
.\dram_0x40000000.elf:     file format elf32-littlearm
.\dram_0x40000000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x40000000

Program Header:
0x70000001 off    0x0001ede4 vaddr 0x40016de4 paddr 0x40016de4 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00008000 vaddr 0x40000000 paddr 0x40000000 align 2**15
         filesz 0x0001798c memsz 0x00017aac flags rwx
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000e600  40000000  40000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       000087e4  4000e600  4000e600  00016600  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .ARM.exidx    00000008  40016de4  40016de4  0001ede4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000b9c  40016df0  40016df0  0001edf0  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000011c  40017990  40017990  0001f98c  2**3
                  ALLOC
  5 .debug_info   0000523b  00000000  00000000  0001f98c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001518  00000000  00000000  00024bc7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_loc    0000536d  00000000  00000000  000260df  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000220  00000000  00000000  0002b450  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001796  00000000  00000000  0002b670  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000e6a  00000000  00000000  0002ce06  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000030  00000000  00000000  0002dc70  2**0
                  CONTENTS, READONLY
 12 .ARM.attributes 0000003d  00000000  00000000  0002dca0  2**0
                  CONTENTS, READONLY
 13 .debug_frame  000014d0  00000000  00000000  0002dce0  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000dc0  00000000  00000000  0002f1b0  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
40000000 l    d  .text	00000000 .text
4000e600 l    d  .rodata	00000000 .rodata
40016de4 l    d  .ARM.exidx	00000000 .ARM.exidx
40016df0 l    d  .data	00000000 .data
40017990 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
44b00000 l       *ABS*	00000000 PCB_BASE_APP0
44b00200 l       *ABS*	00000000 PCB_BASE_APP1
400000b4 l       .text	00000000 ResetHandler
40000048 l       .text	00000000 HandlerUndef
4000009c l       .text	00000000 HandlerSVC
40000080 l       .text	00000000 HandlerPabort
40000064 l       .text	00000000 HandlerDabort
40000020 l       .text	00000000 HandlerIRQ
00000000 l    df *ABS*	00000000 Exception.c
40017990 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 app_controller.c
00000000 l    df *ABS*	00000000 app_service.c
40016fd0 l       .data	00000000 .LANCHOR0
400179a4 l       .bss	00000000 .LANCHOR1
00000000 l    df *ABS*	00000000 cp15.c
40000658 l     F .text	00000844 CoTTSet_L1L2
00000000 l    df *ABS*	00000000 gic.c
40016ff0 l       .data	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 graphics.c
4000211c l     F .text	000007c4 Lcd_Printf.constprop.0
400125f0 l       .rodata	00000000 .LANCHOR1
400179a8 l       .bss	00000000 .LANCHOR3
4000e600 l       .rodata	00000000 .LANCHOR0
400165e0 l       .rodata	00000000 .LANCHOR2
400170a0 l       .data	00000000 .LANCHOR4
40012b10 l     O .rodata	00000015 _first
40012b28 l     O .rodata	0000001e _middle
40012b48 l     O .rodata	0000001e _last
40015870 l     O .rodata	00000016 cho
40015888 l     O .rodata	00000016 cho2
400158a0 l     O .rodata	00000016 jong
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 runtime.c
40017a60 l       .bss	00000000 .LANCHOR0
40017a60 l     O .bss	00000004 heap
00000000 l    df *ABS*	00000000 sdhc.c
40017a64 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 test.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 asm_function.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
44b00000 l       *ABS*	00000000 PCB_BASE_APP0
44b00200 l       *ABS*	00000000 PCB_BASE_APP1
00000000 l    df *ABS*	00000000 cp15a.o
000000c0 l       *ABS*	00000000 NOINT
40005bb8 l       .text	00000000 Finished
40005b4c l       .text	00000000 Loop1
40005bac l       .text	00000000 Skip
40005b8c l       .text	00000000 Loop2
40005b90 l       .text	00000000 Loop3
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
400170d8 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
400169c0 l     O .rodata	00000010 blanks.6744
400169d0 l     O .rodata	00000010 zeroes.6745
00000000 l    df *ABS*	00000000 dtoa.c
40007e00 l     F .text	000001e0 quorem
00000000 l    df *ABS*	00000000 locale.c
40017500 l     O .data	00000020 lc_ctype_charset
40017524 l     O .data	00000020 lc_message_charset
40017544 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
400169e0 l     O .rodata	0000000c p05.5289
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 vfprintf.c
40016b08 l     O .rodata	00000010 blanks.6688
40016b18 l     O .rodata	00000010 zeroes.6689
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
4000d048 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 
40002f60 g     F .text	00000028 Lcd_Select_Draw_Frame_Buffer
4000acc8 g     F .text	00000058 _mprec_log10
40003d04 g     F .text	0000004c Lcd_Draw_STACK
400059e8 g       .text	00000000 CoInvalidateMainTlbVA
4000ad90 g     F .text	0000007c __any_on
40016ab8 g     O .rodata	00000028 __mprec_tinytens
4000db14 g     F .text	00000018 .hidden __aeabi_dcmple
4000cf14 g     F .text	0000002c cleanup_glue
4000dc38 g     F .text	00000040 .hidden __gnu_uldivmod_helper
40003d50 g     F .text	00000014 Key_Poll_Init
40016fe8 g     O .data	00000008 stackLimit
40002088 g     F .text	00000048 GIC_Clear_Pending_Clear
4000da28 g     F .text	00000088 .hidden __cmpdf2
400002b8 g     F .text	0000005c Uart1_ISR
400179ac g     O .bss	000000a0 ArrWinInfo
40005a04 g       .text	00000000 CoSetICacheLockdownBase
4000da28 g     F .text	00000088 .hidden __eqdf2
4000dc78 g     F .text	000004d0 .hidden __divdi3
4000d51c g     F .text	00000060 .hidden __floatdidf
4000589c g       .text	00000000 CoSetAsyncBusMode
40005ecc g     F .text	00000028 vsprintf
40005248 g     F .text	000000f8 Uart1_GetString
40001ec8 g     F .text	00000018 GIC_Set_Priority_Mask
40002ed4 g     F .text	0000008c Lcd_Draw_Image
400096d8 g     F .text	00000070 _setlocale_r
400158b8 g     O .rodata	00001000 eng8x16
4000a0dc g     F .text	00000004 __malloc_unlock
40000364 g     F .text	00000050 Key4_ISR
40005780 g       .text	00000000 CoReadCTR
40005718 g       .text	00000000 CoDisableL2PrefetchHint
4000125c g     F .text	00000030 L2C_CleanAndInvalidate_All
40005728 g       .text	00000000 CoEnableICache
4000c780 g     F .text	00000134 memmove
4000a0e0 g     F .text	0000008c _Balloc
40004634 g     F .text	000000bc SDHC_ACMD41
40017050 g     O .data	00000010 ICDIPR0
4000da18 g     F .text	00000098 .hidden __gtdf2
400059cc g       .text	00000000 CoInvalidateDTlbVA
400056e8 g       .text	00000000 CoGetUserReadPA
400020ec g     F .text	00000018 GIC_Write_EOI
40005984 g       .text	00000000 CoPrefetchICacheLineVA
400059a4 g       .text	00000000 CoInvalidateITlb
40005760 g       .text	00000000 CoEnableDCache
40005a2c g       .text	00000000 CoSetL2CacheAuxCrtlReg
40017aa8 g     O .bss	00000004 errno
4000dacc g     F .text	00000018 .hidden __aeabi_cdcmple
400020d0 g     F .text	0000001c GIC_Read_INTACK
40001340 g     F .text	000000a8 CoStopMmuAndL1L2Cache
40003f10 g     F .text	000000f4 Main
4000587c g       .text	00000000 CoDisableMmu
400057d0 g       .text	00000000 CoDisableFiq
400028e0 g     F .text	00000004 udelay_f
400179a8 g     O .bss	00000004 pLcdFb
40004e58 g     F .text	000000b8 Timer0_Int_Delay
40005698 g       .text	00000000 TLB_Type
4000456c g     F .text	00000068 SDHC_CMD8
40002104 g     F .text	00000018 GIC_Generate_SGI
40004064 g     F .text	00000010 Get_Heap_Base
40005540 g       .text	00000000 Init_App
40009fe8 g     F .text	000000f0 memcpy
40004058 g     F .text	0000000c Get_Stack_Limit
4000dab0 g     F .text	00000034 .hidden __aeabi_cdrcmple
40003ea8 g     F .text	0000001c LED_Display
4000583c g       .text	00000000 CoDisableUnalignedAccess
40002d0c g     F .text	00000088 Lcd_Clr_Screen
40005ef4 g     F .text	00001f0c _svfprintf_r
4000d4a0 g     F .text	00000028 .hidden __floatsidf
4000da20 g     F .text	00000090 .hidden __ltdf2
40016df0 g     O .data	000001e0 ISR_Vector
4000dbb8 g     F .text	00000000 .hidden __aeabi_uldivmod
4000ae0c g     F .text	0000006c __fpclassifyd
400058f4 g       .text	00000000 CoSelTTBReg0
4000ac40 g     F .text	00000088 __ratio
40017080 g     O .data	00000010 ICCIAR
40016df0 g       .data	00000000 __RW_BASE__
4000d048 g     F .text	000000f4 .hidden __udivsi3
400059fc g       .text	00000000 CoSetDCacheLockdownBase
40001f78 g     F .text	00000084 GIC_Set_Interrupt_Priority
40005644 g       .text	00000000 Get_User_SP
400169f0 g     O .rodata	000000c8 __mprec_tens
400011ec g     F .text	0000001c L2C_Clean_PA
40003140 g     F .text	000003c8 Lcd_Han_Putch
40009748 g     F .text	0000000c __locale_charset
40005948 g       .text	00000000 CoInvalidateDCacheIndex
40017030 g     O .data	00000010 ICDICER0
40017a74 g     O .bss	00000004 __malloc_top_pad
40017520 g     O .data	00000004 __mb_cur_max
4000d47c g     F .text	00000024 .hidden __aeabi_ui2d
40009778 g     F .text	0000000c _localeconv_r
40002cc0 g     F .text	00000028 Lcd_Get_Pixel
4000367c g     F .text	0000021c Lcd_Puts
4000a43c g     F .text	00000024 __i2b
400057c0 g       .text	00000000 CoEnableFiq
40005a44 g       .text	00000000 CoSetL2CacheLines
4000d160 g     F .text	00000000 .hidden __aeabi_drsub
4000ae78 g     F .text	00000044 _sbrk_r
40003e84 g     F .text	00000024 LED_Init
40000500 g     F .text	00000074 Timer0_ISR
4000450c g     F .text	00000060 SDHC_CMD0
40002fbc g     F .text	0000001c absf
40002ffc g     F .text	00000144 Lcd_Draw_BMP_File_24bpp
40005a3c g       .text	00000000 CoSetITlbLockdown
40003dac g     F .text	00000030 Key_ISR_Init
40005744 g       .text	00000000 CoDisableICache
4000dafc g     F .text	00000018 .hidden __aeabi_dcmplt
400012fc g     F .text	00000044 SetTransTable
40002ce8 g     F .text	00000024 Lcd_Get_Pixel_Address
40017aa0 g     O .bss	00000004 __malloc_max_sbrked_mem
400057e0 g       .text	00000000 CoSetIF
400058dc g       .text	00000000 CoEnableNeon
40004d78 g     F .text	0000005c checkRegister
4000d4c8 g     F .text	00000040 .hidden __extendsfdf2
400059c0 g       .text	00000000 CoInvalidateDTlb
4000d80c g     F .text	0000020c .hidden __aeabi_ddiv
4001799c g     O .bss	00000004 sd_tr_flag
4000d16c g     F .text	00000310 .hidden __adddf3
40005998 g       .text	00000000 CoCleanAndInvalidateDCacheIndex
4001798c g       .data	00000000 __RW_LIMIT__
400050a0 g     F .text	00000098 Uart1_Printf
4000aa60 g     F .text	000000d4 __b2d
4000d57c g     F .text	00000290 .hidden __aeabi_dmul
400169bc g     O .rodata	00000004 _global_impure_ptr
4000c9a8 g     F .text	0000056c _realloc_r
40004dd4 g     F .text	00000084 Timer0_Delay
4000585c g       .text	00000000 CoDisableAlignFault
40005668 g       .text	00000000 PABT_Falut_Status
4000e148 g     F .text	00000470 .hidden __udivdi3
40016ae0 g     O .rodata	00000028 __mprec_bigtens
4000a264 g     F .text	000000e8 __s2b
4000d47c g     F .text	00000024 .hidden __floatunsidf
40004004 g     F .text	0000004c _sbrk
40012b68 g     O .rodata	00002d01 han16x16
4000a858 g     F .text	00000060 __mcmp
40005160 g     F .text	0000001c Uart1_Get_Pressed
400003b4 g     F .text	00000038 Undef_Handler
400179a4 g     O .bss	00000004 curAppNum
40002c90 g     F .text	00000030 Lcd_Put_Pixel
40005e54 g     F .text	00000028 strtol
4000128c g     F .text	0000001c L2C_CleanAndInvalidate_PA
40005bcc g       .text	00000000 CoSetProcessId
40001208 g     F .text	00000020 L2C_Clean_SetWay
40003898 g     F .text	00000080 Lcd_Draw_Bar
40004160 g     F .text	00000310 SDHC_Card_Init
40001e9c g     F .text	00000018 GIC_Distributor_Enable
400056b8 g       .text	00000000 exynos_smc
40003ddc g     F .text	000000a8 Key_ISR_Enable
40000fa4 g     F .text	00000088 L2C_Clean_VA
40005b34 g       .text	00000000 CoInvalidateDCacheForV7
4000cf40 g     F .text	00000108 _reclaim_reent
4000a34c g     F .text	0000005c __hi0bits
4000113c g     F .text	00000030 L2C_Invalidate_All
4000db5c g     F .text	0000005c .hidden __fixdfsi
400028e4 g     F .text	00000068 LCD_Clock_Init
40003d64 g     F .text	00000014 Key_Get_Key_Pressed
400047c4 g     F .text	00000088 SDHC_CMD7
400058bc g       .text	00000000 CoDisableBranchPrediction
40017020 g     O .data	00000010 ICDISERn
40005770 g       .text	00000000 CoDisableDCache
4000d16c g     F .text	00000310 .hidden __aeabi_dadd
4000da20 g     F .text	00000090 .hidden __ledf2
40017998 g     O .bss	00000004 sd_wr_buffer_flag
40005788 g       .text	00000000 CoReadCLIDR
40005aa4 g       .text	00000000 CoCopyFromL2Cache
4000a648 g     F .text	00000104 __pow5mult
4000d508 g     F .text	00000074 .hidden __aeabi_ul2d
40017a70 g     O .bss	00000004 __nlocale_changed
40000e9c g     F .text	00000080 CoGetPAfromVA
4000592c g       .text	00000000 CoInvalidateDCache
40000000 g       .text	00000000 __start
400012a8 g     F .text	00000020 L2C_CleanAndInvalidate_SetWay
4000581c g       .text	00000000 CoDisableVectoredInt
40005c0c g     F .text	00000018 _atoi_r
400170a0 g     O .data	00000028 ArrFbSel
40004050 g     F .text	00000008 Get_Stack_Base
40005b1c g       .text	00000000 CoGetPAreg
40017040 g     O .data	00000010 ICDICERn
4000db44 g     F .text	00000018 .hidden __aeabi_dcmpgt
4000e5b8 g     F .text	00000048 .hidden __clzsi2
40017a64 g     O .bss	00000002 sd_rca
40009ed4 g     F .text	00000114 memchr
4000c514 g     F .text	0000026c _free_r
4000580c g       .text	00000000 CoEnableVectoredInt
40001110 g     F .text	0000002c L2C_Disable
40009754 g     F .text	00000010 __locale_mb_cur_max
40001ffc g     F .text	0000008c GIC_Set_Processor_Target
4000db2c g     F .text	00000018 .hidden __aeabi_dcmpge
40005678 g       .text	00000000 DABT_Falut_Status
40005b10 g       .text	00000000 CoGetCacheSizeID
40017a6c g     O .bss	00000004 __mlocale_changed
4000d168 g     F .text	00000314 .hidden __aeabi_dsub
40017984 g     O .data	00000004 __malloc_sbrk_base
4000517c g     F .text	000000cc Uart1_ISR_Enable
40005660 g       .text	00000000 Get_User_Stack_Limit
4000d508 g     F .text	00000074 .hidden __floatundidf
4000a74c g     F .text	0000010c __lshift
4000b0ec g     F .text	000001ac __ssprint_r
4000490c g     F .text	000000e0 SDHC_ISR_Enable
40003acc g     F .text	00000238 Lcd_Printf
40017a4c g     O .bss	00000004 Selected_win
4000a460 g     F .text	000001e8 __multiply
400046f0 g     F .text	00000068 SDHC_CMD2
40017090 g     O .data	00000010 ICCEOIR
40017a78 g     O .bss	00000028 __malloc_current_mallinfo
4000ab34 g     F .text	0000010c __d2b
40001ee0 g     F .text	0000004c GIC_Interrupt_Enable
40003d78 g     F .text	00000018 Key_Wait_Key_Released
40003ec4 g     F .text	0000004c App_Read
40005614 g       .text	00000000 Load_Context
4000d4a0 g     F .text	00000028 .hidden __aeabi_i2d
4000588c g       .text	00000000 CoSetFastBusMode
4000e600 g       .rodata	00000000 __RO_BASE__
400012c8 g     F .text	00000034 L2C_CleanAndInvalidate_Way
400059b0 g       .text	00000000 CoInvalidateITlbVA
4000d15c  w    F .text	00000004 .hidden __aeabi_ldiv0
40005690 g       .text	00000000 Main_ID
4000d80c g     F .text	0000020c .hidden __divdf3
40000574 g     F .text	00000028 InitApp
4000ad20 g     F .text	00000070 __copybits
4001757c g     O .data	00000408 __malloc_av_
40000314 g     F .text	00000050 Key3_ISR
4000d57c g     F .text	00000290 .hidden __muldf3
40002b14 g     F .text	0000017c Lcd_Win_Init
4000a0d8 g     F .text	00000004 __malloc_lock
40005658 g       .text	00000000 Get_User_Stack_Base
4000e608 g     O .rodata	00004508 HanTable
400049ec g     F .text	0000008c SDHC_BusPower_Control
40005964 g       .text	00000000 CoCleanDCacheVA
4000c378 g     F .text	0000009c _calloc_r
40001da4 g     F .text	000000f8 CoStartMmuAndL1L2Cache
40003918 g     F .text	000001b4 Lcd_Draw_Line
4000c8b4 g     F .text	000000f4 memset
40017060 g     O .data	00000010 ICDIPTR0
40017aa4 g     O .bss	00000004 __malloc_max_total_mem
40005970 g       .text	00000000 CoCleanDCacheIndex
40005bc4 g       .text	00000000 CoSetExceptonVectoerBase
40001228 g     F .text	00000034 L2C_Clean_Way
40017aa8 g       .bss	00000000 __ZI_LIMIT__
4000d048 g     F .text	00000000 .hidden __aeabi_uidiv
400004c0 g     F .text	00000040 SVC_Handler
400059d4 g       .text	00000000 CoInvalidateDTlbASID
40003508 g     F .text	00000174 Lcd_Eng_Putch
40005c84 g     F .text	000001d0 _strtol_r
40007fe0 g     F .text	000016f4 _dtoa_r
400097a8 g     F .text	0000072c _malloc_r
40000f1c g     F .text	00000088 L2C_Invalidate_VA
4000d51c g     F .text	00000060 .hidden __aeabi_l2d
40005034 g     F .text	0000006c Uart1_Send_String
40004fe0 g     F .text	00000054 Uart1_Send_Byte
40005b28 g       .text	00000000 CoGetNormalMemRemapReg
400005c8 g     F .text	00000070 setApp
40005908 g       .text	00000000 CoSetDomain
40005708 g       .text	00000000 CoEnableL2PrefetchHint
40005bd4 g       .text	00000000 CoSetMpll
400056d8 g       .text	00000000 CoGetOSWritePA
40005af0 g       .text	00000000 CoStopPLE
4000c414 g     F .text	00000100 _malloc_trim_r
400059f0 g       .text	00000000 CoInvalidateMainTlbASID
4000aebc g     F .text	00000000 strcmp
40017010 g     O .data	00000010 ICDISER0
4000597c g       .text	00000000 CoDataSyncBarrier
4000591c g       .text	00000000 CoInvalidateICache
40016de4 g       .rodata	00000000 __RO_LIMIT__
40002e1c g     F .text	00000014 Lcd_Get_Info_BMP
400179a0 g     O .bss	00000004 sd_command_complete_flag
4000102c g     F .text	00000088 L2C_CleanAndInvalidate_VA
40005340 g     F .text	000001fc Uart1_GetIntNum
4000da28 g     F .text	00000088 .hidden __nedf2
4000116c g     F .text	0000001c L2C_Invalidate_PA
400013e8 g     F .text	000008dc CoStartMmuAndDCache
4000593c g       .text	00000000 CoInvalidateDCacheVA
40004074 g     F .text	0000000c Get_Heap_Limit
40005910 g       .text	00000000 CoWaitForInterrupt
40017a68 g     O .bss	00000004 _PathLocale
40005900 g       .text	00000000 CoSetASID
40005e7c g     F .text	00000050 _vsprintf_r
40009784 g     F .text	00000018 setlocale
400055d0 g       .text	00000000 Backup_Context
4000059c g     F .text	0000002c initApp
400170d0 g     O .data	00000004 _impure_ptr
40009770 g     F .text	00000008 __locale_cjk_lang
40005680 g       .text	00000000 DABT_Falut_Address
4000586c g       .text	00000000 CoEnableMmu
40005670 g       .text	00000000 PABT_Falut_Address
40004b44 g     F .text	00000110 SD_Read_Sector
4000b298 g     F .text	000010e0 _svfiprintf_r
40005798 g       .text	00000000 CoReadCSSELR
4000a9fc g     F .text	00000064 __ulp
400058ec g       .text	00000000 CoSetTTBase
4000294c g     F .text	000001c8 Lcd_Init
400011bc g     F .text	00000030 L2C_Clean_All
400044f4 g     F .text	00000018 SDHC_Clock_Stop
40004080 g     F .text	00000038 Delay
40005688 g       .text	00000000 Get_SP
40001188 g     F .text	00000034 L2C_Invalidate_Way
400010b4 g     F .text	0000005c L2C_Enable
400056c8 g       .text	00000000 CoGetOSReadPA
4000582c g       .text	00000000 CoEnableUnalignedAccess
400044b0 g     F .text	00000044 SDHC_Clock_Supply
40017990 g       .bss	00000000 __ZI_BASE__
40016fd8 g     O .data	00000008 sizeApp
4000979c g     F .text	0000000c localeconv
400040b8 g     F .text	000000a8 SDHC_Init
400057f4 g       .text	00000000 CoWrIF
4000d13c g     F .text	00000020 .hidden __aeabi_uidivmod
4000dae4 g     F .text	00000018 .hidden __aeabi_dcmpeq
400056f8 g       .text	00000000 CoGetUserWritePA
40017a58 g     O .bss	00000008 Display_frame
40016fe0 g     O .data	00000008 ram
40003d90 g     F .text	0000001c Key_Wait_Key_Pressed
40002f88 g     F .text	00000034 Lcd_Select_Display_Frame_Buffer
40004f10 g     F .text	000000d0 Uart1_Init
40017000 g     O .data	00000010 ICCPMR
400001c0 g     F .text	000000f8 SDHC_ISR
400003ec g     F .text	00000074 Dabort_Handler
40002fd8 g     F .text	00000024 Lcd_Brightness_Control
400058ac g       .text	00000000 CoEnableBranchPrediction
40016fd0 g     O .data	00000008 stackBase
4000598c g       .text	00000000 CoCleanAndInvalidateDCacheVA
40017990 g     O .bss	00000004 sd_insert_flag
40017988 g     O .data	00000004 __malloc_trim_threshold
40009764 g     F .text	0000000c __locale_msgcharset
40000460 g     F .text	00000060 Pabort_Handler
4000a8b8 g     F .text	00000144 __mdiff
4000db5c g     F .text	0000005c .hidden __aeabi_d2iz
40005790 g       .text	00000000 CoReadCCSIDR
400170c8 g     O .data	00000004 __ctype_ptr__
40017070 g     O .data	00000010 ICDICPR0
40005954 g       .text	00000000 CoInvalidateBothCaches
40005bf4 g     F .text	00000018 atoi
400168b8 g     O .rodata	00000101 _ctype_
4000d15c  w    F .text	00000004 .hidden __aeabi_idiv0
400059b8 g       .text	00000000 CoInvalidateITlbASID
400045d4 g     F .text	00000060 SDHC_CMD55
40000638 g     F .text	00000010 getCurAppNum
4000584c g       .text	00000000 CoEnableAlignFault
40002d94 g     F .text	00000088 Lcd_Draw_Back_Color
40005c24 g     F .text	00000060 strlen
40005a50 g       .text	00000000 CoCopyToL2Cache
400058cc g       .text	00000000 CoEnableVfp
4000dacc g     F .text	00000018 .hidden __aeabi_cdcmpeq
4000da18 g     F .text	00000098 .hidden __gedf2
40005a0c g       .text	00000000 CoLockL2Cache
40005138 g     F .text	00000028 Uart1_Get_Char
4000dbf4 g     F .text	00000044 .hidden __gnu_ldivmod_helper
40001cc4 g     F .text	000000e0 CoInitMmuAndL1L2Cache
400057fc g       .text	00000000 CoClrIF
4000d4c8 g     F .text	00000040 .hidden __aeabi_f2d
40004a78 g     F .text	000000cc SDHC_Change_Dat_Width_4bit
40000648 g     F .text	00000010 setCurAppNum
40004c54 g     F .text	00000124 SD_Write_Sector
4000d168 g     F .text	00000314 .hidden __subdf3
40017994 g     O .bss	00000004 sd_rd_buffer_flag
400057b0 g       .text	00000000 CoDisableIrq
40005a34 g       .text	00000000 CoSetDTlbLockdown
40002e30 g     F .text	000000a4 Lcd_Draw_BMP
4000a3a8 g     F .text	00000094 __lo0bits
40001eb4 g     F .text	00000014 GIC_CPU_Interface_Enable
40004470 g     F .text	00000040 SDHC_Port_Init
40001f2c g     F .text	0000004c GIC_Interrupt_Disable
40005a1c g       .text	00000000 CoUnLockL2Cache
40000194 g     F .text	0000002c Invalid_ISR
400057a0 g       .text	00000000 CoEnableIrq
40005afc g       .text	00000000 CoNonSecureAccCtrl
40016ff0 g     O .data	00000010 ICCICR
40017a50 g     O .bss	00000004 Selected_frame
4000484c g     F .text	000000c0 SDHC_ACMD6_4bit
4000a188 g     F .text	000000dc __multadd
4000a16c g     F .text	0000001c _Bfree
40004758 g     F .text	0000006c SDHC_CMD3
400059dc g       .text	00000000 CoInvalidateMainTlb



Disassembly of section .text:

40000000 <__start>:

@--------------------------------------------------
@ Exception Vector Configuration
@--------------------------------------------------

	b		ResetHandler
40000000:	ea00002b 	b	400000b4 <ResetHandler>
	b		HandlerUndef		@ HandlerUndef
40000004:	ea00000f 	b	40000048 <HandlerUndef>
	b		HandlerSVC			@ handler for SVC
40000008:	ea000023 	b	4000009c <HandlerSVC>
	b		HandlerPabort 		@ HandlerPabort
4000000c:	ea00001b 	b	40000080 <HandlerPabort>
	b		HandlerDabort		@ HandlerDabort
40000010:	ea000013 	b	40000064 <HandlerDabort>
	b		.					@ reserved
40000014:	eafffffe 	b	40000014 <__start+0x14>
	b		HandlerIRQ			@ HandlerIRQ
40000018:	ea000000 	b	40000020 <HandlerIRQ>
	b		.					@ HandlerFIQ
4000001c:	eafffffe 	b	4000001c <__start+0x1c>

40000020 <HandlerIRQ>:
@--------------------------------------------------

	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
40000020:	e24dd004 	sub	sp, sp, #4
	push	{r0, lr}
40000024:	e92d4001 	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000028:	e59fe130 	ldr	lr, [pc, #304]	; 40000160 <ResetHandler+0xac>
	ldr		r0, [lr]
4000002c:	e59e0000 	ldr	r0, [lr]
	ldr		lr, =0x3FF
40000030:	e59fe12c 	ldr	lr, [pc, #300]	; 40000164 <ResetHandler+0xb0>
	and		r0, r0, lr
40000034:	e000000e 	and	r0, r0, lr
	ldr		lr, =ISR_Vector
40000038:	e59fe128 	ldr	lr, [pc, #296]	; 40000168 <ResetHandler+0xb4>
	ldr		r0, [lr, r0, lsl #2]
4000003c:	e79e0100 	ldr	r0, [lr, r0, lsl #2]
	str		r0, [sp, #8]
40000040:	e58d0008 	str	r0, [sp, #8]
	pop		{r0, lr, pc}
40000044:	e8bdc001 	pop	{r0, lr, pc}

40000048 <HandlerUndef>:
	.extern		Dabort_Handler
	.extern		Pabort_Handler
	.extern		SVC_Handler

HandlerUndef:
	stmfd	sp!,{r0-r3, r12, lr}
40000048:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
4000004c:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000050:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000054:	e201101f 	and	r1, r1, #31
	bl		Undef_Handler
40000058:	eb0000d5 	bl	400003b4 <Undef_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
4000005c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000060:	e25ef004 	subs	pc, lr, #4

40000064 <HandlerDabort>:

@ 실험을 위하여 문제가 발생한 다음 주소로 복귀하도록 수정 @

HandlerDabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000064:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #8
40000068:	e24e0008 	sub	r0, lr, #8
	mrs		r1, spsr
4000006c:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000070:	e201101f 	and	r1, r1, #31
	bl		Dabort_Handler
40000074:	eb0000dc 	bl	400003ec <Dabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000078:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	@subs	pc, lr, #8
	subs	pc, lr, #4
4000007c:	e25ef004 	subs	pc, lr, #4

40000080 <HandlerPabort>:

HandlerPabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000080:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
40000084:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000088:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
4000008c:	e201101f 	and	r1, r1, #31
	bl		Pabort_Handler
40000090:	eb0000f2 	bl	40000460 <Pabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000094:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000098:	e25ef004 	subs	pc, lr, #4

4000009c <HandlerSVC>:

HandlerSVC:
	stmfd	sp!,{r0-r3, r12, lr}
4000009c:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
400000a0:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
400000a4:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
400000a8:	e201101f 	and	r1, r1, #31
	bl		SVC_Handler
400000ac:	eb000103 	bl	400004c0 <SVC_Handler>
	ldmfd	sp!,{r0-r3, r12, pc}^
400000b0:	e8fd900f 	ldm	sp!, {r0, r1, r2, r3, ip, pc}^

400000b4 <ResetHandler>:

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
400000b4:	e59f00b0 	ldr	r0, [pc, #176]	; 4000016c <ResetHandler+0xb8>
	ldr		r1, =0x0
400000b8:	e3a01000 	mov	r1, #0
	str		r1, [r0]
400000bc:	e5801000 	str	r1, [r0]
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
400000c0:	e59f00a8 	ldr	r0, [pc, #168]	; 40000170 <ResetHandler+0xbc>
	MCR     p15,0,r0,c1,c0,2
400000c4:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
	LDR     R0,=(1<<30)
400000c8:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	VMSR    FPEXC,r0
400000cc:	eee80a10 	vmsr	fpexc, r0

	@ L1-I, L1-D Cache, Branch Predictor OFF
	mov		r1, #0
400000d0:	e3a01000 	mov	r1, #0
	MCR     p15,0,r1,c1,c0,0
400000d4:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}

	@ L2 Cache OFF
	mov		r1, #0
400000d8:	e3a01000 	mov	r1, #0
	MCR 	p15,0,R1,C1,C0,1
400000dc:	ee011f30 	mcr	15, 0, r1, cr1, cr0, {1}

	@ I-Cache(12), Flow Prediction(11)

	LDR     r1,=(0<<12)|(0<<11) 	@ [4] I-Cache ON, Flow Prediction ON
400000e0:	e3a01000 	mov	r1, #0
	MCR     p15,0,r1,c1,c0,0
400000e4:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
400000e8:	e59f0084 	ldr	r0, [pc, #132]	; 40000174 <ResetHandler+0xc0>
	ldr		r1, [r0]
400000ec:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0xff<<16
400000f0:	e3c118ff 	bic	r1, r1, #16711680	; 0xff0000
	orr		r1, r1, #0x11<<16
400000f4:	e3811811 	orr	r1, r1, #1114112	; 0x110000
	str		r1, [r0]
400000f8:	e5801000 	str	r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
400000fc:	e59f0074 	ldr	r0, [pc, #116]	; 40000178 <ResetHandler+0xc4>
	ldr		r1, [r0]
40000100:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0x3<<4
40000104:	e3c11030 	bic	r1, r1, #48	; 0x30
	orr		r1, r1, #0x1<<4
40000108:	e3811010 	orr	r1, r1, #16
	str		r1, [r0]
4000010c:	e5801000 	str	r1, [r0]
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
40000110:	e59f0064 	ldr	r0, [pc, #100]	; 4000017c <ResetHandler+0xc8>
	ldr		r1, =__ZI_LIMIT__
40000114:	e59f1064 	ldr	r1, [pc, #100]	; 40000180 <ResetHandler+0xcc>
	mov		r2, #0x0
40000118:	e3a02000 	mov	r2, #0
1:
	cmp		r0, r1
4000011c:	e1500001 	cmp	r0, r1
	strlo	r2, [r0], #4
40000120:	34802004 	strcc	r2, [r0], #4
	blo		1b
40000124:	3afffffc 	bcc	4000011c <ResetHandler+0x68>

	@ Stack mounting

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
40000128:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
	ldr		sp, =IRQ_STACK_BASE
4000012c:	e3a0d311 	mov	sp, #1140850688	; 0x44000000

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
40000130:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
	ldr		sp, =FIQ_STACK_BASE
40000134:	e59fd048 	ldr	sp, [pc, #72]	; 40000184 <ResetHandler+0xd0>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
40000138:	e321f0db 	msr	CPSR_c, #219	; 0xdb
	ldr		sp, =UNDEF_STACK_BASE
4000013c:	e59fd044 	ldr	sp, [pc, #68]	; 40000188 <ResetHandler+0xd4>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
40000140:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
	ldr		sp, =ABORT_STACK_BASE
40000144:	e59fd040 	ldr	sp, [pc, #64]	; 4000018c <ResetHandler+0xd8>

	msr		cpsr_c, #(SVC_MODE)
40000148:	e321f013 	msr	CPSR_c, #19
	ldr		sp, =SVC_STACK_BASE
4000014c:	e59fd03c 	ldr	sp, [pc, #60]	; 40000190 <ResetHandler+0xdc>

	@ Set Exception Vector Address

	ldr		r0, =DRAM_START
40000150:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	mcr     p15,0,r0,c12,c0,0
40000154:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	@ Call Main

	bl		Main
40000158:	eb000f6c 	bl	40003f10 <Main>

	@ HALT

	b		.
4000015c:	eafffffe 	b	4000015c <ResetHandler+0xa8>
	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000160:	1048000c 	subne	r0, r8, ip
	ldr		r0, [lr]
	ldr		lr, =0x3FF
40000164:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	and		r0, r0, lr
	ldr		lr, =ISR_Vector
40000168:	40016df0 	strdmi	r6, [r1], -r0

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
4000016c:	10060000 	andne	r0, r6, r0
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
40000170:	05555555 	ldrbeq	r5, [r5, #-1365]	; 0xfffffaab
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
40000174:	110002e0 	smlattne	r0, r0, r2, r0
	orr		r1, r1, #0x11<<16
	str		r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
40000178:	110002e4 	smlattne	r0, r4, r2, r0
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
4000017c:	40017990 	mulmi	r1, r0, r9
	ldr		r1, =__ZI_LIMIT__
40000180:	40017aa8 	andmi	r7, r1, r8, lsr #21

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
	ldr		sp, =IRQ_STACK_BASE

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
	ldr		sp, =FIQ_STACK_BASE
40000184:	43ff4000 	mvnsmi	r4, #0

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
	ldr		sp, =UNDEF_STACK_BASE
40000188:	43ff3c00 	mvnsmi	r3, #0, 24

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
	ldr		sp, =ABORT_STACK_BASE
4000018c:	43ff3800 	mvnsmi	r3, #0, 16

	msr		cpsr_c, #(SVC_MODE)
	ldr		sp, =SVC_STACK_BASE
40000190:	43ff8000 	mvnsmi	r8, #0

40000194 <Invalid_ISR>:
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
40000194:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000198:	e1a0c00d 	mov	ip, sp
4000019c:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	Uart1_Printf("Invalid_ISR\n");
400001a0:	e3060b28 	movw	r0, #27432	; 0x6b28
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
400001a4:	e24cb004 	sub	fp, ip, #4
	Uart1_Printf("Invalid_ISR\n");
400001a8:	e3440001 	movt	r0, #16385	; 0x4001
400001ac:	eb0013bb 	bl	400050a0 <Uart1_Printf>
}
400001b0:	e24bd01c 	sub	sp, fp, #28
400001b4:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400001b8:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400001bc:	e25ef004 	subs	pc, lr, #4

400001c0 <SDHC_ISR>:
volatile unsigned int sd_rd_buffer_flag = 0;
volatile unsigned int sd_wr_buffer_flag = 0;
volatile unsigned int sd_tr_flag = 0;

void SDHC_ISR(void)
{
400001c0:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400001c4:	e1a0c00d 	mov	ip, sp
400001c8:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
400001cc:	e24cb004 	sub	fp, ip, #4
400001d0:	e24dd008 	sub	sp, sp, #8
	volatile unsigned int tmp;

	tmp = rNORINTSTS2;
400001d4:	e3a03000 	mov	r3, #0
400001d8:	e3413253 	movt	r3, #4691	; 0x1253
400001dc:	e5932030 	ldr	r2, [r3, #48]	; 0x30
400001e0:	e50b2020 	str	r2, [fp, #-32]	; 0xffffffe0
	rNORINTSTS2 = tmp;
400001e4:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
400001e8:	e5832030 	str	r2, [r3, #48]	; 0x30

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
400001ec:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400001f0:	e3130040 	tst	r3, #64	; 0x40
400001f4:	1a000002 	bne	40000204 <SDHC_ISR+0x44>
400001f8:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400001fc:	e3130080 	tst	r3, #128	; 0x80
40000200:	0a00000a 	beq	40000230 <SDHC_ISR+0x70>
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000204:	e3a03000 	mov	r3, #0
40000208:	e3413253 	movt	r3, #4691	; 0x1253
4000020c:	e5933024 	ldr	r3, [r3, #36]	; 0x24
40000210:	e2133801 	ands	r3, r3, #65536	; 0x10000
40000214:	13073990 	movwne	r3, #31120	; 0x7990
		else sd_insert_flag = 0;
40000218:	03072990 	movweq	r2, #31120	; 0x7990
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
4000021c:	13a02001 	movne	r2, #1
40000220:	13443001 	movtne	r3, #16385	; 0x4001
		else sd_insert_flag = 0;
40000224:	03442001 	movteq	r2, #16385	; 0x4001
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000228:	15832000 	strne	r2, [r3]
		else sd_insert_flag = 0;
4000022c:	05823000 	streq	r3, [r2]
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000230:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
	if(tmp & (1 << 1)) sd_tr_flag = 1;
	if(tmp & 1) sd_command_complete_flag = 1;

	GIC_Clear_Pending_Clear(0,107);
40000234:	e3a00000 	mov	r0, #0
40000238:	e3a0106b 	mov	r1, #107	; 0x6b
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
		else sd_insert_flag = 0;
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
4000023c:	e3130020 	tst	r3, #32
40000240:	13073990 	movwne	r3, #31120	; 0x7990
40000244:	13a02001 	movne	r2, #1
40000248:	13443001 	movtne	r3, #16385	; 0x4001
4000024c:	15832004 	strne	r2, [r3, #4]
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
40000250:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000254:	e3130010 	tst	r3, #16
40000258:	13073990 	movwne	r3, #31120	; 0x7990
4000025c:	13a02001 	movne	r2, #1
40000260:	13443001 	movtne	r3, #16385	; 0x4001
40000264:	15832008 	strne	r2, [r3, #8]
	if(tmp & (1 << 1)) sd_tr_flag = 1;
40000268:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
4000026c:	e3130002 	tst	r3, #2
40000270:	13073990 	movwne	r3, #31120	; 0x7990
40000274:	13a02001 	movne	r2, #1
40000278:	13443001 	movtne	r3, #16385	; 0x4001
4000027c:	1583200c 	strne	r2, [r3, #12]
	if(tmp & 1) sd_command_complete_flag = 1;
40000280:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000284:	e3130001 	tst	r3, #1
40000288:	13073990 	movwne	r3, #31120	; 0x7990
4000028c:	13a02001 	movne	r2, #1
40000290:	13443001 	movtne	r3, #16385	; 0x4001
40000294:	15832010 	strne	r2, [r3, #16]

	GIC_Clear_Pending_Clear(0,107);
40000298:	eb00077a 	bl	40002088 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 107);
4000029c:	e3a00000 	mov	r0, #0
400002a0:	e3a0106b 	mov	r1, #107	; 0x6b
400002a4:	eb000790 	bl	400020ec <GIC_Write_EOI>
}
400002a8:	e24bd01c 	sub	sp, fp, #28
400002ac:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400002b0:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400002b4:	e25ef004 	subs	pc, lr, #4

400002b8 <Uart1_ISR>:

void Uart1_ISR(void)
{
400002b8:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400002bc:	e1a0c00d 	mov	ip, sp
400002c0:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	rUINTSP1 = 0xf;
400002c4:	e3a04000 	mov	r4, #0
400002c8:	e3a0300f 	mov	r3, #15
400002cc:	e3414381 	movt	r4, #4993	; 0x1381
	GIC_Clear_Pending_Clear(0,107);
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
400002d0:	e24cb004 	sub	fp, ip, #4
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400002d4:	e3a00000 	mov	r0, #0
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
400002d8:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400002dc:	e3a01055 	mov	r1, #85	; 0x55
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
400002e0:	e5843030 	str	r3, [r4, #48]	; 0x30

	GIC_Clear_Pending_Clear(0,85);
400002e4:	eb000767 	bl	40002088 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 85);
400002e8:	e3a00000 	mov	r0, #0
400002ec:	e3a01055 	mov	r1, #85	; 0x55
400002f0:	eb00077d 	bl	400020ec <GIC_Write_EOI>

	Uart1_Printf("Uart1 => %c\n", rURXH1);
400002f4:	e3060b38 	movw	r0, #27448	; 0x6b38
400002f8:	e5941024 	ldr	r1, [r4, #36]	; 0x24
400002fc:	e3440001 	movt	r0, #16385	; 0x4001
40000300:	eb001366 	bl	400050a0 <Uart1_Printf>
}
40000304:	e24bd024 	sub	sp, fp, #36	; 0x24
40000308:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
4000030c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000310:	e25ef004 	subs	pc, lr, #4

40000314 <Key3_ISR>:

void Key3_ISR(void)
{
40000314:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000318:	e1a0c00d 	mov	ip, sp
4000031c:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<3;
40000320:	e3a03411 	mov	r3, #285212672	; 0x11000000
40000324:	e3a02008 	mov	r2, #8

	Uart1_Printf("Key3 Pressed\n");
40000328:	e3060b48 	movw	r0, #27464	; 0x6b48

	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
4000032c:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<3;

	Uart1_Printf("Key3 Pressed\n");
40000330:	e3440001 	movt	r0, #16385	; 0x4001
	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<3;
40000334:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key3 Pressed\n");
40000338:	eb001358 	bl	400050a0 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,51);
4000033c:	e3a00000 	mov	r0, #0
40000340:	e3a01033 	mov	r1, #51	; 0x33
40000344:	eb00074f 	bl	40002088 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 51);
40000348:	e3a00000 	mov	r0, #0
4000034c:	e3a01033 	mov	r1, #51	; 0x33
40000350:	eb000765 	bl	400020ec <GIC_Write_EOI>
}
40000354:	e24bd01c 	sub	sp, fp, #28
40000358:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
4000035c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000360:	e25ef004 	subs	pc, lr, #4

40000364 <Key4_ISR>:

void Key4_ISR(void)
{
40000364:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000368:	e1a0c00d 	mov	ip, sp
4000036c:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<4;
40000370:	e3a03411 	mov	r3, #285212672	; 0x11000000
40000374:	e3a02010 	mov	r2, #16

	Uart1_Printf("Key4 Pressed\n");
40000378:	e3060b58 	movw	r0, #27480	; 0x6b58
	GIC_Clear_Pending_Clear(0,51);
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
4000037c:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<4;

	Uart1_Printf("Key4 Pressed\n");
40000380:	e3440001 	movt	r0, #16385	; 0x4001
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<4;
40000384:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key4 Pressed\n");
40000388:	eb001344 	bl	400050a0 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,52);
4000038c:	e3a00000 	mov	r0, #0
40000390:	e3a01034 	mov	r1, #52	; 0x34
40000394:	eb00073b 	bl	40002088 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 52);
40000398:	e3a00000 	mov	r0, #0
4000039c:	e3a01034 	mov	r1, #52	; 0x34
400003a0:	eb000751 	bl	400020ec <GIC_Write_EOI>
}
400003a4:	e24bd01c 	sub	sp, fp, #28
400003a8:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400003ac:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400003b0:	e25ef004 	subs	pc, lr, #4

400003b4 <Undef_Handler>:
#include "device_driver.h"
#include "app_controller.h"
#include "app_service.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
400003b4:	e1a0c00d 	mov	ip, sp
400003b8:	e1a02001 	mov	r2, r1
400003bc:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400003c0:	e1a04000 	mov	r4, r0
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400003c4:	e3060b68 	movw	r0, #27496	; 0x6b68
400003c8:	e1a01004 	mov	r1, r4
400003cc:	e3440001 	movt	r0, #16385	; 0x4001
#include "device_driver.h"
#include "app_controller.h"
#include "app_service.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
400003d0:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400003d4:	eb001331 	bl	400050a0 <Uart1_Printf>
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
400003d8:	e3060b8c 	movw	r0, #27532	; 0x6b8c
400003dc:	e5941000 	ldr	r1, [r4]
400003e0:	e3440001 	movt	r0, #16385	; 0x4001
400003e4:	eb00132d 	bl	400050a0 <Uart1_Printf>
400003e8:	eafffffe 	b	400003e8 <Undef_Handler+0x34>

400003ec <Dabort_Handler>:
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
400003ec:	e1a0c00d 	mov	ip, sp
400003f0:	e1a03000 	mov	r3, r0
400003f4:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400003f8:	e3060ba8 	movw	r0, #27560	; 0x6ba8
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
400003fc:	e24cb004 	sub	fp, ip, #4
40000400:	e24dd008 	sub	sp, sp, #8
40000404:	e1a02001 	mov	r2, r1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000408:	e1a01003 	mov	r1, r3
4000040c:	e3440001 	movt	r0, #16385	; 0x4001
40000410:	eb001322 	bl	400050a0 <Uart1_Printf>
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
40000414:	eb001499 	bl	40005680 <DABT_Falut_Address>
40000418:	e1a01000 	mov	r1, r0
4000041c:	e3060bcc 	movw	r0, #27596	; 0x6bcc
40000420:	e3440001 	movt	r0, #16385	; 0x4001
40000424:	eb00131d 	bl	400050a0 <Uart1_Printf>
	sd = DABT_Falut_Status();
40000428:	eb001492 	bl	40005678 <DABT_Falut_Status>
4000042c:	e1a03000 	mov	r3, r0
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000430:	e3060be8 	movw	r0, #27624	; 0x6be8
	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
40000434:	e7e0c553 	ubfx	ip, r3, #10, #1
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
40000438:	e7e02653 	ubfx	r2, r3, #12, #1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
4000043c:	e203100f 	and	r1, r3, #15
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000440:	e58d2000 	str	r2, [sp]
40000444:	e081120c 	add	r1, r1, ip, lsl #4
40000448:	e7e32253 	ubfx	r2, r3, #4, #4
4000044c:	e3440001 	movt	r0, #16385	; 0x4001
40000450:	e7e035d3 	ubfx	r3, r3, #11, #1
40000454:	eb001311 	bl	400050a0 <Uart1_Printf>

#if 0
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}
40000458:	e24bd00c 	sub	sp, fp, #12
4000045c:	e89da800 	ldm	sp, {fp, sp, pc}

40000460 <Pabort_Handler>:

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000460:	e1a03000 	mov	r3, r0
40000464:	e1a0c00d 	mov	ip, sp
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000468:	e3060c34 	movw	r0, #27700	; 0x6c34
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
4000046c:	e1a02001 	mov	r2, r1
40000470:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000474:	e1a01003 	mov	r1, r3
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000478:	e24cb004 	sub	fp, ip, #4
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000047c:	e3440001 	movt	r0, #16385	; 0x4001
40000480:	eb001306 	bl	400050a0 <Uart1_Printf>
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
40000484:	eb001479 	bl	40005670 <PABT_Falut_Address>
40000488:	e1a01000 	mov	r1, r0
4000048c:	e3060c58 	movw	r0, #27736	; 0x6c58
40000490:	e3440001 	movt	r0, #16385	; 0x4001
40000494:	eb001301 	bl	400050a0 <Uart1_Printf>
	sd = PABT_Falut_Status();
40000498:	eb001472 	bl	40005668 <PABT_Falut_Status>
4000049c:	e1a02000 	mov	r2, r0
	r = Macro_Extract_Area(sd, 0xf, 0);
	s = Macro_Extract_Area(sd, 0x1, 10);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
400004a0:	e3060c74 	movw	r0, #27764	; 0x6c74
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
	sd = PABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
400004a4:	e202300f 	and	r3, r2, #15
	s = Macro_Extract_Area(sd, 0x1, 10);
400004a8:	e7e01552 	ubfx	r1, r2, #10, #1
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
400004ac:	e0831201 	add	r1, r3, r1, lsl #4
400004b0:	e7e02652 	ubfx	r2, r2, #12, #1
400004b4:	e3440001 	movt	r0, #16385	; 0x4001
400004b8:	eb0012f8 	bl	400050a0 <Uart1_Printf>
400004bc:	eafffffe 	b	400004bc <Pabort_Handler+0x5c>

400004c0 <SVC_Handler>:
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
400004c0:	e1a0c00d 	mov	ip, sp
400004c4:	e1a02001 	mov	r2, r1
400004c8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400004cc:	e1a04000 	mov	r4, r0
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004d0:	e3060ca0 	movw	r0, #27808	; 0x6ca0
400004d4:	e1a01004 	mov	r1, r4
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
400004d8:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004dc:	e3440001 	movt	r0, #16385	; 0x4001
400004e0:	eb0012ee 	bl	400050a0 <Uart1_Printf>
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
400004e4:	e5941000 	ldr	r1, [r4]
400004e8:	e3060cc4 	movw	r0, #27844	; 0x6cc4
400004ec:	e3440001 	movt	r0, #16385	; 0x4001
400004f0:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
}
400004f4:	e24bd014 	sub	sp, fp, #20
400004f8:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
400004fc:	ea0012e7 	b	400050a0 <Uart1_Printf>

40000500 <Timer0_ISR>:
	GIC_Write_EOI(0, 52);
}


void Timer0_ISR(void)
{
40000500:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000504:	e1a0c00d 	mov	ip, sp
40000508:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rTINT_CSTAT |= ((1<<5)|1);
4000050c:	e3a03000 	mov	r3, #0
	GIC_Clear_Pending_Clear(0,69);
40000510:	e1a00003 	mov	r0, r3
}


void Timer0_ISR(void)
{
	rTINT_CSTAT |= ((1<<5)|1);
40000514:	e341339d 	movt	r3, #5021	; 0x139d
	GIC_Write_EOI(0, 52);
}


void Timer0_ISR(void)
{
40000518:	e24cb004 	sub	fp, ip, #4
	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
4000051c:	e3a01045 	mov	r1, #69	; 0x45
}


void Timer0_ISR(void)
{
	rTINT_CSTAT |= ((1<<5)|1);
40000520:	e5932044 	ldr	r2, [r3, #68]	; 0x44
40000524:	e3822021 	orr	r2, r2, #33	; 0x21
40000528:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
4000052c:	eb0006d5 	bl	40002088 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
40000530:	e3a01045 	mov	r1, #69	; 0x45
40000534:	e3a00000 	mov	r0, #0
40000538:	eb0006eb 	bl	400020ec <GIC_Write_EOI>

#if 1 // only change
	int nextAppNum = (getCurAppNum() + 1) % 2;
4000053c:	eb00003d 	bl	40000638 <getCurAppNum>
40000540:	e2800001 	add	r0, r0, #1
40000544:	e1a03fa0 	lsr	r3, r0, #31
40000548:	e0800003 	add	r0, r0, r3
4000054c:	e2000001 	and	r0, r0, #1
	setCurAppNum(nextAppNum);
40000550:	e0630000 	rsb	r0, r3, r0
40000554:	eb00003b 	bl	40000648 <setCurAppNum>
	setApp(getCurAppNum());
40000558:	eb000036 	bl	40000638 <getCurAppNum>
4000055c:	eb000019 	bl	400005c8 <setApp>
	Load_Context();
40000560:	eb00142b 	bl	40005614 <Load_Context>
#endif
}
40000564:	e24bd01c 	sub	sp, fp, #28
40000568:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
4000056c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000570:	e25ef004 	subs	pc, lr, #4

40000574 <InitApp>:
#include "app_service.h"
#include "device_driver.h"


int InitApp(void)
{
40000574:	e1a0c00d 	mov	ip, sp
40000578:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000057c:	e24cb004 	sub	fp, ip, #4
	int result = 0;

	result = initApp();
40000580:	eb000005 	bl	4000059c <initApp>
40000584:	e1a04000 	mov	r4, r0
	Uart_Printf("\n [INFO] INIT APP \n");
40000588:	e3060cd0 	movw	r0, #27856	; 0x6cd0
4000058c:	e3440001 	movt	r0, #16385	; 0x4001
40000590:	eb0012c2 	bl	400050a0 <Uart1_Printf>

	return result;
}
40000594:	e1a00004 	mov	r0, r4
40000598:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

4000059c <initApp>:
int initApp(void)
{
	int result = 0;

	// 프로그램 증가 시 수정 필요
	Init_App(RAM_APP0, stackBase[0], stackBase[1]);
4000059c:	e3063fd0 	movw	r3, #28624	; 0x6fd0
unsigned int sizeApp[] = {SIZE_APP0, SIZE_APP1};
unsigned int stackLimit[] = {STACK_LIMIT_APP0, STACK_LIMIT_APP1};
unsigned int stackBase[] = {STACK_BASE_APP0, STACK_BASE_APP1};

int initApp(void)
{
400005a0:	e1a0c00d 	mov	ip, sp
	int result = 0;

	// 프로그램 증가 시 수정 필요
	Init_App(RAM_APP0, stackBase[0], stackBase[1]);
400005a4:	e3443001 	movt	r3, #16385	; 0x4001
400005a8:	e3a00000 	mov	r0, #0
unsigned int sizeApp[] = {SIZE_APP0, SIZE_APP1};
unsigned int stackLimit[] = {STACK_LIMIT_APP0, STACK_LIMIT_APP1};
unsigned int stackBase[] = {STACK_BASE_APP0, STACK_BASE_APP1};

int initApp(void)
{
400005ac:	e92dd800 	push	{fp, ip, lr, pc}
	int result = 0;

	// 프로그램 증가 시 수정 필요
	Init_App(RAM_APP0, stackBase[0], stackBase[1]);
400005b0:	e3440410 	movt	r0, #17424	; 0x4410
unsigned int sizeApp[] = {SIZE_APP0, SIZE_APP1};
unsigned int stackLimit[] = {STACK_LIMIT_APP0, STACK_LIMIT_APP1};
unsigned int stackBase[] = {STACK_BASE_APP0, STACK_BASE_APP1};

int initApp(void)
{
400005b4:	e24cb004 	sub	fp, ip, #4
	int result = 0;

	// 프로그램 증가 시 수정 필요
	Init_App(RAM_APP0, stackBase[0], stackBase[1]);
400005b8:	e8930006 	ldm	r3, {r1, r2}
400005bc:	eb0013df 	bl	40005540 <Init_App>

	return result;
}
400005c0:	e3a00000 	mov	r0, #0
400005c4:	e89da800 	ldm	sp, {fp, sp, pc}

400005c8 <setApp>:

int setApp(int index)
{
400005c8:	e1a0c00d 	mov	ip, sp
400005cc:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400005d0:	e1a04000 	mov	r4, r0
	int result = 0;

	Uart_Printf("\nAPP%d run\n", index);
400005d4:	e3060ce4 	movw	r0, #27876	; 0x6ce4

	return result;
}

int setApp(int index)
{
400005d8:	e24cb004 	sub	fp, ip, #4
	int result = 0;

	Uart_Printf("\nAPP%d run\n", index);
400005dc:	e1a01004 	mov	r1, r4
400005e0:	e3440001 	movt	r0, #16385	; 0x4001
400005e4:	eb0012ad 	bl	400050a0 <Uart1_Printf>
	SetTransTable(RAM_APP0, (RAM_APP0+sizeApp[index]-1), ram[index], RW_WBWA);
400005e8:	e3063fd0 	movw	r3, #28624	; 0x6fd0
400005ec:	e3a00000 	mov	r0, #0
400005f0:	e3443001 	movt	r3, #16385	; 0x4001
400005f4:	e3440410 	movt	r0, #17424	; 0x4410
400005f8:	e0834104 	add	r4, r3, r4, lsl #2
400005fc:	e3013c0e 	movw	r3, #7182	; 0x1c0e
40000600:	e5941008 	ldr	r1, [r4, #8]
40000604:	e5942010 	ldr	r2, [r4, #16]
40000608:	e241136e 	sub	r1, r1, #-1207959551	; 0xb8000001
4000060c:	e241163f 	sub	r1, r1, #66060288	; 0x3f00000
40000610:	eb000339 	bl	400012fc <SetTransTable>
	SetTransTable(stackLimit[index], STACK_BASE_APP1-1, stackLimit[index], RW_WBWA);
40000614:	e5940018 	ldr	r0, [r4, #24]
40000618:	e30f1fff 	movw	r1, #65535	; 0xffff
4000061c:	e34414af 	movt	r1, #17583	; 0x44af
40000620:	e3013c0e 	movw	r3, #7182	; 0x1c0e
40000624:	e1a02000 	mov	r2, r0
40000628:	eb000333 	bl	400012fc <SetTransTable>
	CoInvalidateMainTlb();
4000062c:	eb0014ea 	bl	400059dc <CoInvalidateMainTlb>

	return result;
}
40000630:	e3a00000 	mov	r0, #0
40000634:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40000638 <getCurAppNum>:

int getCurAppNum(void)
{
	return curAppNum;
40000638:	e30739a4 	movw	r3, #31140	; 0x79a4
4000063c:	e3443001 	movt	r3, #16385	; 0x4001
}
40000640:	e5930000 	ldr	r0, [r3]
40000644:	e12fff1e 	bx	lr

40000648 <setCurAppNum>:

int setCurAppNum(int num)
{
	curAppNum = num;
40000648:	e30739a4 	movw	r3, #31140	; 0x79a4
4000064c:	e3443001 	movt	r3, #16385	; 0x4001
40000650:	e5830000 	str	r0, [r3]

	return curAppNum;
}
40000654:	e12fff1e 	bx	lr

40000658 <CoTTSet_L1L2>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
40000658:	e1a0c00d 	mov	ip, sp
4000065c:	e3a02020 	mov	r2, #32
40000660:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40000664:	e24cb004 	sub	fp, ip, #4
40000668:	e24dd014 	sub	sp, sp, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000066c:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
40000670:	e3442400 	movt	r2, #17408	; 0x4400
40000674:	e2838001 	add	r8, r3, #1
40000678:	e2830002 	add	r0, r3, #2
4000067c:	e2837003 	add	r7, r3, #3
40000680:	e2836004 	add	r6, r3, #4
40000684:	e2835005 	add	r5, r3, #5
40000688:	e2834006 	add	r4, r3, #6
4000068c:	e283c007 	add	ip, r3, #7
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000690:	e1a0ea03 	lsl	lr, r3, #20
40000694:	e1a08a08 	lsl	r8, r8, #20
40000698:	e1a00a00 	lsl	r0, r0, #20
4000069c:	e1a07a07 	lsl	r7, r7, #20
400006a0:	e1a06a06 	lsl	r6, r6, #20
400006a4:	e1a05a05 	lsl	r5, r5, #20
400006a8:	e1a04a04 	lsl	r4, r4, #20
400006ac:	e1a0ca0c 	lsl	ip, ip, #20
400006b0:	e2833008 	add	r3, r3, #8
400006b4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400006b8:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400006bc:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400006c0:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400006c4:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400006c8:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400006cc:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400006d0:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400006d4:	e35300c8 	cmp	r3, #200	; 0xc8
400006d8:	e3800002 	orr	r0, r0, #2
400006dc:	e1a01002 	mov	r1, r2
400006e0:	e3888002 	orr	r8, r8, #2
400006e4:	e3877002 	orr	r7, r7, #2
400006e8:	e3866002 	orr	r6, r6, #2
400006ec:	e3855002 	orr	r5, r5, #2
400006f0:	e3844002 	orr	r4, r4, #2
400006f4:	e38cc002 	orr	ip, ip, #2
400006f8:	e38ee002 	orr	lr, lr, #2
400006fc:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000700:	f5d2f044 	pld	[r2, #68]	; 0x44
40000704:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000708:	e26300ce 	rsb	r0, r3, #206	; 0xce
4000070c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000710:	e2822020 	add	r2, r2, #32
40000714:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000718:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
4000071c:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000720:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000724:	e501c004 	str	ip, [r1, #-4]
40000728:	1affffd1 	bne	40000674 <CoTTSet_L1L2+0x1c>
4000072c:	e0810100 	add	r0, r1, r0, lsl #2
40000730:	e1a02a03 	lsl	r2, r3, #20
40000734:	e2833001 	add	r3, r3, #1
40000738:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
4000073c:	e3822002 	orr	r2, r2, #2
40000740:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000744:	e1510000 	cmp	r1, r0
40000748:	1afffff8 	bne	40000730 <CoTTSet_L1L2+0xd8>
4000074c:	e3a02fd6 	mov	r2, #856	; 0x358
40000750:	e3a03000 	mov	r3, #0
40000754:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000758:	e1a00a03 	lsl	r0, r3, #20
4000075c:	e2833008 	add	r3, r3, #8
40000760:	e3530070 	cmp	r3, #112	; 0x70
40000764:	e1a08000 	mov	r8, r0
40000768:	e1a07000 	mov	r7, r0
4000076c:	e1a06000 	mov	r6, r0
40000770:	e1a05000 	mov	r5, r0
40000774:	e1a04000 	mov	r4, r0
40000778:	e1a0e000 	mov	lr, r0
4000077c:	e1a0c000 	mov	ip, r0
40000780:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40000784:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
40000788:	e287740d 	add	r7, r7, #218103808	; 0xd000000
4000078c:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
40000790:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40000794:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
40000798:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
4000079c:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
400007a0:	e3800b03 	orr	r0, r0, #3072	; 0xc00
400007a4:	e3888b03 	orr	r8, r8, #3072	; 0xc00
400007a8:	e3877b03 	orr	r7, r7, #3072	; 0xc00
400007ac:	e3866b03 	orr	r6, r6, #3072	; 0xc00
400007b0:	e3855b03 	orr	r5, r5, #3072	; 0xc00
400007b4:	e3844b03 	orr	r4, r4, #3072	; 0xc00
400007b8:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
400007bc:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
400007c0:	e3800002 	orr	r0, r0, #2
400007c4:	e1a01002 	mov	r1, r2
400007c8:	e3888002 	orr	r8, r8, #2
400007cc:	e3877002 	orr	r7, r7, #2
400007d0:	e3866002 	orr	r6, r6, #2
400007d4:	e3855002 	orr	r5, r5, #2
400007d8:	e3844002 	orr	r4, r4, #2
400007dc:	e38ee002 	orr	lr, lr, #2
400007e0:	e38cc002 	orr	ip, ip, #2
400007e4:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
400007e8:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400007ec:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400007f0:	e2630072 	rsb	r0, r3, #114	; 0x72
400007f4:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
400007f8:	e2822020 	add	r2, r2, #32
400007fc:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40000800:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40000804:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40000808:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
4000080c:	e501c004 	str	ip, [r1, #-4]
40000810:	1affffd0 	bne	40000758 <CoTTSet_L1L2+0x100>
40000814:	e2800070 	add	r0, r0, #112	; 0x70
40000818:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000081c:	e2833001 	add	r3, r3, #1
40000820:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000824:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40000828:	e3822b03 	orr	r2, r2, #3072	; 0xc00
4000082c:	e3822002 	orr	r2, r2, #2
40000830:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000834:	1afffff7 	bne	40000818 <CoTTSet_L1L2+0x1c0>
40000838:	e3a02e52 	mov	r2, #1312	; 0x520
4000083c:	e3a03000 	mov	r3, #0
40000840:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000844:	e1a04a03 	lsl	r4, r3, #20
40000848:	e2830001 	add	r0, r3, #1
4000084c:	e2838002 	add	r8, r3, #2
40000850:	e1a00a00 	lsl	r0, r0, #20
40000854:	e2837003 	add	r7, r3, #3
40000858:	e1a08a08 	lsl	r8, r8, #20
4000085c:	e2836005 	add	r6, r3, #5
40000860:	e1a07a07 	lsl	r7, r7, #20
40000864:	e2835006 	add	r5, r3, #6
40000868:	e1a06a06 	lsl	r6, r6, #20
4000086c:	e283c007 	add	ip, r3, #7
40000870:	e1a05a05 	lsl	r5, r5, #20
40000874:	e1a0ca0c 	lsl	ip, ip, #20
40000878:	e1a0e004 	mov	lr, r4
4000087c:	e2833008 	add	r3, r3, #8
40000880:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40000884:	e2888305 	add	r8, r8, #335544320	; 0x14000000
40000888:	e2877305 	add	r7, r7, #335544320	; 0x14000000
4000088c:	e2866305 	add	r6, r6, #335544320	; 0x14000000
40000890:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40000894:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
40000898:	e2844305 	add	r4, r4, #335544320	; 0x14000000
4000089c:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
400008a0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400008a4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400008a8:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400008ac:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400008b0:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400008b4:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400008b8:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400008bc:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400008c0:	e3530fae 	cmp	r3, #696	; 0x2b8
400008c4:	e3800002 	orr	r0, r0, #2
400008c8:	e1a01002 	mov	r1, r2
400008cc:	e3888002 	orr	r8, r8, #2
400008d0:	e3877002 	orr	r7, r7, #2
400008d4:	e3866002 	orr	r6, r6, #2
400008d8:	e3855002 	orr	r5, r5, #2
400008dc:	e38cc002 	orr	ip, ip, #2
400008e0:	e3844002 	orr	r4, r4, #2
400008e4:	e38ee002 	orr	lr, lr, #2
400008e8:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
400008ec:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400008f0:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
400008f4:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
400008f8:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400008fc:	e2822020 	add	r2, r2, #32
40000900:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40000904:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40000908:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
4000090c:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40000910:	e501c004 	str	ip, [r1, #-4]
40000914:	1affffca 	bne	40000844 <CoTTSet_L1L2+0x1ec>
40000918:	e2800fae 	add	r0, r0, #696	; 0x2b8
4000091c:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000920:	e2833001 	add	r3, r3, #1
40000924:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000928:	e2822305 	add	r2, r2, #335544320	; 0x14000000
4000092c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000930:	e3822002 	orr	r2, r2, #2
40000934:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000938:	1afffff7 	bne	4000091c <CoTTSet_L1L2+0x2c4>
4000093c:	e3a02a01 	mov	r2, #4096	; 0x1000
40000940:	e3a00c11 	mov	r0, #4352	; 0x1100
40000944:	e3442400 	movt	r2, #17408	; 0x4400
40000948:	e3440400 	movt	r0, #17408	; 0x4400
4000094c:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000950:	e1a03a01 	lsl	r3, r1, #20
40000954:	e2811001 	add	r1, r1, #1
40000958:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
4000095c:	e3833b07 	orr	r3, r3, #7168	; 0x1c00
40000960:	e383300e 	orr	r3, r3, #14
40000964:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000968:	e1520000 	cmp	r2, r0
4000096c:	1afffff7 	bne	40000950 <CoTTSet_L1L2+0x2f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000970:	e3a03a01 	mov	r3, #4096	; 0x1000
40000974:	e3011c0e 	movw	r1, #7182	; 0x1c0e
40000978:	e3443400 	movt	r3, #17408	; 0x4400
4000097c:	e3441400 	movt	r1, #17408	; 0x4400
40000980:	e3012124 	movw	r2, #4388	; 0x1124
40000984:	e5831100 	str	r1, [r3, #256]	; 0x100
40000988:	e3442400 	movt	r2, #17408	; 0x4400
4000098c:	e3a03000 	mov	r3, #0
40000990:	e1a00a03 	lsl	r0, r3, #20
40000994:	e2833008 	add	r3, r3, #8
40000998:	e3530068 	cmp	r3, #104	; 0x68
4000099c:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
400009a0:	e1a01002 	mov	r1, r2
400009a4:	e1a08000 	mov	r8, r0
400009a8:	e1a07000 	mov	r7, r0
400009ac:	e1a06000 	mov	r6, r0
400009b0:	e1a05000 	mov	r5, r0
400009b4:	e1a04000 	mov	r4, r0
400009b8:	e1a0e000 	mov	lr, r0
400009bc:	e1a0c000 	mov	ip, r0
400009c0:	e2888602 	add	r8, r8, #2097152	; 0x200000
400009c4:	e2800601 	add	r0, r0, #1048576	; 0x100000
400009c8:	e2877603 	add	r7, r7, #3145728	; 0x300000
400009cc:	e2866501 	add	r6, r6, #4194304	; 0x400000
400009d0:	e2855605 	add	r5, r5, #5242880	; 0x500000
400009d4:	e2844606 	add	r4, r4, #6291456	; 0x600000
400009d8:	e28ee607 	add	lr, lr, #7340032	; 0x700000
400009dc:	e28cc502 	add	ip, ip, #8388608	; 0x800000
400009e0:	e3800b03 	orr	r0, r0, #3072	; 0xc00
400009e4:	e3888b03 	orr	r8, r8, #3072	; 0xc00
400009e8:	e3877b03 	orr	r7, r7, #3072	; 0xc00
400009ec:	e3866b03 	orr	r6, r6, #3072	; 0xc00
400009f0:	e3855b03 	orr	r5, r5, #3072	; 0xc00
400009f4:	e3844b03 	orr	r4, r4, #3072	; 0xc00
400009f8:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
400009fc:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40000a00:	e3800002 	orr	r0, r0, #2
40000a04:	e3888002 	orr	r8, r8, #2
40000a08:	e3877002 	orr	r7, r7, #2
40000a0c:	e3866002 	orr	r6, r6, #2
40000a10:	e3855002 	orr	r5, r5, #2
40000a14:	e3844002 	orr	r4, r4, #2
40000a18:	e38ee002 	orr	lr, lr, #2
40000a1c:	e38cc002 	orr	ip, ip, #2
40000a20:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40000a24:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000a28:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000a2c:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40000a30:	e263006f 	rsb	r0, r3, #111	; 0x6f
40000a34:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40000a38:	e2822020 	add	r2, r2, #32
40000a3c:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40000a40:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40000a44:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40000a48:	e501c004 	str	ip, [r1, #-4]
40000a4c:	1affffcf 	bne	40000990 <CoTTSet_L1L2+0x338>
40000a50:	e0810100 	add	r0, r1, r0, lsl #2
40000a54:	e1a02a03 	lsl	r2, r3, #20
40000a58:	e2833001 	add	r3, r3, #1
40000a5c:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40000a60:	e2822601 	add	r2, r2, #1048576	; 0x100000
40000a64:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40000a68:	e3822002 	orr	r2, r2, #2
40000a6c:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000a70:	e1510000 	cmp	r1, r0
40000a74:	1afffff6 	bne	40000a54 <CoTTSet_L1L2+0x3fc>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000a78:	e3a03d4e 	mov	r3, #4992	; 0x1380
40000a7c:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000a80:	e3443400 	movt	r3, #17408	; 0x4400
40000a84:	e3a02a01 	mov	r2, #4096	; 0x1000
40000a88:	e3442400 	movt	r2, #17408	; 0x4400
40000a8c:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40000a90:	e1a0900a 	mov	r9, sl
40000a94:	e1a0800a 	mov	r8, sl
40000a98:	e1a0700a 	mov	r7, sl
40000a9c:	e1a0600a 	mov	r6, sl
40000aa0:	e1a0500a 	mov	r5, sl
40000aa4:	e1a0400a 	mov	r4, sl
40000aa8:	e1a0e00a 	mov	lr, sl
40000aac:	e1a0c00a 	mov	ip, sl
40000ab0:	e1a0000a 	mov	r0, sl
40000ab4:	e1a0100a 	mov	r1, sl
40000ab8:	e1a0300a 	mov	r3, sl
40000abc:	e344ab00 	movt	sl, #19200	; 0x4b00
40000ac0:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40000ac4:	e3445b50 	movt	r5, #19280	; 0x4b50
40000ac8:	e3443bb0 	movt	r3, #19376	; 0x4bb0
40000acc:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000ad0:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40000ad4:	e3449b10 	movt	r9, #19216	; 0x4b10
40000ad8:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40000adc:	e3447b30 	movt	r7, #19248	; 0x4b30
40000ae0:	e3444b60 	movt	r4, #19296	; 0x4b60
40000ae4:	e344eb70 	movt	lr, #19312	; 0x4b70
40000ae8:	e3440b90 	movt	r0, #19344	; 0x4b90
40000aec:	e344abc0 	movt	sl, #19392	; 0x4bc0
40000af0:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000af4:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000af8:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40000afc:	e3448b20 	movt	r8, #19232	; 0x4b20
40000b00:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40000b04:	e3446b40 	movt	r6, #19264	; 0x4b40
40000b08:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40000b0c:	e344cb80 	movt	ip, #19328	; 0x4b80
40000b10:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40000b14:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40000b18:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40000b1c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000b20:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40000b24:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000b28:	e1a04005 	mov	r4, r5
40000b2c:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000b30:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000b34:	e1a0a003 	mov	sl, r3
40000b38:	e3443c70 	movt	r3, #19568	; 0x4c70
40000b3c:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40000b40:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40000b44:	e1a08009 	mov	r8, r9
40000b48:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40000b4c:	e1a06007 	mov	r6, r7
40000b50:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40000b54:	e3444c20 	movt	r4, #19488	; 0x4c20
40000b58:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40000b5c:	e1a0c00e 	mov	ip, lr
40000b60:	e1a01000 	mov	r1, r0
40000b64:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000b68:	e5824308 	str	r4, [r2, #776]	; 0x308
40000b6c:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40000b70:	e3448be0 	movt	r8, #19424	; 0x4be0
40000b74:	e3447bf0 	movt	r7, #19440	; 0x4bf0
40000b78:	e3446c00 	movt	r6, #19456	; 0x4c00
40000b7c:	e3445c10 	movt	r5, #19472	; 0x4c10
40000b80:	e344ec30 	movt	lr, #19504	; 0x4c30
40000b84:	e344cc40 	movt	ip, #19520	; 0x4c40
40000b88:	e3440c50 	movt	r0, #19536	; 0x4c50
40000b8c:	e3441c60 	movt	r1, #19552	; 0x4c60
40000b90:	e1a04003 	mov	r4, r3
40000b94:	e3443cd0 	movt	r3, #19664	; 0x4cd0
40000b98:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40000b9c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000ba0:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40000ba4:	e1a08009 	mov	r8, r9
40000ba8:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40000bac:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000bb0:	e5826300 	str	r6, [r2, #768]	; 0x300
40000bb4:	e1a06007 	mov	r6, r7
40000bb8:	e5825304 	str	r5, [r2, #772]	; 0x304
40000bbc:	e344ac80 	movt	sl, #19584	; 0x4c80
40000bc0:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40000bc4:	e3449c90 	movt	r9, #19600	; 0x4c90
40000bc8:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40000bcc:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40000bd0:	e582c310 	str	ip, [r2, #784]	; 0x310
40000bd4:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40000bd8:	e5820314 	str	r0, [r2, #788]	; 0x314
40000bdc:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40000be0:	e5821318 	str	r1, [r2, #792]	; 0x318
40000be4:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000be8:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40000bec:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000bf0:	e582a320 	str	sl, [r2, #800]	; 0x320
40000bf4:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000bf8:	e5829324 	str	r9, [r2, #804]	; 0x324
40000bfc:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000c00:	e5828328 	str	r8, [r2, #808]	; 0x328
40000c04:	e1a0c00e 	mov	ip, lr
40000c08:	e582732c 	str	r7, [r2, #812]	; 0x32c
40000c0c:	e1a01000 	mov	r1, r0
40000c10:	e5826330 	str	r6, [r2, #816]	; 0x330
40000c14:	e1a0a005 	mov	sl, r5
40000c18:	e582331c 	str	r3, [r2, #796]	; 0x31c
40000c1c:	e1a08009 	mov	r8, r9
40000c20:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40000c24:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000c28:	e3444ce0 	movt	r4, #19680	; 0x4ce0
40000c2c:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40000c30:	e344cd00 	movt	ip, #19712	; 0x4d00
40000c34:	e3440d10 	movt	r0, #19728	; 0x4d10
40000c38:	e3441d20 	movt	r1, #19744	; 0x4d20
40000c3c:	e3445d30 	movt	r5, #19760	; 0x4d30
40000c40:	e344ad40 	movt	sl, #19776	; 0x4d40
40000c44:	e3449d50 	movt	r9, #19792	; 0x4d50
40000c48:	e3448d60 	movt	r8, #19808	; 0x4d60
40000c4c:	e3447d70 	movt	r7, #19824	; 0x4d70
40000c50:	e5823334 	str	r3, [r2, #820]	; 0x334
40000c54:	e3a06000 	mov	r6, #0
40000c58:	e5824338 	str	r4, [r2, #824]	; 0x338
40000c5c:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40000c60:	e582c340 	str	ip, [r2, #832]	; 0x340
40000c64:	e5820344 	str	r0, [r2, #836]	; 0x344
40000c68:	e5821348 	str	r1, [r2, #840]	; 0x348
40000c6c:	e582534c 	str	r5, [r2, #844]	; 0x34c
40000c70:	e582a350 	str	sl, [r2, #848]	; 0x350
40000c74:	e5829354 	str	r9, [r2, #852]	; 0x354
40000c78:	e5828358 	str	r8, [r2, #856]	; 0x358
40000c7c:	e582735c 	str	r7, [r2, #860]	; 0x35c
40000c80:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40000c84:	e1a01a06 	lsl	r1, r6, #20
40000c88:	e2866008 	add	r6, r6, #8
40000c8c:	e3560e32 	cmp	r6, #800	; 0x320
40000c90:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40000c94:	e1a02003 	mov	r2, r3
40000c98:	e1a08001 	mov	r8, r1
40000c9c:	e1a07001 	mov	r7, r1
40000ca0:	e1a05001 	mov	r5, r1
40000ca4:	e1a04001 	mov	r4, r1
40000ca8:	e1a0e001 	mov	lr, r1
40000cac:	e1a0c001 	mov	ip, r1
40000cb0:	e1a00001 	mov	r0, r1
40000cb4:	e2888609 	add	r8, r8, #9437184	; 0x900000
40000cb8:	e2811502 	add	r1, r1, #8388608	; 0x800000
40000cbc:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40000cc0:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40000cc4:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40000cc8:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40000ccc:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40000cd0:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40000cd4:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40000cd8:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000cdc:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000ce0:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000ce4:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000ce8:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000cec:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000cf0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000cf4:	e3811002 	orr	r1, r1, #2
40000cf8:	e3888002 	orr	r8, r8, #2
40000cfc:	e3877002 	orr	r7, r7, #2
40000d00:	e3855002 	orr	r5, r5, #2
40000d04:	e3844002 	orr	r4, r4, #2
40000d08:	e38ee002 	orr	lr, lr, #2
40000d0c:	e38cc002 	orr	ip, ip, #2
40000d10:	e3800002 	orr	r0, r0, #2
40000d14:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40000d18:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40000d1c:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40000d20:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40000d24:	e2661fca 	rsb	r1, r6, #808	; 0x328
40000d28:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40000d2c:	e2833020 	add	r3, r3, #32
40000d30:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40000d34:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40000d38:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40000d3c:	e5020004 	str	r0, [r2, #-4]
40000d40:	1affffcf 	bne	40000c84 <CoTTSet_L1L2+0x62c>
40000d44:	e0821101 	add	r1, r2, r1, lsl #2
40000d48:	e1a03a06 	lsl	r3, r6, #20
40000d4c:	e2866001 	add	r6, r6, #1
40000d50:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40000d54:	e2833502 	add	r3, r3, #8388608	; 0x800000
40000d58:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40000d5c:	e3833002 	orr	r3, r3, #2
40000d60:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000d64:	e1520001 	cmp	r2, r1
40000d68:	1afffff6 	bne	40000d48 <CoTTSet_L1L2+0x6f0>
40000d6c:	e3022020 	movw	r2, #8224	; 0x2020
40000d70:	e3a03000 	mov	r3, #0
40000d74:	e3442400 	movt	r2, #17408	; 0x4400
40000d78:	e30097f8 	movw	r9, #2040	; 0x7f8
40000d7c:	e2838001 	add	r8, r3, #1
40000d80:	e2830002 	add	r0, r3, #2
40000d84:	e2837003 	add	r7, r3, #3
40000d88:	e2836004 	add	r6, r3, #4
40000d8c:	e2835005 	add	r5, r3, #5
40000d90:	e2834006 	add	r4, r3, #6
40000d94:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000d98:	e1a0ea03 	lsl	lr, r3, #20
40000d9c:	e1a08a08 	lsl	r8, r8, #20
40000da0:	e1a00a00 	lsl	r0, r0, #20
40000da4:	e1a07a07 	lsl	r7, r7, #20
40000da8:	e1a06a06 	lsl	r6, r6, #20
40000dac:	e1a05a05 	lsl	r5, r5, #20
40000db0:	e1a04a04 	lsl	r4, r4, #20
40000db4:	e1a0ca0c 	lsl	ip, ip, #20
40000db8:	e2833008 	add	r3, r3, #8
40000dbc:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40000dc0:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40000dc4:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40000dc8:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40000dcc:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40000dd0:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40000dd4:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40000dd8:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40000ddc:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000de0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000de4:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000de8:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000dec:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000df0:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000df4:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000df8:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000dfc:	e1530009 	cmp	r3, r9
40000e00:	e3800002 	orr	r0, r0, #2
40000e04:	e1a01002 	mov	r1, r2
40000e08:	e3888002 	orr	r8, r8, #2
40000e0c:	e3877002 	orr	r7, r7, #2
40000e10:	e3866002 	orr	r6, r6, #2
40000e14:	e3855002 	orr	r5, r5, #2
40000e18:	e3844002 	orr	r4, r4, #2
40000e1c:	e38cc002 	orr	ip, ip, #2
40000e20:	e38ee002 	orr	lr, lr, #2
40000e24:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000e28:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000e2c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000e30:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40000e34:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000e38:	e2822020 	add	r2, r2, #32
40000e3c:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000e40:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40000e44:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000e48:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000e4c:	e501c004 	str	ip, [r1, #-4]
40000e50:	1affffc9 	bne	40000d7c <CoTTSet_L1L2+0x724>
40000e54:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40000e58:	e2800008 	add	r0, r0, #8
40000e5c:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000e60:	e2833001 	add	r3, r3, #1
40000e64:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000e68:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40000e6c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000e70:	e3822002 	orr	r2, r2, #2
40000e74:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000e78:	1afffff7 	bne	40000e5c <CoTTSet_L1L2+0x804>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40000e7c:	e3a00048 	mov	r0, #72	; 0x48
40000e80:	e3440400 	movt	r0, #17408	; 0x4400
40000e84:	eb001298 	bl	400058ec <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000e88:	e3050551 	movw	r0, #21841	; 0x5551
40000e8c:	e3450555 	movt	r0, #21845	; 0x5555
}
40000e90:	e24bd028 	sub	sp, fp, #40	; 0x28
40000e94:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000e98:	ea00129a 	b	40005908 <CoSetDomain>

40000e9c <CoGetPAfromVA>:
#include "option.h"

/* PA conversion */

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
40000e9c:	e1a0c00d 	mov	ip, sp
40000ea0:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000ea4:	e24cb004 	sub	fp, ip, #4
40000ea8:	e1a04000 	mov	r4, r0
	unsigned int r = 0;

	switch(mode)
40000eac:	e3510003 	cmp	r1, #3
40000eb0:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000eb4:	ea000016 	b	40000f14 <CoGetPAfromVA+0x78>
40000eb8:	40000f04 	andmi	r0, r0, r4, lsl #30
40000ebc:	40000f0c 	andmi	r0, r0, ip, lsl #30
40000ec0:	40000ee4 	andmi	r0, r0, r4, ror #29
40000ec4:	40000ec8 	andmi	r0, r0, r8, asr #29
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000ec8:	eb00120a 	bl	400056f8 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000ecc:	e3100001 	tst	r0, #1
40000ed0:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000ed4:	03c0000f 	biceq	r0, r0, #15
40000ed8:	0a000006 	beq	40000ef8 <CoGetPAfromVA+0x5c>
40000edc:	e3a00000 	mov	r0, #0
	return (r & ~0xfff)|(va & 0xfff);
}
40000ee0:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000ee4:	eb0011ff 	bl	400056e8 <CoGetUserReadPA>
		case USER_WRITE: r = CoGetUserWritePA(va); break;
	}

	if(r & 0x1) return 0;
40000ee8:	e3100001 	tst	r0, #1
40000eec:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000ef0:	03c0000f 	biceq	r0, r0, #15
40000ef4:	1afffff8 	bne	40000edc <CoGetPAfromVA+0x40>
	return (r & ~0xfff)|(va & 0xfff);
40000ef8:	e7eb4054 	ubfx	r4, r4, #0, #12
40000efc:	e1800004 	orr	r0, r0, r4
40000f00:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000f04:	eb0011ef 	bl	400056c8 <CoGetOSReadPA>
40000f08:	eaffffef 	b	40000ecc <CoGetPAfromVA+0x30>
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000f0c:	eb0011f1 	bl	400056d8 <CoGetOSWritePA>
40000f10:	eaffffed 	b	40000ecc <CoGetPAfromVA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000f14:	e3a00000 	mov	r0, #0
40000f18:	eafffff6 	b	40000ef8 <CoGetPAfromVA+0x5c>

40000f1c <L2C_Invalidate_VA>:
	if(r & 0x1) return 0;
	return (r & ~0xfff)|(va & 0xfff);
}

void L2C_Invalidate_VA(unsigned int va, int mode)
{
40000f1c:	e1a0c00d 	mov	ip, sp
40000f20:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000f24:	e24cb004 	sub	fp, ip, #4
40000f28:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000f2c:	e3510003 	cmp	r1, #3
40000f30:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000f34:	ea000018 	b	40000f9c <L2C_Invalidate_VA+0x80>
40000f38:	40000f94 	mulmi	r0, r4, pc	; <UNPREDICTABLE>
40000f3c:	40000f8c 	andmi	r0, r0, ip, lsl #31
40000f40:	40000f84 	andmi	r0, r0, r4, lsl #31
40000f44:	40000f48 	andmi	r0, r0, r8, asr #30
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000f48:	eb0011ea 	bl	400056f8 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000f4c:	e3100001 	tst	r0, #1
40000f50:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000f54:	03c0000f 	biceq	r0, r0, #15
40000f58:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40000f5c:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Invalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40000f60:	e1904004 	orrs	r4, r0, r4
40000f64:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40000f68:	e3a03a02 	mov	r3, #8192	; 0x2000
40000f6c:	e3c4401f 	bic	r4, r4, #31
40000f70:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000f74:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40000f78:	e5834770 	str	r4, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000f7c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40000f80:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000f84:	eb0011d7 	bl	400056e8 <CoGetUserReadPA>
40000f88:	eaffffef 	b	40000f4c <L2C_Invalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000f8c:	eb0011d1 	bl	400056d8 <CoGetOSWritePA>
40000f90:	eaffffed 	b	40000f4c <L2C_Invalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000f94:	eb0011cb 	bl	400056c8 <CoGetOSReadPA>
40000f98:	eaffffeb 	b	40000f4c <L2C_Invalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000f9c:	e3a00000 	mov	r0, #0
40000fa0:	eaffffed 	b	40000f5c <L2C_Invalidate_VA+0x40>

40000fa4 <L2C_Clean_VA>:
	if(r == 0) return;
	L2C_Invalidate_PA(r);
}

void L2C_Clean_VA(unsigned int va, int mode)
{
40000fa4:	e1a0c00d 	mov	ip, sp
40000fa8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000fac:	e24cb004 	sub	fp, ip, #4
40000fb0:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000fb4:	e3510003 	cmp	r1, #3
40000fb8:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000fbc:	ea000018 	b	40001024 <L2C_Clean_VA+0x80>
40000fc0:	4000101c 	andmi	r1, r0, ip, lsl r0
40000fc4:	40001014 	andmi	r1, r0, r4, lsl r0
40000fc8:	4000100c 	andmi	r1, r0, ip
40000fcc:	40000fd0 	ldrdmi	r0, [r0], -r0	; <UNPREDICTABLE>
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000fd0:	eb0011c8 	bl	400056f8 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000fd4:	e3100001 	tst	r0, #1
40000fd8:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000fdc:	03c0000f 	biceq	r0, r0, #15
40000fe0:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40000fe4:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Clean_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40000fe8:	e1904004 	orrs	r4, r0, r4
40000fec:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40000ff0:	e3a03a02 	mov	r3, #8192	; 0x2000
40000ff4:	e3c4401f 	bic	r4, r4, #31
40000ff8:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40000ffc:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001000:	e58347b0 	str	r4, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001004:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001008:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
4000100c:	eb0011b5 	bl	400056e8 <CoGetUserReadPA>
40001010:	eaffffef 	b	40000fd4 <L2C_Clean_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40001014:	eb0011af 	bl	400056d8 <CoGetOSWritePA>
40001018:	eaffffed 	b	40000fd4 <L2C_Clean_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
4000101c:	eb0011a9 	bl	400056c8 <CoGetOSReadPA>
40001020:	eaffffeb 	b	40000fd4 <L2C_Clean_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001024:	e3a00000 	mov	r0, #0
40001028:	eaffffed 	b	40000fe4 <L2C_Clean_VA+0x40>

4000102c <L2C_CleanAndInvalidate_VA>:
	if(r == 0) return;
	L2C_Clean_PA(r);
}

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
4000102c:	e1a0c00d 	mov	ip, sp
40001030:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40001034:	e24cb004 	sub	fp, ip, #4
40001038:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
4000103c:	e3510003 	cmp	r1, #3
40001040:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40001044:	ea000018 	b	400010ac <L2C_CleanAndInvalidate_VA+0x80>
40001048:	400010a4 	andmi	r1, r0, r4, lsr #1
4000104c:	4000109c 	mulmi	r0, ip, r0
40001050:	40001094 	mulmi	r0, r4, r0
40001054:	40001058 	andmi	r1, r0, r8, asr r0
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001058:	eb0011a6 	bl	400056f8 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
4000105c:	e3100001 	tst	r0, #1
40001060:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40001064:	03c0000f 	biceq	r0, r0, #15
40001068:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
4000106c:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40001070:	e1904004 	orrs	r4, r0, r4
40001074:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001078:	e3a03a02 	mov	r3, #8192	; 0x2000
4000107c:	e3c4401f 	bic	r4, r4, #31
40001080:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001084:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001088:	e58347f0 	str	r4, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000108c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001090:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40001094:	eb001193 	bl	400056e8 <CoGetUserReadPA>
40001098:	eaffffef 	b	4000105c <L2C_CleanAndInvalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
4000109c:	eb00118d 	bl	400056d8 <CoGetOSWritePA>
400010a0:	eaffffed 	b	4000105c <L2C_CleanAndInvalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
400010a4:	eb001187 	bl	400056c8 <CoGetOSReadPA>
400010a8:	eaffffeb 	b	4000105c <L2C_CleanAndInvalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
400010ac:	e3a00000 	mov	r0, #0
400010b0:	eaffffed 	b	4000106c <L2C_CleanAndInvalidate_VA+0x40>

400010b4 <L2C_Enable>:
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
400010b4:	e1a0c00d 	mov	ip, sp
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
400010b8:	e3a03007 	mov	r3, #7
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
400010bc:	e92dd800 	push	{fp, ip, lr, pc}
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
400010c0:	e3e00015 	mvn	r0, #21
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
400010c4:	e24cb004 	sub	fp, ip, #4
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
400010c8:	e3443100 	movt	r3, #16640	; 0x4100
400010cc:	e3a01e11 	mov	r1, #272	; 0x110
400010d0:	e3a02e12 	mov	r2, #288	; 0x120
400010d4:	eb001177 	bl	400056b8 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
400010d8:	e3a01000 	mov	r1, #0
400010dc:	e3a02001 	mov	r2, #1
400010e0:	e1a03001 	mov	r3, r1
400010e4:	e3472e47 	movt	r2, #32327	; 0x7e47
400010e8:	e3e00016 	mvn	r0, #22
400010ec:	eb001171 	bl	400056b8 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
400010f0:	e3a02000 	mov	r2, #0
400010f4:	e3e00014 	mvn	r0, #20
400010f8:	e1a03002 	mov	r3, r2
400010fc:	e3a01001 	mov	r1, #1
40001100:	eb00116c 	bl	400056b8 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
}
40001104:	e24bd00c 	sub	sp, fp, #12
40001108:	e89d6800 	ldm	sp, {fp, sp, lr}
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
4000110c:	ea00117d 	b	40005708 <CoEnableL2PrefetchHint>

40001110 <L2C_Disable>:
}

void L2C_Disable(void)
{
40001110:	e1a0c00d 	mov	ip, sp
40001114:	e92dd800 	push	{fp, ip, lr, pc}
40001118:	e24cb004 	sub	fp, ip, #4
	CoDisableL2PrefetchHint();
4000111c:	eb00117d 	bl	40005718 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001120:	e3a01000 	mov	r1, #0
40001124:	e3e00014 	mvn	r0, #20
40001128:	e1a02001 	mov	r2, r1
4000112c:	e1a03001 	mov	r3, r1
#else
	L2x0_Reg_Write(L2X0_CTRL, 0);
#endif
}
40001130:	e24bd00c 	sub	sp, fp, #12
40001134:	e89d6800 	ldm	sp, {fp, sp, lr}
void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001138:	ea00115e 	b	400056b8 <exynos_smc>

4000113c <L2C_Invalidate_All>:
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
4000113c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001140:	e30f2fff 	movw	r2, #65535	; 0xffff
40001144:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001148:	e1a01003 	mov	r1, r3
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
4000114c:	e583277c 	str	r2, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001150:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
40001154:	e3a03a02 	mov	r3, #8192	; 0x2000
40001158:	e3413050 	movt	r3, #4176	; 0x1050
4000115c:	e3520000 	cmp	r2, #0
40001160:	1afffffa 	bne	40001150 <L2C_Invalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001164:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001168:	e12fff1e 	bx	lr

4000116c <L2C_Invalidate_PA>:
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
4000116c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001170:	e3c0001f 	bic	r0, r0, #31
40001174:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001178:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
4000117c:	e5830770 	str	r0, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001180:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001184:	e12fff1e 	bx	lr

40001188 <L2C_Invalidate_Way>:
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
40001188:	e3a03a02 	mov	r3, #8192	; 0x2000
4000118c:	e3a02001 	mov	r2, #1
40001190:	e3413050 	movt	r3, #4176	; 0x1050
40001194:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001198:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
4000119c:	e583077c 	str	r0, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
400011a0:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
400011a4:	e3a03a02 	mov	r3, #8192	; 0x2000
400011a8:	e3413050 	movt	r3, #4176	; 0x1050
400011ac:	e3520000 	cmp	r2, #0
400011b0:	1afffffa 	bne	400011a0 <L2C_Invalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011b4:	e5832730 	str	r2, [r3, #1840]	; 0x730
400011b8:	e12fff1e 	bx	lr

400011bc <L2C_Clean_All>:
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
400011bc:	e3a03a02 	mov	r3, #8192	; 0x2000
400011c0:	e30f2fff 	movw	r2, #65535	; 0xffff
400011c4:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
400011c8:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
400011cc:	e58327bc 	str	r2, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
400011d0:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
400011d4:	e3a03a02 	mov	r3, #8192	; 0x2000
400011d8:	e3413050 	movt	r3, #4176	; 0x1050
400011dc:	e3520000 	cmp	r2, #0
400011e0:	1afffffa 	bne	400011d0 <L2C_Clean_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011e4:	e5832730 	str	r2, [r3, #1840]	; 0x730
400011e8:	e12fff1e 	bx	lr

400011ec <L2C_Clean_PA>:
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400011ec:	e3a03a02 	mov	r3, #8192	; 0x2000
400011f0:	e3c0001f 	bic	r0, r0, #31
400011f4:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011f8:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
400011fc:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001200:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001204:	e12fff1e 	bx	lr

40001208 <L2C_Clean_SetWay>:
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
40001208:	e1a00280 	lsl	r0, r0, #5
4000120c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001210:	e3413050 	movt	r3, #4176	; 0x1050
40001214:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001218:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
4000121c:	e58317b8 	str	r1, [r3, #1976]	; 0x7b8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001220:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001224:	e12fff1e 	bx	lr

40001228 <L2C_Clean_Way>:
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
40001228:	e3a03a02 	mov	r3, #8192	; 0x2000
4000122c:	e3a02001 	mov	r2, #1
40001230:	e3413050 	movt	r3, #4176	; 0x1050
40001234:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001238:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
4000123c:	e58307bc 	str	r0, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001240:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
40001244:	e3a03a02 	mov	r3, #8192	; 0x2000
40001248:	e3413050 	movt	r3, #4176	; 0x1050
4000124c:	e3520000 	cmp	r2, #0
40001250:	1afffffa 	bne	40001240 <L2C_Clean_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001254:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001258:	e12fff1e 	bx	lr

4000125c <L2C_CleanAndInvalidate_All>:
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
4000125c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001260:	e30f2fff 	movw	r2, #65535	; 0xffff
40001264:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001268:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
4000126c:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001270:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001274:	e3a03a02 	mov	r3, #8192	; 0x2000
40001278:	e3413050 	movt	r3, #4176	; 0x1050
4000127c:	e3520000 	cmp	r2, #0
40001280:	1afffffa 	bne	40001270 <L2C_CleanAndInvalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001284:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001288:	e12fff1e 	bx	lr

4000128c <L2C_CleanAndInvalidate_PA>:
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
4000128c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001290:	e3c0001f 	bic	r0, r0, #31
40001294:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001298:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
4000129c:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012a0:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012a4:	e12fff1e 	bx	lr

400012a8 <L2C_CleanAndInvalidate_SetWay>:
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
400012a8:	e1a00280 	lsl	r0, r0, #5
400012ac:	e3a03a02 	mov	r3, #8192	; 0x2000
400012b0:	e3413050 	movt	r3, #4176	; 0x1050
400012b4:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012b8:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
400012bc:	e58317f8 	str	r1, [r3, #2040]	; 0x7f8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012c0:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012c4:	e12fff1e 	bx	lr

400012c8 <L2C_CleanAndInvalidate_Way>:
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
400012c8:	e3a03a02 	mov	r3, #8192	; 0x2000
400012cc:	e3a02001 	mov	r2, #1
400012d0:	e3413050 	movt	r3, #4176	; 0x1050
400012d4:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400012d8:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
400012dc:	e58307fc 	str	r0, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400012e0:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
400012e4:	e3a03a02 	mov	r3, #8192	; 0x2000
400012e8:	e3413050 	movt	r3, #4176	; 0x1050
400012ec:	e3520000 	cmp	r2, #0
400012f0:	1afffffa 	bne	400012e0 <L2C_CleanAndInvalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012f4:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012f8:	e12fff1e 	bx	lr

400012fc <SetTransTable>:
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400012fc:	e1a00a20 	lsr	r0, r0, #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
40001300:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001304:	e0601a21 	rsb	r1, r0, r1, lsr #20
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
40001308:	e1a00100 	lsl	r0, r0, #2
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void SetTransTable(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
4000130c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001310:	e7ebc051 	ubfx	ip, r1, #0, #12
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
40001314:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
40001318:	e2801311 	add	r1, r0, #1140850688	; 0x44000000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000131c:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001320:	e0840a02 	add	r0, r4, r2, lsl #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001324:	e2822001 	add	r2, r2, #1
40001328:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000132c:	e1800003 	orr	r0, r0, r3
40001330:	e4810004 	str	r0, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001334:	2afffff9 	bcs	40001320 <SetTransTable+0x24>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
40001338:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000133c:	e12fff1e 	bx	lr

40001340 <CoStopMmuAndL1L2Cache>:

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
40001340:	e1a0c00d 	mov	ip, sp
40001344:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001348:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
4000134c:	eb0010fc 	bl	40005744 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40001350:	e3a06000 	mov	r6, #0
void CoStopMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
40001354:	eb001105 	bl	40005770 <CoDisableDCache>
40001358:	e1a05f06 	lsl	r5, r6, #30

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
4000135c:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001360:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001364:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001368:	eb00118a 	bl	40005998 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
4000136c:	e3540c01 	cmp	r4, #256	; 0x100
40001370:	1afffffa 	bne	40001360 <CoStopMmuAndL1L2Cache+0x20>
	int i, j;

	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001374:	e2866001 	add	r6, r6, #1
40001378:	e3560004 	cmp	r6, #4
4000137c:	1afffff5 	bne	40001358 <CoStopMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001380:	eb001165 	bl	4000591c <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001384:	eb0010e3 	bl	40005718 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001388:	e3a01000 	mov	r1, #0
4000138c:	e3e00014 	mvn	r0, #20
40001390:	e1a02001 	mov	r2, r1
40001394:	e1a03001 	mov	r3, r1
40001398:	eb0010c6 	bl	400056b8 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
4000139c:	e3a03a02 	mov	r3, #8192	; 0x2000
400013a0:	e30f2fff 	movw	r2, #65535	; 0xffff
400013a4:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400013a8:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400013ac:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400013b0:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
400013b4:	e3a03a02 	mov	r3, #8192	; 0x2000
400013b8:	e3413050 	movt	r3, #4176	; 0x1050
400013bc:	e3520000 	cmp	r2, #0
400013c0:	1afffffa 	bne	400013b0 <CoStopMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400013c4:	e5832730 	str	r2, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
400013c8:	eb00112b 	bl	4000587c <CoDisableMmu>
	CoInvalidateMainTlb();
400013cc:	eb001182 	bl	400059dc <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
400013d0:	eb001139 	bl	400058bc <CoDisableBranchPrediction>

	CoEnableMmu();
400013d4:	eb001124 	bl	4000586c <CoEnableMmu>
	CoEnableICache();
400013d8:	eb0010d2 	bl	40005728 <CoEnableICache>
	CoEnableBranchPrediction();
}
400013dc:	e24bd01c 	sub	sp, fp, #28
400013e0:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoEnableMmu();
	CoEnableICache();
	CoEnableBranchPrediction();
400013e4:	ea001130 	b	400058ac <CoEnableBranchPrediction>

400013e8 <CoStartMmuAndDCache>:
}

void CoStartMmuAndDCache(void)
{
400013e8:	e1a0c00d 	mov	ip, sp
400013ec:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400013f0:	e24cb004 	sub	fp, ip, #4
400013f4:	e24dd014 	sub	sp, sp, #20
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
400013f8:	e3a06000 	mov	r6, #0

void CoStartMmuAndDCache(void)
{
	int i, j;
	
	CoDisableICache();
400013fc:	eb0010d0 	bl	40005744 <CoDisableICache>
	CoDisableDCache();
40001400:	eb0010da 	bl	40005770 <CoDisableDCache>
40001404:	e1a05f06 	lsl	r5, r6, #30
	CoEnableICache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndDCache(void)
{
40001408:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
4000140c:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001410:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001414:	eb00115f 	bl	40005998 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001418:	e3540c01 	cmp	r4, #256	; 0x100
4000141c:	1afffffa 	bne	4000140c <CoStartMmuAndDCache+0x24>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001420:	e2866001 	add	r6, r6, #1
40001424:	e3560004 	cmp	r6, #4
40001428:	1afffff5 	bne	40001404 <CoStartMmuAndDCache+0x1c>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
4000142c:	eb00113a 	bl	4000591c <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001430:	eb0010b8 	bl	40005718 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001434:	e3a01000 	mov	r1, #0
40001438:	e3e00014 	mvn	r0, #20
4000143c:	e1a02001 	mov	r2, r1
40001440:	e1a03001 	mov	r3, r1
40001444:	eb00109b 	bl	400056b8 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001448:	e3a03a02 	mov	r3, #8192	; 0x2000
4000144c:	e30f1fff 	movw	r1, #65535	; 0xffff
40001450:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001454:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001458:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
4000145c:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40001460:	e3a03a02 	mov	r3, #8192	; 0x2000
40001464:	e3413050 	movt	r3, #4176	; 0x1050
40001468:	e3540000 	cmp	r4, #0
4000146c:	1afffffa 	bne	4000145c <CoStartMmuAndDCache+0x74>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001470:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001474:	eb001100 	bl	4000587c <CoDisableMmu>
	CoInvalidateMainTlb();
40001478:	eb001157 	bl	400059dc <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
4000147c:	eb00110e 	bl	400058bc <CoDisableBranchPrediction>
40001480:	e3a02020 	mov	r2, #32
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001484:	e1a03004 	mov	r3, r4
	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();
40001488:	e3442400 	movt	r2, #17408	; 0x4400
4000148c:	e2838001 	add	r8, r3, #1
40001490:	e2830002 	add	r0, r3, #2
40001494:	e2837003 	add	r7, r3, #3
40001498:	e2836004 	add	r6, r3, #4
4000149c:	e2835005 	add	r5, r3, #5
400014a0:	e2834006 	add	r4, r3, #6
400014a4:	e283c007 	add	ip, r3, #7
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400014a8:	e1a0ea03 	lsl	lr, r3, #20
400014ac:	e1a08a08 	lsl	r8, r8, #20
400014b0:	e1a00a00 	lsl	r0, r0, #20
400014b4:	e1a07a07 	lsl	r7, r7, #20
400014b8:	e1a06a06 	lsl	r6, r6, #20
400014bc:	e1a05a05 	lsl	r5, r5, #20
400014c0:	e1a04a04 	lsl	r4, r4, #20
400014c4:	e1a0ca0c 	lsl	ip, ip, #20
400014c8:	e2833008 	add	r3, r3, #8
400014cc:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400014d0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400014d4:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400014d8:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400014dc:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400014e0:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400014e4:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400014e8:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400014ec:	e35300c8 	cmp	r3, #200	; 0xc8
400014f0:	e3800002 	orr	r0, r0, #2
400014f4:	e1a01002 	mov	r1, r2
400014f8:	e3888002 	orr	r8, r8, #2
400014fc:	e3877002 	orr	r7, r7, #2
40001500:	e3866002 	orr	r6, r6, #2
40001504:	e3855002 	orr	r5, r5, #2
40001508:	e3844002 	orr	r4, r4, #2
4000150c:	e38cc002 	orr	ip, ip, #2
40001510:	e38ee002 	orr	lr, lr, #2
40001514:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001518:	f5d2f044 	pld	[r2, #68]	; 0x44
4000151c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001520:	e26300ce 	rsb	r0, r3, #206	; 0xce
40001524:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001528:	e2822020 	add	r2, r2, #32
4000152c:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001530:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40001534:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001538:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
4000153c:	e501c004 	str	ip, [r1, #-4]
40001540:	1affffd1 	bne	4000148c <CoStartMmuAndDCache+0xa4>
40001544:	e28000c8 	add	r0, r0, #200	; 0xc8
40001548:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000154c:	e2833001 	add	r3, r3, #1
40001550:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001554:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001558:	e3822002 	orr	r2, r2, #2
4000155c:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001560:	1afffff8 	bne	40001548 <CoStartMmuAndDCache+0x160>
40001564:	e3a02fd6 	mov	r2, #856	; 0x358
40001568:	e3a03000 	mov	r3, #0
4000156c:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001570:	e1a00a03 	lsl	r0, r3, #20
40001574:	e2833008 	add	r3, r3, #8
40001578:	e3530070 	cmp	r3, #112	; 0x70
4000157c:	e1a08000 	mov	r8, r0
40001580:	e1a07000 	mov	r7, r0
40001584:	e1a06000 	mov	r6, r0
40001588:	e1a05000 	mov	r5, r0
4000158c:	e1a04000 	mov	r4, r0
40001590:	e1a0e000 	mov	lr, r0
40001594:	e1a0c000 	mov	ip, r0
40001598:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
4000159c:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
400015a0:	e287740d 	add	r7, r7, #218103808	; 0xd000000
400015a4:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
400015a8:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
400015ac:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
400015b0:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
400015b4:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
400015b8:	e3800b03 	orr	r0, r0, #3072	; 0xc00
400015bc:	e3888b03 	orr	r8, r8, #3072	; 0xc00
400015c0:	e3877b03 	orr	r7, r7, #3072	; 0xc00
400015c4:	e3866b03 	orr	r6, r6, #3072	; 0xc00
400015c8:	e3855b03 	orr	r5, r5, #3072	; 0xc00
400015cc:	e3844b03 	orr	r4, r4, #3072	; 0xc00
400015d0:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
400015d4:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
400015d8:	e3800002 	orr	r0, r0, #2
400015dc:	e1a01002 	mov	r1, r2
400015e0:	e3888002 	orr	r8, r8, #2
400015e4:	e3877002 	orr	r7, r7, #2
400015e8:	e3866002 	orr	r6, r6, #2
400015ec:	e3855002 	orr	r5, r5, #2
400015f0:	e3844002 	orr	r4, r4, #2
400015f4:	e38ee002 	orr	lr, lr, #2
400015f8:	e38cc002 	orr	ip, ip, #2
400015fc:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001600:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001604:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001608:	e2630072 	rsb	r0, r3, #114	; 0x72
4000160c:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001610:	e2822020 	add	r2, r2, #32
40001614:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40001618:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
4000161c:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001620:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40001624:	e501c004 	str	ip, [r1, #-4]
40001628:	1affffd0 	bne	40001570 <CoStartMmuAndDCache+0x188>
4000162c:	e2800070 	add	r0, r0, #112	; 0x70
40001630:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001634:	e2833001 	add	r3, r3, #1
40001638:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000163c:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40001640:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40001644:	e3822002 	orr	r2, r2, #2
40001648:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000164c:	1afffff7 	bne	40001630 <CoStartMmuAndDCache+0x248>
40001650:	e3a02e52 	mov	r2, #1312	; 0x520
40001654:	e3a03000 	mov	r3, #0
40001658:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000165c:	e1a04a03 	lsl	r4, r3, #20
40001660:	e2830001 	add	r0, r3, #1
40001664:	e2838002 	add	r8, r3, #2
40001668:	e1a00a00 	lsl	r0, r0, #20
4000166c:	e2837003 	add	r7, r3, #3
40001670:	e1a08a08 	lsl	r8, r8, #20
40001674:	e2836005 	add	r6, r3, #5
40001678:	e1a07a07 	lsl	r7, r7, #20
4000167c:	e2835006 	add	r5, r3, #6
40001680:	e1a06a06 	lsl	r6, r6, #20
40001684:	e283c007 	add	ip, r3, #7
40001688:	e1a05a05 	lsl	r5, r5, #20
4000168c:	e1a0ca0c 	lsl	ip, ip, #20
40001690:	e1a0e004 	mov	lr, r4
40001694:	e2833008 	add	r3, r3, #8
40001698:	e2800305 	add	r0, r0, #335544320	; 0x14000000
4000169c:	e2888305 	add	r8, r8, #335544320	; 0x14000000
400016a0:	e2877305 	add	r7, r7, #335544320	; 0x14000000
400016a4:	e2866305 	add	r6, r6, #335544320	; 0x14000000
400016a8:	e2855305 	add	r5, r5, #335544320	; 0x14000000
400016ac:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
400016b0:	e2844305 	add	r4, r4, #335544320	; 0x14000000
400016b4:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
400016b8:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400016bc:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400016c0:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400016c4:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400016c8:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400016cc:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400016d0:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400016d4:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400016d8:	e3530fae 	cmp	r3, #696	; 0x2b8
400016dc:	e3800002 	orr	r0, r0, #2
400016e0:	e1a01002 	mov	r1, r2
400016e4:	e3888002 	orr	r8, r8, #2
400016e8:	e3877002 	orr	r7, r7, #2
400016ec:	e3866002 	orr	r6, r6, #2
400016f0:	e3855002 	orr	r5, r5, #2
400016f4:	e38cc002 	orr	ip, ip, #2
400016f8:	e3844002 	orr	r4, r4, #2
400016fc:	e38ee002 	orr	lr, lr, #2
40001700:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40001704:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001708:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
4000170c:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40001710:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001714:	e2822020 	add	r2, r2, #32
40001718:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
4000171c:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40001720:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40001724:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40001728:	e501c004 	str	ip, [r1, #-4]
4000172c:	1affffca 	bne	4000165c <CoStartMmuAndDCache+0x274>
40001730:	e2800fae 	add	r0, r0, #696	; 0x2b8
40001734:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001738:	e2833001 	add	r3, r3, #1
4000173c:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001740:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40001744:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001748:	e3822002 	orr	r2, r2, #2
4000174c:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001750:	1afffff7 	bne	40001734 <CoStartMmuAndDCache+0x34c>
40001754:	e3a02a01 	mov	r2, #4096	; 0x1000
40001758:	e3a00c11 	mov	r0, #4352	; 0x1100
4000175c:	e3442400 	movt	r2, #17408	; 0x4400
40001760:	e3440400 	movt	r0, #17408	; 0x4400
40001764:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001768:	e1a03a01 	lsl	r3, r1, #20
4000176c:	e2811001 	add	r1, r1, #1
40001770:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
40001774:	e3833b07 	orr	r3, r3, #7168	; 0x1c00
40001778:	e383300e 	orr	r3, r3, #14
4000177c:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001780:	e1520000 	cmp	r2, r0
40001784:	1afffff7 	bne	40001768 <CoStartMmuAndDCache+0x380>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001788:	e3a03a01 	mov	r3, #4096	; 0x1000
4000178c:	e3011c0e 	movw	r1, #7182	; 0x1c0e
40001790:	e3443400 	movt	r3, #17408	; 0x4400
40001794:	e3441400 	movt	r1, #17408	; 0x4400
40001798:	e3012124 	movw	r2, #4388	; 0x1124
4000179c:	e5831100 	str	r1, [r3, #256]	; 0x100
400017a0:	e3442400 	movt	r2, #17408	; 0x4400
400017a4:	e3a03000 	mov	r3, #0
400017a8:	e1a00a03 	lsl	r0, r3, #20
400017ac:	e2833008 	add	r3, r3, #8
400017b0:	e3530068 	cmp	r3, #104	; 0x68
400017b4:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
400017b8:	e1a01002 	mov	r1, r2
400017bc:	e1a08000 	mov	r8, r0
400017c0:	e1a07000 	mov	r7, r0
400017c4:	e1a06000 	mov	r6, r0
400017c8:	e1a05000 	mov	r5, r0
400017cc:	e1a04000 	mov	r4, r0
400017d0:	e1a0e000 	mov	lr, r0
400017d4:	e1a0c000 	mov	ip, r0
400017d8:	e2888602 	add	r8, r8, #2097152	; 0x200000
400017dc:	e2800601 	add	r0, r0, #1048576	; 0x100000
400017e0:	e2877603 	add	r7, r7, #3145728	; 0x300000
400017e4:	e2866501 	add	r6, r6, #4194304	; 0x400000
400017e8:	e2855605 	add	r5, r5, #5242880	; 0x500000
400017ec:	e2844606 	add	r4, r4, #6291456	; 0x600000
400017f0:	e28ee607 	add	lr, lr, #7340032	; 0x700000
400017f4:	e28cc502 	add	ip, ip, #8388608	; 0x800000
400017f8:	e3800b03 	orr	r0, r0, #3072	; 0xc00
400017fc:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001800:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001804:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40001808:	e3855b03 	orr	r5, r5, #3072	; 0xc00
4000180c:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001810:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40001814:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001818:	e3800002 	orr	r0, r0, #2
4000181c:	e3888002 	orr	r8, r8, #2
40001820:	e3877002 	orr	r7, r7, #2
40001824:	e3866002 	orr	r6, r6, #2
40001828:	e3855002 	orr	r5, r5, #2
4000182c:	e3844002 	orr	r4, r4, #2
40001830:	e38ee002 	orr	lr, lr, #2
40001834:	e38cc002 	orr	ip, ip, #2
40001838:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
4000183c:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001840:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001844:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001848:	e263006f 	rsb	r0, r3, #111	; 0x6f
4000184c:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40001850:	e2822020 	add	r2, r2, #32
40001854:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001858:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
4000185c:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40001860:	e501c004 	str	ip, [r1, #-4]
40001864:	1affffcf 	bne	400017a8 <CoStartMmuAndDCache+0x3c0>
40001868:	e0810100 	add	r0, r1, r0, lsl #2
4000186c:	e1a02a03 	lsl	r2, r3, #20
40001870:	e2833001 	add	r3, r3, #1
40001874:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40001878:	e2822601 	add	r2, r2, #1048576	; 0x100000
4000187c:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40001880:	e3822002 	orr	r2, r2, #2
40001884:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001888:	e1510000 	cmp	r1, r0
4000188c:	1afffff6 	bne	4000186c <CoStartMmuAndDCache+0x484>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001890:	e3a03d4e 	mov	r3, #4992	; 0x1380
40001894:	e300ac0a 	movw	sl, #3082	; 0xc0a
40001898:	e3443400 	movt	r3, #17408	; 0x4400
4000189c:	e3a02a01 	mov	r2, #4096	; 0x1000
400018a0:	e3442400 	movt	r2, #17408	; 0x4400
400018a4:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
400018a8:	e1a0900a 	mov	r9, sl
400018ac:	e1a0800a 	mov	r8, sl
400018b0:	e1a0700a 	mov	r7, sl
400018b4:	e1a0600a 	mov	r6, sl
400018b8:	e1a0500a 	mov	r5, sl
400018bc:	e1a0400a 	mov	r4, sl
400018c0:	e1a0e00a 	mov	lr, sl
400018c4:	e1a0c00a 	mov	ip, sl
400018c8:	e1a0000a 	mov	r0, sl
400018cc:	e1a0100a 	mov	r1, sl
400018d0:	e1a0300a 	mov	r3, sl
400018d4:	e344ab00 	movt	sl, #19200	; 0x4b00
400018d8:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
400018dc:	e3445b50 	movt	r5, #19280	; 0x4b50
400018e0:	e3443bb0 	movt	r3, #19376	; 0x4bb0
400018e4:	e300ac0a 	movw	sl, #3082	; 0xc0a
400018e8:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
400018ec:	e3444b60 	movt	r4, #19296	; 0x4b60
400018f0:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
400018f4:	e344abc0 	movt	sl, #19392	; 0x4bc0
400018f8:	e3005c0a 	movw	r5, #3082	; 0xc0a
400018fc:	e3003c0a 	movw	r3, #3082	; 0xc0a
40001900:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40001904:	e3449b10 	movt	r9, #19216	; 0x4b10
40001908:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
4000190c:	e3448b20 	movt	r8, #19232	; 0x4b20
40001910:	e3447b30 	movt	r7, #19248	; 0x4b30
40001914:	e3446b40 	movt	r6, #19264	; 0x4b40
40001918:	e344eb70 	movt	lr, #19312	; 0x4b70
4000191c:	e344cb80 	movt	ip, #19328	; 0x4b80
40001920:	e3440b90 	movt	r0, #19344	; 0x4b90
40001924:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40001928:	e1a04005 	mov	r4, r5
4000192c:	e1a0a003 	mov	sl, r3
40001930:	e3445c10 	movt	r5, #19472	; 0x4c10
40001934:	e3443c70 	movt	r3, #19568	; 0x4c70
40001938:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
4000193c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001940:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40001944:	e1a08009 	mov	r8, r9
40001948:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
4000194c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001950:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40001954:	e1a06007 	mov	r6, r7
40001958:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
4000195c:	e300ec0a 	movw	lr, #3082	; 0xc0a
40001960:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40001964:	e1a0c00e 	mov	ip, lr
40001968:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
4000196c:	e3000c0a 	movw	r0, #3082	; 0xc0a
40001970:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40001974:	e1a01000 	mov	r1, r0
40001978:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
4000197c:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40001980:	e5825304 	str	r5, [r2, #772]	; 0x304
40001984:	e3005c0a 	movw	r5, #3082	; 0xc0a
40001988:	e1a03005 	mov	r3, r5
4000198c:	e3448be0 	movt	r8, #19424	; 0x4be0
40001990:	e3447bf0 	movt	r7, #19440	; 0x4bf0
40001994:	e3446c00 	movt	r6, #19456	; 0x4c00
40001998:	e3444c20 	movt	r4, #19488	; 0x4c20
4000199c:	e344ec30 	movt	lr, #19504	; 0x4c30
400019a0:	e344cc40 	movt	ip, #19520	; 0x4c40
400019a4:	e3440c50 	movt	r0, #19536	; 0x4c50
400019a8:	e3441c60 	movt	r1, #19552	; 0x4c60
400019ac:	e3443ce0 	movt	r3, #19680	; 0x4ce0
400019b0:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
400019b4:	e3009c0a 	movw	r9, #3082	; 0xc0a
400019b8:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
400019bc:	e1a08009 	mov	r8, r9
400019c0:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
400019c4:	e3007c0a 	movw	r7, #3082	; 0xc0a
400019c8:	e5826300 	str	r6, [r2, #768]	; 0x300
400019cc:	e1a06007 	mov	r6, r7
400019d0:	e5824308 	str	r4, [r2, #776]	; 0x308
400019d4:	e344ac80 	movt	sl, #19584	; 0x4c80
400019d8:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
400019dc:	e3449c90 	movt	r9, #19600	; 0x4c90
400019e0:	e582e30c 	str	lr, [r2, #780]	; 0x30c
400019e4:	e3448ca0 	movt	r8, #19616	; 0x4ca0
400019e8:	e582c310 	str	ip, [r2, #784]	; 0x310
400019ec:	e3447cb0 	movt	r7, #19632	; 0x4cb0
400019f0:	e5820314 	str	r0, [r2, #788]	; 0x314
400019f4:	e3446cc0 	movt	r6, #19648	; 0x4cc0
400019f8:	e5821318 	str	r1, [r2, #792]	; 0x318
400019fc:	e3445cd0 	movt	r5, #19664	; 0x4cd0
40001a00:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40001a04:	e300ec0a 	movw	lr, #3082	; 0xc0a
40001a08:	e3000c0a 	movw	r0, #3082	; 0xc0a
40001a0c:	e3004c0a 	movw	r4, #3082	; 0xc0a
40001a10:	e582a320 	str	sl, [r2, #800]	; 0x320
40001a14:	e1a0c00e 	mov	ip, lr
40001a18:	e582331c 	str	r3, [r2, #796]	; 0x31c
40001a1c:	e1a01000 	mov	r1, r0
40001a20:	e5829324 	str	r9, [r2, #804]	; 0x324
40001a24:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001a28:	e5828328 	str	r8, [r2, #808]	; 0x328
40001a2c:	e1a0a004 	mov	sl, r4
40001a30:	e582732c 	str	r7, [r2, #812]	; 0x32c
40001a34:	e1a08009 	mov	r8, r9
40001a38:	e5826330 	str	r6, [r2, #816]	; 0x330
40001a3c:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001a40:	e5825334 	str	r5, [r2, #820]	; 0x334
40001a44:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40001a48:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40001a4c:	e344cd00 	movt	ip, #19712	; 0x4d00
40001a50:	e3440d10 	movt	r0, #19728	; 0x4d10
40001a54:	e3441d20 	movt	r1, #19744	; 0x4d20
40001a58:	e3444d30 	movt	r4, #19760	; 0x4d30
40001a5c:	e344ad40 	movt	sl, #19776	; 0x4d40
40001a60:	e3449d50 	movt	r9, #19792	; 0x4d50
40001a64:	e3448d60 	movt	r8, #19808	; 0x4d60
40001a68:	e3447d70 	movt	r7, #19824	; 0x4d70
40001a6c:	e5823338 	str	r3, [r2, #824]	; 0x338
40001a70:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40001a74:	e3a06000 	mov	r6, #0
40001a78:	e582c340 	str	ip, [r2, #832]	; 0x340
40001a7c:	e5820344 	str	r0, [r2, #836]	; 0x344
40001a80:	e5821348 	str	r1, [r2, #840]	; 0x348
40001a84:	e582434c 	str	r4, [r2, #844]	; 0x34c
40001a88:	e582a350 	str	sl, [r2, #848]	; 0x350
40001a8c:	e5829354 	str	r9, [r2, #852]	; 0x354
40001a90:	e5828358 	str	r8, [r2, #856]	; 0x358
40001a94:	e582735c 	str	r7, [r2, #860]	; 0x35c
40001a98:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40001a9c:	e1a01a06 	lsl	r1, r6, #20
40001aa0:	e2866008 	add	r6, r6, #8
40001aa4:	e3560e32 	cmp	r6, #800	; 0x320
40001aa8:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40001aac:	e1a02003 	mov	r2, r3
40001ab0:	e1a08001 	mov	r8, r1
40001ab4:	e1a07001 	mov	r7, r1
40001ab8:	e1a05001 	mov	r5, r1
40001abc:	e1a04001 	mov	r4, r1
40001ac0:	e1a0e001 	mov	lr, r1
40001ac4:	e1a0c001 	mov	ip, r1
40001ac8:	e1a00001 	mov	r0, r1
40001acc:	e2888609 	add	r8, r8, #9437184	; 0x900000
40001ad0:	e2811502 	add	r1, r1, #8388608	; 0x800000
40001ad4:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40001ad8:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40001adc:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40001ae0:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40001ae4:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40001ae8:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40001aec:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40001af0:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001af4:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001af8:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001afc:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001b00:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001b04:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001b08:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001b0c:	e3811002 	orr	r1, r1, #2
40001b10:	e3888002 	orr	r8, r8, #2
40001b14:	e3877002 	orr	r7, r7, #2
40001b18:	e3855002 	orr	r5, r5, #2
40001b1c:	e3844002 	orr	r4, r4, #2
40001b20:	e38ee002 	orr	lr, lr, #2
40001b24:	e38cc002 	orr	ip, ip, #2
40001b28:	e3800002 	orr	r0, r0, #2
40001b2c:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40001b30:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40001b34:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40001b38:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40001b3c:	e2661fca 	rsb	r1, r6, #808	; 0x328
40001b40:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40001b44:	e2833020 	add	r3, r3, #32
40001b48:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40001b4c:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40001b50:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40001b54:	e5020004 	str	r0, [r2, #-4]
40001b58:	1affffcf 	bne	40001a9c <CoStartMmuAndDCache+0x6b4>
40001b5c:	e0821101 	add	r1, r2, r1, lsl #2
40001b60:	e1a03a06 	lsl	r3, r6, #20
40001b64:	e2866001 	add	r6, r6, #1
40001b68:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40001b6c:	e2833502 	add	r3, r3, #8388608	; 0x800000
40001b70:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40001b74:	e3833002 	orr	r3, r3, #2
40001b78:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001b7c:	e1520001 	cmp	r2, r1
40001b80:	1afffff6 	bne	40001b60 <CoStartMmuAndDCache+0x778>
40001b84:	e3022020 	movw	r2, #8224	; 0x2020
40001b88:	e3a03000 	mov	r3, #0
40001b8c:	e3442400 	movt	r2, #17408	; 0x4400
40001b90:	e30097f8 	movw	r9, #2040	; 0x7f8
40001b94:	e2838001 	add	r8, r3, #1
40001b98:	e2830002 	add	r0, r3, #2
40001b9c:	e2837003 	add	r7, r3, #3
40001ba0:	e2836004 	add	r6, r3, #4
40001ba4:	e2835005 	add	r5, r3, #5
40001ba8:	e2834006 	add	r4, r3, #6
40001bac:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001bb0:	e1a0ea03 	lsl	lr, r3, #20
40001bb4:	e1a08a08 	lsl	r8, r8, #20
40001bb8:	e1a00a00 	lsl	r0, r0, #20
40001bbc:	e1a07a07 	lsl	r7, r7, #20
40001bc0:	e1a06a06 	lsl	r6, r6, #20
40001bc4:	e1a05a05 	lsl	r5, r5, #20
40001bc8:	e1a04a04 	lsl	r4, r4, #20
40001bcc:	e1a0ca0c 	lsl	ip, ip, #20
40001bd0:	e2833008 	add	r3, r3, #8
40001bd4:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40001bd8:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40001bdc:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40001be0:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40001be4:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40001be8:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40001bec:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40001bf0:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40001bf4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001bf8:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001bfc:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001c00:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001c04:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001c08:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001c0c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001c10:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001c14:	e1530009 	cmp	r3, r9
40001c18:	e3800002 	orr	r0, r0, #2
40001c1c:	e1a01002 	mov	r1, r2
40001c20:	e3888002 	orr	r8, r8, #2
40001c24:	e3877002 	orr	r7, r7, #2
40001c28:	e3866002 	orr	r6, r6, #2
40001c2c:	e3855002 	orr	r5, r5, #2
40001c30:	e3844002 	orr	r4, r4, #2
40001c34:	e38cc002 	orr	ip, ip, #2
40001c38:	e38ee002 	orr	lr, lr, #2
40001c3c:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001c40:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001c44:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001c48:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40001c4c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001c50:	e2822020 	add	r2, r2, #32
40001c54:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001c58:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40001c5c:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001c60:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40001c64:	e501c004 	str	ip, [r1, #-4]
40001c68:	1affffc9 	bne	40001b94 <CoStartMmuAndDCache+0x7ac>
40001c6c:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40001c70:	e2800008 	add	r0, r0, #8
40001c74:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001c78:	e2833001 	add	r3, r3, #1
40001c7c:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001c80:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40001c84:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001c88:	e3822002 	orr	r2, r2, #2
40001c8c:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001c90:	1afffff7 	bne	40001c74 <CoStartMmuAndDCache+0x88c>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40001c94:	e3a00048 	mov	r0, #72	; 0x48
40001c98:	e3440400 	movt	r0, #17408	; 0x4400
40001c9c:	eb000f12 	bl	400058ec <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40001ca0:	e3050551 	movw	r0, #21841	; 0x5551
40001ca4:	e3450555 	movt	r0, #21845	; 0x5555
40001ca8:	eb000f16 	bl	40005908 <CoSetDomain>
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoTTSet_L1();

	CoEnableMmu();
40001cac:	eb000eee 	bl	4000586c <CoEnableMmu>
	CoEnableICache();
40001cb0:	eb000e9c 	bl	40005728 <CoEnableICache>
	CoEnableDCache();
40001cb4:	eb000ea9 	bl	40005760 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001cb8:	e24bd028 	sub	sp, fp, #40	; 0x28
40001cbc:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
	CoTTSet_L1();

	CoEnableMmu();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001cc0:	ea000ef9 	b	400058ac <CoEnableBranchPrediction>

40001cc4 <CoInitMmuAndL1L2Cache>:
}

void CoInitMmuAndL1L2Cache(void)
{
40001cc4:	e1a0c00d 	mov	ip, sp
40001cc8:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001ccc:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
40001cd0:	eb000e9b 	bl	40005744 <CoDisableICache>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40001cd4:	e3a06000 	mov	r6, #0
void CoInitMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
40001cd8:	eb000ea4 	bl	40005770 <CoDisableDCache>
	CoDisableMmu();
40001cdc:	eb000ee6 	bl	4000587c <CoDisableMmu>
40001ce0:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoInitMmuAndL1L2Cache(void)
{
40001ce4:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001ce8:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001cec:	e2844001 	add	r4, r4, #1
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001cf0:	eb000f14 	bl	40005948 <CoInvalidateDCacheIndex>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001cf4:	e3540c01 	cmp	r4, #256	; 0x100
40001cf8:	1afffffa 	bne	40001ce8 <CoInitMmuAndL1L2Cache+0x24>

	CoDisableICache();
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40001cfc:	e2866001 	add	r6, r6, #1
40001d00:	e3560004 	cmp	r6, #4
40001d04:	1afffff5 	bne	40001ce0 <CoInitMmuAndL1L2Cache+0x1c>
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001d08:	eb000f03 	bl	4000591c <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001d0c:	eb000e81 	bl	40005718 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001d10:	e3a01000 	mov	r1, #0
40001d14:	e3e00014 	mvn	r0, #20
40001d18:	e1a02001 	mov	r2, r1
40001d1c:	e1a03001 	mov	r3, r1
40001d20:	eb000e64 	bl	400056b8 <exynos_smc>

	CoInvalidateICache();
	L2C_Disable();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0INVALL, 0, 0, 0);
40001d24:	e3a01000 	mov	r1, #0
40001d28:	e3e00017 	mvn	r0, #23
40001d2c:	e1a02001 	mov	r2, r1
40001d30:	e1a03001 	mov	r3, r1
40001d34:	eb000e5f 	bl	400056b8 <exynos_smc>
#else
	L2C_Invalidate_All();
#endif

	CoInvalidateMainTlb();
40001d38:	eb000f27 	bl	400059dc <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001d3c:	eb000ede 	bl	400058bc <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40001d40:	ebfffa44 	bl	40000658 <CoTTSet_L1L2>

	CoEnableMmu();
40001d44:	eb000ec8 	bl	4000586c <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001d48:	e3a03007 	mov	r3, #7
40001d4c:	e3e00015 	mvn	r0, #21
40001d50:	e3443100 	movt	r3, #16640	; 0x4100
40001d54:	e3a01e11 	mov	r1, #272	; 0x110
40001d58:	e3a02e12 	mov	r2, #288	; 0x120
40001d5c:	eb000e55 	bl	400056b8 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001d60:	e3a01000 	mov	r1, #0
40001d64:	e3a02001 	mov	r2, #1
40001d68:	e1a03001 	mov	r3, r1
40001d6c:	e3472e47 	movt	r2, #32327	; 0x7e47
40001d70:	e3e00016 	mvn	r0, #22
40001d74:	eb000e4f 	bl	400056b8 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001d78:	e3a02000 	mov	r2, #0
40001d7c:	e3e00014 	mvn	r0, #20
40001d80:	e1a03002 	mov	r3, r2
40001d84:	e3a01001 	mov	r1, #1
40001d88:	eb000e4a 	bl	400056b8 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001d8c:	eb000e5d 	bl	40005708 <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40001d90:	eb000e64 	bl	40005728 <CoEnableICache>
	CoEnableDCache();
40001d94:	eb000e71 	bl	40005760 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001d98:	e24bd01c 	sub	sp, fp, #28
40001d9c:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001da0:	ea000ec1 	b	400058ac <CoEnableBranchPrediction>

40001da4 <CoStartMmuAndL1L2Cache>:
}

void CoStartMmuAndL1L2Cache(void)
{
40001da4:	e1a0c00d 	mov	ip, sp
40001da8:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001dac:	e24cb004 	sub	fp, ip, #4
	int i, j;
	
	CoDisableICache();
40001db0:	eb000e63 	bl	40005744 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40001db4:	e3a06000 	mov	r6, #0
void CoStartMmuAndL1L2Cache(void)
{
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();
40001db8:	eb000e6c 	bl	40005770 <CoDisableDCache>
40001dbc:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndL1L2Cache(void)
{
40001dc0:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001dc4:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001dc8:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001dcc:	eb000ef1 	bl	40005998 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001dd0:	e3540c01 	cmp	r4, #256	; 0x100
40001dd4:	1afffffa 	bne	40001dc4 <CoStartMmuAndL1L2Cache+0x20>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001dd8:	e2866001 	add	r6, r6, #1
40001ddc:	e3560004 	cmp	r6, #4
40001de0:	1afffff5 	bne	40001dbc <CoStartMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001de4:	eb000ecc 	bl	4000591c <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001de8:	eb000e4a 	bl	40005718 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001dec:	e3a01000 	mov	r1, #0
40001df0:	e3e00014 	mvn	r0, #20
40001df4:	e1a02001 	mov	r2, r1
40001df8:	e1a03001 	mov	r3, r1
40001dfc:	eb000e2d 	bl	400056b8 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001e00:	e3a03a02 	mov	r3, #8192	; 0x2000
40001e04:	e30f1fff 	movw	r1, #65535	; 0xffff
40001e08:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001e0c:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001e10:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001e14:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40001e18:	e3a03a02 	mov	r3, #8192	; 0x2000
40001e1c:	e3413050 	movt	r3, #4176	; 0x1050
40001e20:	e3540000 	cmp	r4, #0
40001e24:	1afffffa 	bne	40001e14 <CoStartMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001e28:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001e2c:	eb000e92 	bl	4000587c <CoDisableMmu>
	CoInvalidateMainTlb();
40001e30:	eb000ee9 	bl	400059dc <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001e34:	eb000ea0 	bl	400058bc <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40001e38:	ebfffa06 	bl	40000658 <CoTTSet_L1L2>

	CoEnableMmu();
40001e3c:	eb000e8a 	bl	4000586c <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001e40:	e3a03007 	mov	r3, #7
40001e44:	e3e00015 	mvn	r0, #21
40001e48:	e3443100 	movt	r3, #16640	; 0x4100
40001e4c:	e3a01e11 	mov	r1, #272	; 0x110
40001e50:	e3a02e12 	mov	r2, #288	; 0x120
40001e54:	eb000e17 	bl	400056b8 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001e58:	e3a02001 	mov	r2, #1
40001e5c:	e1a01004 	mov	r1, r4
40001e60:	e1a03004 	mov	r3, r4
40001e64:	e3e00016 	mvn	r0, #22
40001e68:	e3472e47 	movt	r2, #32327	; 0x7e47
40001e6c:	eb000e11 	bl	400056b8 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001e70:	e1a02004 	mov	r2, r4
40001e74:	e3e00014 	mvn	r0, #20
40001e78:	e1a03004 	mov	r3, r4
40001e7c:	e3a01001 	mov	r1, #1
40001e80:	eb000e0c 	bl	400056b8 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001e84:	eb000e1f 	bl	40005708 <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40001e88:	eb000e26 	bl	40005728 <CoEnableICache>
	CoEnableDCache();
40001e8c:	eb000e33 	bl	40005760 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001e90:	e24bd01c 	sub	sp, fp, #28
40001e94:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001e98:	ea000e83 	b	400058ac <CoEnableBranchPrediction>

40001e9c <GIC_Distributor_Enable>:
volatile unsigned long *ICCEOIR[4] = {&rICCEOIR_CPU0,&rICCEOIR_CPU1,&rICCEOIR_CPU2,&rICCEOIR_CPU3};
volatile unsigned long *ICCIAR[4] = {&rICCIAR_CPU0,&rICCIAR_CPU1,&rICCIAR_CPU2,&rICCIAR_CPU3};

void GIC_Distributor_Enable(int en)
{
	rICDDCR = (en)? 1 : 0;
40001e9c:	e3a03000 	mov	r3, #0
40001ea0:	e0500003 	subs	r0, r0, r3
40001ea4:	e3413049 	movt	r3, #4169	; 0x1049
40001ea8:	13a00001 	movne	r0, #1
40001eac:	e5830000 	str	r0, [r3]
40001eb0:	e12fff1e 	bx	lr

40001eb4 <GIC_CPU_Interface_Enable>:
}

void GIC_CPU_Interface_Enable(int cpuid, int value)
{
	*ICCICR[cpuid] = value;
40001eb4:	e3063ff0 	movw	r3, #28656	; 0x6ff0
40001eb8:	e3443001 	movt	r3, #16385	; 0x4001
40001ebc:	e7933100 	ldr	r3, [r3, r0, lsl #2]
40001ec0:	e5831000 	str	r1, [r3]
40001ec4:	e12fff1e 	bx	lr

40001ec8 <GIC_Set_Priority_Mask>:
}

void GIC_Set_Priority_Mask(int cpuid, int prio)
{
	*ICCPMR[cpuid] = prio;
40001ec8:	e3063ff0 	movw	r3, #28656	; 0x6ff0
40001ecc:	e3443001 	movt	r3, #16385	; 0x4001
40001ed0:	e0830100 	add	r0, r3, r0, lsl #2
40001ed4:	e5903010 	ldr	r3, [r0, #16]
40001ed8:	e5831000 	str	r1, [r3]
40001edc:	e12fff1e 	bx	lr

40001ee0 <GIC_Interrupt_Enable>:
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40001ee0:	e351001f 	cmp	r1, #31
	{
		*ICDISER0[cpuid] = (1<<intid);
40001ee4:	e3063ff0 	movw	r3, #28656	; 0x6ff0
	*ICCPMR[cpuid] = prio;
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40001ee8:	da000008 	ble	40001f10 <GIC_Interrupt_Enable+0x30>
	{
		*ICDISER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDISERn[intid>>5] = 1<<(intid%32);
40001eec:	e1a022c1 	asr	r2, r1, #5
40001ef0:	e3443001 	movt	r3, #16385	; 0x4001
40001ef4:	e201101f 	and	r1, r1, #31
40001ef8:	e0833102 	add	r3, r3, r2, lsl #2
40001efc:	e3a02001 	mov	r2, #1
40001f00:	e1a01112 	lsl	r1, r2, r1
40001f04:	e5933030 	ldr	r3, [r3, #48]	; 0x30
40001f08:	e5831000 	str	r1, [r3]
40001f0c:	e12fff1e 	bx	lr

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDISER0[cpuid] = (1<<intid);
40001f10:	e3443001 	movt	r3, #16385	; 0x4001
40001f14:	e3a02001 	mov	r2, #1
40001f18:	e0833100 	add	r3, r3, r0, lsl #2
40001f1c:	e1a01112 	lsl	r1, r2, r1
40001f20:	e5933020 	ldr	r3, [r3, #32]
40001f24:	e5831000 	str	r1, [r3]
40001f28:	e12fff1e 	bx	lr

40001f2c <GIC_Interrupt_Disable>:
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40001f2c:	e351001f 	cmp	r1, #31
	{
		*ICDICER0[cpuid] = (1<<intid);
40001f30:	e3063ff0 	movw	r3, #28656	; 0x6ff0
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40001f34:	da000008 	ble	40001f5c <GIC_Interrupt_Disable+0x30>
	{
		*ICDICER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDICERn[intid>>5] = 1<<(intid%32);
40001f38:	e1a022c1 	asr	r2, r1, #5
40001f3c:	e3443001 	movt	r3, #16385	; 0x4001
40001f40:	e201101f 	and	r1, r1, #31
40001f44:	e0833102 	add	r3, r3, r2, lsl #2
40001f48:	e3a02001 	mov	r2, #1
40001f4c:	e1a01112 	lsl	r1, r2, r1
40001f50:	e5933050 	ldr	r3, [r3, #80]	; 0x50
40001f54:	e5831000 	str	r1, [r3]
40001f58:	e12fff1e 	bx	lr

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDICER0[cpuid] = (1<<intid);
40001f5c:	e3443001 	movt	r3, #16385	; 0x4001
40001f60:	e3a02001 	mov	r2, #1
40001f64:	e0833100 	add	r3, r3, r0, lsl #2
40001f68:	e1a01112 	lsl	r1, r2, r1
40001f6c:	e5933040 	ldr	r3, [r3, #64]	; 0x40
40001f70:	e5831000 	str	r1, [r3]
40001f74:	e12fff1e 	bx	lr

40001f78 <GIC_Set_Interrupt_Priority>:
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40001f78:	e351001f 	cmp	r1, #31
		*ICDICERn[intid>>5] = 1<<(intid%32);
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
40001f7c:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40001f80:	e3063ff0 	movw	r3, #28656	; 0x6ff0
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40001f84:	da00000b 	ble	40001fb8 <GIC_Set_Interrupt_Priority+0x40>
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
40001f88:	e3443001 	movt	r3, #16385	; 0x4001
40001f8c:	e1a00141 	asr	r0, r1, #2
40001f90:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40001f94:	e2011003 	and	r1, r1, #3
40001f98:	e1a01181 	lsl	r1, r1, #3
40001f9c:	e3a040ff 	mov	r4, #255	; 0xff
40001fa0:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40001fa4:	e1ccc114 	bic	ip, ip, r4, lsl r1
40001fa8:	e18c2112 	orr	r2, ip, r2, lsl r1
40001fac:	e7832100 	str	r2, [r3, r0, lsl #2]
	}
}
40001fb0:	e8bd0030 	pop	{r4, r5}
40001fb4:	e12fff1e 	bx	lr

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40001fb8:	e3443001 	movt	r3, #16385	; 0x4001
40001fbc:	e1a04fc1 	asr	r4, r1, #31
40001fc0:	e0833100 	add	r3, r3, r0, lsl #2
40001fc4:	e1a0c141 	asr	ip, r1, #2
40001fc8:	e1a04f24 	lsr	r4, r4, #30
40001fcc:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40001fd0:	e3a050ff 	mov	r5, #255	; 0xff
40001fd4:	e0811004 	add	r1, r1, r4
40001fd8:	e2011003 	and	r1, r1, #3
40001fdc:	e793010c 	ldr	r0, [r3, ip, lsl #2]
40001fe0:	e0641001 	rsb	r1, r4, r1
40001fe4:	e1a01181 	lsl	r1, r1, #3
40001fe8:	e1c00115 	bic	r0, r0, r5, lsl r1
40001fec:	e1802112 	orr	r2, r0, r2, lsl r1
40001ff0:	e783210c 	str	r2, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}
40001ff4:	e8bd0030 	pop	{r4, r5}
40001ff8:	e12fff1e 	bx	lr

40001ffc <GIC_Set_Processor_Target>:

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40001ffc:	e351001f 	cmp	r1, #31
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
40002000:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002004:	e3063ff0 	movw	r3, #28656	; 0x6ff0
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40002008:	da00000c 	ble	40002040 <GIC_Set_Processor_Target+0x44>
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
4000200c:	e3443001 	movt	r3, #16385	; 0x4001
40002010:	e1a00141 	asr	r0, r1, #2
40002014:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40002018:	e2011003 	and	r1, r1, #3
4000201c:	e1a01181 	lsl	r1, r1, #3
40002020:	e3a040ff 	mov	r4, #255	; 0xff
40002024:	e202200f 	and	r2, r2, #15
40002028:	e793c100 	ldr	ip, [r3, r0, lsl #2]
4000202c:	e1ccc114 	bic	ip, ip, r4, lsl r1
40002030:	e18c1112 	orr	r1, ip, r2, lsl r1
40002034:	e7831100 	str	r1, [r3, r0, lsl #2]
	}
}
40002038:	e8bd0030 	pop	{r4, r5}
4000203c:	e12fff1e 	bx	lr

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002040:	e3443001 	movt	r3, #16385	; 0x4001
40002044:	e1a04fc1 	asr	r4, r1, #31
40002048:	e0833100 	add	r3, r3, r0, lsl #2
4000204c:	e1a0c141 	asr	ip, r1, #2
40002050:	e1a04f24 	lsr	r4, r4, #30
40002054:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40002058:	e3a050ff 	mov	r5, #255	; 0xff
4000205c:	e0811004 	add	r1, r1, r4
40002060:	e202200f 	and	r2, r2, #15
40002064:	e2011003 	and	r1, r1, #3
40002068:	e793010c 	ldr	r0, [r3, ip, lsl #2]
4000206c:	e0641001 	rsb	r1, r4, r1
40002070:	e1a01181 	lsl	r1, r1, #3
40002074:	e1c00115 	bic	r0, r0, r5, lsl r1
40002078:	e1801112 	orr	r1, r0, r2, lsl r1
4000207c:	e783110c 	str	r1, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
}
40002080:	e8bd0030 	pop	{r4, r5}
40002084:	e12fff1e 	bx	lr

40002088 <GIC_Clear_Pending_Clear>:

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40002088:	e351001f 	cmp	r1, #31
	{
		*ICDICPR0[cpuid] = 1<<(intid);
4000208c:	e3063ff0 	movw	r3, #28656	; 0x6ff0
	}
}

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40002090:	da000007 	ble	400020b4 <GIC_Clear_Pending_Clear+0x2c>
	{
		*ICDICPR0[cpuid] = 1<<(intid);
	}
	else
	{
		*(ICDICPR0[0]+(intid>>5)) = 1<<(intid%32);
40002094:	e3443001 	movt	r3, #16385	; 0x4001
40002098:	e201201f 	and	r2, r1, #31
4000209c:	e3a00001 	mov	r0, #1
400020a0:	e5933080 	ldr	r3, [r3, #128]	; 0x80
400020a4:	e1a012c1 	asr	r1, r1, #5
400020a8:	e1a02210 	lsl	r2, r0, r2
400020ac:	e7832101 	str	r2, [r3, r1, lsl #2]
400020b0:	e12fff1e 	bx	lr

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
	{
		*ICDICPR0[cpuid] = 1<<(intid);
400020b4:	e3443001 	movt	r3, #16385	; 0x4001
400020b8:	e3a02001 	mov	r2, #1
400020bc:	e0833100 	add	r3, r3, r0, lsl #2
400020c0:	e1a01112 	lsl	r1, r2, r1
400020c4:	e5933080 	ldr	r3, [r3, #128]	; 0x80
400020c8:	e5831000 	str	r1, [r3]
400020cc:	e12fff1e 	bx	lr

400020d0 <GIC_Read_INTACK>:
	}
}

unsigned int GIC_Read_INTACK(int cpuid)
{
	return *ICCIAR[cpuid] & 0x1fff;
400020d0:	e3063ff0 	movw	r3, #28656	; 0x6ff0
400020d4:	e3443001 	movt	r3, #16385	; 0x4001
400020d8:	e0830100 	add	r0, r3, r0, lsl #2
400020dc:	e5903090 	ldr	r3, [r0, #144]	; 0x90
400020e0:	e5930000 	ldr	r0, [r3]
}
400020e4:	e7ec0050 	ubfx	r0, r0, #0, #13
400020e8:	e12fff1e 	bx	lr

400020ec <GIC_Write_EOI>:

void GIC_Write_EOI(int cpuid, int cpu_int_id)
{
	*ICCEOIR[cpuid] = cpu_int_id;
400020ec:	e3063ff0 	movw	r3, #28656	; 0x6ff0
400020f0:	e3443001 	movt	r3, #16385	; 0x4001
400020f4:	e0830100 	add	r0, r3, r0, lsl #2
400020f8:	e59030a0 	ldr	r3, [r0, #160]	; 0xa0
400020fc:	e5831000 	str	r1, [r3]
40002100:	e12fff1e 	bx	lr

40002104 <GIC_Generate_SGI>:
}

void GIC_Generate_SGI(int taregtfilter, int cpubit, int intid)
{
	rICDSGIR = (taregtfilter<<24)|(cpubit<<16)|(0<<15)|(intid<<0);
40002104:	e1822801 	orr	r2, r2, r1, lsl #16
40002108:	e3a03000 	mov	r3, #0
4000210c:	e3413049 	movt	r3, #4169	; 0x1049
40002110:	e1820c00 	orr	r0, r2, r0, lsl #24
40002114:	e5830f00 	str	r0, [r3, #3840]	; 0xf00
40002118:	e12fff1e 	bx	lr

4000211c <Lcd_Printf.constprop.0>:
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
4000211c:	e1a0c00d 	mov	ip, sp
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002120:	e3061cf0 	movw	r1, #27888	; 0x6cf0
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002124:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40002128:	e24cb004 	sub	fp, ip, #4
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
4000212c:	e28b3010 	add	r3, fp, #16
	vsprintf(string,fmt,ap);
40002130:	e24b4f4b 	sub	r4, fp, #300	; 0x12c
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002134:	e24ddf63 	sub	sp, sp, #396	; 0x18c

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002138:	e30255f0 	movw	r5, #9712	; 0x25f0
4000213c:	e3445001 	movt	r5, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002140:	e1a00004 	mov	r0, r4
40002144:	e3441001 	movt	r1, #16385	; 0x4001
40002148:	e1a02003 	mov	r2, r3
4000214c:	e50b4160 	str	r4, [fp, #-352]	; 0xfffffea0
40002150:	e2858e57 	add	r8, r5, #1392	; 0x570
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40002154:	e50b3158 	str	r3, [fp, #-344]	; 0xfffffea8
	vsprintf(string,fmt,ap);
40002158:	eb000f5b 	bl	40005ecc <vsprintf>

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
4000215c:	e50b5180 	str	r5, [fp, #-384]	; 0xfffffe80
40002160:	e30759a8 	movw	r5, #31144	; 0x79a8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002164:	e30e7600 	movw	r7, #58880	; 0xe600
40002168:	e3445001 	movt	r5, #16385	; 0x4001
4000216c:	e3447000 	movt	r7, #16384	; 0x4000
40002170:	e306c5e0 	movw	ip, #26080	; 0x65e0
40002174:	e24b4f55 	sub	r4, fp, #340	; 0x154
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002178:	e24b1f4b 	sub	r1, fp, #300	; 0x12c
4000217c:	e1a0a005 	mov	sl, r5
40002180:	e2888008 	add	r8, r8, #8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002184:	e50b7184 	str	r7, [fp, #-388]	; 0xfffffe7c
40002188:	e2844007 	add	r4, r4, #7
4000218c:	e344c001 	movt	ip, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002190:	e3a07000 	mov	r7, #0
40002194:	e50b8190 	str	r8, [fp, #-400]	; 0xfffffe70
40002198:	e50b4178 	str	r4, [fp, #-376]	; 0xfffffe88
4000219c:	e50bc18c 	str	ip, [fp, #-396]	; 0xfffffe74
400021a0:	e50b7170 	str	r7, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400021a4:	e5d15000 	ldrb	r5, [r1]
400021a8:	e3550000 	cmp	r5, #0
400021ac:	0a00011b 	beq	40002620 <Lcd_Printf.constprop.0+0x504>
     {
        data=*str++;
        if(data>=128)
400021b0:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400021b4:	e2818001 	add	r8, r1, #1
400021b8:	e50b8168 	str	r8, [fp, #-360]	; 0xfffffe98
        if(data>=128)
400021bc:	9a000119 	bls	40002628 <Lcd_Printf.constprop.0+0x50c>
        {
             data*=256;
             data|=*str++;
400021c0:	e5d12001 	ldrb	r2, [r1, #1]
400021c4:	e2811002 	add	r1, r1, #2
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400021c8:	e51bc184 	ldr	ip, [fp, #-388]	; 0xfffffe7c
400021cc:	e24b3f55 	sub	r3, fp, #340	; 0x154
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
400021d0:	e50b119c 	str	r1, [fp, #-412]	; 0xfffffe64

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
400021d4:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400021d8:	e59c0000 	ldr	r0, [ip]
400021dc:	e59c1004 	ldr	r1, [ip, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400021e0:	e242cdee 	sub	ip, r2, #15232	; 0x3b80
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
400021e4:	e1822405 	orr	r2, r2, r5, lsl #8
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400021e8:	e24cc03f 	sub	ip, ip, #63	; 0x3f
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
400021ec:	e51b5180 	ldr	r5, [fp, #-384]	; 0xfffffe80
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
400021f0:	e1a02442 	asr	r2, r2, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400021f4:	e8a30003 	stmia	r3!, {r0, r1}
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400021f8:	e3a0005e 	mov	r0, #94	; 0x5e
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
400021fc:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002200:	e022c290 	mla	r2, r0, r2, ip

	first  = *(HanTable+offset*2);
40002204:	e0842082 	add	r2, r4, r2, lsl #1
40002208:	e5d21008 	ldrb	r1, [r2, #8]
	middle = *(HanTable+offset*2+1);
4000220c:	e5d23009 	ldrb	r3, [r2, #9]
	data   = (int)((first<<8)+middle);
40002210:	e0833401 	add	r3, r3, r1, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002214:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002218:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
4000221c:	e0852002 	add	r2, r5, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002220:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40002224:	e5d26558 	ldrb	r6, [r2, #1368]	; 0x558
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002228:	e0852003 	add	r2, r5, r3
4000222c:	e5d22538 	ldrb	r2, [r2, #1336]	; 0x538

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002230:	e0851001 	add	r1, r5, r1
40002234:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002238:	e3560000 	cmp	r6, #0
	{
		offset=(unsigned)(cho[middle]*640);
4000223c:	e0871002 	add	r1, r7, r2

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002240:	1a000175 	bne	4000281c <Lcd_Printf.constprop.0+0x700>
	{
		offset=(unsigned)(cho[middle]*640);
40002244:	e5511d70 	ldrb	r1, [r1, #-3440]	; 0xfffff290
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40002248:	e3530001 	cmp	r3, #1
4000224c:	13530018 	cmpne	r3, #24
40002250:	e51b7180 	ldr	r7, [fp, #-384]	; 0xfffffe80
40002254:	13a00d5b 	movne	r0, #5824	; 0x16c0
40002258:	03a00b05 	moveq	r0, #5120	; 0x1400
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
4000225c:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
40002260:	e0802282 	add	r2, r0, r2, lsl #5
40002264:	e24b5f53 	sub	r5, fp, #332	; 0x14c
40002268:	e0811101 	add	r1, r1, r1, lsl #2
4000226c:	e1a0c005 	mov	ip, r5
40002270:	e0882002 	add	r2, r8, r2
40002274:	e0874381 	add	r4, r7, r1, lsl #7
40002278:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
4000227c:	e0844283 	add	r4, r4, r3, lsl #5
40002280:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40002284:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578
40002288:	e5941004 	ldr	r1, [r4, #4]
4000228c:	e5942008 	ldr	r2, [r4, #8]
40002290:	e594300c 	ldr	r3, [r4, #12]
40002294:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002298:	e5940010 	ldr	r0, [r4, #16]
4000229c:	e5941014 	ldr	r1, [r4, #20]
400022a0:	e5942018 	ldr	r2, [r4, #24]
400022a4:	e594301c 	ldr	r3, [r4, #28]
400022a8:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400022ac:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
400022b0:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
400022b4:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
400022b8:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
400022bc:	f26221f6 	vorr	q9, q9, q11
400022c0:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
400022c4:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
400022c8:	f26001f4 	vorr	q8, q8, q10
400022cc:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
400022d0:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
400022d4:	e50b5188 	str	r5, [fp, #-392]	; 0xfffffe78
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
400022d8:	e3a01002 	mov	r1, #2
400022dc:	e51b8170 	ldr	r8, [fp, #-368]	; 0xfffffe90
400022e0:	e3a07001 	mov	r7, #1
400022e4:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90
400022e8:	e3a09000 	mov	r9, #0
400022ec:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
400022f0:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
400022f4:	e2888018 	add	r8, r8, #24
400022f8:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
400022fc:	e28cc019 	add	ip, ip, #25
40002300:	e280001a 	add	r0, r0, #26
40002304:	e50b81a0 	str	r8, [fp, #-416]	; 0xfffffe60
40002308:	e0844007 	add	r4, r4, r7
4000230c:	e50bc1a4 	str	ip, [fp, #-420]	; 0xfffffe5c
40002310:	e0855001 	add	r5, r5, r1
40002314:	e50b01a8 	str	r0, [fp, #-424]	; 0xfffffe58
40002318:	e50b4194 	str	r4, [fp, #-404]	; 0xfffffe6c
4000231c:	e50b5198 	str	r5, [fp, #-408]	; 0xfffffe68
40002320:	e51b0188 	ldr	r0, [fp, #-392]	; 0xfffffe78
40002324:	e24b2f55 	sub	r2, fp, #340	; 0x154
40002328:	e51b3188 	ldr	r3, [fp, #-392]	; 0xfffffe78
4000232c:	e2422001 	sub	r2, r2, #1
40002330:	e51b61a0 	ldr	r6, [fp, #-416]	; 0xfffffe60
40002334:	e5d00000 	ldrb	r0, [r0]
40002338:	e51b41a4 	ldr	r4, [fp, #-420]	; 0xfffffe5c
4000233c:	e51bc1a8 	ldr	ip, [fp, #-424]	; 0xfffffe58
40002340:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40002344:	e51b0194 	ldr	r0, [fp, #-404]	; 0xfffffe6c
40002348:	e5d33001 	ldrb	r3, [r3, #1]
4000234c:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002350:	e51b8198 	ldr	r8, [fp, #-408]	; 0xfffffe68
40002354:	e50b216c 	str	r2, [fp, #-364]	; 0xfffffe94
40002358:	e50b317c 	str	r3, [fp, #-380]	; 0xfffffe84
4000235c:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
40002360:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002364:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002368:	e51b516c 	ldr	r5, [fp, #-364]	; 0xfffffe94
4000236c:	e51b2174 	ldr	r2, [fp, #-372]	; 0xfffffe8c
40002370:	e5f53001 	ldrb	r3, [r5, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002374:	e08a8288 	add	r8, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002378:	e50b516c 	str	r5, [fp, #-364]	; 0xfffffe94
4000237c:	e1120003 	tst	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002380:	e5985014 	ldr	r5, [r8, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002384:	03a02000 	moveq	r2, #0
40002388:	13e02000 	mvnne	r2, #0
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
4000238c:	e51b817c 	ldr	r8, [fp, #-380]	; 0xfffffe84

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002390:	e6ff2072 	uxth	r2, r2
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002394:	e1180003 	tst	r8, r3
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002398:	e51b816c 	ldr	r8, [fp, #-364]	; 0xfffffe94
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
4000239c:	03a03000 	moveq	r3, #0
400023a0:	13e03000 	mvnne	r3, #0
400023a4:	e50b31ac 	str	r3, [fp, #-428]	; 0xfffffe54
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400023a8:	e51b3178 	ldr	r3, [fp, #-376]	; 0xfffffe88
400023ac:	e1580003 	cmp	r8, r3
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400023b0:	e51b81ac 	ldr	r8, [fp, #-428]	; 0xfffffe54
400023b4:	e6ff3078 	uxth	r3, r8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400023b8:	e51b81b0 	ldr	r8, [fp, #-432]	; 0xfffffe50
400023bc:	e0258995 	mla	r5, r5, r9, r8
400023c0:	e59a8000 	ldr	r8, [sl]
400023c4:	e1a05085 	lsl	r5, r5, #1
400023c8:	e18820b5 	strh	r2, [r8, r5]
400023cc:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400023d0:	e08a8285 	add	r8, sl, r5, lsl #5
400023d4:	e59a5000 	ldr	r5, [sl]
400023d8:	e5988014 	ldr	r8, [r8, #20]
400023dc:	e0280998 	mla	r8, r8, r9, r0
400023e0:	e1a08088 	lsl	r8, r8, #1
400023e4:	e18520b8 	strh	r2, [r5, r8]
400023e8:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400023ec:	e08a8285 	add	r8, sl, r5, lsl #5
400023f0:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
400023f4:	e5988014 	ldr	r8, [r8, #20]
400023f8:	e0285998 	mla	r8, r8, r9, r5
400023fc:	e59a5000 	ldr	r5, [sl]
40002400:	e1a08088 	lsl	r8, r8, #1
40002404:	e18520b8 	strh	r2, [r5, r8]
40002408:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
4000240c:	e08a8285 	add	r8, sl, r5, lsl #5
40002410:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
40002414:	e5988014 	ldr	r8, [r8, #20]
40002418:	e0285798 	mla	r8, r8, r7, r5
4000241c:	e59a5000 	ldr	r5, [sl]
40002420:	e1a08088 	lsl	r8, r8, #1
40002424:	e18520b8 	strh	r2, [r5, r8]
40002428:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
4000242c:	e08a8285 	add	r8, sl, r5, lsl #5
40002430:	e59a5000 	ldr	r5, [sl]
40002434:	e5988014 	ldr	r8, [r8, #20]
40002438:	e0280798 	mla	r8, r8, r7, r0
4000243c:	e1a08088 	lsl	r8, r8, #1
40002440:	e18520b8 	strh	r2, [r5, r8]
40002444:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002448:	e08a8285 	add	r8, sl, r5, lsl #5
4000244c:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002450:	e5988014 	ldr	r8, [r8, #20]
40002454:	e0285798 	mla	r8, r8, r7, r5
40002458:	e59a5000 	ldr	r5, [sl]
4000245c:	e1a08088 	lsl	r8, r8, #1
40002460:	e18520b8 	strh	r2, [r5, r8]
40002464:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002468:	e08a8285 	add	r8, sl, r5, lsl #5
4000246c:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
40002470:	e5988014 	ldr	r8, [r8, #20]
40002474:	e0285198 	mla	r8, r8, r1, r5
40002478:	e2855003 	add	r5, r5, #3
4000247c:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
40002480:	e59a5000 	ldr	r5, [sl]
40002484:	e1a08088 	lsl	r8, r8, #1
40002488:	e18520b8 	strh	r2, [r5, r8]
4000248c:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002490:	e08a8285 	add	r8, sl, r5, lsl #5
40002494:	e59a5000 	ldr	r5, [sl]
40002498:	e5988014 	ldr	r8, [r8, #20]
4000249c:	e0280198 	mla	r8, r8, r1, r0
400024a0:	e2800003 	add	r0, r0, #3
400024a4:	e1a08088 	lsl	r8, r8, #1
400024a8:	e18520b8 	strh	r2, [r5, r8]
400024ac:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400024b0:	e08a8285 	add	r8, sl, r5, lsl #5
400024b4:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
400024b8:	e5988014 	ldr	r8, [r8, #20]
400024bc:	e0285198 	mla	r8, r8, r1, r5
400024c0:	e2855003 	add	r5, r5, #3
400024c4:	e50b5164 	str	r5, [fp, #-356]	; 0xfffffe9c
400024c8:	e59a5000 	ldr	r5, [sl]
400024cc:	e1a08088 	lsl	r8, r8, #1
400024d0:	e18520b8 	strh	r2, [r5, r8]
400024d4:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400024d8:	e59a8000 	ldr	r8, [sl]
400024dc:	e08a2282 	add	r2, sl, r2, lsl #5
400024e0:	e5922014 	ldr	r2, [r2, #20]
400024e4:	e0226992 	mla	r2, r2, r9, r6
400024e8:	e1a02082 	lsl	r2, r2, #1
400024ec:	e18830b2 	strh	r3, [r8, r2]
400024f0:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400024f4:	e59a8000 	ldr	r8, [sl]
400024f8:	e08a2282 	add	r2, sl, r2, lsl #5
400024fc:	e5922014 	ldr	r2, [r2, #20]
40002500:	e0224992 	mla	r2, r2, r9, r4
40002504:	e1a02082 	lsl	r2, r2, #1
40002508:	e18830b2 	strh	r3, [r8, r2]
4000250c:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002510:	e59a8000 	ldr	r8, [sl]
40002514:	e08a2282 	add	r2, sl, r2, lsl #5
40002518:	e5922014 	ldr	r2, [r2, #20]
4000251c:	e022c992 	mla	r2, r2, r9, ip
40002520:	e1a02082 	lsl	r2, r2, #1
40002524:	e18830b2 	strh	r3, [r8, r2]
40002528:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
4000252c:	e59a8000 	ldr	r8, [sl]
40002530:	e08a2282 	add	r2, sl, r2, lsl #5
40002534:	e5922014 	ldr	r2, [r2, #20]
40002538:	e0226792 	mla	r2, r2, r7, r6
4000253c:	e1a02082 	lsl	r2, r2, #1
40002540:	e18830b2 	strh	r3, [r8, r2]
40002544:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002548:	e59a8000 	ldr	r8, [sl]
4000254c:	e08a2282 	add	r2, sl, r2, lsl #5
40002550:	e5922014 	ldr	r2, [r2, #20]
40002554:	e0224792 	mla	r2, r2, r7, r4
40002558:	e1a02082 	lsl	r2, r2, #1
4000255c:	e18830b2 	strh	r3, [r8, r2]
40002560:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002564:	e59a8000 	ldr	r8, [sl]
40002568:	e08a2282 	add	r2, sl, r2, lsl #5
4000256c:	e5922014 	ldr	r2, [r2, #20]
40002570:	e022c792 	mla	r2, r2, r7, ip
40002574:	e1a02082 	lsl	r2, r2, #1
40002578:	e18830b2 	strh	r3, [r8, r2]
4000257c:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002580:	e59a8000 	ldr	r8, [sl]
40002584:	e08a2282 	add	r2, sl, r2, lsl #5
40002588:	e5922014 	ldr	r2, [r2, #20]
4000258c:	e0226192 	mla	r2, r2, r1, r6
40002590:	e2866003 	add	r6, r6, #3
40002594:	e1a02082 	lsl	r2, r2, #1
40002598:	e18830b2 	strh	r3, [r8, r2]
4000259c:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400025a0:	e59a8000 	ldr	r8, [sl]
400025a4:	e08a2282 	add	r2, sl, r2, lsl #5
400025a8:	e5922014 	ldr	r2, [r2, #20]
400025ac:	e0224192 	mla	r2, r2, r1, r4
400025b0:	e2844003 	add	r4, r4, #3
400025b4:	e1a02082 	lsl	r2, r2, #1
400025b8:	e18830b2 	strh	r3, [r8, r2]
400025bc:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400025c0:	e59a8000 	ldr	r8, [sl]
400025c4:	e08a2282 	add	r2, sl, r2, lsl #5
400025c8:	e5922014 	ldr	r2, [r2, #20]
400025cc:	e022c192 	mla	r2, r2, r1, ip
400025d0:	e28cc003 	add	ip, ip, #3
400025d4:	e1a02082 	lsl	r2, r2, #1
400025d8:	e18830b2 	strh	r3, [r8, r2]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400025dc:	1affff60 	bne	40002364 <Lcd_Printf.constprop.0+0x248>
400025e0:	e51b8188 	ldr	r8, [fp, #-392]	; 0xfffffe78
400025e4:	e2899003 	add	r9, r9, #3
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
400025e8:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
400025ec:	e2877003 	add	r7, r7, #3
400025f0:	e2811003 	add	r1, r1, #3
400025f4:	e2888002 	add	r8, r8, #2
400025f8:	e158000c 	cmp	r8, ip
400025fc:	e50b8188 	str	r8, [fp, #-392]	; 0xfffffe78
40002600:	1affff46 	bne	40002320 <Lcd_Printf.constprop.0+0x204>
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40002604:	e51b119c 	ldr	r1, [fp, #-412]	; 0xfffffe64
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40002608:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
4000260c:	e5d15000 	ldrb	r5, [r1]
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40002610:	e28cc030 	add	ip, ip, #48	; 0x30
40002614:	e50bc170 	str	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40002618:	e3550000 	cmp	r5, #0
4000261c:	1afffee3 	bne	400021b0 <Lcd_Printf.constprop.0+0x94>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40002620:	e24bd028 	sub	sp, fp, #40	; 0x28
40002624:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002628:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
4000262c:	e24b3f55 	sub	r3, fp, #340	; 0x154
40002630:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
40002634:	e3a0c001 	mov	ip, #1
40002638:	e5940000 	ldr	r0, [r4]
4000263c:	e5941004 	ldr	r1, [r4, #4]
40002640:	e24b4f53 	sub	r4, fp, #332	; 0x14c
40002644:	e0875205 	add	r5, r7, r5, lsl #4
40002648:	e284900f 	add	r9, r4, #15
4000264c:	e2448001 	sub	r8, r4, #1
40002650:	e51b7170 	ldr	r7, [fp, #-368]	; 0xfffffe90
40002654:	e8a30003 	stmia	r3!, {r0, r1}
40002658:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
4000265c:	e50b9174 	str	r9, [fp, #-372]	; 0xfffffe8c
40002660:	e2877002 	add	r7, r7, #2
40002664:	e51b9178 	ldr	r9, [fp, #-376]	; 0xfffffe88
40002668:	e5951004 	ldr	r1, [r5, #4]
4000266c:	e5952008 	ldr	r2, [r5, #8]
40002670:	e595300c 	ldr	r3, [r5, #12]
40002674:	e50b816c 	str	r8, [fp, #-364]	; 0xfffffe94
40002678:	e50b7198 	str	r7, [fp, #-408]	; 0xfffffe68
4000267c:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40002680:	e5950010 	ldr	r0, [r5, #16]
40002684:	e5951014 	ldr	r1, [r5, #20]
40002688:	e5952018 	ldr	r2, [r5, #24]
4000268c:	e595301c 	ldr	r3, [r5, #28]
40002690:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002694:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40002698:	e085500c 	add	r5, r5, ip
4000269c:	e50b5194 	str	r5, [fp, #-404]	; 0xfffffe6c
400026a0:	e51b716c 	ldr	r7, [fp, #-364]	; 0xfffffe94
400026a4:	e24b0f55 	sub	r0, fp, #340	; 0x154
400026a8:	e2406001 	sub	r6, r0, #1
400026ac:	e51b1194 	ldr	r1, [fp, #-404]	; 0xfffffe6c
400026b0:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
400026b4:	e24c5001 	sub	r5, ip, #1
400026b8:	e51b2198 	ldr	r2, [fp, #-408]	; 0xfffffe68
400026bc:	e28c4001 	add	r4, ip, #1
400026c0:	e5f78001 	ldrb	r8, [r7, #1]!
400026c4:	e50b716c 	str	r7, [fp, #-364]	; 0xfffffe94
400026c8:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400026cc:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400026d0:	e5f63001 	ldrb	r3, [r6, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400026d4:	e08a7288 	add	r7, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400026d8:	e51b8164 	ldr	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400026dc:	e5977014 	ldr	r7, [r7, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400026e0:	e1180003 	tst	r8, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400026e4:	e59a8000 	ldr	r8, [sl]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400026e8:	03a03000 	moveq	r3, #0
400026ec:	13e03000 	mvnne	r3, #0
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400026f0:	e1560009 	cmp	r6, r9
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400026f4:	e6ff3073 	uxth	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400026f8:	e0270597 	mla	r7, r7, r5, r0
400026fc:	e1a07087 	lsl	r7, r7, #1
40002700:	e18830b7 	strh	r3, [r8, r7]
40002704:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002708:	e59a8000 	ldr	r8, [sl]
4000270c:	e08a7287 	add	r7, sl, r7, lsl #5
40002710:	e5977014 	ldr	r7, [r7, #20]
40002714:	e0271597 	mla	r7, r7, r5, r1
40002718:	e1a07087 	lsl	r7, r7, #1
4000271c:	e18830b7 	strh	r3, [r8, r7]
40002720:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002724:	e59a8000 	ldr	r8, [sl]
40002728:	e08a7287 	add	r7, sl, r7, lsl #5
4000272c:	e5977014 	ldr	r7, [r7, #20]
40002730:	e0272597 	mla	r7, r7, r5, r2
40002734:	e1a07087 	lsl	r7, r7, #1
40002738:	e18830b7 	strh	r3, [r8, r7]
4000273c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002740:	e59a8000 	ldr	r8, [sl]
40002744:	e08a7287 	add	r7, sl, r7, lsl #5
40002748:	e5977014 	ldr	r7, [r7, #20]
4000274c:	e0270c97 	mla	r7, r7, ip, r0
40002750:	e1a07087 	lsl	r7, r7, #1
40002754:	e18830b7 	strh	r3, [r8, r7]
40002758:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
4000275c:	e59a8000 	ldr	r8, [sl]
40002760:	e08a7287 	add	r7, sl, r7, lsl #5
40002764:	e5977014 	ldr	r7, [r7, #20]
40002768:	e0271c97 	mla	r7, r7, ip, r1
4000276c:	e1a07087 	lsl	r7, r7, #1
40002770:	e18830b7 	strh	r3, [r8, r7]
40002774:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002778:	e59a8000 	ldr	r8, [sl]
4000277c:	e08a7287 	add	r7, sl, r7, lsl #5
40002780:	e5977014 	ldr	r7, [r7, #20]
40002784:	e0272c97 	mla	r7, r7, ip, r2
40002788:	e1a07087 	lsl	r7, r7, #1
4000278c:	e18830b7 	strh	r3, [r8, r7]
40002790:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002794:	e59a8000 	ldr	r8, [sl]
40002798:	e08a7287 	add	r7, sl, r7, lsl #5
4000279c:	e5977014 	ldr	r7, [r7, #20]
400027a0:	e0270497 	mla	r7, r7, r4, r0
400027a4:	e2800003 	add	r0, r0, #3
400027a8:	e1a07087 	lsl	r7, r7, #1
400027ac:	e18830b7 	strh	r3, [r8, r7]
400027b0:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400027b4:	e59a8000 	ldr	r8, [sl]
400027b8:	e08a7287 	add	r7, sl, r7, lsl #5
400027bc:	e5977014 	ldr	r7, [r7, #20]
400027c0:	e0271497 	mla	r7, r7, r4, r1
400027c4:	e2811003 	add	r1, r1, #3
400027c8:	e1a07087 	lsl	r7, r7, #1
400027cc:	e18830b7 	strh	r3, [r8, r7]
400027d0:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400027d4:	e59a8000 	ldr	r8, [sl]
400027d8:	e08a7287 	add	r7, sl, r7, lsl #5
400027dc:	e5977014 	ldr	r7, [r7, #20]
400027e0:	e0272497 	mla	r7, r7, r4, r2
400027e4:	e2822003 	add	r2, r2, #3
400027e8:	e1a07087 	lsl	r7, r7, #1
400027ec:	e18830b7 	strh	r3, [r8, r7]
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400027f0:	1affffb5 	bne	400026cc <Lcd_Printf.constprop.0+0x5b0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
400027f4:	e51b416c 	ldr	r4, [fp, #-364]	; 0xfffffe94
400027f8:	e28cc003 	add	ip, ip, #3
400027fc:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
40002800:	e1540005 	cmp	r4, r5
40002804:	1affffa5 	bne	400026a0 <Lcd_Printf.constprop.0+0x584>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40002808:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
4000280c:	e51b1168 	ldr	r1, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40002810:	e2844018 	add	r4, r4, #24
40002814:	e50b4170 	str	r4, [fp, #-368]	; 0xfffffe90
40002818:	eafffe61 	b	400021a4 <Lcd_Printf.constprop.0+0x88>
	{
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
4000281c:	e3530001 	cmp	r3, #1
40002820:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40002824:	e5510d58 	ldrb	r0, [r1, #-3416]	; 0xfffff2a8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40002828:	13a04d71 	movne	r4, #7232	; 0x1c40
4000282c:	03a04d66 	moveq	r4, #6528	; 0x1980
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
40002830:	e5511d40 	ldrb	r1, [r1, #-3392]	; 0xfffff2c0
40002834:	e0842282 	add	r2, r4, r2, lsl #5
40002838:	e51b4180 	ldr	r4, [fp, #-384]	; 0xfffffe80
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
4000283c:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
40002840:	e1a06286 	lsl	r6, r6, #5
40002844:	e0800100 	add	r0, r0, r0, lsl #2
40002848:	e24b5f53 	sub	r5, fp, #332	; 0x14c
4000284c:	e0611181 	rsb	r1, r1, r1, lsl #3
40002850:	e1a0c005 	mov	ip, r5
40002854:	e0840380 	add	r0, r4, r0, lsl #7
40002858:	e0882002 	add	r2, r8, r2
4000285c:	e0861381 	add	r1, r6, r1, lsl #7
40002860:	e0804283 	add	r4, r0, r3, lsl #5
40002864:	f462aa0d 	vld1.8	{d26-d27}, [r2]!
40002868:	e0887001 	add	r7, r8, r1
4000286c:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40002870:	e2876c1f 	add	r6, r7, #7936	; 0x1f00
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40002874:	f4628a0f 	vld1.8	{d24-d25}, [r2]

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40002878:	e1a07006 	mov	r7, r6
4000287c:	e2866010 	add	r6, r6, #16
40002880:	e5941004 	ldr	r1, [r4, #4]
40002884:	e5942008 	ldr	r2, [r4, #8]
40002888:	e594300c 	ldr	r3, [r4, #12]
4000288c:	f4676a0f 	vld1.8	{d22-d23}, [r7]
40002890:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002894:	e5940010 	ldr	r0, [r4, #16]
40002898:	e5941014 	ldr	r1, [r4, #20]
4000289c:	e5942018 	ldr	r2, [r4, #24]
400028a0:	e594301c 	ldr	r3, [r4, #28]
400028a4:	f4664a0f 	vld1.8	{d20-d21}, [r6]
400028a8:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400028ac:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
400028b0:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
400028b4:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
400028b8:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
400028bc:	f26221fa 	vorr	q9, q9, q13
400028c0:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400028c4:	f26221f6 	vorr	q9, q9, q11
400028c8:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
400028cc:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
400028d0:	f26001f4 	vorr	q8, q8, q10
400028d4:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
400028d8:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
400028dc:	eafffe7c 	b	400022d4 <Lcd_Printf.constprop.0+0x1b8>

400028e0 <udelay_f>:
#define blendeqn(x)			(*(volatile unsigned int*)(0x11C00244+(((x)-1)*0x4)))
#define vidwnalpha0(x)		(*(volatile unsigned int*)(0x11C0021C+(((x)*0x8))))
#define vidwnalpha1(x)		(*(volatile unsigned int*)(0x11C00220+(((x)*0x8))))

void udelay_f(unsigned long usec)
{
400028e0:	e12fff1e 	bx	lr

400028e4 <LCD_Clock_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400028e4:	e3a03903 	mov	r3, #49152	; 0xc000
400028e8:	e3413003 	movt	r3, #4099	; 0x1003
400028ec:	e5932934 	ldr	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400028f0:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400028f4:	e3c22001 	bic	r2, r2, #1
400028f8:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
400028fc:	e5932234 	ldr	r2, [r3, #564]	; 0x234
40002900:	e3c2200f 	bic	r2, r2, #15
40002904:	e3822006 	orr	r2, r2, #6
40002908:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
4000290c:	e5932334 	ldr	r2, [r3, #820]	; 0x334
40002910:	e3822001 	orr	r2, r2, #1
40002914:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
40002918:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
4000291c:	e3c2200f 	bic	r2, r2, #15
40002920:	e3822004 	orr	r2, r2, #4
40002924:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40002928:	e5912634 	ldr	r2, [r1, #1588]	; 0x634
4000292c:	e3a03903 	mov	r3, #49152	; 0xc000
40002930:	e3413003 	movt	r3, #4099	; 0x1003
40002934:	e3120001 	tst	r2, #1
40002938:	1afffffa 	bne	40002928 <LCD_Clock_Init+0x44>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
4000293c:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
40002940:	e3822001 	orr	r2, r2, #1
40002944:	e5832934 	str	r2, [r3, #2356]	; 0x934
40002948:	e12fff1e 	bx	lr

4000294c <Lcd_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
4000294c:	e3a03903 	mov	r3, #49152	; 0xc000
	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
}

void Lcd_Init(void)
{
40002950:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40002954:	e3413003 	movt	r3, #4099	; 0x1003

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40002958:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
4000295c:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
40002960:	e3c22001 	bic	r2, r2, #1
40002964:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
40002968:	e5932234 	ldr	r2, [r3, #564]	; 0x234
4000296c:	e3c2200f 	bic	r2, r2, #15
40002970:	e3822006 	orr	r2, r2, #6
40002974:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
40002978:	e5932334 	ldr	r2, [r3, #820]	; 0x334
4000297c:	e3822001 	orr	r2, r2, #1
40002980:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
40002984:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
40002988:	e3c2200f 	bic	r2, r2, #15
4000298c:	e3822004 	orr	r2, r2, #4
40002990:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40002994:	e5913634 	ldr	r3, [r1, #1588]	; 0x634
40002998:	e3a02903 	mov	r2, #49152	; 0xc000
4000299c:	e3412003 	movt	r2, #4099	; 0x1003
400029a0:	e2133001 	ands	r3, r3, #1
400029a4:	1afffffa 	bne	40002994 <Lcd_Init+0x48>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
400029a8:	e5920934 	ldr	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
400029ac:	e302c222 	movw	ip, #8738	; 0x2222
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
400029b0:	e1a0500c 	mov	r5, ip
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
400029b4:	e1a0400c 	mov	r4, ip

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
400029b8:	e3a01545 	mov	r1, #289406976	; 0x11400000
400029bc:	e7dfc81c 	bfi	ip, ip, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
400029c0:	e3800001 	orr	r0, r0, #1
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
400029c4:	e7df5815 	bfi	r5, r5, #16, #16
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
400029c8:	e7df4814 	bfi	r4, r4, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
400029cc:	e5820934 	str	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
400029d0:	e5912180 	ldr	r2, [r1, #384]	; 0x180
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
400029d4:	e3a00411 	mov	r0, #285212672	; 0x11000000

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
400029d8:	e581c180 	str	ip, [r1, #384]	; 0x180

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
400029dc:	e3a0c000 	mov	ip, #0
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
400029e0:	e59121a0 	ldr	r2, [r1, #416]	; 0x1a0

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
400029e4:	e341c001 	movt	ip, #4097	; 0x1001
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
400029e8:	e58151a0 	str	r5, [r1, #416]	; 0x1a0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
400029ec:	e3a080d0 	mov	r8, #208	; 0xd0
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
400029f0:	e59121c0 	ldr	r2, [r1, #448]	; 0x1c0
	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
400029f4:	e3007302 	movw	r7, #770	; 0x302
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
400029f8:	e58141c0 	str	r4, [r1, #448]	; 0x1c0
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
400029fc:	e3016d1d 	movw	r6, #7453	; 0x1d1d
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
40002a00:	e59141e0 	ldr	r4, [r1, #480]	; 0x1e0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002a04:	e30b5bff 	movw	r5, #48127	; 0xbbff
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40002a08:	e3a02547 	mov	r2, #297795584	; 0x11c00000
40002a0c:	e3408002 	movt	r8, #2
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
40002a10:	e3a09d0b 	mov	r9, #704	; 0x2c0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40002a14:	e3407002 	movt	r7, #2
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40002a18:	e340601d 	movt	r6, #29
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002a1c:	e3405012 	movt	r5, #18
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
40002a20:	e1a04824 	lsr	r4, r4, #16
40002a24:	e1a04804 	lsl	r4, r4, #16
40002a28:	e3844c22 	orr	r4, r4, #8704	; 0x2200
40002a2c:	e3844022 	orr	r4, r4, #34	; 0x22
40002a30:	e58141e0 	str	r4, [r1, #480]	; 0x1e0

	Macro_Write_Block(*(volatile unsigned long *)(&rGPF0CON+2),0xffff,0x0,0);
40002a34:	e5914188 	ldr	r4, [r1, #392]	; 0x188
40002a38:	e1a04824 	lsr	r4, r4, #16
40002a3c:	e1a04804 	lsl	r4, r4, #16
40002a40:	e5814188 	str	r4, [r1, #392]	; 0x188
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
40002a44:	e59141a8 	ldr	r4, [r1, #424]	; 0x1a8
40002a48:	e1a04824 	lsr	r4, r4, #16
40002a4c:	e1a04804 	lsl	r4, r4, #16
40002a50:	e58141a8 	str	r4, [r1, #424]	; 0x1a8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
40002a54:	e59141c8 	ldr	r4, [r1, #456]	; 0x1c8
40002a58:	e1a04824 	lsr	r4, r4, #16
40002a5c:	e1a04804 	lsl	r4, r4, #16
40002a60:	e58141c8 	str	r4, [r1, #456]	; 0x1c8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);
40002a64:	e59141e8 	ldr	r4, [r1, #488]	; 0x1e8
40002a68:	e3c440ff 	bic	r4, r4, #255	; 0xff
40002a6c:	e58141e8 	str	r4, [r1, #488]	; 0x1e8

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40002a70:	e5904c00 	ldr	r4, [r0, #3072]	; 0xc00
40002a74:	e3c4420f 	bic	r4, r4, #-268435456	; 0xf0000000
40002a78:	e3844201 	orr	r4, r4, #268435456	; 0x10000000
40002a7c:	e5804c00 	str	r4, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
40002a80:	e5904c04 	ldr	r4, [r0, #3076]	; 0xc04
40002a84:	e3844080 	orr	r4, r4, #128	; 0x80
40002a88:	e5804c04 	str	r4, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40002a8c:	e59140a0 	ldr	r4, [r1, #160]	; 0xa0
40002a90:	e3c4400f 	bic	r4, r4, #15
40002a94:	e3844002 	orr	r4, r4, #2
40002a98:	e58140a0 	str	r4, [r1, #160]	; 0xa0

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40002a9c:	e59c4210 	ldr	r4, [ip, #528]	; 0x210
40002aa0:	e3844002 	orr	r4, r4, #2
40002aa4:	e58c4210 	str	r4, [ip, #528]	; 0x210

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40002aa8:	e5828000 	str	r8, [r2]
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
40002aac:	e5829004 	str	r9, [r2, #4]
	rVIDCON2 = 0;
40002ab0:	e5823008 	str	r3, [r2, #8]
	rVIDCON3 = 0;
40002ab4:	e582300c 	str	r3, [r2, #12]

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40002ab8:	e5827010 	str	r7, [r2, #16]
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40002abc:	e5826014 	str	r6, [r2, #20]
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002ac0:	e5825018 	str	r5, [r2, #24]
	rVIDTCON3 = (0<<31);
40002ac4:	e582301c 	str	r3, [r2, #28]

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40002ac8:	e5903c00 	ldr	r3, [r0, #3072]	; 0xc00
40002acc:	e3c3320f 	bic	r3, r3, #-268435456	; 0xf0000000
40002ad0:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
40002ad4:	e5803c00 	str	r3, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
40002ad8:	e5903c04 	ldr	r3, [r0, #3076]	; 0xc04
40002adc:	e3833080 	orr	r3, r3, #128	; 0x80
40002ae0:	e5803c04 	str	r3, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40002ae4:	e59130a0 	ldr	r3, [r1, #160]	; 0xa0
40002ae8:	e3c3300f 	bic	r3, r3, #15
40002aec:	e3833002 	orr	r3, r3, #2
40002af0:	e58130a0 	str	r3, [r1, #160]	; 0xa0

	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
40002af4:	e5923000 	ldr	r3, [r2]
40002af8:	e3833003 	orr	r3, r3, #3
40002afc:	e5823000 	str	r3, [r2]
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
40002b00:	e5923034 	ldr	r3, [r2, #52]	; 0x34
40002b04:	e383301f 	orr	r3, r3, #31
40002b08:	e5823034 	str	r3, [r2, #52]	; 0x34
}
40002b0c:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
40002b10:	e12fff1e 	bx	lr

40002b14 <Lcd_Win_Init>:

void Lcd_Win_Init(int id,int en)
{
40002b14:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002b18:	e30729a8 	movw	r2, #31144	; 0x79a8
40002b1c:	e1a04280 	lsl	r4, r0, #5
40002b20:	e3442001 	movt	r2, #16385	; 0x4001
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002b24:	e2807747 	add	r7, r0, #18612224	; 0x11c0000
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002b28:	e0823004 	add	r3, r2, r4
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002b2c:	e2877004 	add	r7, r7, #4
40002b30:	e593a004 	ldr	sl, [r3, #4]
40002b34:	e1a07207 	lsl	r7, r7, #4
40002b38:	e5935008 	ldr	r5, [r3, #8]
	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
}

void Lcd_Win_Init(int id,int en)
{
40002b3c:	e24dd00c 	sub	sp, sp, #12
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002b40:	e5936014 	ldr	r6, [r3, #20]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002b44:	e2478040 	sub	r8, r7, #64	; 0x40
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002b48:	e5939018 	ldr	r9, [r3, #24]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002b4c:	e7eaa05a 	ubfx	sl, sl, #0, #11
40002b50:	e7ea5055 	ubfx	r5, r5, #0, #11
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002b54:	e593c01c 	ldr	ip, [r3, #28]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002b58:	e185a58a 	orr	sl, r5, sl, lsl #11
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002b5c:	e593500c 	ldr	r5, [r3, #12]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);

	if(id == 0)
40002b60:	e3500000 	cmp	r0, #0
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002b64:	e0090699 	mul	r9, r9, r6
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002b68:	e587a000 	str	sl, [r7]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002b6c:	e0656006 	rsb	r6, r5, r6
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002b70:	e593a00c 	ldr	sl, [r3, #12]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002b74:	e006069c 	mul	r6, ip, r6
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002b78:	e009099c 	mul	r9, ip, r9
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002b7c:	e58d6004 	str	r6, [sp, #4]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;
40002b80:	e00c059c 	mul	ip, ip, r5

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002b84:	e5936004 	ldr	r6, [r3, #4]
40002b88:	e086700a 	add	r7, r6, sl
40002b8c:	e5936010 	ldr	r6, [r3, #16]
40002b90:	e2477001 	sub	r7, r7, #1
40002b94:	e58d7000 	str	r7, [sp]
40002b98:	e5937008 	ldr	r7, [r3, #8]
40002b9c:	e59d5000 	ldr	r5, [sp]
40002ba0:	e087a006 	add	sl, r7, r6
40002ba4:	e24aa001 	sub	sl, sl, #1
40002ba8:	e7ea7055 	ubfx	r7, r5, #0, #11
40002bac:	e7eaa05a 	ubfx	sl, sl, #0, #11
40002bb0:	e18a7587 	orr	r7, sl, r7, lsl #11
40002bb4:	e5887044 	str	r7, [r8, #68]	; 0x44

	if(id == 0)
40002bb8:	1a000026 	bne	40002c58 <Lcd_Win_Init+0x144>
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
40002bbc:	e5923010 	ldr	r3, [r2, #16]
40002bc0:	e592500c 	ldr	r5, [r2, #12]
40002bc4:	e0030395 	mul	r3, r5, r3
40002bc8:	e1a030a3 	lsr	r3, r3, #1
40002bcc:	e5883048 	str	r3, [r8, #72]	; 0x48
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002bd0:	e59d5004 	ldr	r5, [sp, #4]
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002bd4:	e1a08080 	lsl	r8, r0, #1
40002bd8:	e30730a0 	movw	r3, #28832	; 0x70a0
40002bdc:	e3443001 	movt	r3, #16385	; 0x4001
40002be0:	e280778e 	add	r7, r0, #37224448	; 0x2380000
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002be4:	e7ec6055 	ubfx	r6, r5, #0, #13
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002be8:	e2877014 	add	r7, r7, #20
40002bec:	e7935108 	ldr	r5, [r3, r8, lsl #2]
40002bf0:	e1a07187 	lsl	r7, r7, #3
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002bf4:	e280a647 	add	sl, r0, #74448896	; 0x4700000
40002bf8:	e7ecc05c 	ubfx	ip, ip, #0, #13
40002bfc:	e28aa040 	add	sl, sl, #64	; 0x40
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002c00:	e5875000 	str	r5, [r7]
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002c04:	e18c6686 	orr	r6, ip, r6, lsl #13
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40002c08:	e7935108 	ldr	r5, [r3, r8, lsl #2]
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
40002c0c:	e3500001 	cmp	r0, #1
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002c10:	e1a0010a 	lsl	r0, sl, #2
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40002c14:	e089c005 	add	ip, r9, r5
40002c18:	e587c030 	str	ip, [r7, #48]	; 0x30
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002c1c:	e5806000 	str	r6, [r0]

	if(id == 0 || id == 1)
40002c20:	9a000013 	bls	40002c74 <Lcd_Win_Init+0x160>
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40002c24:	e0822004 	add	r2, r2, r4

	if(en) Macro_Set_Bit(winconn(id),0);
40002c28:	e3510000 	cmp	r1, #0
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40002c2c:	e5923020 	ldr	r3, [r2, #32]
40002c30:	e1a03103 	lsl	r3, r3, #2
40002c34:	e3833b41 	orr	r3, r3, #66560	; 0x10400
40002c38:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20

	if(en) Macro_Set_Bit(winconn(id),0);
40002c3c:	e51030e0 	ldr	r3, [r0, #-224]	; 0xffffff20
40002c40:	13833001 	orrne	r3, r3, #1
	else Macro_Clear_Bit(winconn(id),0);
40002c44:	03c33001 	biceq	r3, r3, #1
40002c48:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20
}
40002c4c:	e28dd00c 	add	sp, sp, #12
40002c50:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002c54:	e12fff1e 	bx	lr

	if(id == 0)
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
	}
	else if((id == 1)||(id == 2))
40002c58:	e2405001 	sub	r5, r0, #1
40002c5c:	e3550001 	cmp	r5, #1
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
40002c60:	95935010 	ldrls	r5, [r3, #16]
40002c64:	9593300c 	ldrls	r3, [r3, #12]
40002c68:	90030593 	mulls	r3, r3, r5
40002c6c:	9588304c 	strls	r3, [r8, #76]	; 0x4c
40002c70:	eaffffd6 	b	40002bd0 <Lcd_Win_Init+0xbc>
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
40002c74:	e288c001 	add	ip, r8, #1
40002c78:	e793c10c 	ldr	ip, [r3, ip, lsl #2]
40002c7c:	e587c004 	str	ip, [r7, #4]
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
40002c80:	e7933108 	ldr	r3, [r3, r8, lsl #2]
40002c84:	e0899003 	add	r9, r9, r3
40002c88:	e5879034 	str	r9, [r7, #52]	; 0x34
40002c8c:	eaffffe4 	b	40002c24 <Lcd_Win_Init+0x110>

40002c90 <Lcd_Put_Pixel>:
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002c90:	e30739a8 	movw	r3, #31144	; 0x79a8
	if(en) Macro_Set_Bit(winconn(id),0);
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
40002c94:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002c98:	e3443001 	movt	r3, #16385	; 0x4001
40002c9c:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
40002ca0:	e593c000 	ldr	ip, [r3]
40002ca4:	e0833284 	add	r3, r3, r4, lsl #5
40002ca8:	e5933014 	ldr	r3, [r3, #20]
40002cac:	e0210193 	mla	r1, r3, r1, r0
40002cb0:	e1a03081 	lsl	r3, r1, #1
40002cb4:	e18c20b3 	strh	r2, [ip, r3]
}
40002cb8:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40002cbc:	e12fff1e 	bx	lr

40002cc0 <Lcd_Get_Pixel>:

unsigned int Lcd_Get_Pixel(int x,int y)
{
	return *(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40002cc0:	e30739a8 	movw	r3, #31144	; 0x79a8
40002cc4:	e3443001 	movt	r3, #16385	; 0x4001
40002cc8:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40002ccc:	e5932000 	ldr	r2, [r3]
40002cd0:	e083328c 	add	r3, r3, ip, lsl #5
40002cd4:	e5933014 	ldr	r3, [r3, #20]
40002cd8:	e0210193 	mla	r1, r3, r1, r0
40002cdc:	e1a03081 	lsl	r3, r1, #1
40002ce0:	e19200b3 	ldrh	r0, [r2, r3]
}
40002ce4:	e12fff1e 	bx	lr

40002ce8 <Lcd_Get_Pixel_Address>:

void * Lcd_Get_Pixel_Address(int x,int y)
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40002ce8:	e30739a8 	movw	r3, #31144	; 0x79a8
40002cec:	e3443001 	movt	r3, #16385	; 0x4001
40002cf0:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40002cf4:	e5932000 	ldr	r2, [r3]
40002cf8:	e083328c 	add	r3, r3, ip, lsl #5
40002cfc:	e5933014 	ldr	r3, [r3, #20]
40002d00:	e0200193 	mla	r0, r3, r1, r0
}
40002d04:	e0820080 	add	r0, r2, r0, lsl #1
40002d08:	e12fff1e 	bx	lr

40002d0c <Lcd_Clr_Screen>:

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002d0c:	e30719a8 	movw	r1, #31144	; 0x79a8
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
}

void Lcd_Clr_Screen(void)
{
40002d10:	e92d0070 	push	{r4, r5, r6}
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002d14:	e3441001 	movt	r1, #16385	; 0x4001
40002d18:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40002d1c:	e0812282 	add	r2, r1, r2, lsl #5
40002d20:	e5923018 	ldr	r3, [r2, #24]
40002d24:	e3530000 	cmp	r3, #0
40002d28:	0a000017 	beq	40002d8c <Lcd_Clr_Screen+0x80>
40002d2c:	e5922014 	ldr	r2, [r2, #20]
40002d30:	e3a04000 	mov	r4, #0
40002d34:	e1a06004 	mov	r6, r4
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002d38:	e1a05004 	mov	r5, r4
40002d3c:	e3520000 	cmp	r2, #0
40002d40:	0a00000d 	beq	40002d7c <Lcd_Clr_Screen+0x70>
40002d44:	e3a00000 	mov	r0, #0
40002d48:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002d4c:	e0220294 	mla	r2, r4, r2, r0
40002d50:	e591c000 	ldr	ip, [r1]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002d54:	e2833001 	add	r3, r3, #1
40002d58:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002d5c:	e1a02082 	lsl	r2, r2, #1
40002d60:	e18c50b2 	strh	r5, [ip, r2]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002d64:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40002d68:	e081c28c 	add	ip, r1, ip, lsl #5
40002d6c:	e59c2014 	ldr	r2, [ip, #20]
40002d70:	e1530002 	cmp	r3, r2
40002d74:	3afffff4 	bcc	40002d4c <Lcd_Clr_Screen+0x40>
40002d78:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002d7c:	e2866001 	add	r6, r6, #1
40002d80:	e1560003 	cmp	r6, r3
40002d84:	e1a04006 	mov	r4, r6
40002d88:	3affffeb 	bcc	40002d3c <Lcd_Clr_Screen+0x30>
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
		{
			Lcd_Put_Pixel(x, y, 0x00);
		}
	}
}
40002d8c:	e8bd0070 	pop	{r4, r5, r6}
40002d90:	e12fff1e 	bx	lr

40002d94 <Lcd_Draw_Back_Color>:

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002d94:	e30719a8 	movw	r1, #31144	; 0x79a8
		}
	}
}

void Lcd_Draw_Back_Color(int color)
{
40002d98:	e92d0070 	push	{r4, r5, r6}
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002d9c:	e3441001 	movt	r1, #16385	; 0x4001
40002da0:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40002da4:	e0812282 	add	r2, r1, r2, lsl #5
40002da8:	e5923018 	ldr	r3, [r2, #24]
40002dac:	e3530000 	cmp	r3, #0
40002db0:	0a000017 	beq	40002e14 <Lcd_Draw_Back_Color+0x80>
40002db4:	e5922014 	ldr	r2, [r2, #20]
40002db8:	e3a04000 	mov	r4, #0
40002dbc:	e6ff5070 	uxth	r5, r0
40002dc0:	e1a06004 	mov	r6, r4
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40002dc4:	e3520000 	cmp	r2, #0
40002dc8:	0a00000d 	beq	40002e04 <Lcd_Draw_Back_Color+0x70>
40002dcc:	e3a00000 	mov	r0, #0
40002dd0:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002dd4:	e0220294 	mla	r2, r4, r2, r0
40002dd8:	e591c000 	ldr	ip, [r1]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40002ddc:	e2833001 	add	r3, r3, #1
40002de0:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002de4:	e1a02082 	lsl	r2, r2, #1
40002de8:	e18c50b2 	strh	r5, [ip, r2]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40002dec:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40002df0:	e081c28c 	add	ip, r1, ip, lsl #5
40002df4:	e59c2014 	ldr	r2, [ip, #20]
40002df8:	e1530002 	cmp	r3, r2
40002dfc:	3afffff4 	bcc	40002dd4 <Lcd_Draw_Back_Color+0x40>
40002e00:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002e04:	e2866001 	add	r6, r6, #1
40002e08:	e1560003 	cmp	r6, r3
40002e0c:	e1a04006 	mov	r4, r6
40002e10:	3affffeb 	bcc	40002dc4 <Lcd_Draw_Back_Color+0x30>
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
         {
             	Lcd_Put_Pixel(x,y,color);
         }
     }
}
40002e14:	e8bd0070 	pop	{r4, r5, r6}
40002e18:	e12fff1e 	bx	lr

40002e1c <Lcd_Get_Info_BMP>:

void Lcd_Get_Info_BMP(int * x, int  * y, const unsigned short int *fp)
{
	*x =(int)fp[0];
40002e1c:	e1d230b0 	ldrh	r3, [r2]
40002e20:	e5803000 	str	r3, [r0]
	*y =(int)fp[1];
40002e24:	e1d230b2 	ldrh	r3, [r2, #2]
40002e28:	e5813000 	str	r3, [r1]
40002e2c:	e12fff1e 	bx	lr

40002e30 <Lcd_Draw_BMP>:
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40002e30:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40002e34:	e24dd014 	sub	sp, sp, #20
	register int width = fp[0], height = fp[1];
40002e38:	e1d2a0b2 	ldrh	sl, [r2, #2]
	*x =(int)fp[0];
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40002e3c:	e58d100c 	str	r1, [sp, #12]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002e40:	e35a0000 	cmp	sl, #0
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
40002e44:	e1d270b0 	ldrh	r7, [r2]
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002e48:	0a00001e 	beq	40002ec8 <Lcd_Draw_BMP+0x98>
40002e4c:	e307c9a8 	movw	ip, #31144	; 0x79a8
40002e50:	e1a03087 	lsl	r3, r7, #1
40002e54:	e344c001 	movt	ip, #16385	; 0x4001
40002e58:	e3a09000 	mov	r9, #0
40002e5c:	e58d3008 	str	r3, [sp, #8]
	{
		for(xx=0;xx<width;xx++)
40002e60:	e3570000 	cmp	r7, #0
40002e64:	0a000012 	beq	40002eb4 <Lcd_Draw_BMP+0x84>
40002e68:	e59d400c 	ldr	r4, [sp, #12]
40002e6c:	e1a01002 	mov	r1, r2
40002e70:	e3a03000 	mov	r3, #0
40002e74:	e58d2004 	str	r2, [sp, #4]
40002e78:	e0898004 	add	r8, r9, r4
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002e7c:	e59c20a4 	ldr	r2, [ip, #164]	; 0xa4
40002e80:	e0835000 	add	r5, r3, r0

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
40002e84:	e1d140b4 	ldrh	r4, [r1, #4]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002e88:	e2833001 	add	r3, r3, #1
40002e8c:	e1570003 	cmp	r7, r3
40002e90:	e2811002 	add	r1, r1, #2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002e94:	e08c6282 	add	r6, ip, r2, lsl #5
40002e98:	e5966014 	ldr	r6, [r6, #20]
40002e9c:	e0255896 	mla	r5, r6, r8, r5
40002ea0:	e59c6000 	ldr	r6, [ip]
40002ea4:	e1a05085 	lsl	r5, r5, #1
40002ea8:	e18640b5 	strh	r4, [r6, r5]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002eac:	cafffff2 	bgt	40002e7c <Lcd_Draw_BMP+0x4c>
40002eb0:	e59d2004 	ldr	r2, [sp, #4]
void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002eb4:	e2899001 	add	r9, r9, #1
40002eb8:	e59d3008 	ldr	r3, [sp, #8]
40002ebc:	e15a0009 	cmp	sl, r9
40002ec0:	e0822003 	add	r2, r2, r3
40002ec4:	caffffe5 	bgt	40002e60 <Lcd_Draw_BMP+0x30>
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
		}
	}
}
40002ec8:	e28dd014 	add	sp, sp, #20
40002ecc:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002ed0:	e12fff1e 	bx	lr

40002ed4 <Lcd_Draw_Image>:

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
40002ed4:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40002ed8:	e24dd00c 	sub	sp, sp, #12
40002edc:	e59da028 	ldr	sl, [sp, #40]	; 0x28
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002ee0:	e35a0000 	cmp	sl, #0
40002ee4:	da00001a 	ble	40002f54 <Lcd_Draw_Image+0x80>
40002ee8:	e307c9a8 	movw	ip, #31144	; 0x79a8
40002eec:	e1a09083 	lsl	r9, r3, #1
40002ef0:	e08aa001 	add	sl, sl, r1
40002ef4:	e2428002 	sub	r8, r2, #2
40002ef8:	e344c001 	movt	ip, #16385	; 0x4001
40002efc:	e0837000 	add	r7, r3, r0
	{
		for(xx=0;xx<width;xx++)
40002f00:	e3530000 	cmp	r3, #0
40002f04:	da00000e 	ble	40002f44 <Lcd_Draw_Image+0x70>
40002f08:	e1a02000 	mov	r2, r0
40002f0c:	e1a04008 	mov	r4, r8
40002f10:	e58d3004 	str	r3, [sp, #4]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002f14:	e59c30a4 	ldr	r3, [ip, #164]	; 0xa4

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
40002f18:	e1f460b2 	ldrh	r6, [r4, #2]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002f1c:	e08c5283 	add	r5, ip, r3, lsl #5
40002f20:	e59c3000 	ldr	r3, [ip]
40002f24:	e5955014 	ldr	r5, [r5, #20]
40002f28:	e0252195 	mla	r5, r5, r1, r2
40002f2c:	e2822001 	add	r2, r2, #1
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002f30:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002f34:	e1a05085 	lsl	r5, r5, #1
40002f38:	e18360b5 	strh	r6, [r3, r5]
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002f3c:	1afffff4 	bne	40002f14 <Lcd_Draw_Image+0x40>
40002f40:	e59d3004 	ldr	r3, [sp, #4]
40002f44:	e2811001 	add	r1, r1, #1
40002f48:	e0888009 	add	r8, r8, r9

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002f4c:	e151000a 	cmp	r1, sl
40002f50:	1affffea 	bne	40002f00 <Lcd_Draw_Image+0x2c>
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
		}
	}
}
40002f54:	e28dd00c 	add	sp, sp, #12
40002f58:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002f5c:	e12fff1e 	bx	lr

40002f60 <Lcd_Select_Draw_Frame_Buffer>:

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40002f60:	e0812080 	add	r2, r1, r0, lsl #1
40002f64:	e30730a0 	movw	r3, #28832	; 0x70a0
40002f68:	e3443001 	movt	r3, #16385	; 0x4001
40002f6c:	e7932102 	ldr	r2, [r3, r2, lsl #2]
40002f70:	e30739a8 	movw	r3, #31144	; 0x79a8
40002f74:	e3443001 	movt	r3, #16385	; 0x4001

	Selected_win = win_id;
40002f78:	e58300a4 	str	r0, [r3, #164]	; 0xa4
	}
}

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40002f7c:	e5832000 	str	r2, [r3]

	Selected_win = win_id;
	Selected_frame = buf_num;
40002f80:	e58310a8 	str	r1, [r3, #168]	; 0xa8
40002f84:	e12fff1e 	bx	lr

40002f88 <Lcd_Select_Display_Frame_Buffer>:

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
	{
		Macro_Clear_Bit(winconn(win_id),20);
40002f88:	e2803647 	add	r3, r0, #74448896	; 0x4700000
	Selected_frame = buf_num;
}

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
40002f8c:	e3510000 	cmp	r1, #0
	{
		Macro_Clear_Bit(winconn(win_id),20);
40002f90:	e2833008 	add	r3, r3, #8
40002f94:	e1a03103 	lsl	r3, r3, #2
40002f98:	e5932000 	ldr	r2, [r3]
40002f9c:	03c22601 	biceq	r2, r2, #1048576	; 0x100000
	}
	else
	{
		Macro_Set_Bit(winconn(win_id),20);
40002fa0:	13822601 	orrne	r2, r2, #1048576	; 0x100000
40002fa4:	e5832000 	str	r2, [r3]
	}

   	Display_frame[win_id] = buf_num;
40002fa8:	e30739a8 	movw	r3, #31144	; 0x79a8
40002fac:	e3443001 	movt	r3, #16385	; 0x4001
40002fb0:	e0833100 	add	r3, r3, r0, lsl #2
40002fb4:	e58310b0 	str	r1, [r3, #176]	; 0xb0
40002fb8:	e12fff1e 	bx	lr

40002fbc <absf>:
}

__inline double absf(double data)
{
40002fbc:	ec410b30 	vmov	d16, r0, r1
	return (0 <= data ? data : -data);
40002fc0:	eef50bc0 	vcmpe.f64	d16, #0.0
40002fc4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40002fc8:	bef11b60 	vneglt.f64	d17, d16
40002fcc:	bc510b31 	vmovlt	r0, r1, d17
40002fd0:	ac510b30 	vmovge	r0, r1, d16
}
40002fd4:	e12fff1e 	bx	lr

40002fd8 <Lcd_Brightness_Control>:

void Lcd_Brightness_Control(int level)
{
	Macro_Write_Block(rGPD0CON,0xf,0x1,0);
40002fd8:	e3a03545 	mov	r3, #289406976	; 0x11400000
40002fdc:	e59320a0 	ldr	r2, [r3, #160]	; 0xa0
40002fe0:	e3c2200f 	bic	r2, r2, #15
40002fe4:	e3822001 	orr	r2, r2, #1
40002fe8:	e58320a0 	str	r2, [r3, #160]	; 0xa0
	Macro_Set_Bit(rGPD0DAT, 0);
40002fec:	e59320a4 	ldr	r2, [r3, #164]	; 0xa4
40002ff0:	e3822001 	orr	r2, r2, #1
40002ff4:	e58320a4 	str	r2, [r3, #164]	; 0xa4
40002ff8:	e12fff1e 	bx	lr

40002ffc <Lcd_Draw_BMP_File_24bpp>:
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40002ffc:	e1a0c00d 	mov	ip, sp
40003000:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003004:	e24cb004 	sub	fp, ip, #4
40003008:	e24dd01c 	sub	sp, sp, #28
4000300c:	e1a08000 	mov	r8, r0
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003010:	e3060d00 	movw	r0, #27904	; 0x6d00

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003014:	e5d29013 	ldrb	r9, [r2, #19]
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003018:	e3440001 	movt	r0, #16385	; 0x4001

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
4000301c:	e5d27012 	ldrb	r7, [r2, #18]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003020:	e5d2600b 	ldrb	r6, [r2, #11]
40003024:	e5d2500a 	ldrb	r5, [r2, #10]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003028:	e5d24014 	ldrb	r4, [r2, #20]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
4000302c:	e5d2a017 	ldrb	sl, [r2, #23]

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003030:	e0877409 	add	r7, r7, r9, lsl #8

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003034:	e5d29016 	ldrb	r9, [r2, #22]
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003038:	e50b1038 	str	r1, [fp, #-56]	; 0xffffffc8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
4000303c:	e0855406 	add	r5, r5, r6, lsl #8
40003040:	e5d2100c 	ldrb	r1, [r2, #12]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003044:	e0877804 	add	r7, r7, r4, lsl #16
40003048:	e5d26015 	ldrb	r6, [r2, #21]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
4000304c:	e5d2e018 	ldrb	lr, [r2, #24]
40003050:	e089940a 	add	r9, r9, sl, lsl #8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003054:	e5d2c00d 	ldrb	ip, [r2, #13]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003058:	e5d23019 	ldrb	r3, [r2, #25]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
4000305c:	e0855801 	add	r5, r5, r1, lsl #16

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003060:	e0877c06 	add	r7, r7, r6, lsl #24
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003064:	e1a01002 	mov	r1, r2

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003068:	e089e80e 	add	lr, r9, lr, lsl #16
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
4000306c:	e085cc0c 	add	ip, r5, ip, lsl #24
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003070:	e0874087 	add	r4, r7, r7, lsl #1

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003074:	e08eac03 	add	sl, lr, r3, lsl #24
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003078:	e08c9002 	add	r9, ip, r2
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
4000307c:	e50b4034 	str	r4, [fp, #-52]	; 0xffffffcc
40003080:	e264c000 	rsb	ip, r4, #0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003084:	e58da000 	str	sl, [sp]
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003088:	e20cc003 	and	ip, ip, #3

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
4000308c:	e1a02009 	mov	r2, r9
40003090:	e1a03007 	mov	r3, r7
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003094:	e50bc030 	str	ip, [fp, #-48]	; 0xffffffd0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003098:	eb000800 	bl	400050a0 <Uart1_Printf>

	for(yy=(h-1);yy>=0;yy--)
4000309c:	e25aa001 	subs	sl, sl, #1
400030a0:	4a000024 	bmi	40003138 <Lcd_Draw_BMP_File_24bpp+0x13c>
400030a4:	e30749a8 	movw	r4, #31144	; 0x79a8
400030a8:	e3444001 	movt	r4, #16385	; 0x4001
	{
		for(xx=0;xx<w;xx++)
400030ac:	e3570000 	cmp	r7, #0
400030b0:	0a00001c 	beq	40003128 <Lcd_Draw_BMP_File_24bpp+0x12c>
400030b4:	e51b0038 	ldr	r0, [fp, #-56]	; 0xffffffc8
400030b8:	e1a03009 	mov	r3, r9
400030bc:	e3a02000 	mov	r2, #0
400030c0:	e50b903c 	str	r9, [fp, #-60]	; 0xffffffc4
400030c4:	e08a6000 	add	r6, sl, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400030c8:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
400030cc:	e082c008 	add	ip, r2, r8

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
400030d0:	e5d31001 	ldrb	r1, [r3, #1]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
400030d4:	e2822001 	add	r2, r2, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
400030d8:	e5d30000 	ldrb	r0, [r3]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
400030dc:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400030e0:	e5949000 	ldr	r9, [r4]
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
400030e4:	e2833003 	add	r3, r3, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400030e8:	e0845285 	add	r5, r4, r5, lsl #5

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
400030ec:	e20110fc 	and	r1, r1, #252	; 0xfc
400030f0:	e1a01181 	lsl	r1, r1, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400030f4:	e5955014 	ldr	r5, [r5, #20]

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
400030f8:	e08111a0 	add	r1, r1, r0, lsr #3
400030fc:	e5530001 	ldrb	r0, [r3, #-1]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003100:	e02cc695 	mla	ip, r5, r6, ip

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003104:	e20000f8 	and	r0, r0, #248	; 0xf8
40003108:	e0811400 	add	r1, r1, r0, lsl #8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000310c:	e1a0c08c 	lsl	ip, ip, #1
	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
40003110:	e6ff1071 	uxth	r1, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003114:	e18910bc 	strh	r1, [r9, ip]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003118:	1affffea 	bne	400030c8 <Lcd_Draw_BMP_File_24bpp+0xcc>
4000311c:	e51b903c 	ldr	r9, [fp, #-60]	; 0xffffffc4
40003120:	e51b0034 	ldr	r0, [fp, #-52]	; 0xffffffcc
40003124:	e0899000 	add	r9, r9, r0
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003128:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
4000312c:	e25aa001 	subs	sl, sl, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003130:	e0899003 	add	r9, r9, r3

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40003134:	5affffdc 	bpl	400030ac <Lcd_Draw_BMP_File_24bpp+0xb0>
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
	}
}
40003138:	e24bd028 	sub	sp, fp, #40	; 0x28
4000313c:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}

40003140 <Lcd_Han_Putch>:

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003140:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003144:	e24dd05c 	sub	sp, sp, #92	; 0x5c
40003148:	e59dc078 	ldr	ip, [sp, #120]	; 0x78
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
4000314c:	e3a0805e 	mov	r8, #94	; 0x5e
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003150:	e30e4600 	movw	r4, #58880	; 0xe600

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003154:	e1a09001 	mov	r9, r1
40003158:	e58d2014 	str	r2, [sp, #20]
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000315c:	e3444000 	movt	r4, #16384	; 0x4000
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
40003160:	e7e7645c 	ubfx	r6, ip, #8, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003164:	e5941004 	ldr	r1, [r4, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
40003168:	e6efc07c 	uxtb	ip, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
4000316c:	e58d002c 	str	r0, [sp, #44]	; 0x2c
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003170:	e5940000 	ldr	r0, [r4]

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003174:	e30275f0 	movw	r7, #9712	; 0x25f0
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003178:	e24ccdee 	sub	ip, ip, #15232	; 0x3b80

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
4000317c:	e58d3018 	str	r3, [sp, #24]
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003180:	e24cc03f 	sub	ip, ip, #63	; 0x3f

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003184:	e3447001 	movt	r7, #16385	; 0x4001
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003188:	e022c698 	mla	r2, r8, r6, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
4000318c:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40003190:	e59d6080 	ldr	r6, [sp, #128]	; 0x80
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003194:	e28d5030 	add	r5, sp, #48	; 0x30
40003198:	e8a50003 	stmia	r5!, {r0, r1}

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
4000319c:	e0844082 	add	r4, r4, r2, lsl #1
400031a0:	e5d42008 	ldrb	r2, [r4, #8]
	middle = *(HanTable+offset*2+1);
400031a4:	e5d43009 	ldrb	r3, [r4, #9]
	data   = (int)((first<<8)+middle);
400031a8:	e0833402 	add	r3, r3, r2, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
400031ac:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400031b0:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
400031b4:	e0872002 	add	r2, r7, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
400031b8:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
400031bc:	e5d28558 	ldrb	r8, [r2, #1368]	; 0x558

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400031c0:	e0871001 	add	r1, r7, r1
	middle = _middle[(data>>5)&31];
400031c4:	e0872003 	add	r2, r7, r3

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400031c8:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
400031cc:	e5d21538 	ldrb	r1, [r2, #1336]	; 0x538
	last   = _last[(data)&31];

	if(last==0)
400031d0:	e3580000 	cmp	r8, #0
400031d4:	1a000097 	bne	40003438 <Lcd_Han_Putch+0x2f8>
	{
		offset=(unsigned)(cho[middle]*640);
400031d8:	e30625e0 	movw	r2, #26080	; 0x65e0
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
400031dc:	e3530001 	cmp	r3, #1
400031e0:	13530018 	cmpne	r3, #24
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
400031e4:	e3442001 	movt	r2, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
400031e8:	13a04d5b 	movne	r4, #5824	; 0x16c0
400031ec:	03a04b05 	moveq	r4, #5120	; 0x1400
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
400031f0:	e0820001 	add	r0, r2, r1
400031f4:	e0841281 	add	r1, r4, r1, lsl #5
400031f8:	e5500d70 	ldrb	r0, [r0, #-3440]	; 0xfffff290
400031fc:	e2872e57 	add	r2, r7, #1392	; 0x570
40003200:	e2822008 	add	r2, r2, #8
40003204:	e28da038 	add	sl, sp, #56	; 0x38
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003208:	e0822001 	add	r2, r2, r1
4000320c:	e1a0400a 	mov	r4, sl
40003210:	e0800100 	add	r0, r0, r0, lsl #2
40003214:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
40003218:	e0875380 	add	r5, r7, r0, lsl #7
4000321c:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40003220:	e0855283 	add	r5, r5, r3, lsl #5
40003224:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578
40003228:	e5951004 	ldr	r1, [r5, #4]
4000322c:	e5952008 	ldr	r2, [r5, #8]
40003230:	e595300c 	ldr	r3, [r5, #12]
40003234:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003238:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
4000323c:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40003240:	e5950010 	ldr	r0, [r5, #16]
40003244:	e5951014 	ldr	r1, [r5, #20]
40003248:	e5952018 	ldr	r2, [r5, #24]
4000324c:	e595301c 	ldr	r3, [r5, #28]
40003250:	f26221f6 	vorr	q9, q9, q11
40003254:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
40003258:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
4000325c:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003260:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
40003264:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
40003268:	f26001f4 	vorr	q8, q8, q10
4000326c:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
40003270:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
40003274:	e28d4037 	add	r4, sp, #55	; 0x37
40003278:	e30739a8 	movw	r3, #31144	; 0x79a8
4000327c:	e1a0218c 	lsl	r2, ip, #3
40003280:	e58d4000 	str	r4, [sp]
40003284:	e3443001 	movt	r3, #16385	; 0x4001
40003288:	e58da028 	str	sl, [sp, #40]	; 0x28
4000328c:	e1a0400a 	mov	r4, sl
40003290:	e28d1058 	add	r1, sp, #88	; 0x58
40003294:	e58d9010 	str	r9, [sp, #16]
40003298:	e58d1004 	str	r1, [sp, #4]
4000329c:	e58d201c 	str	r2, [sp, #28]
400032a0:	e59d2028 	ldr	r2, [sp, #40]	; 0x28
400032a4:	e28d102f 	add	r1, sp, #47	; 0x2f
400032a8:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
400032ac:	e5d44000 	ldrb	r4, [r4]
400032b0:	e5d22001 	ldrb	r2, [r2, #1]
400032b4:	e58d100c 	str	r1, [sp, #12]
400032b8:	e58d4020 	str	r4, [sp, #32]
400032bc:	e58d2024 	str	r2, [sp, #36]	; 0x24

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400032c0:	e5f1a001 	ldrb	sl, [r1, #1]!
400032c4:	e59d2020 	ldr	r2, [sp, #32]
400032c8:	e59d8018 	ldr	r8, [sp, #24]
400032cc:	e59d4014 	ldr	r4, [sp, #20]
400032d0:	e11a0002 	tst	sl, r2
400032d4:	e58d100c 	str	r1, [sp, #12]
400032d8:	11a08004 	movne	r8, r4
			for(cy=0; cy<zy; cy++)
400032dc:	e3560000 	cmp	r6, #0
400032e0:	da00001d 	ble	4000335c <Lcd_Han_Putch+0x21c>
400032e4:	e58da008 	str	sl, [sp, #8]
400032e8:	e3a07000 	mov	r7, #0
400032ec:	e59da010 	ldr	sl, [sp, #16]
400032f0:	e6ff8078 	uxth	r8, r8
400032f4:	e1a09007 	mov	r9, r7
			{
				for(cx=0; cx<zx; cx++)
400032f8:	e35c0000 	cmp	ip, #0
400032fc:	da00000f 	ble	40003340 <Lcd_Han_Putch+0x200>
40003300:	e3a01000 	mov	r1, #0
40003304:	e087700a 	add	r7, r7, sl
40003308:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000330c:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003310:	e0810005 	add	r0, r1, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003314:	e2822001 	add	r2, r2, #1
40003318:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000331c:	e0834284 	add	r4, r3, r4, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003320:	e152000c 	cmp	r2, ip
40003324:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003328:	e5944014 	ldr	r4, [r4, #20]
4000332c:	e0200794 	mla	r0, r4, r7, r0
40003330:	e5934000 	ldr	r4, [r3]
40003334:	e1a00080 	lsl	r0, r0, #1
40003338:	e18480b0 	strh	r8, [r4, r0]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000333c:	bafffff2 	blt	4000330c <Lcd_Han_Putch+0x1cc>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003340:	e2899001 	add	r9, r9, #1
40003344:	e6ef9079 	uxtb	r9, r9
40003348:	e1590006 	cmp	r9, r6
4000334c:	e1a07009 	mov	r7, r9
40003350:	baffffe8 	blt	400032f8 <Lcd_Han_Putch+0x1b8>
40003354:	e59da008 	ldr	sl, [sp, #8]
40003358:	e59d4014 	ldr	r4, [sp, #20]
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
4000335c:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
40003360:	e59d9018 	ldr	r9, [sp, #24]
40003364:	e11a0001 	tst	sl, r1
40003368:	11a09004 	movne	r9, r4
			for(cy=0; cy<zy; cy++)
4000336c:	e3560000 	cmp	r6, #0
40003370:	da00001f 	ble	400033f4 <Lcd_Han_Putch+0x2b4>
40003374:	e59d101c 	ldr	r1, [sp, #28]
40003378:	e3a07000 	mov	r7, #0
4000337c:	e1a0a007 	mov	sl, r7
40003380:	e58d5008 	str	r5, [sp, #8]
40003384:	e6ff9079 	uxth	r9, r9
40003388:	e0858001 	add	r8, r5, r1
4000338c:	e1a05007 	mov	r5, r7
40003390:	e59d7010 	ldr	r7, [sp, #16]
			{
				for(cx=0; cx<zx; cx++)
40003394:	e35c0000 	cmp	ip, #0
40003398:	da00000f 	ble	400033dc <Lcd_Han_Putch+0x29c>
4000339c:	e3a01000 	mov	r1, #0
400033a0:	e0855007 	add	r5, r5, r7
400033a4:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400033a8:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
400033ac:	e0810008 	add	r0, r1, r8
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400033b0:	e2822001 	add	r2, r2, #1
400033b4:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400033b8:	e0834284 	add	r4, r3, r4, lsl #5
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400033bc:	e15c0002 	cmp	ip, r2
400033c0:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400033c4:	e5944014 	ldr	r4, [r4, #20]
400033c8:	e0200594 	mla	r0, r4, r5, r0
400033cc:	e5934000 	ldr	r4, [r3]
400033d0:	e1a00080 	lsl	r0, r0, #1
400033d4:	e18490b0 	strh	r9, [r4, r0]
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400033d8:	cafffff2 	bgt	400033a8 <Lcd_Han_Putch+0x268>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
400033dc:	e28aa001 	add	sl, sl, #1
400033e0:	e6efa07a 	uxtb	sl, sl
400033e4:	e156000a 	cmp	r6, sl
400033e8:	e1a0500a 	mov	r5, sl
400033ec:	caffffe8 	bgt	40003394 <Lcd_Han_Putch+0x254>
400033f0:	e59d5008 	ldr	r5, [sp, #8]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400033f4:	e59d100c 	ldr	r1, [sp, #12]
400033f8:	e085500c 	add	r5, r5, ip
400033fc:	e59d2000 	ldr	r2, [sp]
40003400:	e1510002 	cmp	r1, r2
40003404:	1affffad 	bne	400032c0 <Lcd_Han_Putch+0x180>
40003408:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
4000340c:	e59d2004 	ldr	r2, [sp, #4]
40003410:	e59d1010 	ldr	r1, [sp, #16]
40003414:	e2844002 	add	r4, r4, #2
40003418:	e1540002 	cmp	r4, r2
4000341c:	e58d4028 	str	r4, [sp, #40]	; 0x28
40003420:	e0811006 	add	r1, r1, r6
40003424:	e58d1010 	str	r1, [sp, #16]
40003428:	1affff9c 	bne	400032a0 <Lcd_Han_Putch+0x160>
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
4000342c:	e28dd05c 	add	sp, sp, #92	; 0x5c
40003430:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003434:	e12fff1e 	bx	lr
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003438:	e30605e0 	movw	r0, #26080	; 0x65e0
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
4000343c:	e3530001 	cmp	r3, #1
40003440:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003444:	e3440001 	movt	r0, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003448:	13a04d71 	movne	r4, #7232	; 0x1c40
4000344c:	03a04d66 	moveq	r4, #6528	; 0x1980
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003450:	e0800001 	add	r0, r0, r1
40003454:	e1a08288 	lsl	r8, r8, #5
40003458:	e5505d58 	ldrb	r5, [r0, #-3416]	; 0xfffff2a8
4000345c:	e2872e57 	add	r2, r7, #1392	; 0x570
		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
40003460:	e5500d40 	ldrb	r0, [r0, #-3392]	; 0xfffff2c0
40003464:	e0841281 	add	r1, r4, r1, lsl #5
40003468:	e2822008 	add	r2, r2, #8
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
4000346c:	e0821001 	add	r1, r2, r1
40003470:	e28da038 	add	sl, sp, #56	; 0x38
40003474:	e0855105 	add	r5, r5, r5, lsl #2
40003478:	e1a0400a 	mov	r4, sl
4000347c:	e0600180 	rsb	r0, r0, r0, lsl #3
40003480:	f461aa0d 	vld1.8	{d26-d27}, [r1]!
40003484:	e0875385 	add	r5, r7, r5, lsl #7
40003488:	e0880380 	add	r0, r8, r0, lsl #7
4000348c:	f4618a0f 	vld1.8	{d24-d25}, [r1]
40003490:	e0855283 	add	r5, r5, r3, lsl #5
40003494:	e0822000 	add	r2, r2, r0
40003498:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
4000349c:	e2827c1f 	add	r7, r2, #7936	; 0x1f00
400034a0:	e2828c1f 	add	r8, r2, #7936	; 0x1f00
400034a4:	e2877010 	add	r7, r7, #16
400034a8:	e5951004 	ldr	r1, [r5, #4]
400034ac:	e5952008 	ldr	r2, [r5, #8]
400034b0:	e595300c 	ldr	r3, [r5, #12]
400034b4:	f4674a0f 	vld1.8	{d20-d21}, [r7]
400034b8:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400034bc:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
400034c0:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
400034c4:	e5950010 	ldr	r0, [r5, #16]
400034c8:	e5951014 	ldr	r1, [r5, #20]
400034cc:	e5952018 	ldr	r2, [r5, #24]
400034d0:	e595301c 	ldr	r3, [r5, #28]
400034d4:	f26221fa 	vorr	q9, q9, q13

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400034d8:	f4686a0f 	vld1.8	{d22-d23}, [r8]
400034dc:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400034e0:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
400034e4:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
400034e8:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400034ec:	f26221f6 	vorr	q9, q9, q11
400034f0:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
400034f4:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
400034f8:	f26001f4 	vorr	q8, q8, q10
400034fc:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
40003500:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
40003504:	eaffff5a 	b	40003274 <Lcd_Han_Putch+0x134>

40003508 <Lcd_Eng_Putch>:
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003508:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
4000350c:	e24dd04c 	sub	sp, sp, #76	; 0x4c
40003510:	e59d6068 	ldr	r6, [sp, #104]	; 0x68
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003514:	e30e4600 	movw	r4, #58880	; 0xe600
40003518:	e3444000 	movt	r4, #16384	; 0x4000
4000351c:	e30655e0 	movw	r5, #26080	; 0x65e0
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003520:	e1a0c001 	mov	ip, r1
40003524:	e3445001 	movt	r5, #16385	; 0x4001
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003528:	e5941004 	ldr	r1, [r4, #4]
4000352c:	e28d7027 	add	r7, sp, #39	; 0x27
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003530:	e58d001c 	str	r0, [sp, #28]
40003534:	e0856206 	add	r6, r5, r6, lsl #4
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003538:	e5940000 	ldr	r0, [r4]
4000353c:	e28d5020 	add	r5, sp, #32
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003540:	e58d2010 	str	r2, [sp, #16]
40003544:	e1a0900c 	mov	r9, ip
40003548:	e58d3014 	str	r3, [sp, #20]
4000354c:	e307c9a8 	movw	ip, #31144	; 0x79a8
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003550:	e8a50003 	stmia	r5!, {r0, r1}
40003554:	e28d5028 	add	r5, sp, #40	; 0x28
40003558:	e5360d28 	ldr	r0, [r6, #-3368]!	; 0xfffff2d8
4000355c:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003560:	e59d406c 	ldr	r4, [sp, #108]	; 0x6c
40003564:	e59da070 	ldr	sl, [sp, #112]	; 0x70
40003568:	e5961004 	ldr	r1, [r6, #4]
4000356c:	e5962008 	ldr	r2, [r6, #8]
40003570:	e596300c 	ldr	r3, [r6, #12]
40003574:	e58d7000 	str	r7, [sp]
40003578:	e58d7018 	str	r7, [sp, #24]
4000357c:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
40003580:	e5960010 	ldr	r0, [r6, #16]
40003584:	e5961014 	ldr	r1, [r6, #20]
40003588:	e5962018 	ldr	r2, [r6, #24]
4000358c:	e596301c 	ldr	r3, [r6, #28]
40003590:	e28d6037 	add	r6, sp, #55	; 0x37
40003594:	e58d6004 	str	r6, [sp, #4]
40003598:	e1a06007 	mov	r6, r7
4000359c:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
400035a0:	e28d701f 	add	r7, sp, #31
400035a4:	e5f60001 	ldrb	r0, [r6, #1]!
400035a8:	e58d7008 	str	r7, [sp, #8]
400035ac:	e58d6018 	str	r6, [sp, #24]
400035b0:	e59d601c 	ldr	r6, [sp, #28]
400035b4:	e58d000c 	str	r0, [sp, #12]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400035b8:	e59d7008 	ldr	r7, [sp, #8]
400035bc:	e59d000c 	ldr	r0, [sp, #12]
400035c0:	e59d2010 	ldr	r2, [sp, #16]
400035c4:	e5f73001 	ldrb	r3, [r7, #1]!
400035c8:	e58d7008 	str	r7, [sp, #8]
400035cc:	e1100003 	tst	r0, r3
400035d0:	e59d7014 	ldr	r7, [sp, #20]
400035d4:	11a07002 	movne	r7, r2
			for(cy=0; cy<zy; cy++)
400035d8:	e35a0000 	cmp	sl, #0
400035dc:	da000019 	ble	40003648 <Lcd_Eng_Putch+0x140>
400035e0:	e3a05000 	mov	r5, #0
400035e4:	e6ff7077 	uxth	r7, r7
400035e8:	e1a08005 	mov	r8, r5
			{
				for(cx=0; cx<zx; cx++)
400035ec:	e3540000 	cmp	r4, #0
400035f0:	da00000f 	ble	40003634 <Lcd_Eng_Putch+0x12c>
400035f4:	e3a02000 	mov	r2, #0
400035f8:	e0855009 	add	r5, r5, r9
400035fc:	e1a03002 	mov	r3, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003600:	e59c00a4 	ldr	r0, [ip, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003604:	e0821006 	add	r1, r2, r6
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003608:	e2833001 	add	r3, r3, #1
4000360c:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003610:	e08c0280 	add	r0, ip, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003614:	e1530004 	cmp	r3, r4
40003618:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000361c:	e5900014 	ldr	r0, [r0, #20]
40003620:	e0211590 	mla	r1, r0, r5, r1
40003624:	e59c0000 	ldr	r0, [ip]
40003628:	e1a01081 	lsl	r1, r1, #1
4000362c:	e18070b1 	strh	r7, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003630:	bafffff2 	blt	40003600 <Lcd_Eng_Putch+0xf8>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003634:	e2888001 	add	r8, r8, #1
40003638:	e6ef8078 	uxtb	r8, r8
4000363c:	e158000a 	cmp	r8, sl
40003640:	e1a05008 	mov	r5, r8
40003644:	baffffe8 	blt	400035ec <Lcd_Eng_Putch+0xe4>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003648:	e59d2008 	ldr	r2, [sp, #8]
4000364c:	e0866004 	add	r6, r6, r4
40003650:	e59d7000 	ldr	r7, [sp]
40003654:	e1520007 	cmp	r2, r7
40003658:	1affffd6 	bne	400035b8 <Lcd_Eng_Putch+0xb0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
4000365c:	e59d6018 	ldr	r6, [sp, #24]
40003660:	e089900a 	add	r9, r9, sl
40003664:	e59d7004 	ldr	r7, [sp, #4]
40003668:	e1560007 	cmp	r6, r7
4000366c:	1affffcb 	bne	400035a0 <Lcd_Eng_Putch+0x98>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
40003670:	e28dd04c 	add	sp, sp, #76	; 0x4c
40003674:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003678:	e12fff1e 	bx	lr

4000367c <Lcd_Puts>:

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
4000367c:	e1a0c00d 	mov	ip, sp
40003680:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003684:	e24cb004 	sub	fp, ip, #4
40003688:	e24dd074 	sub	sp, sp, #116	; 0x74
4000368c:	e30749a8 	movw	r4, #31144	; 0x79a8
40003690:	e3444001 	movt	r4, #16385	; 0x4001
40003694:	e59ba008 	ldr	sl, [fp, #8]
40003698:	e59b600c 	ldr	r6, [fp, #12]
4000369c:	e50b0070 	str	r0, [fp, #-112]	; 0xffffff90
400036a0:	e50b1080 	str	r1, [fp, #-128]	; 0xffffff80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400036a4:	e1a0520a 	lsl	r5, sl, #4
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400036a8:	e1a0c18a 	lsl	ip, sl, #3
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
400036ac:	e50b2064 	str	r2, [fp, #-100]	; 0xffffff9c
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400036b0:	e50b5088 	str	r5, [fp, #-136]	; 0xffffff78
400036b4:	e1a09006 	mov	r9, r6
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400036b8:	e50bc08c 	str	ip, [fp, #-140]	; 0xffffff74
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400036bc:	e30ec600 	movw	ip, #58880	; 0xe600
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
400036c0:	e59b5004 	ldr	r5, [fp, #4]
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400036c4:	e344c000 	movt	ip, #16384	; 0x4000
400036c8:	e50bc074 	str	ip, [fp, #-116]	; 0xffffff8c
400036cc:	e306c5e0 	movw	ip, #26080	; 0x65e0
400036d0:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
400036d4:	e50b3068 	str	r3, [fp, #-104]	; 0xffffff98
400036d8:	e50bc07c 	str	ip, [fp, #-124]	; 0xffffff84
     unsigned data;

     while(*str)
400036dc:	e5d53000 	ldrb	r3, [r5]
400036e0:	e3530000 	cmp	r3, #0
400036e4:	0a000015 	beq	40003740 <Lcd_Puts+0xc4>
     {
        data=*str++;
        if(data>=128)
400036e8:	e353007f 	cmp	r3, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400036ec:	e285c001 	add	ip, r5, #1
400036f0:	e50bc084 	str	ip, [fp, #-132]	; 0xffffff7c
        if(data>=128)
400036f4:	9a000013 	bls	40003748 <Lcd_Puts+0xcc>
        {
             data*=256;
             data|=*str++;
400036f8:	e5d5c001 	ldrb	ip, [r5, #1]
400036fc:	e2856002 	add	r6, r5, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003700:	e51b0070 	ldr	r0, [fp, #-112]	; 0xffffff90
             x+=zx*16;
40003704:	e51be088 	ldr	lr, [fp, #-136]	; 0xffffff78
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003708:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
4000370c:	e18cc403 	orr	ip, ip, r3, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003710:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
40003714:	e080500e 	add	r5, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003718:	e51b3068 	ldr	r3, [fp, #-104]	; 0xffffff98
             x+=zx*16;
4000371c:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003720:	e1a05006 	mov	r5, r6
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003724:	e51b1080 	ldr	r1, [fp, #-128]	; 0xffffff80
40003728:	e51b2064 	ldr	r2, [fp, #-100]	; 0xffffff9c
4000372c:	e58dc000 	str	ip, [sp]
40003730:	ebfffe82 	bl	40003140 <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003734:	e5d53000 	ldrb	r3, [r5]
40003738:	e3530000 	cmp	r3, #0
4000373c:	1affffe9 	bne	400036e8 <Lcd_Puts+0x6c>
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
        }
     }
}
40003740:	e24bd028 	sub	sp, fp, #40	; 0x28
40003744:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
40003748:	e51bc07c 	ldr	ip, [fp, #-124]	; 0xffffff84
4000374c:	e24b204d 	sub	r2, fp, #77	; 0x4d
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003750:	e51b5074 	ldr	r5, [fp, #-116]	; 0xffffff8c
40003754:	e50b2078 	str	r2, [fp, #-120]	; 0xffffff88
40003758:	e50b205c 	str	r2, [fp, #-92]	; 0xffffffa4
4000375c:	e5950000 	ldr	r0, [r5]
40003760:	e08c5203 	add	r5, ip, r3, lsl #4
40003764:	e51bc074 	ldr	ip, [fp, #-116]	; 0xffffff8c
40003768:	e24b3054 	sub	r3, fp, #84	; 0x54
4000376c:	e51b8080 	ldr	r8, [fp, #-128]	; 0xffffff80
40003770:	e59c1004 	ldr	r1, [ip, #4]
40003774:	e24bc04c 	sub	ip, fp, #76	; 0x4c
40003778:	e8a30003 	stmia	r3!, {r0, r1}
4000377c:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40003780:	e5951004 	ldr	r1, [r5, #4]
40003784:	e5952008 	ldr	r2, [r5, #8]
40003788:	e595300c 	ldr	r3, [r5, #12]
4000378c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003790:	e5950010 	ldr	r0, [r5, #16]
40003794:	e5951014 	ldr	r1, [r5, #20]
40003798:	e5952018 	ldr	r2, [r5, #24]
4000379c:	e595301c 	ldr	r3, [r5, #28]
400037a0:	e24b503d 	sub	r5, fp, #61	; 0x3d
400037a4:	e50b5058 	str	r5, [fp, #-88]	; 0xffffffa8
400037a8:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
400037ac:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400037b0:	e24bc055 	sub	ip, fp, #85	; 0x55
400037b4:	e5f50001 	ldrb	r0, [r5, #1]!
400037b8:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
400037bc:	e50b5078 	str	r5, [fp, #-120]	; 0xffffff88
400037c0:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
400037c4:	e50b006c 	str	r0, [fp, #-108]	; 0xffffff94

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400037c8:	e51bc060 	ldr	ip, [fp, #-96]	; 0xffffffa0
400037cc:	e51b006c 	ldr	r0, [fp, #-108]	; 0xffffff94
400037d0:	e51b6068 	ldr	r6, [fp, #-104]	; 0xffffff98
400037d4:	e5fc3001 	ldrb	r3, [ip, #1]!
400037d8:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
400037dc:	e1100003 	tst	r0, r3
400037e0:	e51bc064 	ldr	ip, [fp, #-100]	; 0xffffff9c
400037e4:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
400037e8:	e3590000 	cmp	r9, #0
400037ec:	da000019 	ble	40003858 <Lcd_Puts+0x1dc>
400037f0:	e3a07000 	mov	r7, #0
400037f4:	e6ff6076 	uxth	r6, r6
400037f8:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
400037fc:	e35a0000 	cmp	sl, #0
40003800:	da00000f 	ble	40003844 <Lcd_Puts+0x1c8>
40003804:	e3a03000 	mov	r3, #0
40003808:	e08cc008 	add	ip, ip, r8
4000380c:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003810:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003814:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003818:	e2833001 	add	r3, r3, #1
4000381c:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003820:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003824:	e15a0003 	cmp	sl, r3
40003828:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000382c:	e5900014 	ldr	r0, [r0, #20]
40003830:	e0211c90 	mla	r1, r0, ip, r1
40003834:	e5940000 	ldr	r0, [r4]
40003838:	e1a01081 	lsl	r1, r1, #1
4000383c:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003840:	cafffff2 	bgt	40003810 <Lcd_Puts+0x194>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003844:	e2877001 	add	r7, r7, #1
40003848:	e6ef7077 	uxtb	r7, r7
4000384c:	e1590007 	cmp	r9, r7
40003850:	e1a0c007 	mov	ip, r7
40003854:	caffffe8 	bgt	400037fc <Lcd_Puts+0x180>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003858:	e51b2060 	ldr	r2, [fp, #-96]	; 0xffffffa0
4000385c:	e085500a 	add	r5, r5, sl
40003860:	e51bc05c 	ldr	ip, [fp, #-92]	; 0xffffffa4
40003864:	e152000c 	cmp	r2, ip
40003868:	1affffd6 	bne	400037c8 <Lcd_Puts+0x14c>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
4000386c:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
40003870:	e0888009 	add	r8, r8, r9
40003874:	e51bc058 	ldr	ip, [fp, #-88]	; 0xffffffa8
40003878:	e155000c 	cmp	r5, ip
4000387c:	1affffcb 	bne	400037b0 <Lcd_Puts+0x134>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003880:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
40003884:	e51bc08c 	ldr	ip, [fp, #-140]	; 0xffffff74
40003888:	e085500c 	add	r5, r5, ip
4000388c:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003890:	e51b5084 	ldr	r5, [fp, #-132]	; 0xffffff7c
40003894:	eaffff90 	b	400036dc <Lcd_Puts+0x60>

40003898 <Lcd_Draw_Bar>:
void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
     int i, j;
     int xx1, yy1, xx2, yy2;

     if(x1<x2)
40003898:	e1500002 	cmp	r0, r2
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
4000389c:	e92d01f0 	push	{r4, r5, r6, r7, r8}
400038a0:	a1a0c000 	movge	ip, r0
400038a4:	a1a00002 	movge	r0, r2
400038a8:	a1a0200c 	movge	r2, ip
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
400038ac:	e1510003 	cmp	r1, r3
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
400038b0:	e59d8014 	ldr	r8, [sp, #20]
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
400038b4:	a1a0c001 	movge	ip, r1
400038b8:	a1a01003 	movge	r1, r3
400038bc:	a1a0300c 	movge	r3, ip
400038c0:	e30749a8 	movw	r4, #31144	; 0x79a8
400038c4:	e6ff8078 	uxth	r8, r8
400038c8:	e3444001 	movt	r4, #16385	; 0x4001
400038cc:	e2827001 	add	r7, r2, #1
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
400038d0:	e1500002 	cmp	r0, r2
400038d4:	ca00000a 	bgt	40003904 <Lcd_Draw_Bar+0x6c>
400038d8:	e1a0c000 	mov	ip, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400038dc:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
400038e0:	e5946000 	ldr	r6, [r4]
400038e4:	e0845285 	add	r5, r4, r5, lsl #5
400038e8:	e5955014 	ldr	r5, [r5, #20]
400038ec:	e025c195 	mla	r5, r5, r1, ip
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
400038f0:	e28cc001 	add	ip, ip, #1
400038f4:	e15c0007 	cmp	ip, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400038f8:	e1a05085 	lsl	r5, r5, #1
400038fc:	e18680b5 	strh	r8, [r6, r5]
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40003900:	1afffff5 	bne	400038dc <Lcd_Draw_Bar+0x44>
     {
     	yy1=y2;
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
40003904:	e2811001 	add	r1, r1, #1
40003908:	e1510003 	cmp	r1, r3
4000390c:	daffffef 	ble	400038d0 <Lcd_Draw_Bar+0x38>
         for(j=xx1;j<=xx2;j++)
         {
             Lcd_Put_Pixel(j,i,color);
         }
     }
}
40003910:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
40003914:	e12fff1e 	bx	lr

40003918 <Lcd_Draw_Line>:

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
40003918:	e061c003 	rsb	ip, r1, r3
         }
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
4000391c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
40003920:	ee07ca90 	vmov	s15, ip
40003924:	e060c002 	rsb	ip, r0, r2
40003928:	eef84be7 	vcvt.f64.s32	d20, s15
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
4000392c:	ee071a90 	vmov	s15, r1
40003930:	eef80be7 	vcvt.f64.s32	d16, s15
	double dy=y2-y1, dx=x2-x1;
40003934:	ee07ca90 	vmov	s15, ip
40003938:	eef85be7 	vcvt.f64.s32	d21, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
4000393c:	eef54bc0 	vcmpe.f64	d20, #0.0
40003940:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003944:	bef12b64 	vneglt.f64	d18, d20
40003948:	eef55bc0 	vcmpe.f64	d21, #0.0
4000394c:	aef02b64 	vmovge.f64	d18, d20
40003950:	eef1fa10 	vmrs	APSR_nzcv, fpscr
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
40003954:	ee070a90 	vmov	s15, r0
40003958:	eef81be7 	vcvt.f64.s32	d17, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
4000395c:	ba000004 	blt	40003974 <Lcd_Draw_Line+0x5c>
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
40003960:	eef45be2 	vcmpe.f64	d21, d18
40003964:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003968:	da000005 	ble	40003984 <Lcd_Draw_Line+0x6c>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
4000396c:	eef06b65 	vmov.f64	d22, d21
40003970:	ea000032 	b	40003a40 <Lcd_Draw_Line+0x128>
40003974:	eef13b65 	vneg.f64	d19, d21
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
40003978:	eef42be3 	vcmpe.f64	d18, d19
4000397c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003980:	4a00002a 	bmi	40003a30 <Lcd_Draw_Line+0x118>
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40003984:	eef54bc0 	vcmpe.f64	d20, #0.0
40003988:	eef1fa10 	vmrs	APSR_nzcv, fpscr
4000398c:	cef73b00 	vmovgt.f64	d19, #112	; 0x70
40003990:	da00004a 	ble	40003ac0 <Lcd_Draw_Line+0x1a8>
		ex = dx / absf(dy);

		while(y!=y2)
40003994:	ee073a90 	vmov	s15, r3
40003998:	e30739a8 	movw	r3, #31144	; 0x79a8
4000399c:	eef82be7 	vcvt.f64.s32	d18, s15
400039a0:	e3443001 	movt	r3, #16385	; 0x4001
400039a4:	e59d2004 	ldr	r2, [sp, #4]
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);
400039a8:	eec54ba4 	vdiv.f64	d20, d21, d20

		while(y!=y2)
400039ac:	eef40b62 	vcmp.f64	d16, d18
400039b0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400039b4:	e6ff4072 	uxth	r4, r2
400039b8:	0a00000f 	beq	400039fc <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400039bc:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039c0:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
400039c4:	ee700ba3 	vadd.f64	d16, d16, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039c8:	e5931000 	ldr	r1, [r3]
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400039cc:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039d0:	e0830280 	add	r0, r3, r0, lsl #5
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400039d4:	eefd7be1 	vcvt.s32.f64	s15, d17
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
400039d8:	eef40b62 	vcmp.f64	d16, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039dc:	e5900014 	ldr	r0, [r0, #20]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
400039e0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400039e4:	ee172a90 	vmov	r2, s15
			y += ey;
			x += ex;
400039e8:	ee711ba4 	vadd.f64	d17, d17, d20
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039ec:	e0222c90 	mla	r2, r0, ip, r2
400039f0:	e1a02082 	lsl	r2, r2, #1
400039f4:	e18140b2 	strh	r4, [r1, r2]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
400039f8:	1affffef 	bne	400039bc <Lcd_Draw_Line+0xa4>
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039fc:	e59310a4 	ldr	r1, [r3, #164]	; 0xa4
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003a00:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a04:	e5932000 	ldr	r2, [r3]
40003a08:	e0831281 	add	r1, r3, r1, lsl #5
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003a0c:	ee17ca90 	vmov	ip, s15
40003a10:	eefd7be1 	vcvt.s32.f64	s15, d17
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a14:	e5911014 	ldr	r1, [r1, #20]
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003a18:	ee170a90 	vmov	r0, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a1c:	e0230c91 	mla	r3, r1, ip, r0
40003a20:	e1a03083 	lsl	r3, r3, #1
40003a24:	e18240b3 	strh	r4, [r2, r3]
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}
40003a28:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40003a2c:	e12fff1e 	bx	lr
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003a30:	eef55bc0 	vcmpe.f64	d21, #0.0
40003a34:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003a38:	bef06b63 	vmovlt.f64	d22, d19
40003a3c:	aef06b65 	vmovge.f64	d22, d21
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003a40:	ee072a90 	vmov	s15, r2
40003a44:	e30739a8 	movw	r3, #31144	; 0x79a8
40003a48:	eef82be7 	vcvt.f64.s32	d18, s15
40003a4c:	e3443001 	movt	r3, #16385	; 0x4001
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
40003a50:	eef55bc0 	vcmpe.f64	d21, #0.0
40003a54:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40003a58:	e59d2004 	ldr	r2, [sp, #4]
40003a5c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003a60:	eef75b00 	vmov.f64	d21, #112	; 0x70

		while(x!=x2)
40003a64:	eef41b62 	vcmp.f64	d17, d18
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
40003a68:	cef03b65 	vmovgt.f64	d19, d21
40003a6c:	e6ff4072 	uxth	r4, r2

		while(x!=x2)
40003a70:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
40003a74:	eec44ba6 	vdiv.f64	d20, d20, d22
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003a78:	0affffdf 	beq	400039fc <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003a7c:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a80:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
40003a84:	e5931000 	ldr	r1, [r3]
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40003a88:	ee700ba4 	vadd.f64	d16, d16, d20
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003a8c:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a90:	e0830280 	add	r0, r3, r0, lsl #5
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003a94:	eefd7be1 	vcvt.s32.f64	s15, d17
			y += ey;
			x += ex;
40003a98:	ee711ba3 	vadd.f64	d17, d17, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a9c:	e5900014 	ldr	r0, [r0, #20]
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003aa0:	ee172a90 	vmov	r2, s15
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003aa4:	eef41b62 	vcmp.f64	d17, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003aa8:	e0222c90 	mla	r2, r0, ip, r2
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003aac:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003ab0:	e1a02082 	lsl	r2, r2, #1
40003ab4:	e18140b2 	strh	r4, [r1, r2]
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003ab8:	1affffef 	bne	40003a7c <Lcd_Draw_Line+0x164>
40003abc:	eaffffce 	b	400039fc <Lcd_Draw_Line+0xe4>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003ac0:	bef14b64 	vneglt.f64	d20, d20
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40003ac4:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40003ac8:	eaffffb1 	b	40003994 <Lcd_Draw_Line+0x7c>

40003acc <Lcd_Printf>:
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003acc:	e1a0c00d 	mov	ip, sp
40003ad0:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003ad4:	e24cb004 	sub	fp, ip, #4
40003ad8:	e24ddf5f 	sub	sp, sp, #380	; 0x17c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40003adc:	e28bc010 	add	ip, fp, #16
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003ae0:	e30665e0 	movw	r6, #26080	; 0x65e0
40003ae4:	e59ba004 	ldr	sl, [fp, #4]
40003ae8:	e30749a8 	movw	r4, #31144	; 0x79a8
40003aec:	e50b2164 	str	r2, [fp, #-356]	; 0xfffffe9c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003af0:	e1a0200c 	mov	r2, ip
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40003af4:	e50bc158 	str	ip, [fp, #-344]	; 0xfffffea8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003af8:	e30ec600 	movw	ip, #58880	; 0xe600
40003afc:	e344c000 	movt	ip, #16384	; 0x4000
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003b00:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40003b04:	e50b1184 	str	r1, [fp, #-388]	; 0xfffffe7c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003b08:	e24b0f4b 	sub	r0, fp, #300	; 0x12c
40003b0c:	e59b100c 	ldr	r1, [fp, #12]
40003b10:	e3444001 	movt	r4, #16385	; 0x4001
40003b14:	e50b6180 	str	r6, [fp, #-384]	; 0xfffffe80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003b18:	e1a0620a 	lsl	r6, sl, #4
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003b1c:	e50bc178 	str	ip, [fp, #-376]	; 0xfffffe88
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003b20:	e50b3168 	str	r3, [fp, #-360]	; 0xfffffe98
40003b24:	e59b9008 	ldr	r9, [fp, #8]
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003b28:	eb0008e7 	bl	40005ecc <vsprintf>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003b2c:	e1a0c18a 	lsl	ip, sl, #3
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003b30:	e50b618c 	str	r6, [fp, #-396]	; 0xfffffe74
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003b34:	e24b6f4b 	sub	r6, fp, #300	; 0x12c
40003b38:	e50bc190 	str	ip, [fp, #-400]	; 0xfffffe70
40003b3c:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40003b40:	e344c001 	movt	ip, #16385	; 0x4001
40003b44:	e50bc180 	str	ip, [fp, #-384]	; 0xfffffe80

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003b48:	e5d65000 	ldrb	r5, [r6]
40003b4c:	e3550000 	cmp	r5, #0
40003b50:	0a000014 	beq	40003ba8 <Lcd_Printf+0xdc>
     {
        data=*str++;
        if(data>=128)
40003b54:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003b58:	e286c001 	add	ip, r6, #1
40003b5c:	e50bc188 	str	ip, [fp, #-392]	; 0xfffffe78
        if(data>=128)
40003b60:	9a000012 	bls	40003bb0 <Lcd_Printf+0xe4>
        {
             data*=256;
             data|=*str++;
40003b64:	e5d63001 	ldrb	r3, [r6, #1]
40003b68:	e2866002 	add	r6, r6, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003b6c:	e51b0174 	ldr	r0, [fp, #-372]	; 0xfffffe8c
             x+=zx*16;
40003b70:	e51be18c 	ldr	lr, [fp, #-396]	; 0xfffffe74
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003b74:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003b78:	e1835405 	orr	r5, r3, r5, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003b7c:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
40003b80:	e080c00e 	add	ip, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003b84:	e51b1184 	ldr	r1, [fp, #-388]	; 0xfffffe7c
40003b88:	e58d5000 	str	r5, [sp]
40003b8c:	e51b2164 	ldr	r2, [fp, #-356]	; 0xfffffe9c
40003b90:	e51b3168 	ldr	r3, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
40003b94:	e50bc174 	str	ip, [fp, #-372]	; 0xfffffe8c
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003b98:	ebfffd68 	bl	40003140 <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003b9c:	e5d65000 	ldrb	r5, [r6]
40003ba0:	e3550000 	cmp	r5, #0
40003ba4:	1affffea 	bne	40003b54 <Lcd_Printf+0x88>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40003ba8:	e24bd028 	sub	sp, fp, #40	; 0x28
40003bac:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003bb0:	e51b6178 	ldr	r6, [fp, #-376]	; 0xfffffe88
40003bb4:	e24b3f55 	sub	r3, fp, #340	; 0x154
40003bb8:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40003bbc:	e51b8184 	ldr	r8, [fp, #-388]	; 0xfffffe7c
40003bc0:	e5960000 	ldr	r0, [r6]
40003bc4:	e5961004 	ldr	r1, [r6, #4]
40003bc8:	e24b6f55 	sub	r6, fp, #340	; 0x154
40003bcc:	e08c5205 	add	r5, ip, r5, lsl #4
40003bd0:	e24bcf53 	sub	ip, fp, #332	; 0x14c
40003bd4:	e2866007 	add	r6, r6, #7
40003bd8:	e8a30003 	stmia	r3!, {r0, r1}
40003bdc:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40003be0:	e50b6170 	str	r6, [fp, #-368]	; 0xfffffe90
40003be4:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
40003be8:	e2866010 	add	r6, r6, #16
40003bec:	e5951004 	ldr	r1, [r5, #4]
40003bf0:	e5952008 	ldr	r2, [r5, #8]
40003bf4:	e595300c 	ldr	r3, [r5, #12]
40003bf8:	e50b6194 	str	r6, [fp, #-404]	; 0xfffffe6c
40003bfc:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003c00:	e5950010 	ldr	r0, [r5, #16]
40003c04:	e5951014 	ldr	r1, [r5, #20]
40003c08:	e5952018 	ldr	r2, [r5, #24]
40003c0c:	e595301c 	ldr	r3, [r5, #28]
40003c10:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003c14:	e51b617c 	ldr	r6, [fp, #-380]	; 0xfffffe84
40003c18:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
40003c1c:	e5f6c001 	ldrb	ip, [r6, #1]!
40003c20:	e50bc16c 	str	ip, [fp, #-364]	; 0xfffffe94
40003c24:	e24bcf55 	sub	ip, fp, #340	; 0x154
40003c28:	e24cc001 	sub	ip, ip, #1
40003c2c:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
40003c30:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003c34:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40003c38:	e51b016c 	ldr	r0, [fp, #-364]	; 0xfffffe94
40003c3c:	e51b6168 	ldr	r6, [fp, #-360]	; 0xfffffe98
40003c40:	e5fc3001 	ldrb	r3, [ip, #1]!
40003c44:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0
40003c48:	e1100003 	tst	r0, r3
40003c4c:	e51bc164 	ldr	ip, [fp, #-356]	; 0xfffffe9c
40003c50:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
40003c54:	e3590000 	cmp	r9, #0
40003c58:	da000019 	ble	40003cc4 <Lcd_Printf+0x1f8>
40003c5c:	e3a07000 	mov	r7, #0
40003c60:	e6ff6076 	uxth	r6, r6
40003c64:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
40003c68:	e35a0000 	cmp	sl, #0
40003c6c:	da00000f 	ble	40003cb0 <Lcd_Printf+0x1e4>
40003c70:	e3a03000 	mov	r3, #0
40003c74:	e08cc008 	add	ip, ip, r8
40003c78:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c7c:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003c80:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003c84:	e2833001 	add	r3, r3, #1
40003c88:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c8c:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003c90:	e15a0003 	cmp	sl, r3
40003c94:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c98:	e5900014 	ldr	r0, [r0, #20]
40003c9c:	e0211c90 	mla	r1, r0, ip, r1
40003ca0:	e5940000 	ldr	r0, [r4]
40003ca4:	e1a01081 	lsl	r1, r1, #1
40003ca8:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003cac:	cafffff2 	bgt	40003c7c <Lcd_Printf+0x1b0>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003cb0:	e2877001 	add	r7, r7, #1
40003cb4:	e6ef7077 	uxtb	r7, r7
40003cb8:	e1590007 	cmp	r9, r7
40003cbc:	e1a0c007 	mov	ip, r7
40003cc0:	caffffe8 	bgt	40003c68 <Lcd_Printf+0x19c>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003cc4:	e51b2160 	ldr	r2, [fp, #-352]	; 0xfffffea0
40003cc8:	e085500a 	add	r5, r5, sl
40003ccc:	e51b6170 	ldr	r6, [fp, #-368]	; 0xfffffe90
40003cd0:	e1520006 	cmp	r2, r6
40003cd4:	1affffd6 	bne	40003c34 <Lcd_Printf+0x168>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40003cd8:	e51bc17c 	ldr	ip, [fp, #-380]	; 0xfffffe84
40003cdc:	e0888009 	add	r8, r8, r9
40003ce0:	e51b6194 	ldr	r6, [fp, #-404]	; 0xfffffe6c
40003ce4:	e15c0006 	cmp	ip, r6
40003ce8:	1affffc9 	bne	40003c14 <Lcd_Printf+0x148>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003cec:	e51b6174 	ldr	r6, [fp, #-372]	; 0xfffffe8c
40003cf0:	e51bc190 	ldr	ip, [fp, #-400]	; 0xfffffe70
40003cf4:	e086600c 	add	r6, r6, ip
40003cf8:	e50b6174 	str	r6, [fp, #-372]	; 0xfffffe8c
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003cfc:	e51b6188 	ldr	r6, [fp, #-392]	; 0xfffffe78
40003d00:	eaffff90 	b	40003b48 <Lcd_Printf+0x7c>

40003d04 <Lcd_Draw_STACK>:
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003d04:	e1a0c00d 	mov	ip, sp
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003d08:	e3063cf0 	movw	r3, #27888	; 0x6cf0
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003d0c:	e92dd800 	push	{fp, ip, lr, pc}
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003d10:	e3a00000 	mov	r0, #0
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003d14:	e24dd010 	sub	sp, sp, #16
40003d18:	e24cb004 	sub	fp, ip, #4
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003d1c:	e3a02003 	mov	r2, #3
40003d20:	e3a0c001 	mov	ip, #1
40003d24:	e3443001 	movt	r3, #16385	; 0x4001
40003d28:	e1a01000 	mov	r1, r0
40003d2c:	e58d3008 	str	r3, [sp, #8]
40003d30:	e58d2000 	str	r2, [sp]
40003d34:	e1a03000 	mov	r3, r0
40003d38:	e58d2004 	str	r2, [sp, #4]
40003d3c:	e30f2fff 	movw	r2, #65535	; 0xffff
40003d40:	e58dc00c 	str	ip, [sp, #12]
40003d44:	ebfff8f4 	bl	4000211c <Lcd_Printf.constprop.0>
}
40003d48:	e24bd00c 	sub	sp, fp, #12
40003d4c:	e89da800 	ldm	sp, {fp, sp, pc}

40003d50 <Key_Poll_Init>:
#define rEXT_INT40_MASK		(*(volatile unsigned long *)0x11000F00)
#define rEXT_INT40_PEND		(*(volatile unsigned long *)0x11000F40)

void Key_Poll_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0x00,12);
40003d50:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003d54:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40003d58:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40003d5c:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
40003d60:	e12fff1e 	bx	lr

40003d64 <Key_Get_Key_Pressed>:
}

int Key_Get_Key_Pressed(void)
{
	return Macro_Extract_Area(~rGPX0DAT, 0x3, 3);
40003d64:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003d68:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40003d6c:	e1e00000 	mvn	r0, r0
}
40003d70:	e7e101d0 	ubfx	r0, r0, #3, #2
40003d74:	e12fff1e 	bx	lr

40003d78 <Key_Wait_Key_Released>:

void Key_Wait_Key_Released(void)
{
	while(Macro_Extract_Area(~rGPX0DAT, 0x3, 3) != 0);
40003d78:	e3a02411 	mov	r2, #285212672	; 0x11000000
40003d7c:	e5923c04 	ldr	r3, [r2, #3076]	; 0xc04
40003d80:	e1e03003 	mvn	r3, r3
40003d84:	e3130018 	tst	r3, #24
40003d88:	1afffffb 	bne	40003d7c <Key_Wait_Key_Released+0x4>
}
40003d8c:	e12fff1e 	bx	lr

40003d90 <Key_Wait_Key_Pressed>:

int Key_Wait_Key_Pressed(void)
{
	int x;

	while((x = Macro_Extract_Area(~rGPX0DAT, 0x3, 3)) == 0);
40003d90:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003d94:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40003d98:	e1e00000 	mvn	r0, r0
40003d9c:	e7e101d0 	ubfx	r0, r0, #3, #2
40003da0:	e3500000 	cmp	r0, #0
40003da4:	0afffffa 	beq	40003d94 <Key_Wait_Key_Pressed+0x4>
	return x;
}
40003da8:	e12fff1e 	bx	lr

40003dac <Key_ISR_Init>:

void Key_ISR_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0xff,12);
40003dac:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003db0:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40003db4:	e3822aff 	orr	r2, r2, #1044480	; 0xff000
40003db8:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
	Macro_Write_Block(rGPX0PUD,0xf,0x0,6);
40003dbc:	e5932c08 	ldr	r2, [r3, #3080]	; 0xc08
40003dc0:	e3c22d0f 	bic	r2, r2, #960	; 0x3c0
40003dc4:	e5832c08 	str	r2, [r3, #3080]	; 0xc08

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
40003dc8:	e5932e00 	ldr	r2, [r3, #3584]	; 0xe00
40003dcc:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40003dd0:	e3822a22 	orr	r2, r2, #139264	; 0x22000
40003dd4:	e5832e00 	str	r2, [r3, #3584]	; 0xe00
40003dd8:	e12fff1e 	bx	lr

40003ddc <Key_ISR_Enable>:
}

void Key_ISR_Enable(int en)
{
40003ddc:	e1a0c00d 	mov	ip, sp
40003de0:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	if(en)
40003de4:	e2504000 	subs	r4, r0, #0

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
}

void Key_ISR_Enable(int en)
{
40003de8:	e24cb004 	sub	fp, ip, #4
	if(en)
40003dec:	1a000006 	bne	40003e0c <Key_ISR_Enable+0x30>
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
40003df0:	e3a01033 	mov	r1, #51	; 0x33
40003df4:	ebfff84c 	bl	40001f2c <GIC_Interrupt_Disable>
		GIC_Interrupt_Disable(0,52);
40003df8:	e1a00004 	mov	r0, r4
40003dfc:	e3a01034 	mov	r1, #52	; 0x34
	}
}
40003e00:	e24bd014 	sub	sp, fp, #20
40003e04:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
40003e08:	eafff847 	b	40001f2c <GIC_Interrupt_Disable>

void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
40003e0c:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003e10:	e3a02018 	mov	r2, #24
40003e14:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);

		GIC_Set_Interrupt_Priority(0,51,0);
40003e18:	e3a00000 	mov	r0, #0
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40003e1c:	e593cf00 	ldr	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40003e20:	e1a02000 	mov	r2, r0
40003e24:	e3a01033 	mov	r1, #51	; 0x33
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40003e28:	e3ccc018 	bic	ip, ip, #24
40003e2c:	e583cf00 	str	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40003e30:	ebfff850 	bl	40001f78 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,51);
40003e34:	e3a00000 	mov	r0, #0
40003e38:	e3a01033 	mov	r1, #51	; 0x33
40003e3c:	ebfff827 	bl	40001ee0 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,51,1);
40003e40:	e3a00000 	mov	r0, #0
40003e44:	e3a01033 	mov	r1, #51	; 0x33
40003e48:	e3a02001 	mov	r2, #1
40003e4c:	ebfff86a 	bl	40001ffc <GIC_Set_Processor_Target>

		GIC_Set_Interrupt_Priority(0,52,0);
40003e50:	e3a00000 	mov	r0, #0
40003e54:	e3a01034 	mov	r1, #52	; 0x34
40003e58:	e1a02000 	mov	r2, r0
40003e5c:	ebfff845 	bl	40001f78 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,52);
40003e60:	e3a00000 	mov	r0, #0
40003e64:	e3a01034 	mov	r1, #52	; 0x34
40003e68:	ebfff81c 	bl	40001ee0 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,52,1);
40003e6c:	e3a00000 	mov	r0, #0
40003e70:	e3a01034 	mov	r1, #52	; 0x34
40003e74:	e3a02001 	mov	r2, #1
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
	}
}
40003e78:	e24bd014 	sub	sp, fp, #20
40003e7c:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Interrupt_Enable(0,51);
		GIC_Set_Processor_Target(0,51,1);

		GIC_Set_Interrupt_Priority(0,52,0);
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
40003e80:	eafff85d 	b	40001ffc <GIC_Set_Processor_Target>

40003e84 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Write_Block(rGPM4CON, 0xff, 0x11, 16);
40003e84:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003e88:	e59322e0 	ldr	r2, [r3, #736]	; 0x2e0
40003e8c:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40003e90:	e3822811 	orr	r2, r2, #1114112	; 0x110000
40003e94:	e58322e0 	str	r2, [r3, #736]	; 0x2e0
	LED_Display(0);
}

void LED_Display(int led)
{
	Macro_Write_Block(rGPM4DAT, 0x3, (led) & 0x3, 4);
40003e98:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40003e9c:	e3c22030 	bic	r2, r2, #48	; 0x30
40003ea0:	e58322e4 	str	r2, [r3, #740]	; 0x2e4
40003ea4:	e12fff1e 	bx	lr

40003ea8 <LED_Display>:
40003ea8:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003eac:	e2000003 	and	r0, r0, #3
40003eb0:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40003eb4:	e3c22030 	bic	r2, r2, #48	; 0x30
40003eb8:	e1820200 	orr	r0, r2, r0, lsl #4
40003ebc:	e58302e4 	str	r0, [r3, #740]	; 0x2e4
40003ec0:	e12fff1e 	bx	lr

40003ec4 <App_Read>:

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003ec4:	e2811f7f 	add	r1, r1, #508	; 0x1fc

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003ec8:	e1a0c00d 	mov	ip, sp
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003ecc:	e2811003 	add	r1, r1, #3

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003ed0:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003ed4:	e08064a1 	add	r6, r0, r1, lsr #9

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003ed8:	e24cb004 	sub	fp, ip, #4
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003edc:	e1a04000 	mov	r4, r0
40003ee0:	e1500006 	cmp	r0, r6

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003ee4:	e1a05002 	mov	r5, r2
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003ee8:	289da878 	ldmcs	sp, {r3, r4, r5, r6, fp, sp, pc}
	{
		SD_Read_Sector(i, 1,(void *)addr);
40003eec:	e3a01001 	mov	r1, #1
40003ef0:	e1a00004 	mov	r0, r4
40003ef4:	e1a02005 	mov	r2, r5

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003ef8:	e0844001 	add	r4, r4, r1
	{
		SD_Read_Sector(i, 1,(void *)addr);
40003efc:	eb000310 	bl	40004b44 <SD_Read_Sector>

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003f00:	e1560004 	cmp	r6, r4
	{
		SD_Read_Sector(i, 1,(void *)addr);
		addr += SECTOR_SIZE;
40003f04:	e2855c02 	add	r5, r5, #512	; 0x200

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003f08:	8afffff7 	bhi	40003eec <App_Read+0x28>
40003f0c:	e89da878 	ldm	sp, {r3, r4, r5, r6, fp, sp, pc}

40003f10 <Main>:
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
40003f10:	e1a0c00d 	mov	ip, sp
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40003f14:	e3a04000 	mov	r4, #0
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
40003f18:	e92dd800 	push	{fp, ip, lr, pc}
40003f1c:	e24cb004 	sub	fp, ip, #4
	CoInitMmuAndL1L2Cache();
40003f20:	ebfff767 	bl	40001cc4 <CoInitMmuAndL1L2Cache>
	Uart_Init(115200);
40003f24:	e3a00cc2 	mov	r0, #49664	; 0xc200
40003f28:	e3400001 	movt	r0, #1
40003f2c:	eb0003f7 	bl	40004f10 <Uart1_Init>
	LED_Init();
40003f30:	ebffffd3 	bl	40003e84 <LED_Init>
	Key_ISR_Init();
40003f34:	ebffff9c 	bl	40003dac <Key_ISR_Init>
	Key_Poll_Init();
40003f38:	ebffff84 	bl	40003d50 <Key_Poll_Init>

	Uart_Printf("\nOS Template\n");
40003f3c:	e3060d20 	movw	r0, #27936	; 0x6d20
40003f40:	e3440001 	movt	r0, #16385	; 0x4001
40003f44:	eb000455 	bl	400050a0 <Uart1_Printf>

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40003f48:	e30739ac 	movw	r3, #31148	; 0x79ac
40003f4c:	e3a0c005 	mov	ip, #5
40003f50:	e3443001 	movt	r3, #16385	; 0x4001
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40003f54:	e3a02f96 	mov	r2, #600	; 0x258

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
40003f58:	e3a01b01 	mov	r1, #1024	; 0x400
	Key_Poll_Init();

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
40003f5c:	e3a00002 	mov	r0, #2
40003f60:	e5830018 	str	r0, [r3, #24]
	ArrWinInfo[0].p_sizex = 1024;
40003f64:	e5831008 	str	r1, [r3, #8]
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
40003f68:	e5831010 	str	r1, [r3, #16]
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40003f6c:	e583200c 	str	r2, [r3, #12]
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
40003f70:	e5832014 	str	r2, [r3, #20]
	Key_ISR_Init();
	Key_Poll_Init();

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40003f74:	e583c01c 	str	ip, [r3, #28]
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40003f78:	e5834000 	str	r4, [r3]
	ArrWinInfo[0].posy = (600 - ArrWinInfo[0].p_sizey) / 2;
40003f7c:	e5834004 	str	r4, [r3, #4]

	Lcd_Init();
40003f80:	ebfffa71 	bl	4000294c <Lcd_Init>
	Lcd_Win_Init(0, 1);
40003f84:	e3a01001 	mov	r1, #1
40003f88:	e1a00004 	mov	r0, r4
40003f8c:	ebfffae0 	bl	40002b14 <Lcd_Win_Init>
	Lcd_Brightness_Control(8);
40003f90:	e3a00008 	mov	r0, #8
40003f94:	ebfffc0f 	bl	40002fd8 <Lcd_Brightness_Control>

	Lcd_Select_Display_Frame_Buffer(0, 0);
40003f98:	e1a00004 	mov	r0, r4
40003f9c:	e1a01004 	mov	r1, r4
40003fa0:	ebfffbf8 	bl	40002f88 <Lcd_Select_Display_Frame_Buffer>
	Lcd_Select_Draw_Frame_Buffer(0, 0);
40003fa4:	e1a01004 	mov	r1, r4
40003fa8:	e1a00004 	mov	r0, r4
40003fac:	ebfffbeb 	bl	40002f60 <Lcd_Select_Draw_Frame_Buffer>
	Lcd_Draw_Back_Color(GREEN);
40003fb0:	e3a00e7e 	mov	r0, #2016	; 0x7e0
40003fb4:	ebfffb76 	bl	40002d94 <Lcd_Draw_Back_Color>

	GIC_CPU_Interface_Enable(0,1);
40003fb8:	e1a00004 	mov	r0, r4
40003fbc:	e3a01001 	mov	r1, #1
40003fc0:	ebfff7bb 	bl	40001eb4 <GIC_CPU_Interface_Enable>
	GIC_Set_Priority_Mask(0,0xFF);
40003fc4:	e3a010ff 	mov	r1, #255	; 0xff
40003fc8:	e1a00004 	mov	r0, r4
40003fcc:	ebfff7bd 	bl	40001ec8 <GIC_Set_Priority_Mask>
	GIC_Distributor_Enable(1);
40003fd0:	e3a00001 	mov	r0, #1
40003fd4:	ebfff7b0 	bl	40001e9c <GIC_Distributor_Enable>

	Key_ISR_Enable(1);
40003fd8:	e3a00001 	mov	r0, #1
40003fdc:	ebffff7e 	bl	40003ddc <Key_ISR_Enable>

#if 1

	Uart1_ISR_Enable(1,0,0);
40003fe0:	e1a01004 	mov	r1, r4
40003fe4:	e3a00001 	mov	r0, #1
40003fe8:	e1a02004 	mov	r2, r4
40003fec:	eb000462 	bl	4000517c <Uart1_ISR_Enable>
	Timer0_Int_Delay(1,2000);
40003ff0:	e3a00001 	mov	r0, #1
40003ff4:	e3a01e7d 	mov	r1, #2000	; 0x7d0
40003ff8:	eb000396 	bl	40004e58 <Timer0_Int_Delay>
	InitApp();
40003ffc:	ebfff15c 	bl	40000574 <InitApp>
40004000:	eafffffe 	b	40004000 <Main+0xf0>

40004004 <_sbrk>:
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004004:	e3073a60 	movw	r3, #31328	; 0x7a60

extern unsigned char __ZI_LIMIT__;
static caddr_t heap =  NULL;

caddr_t _sbrk(int inc)
{
40004008:	e1a01000 	mov	r1, r0
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
4000400c:	e3443001 	movt	r3, #16385	; 0x4001

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004010:	e2811007 	add	r1, r1, #7
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004014:	e5932000 	ldr	r2, [r3]
40004018:	e3520000 	cmp	r2, #0
4000401c:	059f0028 	ldreq	r0, [pc, #40]	; 4000404c <_sbrk+0x48>
40004020:	11a00002 	movne	r0, r2

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004024:	e30f2ff7 	movw	r2, #65527	; 0xfff7
40004028:	e344237f 	movt	r2, #17279	; 0x437f
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
4000402c:	03c00007 	biceq	r0, r0, #7

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004030:	e0801001 	add	r1, r0, r1
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004034:	05830000 	streq	r0, [r3]

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004038:	e3c11007 	bic	r1, r1, #7

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
4000403c:	e1510002 	cmp	r1, r2

	heap = nextHeap;
40004040:	95831000 	strls	r1, [r3]
	if(heap == NULL) heap = __HEAP_BASE__;

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004044:	83a00000 	movhi	r0, #0

	heap = nextHeap;
	return prevHeap;
}
40004048:	e12fff1e 	bx	lr
4000404c:	40017aaf 	andmi	r7, r1, pc, lsr #21

40004050 <Get_Stack_Base>:

unsigned int Get_Stack_Base(void)
{
	return (unsigned int)STACK_BASE;
}
40004050:	e3a00311 	mov	r0, #1140850688	; 0x44000000
40004054:	e12fff1e 	bx	lr

40004058 <Get_Stack_Limit>:

unsigned int Get_Stack_Limit(void)
{
	return (unsigned int)__STACK_LIMIT__;
}
40004058:	e3a00000 	mov	r0, #0
4000405c:	e3440380 	movt	r0, #17280	; 0x4380
40004060:	e12fff1e 	bx	lr

40004064 <Get_Heap_Base>:

unsigned int Get_Heap_Base(void)
{
	return (unsigned int)__HEAP_BASE__;
40004064:	e59f0004 	ldr	r0, [pc, #4]	; 40004070 <Get_Heap_Base+0xc>
}
40004068:	e3c00007 	bic	r0, r0, #7
4000406c:	e12fff1e 	bx	lr
40004070:	40017aaf 	andmi	r7, r1, pc, lsr #21

40004074 <Get_Heap_Limit>:

unsigned int Get_Heap_Limit(void)
{
	return (unsigned int)__HEAP_LIMIT__;
}
40004074:	e30f0ff8 	movw	r0, #65528	; 0xfff8
40004078:	e344037f 	movt	r0, #17279	; 0x437f
4000407c:	e12fff1e 	bx	lr

40004080 <Delay>:

void Delay(unsigned int v)
{
40004080:	e24dd008 	sub	sp, sp, #8
	volatile int i;

	for(i = 0; i < v; i++);
40004084:	e3a03000 	mov	r3, #0
40004088:	e58d3004 	str	r3, [sp, #4]
4000408c:	e59d3004 	ldr	r3, [sp, #4]
40004090:	e1500003 	cmp	r0, r3
40004094:	9a000005 	bls	400040b0 <Delay+0x30>
40004098:	e59d3004 	ldr	r3, [sp, #4]
4000409c:	e2833001 	add	r3, r3, #1
400040a0:	e58d3004 	str	r3, [sp, #4]
400040a4:	e59d3004 	ldr	r3, [sp, #4]
400040a8:	e1530000 	cmp	r3, r0
400040ac:	3afffff9 	bcc	40004098 <Delay+0x18>
}
400040b0:	e28dd008 	add	sp, sp, #8
400040b4:	e12fff1e 	bx	lr

400040b8 <SDHC_Init>:
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400040b8:	e3a02411 	mov	r2, #285212672	; 0x11000000
/*	SCLK_MPLL_USER_T / MMC2_RATIO / MMC2_PRE_RATIO = max 50Mhz			 */
/* 	Set value 800Mhz / (7+1) / (1+1) = 50Mhz							 */
/*************************************************************************/

void SDHC_Init(void)
{
400040bc:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400040c0:	e5924080 	ldr	r4, [r2, #128]	; 0x80
400040c4:	e3020222 	movw	r0, #8738	; 0x2222
400040c8:	e3400222 	movt	r0, #546	; 0x222
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
400040cc:	e3a03903 	mov	r3, #49152	; 0xc000
400040d0:	e3413003 	movt	r3, #4099	; 0x1003
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
400040d4:	e3a01000 	mov	r1, #0
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400040d8:	e204420f 	and	r4, r4, #-268435456	; 0xf0000000
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
400040dc:	e3411253 	movt	r1, #4691	; 0x1253
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400040e0:	e1840000 	orr	r0, r4, r0
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
400040e4:	e307c990 	movw	ip, #31120	; 0x7990
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400040e8:	e5820080 	str	r0, [r2, #128]	; 0x80
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
400040ec:	e344c001 	movt	ip, #16385	; 0x4001
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
400040f0:	e592008c 	ldr	r0, [r2, #140]	; 0x8c
400040f4:	e1e00720 	mvn	r0, r0, lsr #14
400040f8:	e1e00700 	mvn	r0, r0, lsl #14
400040fc:	e582008c 	str	r0, [r2, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
40004100:	e5920088 	ldr	r0, [r2, #136]	; 0x88
40004104:	e3c00dff 	bic	r0, r0, #16320	; 0x3fc0
40004108:	e3c0003f 	bic	r0, r0, #63	; 0x3f
4000410c:	e5820088 	str	r0, [r2, #136]	; 0x88
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
40004110:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40004114:	e3c2200f 	bic	r2, r2, #15
40004118:	e3822007 	orr	r2, r2, #7
4000411c:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
40004120:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40004124:	e3c22cff 	bic	r2, r2, #65280	; 0xff00
40004128:	e3822c01 	orr	r2, r2, #256	; 0x100
4000412c:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
40004130:	e5932940 	ldr	r2, [r3, #2368]	; 0x940
40004134:	e3822080 	orr	r2, r2, #128	; 0x80
40004138:	e5832940 	str	r2, [r3, #2368]	; 0x940
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
4000413c:	e1d133b6 	ldrh	r3, [r1, #54]	; 0x36
40004140:	e1e03523 	mvn	r3, r3, lsr #10
40004144:	e1e03503 	mvn	r3, r3, lsl #10
40004148:	e1c133b6 	strh	r3, [r1, #54]	; 0x36
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
4000414c:	e5913024 	ldr	r3, [r1, #36]	; 0x24
}
40004150:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004154:	e7e03853 	ubfx	r3, r3, #16, #1
40004158:	e58c3000 	str	r3, [ip]
}
4000415c:	e12fff1e 	bx	lr

40004160 <SDHC_Card_Init>:
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
40004160:	e3a03000 	mov	r3, #0
40004164:	e3a0200e 	mov	r2, #14
40004168:	e3413253 	movt	r3, #4691	; 0x1253
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
}

void SDHC_Card_Init(void)
{
4000416c:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
40004170:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004174:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
40004178:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
4000417c:	e3822001 	orr	r2, r2, #1
40004180:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004184:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
40004188:	e3a03000 	mov	r3, #0
4000418c:	e3413253 	movt	r3, #4691	; 0x1253
40004190:	e3120002 	tst	r2, #2
40004194:	0afffffa 	beq	40004184 <SDHC_Card_Init+0x24>
	Macro_Set_Bit(rCLKCON2, 2);
40004198:	e593c02c 	ldr	ip, [r3, #44]	; 0x2c

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000419c:	e1a00003 	mov	r0, r3

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
	rBLKSIZE2 = SDHC_BLK_SIZE;
400041a0:	e3a01c02 	mov	r1, #512	; 0x200

	rTIMEOUTCON2 = 0xE;
400041a4:	e3a0200e 	mov	r2, #14
void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
	Macro_Set_Bit(rCLKCON2, 2);
400041a8:	e38cc004 	orr	ip, ip, #4
400041ac:	e583c02c 	str	ip, [r3, #44]	; 0x2c
}

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
400041b0:	e5d3c029 	ldrb	ip, [r3, #41]	; 0x29
400041b4:	e38cc001 	orr	ip, ip, #1
400041b8:	e5c3c029 	strb	ip, [r3, #41]	; 0x29
	rBLKSIZE2 = SDHC_BLK_SIZE;
400041bc:	e5831004 	str	r1, [r3, #4]

	rTIMEOUTCON2 = 0xE;
400041c0:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400041c4:	e5903024 	ldr	r3, [r0, #36]	; 0x24
400041c8:	e3a02000 	mov	r2, #0
400041cc:	e3412253 	movt	r2, #4691	; 0x1253
400041d0:	e2131001 	ands	r1, r3, #1
400041d4:	1afffffa 	bne	400041c4 <SDHC_Card_Init+0x64>
400041d8:	e30739a0 	movw	r3, #31136	; 0x79a0
	rARGUMENT2 = 0x0;
400041dc:	e5821008 	str	r1, [r2, #8]
400041e0:	e3443001 	movt	r3, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400041e4:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
400041e8:	e5932000 	ldr	r2, [r3]
400041ec:	e307c9a0 	movw	ip, #31136	; 0x79a0
400041f0:	e344c001 	movt	ip, #16385	; 0x4001
400041f4:	e3520000 	cmp	r2, #0
400041f8:	0afffffa 	beq	400041e8 <SDHC_Card_Init+0x88>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
400041fc:	e3a01000 	mov	r1, #0
40004200:	e3075a64 	movw	r5, #31332	; 0x7a64

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004204:	e1a04001 	mov	r4, r1
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004208:	e3411253 	movt	r1, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000420c:	e58c4000 	str	r4, [ip]
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004210:	e3a06902 	mov	r6, #32768	; 0x8000
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004214:	e1d193b2 	ldrh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004218:	e1a02001 	mov	r2, r1
4000421c:	e1a00001 	mov	r0, r1
40004220:	e3445001 	movt	r5, #16385	; 0x4001
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004224:	e34060ff 	movt	r6, #255	; 0xff
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004228:	e3038702 	movw	r8, #14082	; 0x3702
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000422c:	e3027902 	movw	r7, #10498	; 0x2902
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004230:	e6ff9079 	uxth	r9, r9
40004234:	e1c193b2 	strh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004238:	e5921024 	ldr	r1, [r2, #36]	; 0x24
4000423c:	e3110001 	tst	r1, #1
40004240:	1afffffc 	bne	40004238 <SDHC_Card_Init+0xd8>
	rARGUMENT2 = sd_rca << 16;
40004244:	e1d510b0 	ldrh	r1, [r5]
40004248:	e1a01801 	lsl	r1, r1, #16
4000424c:	e5801008 	str	r1, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004250:	e1c080be 	strh	r8, [r0, #14]
	while (!sd_command_complete_flag);
40004254:	e5931000 	ldr	r1, [r3]
40004258:	e3510000 	cmp	r1, #0
4000425c:	0afffffc 	beq	40004254 <SDHC_Card_Init+0xf4>
	sd_command_complete_flag = 0;
40004260:	e58c4000 	str	r4, [ip]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004264:	e5921024 	ldr	r1, [r2, #36]	; 0x24
40004268:	e3110001 	tst	r1, #1
4000426c:	1afffffc 	bne	40004264 <SDHC_Card_Init+0x104>
	rARGUMENT2 = 0xff8000;
40004270:	e5806008 	str	r6, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004274:	e1c070be 	strh	r7, [r0, #14]
	while (!sd_command_complete_flag);
40004278:	e5931000 	ldr	r1, [r3]
4000427c:	e3510000 	cmp	r1, #0
40004280:	0afffffc 	beq	40004278 <SDHC_Card_Init+0x118>
	sd_command_complete_flag = 0;
40004284:	e58c4000 	str	r4, [ip]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004288:	e5921010 	ldr	r1, [r2, #16]
	rBLKSIZE2 = SDHC_BLK_SIZE;

	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
4000428c:	e3510000 	cmp	r1, #0
40004290:	aaffffe8 	bge	40004238 <SDHC_Card_Init+0xd8>

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004294:	e3a00000 	mov	r0, #0
40004298:	e3410253 	movt	r0, #4691	; 0x1253
4000429c:	e5902024 	ldr	r2, [r0, #36]	; 0x24
400042a0:	e3a01000 	mov	r1, #0
400042a4:	e3411253 	movt	r1, #4691	; 0x1253
400042a8:	e2122001 	ands	r2, r2, #1
400042ac:	1afffffa 	bne	4000429c <SDHC_Card_Init+0x13c>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
400042b0:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
400042b4:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
400042b8:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
400042bc:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
400042c0:	e5931000 	ldr	r1, [r3]
400042c4:	e30729a0 	movw	r2, #31136	; 0x79a0
400042c8:	e3442001 	movt	r2, #16385	; 0x4001
400042cc:	e3510000 	cmp	r1, #0
400042d0:	0afffffa 	beq	400042c0 <SDHC_Card_Init+0x160>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400042d4:	e3a01000 	mov	r1, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400042d8:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400042dc:	e3411253 	movt	r1, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400042e0:	e5820000 	str	r0, [r2]

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400042e4:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400042e8:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
400042ec:	e6ff2072 	uxth	r2, r2
400042f0:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400042f4:	e5902024 	ldr	r2, [r0, #36]	; 0x24
400042f8:	e3a01000 	mov	r1, #0
400042fc:	e3411253 	movt	r1, #4691	; 0x1253
40004300:	e2122001 	ands	r2, r2, #1
40004304:	1afffffa 	bne	400042f4 <SDHC_Card_Init+0x194>

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004308:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
4000430c:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
40004310:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004314:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004318:	e5931000 	ldr	r1, [r3]
4000431c:	e30729a0 	movw	r2, #31136	; 0x79a0
40004320:	e3442001 	movt	r2, #16385	; 0x4001
40004324:	e3510000 	cmp	r1, #0
40004328:	0afffffa 	beq	40004318 <SDHC_Card_Init+0x1b8>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000432c:	e3a01000 	mov	r1, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004330:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004334:	e3411253 	movt	r1, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004338:	e5820000 	str	r0, [r2]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
4000433c:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004340:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40004344:	e6ff2072 	uxth	r2, r2
40004348:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

	return rRSPREG0_2;
4000434c:	e5912010 	ldr	r2, [r1, #16]
	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
40004350:	e1a02822 	lsr	r2, r2, #16
40004354:	e1c520b0 	strh	r2, [r5]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40004358:	e5902024 	ldr	r2, [r0, #36]	; 0x24
4000435c:	e3a01000 	mov	r1, #0
40004360:	e3411253 	movt	r1, #4691	; 0x1253
40004364:	e2122003 	ands	r2, r2, #3
40004368:	1afffffa 	bne	40004358 <SDHC_Card_Init+0x1f8>
	sd_command_complete_flag = 0;
4000436c:	e5832000 	str	r2, [r3]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004370:	e300271b 	movw	r2, #1819	; 0x71b
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004374:	e1d500b0 	ldrh	r0, [r5]
40004378:	e1a00800 	lsl	r0, r0, #16
4000437c:	e5810008 	str	r0, [r1, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004380:	e1c120be 	strh	r2, [r1, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40004384:	e5931000 	ldr	r1, [r3]
40004388:	e30729a0 	movw	r2, #31136	; 0x79a0
4000438c:	e3442001 	movt	r2, #16385	; 0x4001
40004390:	e3510000 	cmp	r1, #0
40004394:	0afffffa 	beq	40004384 <SDHC_Card_Init+0x224>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004398:	e3a01000 	mov	r1, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000439c:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400043a0:	e3411253 	movt	r1, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400043a4:	e5820000 	str	r0, [r2]

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400043a8:	e1a00001 	mov	r0, r1
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400043ac:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
400043b0:	e6ff2072 	uxth	r2, r2
400043b4:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400043b8:	e5901024 	ldr	r1, [r0, #36]	; 0x24
400043bc:	e3a02000 	mov	r2, #0
400043c0:	e3412253 	movt	r2, #4691	; 0x1253
400043c4:	e3110001 	tst	r1, #1
400043c8:	1afffffa 	bne	400043b8 <SDHC_Card_Init+0x258>
	rARGUMENT2 = sd_rca << 16;
400043cc:	e1d500b0 	ldrh	r0, [r5]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400043d0:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
400043d4:	e1a00800 	lsl	r0, r0, #16
400043d8:	e5820008 	str	r0, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400043dc:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
400043e0:	e5931000 	ldr	r1, [r3]
400043e4:	e30729a0 	movw	r2, #31136	; 0x79a0
400043e8:	e3442001 	movt	r2, #16385	; 0x4001
400043ec:	e3510000 	cmp	r1, #0
400043f0:	0afffffa 	beq	400043e0 <SDHC_Card_Init+0x280>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400043f4:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400043f8:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400043fc:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004400:	e5821000 	str	r1, [r2]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004404:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004408:	e3a01000 	mov	r1, #0
4000440c:	e3411253 	movt	r1, #4691	; 0x1253
40004410:	e2122001 	ands	r2, r2, #1
40004414:	1afffffa 	bne	40004404 <SDHC_Card_Init+0x2a4>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004418:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
4000441c:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004420:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x2;
40004424:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004428:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
4000442c:	e5931000 	ldr	r1, [r3]
40004430:	e30729a0 	movw	r2, #31136	; 0x79a0
40004434:	e3442001 	movt	r2, #16385	; 0x4001
40004438:	e3510000 	cmp	r1, #0
4000443c:	0afffffa 	beq	4000442c <SDHC_Card_Init+0x2cc>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004440:	e3a03000 	mov	r3, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004444:	e1a01003 	mov	r1, r3

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004448:	e3413253 	movt	r3, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000444c:	e5821000 	str	r1, [r2]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004450:	e1d323b2 	ldrh	r2, [r3, #50]	; 0x32
40004454:	e6ff2072 	uxth	r2, r2
40004458:	e1c323b2 	strh	r2, [r3, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
4000445c:	e5d32028 	ldrb	r2, [r3, #40]	; 0x28
40004460:	e3822002 	orr	r2, r2, #2
40004464:	e5c32028 	strb	r2, [r3, #40]	; 0x28
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
	SDHC_CMD7(1);

	SDHC_Change_Dat_Width_4bit();
}
40004468:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
4000446c:	e12fff1e 	bx	lr

40004470 <SDHC_Port_Init>:

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004470:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004474:	e3022222 	movw	r2, #8738	; 0x2222
40004478:	e5931080 	ldr	r1, [r3, #128]	; 0x80
4000447c:	e3402222 	movt	r2, #546	; 0x222
40004480:	e201120f 	and	r1, r1, #-268435456	; 0xf0000000
40004484:	e1812002 	orr	r2, r1, r2
40004488:	e5832080 	str	r2, [r3, #128]	; 0x80
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
4000448c:	e593208c 	ldr	r2, [r3, #140]	; 0x8c
40004490:	e1e02722 	mvn	r2, r2, lsr #14
40004494:	e1e02702 	mvn	r2, r2, lsl #14
40004498:	e583208c 	str	r2, [r3, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
4000449c:	e5932088 	ldr	r2, [r3, #136]	; 0x88
400044a0:	e3c22dff 	bic	r2, r2, #16320	; 0x3fc0
400044a4:	e3c2203f 	bic	r2, r2, #63	; 0x3f
400044a8:	e5832088 	str	r2, [r3, #136]	; 0x88
400044ac:	e12fff1e 	bx	lr

400044b0 <SDHC_Clock_Supply>:
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
400044b0:	e3a03000 	mov	r3, #0
400044b4:	e3a0200e 	mov	r2, #14
400044b8:	e3413253 	movt	r3, #4691	; 0x1253
400044bc:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400044c0:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
400044c4:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
400044c8:	e3822001 	orr	r2, r2, #1
400044cc:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400044d0:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
400044d4:	e3a03000 	mov	r3, #0
400044d8:	e3413253 	movt	r3, #4691	; 0x1253
400044dc:	e3120002 	tst	r2, #2
400044e0:	0afffffa 	beq	400044d0 <SDHC_Clock_Supply+0x20>
	Macro_Set_Bit(rCLKCON2, 2);
400044e4:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
400044e8:	e3822004 	orr	r2, r2, #4
400044ec:	e583202c 	str	r2, [r3, #44]	; 0x2c
400044f0:	e12fff1e 	bx	lr

400044f4 <SDHC_Clock_Stop>:
}

void SDHC_Clock_Stop(void)
{
	Macro_Clear_Bit(rCLKCON2, 0);
400044f4:	e3a03000 	mov	r3, #0
400044f8:	e3413253 	movt	r3, #4691	; 0x1253
400044fc:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004500:	e3c22001 	bic	r2, r2, #1
40004504:	e583202c 	str	r2, [r3, #44]	; 0x2c
40004508:	e12fff1e 	bx	lr

4000450c <SDHC_CMD0>:

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000450c:	e3a01000 	mov	r1, #0
40004510:	e3411253 	movt	r1, #4691	; 0x1253
40004514:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004518:	e3a02000 	mov	r2, #0
4000451c:	e3412253 	movt	r2, #4691	; 0x1253
40004520:	e2133001 	ands	r3, r3, #1
40004524:	1afffffa 	bne	40004514 <SDHC_CMD0+0x8>
40004528:	e30719a0 	movw	r1, #31136	; 0x79a0
	rARGUMENT2 = 0x0;
4000452c:	e5823008 	str	r3, [r2, #8]
40004530:	e3441001 	movt	r1, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004534:	e1c230be 	strh	r3, [r2, #14]
	while (!sd_command_complete_flag);
40004538:	e5912000 	ldr	r2, [r1]
4000453c:	e30739a0 	movw	r3, #31136	; 0x79a0
40004540:	e3443001 	movt	r3, #16385	; 0x4001
40004544:	e3520000 	cmp	r2, #0
40004548:	0afffffa 	beq	40004538 <SDHC_CMD0+0x2c>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
4000454c:	e3a02000 	mov	r2, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004550:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004554:	e3412253 	movt	r2, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004558:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
4000455c:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004560:	e6ff3073 	uxth	r3, r3
40004564:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004568:	e12fff1e 	bx	lr

4000456c <SDHC_CMD8>:

unsigned int SDHC_CMD8(void)
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000456c:	e3a01000 	mov	r1, #0
40004570:	e3411253 	movt	r1, #4691	; 0x1253
40004574:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004578:	e3a02000 	mov	r2, #0
4000457c:	e3412253 	movt	r2, #4691	; 0x1253
40004580:	e2133001 	ands	r3, r3, #1
40004584:	1afffffa 	bne	40004574 <SDHC_CMD8+0x8>
40004588:	e30719a0 	movw	r1, #31136	; 0x79a0

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
4000458c:	e3a00b02 	mov	r0, #2048	; 0x800
40004590:	e3441001 	movt	r1, #16385	; 0x4001
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
40004594:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004598:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
4000459c:	e5912000 	ldr	r2, [r1]
400045a0:	e30739a0 	movw	r3, #31136	; 0x79a0
400045a4:	e3443001 	movt	r3, #16385	; 0x4001
400045a8:	e3520000 	cmp	r2, #0
400045ac:	0afffffa 	beq	4000459c <SDHC_CMD8+0x30>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400045b0:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400045b4:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400045b8:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400045bc:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400045c0:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400045c4:	e6ff3073 	uxth	r3, r3
400045c8:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
400045cc:	e5920010 	ldr	r0, [r2, #16]
}
400045d0:	e12fff1e 	bx	lr

400045d4 <SDHC_CMD55>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400045d4:	e3a01000 	mov	r1, #0
400045d8:	e3411253 	movt	r1, #4691	; 0x1253
400045dc:	e5912024 	ldr	r2, [r1, #36]	; 0x24
400045e0:	e3a03000 	mov	r3, #0
400045e4:	e3413253 	movt	r3, #4691	; 0x1253
400045e8:	e3120001 	tst	r2, #1
400045ec:	1afffffa 	bne	400045dc <SDHC_CMD55+0x8>
	rARGUMENT2 = sd_rca << 16;
400045f0:	e3072a64 	movw	r2, #31332	; 0x7a64
400045f4:	e30719a0 	movw	r1, #31136	; 0x79a0
400045f8:	e3442001 	movt	r2, #16385	; 0x4001
400045fc:	e3441001 	movt	r1, #16385	; 0x4001
40004600:	e1d200b0 	ldrh	r0, [r2]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004604:	e3032702 	movw	r2, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004608:	e1a00800 	lsl	r0, r0, #16
4000460c:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004610:	e1c320be 	strh	r2, [r3, #14]
	while (!sd_command_complete_flag);
40004614:	e5912000 	ldr	r2, [r1]
40004618:	e30739a0 	movw	r3, #31136	; 0x79a0
4000461c:	e3443001 	movt	r3, #16385	; 0x4001
40004620:	e3520000 	cmp	r2, #0
40004624:	0afffffa 	beq	40004614 <SDHC_CMD55+0x40>
	sd_command_complete_flag = 0;
40004628:	e3a02000 	mov	r2, #0
4000462c:	e5832000 	str	r2, [r3]
40004630:	e12fff1e 	bx	lr

40004634 <SDHC_ACMD41>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004634:	e3a01000 	mov	r1, #0
40004638:	e3411253 	movt	r1, #4691	; 0x1253
4000463c:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004640:	e3a03000 	mov	r3, #0
40004644:	e3413253 	movt	r3, #4691	; 0x1253
40004648:	e3120001 	tst	r2, #1
4000464c:	1afffffa 	bne	4000463c <SDHC_ACMD41+0x8>
	rARGUMENT2 = sd_rca << 16;
40004650:	e3071a64 	movw	r1, #31332	; 0x7a64
40004654:	e30729a0 	movw	r2, #31136	; 0x79a0
40004658:	e3441001 	movt	r1, #16385	; 0x4001
4000465c:	e3442001 	movt	r2, #16385	; 0x4001
40004660:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004664:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004668:	e1a00800 	lsl	r0, r0, #16
4000466c:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004670:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40004674:	e5921000 	ldr	r1, [r2]
40004678:	e30739a0 	movw	r3, #31136	; 0x79a0
4000467c:	e3443001 	movt	r3, #16385	; 0x4001
40004680:	e3510000 	cmp	r1, #0
40004684:	0afffffa 	beq	40004674 <SDHC_ACMD41+0x40>
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004688:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000468c:	e1a01000 	mov	r1, r0
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004690:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004694:	e5831000 	str	r1, [r3]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004698:	e5901024 	ldr	r1, [r0, #36]	; 0x24
4000469c:	e3a03000 	mov	r3, #0
400046a0:	e3413253 	movt	r3, #4691	; 0x1253
400046a4:	e3110001 	tst	r1, #1
400046a8:	1afffffa 	bne	40004698 <SDHC_ACMD41+0x64>
	rARGUMENT2 = 0xff8000;
400046ac:	e3a01902 	mov	r1, #32768	; 0x8000
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400046b0:	e3020902 	movw	r0, #10498	; 0x2902
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
400046b4:	e34010ff 	movt	r1, #255	; 0xff
400046b8:	e5831008 	str	r1, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400046bc:	e1c300be 	strh	r0, [r3, #14]
	while (!sd_command_complete_flag);
400046c0:	e5921000 	ldr	r1, [r2]
400046c4:	e30739a0 	movw	r3, #31136	; 0x79a0
400046c8:	e3443001 	movt	r3, #16385	; 0x4001
400046cc:	e3510000 	cmp	r1, #0
400046d0:	0afffffa 	beq	400046c0 <SDHC_ACMD41+0x8c>
	sd_command_complete_flag = 0;

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
400046d4:	e3a02000 	mov	r2, #0
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400046d8:	e1a01002 	mov	r1, r2

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
400046dc:	e3412253 	movt	r2, #4691	; 0x1253
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400046e0:	e5831000 	str	r1, [r3]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
400046e4:	e5920010 	ldr	r0, [r2, #16]
}
400046e8:	e1a00fa0 	lsr	r0, r0, #31
400046ec:	e12fff1e 	bx	lr

400046f0 <SDHC_CMD2>:

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400046f0:	e3a01000 	mov	r1, #0
400046f4:	e3411253 	movt	r1, #4691	; 0x1253
400046f8:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400046fc:	e3a02000 	mov	r2, #0
40004700:	e3412253 	movt	r2, #4691	; 0x1253
40004704:	e2133001 	ands	r3, r3, #1
40004708:	1afffffa 	bne	400046f8 <SDHC_CMD2+0x8>
	sd_command_complete_flag = 0;
4000470c:	e30719a0 	movw	r1, #31136	; 0x79a0
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004710:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004714:	e3441001 	movt	r1, #16385	; 0x4001
40004718:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
4000471c:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004720:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40004724:	e5912000 	ldr	r2, [r1]
40004728:	e30739a0 	movw	r3, #31136	; 0x79a0
4000472c:	e3443001 	movt	r3, #16385	; 0x4001
40004730:	e3520000 	cmp	r2, #0
40004734:	0afffffa 	beq	40004724 <SDHC_CMD2+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004738:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000473c:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004740:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004744:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004748:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
4000474c:	e6ff3073 	uxth	r3, r3
40004750:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004754:	e12fff1e 	bx	lr

40004758 <SDHC_CMD3>:

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004758:	e3a01000 	mov	r1, #0
4000475c:	e3411253 	movt	r1, #4691	; 0x1253
40004760:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004764:	e3a02000 	mov	r2, #0
40004768:	e3412253 	movt	r2, #4691	; 0x1253
4000476c:	e2133001 	ands	r3, r3, #1
40004770:	1afffffa 	bne	40004760 <SDHC_CMD3+0x8>

	sd_command_complete_flag = 0;
40004774:	e30719a0 	movw	r1, #31136	; 0x79a0
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004778:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
4000477c:	e3441001 	movt	r1, #16385	; 0x4001
40004780:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
40004784:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004788:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
4000478c:	e5912000 	ldr	r2, [r1]
40004790:	e30739a0 	movw	r3, #31136	; 0x79a0
40004794:	e3443001 	movt	r3, #16385	; 0x4001
40004798:	e3520000 	cmp	r2, #0
4000479c:	0afffffa 	beq	4000478c <SDHC_CMD3+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400047a0:	e3a02000 	mov	r2, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400047a4:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400047a8:	e3412253 	movt	r2, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400047ac:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400047b0:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400047b4:	e6ff3073 	uxth	r3, r3
400047b8:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
400047bc:	e5920010 	ldr	r0, [r2, #16]
}
400047c0:	e12fff1e 	bx	lr

400047c4 <SDHC_CMD7>:

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
400047c4:	e3a01000 	mov	r1, #0
400047c8:	e3411253 	movt	r1, #4691	; 0x1253
400047cc:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400047d0:	e3a02000 	mov	r2, #0
400047d4:	e3412253 	movt	r2, #4691	; 0x1253
400047d8:	e2133003 	ands	r3, r3, #3
400047dc:	1afffffa 	bne	400047cc <SDHC_CMD7+0x8>
	sd_command_complete_flag = 0;
400047e0:	e30719a0 	movw	r1, #31136	; 0x79a0

	if (en)
400047e4:	e3500000 	cmp	r0, #0
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
400047e8:	e3441001 	movt	r1, #16385	; 0x4001

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
400047ec:	1300071b 	movwne	r0, #1819	; 0x71b
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
400047f0:	e5813000 	str	r3, [r1]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
400047f4:	13073a64 	movwne	r3, #31332	; 0x7a64
400047f8:	13443001 	movtne	r3, #16385	; 0x4001
	}

	else
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400047fc:	03a03c07 	moveq	r3, #1792	; 0x700
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004800:	11d330b0 	ldrhne	r3, [r3]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
	}

	else
	{
		rARGUMENT2 = 0;
40004804:	05820008 	streq	r0, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004808:	01c230be 	strheq	r3, [r2, #14]
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
4000480c:	11a03803 	lslne	r3, r3, #16
40004810:	15823008 	strne	r3, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004814:	11c200be 	strhne	r0, [r2, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40004818:	e5912000 	ldr	r2, [r1]
4000481c:	e30739a0 	movw	r3, #31136	; 0x79a0
40004820:	e3443001 	movt	r3, #16385	; 0x4001
40004824:	e3520000 	cmp	r2, #0
40004828:	0afffffa 	beq	40004818 <SDHC_CMD7+0x54>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000482c:	e3a02000 	mov	r2, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004830:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004834:	e3412253 	movt	r2, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004838:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000483c:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004840:	e6ff3073 	uxth	r3, r3
40004844:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004848:	e12fff1e 	bx	lr

4000484c <SDHC_ACMD6_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000484c:	e3a01000 	mov	r1, #0
40004850:	e3411253 	movt	r1, #4691	; 0x1253
40004854:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004858:	e3a03000 	mov	r3, #0
4000485c:	e3413253 	movt	r3, #4691	; 0x1253
40004860:	e3120001 	tst	r2, #1
40004864:	1afffffa 	bne	40004854 <SDHC_ACMD6_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40004868:	e3071a64 	movw	r1, #31332	; 0x7a64
4000486c:	e30729a0 	movw	r2, #31136	; 0x79a0
40004870:	e3441001 	movt	r1, #16385	; 0x4001
40004874:	e3442001 	movt	r2, #16385	; 0x4001
40004878:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000487c:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004880:	e1a00800 	lsl	r0, r0, #16
40004884:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004888:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
4000488c:	e5921000 	ldr	r1, [r2]
40004890:	e30739a0 	movw	r3, #31136	; 0x79a0
40004894:	e3443001 	movt	r3, #16385	; 0x4001
40004898:	e3510000 	cmp	r1, #0
4000489c:	0afffffa 	beq	4000488c <SDHC_ACMD6_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400048a0:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400048a4:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400048a8:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400048ac:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400048b0:	e5903024 	ldr	r3, [r0, #36]	; 0x24
400048b4:	e3a01000 	mov	r1, #0
400048b8:	e3411253 	movt	r1, #4691	; 0x1253
400048bc:	e2133001 	ands	r3, r3, #1
400048c0:	1afffffa 	bne	400048b0 <SDHC_ACMD6_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
400048c4:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400048c8:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
400048cc:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
400048d0:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400048d4:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
400048d8:	e5921000 	ldr	r1, [r2]
400048dc:	e30739a0 	movw	r3, #31136	; 0x79a0
400048e0:	e3443001 	movt	r3, #16385	; 0x4001
400048e4:	e3510000 	cmp	r1, #0
400048e8:	0afffffa 	beq	400048d8 <SDHC_ACMD6_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400048ec:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400048f0:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400048f4:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400048f8:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400048fc:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004900:	e6ff3073 	uxth	r3, r3
40004904:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004908:	e12fff1e 	bx	lr

4000490c <SDHC_ISR_Enable>:
}

void SDHC_ISR_Enable(int en)
{
	if (en)
4000490c:	e3500000 	cmp	r0, #0

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
40004910:	e1a0c00d 	mov	ip, sp
40004914:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40004918:	e24cb004 	sub	fp, ip, #4
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
4000491c:	e3a03000 	mov	r3, #0
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40004920:	1a000014 	bne	40004978 <SDHC_ISR_Enable+0x6c>
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40004924:	e3413253 	movt	r3, #4691	; 0x1253
40004928:	e30f5ffc 	movw	r5, #65532	; 0xfffc
4000492c:	e1d363b4 	ldrh	r6, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40004930:	e1a04005 	mov	r4, r5
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40004934:	e30fcf0f 	movw	ip, #65295	; 0xff0f
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40004938:	e3a0106b 	mov	r1, #107	; 0x6b
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
4000493c:	e1a0200c 	mov	r2, ip
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40004940:	e0065005 	and	r5, r6, r5
40004944:	e1c353b4 	strh	r5, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40004948:	e1d353b8 	ldrh	r5, [r3, #56]	; 0x38
4000494c:	e0054004 	and	r4, r5, r4
40004950:	e1c343b8 	strh	r4, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40004954:	e1d343b4 	ldrh	r4, [r3, #52]	; 0x34
40004958:	e004c00c 	and	ip, r4, ip
4000495c:	e1c3c3b4 	strh	ip, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40004960:	e1d3c3b8 	ldrh	ip, [r3, #56]	; 0x38
40004964:	e00c2002 	and	r2, ip, r2
40004968:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Interrupt_Disable(0,107);
	}
}
4000496c:	e24bd01c 	sub	sp, fp, #28
40004970:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40004974:	eafff56c 	b	40001f2c <GIC_Interrupt_Disable>
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40004978:	e1a00003 	mov	r0, r3

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
4000497c:	e3413253 	movt	r3, #4691	; 0x1253
40004980:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40004984:	e3a0106b 	mov	r1, #107	; 0x6b

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40004988:	e3822003 	orr	r2, r2, #3
4000498c:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
40004990:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
40004994:	e3822003 	orr	r2, r2, #3
40004998:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
4000499c:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
400049a0:	e38220f0 	orr	r2, r2, #240	; 0xf0
400049a4:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
400049a8:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
400049ac:	e38220f0 	orr	r2, r2, #240	; 0xf0
400049b0:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Clear_Pending_Clear(0,107);
400049b4:	ebfff5b3 	bl	40002088 <GIC_Clear_Pending_Clear>
		GIC_Set_Interrupt_Priority(0, 107, 0);
400049b8:	e3a00000 	mov	r0, #0
400049bc:	e3a0106b 	mov	r1, #107	; 0x6b
400049c0:	e1a02000 	mov	r2, r0
400049c4:	ebfff56b 	bl	40001f78 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0, 107);
400049c8:	e3a00000 	mov	r0, #0
400049cc:	e3a0106b 	mov	r1, #107	; 0x6b
400049d0:	ebfff542 	bl	40001ee0 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0, 107, 1);
400049d4:	e3a00000 	mov	r0, #0
400049d8:	e3a0106b 	mov	r1, #107	; 0x6b
400049dc:	e3a02001 	mov	r2, #1
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
	}
}
400049e0:	e24bd01c 	sub	sp, fp, #28
400049e4:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
		GIC_Set_Interrupt_Priority(0, 107, 0);
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
400049e8:	eafff583 	b	40001ffc <GIC_Set_Processor_Target>

400049ec <SDHC_BusPower_Control>:

void SDHC_BusPower_Control(void)
{
	unsigned int tmp_capa;

	tmp_capa = rCAPAREG2;
400049ec:	e3a03000 	mov	r3, #0
400049f0:	e3413253 	movt	r3, #4691	; 0x1253
400049f4:	e5932040 	ldr	r2, [r3, #64]	; 0x40

	switch(Macro_Extract_Area(tmp_capa,0x7,24))
400049f8:	e7e22c52 	ubfx	r2, r2, #24, #3
400049fc:	e2422001 	sub	r2, r2, #1
40004a00:	e3520006 	cmp	r2, #6
40004a04:	8a000007 	bhi	40004a28 <SDHC_BusPower_Control+0x3c>
40004a08:	e3a01001 	mov	r1, #1
40004a0c:	e1a02211 	lsl	r2, r1, r2
40004a10:	e3120055 	tst	r2, #85	; 0x55
40004a14:	1a000009 	bne	40004a40 <SDHC_BusPower_Control+0x54>
40004a18:	e3120022 	tst	r2, #34	; 0x22
40004a1c:	1a000010 	bne	40004a64 <SDHC_BusPower_Control+0x78>
40004a20:	e3120008 	tst	r2, #8
40004a24:	1a000009 	bne	40004a50 <SDHC_BusPower_Control+0x64>
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
			break;
	}

	Macro_Set_Bit(rPWRCON2, 0);
40004a28:	e3a03000 	mov	r3, #0
40004a2c:	e3413253 	movt	r3, #4691	; 0x1253
40004a30:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004a34:	e3822001 	orr	r2, r2, #1
40004a38:	e5c32029 	strb	r2, [r3, #41]	; 0x29
40004a3c:	e12fff1e 	bx	lr
	{
		case 1:
		case 3:
		case 5:
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
40004a40:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004a44:	e382200e 	orr	r2, r2, #14
40004a48:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40004a4c:	eafffff5 	b	40004a28 <SDHC_BusPower_Control+0x3c>
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
			break;
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
40004a50:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004a54:	e20220f1 	and	r2, r2, #241	; 0xf1
40004a58:	e382200a 	orr	r2, r2, #10
40004a5c:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40004a60:	eafffff0 	b	40004a28 <SDHC_BusPower_Control+0x3c>
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
			break;
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
40004a64:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004a68:	e20220f1 	and	r2, r2, #241	; 0xf1
40004a6c:	e382200c 	orr	r2, r2, #12
40004a70:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40004a74:	eaffffeb 	b	40004a28 <SDHC_BusPower_Control+0x3c>

40004a78 <SDHC_Change_Dat_Width_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004a78:	e3a01000 	mov	r1, #0
40004a7c:	e3411253 	movt	r1, #4691	; 0x1253
40004a80:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004a84:	e3a03000 	mov	r3, #0
40004a88:	e3413253 	movt	r3, #4691	; 0x1253
40004a8c:	e3120001 	tst	r2, #1
40004a90:	1afffffa 	bne	40004a80 <SDHC_Change_Dat_Width_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40004a94:	e3071a64 	movw	r1, #31332	; 0x7a64
40004a98:	e30729a0 	movw	r2, #31136	; 0x79a0
40004a9c:	e3441001 	movt	r1, #16385	; 0x4001
40004aa0:	e3442001 	movt	r2, #16385	; 0x4001
40004aa4:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004aa8:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004aac:	e1a00800 	lsl	r0, r0, #16
40004ab0:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004ab4:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40004ab8:	e5921000 	ldr	r1, [r2]
40004abc:	e30739a0 	movw	r3, #31136	; 0x79a0
40004ac0:	e3443001 	movt	r3, #16385	; 0x4001
40004ac4:	e3510000 	cmp	r1, #0
40004ac8:	0afffffa 	beq	40004ab8 <SDHC_Change_Dat_Width_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004acc:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004ad0:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004ad4:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004ad8:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004adc:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40004ae0:	e3a01000 	mov	r1, #0
40004ae4:	e3411253 	movt	r1, #4691	; 0x1253
40004ae8:	e2133001 	ands	r3, r3, #1
40004aec:	1afffffa 	bne	40004adc <SDHC_Change_Dat_Width_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004af0:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004af4:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004af8:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40004afc:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004b00:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004b04:	e5921000 	ldr	r1, [r2]
40004b08:	e30739a0 	movw	r3, #31136	; 0x79a0
40004b0c:	e3443001 	movt	r3, #16385	; 0x4001
40004b10:	e3510000 	cmp	r1, #0
40004b14:	0afffffa 	beq	40004b04 <SDHC_Change_Dat_Width_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b18:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004b1c:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b20:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004b24:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b28:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004b2c:	e6ff3073 	uxth	r3, r3
40004b30:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40004b34:	e5d23028 	ldrb	r3, [r2, #40]	; 0x28
40004b38:	e3833002 	orr	r3, r3, #2
40004b3c:	e5c23028 	strb	r3, [r2, #40]	; 0x28
40004b40:	e12fff1e 	bx	lr

40004b44 <SD_Read_Sector>:
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004b44:	e3a0c000 	mov	ip, #0
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40004b48:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004b4c:	e341c253 	movt	ip, #4691	; 0x1253
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40004b50:	e1a03002 	mov	r3, r2
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004b54:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004b58:	e6ff2071 	uxth	r2, r1
40004b5c:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004b60:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40004b64:	e3a02000 	mov	r2, #0
40004b68:	e3412253 	movt	r2, #4691	; 0x1253
40004b6c:	e21cc002 	ands	ip, ip, #2
40004b70:	1afffffa 	bne	40004b60 <SD_Read_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004b74:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40004b78:	e30749a0 	movw	r4, #31136	; 0x79a0

	if (n == 1)
40004b7c:	e3510001 	cmp	r1, #1

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40004b80:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004b84:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40004b88:	e584c000 	str	ip, [r4]

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004b8c:	0301013a 	movweq	r0, #4410	; 0x113a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
40004b90:	03a0c010 	moveq	ip, #16
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40004b94:	13a0c036 	movne	ip, #54	; 0x36
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004b98:	1301023a 	movwne	r0, #4666	; 0x123a
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40004b9c:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004ba0:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40004ba4:	e5942000 	ldr	r2, [r4]
40004ba8:	e30709a0 	movw	r0, #31136	; 0x79a0
40004bac:	e3440001 	movt	r0, #16385	; 0x4001
40004bb0:	e3520000 	cmp	r2, #0
40004bb4:	0afffffa 	beq	40004ba4 <SD_Read_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004bb8:	e3a02000 	mov	r2, #0

	while (n--)
40004bbc:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004bc0:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004bc4:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004bc8:	e5806000 	str	r6, [r0]
40004bcc:	e3075994 	movw	r5, #31124	; 0x7994
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004bd0:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40004bd4:	e1a00002 	mov	r0, r2
40004bd8:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004bdc:	e6ffc07c 	uxth	ip, ip
40004be0:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40004be4:	3a00000f 	bcc	40004c28 <SD_Read_Sector+0xe4>
	{
		while (!sd_rd_buffer_flag);
40004be8:	e5954000 	ldr	r4, [r5]
40004bec:	e307c994 	movw	ip, #31124	; 0x7994
40004bf0:	e344c001 	movt	ip, #16385	; 0x4001
40004bf4:	e3540000 	cmp	r4, #0
40004bf8:	0afffffa 	beq	40004be8 <SD_Read_Sector+0xa4>
		sd_rd_buffer_flag = 0;
40004bfc:	e58c6000 	str	r6, [ip]
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40004c00:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40004c04:	e31c0b02 	tst	ip, #2048	; 0x800
40004c08:	0afffffc 	beq	40004c00 <SD_Read_Sector+0xbc>
40004c0c:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			*buf_read++ = rBDATA2;
40004c10:	e5902020 	ldr	r2, [r0, #32]
40004c14:	e4832004 	str	r2, [r3], #4
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40004c18:	e153000c 	cmp	r3, ip
40004c1c:	1afffffb 	bne	40004c10 <SD_Read_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40004c20:	e2511001 	subs	r1, r1, #1
40004c24:	2affffef 	bcs	40004be8 <SD_Read_Sector+0xa4>
40004c28:	e307199c 	movw	r1, #31132	; 0x799c
40004c2c:	e3441001 	movt	r1, #16385	; 0x4001
		{
			*buf_read++ = rBDATA2;
		}
	}

	while (!sd_tr_flag);
40004c30:	e5912000 	ldr	r2, [r1]
40004c34:	e307399c 	movw	r3, #31132	; 0x799c
40004c38:	e3443001 	movt	r3, #16385	; 0x4001
40004c3c:	e3520000 	cmp	r2, #0
40004c40:	0afffffa 	beq	40004c30 <SD_Read_Sector+0xec>
	sd_tr_flag = 0;
40004c44:	e3a02000 	mov	r2, #0
40004c48:	e5832000 	str	r2, [r3]
}
40004c4c:	e8bd0070 	pop	{r4, r5, r6}
40004c50:	e12fff1e 	bx	lr

40004c54 <SD_Write_Sector>:
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40004c54:	e3a0c000 	mov	ip, #0
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40004c58:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40004c5c:	e341c253 	movt	ip, #4691	; 0x1253
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40004c60:	e1a03002 	mov	r3, r2
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004c64:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40004c68:	e6ff2071 	uxth	r2, r1
40004c6c:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004c70:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40004c74:	e3a02000 	mov	r2, #0
40004c78:	e3412253 	movt	r2, #4691	; 0x1253
40004c7c:	e21cc002 	ands	ip, ip, #2
40004c80:	1afffffa 	bne	40004c70 <SD_Write_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004c84:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40004c88:	e30749a0 	movw	r4, #31136	; 0x79a0

	if (n == 0)
40004c8c:	e3510000 	cmp	r1, #0

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40004c90:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004c94:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40004c98:	e584c000 	str	ip, [r4]

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004c9c:	0301083a 	movweq	r0, #6202	; 0x183a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40004ca0:	03a0c006 	moveq	ip, #6
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40004ca4:	13a0c026 	movne	ip, #38	; 0x26
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004ca8:	1301093a 	movwne	r0, #6458	; 0x193a
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
40004cac:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004cb0:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40004cb4:	e5942000 	ldr	r2, [r4]
40004cb8:	e30709a0 	movw	r0, #31136	; 0x79a0
40004cbc:	e3440001 	movt	r0, #16385	; 0x4001
40004cc0:	e3520000 	cmp	r2, #0
40004cc4:	0afffffa 	beq	40004cb4 <SD_Write_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004cc8:	e3a02000 	mov	r2, #0

	while (n--)
40004ccc:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004cd0:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004cd4:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004cd8:	e5806000 	str	r6, [r0]
40004cdc:	e3075998 	movw	r5, #31128	; 0x7998
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004ce0:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40004ce4:	e1a00002 	mov	r0, r2
40004ce8:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004cec:	e6ffc07c 	uxth	ip, ip
40004cf0:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40004cf4:	3a00000f 	bcc	40004d38 <SD_Write_Sector+0xe4>
	{
		while(!sd_wr_buffer_flag);
40004cf8:	e5954000 	ldr	r4, [r5]
40004cfc:	e307c998 	movw	ip, #31128	; 0x7998
40004d00:	e344c001 	movt	ip, #16385	; 0x4001
40004d04:	e3540000 	cmp	r4, #0
40004d08:	0afffffa 	beq	40004cf8 <SD_Write_Sector+0xa4>
		sd_wr_buffer_flag = 0;
40004d0c:	e58c6000 	str	r6, [ip]
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40004d10:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40004d14:	e31c0b01 	tst	ip, #1024	; 0x400
40004d18:	0afffffc 	beq	40004d10 <SD_Write_Sector+0xbc>
40004d1c:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			rBDATA2 = *buf_wr++;
40004d20:	e4932004 	ldr	r2, [r3], #4
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40004d24:	e153000c 	cmp	r3, ip
		{
			rBDATA2 = *buf_wr++;
40004d28:	e5802020 	str	r2, [r0, #32]
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40004d2c:	1afffffb 	bne	40004d20 <SD_Write_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40004d30:	e2511001 	subs	r1, r1, #1
40004d34:	2affffef 	bcs	40004cf8 <SD_Write_Sector+0xa4>
40004d38:	e307199c 	movw	r1, #31132	; 0x799c
40004d3c:	e3441001 	movt	r1, #16385	; 0x4001
		{
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
40004d40:	e5912000 	ldr	r2, [r1]
40004d44:	e307399c 	movw	r3, #31132	; 0x799c
40004d48:	e3443001 	movt	r3, #16385	; 0x4001
40004d4c:	e3520000 	cmp	r2, #0
40004d50:	0afffffa 	beq	40004d40 <SD_Write_Sector+0xec>
	sd_tr_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d54:	e3a02000 	mov	r2, #0
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40004d58:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d5c:	e3412253 	movt	r2, #4691	; 0x1253
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40004d60:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d64:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004d68:	e6ff3073 	uxth	r3, r3
40004d6c:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}
40004d70:	e8bd0070 	pop	{r4, r5, r6}
40004d74:	e12fff1e 	bx	lr

40004d78 <checkRegister>:
#include "device_driver.h"


void checkRegister(void){
40004d78:	e1a0c00d 	mov	ip, sp
40004d7c:	e92dd830 	push	{r4, r5, fp, ip, lr, pc}
40004d80:	e24cb004 	sub	fp, ip, #4
40004d84:	e24dd008 	sub	sp, sp, #8
40004d88:	e30f5ffc 	movw	r5, #65532	; 0xfffc
	unsigned int * app0 = 0x44B00000;
	unsigned int * app1 = 0x44B00200;

	int i;
	for(i=0;i<17;i++){
40004d8c:	e3a04000 	mov	r4, #0
#include "device_driver.h"


void checkRegister(void){
40004d90:	e34454af 	movt	r5, #17583	; 0x44af
	unsigned int * app0 = 0x44B00000;
	unsigned int * app1 = 0x44B00200;

	int i;
	for(i=0;i<17;i++){
		Uart_Printf("\n app0 r%d : 0x%x, app1 r%d : 0x%x \n", i, app0[i], i, app1[i]);
40004d94:	e5b52004 	ldr	r2, [r5, #4]!
40004d98:	e3060d30 	movw	r0, #27952	; 0x6d30
40004d9c:	e1a01004 	mov	r1, r4
40004da0:	e1a03004 	mov	r3, r4
40004da4:	e3440001 	movt	r0, #16385	; 0x4001
void checkRegister(void){
	unsigned int * app0 = 0x44B00000;
	unsigned int * app1 = 0x44B00200;

	int i;
	for(i=0;i<17;i++){
40004da8:	e2844001 	add	r4, r4, #1
		Uart_Printf("\n app0 r%d : 0x%x, app1 r%d : 0x%x \n", i, app0[i], i, app1[i]);
40004dac:	e595c200 	ldr	ip, [r5, #512]	; 0x200
40004db0:	e58dc000 	str	ip, [sp]
40004db4:	eb0000b9 	bl	400050a0 <Uart1_Printf>
void checkRegister(void){
	unsigned int * app0 = 0x44B00000;
	unsigned int * app1 = 0x44B00200;

	int i;
	for(i=0;i<17;i++){
40004db8:	e3540011 	cmp	r4, #17
40004dbc:	1afffff4 	bne	40004d94 <checkRegister+0x1c>
		Uart_Printf("\n app0 r%d : 0x%x, app1 r%d : 0x%x \n", i, app0[i], i, app1[i]);
	}
	Uart_Printf("\n------------------------------\n");
40004dc0:	e3060d58 	movw	r0, #27992	; 0x6d58
40004dc4:	e3440001 	movt	r0, #16385	; 0x4001
}
40004dc8:	e24bd014 	sub	sp, fp, #20
40004dcc:	e89d6830 	ldm	sp, {r4, r5, fp, sp, lr}

	int i;
	for(i=0;i<17;i++){
		Uart_Printf("\n app0 r%d : 0x%x, app1 r%d : 0x%x \n", i, app0[i], i, app1[i]);
	}
	Uart_Printf("\n------------------------------\n");
40004dd0:	ea0000b2 	b	400050a0 <Uart1_Printf>

40004dd4 <Timer0_Delay>:
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004dd4:	e3a03000 	mov	r3, #0
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40004dd8:	e3a02032 	mov	r2, #50	; 0x32
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004ddc:	e341339d 	movt	r3, #5021	; 0x139d
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40004de0:	e0020092 	mul	r2, r2, r0
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004de4:	e5930000 	ldr	r0, [r3]
	rTCNTB0 = mtime*1000/TIMER_TICK;

	Macro_Write_Block(rTCON,0x1f,0x2,0);
	Macro_Write_Block(rTCON,0x1f,0x1,0);

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40004de8:	e1a01003 	mov	r1, r3
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40004dec:	e3c000ff 	bic	r0, r0, #255	; 0xff
40004df0:	e380007c 	orr	r0, r0, #124	; 0x7c
40004df4:	e5830000 	str	r0, [r3]
	Macro_Write_Block(rTCFG1,0xf,4,0);
40004df8:	e5930004 	ldr	r0, [r3, #4]
40004dfc:	e3c0000f 	bic	r0, r0, #15
40004e00:	e3800004 	orr	r0, r0, #4
40004e04:	e5830004 	str	r0, [r3, #4]

	rTCNTB0 = mtime*1000/TIMER_TICK;
40004e08:	e583200c 	str	r2, [r3, #12]

	Macro_Write_Block(rTCON,0x1f,0x2,0);
40004e0c:	e5932008 	ldr	r2, [r3, #8]
40004e10:	e3c2201f 	bic	r2, r2, #31
40004e14:	e3822002 	orr	r2, r2, #2
40004e18:	e5832008 	str	r2, [r3, #8]
	Macro_Write_Block(rTCON,0x1f,0x1,0);
40004e1c:	e5932008 	ldr	r2, [r3, #8]
40004e20:	e3c2201f 	bic	r2, r2, #31
40004e24:	e3822001 	orr	r2, r2, #1
40004e28:	e5832008 	str	r2, [r3, #8]

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40004e2c:	e5912044 	ldr	r2, [r1, #68]	; 0x44
40004e30:	e3a03000 	mov	r3, #0
40004e34:	e341339d 	movt	r3, #5021	; 0x139d
40004e38:	e3120020 	tst	r2, #32
40004e3c:	0afffffa 	beq	40004e2c <Timer0_Delay+0x58>
	rTINT_CSTAT = 1<<5;
40004e40:	e3a02020 	mov	r2, #32
40004e44:	e5832044 	str	r2, [r3, #68]	; 0x44
	Macro_Write_Block(rTCON,0x1f,0x0,0);
40004e48:	e5932008 	ldr	r2, [r3, #8]
40004e4c:	e3c2201f 	bic	r2, r2, #31
40004e50:	e5832008 	str	r2, [r3, #8]
40004e54:	e12fff1e 	bx	lr

40004e58 <Timer0_Int_Delay>:
}

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
40004e58:	e3500000 	cmp	r0, #0
	rTINT_CSTAT = 1<<5;
	Macro_Write_Block(rTCON,0x1f,0x0,0);
}

void Timer0_Int_Delay(int en, int mtime)
{
40004e5c:	e1a0c00d 	mov	ip, sp
40004e60:	e92dd800 	push	{fp, ip, lr, pc}
40004e64:	e24cb004 	sub	fp, ip, #4
	if(en)
40004e68:	1a000003 	bne	40004e7c <Timer0_Int_Delay+0x24>
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
40004e6c:	e3a01045 	mov	r1, #69	; 0x45
	}
}
40004e70:	e24bd00c 	sub	sp, fp, #12
40004e74:	e89d6800 	ldm	sp, {fp, sp, lr}
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
40004e78:	eafff42b 	b	40001f2c <GIC_Interrupt_Disable>

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40004e7c:	e3a03000 	mov	r3, #0
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40004e80:	e3a0c032 	mov	ip, #50	; 0x32

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40004e84:	e341339d 	movt	r3, #5021	; 0x139d
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40004e88:	e00c019c 	mul	ip, ip, r1

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40004e8c:	e593e000 	ldr	lr, [r3]
		Macro_Set_Bit(rTINT_CSTAT,0);

		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
40004e90:	e3a00000 	mov	r0, #0
40004e94:	e1a02000 	mov	r2, r0
40004e98:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40004e9c:	e3cee0ff 	bic	lr, lr, #255	; 0xff
40004ea0:	e38ee07c 	orr	lr, lr, #124	; 0x7c
40004ea4:	e583e000 	str	lr, [r3]
		Macro_Write_Block(rTCFG1,0xf,4,0);
40004ea8:	e593e004 	ldr	lr, [r3, #4]
40004eac:	e3cee00f 	bic	lr, lr, #15
40004eb0:	e38ee004 	orr	lr, lr, #4
40004eb4:	e583e004 	str	lr, [r3, #4]

		rTCNTB0 = mtime * 50;
40004eb8:	e583c00c 	str	ip, [r3, #12]

		Macro_Set_Bit(rTINT_CSTAT,0);
40004ebc:	e593c044 	ldr	ip, [r3, #68]	; 0x44
40004ec0:	e38cc001 	orr	ip, ip, #1
40004ec4:	e583c044 	str	ip, [r3, #68]	; 0x44

		Macro_Write_Block(rTCON,0x1f,0xa,0);
40004ec8:	e593c008 	ldr	ip, [r3, #8]
40004ecc:	e3ccc01f 	bic	ip, ip, #31
40004ed0:	e38cc00a 	orr	ip, ip, #10
40004ed4:	e583c008 	str	ip, [r3, #8]
		Macro_Write_Block(rTCON,0x1f,0x9,0);
40004ed8:	e593c008 	ldr	ip, [r3, #8]
40004edc:	e3ccc01f 	bic	ip, ip, #31
40004ee0:	e38cc009 	orr	ip, ip, #9
40004ee4:	e583c008 	str	ip, [r3, #8]

		GIC_Set_Interrupt_Priority(0,69,0);
40004ee8:	ebfff422 	bl	40001f78 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,69);
40004eec:	e3a00000 	mov	r0, #0
40004ef0:	e3a01045 	mov	r1, #69	; 0x45
40004ef4:	ebfff3f9 	bl	40001ee0 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,69,1);
40004ef8:	e3a00000 	mov	r0, #0
40004efc:	e3a01045 	mov	r1, #69	; 0x45
40004f00:	e3a02001 	mov	r2, #1

	else
	{
		GIC_Interrupt_Disable(0,69);
	}
}
40004f04:	e24bd00c 	sub	sp, fp, #12
40004f08:	e89d6800 	ldm	sp, {fp, sp, lr}
		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
		GIC_Interrupt_Enable(0,69);
		GIC_Set_Processor_Target(0,69,1);
40004f0c:	eafff43a 	b	40001ffc <GIC_Set_Processor_Target>

40004f10 <Uart1_Init>:
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f10:	e1a00200 	lsl	r0, r0, #4
40004f14:	eddf3b2f 	vldr	d19, [pc, #188]	; 40004fd8 <Uart1_Init+0xc8>
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40004f18:	e3a02903 	mov	r2, #49152	; 0xc000
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f1c:	eef71b00 	vmov.f64	d17, #112	; 0x70
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40004f20:	e3412003 	movt	r2, #4099	; 0x1003
#include "device_driver.h"

void Uart1_Init(int baud)
{
40004f24:	e92d0030 	push	{r4, r5}
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f28:	ee060a90 	vmov	s13, r0

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40004f2c:	e3a0c545 	mov	ip, #289406976	; 0x11400000

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f30:	e3a03000 	mov	r3, #0
#include "device_driver.h"

void Uart1_Init(int baud)
{
40004f34:	e24dd008 	sub	sp, sp, #8
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f38:	eef82be6 	vcvt.f64.s32	d18, s13
40004f3c:	e3413381 	movt	r3, #4993	; 0x1381
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40004f40:	e5925250 	ldr	r5, [r2, #592]	; 0x250
	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
	rUFCON1	= 0x0;
40004f44:	e3a01000 	mov	r1, #0
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40004f48:	eef30b00 	vmov.f64	d16, #48	; 0x30

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
40004f4c:	e3a04003 	mov	r4, #3
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40004f50:	e3000205 	movw	r0, #517	; 0x205
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f54:	ee837ba2 	vdiv.f64	d7, d19, d18
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40004f58:	e3c55401 	bic	r5, r5, #16777216	; 0x1000000
40004f5c:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
40004f60:	e5925250 	ldr	r5, [r2, #592]	; 0x250
40004f64:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40004f68:	e3855060 	orr	r5, r5, #96	; 0x60
40004f6c:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);
40004f70:	e5925550 	ldr	r5, [r2, #1360]	; 0x550
40004f74:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40004f78:	e3855070 	orr	r5, r5, #112	; 0x70
40004f7c:	e5825550 	str	r5, [r2, #1360]	; 0x550

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40004f80:	e59c2000 	ldr	r2, [ip]
40004f84:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40004f88:	e3822822 	orr	r2, r2, #2228224	; 0x220000
40004f8c:	e58c2000 	str	r2, [ip]

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40004f90:	ee377b61 	vsub.f64	d7, d7, d17
40004f94:	eefc6bc7 	vcvt.u32.f64	s13, d7
40004f98:	edcd6a01 	vstr	s13, [sp, #4]
40004f9c:	edc36a0a 	vstr	s13, [r3, #40]	; 0x28
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40004fa0:	e59d2004 	ldr	r2, [sp, #4]
40004fa4:	ee062a90 	vmov	s13, r2
40004fa8:	eef81b66 	vcvt.f64.u32	d17, s13
40004fac:	ee377b61 	vsub.f64	d7, d7, d17
40004fb0:	ee277b20 	vmul.f64	d7, d7, d16
40004fb4:	eebc7bc7 	vcvt.u32.f64	s14, d7
40004fb8:	ed837a0b 	vstr	s14, [r3, #44]	; 0x2c

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
40004fbc:	e5834000 	str	r4, [r3]
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40004fc0:	e5830004 	str	r0, [r3, #4]
	rUFCON1	= 0x0;
40004fc4:	e5831008 	str	r1, [r3, #8]
	rUMCON1	= 0;
40004fc8:	e583100c 	str	r1, [r3, #12]
}
40004fcc:	e28dd008 	add	sp, sp, #8
40004fd0:	e8bd0030 	pop	{r4, r5}
40004fd4:	e12fff1e 	bx	lr
40004fd8:	00000000 	andeq	r0, r0, r0
40004fdc:	4197d784 	orrsmi	sp, r7, r4, lsl #15

40004fe0 <Uart1_Send_Byte>:

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40004fe0:	e350000a 	cmp	r0, #10
40004fe4:	0a000008 	beq	4000500c <Uart1_Send_Byte+0x2c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40004fe8:	e3a01000 	mov	r1, #0
40004fec:	e3411381 	movt	r1, #4993	; 0x1381
40004ff0:	e5912010 	ldr	r2, [r1, #16]
40004ff4:	e3a03000 	mov	r3, #0
40004ff8:	e3413381 	movt	r3, #4993	; 0x1381
40004ffc:	e3120002 	tst	r2, #2
40005000:	0afffffa 	beq	40004ff0 <Uart1_Send_Byte+0x10>
	rUTXH1 = data;
40005004:	e5830020 	str	r0, [r3, #32]
40005008:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000500c:	e3a01000 	mov	r1, #0
40005010:	e3411381 	movt	r1, #4993	; 0x1381
40005014:	e5912010 	ldr	r2, [r1, #16]
40005018:	e3a03000 	mov	r3, #0
4000501c:	e3413381 	movt	r3, #4993	; 0x1381
40005020:	e3120002 	tst	r2, #2
40005024:	0afffffa 	beq	40005014 <Uart1_Send_Byte+0x34>
	 	rUTXH1 = '\r';
40005028:	e3a0200d 	mov	r2, #13
4000502c:	e5832020 	str	r2, [r3, #32]
40005030:	eaffffec 	b	40004fe8 <Uart1_Send_Byte+0x8>

40005034 <Uart1_Send_String>:
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005034:	e5d0c000 	ldrb	ip, [r0]
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
40005038:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	while(*pt) Uart1_Send_Byte(*pt++);
4000503c:	e35c0000 	cmp	ip, #0
40005040:	0a00000d 	beq	4000507c <Uart1_Send_String+0x48>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005044:	e3a01000 	mov	r1, #0
	 	rUTXH1 = '\r';
40005048:	e3a0400d 	mov	r4, #13

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000504c:	e3411381 	movt	r1, #4993	; 0x1381
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005050:	e35c000a 	cmp	ip, #10
40005054:	0a00000a 	beq	40005084 <Uart1_Send_String+0x50>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005058:	e5912010 	ldr	r2, [r1, #16]
4000505c:	e3a03000 	mov	r3, #0
40005060:	e3413381 	movt	r3, #4993	; 0x1381
40005064:	e3120002 	tst	r2, #2
40005068:	0afffffa 	beq	40005058 <Uart1_Send_String+0x24>
	rUTXH1 = data;
4000506c:	e583c020 	str	ip, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005070:	e5f0c001 	ldrb	ip, [r0, #1]!
40005074:	e35c0000 	cmp	ip, #0
40005078:	1afffff4 	bne	40005050 <Uart1_Send_String+0x1c>
}
4000507c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005080:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005084:	e5912010 	ldr	r2, [r1, #16]
40005088:	e3a03000 	mov	r3, #0
4000508c:	e3413381 	movt	r3, #4993	; 0x1381
40005090:	e3120002 	tst	r2, #2
40005094:	0afffffa 	beq	40005084 <Uart1_Send_String+0x50>
	 	rUTXH1 = '\r';
40005098:	e5834020 	str	r4, [r3, #32]
4000509c:	eaffffed 	b	40005058 <Uart1_Send_String+0x24>

400050a0 <Uart1_Printf>:
{
	while(*pt) Uart1_Send_Byte(*pt++);
}

void Uart1_Printf(const char *fmt,...)
{
400050a0:	e1a0c00d 	mov	ip, sp
400050a4:	e92d000f 	push	{r0, r1, r2, r3}
400050a8:	e92dd810 	push	{r4, fp, ip, lr, pc}
400050ac:	e24cb014 	sub	fp, ip, #20
400050b0:	e24ddf43 	sub	sp, sp, #268	; 0x10c
	va_list ap;
    char string[256];

    va_start(ap,fmt);
400050b4:	e28b3008 	add	r3, fp, #8
    vsprintf(string,fmt,ap);
400050b8:	e1a02003 	mov	r2, r3
400050bc:	e24b0f45 	sub	r0, fp, #276	; 0x114
400050c0:	e59b1004 	ldr	r1, [fp, #4]
void Uart1_Printf(const char *fmt,...)
{
	va_list ap;
    char string[256];

    va_start(ap,fmt);
400050c4:	e50b3118 	str	r3, [fp, #-280]	; 0xfffffee8
    vsprintf(string,fmt,ap);
400050c8:	eb00037f 	bl	40005ecc <vsprintf>
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
400050cc:	e55b0114 	ldrb	r0, [fp, #-276]	; 0xfffffeec
400050d0:	e3500000 	cmp	r0, #0
400050d4:	0a00000e 	beq	40005114 <Uart1_Printf+0x74>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400050d8:	e3a01000 	mov	r1, #0
400050dc:	e24bcf45 	sub	ip, fp, #276	; 0x114
400050e0:	e3411381 	movt	r1, #4993	; 0x1381
	 	rUTXH1 = '\r';
400050e4:	e3a0400d 	mov	r4, #13
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
400050e8:	e350000a 	cmp	r0, #10
400050ec:	0a00000a 	beq	4000511c <Uart1_Printf+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400050f0:	e5912010 	ldr	r2, [r1, #16]
400050f4:	e3a03000 	mov	r3, #0
400050f8:	e3413381 	movt	r3, #4993	; 0x1381
400050fc:	e3120002 	tst	r2, #2
40005100:	0afffffa 	beq	400050f0 <Uart1_Printf+0x50>
	rUTXH1 = data;
40005104:	e5830020 	str	r0, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005108:	e5fc0001 	ldrb	r0, [ip, #1]!
4000510c:	e3500000 	cmp	r0, #0
40005110:	1afffff4 	bne	400050e8 <Uart1_Printf+0x48>

    va_start(ap,fmt);
    vsprintf(string,fmt,ap);
    Uart1_Send_String(string);
    va_end(ap);
}
40005114:	e24bd010 	sub	sp, fp, #16
40005118:	e89da810 	ldm	sp, {r4, fp, sp, pc}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000511c:	e5912010 	ldr	r2, [r1, #16]
40005120:	e3a03000 	mov	r3, #0
40005124:	e3413381 	movt	r3, #4993	; 0x1381
40005128:	e3120002 	tst	r2, #2
4000512c:	0afffffa 	beq	4000511c <Uart1_Printf+0x7c>
	 	rUTXH1 = '\r';
40005130:	e5834020 	str	r4, [r3, #32]
40005134:	eaffffed 	b	400050f0 <Uart1_Printf+0x50>

40005138 <Uart1_Get_Char>:
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005138:	e3a01000 	mov	r1, #0
4000513c:	e3411381 	movt	r1, #4993	; 0x1381
40005140:	e5912010 	ldr	r2, [r1, #16]
40005144:	e3a03000 	mov	r3, #0
40005148:	e3413381 	movt	r3, #4993	; 0x1381
4000514c:	e3120001 	tst	r2, #1
40005150:	0afffffa 	beq	40005140 <Uart1_Get_Char+0x8>
	return rURXH1;
40005154:	e5930024 	ldr	r0, [r3, #36]	; 0x24
}
40005158:	e6ef0070 	uxtb	r0, r0
4000515c:	e12fff1e 	bx	lr

40005160 <Uart1_Get_Pressed>:

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
40005160:	e3a03000 	mov	r3, #0
40005164:	e3413381 	movt	r3, #4993	; 0x1381
40005168:	e5930010 	ldr	r0, [r3, #16]
4000516c:	e2100001 	ands	r0, r0, #1
	return rURXH1;
40005170:	15930024 	ldrne	r0, [r3, #36]	; 0x24
40005174:	16ef0070 	uxtbne	r0, r0
}
40005178:	e12fff1e 	bx	lr

4000517c <Uart1_ISR_Enable>:

void Uart1_ISR_Enable(int rx,int tx, int err)
{
4000517c:	e1a0c00d 	mov	ip, sp
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
40005180:	e3a0300f 	mov	r3, #15
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005184:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40005188:	e3a04000 	mov	r4, #0
4000518c:	e3414381 	movt	r4, #4993	; 0x1381
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005190:	e24cb004 	sub	fp, ip, #4
40005194:	e1a06000 	mov	r6, r0
40005198:	e1a05001 	mov	r5, r1
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
4000519c:	e594c038 	ldr	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
400051a0:	e3a00000 	mov	r0, #0
400051a4:	e3a01055 	mov	r1, #85	; 0x55
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
400051a8:	e1a07002 	mov	r7, r2
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
400051ac:	e18cc003 	orr	ip, ip, r3
400051b0:	e584c038 	str	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
400051b4:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;
400051b8:	e5843030 	str	r3, [r4, #48]	; 0x30
	GIC_Clear_Pending_Clear(0,85);
400051bc:	ebfff3b1 	bl	40002088 <GIC_Clear_Pending_Clear>
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400051c0:	e5942038 	ldr	r2, [r4, #56]	; 0x38
400051c4:	e3550000 	cmp	r5, #0
400051c8:	13a03008 	movne	r3, #8
400051cc:	03a0300c 	moveq	r3, #12
400051d0:	e3570000 	cmp	r7, #0

	if(rx||tx||err)
400051d4:	e1870006 	orr	r0, r7, r6
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400051d8:	e3c2200f 	bic	r2, r2, #15
400051dc:	03a07002 	moveq	r7, #2
400051e0:	13a07000 	movne	r7, #0
400051e4:	e3560000 	cmp	r6, #0
400051e8:	11a06002 	movne	r6, r2
400051ec:	03826001 	orreq	r6, r2, #1
400051f0:	e1866003 	orr	r6, r6, r3

	if(rx||tx||err)
400051f4:	e1900005 	orrs	r0, r0, r5
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400051f8:	e1867007 	orr	r7, r6, r7
400051fc:	e5847038 	str	r7, [r4, #56]	; 0x38

	if(rx||tx||err)
40005200:	1a000003 	bne	40005214 <Uart1_ISR_Enable+0x98>
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
40005204:	e3a01055 	mov	r1, #85	; 0x55
	}
}
40005208:	e24bd01c 	sub	sp, fp, #28
4000520c:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
40005210:	eafff345 	b	40001f2c <GIC_Interrupt_Disable>
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
40005214:	e3a00000 	mov	r0, #0
40005218:	e3a01055 	mov	r1, #85	; 0x55
4000521c:	e1a02000 	mov	r2, r0
40005220:	ebfff354 	bl	40001f78 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,85);
40005224:	e3a00000 	mov	r0, #0
40005228:	e3a01055 	mov	r1, #85	; 0x55
4000522c:	ebfff32b 	bl	40001ee0 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,85,1);
40005230:	e3a00000 	mov	r0, #0
40005234:	e3a01055 	mov	r1, #85	; 0x55
40005238:	e3a02001 	mov	r2, #1
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
	}
}
4000523c:	e24bd01c 	sub	sp, fp, #28
40005240:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
40005244:	eafff36c 	b	40001ffc <GIC_Set_Processor_Target>

40005248 <Uart1_GetString>:
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40005248:	e1a0c00d 	mov	ip, sp
4000524c:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005250:	e3a04000 	mov	r4, #0
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40005254:	e24cb004 	sub	fp, ip, #4
40005258:	e1a06000 	mov	r6, r0
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
4000525c:	e1a05000 	mov	r5, r0
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005260:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005264:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005268:	e5942010 	ldr	r2, [r4, #16]
4000526c:	e3a03000 	mov	r3, #0
40005270:	e3413381 	movt	r3, #4993	; 0x1381
40005274:	e3120001 	tst	r2, #1
40005278:	0afffffa 	beq	40005268 <Uart1_GetString+0x20>
	return rURXH1;
4000527c:	e5931024 	ldr	r1, [r3, #36]	; 0x24
40005280:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005284:	e351000d 	cmp	r1, #13
40005288:	0a00001a 	beq	400052f8 <Uart1_GetString+0xb0>
    {
        if(c=='\b')
4000528c:	e3510008 	cmp	r1, #8
40005290:	0a000011 	beq	400052dc <Uart1_GetString+0x94>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005294:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40005298:	e5c51000 	strb	r1, [r5]
4000529c:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
400052a0:	0a000006 	beq	400052c0 <Uart1_GetString+0x78>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400052a4:	e5942010 	ldr	r2, [r4, #16]
400052a8:	e3a03000 	mov	r3, #0
400052ac:	e3413381 	movt	r3, #4993	; 0x1381
400052b0:	e3120002 	tst	r2, #2
400052b4:	0afffffa 	beq	400052a4 <Uart1_GetString+0x5c>
	rUTXH1 = data;
400052b8:	e5831020 	str	r1, [r3, #32]
400052bc:	eaffffe9 	b	40005268 <Uart1_GetString+0x20>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400052c0:	e5942010 	ldr	r2, [r4, #16]
400052c4:	e3a03000 	mov	r3, #0
400052c8:	e3413381 	movt	r3, #4993	; 0x1381
400052cc:	e3120002 	tst	r2, #2
400052d0:	0afffffa 	beq	400052c0 <Uart1_GetString+0x78>
	 	rUTXH1 = '\r';
400052d4:	e5837020 	str	r7, [r3, #32]
400052d8:	eafffff1 	b	400052a4 <Uart1_GetString+0x5c>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
400052dc:	e1560005 	cmp	r6, r5
400052e0:	aaffffe0 	bge	40005268 <Uart1_GetString+0x20>
            {
                Uart_Printf("\b \b");
400052e4:	e3060d7c 	movw	r0, #28028	; 0x6d7c
                string--;
400052e8:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
400052ec:	e3440001 	movt	r0, #16385	; 0x4001
400052f0:	ebffff6a 	bl	400050a0 <Uart1_Printf>
400052f4:	eaffffdb 	b	40005268 <Uart1_GetString+0x20>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400052f8:	e3a02000 	mov	r2, #0
400052fc:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005300:	e5931010 	ldr	r1, [r3, #16]
40005304:	e3a02000 	mov	r2, #0
40005308:	e3412381 	movt	r2, #4993	; 0x1381
4000530c:	e3110002 	tst	r1, #2
40005310:	0afffffa 	beq	40005300 <Uart1_GetString+0xb8>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005314:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005318:	e3a0300d 	mov	r3, #13
4000531c:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005320:	e5912010 	ldr	r2, [r1, #16]
40005324:	e3a03000 	mov	r3, #0
40005328:	e3413381 	movt	r3, #4993	; 0x1381
4000532c:	e3120002 	tst	r2, #2
40005330:	0afffffa 	beq	40005320 <Uart1_GetString+0xd8>
	rUTXH1 = data;
40005334:	e3a0200a 	mov	r2, #10
40005338:	e5832020 	str	r2, [r3, #32]
4000533c:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}

40005340 <Uart1_GetIntNum>:
    *string='\0';
    Uart1_Send_Byte('\n');
}

int Uart1_GetIntNum(void)
{
40005340:	e1a0c00d 	mov	ip, sp
40005344:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
40005348:	e24cb004 	sub	fp, ip, #4
4000534c:	e24dd020 	sub	sp, sp, #32
                string--;
            }
        }
        else
        {
            *string++ = c;
40005350:	e24b603c 	sub	r6, fp, #60	; 0x3c
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005354:	e3a04000 	mov	r4, #0
                string--;
            }
        }
        else
        {
            *string++ = c;
40005358:	e1a05006 	mov	r5, r6
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
4000535c:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005360:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005364:	e5942010 	ldr	r2, [r4, #16]
40005368:	e3a03000 	mov	r3, #0
4000536c:	e3413381 	movt	r3, #4993	; 0x1381
40005370:	e3120001 	tst	r2, #1
40005374:	0afffffa 	beq	40005364 <Uart1_GetIntNum+0x24>
	return rURXH1;
40005378:	e5931024 	ldr	r1, [r3, #36]	; 0x24
4000537c:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005380:	e351000d 	cmp	r1, #13
40005384:	0a00001a 	beq	400053f4 <Uart1_GetIntNum+0xb4>
    {
        if(c=='\b')
40005388:	e3510008 	cmp	r1, #8
4000538c:	0a000011 	beq	400053d8 <Uart1_GetIntNum+0x98>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005390:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40005394:	e5c51000 	strb	r1, [r5]
40005398:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
4000539c:	0a000006 	beq	400053bc <Uart1_GetIntNum+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400053a0:	e5942010 	ldr	r2, [r4, #16]
400053a4:	e3a03000 	mov	r3, #0
400053a8:	e3413381 	movt	r3, #4993	; 0x1381
400053ac:	e3120002 	tst	r2, #2
400053b0:	0afffffa 	beq	400053a0 <Uart1_GetIntNum+0x60>
	rUTXH1 = data;
400053b4:	e5831020 	str	r1, [r3, #32]
400053b8:	eaffffe9 	b	40005364 <Uart1_GetIntNum+0x24>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400053bc:	e5942010 	ldr	r2, [r4, #16]
400053c0:	e3a03000 	mov	r3, #0
400053c4:	e3413381 	movt	r3, #4993	; 0x1381
400053c8:	e3120002 	tst	r2, #2
400053cc:	0afffffa 	beq	400053bc <Uart1_GetIntNum+0x7c>
	 	rUTXH1 = '\r';
400053d0:	e5837020 	str	r7, [r3, #32]
400053d4:	eafffff1 	b	400053a0 <Uart1_GetIntNum+0x60>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
400053d8:	e1550006 	cmp	r5, r6
400053dc:	daffffe0 	ble	40005364 <Uart1_GetIntNum+0x24>
            {
                Uart_Printf("\b \b");
400053e0:	e3060d7c 	movw	r0, #28028	; 0x6d7c
                string--;
400053e4:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
400053e8:	e3440001 	movt	r0, #16385	; 0x4001
400053ec:	ebffff2b 	bl	400050a0 <Uart1_Printf>
400053f0:	eaffffdb 	b	40005364 <Uart1_GetIntNum+0x24>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400053f4:	e3a02000 	mov	r2, #0
400053f8:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400053fc:	e5931010 	ldr	r1, [r3, #16]
40005400:	e3a02000 	mov	r2, #0
40005404:	e3412381 	movt	r2, #4993	; 0x1381
40005408:	e3110002 	tst	r1, #2
4000540c:	0afffffa 	beq	400053fc <Uart1_GetIntNum+0xbc>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005410:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005414:	e3a0300d 	mov	r3, #13
40005418:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000541c:	e5912010 	ldr	r2, [r1, #16]
40005420:	e3a03000 	mov	r3, #0
40005424:	e3413381 	movt	r3, #4993	; 0x1381
40005428:	e3120002 	tst	r2, #2
4000542c:	0afffffa 	beq	4000541c <Uart1_GetIntNum+0xdc>
	rUTXH1 = data;
40005430:	e3a0200a 	mov	r2, #10
40005434:	e5832020 	str	r2, [r3, #32]
    int lastIndex;
    int i;

    Uart1_GetString(string);

    if(string[0]=='-')
40005438:	e55b303c 	ldrb	r3, [fp, #-60]	; 0xffffffc4
4000543c:	e353002d 	cmp	r3, #45	; 0x2d
    {
        minus = 1;
        string++;
40005440:	024b601c 	subeq	r6, fp, #28

    Uart1_GetString(string);

    if(string[0]=='-')
    {
        minus = 1;
40005444:	03a04001 	moveq	r4, #1
        string++;
40005448:	0576301f 	ldrbeq	r3, [r6, #-31]!	; 0xffffffe1
int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
    int minus    = 0;
4000544c:	13a04000 	movne	r4, #0
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005450:	e3530030 	cmp	r3, #48	; 0x30
40005454:	0a00002f 	beq	40005518 <Uart1_GetIntNum+0x1d8>

int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
40005458:	e3a0700a 	mov	r7, #10
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
4000545c:	e1a00006 	mov	r0, r6
40005460:	eb0001ef 	bl	40005c24 <strlen>
40005464:	e2400001 	sub	r0, r0, #1

    if(lastIndex<0)
40005468:	e3500000 	cmp	r0, #0
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
4000546c:	e1a05000 	mov	r5, r0

    if(lastIndex<0)
40005470:	ba00002f 	blt	40005534 <Uart1_GetIntNum+0x1f4>
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
40005474:	e7d63000 	ldrb	r3, [r6, r0]
40005478:	e20330df 	and	r3, r3, #223	; 0xdf
4000547c:	e3530048 	cmp	r3, #72	; 0x48
40005480:	1a00001c 	bne	400054f8 <Uart1_GetIntNum+0x1b8>
    {
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
40005484:	e2405001 	sub	r5, r0, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005488:	e3a0c000 	mov	ip, #0
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
4000548c:	e3750001 	cmn	r5, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005490:	e7c6c000 	strb	ip, [r6, r0]
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40005494:	0a000012 	beq	400054e4 <Uart1_GetIntNum+0x1a4>
40005498:	e30720c8 	movw	r2, #28872	; 0x70c8
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
4000549c:	e3a03000 	mov	r3, #0
400054a0:	e3442001 	movt	r2, #16385	; 0x4001
400054a4:	e1a0c003 	mov	ip, r3
400054a8:	e5927000 	ldr	r7, [r2]
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
400054ac:	e7d62003 	ldrb	r2, [r6, r3]
400054b0:	e0871002 	add	r1, r7, r2
400054b4:	e5d11001 	ldrb	r1, [r1, #1]
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
400054b8:	e082020c 	add	r0, r2, ip, lsl #4
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
400054bc:	e2111003 	ands	r1, r1, #3
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
400054c0:	0240c030 	subeq	ip, r0, #48	; 0x30
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
400054c4:	0a000003 	beq	400054d8 <Uart1_GetIntNum+0x198>
            {
                if(isupper((int)string[i]))
400054c8:	e3510001 	cmp	r1, #1
                    result = (result<<4) + string[i] - 'A' + 10;
400054cc:	01a0c000 	moveq	ip, r0
                else
                    result = (result<<4) + string[i] - 'a' + 10;
400054d0:	1240c057 	subne	ip, r0, #87	; 0x57
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
            {
                if(isupper((int)string[i]))
                    result = (result<<4) + string[i] - 'A' + 10;
400054d4:	024cc037 	subeq	ip, ip, #55	; 0x37
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
400054d8:	e2833001 	add	r3, r3, #1
400054dc:	e1550003 	cmp	r5, r3
400054e0:	aafffff1 	bge	400054ac <Uart1_GetIntNum+0x16c>
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
400054e4:	e3540000 	cmp	r4, #0
400054e8:	126c0000 	rsbne	r0, ip, #0
400054ec:	01a0000c 	moveq	r0, ip
    }
    return result;
}
400054f0:	e24bd01c 	sub	sp, fp, #28
400054f4:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
    }

    if(base==10)
400054f8:	e357000a 	cmp	r7, #10
400054fc:	1affffe5 	bne	40005498 <Uart1_GetIntNum+0x158>
    {
        result = atoi(string);
40005500:	e1a00006 	mov	r0, r6
40005504:	eb0001ba 	bl	40005bf4 <atoi>
        result = minus ? (-1*result):result;
40005508:	e3540000 	cmp	r4, #0
4000550c:	12600000 	rsbne	r0, r0, #0
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
    }
    return result;
}
40005510:	e24bd01c 	sub	sp, fp, #28
40005514:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005518:	e5d63001 	ldrb	r3, [r6, #1]
4000551c:	e20330df 	and	r3, r3, #223	; 0xdf
40005520:	e3530058 	cmp	r3, #88	; 0x58
    {
        base    = 16;
        string += 2;
40005524:	02866002 	addeq	r6, r6, #2
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40005528:	03a07010 	moveq	r7, #16
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
4000552c:	0affffca 	beq	4000545c <Uart1_GetIntNum+0x11c>
40005530:	eaffffc8 	b	40005458 <Uart1_GetIntNum+0x118>
    }

    lastIndex = strlen(string) - 1;

    if(lastIndex<0)
        return -1;
40005534:	e3e00000 	mvn	r0, #0
40005538:	eaffffec 	b	400054f0 <Uart1_GetIntNum+0x1b0>
4000553c:	e320f000 	nop	{0}

40005540 <Init_App>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Init_App
Init_App:

	push	{r4-r10, lr}
40005540:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}

@@@@@ 초기화
	ldr 	r3, =1
40005544:	e3a03001 	mov	r3, #1
	ldr		r4, =PCB_BASE_APP0
40005548:	e59f4150 	ldr	r4, [pc, #336]	; 400056a0 <TLB_Type+0x8>
	ldr 	r5, =20
4000554c:	e3a05014 	mov	r5, #20
1:
	subs	r5, r5, #1
40005550:	e2555001 	subs	r5, r5, #1
	str		r3, [r4], #4
40005554:	e4843004 	str	r3, [r4], #4
	bgt 	1b
40005558:	cafffffc 	bgt	40005550 <Init_App+0x10>

	ldr		r4, =PCB_BASE_APP1
4000555c:	e59f4140 	ldr	r4, [pc, #320]	; 400056a4 <TLB_Type+0xc>
	ldr 	r5, =20
40005560:	e3a05014 	mov	r5, #20
2:
	subs	r5, r5, #1
40005564:	e2555001 	subs	r5, r5, #1
	str		r3, [r4], #4
40005568:	e4843004 	str	r3, [r4], #4
	bgt 	2b
4000556c:	cafffffc 	bgt	40005564 <Init_App+0x24>
@@@@@

	ldr		r4, =PCB_BASE_APP0
40005570:	e59f4128 	ldr	r4, [pc, #296]	; 400056a0 <TLB_Type+0x8>
	add		r4, r4, #0x34
40005574:	e2844034 	add	r4, r4, #52	; 0x34
	add		r5, r4, #0x08
40005578:	e2845008 	add	r5, r4, #8
	add 	r8, r5, #0x04
4000557c:	e2858004 	add	r8, r5, #4

	ldr		r6, =PCB_BASE_APP1
40005580:	e59f611c 	ldr	r6, [pc, #284]	; 400056a4 <TLB_Type+0xc>
	add		r6, r6, #0x34
40005584:	e2866034 	add	r6, r6, #52	; 0x34
	add		r7, r6, #0x08
40005588:	e2867008 	add	r7, r6, #8
	add 	r9, r7, #0x04
4000558c:	e2879004 	add	r9, r7, #4

	ldr 	r3, =0x2000015f
40005590:	e59f3110 	ldr	r3, [pc, #272]	; 400056a8 <TLB_Type+0x10>

	str		r1,	[r4]
40005594:	e5841000 	str	r1, [r4]
	str		r0,	[r5]
40005598:	e5850000 	str	r0, [r5]
	str		r2,	[r6]
4000559c:	e5862000 	str	r2, [r6]
	str		r0,	[r7]
400055a0:	e5870000 	str	r0, [r7]
	str		r3,	[r8]
400055a4:	e5883000 	str	r3, [r8]
	str		r3,	[r9]
400055a8:	e5893000 	str	r3, [r9]

	@@@@@@
	push 	{r0-r3, ip, lr}
400055ac:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	bl		checkRegister
400055b0:	ebfffdf0 	bl	40004d78 <checkRegister>
	pop 	{r0-r3, ip, lr}
400055b4:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	@@@@@@

	@ APP0 RUN

	mrs		r4, cpsr
400055b8:	e10f4000 	mrs	r4, CPSR
	cps		#0x1f
400055bc:	f102001f 	cps	#31
	mov 	sp, r1
400055c0:	e1a0d001 	mov	sp, r1
	blx		r0
400055c4:	e12fff30 	blx	r0

	msr		cpsr_cxsf, r4
400055c8:	e12ff004 	msr	CPSR_fsxc, r4

	pop		{r4-r8, pc}
400055cc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

400055d0 <Backup_Context>:
	.extern Timer0_ISR

	.global Backup_Context
Backup_Context:

	push 	{r0-r3, r12, r14}
400055d0:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	@@@@@
	push	{lr}
400055d4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)

	ldr 	r14, =curAppNum
400055d8:	e59fe0cc 	ldr	lr, [pc, #204]	; 400056ac <TLB_Type+0x14>
	ldr 	r14, [r14]
400055dc:	e59ee000 	ldr	lr, [lr]

	cmp 	r14, #1
400055e0:	e35e0001 	cmp	lr, #1
	ldreq 	r14, =PCB_BASE_APP1
400055e4:	059fe0b8 	ldreq	lr, [pc, #184]	; 400056a4 <TLB_Type+0xc>
	cmp 	r14, #0
400055e8:	e35e0000 	cmp	lr, #0
	ldreq 	r14, =PCB_BASE_APP0
400055ec:	059fe0ac 	ldreq	lr, [pc, #172]	; 400056a0 <TLB_Type+0x8>

	@@@@@@ 저장
	stmia 	r14!, {r0-r14}^
400055f0:	e8ee7fff 	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	mov 	r0, r14
400055f4:	e1a0000e 	mov	r0, lr
	pop 	{lr}
400055f8:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
	sub 	lr, lr, #4
400055fc:	e24ee004 	sub	lr, lr, #4
	str 	lr, [r0]
40005600:	e580e000 	str	lr, [r0]
	mrs 	r1, spsr
40005604:	e14f1000 	mrs	r1, SPSR
	str 	r1, [r0, #4]
40005608:	e5801004 	str	r1, [r0, #4]
	@@@@@@

	b 		Timer0_ISR
4000560c:	eaffebbb 	b	40000500 <Timer0_ISR>

	pop		{r0-r3, r12, pc}
40005610:	e8bd900f 	pop	{r0, r1, r2, r3, ip, pc}

40005614 <Load_Context>:
	.global Load_Context

Load_Context:


	ldr 	r14, =curAppNum
40005614:	e59fe090 	ldr	lr, [pc, #144]	; 400056ac <TLB_Type+0x14>
	ldr 	r14, [r14]
40005618:	e59ee000 	ldr	lr, [lr]

	cmp 	r14, #1
4000561c:	e35e0001 	cmp	lr, #1
	ldreq 	r14, =PCB_BASE_APP1
40005620:	059fe07c 	ldreq	lr, [pc, #124]	; 400056a4 <TLB_Type+0xc>
	cmp 	r14, #0
40005624:	e35e0000 	cmp	lr, #0
	ldreq 	r14, =PCB_BASE_APP0
40005628:	059fe070 	ldreq	lr, [pc, #112]	; 400056a0 <TLB_Type+0x8>

	@@@@@ cpsr 불러오기
	ldr 	r0, [r14, #64]
4000562c:	e59e0040 	ldr	r0, [lr, #64]	; 0x40
	msr 	spsr, r0
40005630:	e169f000 	msr	SPSR_fc, r0


	@@@@@

	@@@@@@ 불러오기
	push 	{r14}
40005634:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	ldmia 	r14, {r0-r14}^
40005638:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	ldr 	r14, [r14, #60]
4000563c:	e59ee03c 	ldr	lr, [lr, #60]	; 0x3c

	movs 	pc, r14
40005640:	e1b0f00e 	movs	pc, lr

40005644 <Get_User_SP>:
	@@@@@@

	.global Get_User_SP
Get_User_SP:

	mrs		r1, cpsr
40005644:	e10f1000 	mrs	r1, CPSR
	cps		#0x1f
40005648:	f102001f 	cps	#31
	mov 	r0, sp
4000564c:	e1a0000d 	mov	r0, sp
	msr		cpsr_cxsf, r1
40005650:	e12ff001 	msr	CPSR_fsxc, r1
	bx 		lr
40005654:	e12fff1e 	bx	lr

40005658 <Get_User_Stack_Base>:

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40005658:	e59f0050 	ldr	r0, [pc, #80]	; 400056b0 <TLB_Type+0x18>
	bx 		lr
4000565c:	e12fff1e 	bx	lr

40005660 <Get_User_Stack_Limit>:

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40005660:	e59f004c 	ldr	r0, [pc, #76]	; 400056b4 <TLB_Type+0x1c>
	bx 		lr
40005664:	e12fff1e 	bx	lr

40005668 <PABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Status
PABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 1
40005668:	ee150f30 	mrc	15, 0, r0, cr5, cr0, {1}
	bx 		lr
4000566c:	e12fff1e 	bx	lr

40005670 <PABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Address
PABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 2
40005670:	ee160f50 	mrc	15, 0, r0, cr6, cr0, {2}
	bx 		lr
40005674:	e12fff1e 	bx	lr

40005678 <DABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Status
DABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 0
40005678:	ee150f10 	mrc	15, 0, r0, cr5, cr0, {0}
	bx 		lr
4000567c:	e12fff1e 	bx	lr

40005680 <DABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Address
DABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 0
40005680:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
	bx 		lr
40005684:	e12fff1e 	bx	lr

40005688 <Get_SP>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Get_SP
Get_SP:

	mov 	r0, sp
40005688:	e1a0000d 	mov	r0, sp
	bx 		lr
4000568c:	e12fff1e 	bx	lr

40005690 <Main_ID>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Main_ID
Main_ID:

	mrc 	p15, 0, r0, c0, c0, 0
40005690:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	bx 		lr
40005694:	e12fff1e 	bx	lr

40005698 <TLB_Type>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global TLB_Type
TLB_Type:

	mrc 	p15, 0, r0, c0, c0, 3
40005698:	ee100f70 	mrc	15, 0, r0, cr0, cr0, {3}
	bx 		lr
4000569c:	e12fff1e 	bx	lr

	push	{r4-r10, lr}

@@@@@ 초기화
	ldr 	r3, =1
	ldr		r4, =PCB_BASE_APP0
400056a0:	44b00000 	ldrtmi	r0, [r0], #0
1:
	subs	r5, r5, #1
	str		r3, [r4], #4
	bgt 	1b

	ldr		r4, =PCB_BASE_APP1
400056a4:	44b00200 	ldrtmi	r0, [r0], #512	; 0x200
	ldr		r6, =PCB_BASE_APP1
	add		r6, r6, #0x34
	add		r7, r6, #0x08
	add 	r9, r7, #0x04

	ldr 	r3, =0x2000015f
400056a8:	2000015f 	andcs	r0, r0, pc, asr r1

	push 	{r0-r3, r12, r14}
	@@@@@
	push	{lr}

	ldr 	r14, =curAppNum
400056ac:	400179a4 	andmi	r7, r1, r4, lsr #19
	bx 		lr

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
400056b0:	43ff3400 	mvnsmi	r3, #0, 8
	bx 		lr

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
400056b4:	43800000 	orrmi	r0, r0, #0

400056b8 <exynos_smc>:
	.text

@ Froggy @
				.global  exynos_smc
exynos_smc:
		        dsb
400056b8:	f57ff04f 	dsb	sy
		        smc     #0
400056bc:	e1600070 	smc	0
		        isb
400056c0:	f57ff06f 	isb	sy
		        bx		lr
400056c4:	e12fff1e 	bx	lr

400056c8 <CoGetOSReadPA>:

			.global  CoGetOSReadPA
CoGetOSReadPA:
                MCR     p15,0,r0,c7,c8,0
400056c8:	ee070f18 	mcr	15, 0, r0, cr7, cr8, {0}
                ISB
400056cc:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
400056d0:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400056d4:	e12fff1e 	bx	lr

400056d8 <CoGetOSWritePA>:

				.global  CoGetOSWritePA
CoGetOSWritePA:
                MCR     p15,0,r0,c7,c8,1
400056d8:	ee070f38 	mcr	15, 0, r0, cr7, cr8, {1}
                ISB
400056dc:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
400056e0:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400056e4:	e12fff1e 	bx	lr

400056e8 <CoGetUserReadPA>:

				.global  CoGetUserReadPA
CoGetUserReadPA:
                MCR     p15,0,r0,c7,c8,2
400056e8:	ee070f58 	mcr	15, 0, r0, cr7, cr8, {2}
                ISB
400056ec:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
400056f0:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
400056f4:	e12fff1e 	bx	lr

400056f8 <CoGetUserWritePA>:

				.global  CoGetUserWritePA
CoGetUserWritePA:
                MCR     p15,0,r0,c7,c8,3
400056f8:	ee070f78 	mcr	15, 0, r0, cr7, cr8, {3}
                ISB
400056fc:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40005700:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40005704:	e12fff1e 	bx	lr

40005708 <CoEnableL2PrefetchHint>:

				.global  CoEnableL2PrefetchHint
CoEnableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
40005708:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<1)
4000570c:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
40005710:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40005714:	e12fff1e 	bx	lr

40005718 <CoDisableL2PrefetchHint>:

				.global  CoDisableL2PrefetchHint
CoDisableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
40005718:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<1)
4000571c:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
40005720:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40005724:	e12fff1e 	bx	lr

40005728 <CoEnableICache>:

                .global  CoEnableICache
CoEnableICache:
                MRC     p15,0,r0,c1,c0,0
40005728:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<12)
4000572c:	e3800a01 	orr	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
40005730:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
40005734:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<2)
40005738:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
4000573c:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40005740:	e12fff1e 	bx	lr

40005744 <CoDisableICache>:

                .global  CoDisableICache
CoDisableICache:
                MRC     p15,0,r0,c1,c0,0
40005744:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<12)
40005748:	e3c00a01 	bic	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
4000574c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
40005750:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<2)
40005754:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
40005758:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
4000575c:	e12fff1e 	bx	lr

40005760 <CoEnableDCache>:

                .global  CoEnableDCache
CoEnableDCache:
                MRC     p15,0,r0,c1,c0,0
40005760:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<2)
40005764:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40005768:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
4000576c:	e12fff1e 	bx	lr

40005770 <CoDisableDCache>:

                .global  CoDisableDCache
CoDisableDCache:
                MRC     p15,0,r0,c1,c0,0
40005770:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<2)
40005774:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40005778:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
4000577c:	e12fff1e 	bx	lr

40005780 <CoReadCTR>:

                .global  CoReadCTR
CoReadCTR:
                MRC     p15,0,r0,c0,c0,1
40005780:	ee100f30 	mrc	15, 0, r0, cr0, cr0, {1}
                BX     lr
40005784:	e12fff1e 	bx	lr

40005788 <CoReadCLIDR>:

                .global  CoReadCLIDR
CoReadCLIDR:
                MRC     p15,1,r0,c0,c0,1
40005788:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                BX     lr
4000578c:	e12fff1e 	bx	lr

40005790 <CoReadCCSIDR>:

                .global  CoReadCCSIDR
CoReadCCSIDR:
                MRC     p15,1,r0,c0,c0,0
40005790:	ee300f10 	mrc	15, 1, r0, cr0, cr0, {0}
                BX     lr
40005794:	e12fff1e 	bx	lr

40005798 <CoReadCSSELR>:

                .global  CoReadCSSELR
CoReadCSSELR:
                MRC     p15,2,r0,c0,c0,0
40005798:	ee500f10 	mrc	15, 2, r0, cr0, cr0, {0}
                BX     lr
4000579c:	e12fff1e 	bx	lr

400057a0 <CoEnableIrq>:

@ Froggy End @

                .global  CoEnableIrq
CoEnableIrq:
                MRS     r0,cpsr
400057a0:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x80
400057a4:	e3c00080 	bic	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
400057a8:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400057ac:	e12fff1e 	bx	lr

400057b0 <CoDisableIrq>:

                .global  CoDisableIrq
CoDisableIrq:
                MRS     r0,cpsr
400057b0:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x80
400057b4:	e3800080 	orr	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
400057b8:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400057bc:	e12fff1e 	bx	lr

400057c0 <CoEnableFiq>:

                .global  CoEnableFiq
CoEnableFiq:
                MRS     r0,cpsr
400057c0:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x40
400057c4:	e3c00040 	bic	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
400057c8:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400057cc:	e12fff1e 	bx	lr

400057d0 <CoDisableFiq>:

                .global  CoDisableFiq
CoDisableFiq:
                MRS     r0,cpsr
400057d0:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x40
400057d4:	e3800040 	orr	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
400057d8:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400057dc:	e12fff1e 	bx	lr

400057e0 <CoSetIF>:
          		.equ     NOINT, 	0xc0

                .global  CoSetIF
                @/* The return value is current CPSR. */
CoSetIF:
                MRS     r0,cpsr
400057e0:	e10f0000 	mrs	r0, CPSR
                MOV     r1,r0
400057e4:	e1a01000 	mov	r1, r0
                ORR     r1,r1,#NOINT
400057e8:	e38110c0 	orr	r1, r1, #192	; 0xc0
                MSR     cpsr_cxsf,r1
400057ec:	e12ff001 	msr	CPSR_fsxc, r1
                BX     lr
400057f0:	e12fff1e 	bx	lr

400057f4 <CoWrIF>:

                .global  CoWrIF
                @/* r0 = uCpsrValue */
CoWrIF:
                MSR     cpsr_cxsf,r0
400057f4:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400057f8:	e12fff1e 	bx	lr

400057fc <CoClrIF>:

                .global  CoClrIF
CoClrIF:
                MRS     r0,cpsr
400057fc:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#NOINT
40005800:	e3c000c0 	bic	r0, r0, #192	; 0xc0
                MSR     cpsr_cxsf,r0
40005804:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40005808:	e12fff1e 	bx	lr

4000580c <CoEnableVectoredInt>:

                .global  CoEnableVectoredInt
CoEnableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
4000580c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<24)
40005810:	e3800401 	orr	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
40005814:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005818:	e12fff1e 	bx	lr

4000581c <CoDisableVectoredInt>:

                .global  CoDisableVectoredInt
CoDisableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
4000581c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<24)
40005820:	e3c00401 	bic	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
40005824:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005828:	e12fff1e 	bx	lr

4000582c <CoEnableUnalignedAccess>:

                .global  CoEnableUnalignedAccess
CoEnableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
4000582c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<22)
40005830:	e3800501 	orr	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
40005834:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005838:	e12fff1e 	bx	lr

4000583c <CoDisableUnalignedAccess>:

                .global  CoDisableUnalignedAccess
CoDisableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
4000583c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<22)
40005840:	e3c00501 	bic	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
40005844:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005848:	e12fff1e 	bx	lr

4000584c <CoEnableAlignFault>:

                .global  CoEnableAlignFault
CoEnableAlignFault:
                MRC     p15,0,r0,c1,c0,0
4000584c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<1)
40005850:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
40005854:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005858:	e12fff1e 	bx	lr

4000585c <CoDisableAlignFault>:

                .global  CoDisableAlignFault
CoDisableAlignFault:
                MRC     p15,0,r0,c1,c0,0
4000585c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<1)
40005860:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
40005864:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005868:	e12fff1e 	bx	lr

4000586c <CoEnableMmu>:

                .global  CoEnableMmu
CoEnableMmu:
                MRC     p15,0,r0,c1,c0,0
4000586c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<0)
40005870:	e3800001 	orr	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40005874:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005878:	e12fff1e 	bx	lr

4000587c <CoDisableMmu>:

                .global  CoDisableMmu
CoDisableMmu:
                MRC     p15,0,r0,c1,c0,0
4000587c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<0)
40005880:	e3c00001 	bic	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40005884:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005888:	e12fff1e 	bx	lr

4000588c <CoSetFastBusMode>:

                .global  CoSetFastBusMode
CoSetFastBusMode:
                MRC     p15,0,r0,c1,c0,0
4000588c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<30)|(1<<31)
40005890:	e3c00103 	bic	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
40005894:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005898:	e12fff1e 	bx	lr

4000589c <CoSetAsyncBusMode>:

                .global  CoSetAsyncBusMode
CoSetAsyncBusMode:
                MRC     p15,0,r0,c1,c0,0
4000589c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<30)|(1<<31)
400058a0:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
400058a4:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400058a8:	e12fff1e 	bx	lr

400058ac <CoEnableBranchPrediction>:

                .global  CoEnableBranchPrediction
CoEnableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
400058ac:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<11)
400058b0:	e3800b02 	orr	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
400058b4:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400058b8:	e12fff1e 	bx	lr

400058bc <CoDisableBranchPrediction>:

                .global  CoDisableBranchPrediction
CoDisableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
400058bc:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<11)
400058c0:	e3c00b02 	bic	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
400058c4:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400058c8:	e12fff1e 	bx	lr

400058cc <CoEnableVfp>:

                .global  CoEnableVfp
CoEnableVfp:
                MRC     p15,0,r0,c1,c0,2
400058cc:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<20)
400058d0:	e3800603 	orr	r0, r0, #3145728	; 0x300000
                MCR     p15,0,r0,c1,c0,2
400058d4:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
400058d8:	e12fff1e 	bx	lr

400058dc <CoEnableNeon>:

                .global  CoEnableNeon
CoEnableNeon:
                MRC     p15,0,r0,c1,c0,2
400058dc:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<22)
400058e0:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
                MCR     p15,0,r0,c1,c0,2
400058e4:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
400058e8:	e12fff1e 	bx	lr

400058ec <CoSetTTBase>:

                .global  CoSetTTBase
CoSetTTBase:
                @/* r0 = base */
                MCR     p15,0,r0,c2,c0,0
400058ec:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}
                BX     lr
400058f0:	e12fff1e 	bx	lr

400058f4 <CoSelTTBReg0>:

                .global  CoSelTTBReg0
CoSelTTBReg0:
                @/* r0 = base */
                MOV     r0,#0
400058f4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c2,c0,2
400058f8:	ee020f50 	mcr	15, 0, r0, cr2, cr0, {2}
                BX     lr
400058fc:	e12fff1e 	bx	lr

40005900 <CoSetASID>:

                .global  CoSetASID
CoSetASID:
                @/* r0 = base */
                MCR     p15,0,r0,c13,c0,1
40005900:	ee0d0f30 	mcr	15, 0, r0, cr13, cr0, {1}
                BX     lr
40005904:	e12fff1e 	bx	lr

40005908 <CoSetDomain>:

                .global  CoSetDomain
CoSetDomain:
                @/* r0 = domain */
                MCR     p15,0,r0,c3,c0,0
40005908:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}
                BX     lr
4000590c:	e12fff1e 	bx	lr

40005910 <CoWaitForInterrupt>:

                .global  CoWaitForInterrupt
CoWaitForInterrupt:
                MOV     r0,#0
40005910:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c0,4
40005914:	ee070f90 	mcr	15, 0, r0, cr7, cr0, {4}
                BX     lr
40005918:	e12fff1e 	bx	lr

4000591c <CoInvalidateICache>:

                .global  CoInvalidateICache
CoInvalidateICache:
                MOV     r0,#0
4000591c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c5,0
40005920:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
                DSB
40005924:	f57ff04f 	dsb	sy
                BX     lr
40005928:	e12fff1e 	bx	lr

4000592c <CoInvalidateDCache>:

                .global  CoInvalidateDCache
CoInvalidateDCache:
                MOV     r0,#0
4000592c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c6,0
40005930:	ee070f16 	mcr	15, 0, r0, cr7, cr6, {0}
                DSB
40005934:	f57ff04f 	dsb	sy
                BX     lr
40005938:	e12fff1e 	bx	lr

4000593c <CoInvalidateDCacheVA>:

                .global  CoInvalidateDCacheVA
CoInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c6,1
4000593c:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
                DSB
40005940:	f57ff04f 	dsb	sy
                BX     lr
40005944:	e12fff1e 	bx	lr

40005948 <CoInvalidateDCacheIndex>:

                .global  CoInvalidateDCacheIndex
CoInvalidateDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c6,2
40005948:	ee070f56 	mcr	15, 0, r0, cr7, cr6, {2}
                DSB
4000594c:	f57ff04f 	dsb	sy
                BX     lr
40005950:	e12fff1e 	bx	lr

40005954 <CoInvalidateBothCaches>:

                .global  CoInvalidateBothCaches
CoInvalidateBothCaches:
                MOV     r0,#0
40005954:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c7,0
40005958:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
                DSB
4000595c:	f57ff04f 	dsb	sy
                BX     lr
40005960:	e12fff1e 	bx	lr

40005964 <CoCleanDCacheVA>:

                .global  CoCleanDCacheVA
CoCleanDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c10,1
40005964:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
                DSB
40005968:	f57ff04f 	dsb	sy
                BX     lr
4000596c:	e12fff1e 	bx	lr

40005970 <CoCleanDCacheIndex>:

                .global  CoCleanDCacheIndex
CoCleanDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c10,2
40005970:	ee070f5a 	mcr	15, 0, r0, cr7, cr10, {2}
                DSB
40005974:	f57ff04f 	dsb	sy
                BX     lr
40005978:	e12fff1e 	bx	lr

4000597c <CoDataSyncBarrier>:

                .global  CoDataSyncBarrier
CoDataSyncBarrier:
                MCR     p15,0,r0,c7,c10,4
4000597c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
                BX     lr
40005980:	e12fff1e 	bx	lr

40005984 <CoPrefetchICacheLineVA>:
                
                .global  CoPrefetchICacheLineVA
CoPrefetchICacheLineVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c13,1
40005984:	ee070f3d 	mcr	15, 0, r0, cr7, cr13, {1}
                BX     lr
40005988:	e12fff1e 	bx	lr

4000598c <CoCleanAndInvalidateDCacheVA>:

                .global  CoCleanAndInvalidateDCacheVA
CoCleanAndInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c14,1
4000598c:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
                DSB
40005990:	f57ff04f 	dsb	sy
                BX     lr
40005994:	e12fff1e 	bx	lr

40005998 <CoCleanAndInvalidateDCacheIndex>:

                .global  CoCleanAndInvalidateDCacheIndex
                @/* r0 = index */
CoCleanAndInvalidateDCacheIndex:
                MCR     p15,0,r0,c7,c14,2
40005998:	ee070f5e 	mcr	15, 0, r0, cr7, cr14, {2}
                DSB
4000599c:	f57ff04f 	dsb	sy
                BX     lr
400059a0:	e12fff1e 	bx	lr

400059a4 <CoInvalidateITlb>:

                .global  CoInvalidateITlb
CoInvalidateITlb:
                MOV     r0,#0
400059a4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c5,0
400059a8:	ee080f15 	mcr	15, 0, r0, cr8, cr5, {0}
                BX     lr
400059ac:	e12fff1e 	bx	lr

400059b0 <CoInvalidateITlbVA>:

                .global  CoInvalidateITlbVA
CoInvalidateITlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,1
400059b0:	ee080f35 	mcr	15, 0, r0, cr8, cr5, {1}
                BX     lr
400059b4:	e12fff1e 	bx	lr

400059b8 <CoInvalidateITlbASID>:

                .global  CoInvalidateITlbASID /* Froggy */
CoInvalidateITlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,2
400059b8:	ee080f55 	mcr	15, 0, r0, cr8, cr5, {2}
                BX     lr
400059bc:	e12fff1e 	bx	lr

400059c0 <CoInvalidateDTlb>:

                .global  CoInvalidateDTlb
CoInvalidateDTlb:
                MOV     r0,#0
400059c0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c6,0
400059c4:	ee080f16 	mcr	15, 0, r0, cr8, cr6, {0}
                BX     lr
400059c8:	e12fff1e 	bx	lr

400059cc <CoInvalidateDTlbVA>:

                .global  CoInvalidateDTlbVA
CoInvalidateDTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,1
400059cc:	ee080f36 	mcr	15, 0, r0, cr8, cr6, {1}
                BX     lr
400059d0:	e12fff1e 	bx	lr

400059d4 <CoInvalidateDTlbASID>:

                .global  CoInvalidateDTlbASID @/* Froggy */
CoInvalidateDTlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,2
400059d4:	ee080f56 	mcr	15, 0, r0, cr8, cr6, {2}
                BX     lr
400059d8:	e12fff1e 	bx	lr

400059dc <CoInvalidateMainTlb>:

                .global  CoInvalidateMainTlb @/* Froggy */
CoInvalidateMainTlb:
                MOV     r0,#0
400059dc:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,0
400059e0:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
                BX     lr
400059e4:	e12fff1e 	bx	lr

400059e8 <CoInvalidateMainTlbVA>:

                .global  CoInvalidateMainTlbVA @/* Froggy */
CoInvalidateMainTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c7,1
400059e8:	ee080f37 	mcr	15, 0, r0, cr8, cr7, {1}
                BX     lr
400059ec:	e12fff1e 	bx	lr

400059f0 <CoInvalidateMainTlbASID>:

                .global  CoInvalidateMainTlbASID @/* Froggy */
CoInvalidateMainTlbASID:
                MOV     r0,#0
400059f0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,2
400059f4:	ee080f57 	mcr	15, 0, r0, cr8, cr7, {2}
                BX     lr
400059f8:	e12fff1e 	bx	lr

400059fc <CoSetDCacheLockdownBase>:

                .global  CoSetDCacheLockdownBase
CoSetDCacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,0
400059fc:	ee090f10 	mcr	15, 0, r0, cr9, cr0, {0}
                BX     lr
40005a00:	e12fff1e 	bx	lr

40005a04 <CoSetICacheLockdownBase>:

                .global  CoSetICacheLockdownBase
CoSetICacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,1
40005a04:	ee090f30 	mcr	15, 0, r0, cr9, cr0, {1}
                BX     lr
40005a08:	e12fff1e 	bx	lr

40005a0c <CoLockL2Cache>:

                .global  CoLockL2Cache
CoLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40005a0c:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40005a10:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
40005a14:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40005a18:	e12fff1e 	bx	lr

40005a1c <CoUnLockL2Cache>:

                .global  CoUnLockL2Cache
CoUnLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40005a1c:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40005a20:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
40005a24:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40005a28:	e12fff1e 	bx	lr

40005a2c <CoSetL2CacheAuxCrtlReg>:

                .global  CoSetL2CacheAuxCrtlReg
CoSetL2CacheAuxCrtlReg:
                @/* r0 = uRegValue */
                MCR     p15,1,r0,c9,c0,2
40005a2c:	ee290f50 	mcr	15, 1, r0, cr9, cr0, {2}
                BX     lr
40005a30:	e12fff1e 	bx	lr

40005a34 <CoSetDTlbLockdown>:

                .global  CoSetDTlbLockdown
CoSetDTlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,0
40005a34:	ee0a0f10 	mcr	15, 0, r0, cr10, cr0, {0}
                BX     lr
40005a38:	e12fff1e 	bx	lr

40005a3c <CoSetITlbLockdown>:

                .global  CoSetITlbLockdown
CoSetITlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,1
40005a3c:	ee0a0f30 	mcr	15, 0, r0, cr10, cr0, {1}
                BX     lr
40005a40:	e12fff1e 	bx	lr

40005a44 <CoSetL2CacheLines>:

                .global  CoSetL2CacheLines
CoSetL2CacheLines:
                @/* r0=uNumOfLines */
                @ 1 line = 64 bytes
                LSL     r0,r0,#6
40005a44:	e1a00300 	lsl	r0, r0, #6
                MCR     p15,0,r0,c11,c7,0
40005a48:	ee0b0f17 	mcr	15, 0, r0, cr11, cr7, {0}
                BX     lr
40005a4c:	e12fff1e 	bx	lr

40005a50 <CoCopyToL2Cache>:
@@regardless of the state of the Memory Region Remap Registers

                .global  CoCopyToL2Cache
CoCopyToL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40005a50:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40005a54:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(0<<30|1<<29|1<<28) @ bit[30] - 0: to L2, 1: from L2 (0<<29)
40005a58:	e3811203 	orr	r1, r1, #805306368	; 0x30000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */ @ Write PLE Control Register
40005a5c:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f			@ why not 5bit(64bit aligned) clear? (BIC - Bitwise bit Clear)
40005a60:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE Start Addr */ @ Write PLE Internal Start Address Register
40005a64:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6			@ /* bit[N-1:6], N: log2(cache size in KB unit)+7 */
40005a68:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */ @ Write PLE Internal End Address Register
40005a6c:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ /* Context ID is 0 */
40005a70:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c15,0  @/* Set Context ID */ @ Write PLE Context ID Register
40005a74:	ee0b0f1f 	mcr	15, 0, r0, cr11, cr15, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005a78:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40005a7c:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */ @ Read PLE Channel Status Register
40005a80:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40005a84:	e3500003 	cmp	r0, #3
                BNE     1b
40005a88:	1afffffc 	bne	40005a80 <CoCopyToL2Cache+0x30>

				MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005a8c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40005a90:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40005a94:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40005a98:	e3500000 	cmp	r0, #0
                BNE     2b
40005a9c:	1afffffc 	bne	40005a94 <CoCopyToL2Cache+0x44>

                BX     lr
40005aa0:	e12fff1e 	bx	lr

40005aa4 <CoCopyFromL2Cache>:
                .ltorg

                .global  CoCopyFromL2Cache
CoCopyFromL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40005aa4:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40005aa8:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(1<<30|1<<29|1<<28)	@ bit[30] - 0: to L2, 1: from L2 (0<<29)
40005aac:	e3811207 	orr	r1, r1, #1879048192	; 0x70000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */
40005ab0:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f
40005ab4:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE START Addr */
40005ab8:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6
40005abc:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */
40005ac0:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005ac4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40005ac8:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40005acc:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40005ad0:	e3500003 	cmp	r0, #3
                BNE     1b
40005ad4:	1afffffc 	bne	40005acc <CoCopyFromL2Cache+0x28>

                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005ad8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40005adc:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40005ae0:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40005ae4:	e3500000 	cmp	r0, #0
                BNE     2b
40005ae8:	1afffffc 	bne	40005ae0 <CoCopyFromL2Cache+0x3c>

                BX     lr               @/* Return */
40005aec:	e12fff1e 	bx	lr

40005af0 <CoStopPLE>:
                .ltorg

                .global  CoStopPLE
CoStopPLE:
                @/* PLE Channel Number is always 0 */
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005af0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,0   @/* Stop PLE */ @ Stop command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40005af4:	ee0b0f13 	mcr	15, 0, r0, cr11, cr3, {0}

                BX     lr               @/* Return */
40005af8:	e12fff1e 	bx	lr

40005afc <CoNonSecureAccCtrl>:
                .ltorg

                .global  CoNonSecureAccCtrl
CoNonSecureAccCtrl:
                @/*  */
                MOV     r0,#(0x73<<12)		@ set PLE, TL, CL, CP[n] to secure and non-secure accessible
40005afc:	e3a00a73 	mov	r0, #471040	; 0x73000
                ORR		r0,r0,#(0xf<<8)
40005b00:	e3800c0f 	orr	r0, r0, #3840	; 0xf00
                ORR		r0,r0,#(0xff)
40005b04:	e38000ff 	orr	r0, r0, #255	; 0xff
                MCR     p15,0,r0,c1,c1,2    @ Write Nonsecure Access Control Register data
40005b08:	ee010f51 	mcr	15, 0, r0, cr1, cr1, {2}

                BX     lr               @/* Return */
40005b0c:	e12fff1e 	bx	lr

40005b10 <CoGetCacheSizeID>:
                .ltorg

                .global  CoGetCacheSizeID
CoGetCacheSizeID:
                @/* r0=current cache size ID */
                MOV     r0,#0
40005b10:	e3a00000 	mov	r0, #0
                MRC     p14,0,r0,c0,c0,0    @/* Reads current Cache Size ID register */
40005b14:	ee100e10 	mrc	14, 0, r0, cr0, cr0, {0}

                BX     lr               @/* Return */
40005b18:	e12fff1e 	bx	lr

40005b1c <CoGetPAreg>:
                .ltorg

                .global  CoGetPAreg
CoGetPAreg:
                @/* r0=PA reg value */
                MOV     r0,#0
40005b1c:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c7,c4,0    @/* Read PA Register */
40005b20:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}

                BX     lr               @/* Return */
40005b24:	e12fff1e 	bx	lr

40005b28 <CoGetNormalMemRemapReg>:
                .ltorg

                .global  CoGetNormalMemRemapReg
CoGetNormalMemRemapReg:
                @/* r0=Normal Memory Remap reg value */
                MOV     r0,#0
40005b28:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c10,c2,1   @/* Read Normal Memory Remap Register */
40005b2c:	ee1a0f32 	mrc	15, 0, r0, cr10, cr2, {1}

                BX     lr               @/* Return */
40005b30:	e12fff1e 	bx	lr

40005b34 <CoInvalidateDCacheForV7>:
                .ltorg

                .global  CoInvalidateDCacheForV7
CoInvalidateDCacheForV7:
                PUSH    {r4-r10,lr}
40005b34:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
                MRC     p15,1,r0,c0,c0,1    @/* Read CLIDR */
40005b38:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                ANDS    r3,r0,#0x7000000
40005b3c:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
                MOV     r3,r3,LSR #23       @/* Total cache levels << 1 */
40005b40:	e1a03ba3 	lsr	r3, r3, #23
                BEQ     Finished
40005b44:	0a00001b 	beq	40005bb8 <Finished>

                MOV     r10,#0              @/* R10 holds current cache level << 1 */
40005b48:	e3a0a000 	mov	sl, #0

40005b4c <Loop1>:
Loop1:          ADD     r2,r10,r10,LSR #1   @/* R2 holds cache "Set" position */
40005b4c:	e08a20aa 	add	r2, sl, sl, lsr #1
                MOV     r1,r0,LSR r2        @/* Bottom 3 bits are the Cache-type for this level */
40005b50:	e1a01230 	lsr	r1, r0, r2
                AND     r1,R1,#7            @/* Get those 3 bits alone */
40005b54:	e2011007 	and	r1, r1, #7
                CMP     r1,#2
40005b58:	e3510002 	cmp	r1, #2
                BLT     Skip                @/* No cache or only instruction cache at this level */
40005b5c:	ba000012 	blt	40005bac <Skip>

                MCR     p15,2,r10,c0,c0,0   @/* Write the Cache Size selection register */
40005b60:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
                MOV     r1,#0
40005b64:	e3a01000 	mov	r1, #0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
40005b68:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
40005b6c:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
                AND     r2,r1,#0x7           @/* Extract the line length field */
40005b70:	e2012007 	and	r2, r1, #7
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
40005b74:	e2822004 	add	r2, r2, #4
                LDR     r4,=0x3FF
40005b78:	e59f403c 	ldr	r4, [pc, #60]	; 40005bbc <Finished+0x4>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
40005b7c:	e01441a1 	ands	r4, r4, r1, lsr #3
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
40005b80:	e16f5f14 	clz	r5, r4
                LDR     r7,=0x00007FFF
40005b84:	e59f7034 	ldr	r7, [pc, #52]	; 40005bc0 <Finished+0x8>
                ANDS    r7,r7,r1,LSR #13    @/* R7 is the max number of the index size (right aligned) */
40005b88:	e01776a1 	ands	r7, r7, r1, lsr #13

40005b8c <Loop2>:

Loop2:          MOV     r9,r4               @/* R9 working copy of the max way size (right aligned) */
40005b8c:	e1a09004 	mov	r9, r4

40005b90 <Loop3>:
Loop3:          ORR     r11,r10,r9,LSL r5   @/* Factor in the Way number and cache number into R11 */
40005b90:	e18ab519 	orr	fp, sl, r9, lsl r5
                ORR     r11,r11,r7,LSL r2   @/* Factor in the Set number */
40005b94:	e18bb217 	orr	fp, fp, r7, lsl r2
                MCR     p15,0,r11,c7,c14,2  @/* Clean and Invalidate by set/way */
40005b98:	ee07bf5e 	mcr	15, 0, fp, cr7, cr14, {2}
                SUBS    r9,r9,#1            @/* Decrement the Way number */
40005b9c:	e2599001 	subs	r9, r9, #1
                BGE     Loop3
40005ba0:	aafffffa 	bge	40005b90 <Loop3>
                SUBS    r7,r7,#1            @/* Decrement the Set number */
40005ba4:	e2577001 	subs	r7, r7, #1
                BGE     Loop2
40005ba8:	aafffff7 	bge	40005b8c <Loop2>

40005bac <Skip>:
Skip:           ADD     r10,r10,#2          @/* increment the cache number */
40005bac:	e28aa002 	add	sl, sl, #2
                CMP     r3,r10
40005bb0:	e153000a 	cmp	r3, sl
                BGT     Loop1
40005bb4:	caffffe4 	bgt	40005b4c <Loop1>

40005bb8 <Finished>:
Finished:
                POP     {r4-r10,pc}
40005bb8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
                MOV     r1,#0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
                AND     r2,r1,#0x7           @/* Extract the line length field */
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
                LDR     r4,=0x3FF
40005bbc:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
                LDR     r7,=0x00007FFF
40005bc0:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>

40005bc4 <CoSetExceptonVectoerBase>:
                .ltorg

                .global  CoSetExceptonVectoerBase
CoSetExceptonVectoerBase:
                @/* r0=uBaseAddr */
                MCR     p15,0,r0,c12,c0,0
40005bc4:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
                BX     lr
40005bc8:	e12fff1e 	bx	lr

40005bcc <CoSetProcessId>:

                .global  CoSetProcessId
CoSetProcessId:
                @/* r0 =u32 pid */
                MCR     p15,0,r0,c13,c0,0
40005bcc:	ee0d0f10 	mcr	15, 0, r0, cr13, cr0, {0}
                BX     lr
40005bd0:	e12fff1e 	bx	lr

40005bd4 <CoSetMpll>:

                .global  CoSetMpll
CoSetMpll:
                @/* r0 = param */
                MOV     r2,r0
40005bd4:	e1a02000 	mov	r2, r0
                LDR     r0,=0x0000C000
40005bd8:	e3a00903 	mov	r0, #49152	; 0xc000
                ORR     r0,r0,r2
40005bdc:	e1800002 	orr	r0, r0, r2
                MCR     p15,0,r0,c15,c12,0
40005be0:	ee0f0f1c 	mcr	15, 0, r0, cr15, cr12, {0}
0:
                MRC     p15,0,r1,c15,c12,0
40005be4:	ee1f1f1c 	mrc	15, 0, r1, cr15, cr12, {0}
                TST     r1,#0x00800000
40005be8:	e3110502 	tst	r1, #8388608	; 0x800000
                BEQ     0b
40005bec:	0afffffc 	beq	40005be4 <CoSetMpll+0x10>
                BX     lr
40005bf0:	e12fff1e 	bx	lr

40005bf4 <atoi>:
40005bf4:	e92d4008 	push	{r3, lr}
40005bf8:	e3a01000 	mov	r1, #0
40005bfc:	e3a0200a 	mov	r2, #10
40005c00:	eb000093 	bl	40005e54 <strtol>
40005c04:	e8bd4008 	pop	{r3, lr}
40005c08:	e12fff1e 	bx	lr

40005c0c <_atoi_r>:
40005c0c:	e92d4008 	push	{r3, lr}
40005c10:	e3a02000 	mov	r2, #0
40005c14:	e3a0300a 	mov	r3, #10
40005c18:	eb000019 	bl	40005c84 <_strtol_r>
40005c1c:	e8bd4008 	pop	{r3, lr}
40005c20:	e12fff1e 	bx	lr

40005c24 <strlen>:
40005c24:	e3c01003 	bic	r1, r0, #3
40005c28:	e2100003 	ands	r0, r0, #3
40005c2c:	e2600000 	rsb	r0, r0, #0
40005c30:	e4913004 	ldr	r3, [r1], #4
40005c34:	e280c004 	add	ip, r0, #4
40005c38:	e1a0c18c 	lsl	ip, ip, #3
40005c3c:	e3e02000 	mvn	r2, #0
40005c40:	11833c32 	orrne	r3, r3, r2, lsr ip
40005c44:	e3a0c001 	mov	ip, #1
40005c48:	e18cc40c 	orr	ip, ip, ip, lsl #8
40005c4c:	e18cc80c 	orr	ip, ip, ip, lsl #16
40005c50:	e043200c 	sub	r2, r3, ip
40005c54:	e1c22003 	bic	r2, r2, r3
40005c58:	e012238c 	ands	r2, r2, ip, lsl #7
40005c5c:	04913004 	ldreq	r3, [r1], #4
40005c60:	02800004 	addeq	r0, r0, #4
40005c64:	0afffff9 	beq	40005c50 <strlen+0x2c>
40005c68:	e31300ff 	tst	r3, #255	; 0xff
40005c6c:	12800001 	addne	r0, r0, #1
40005c70:	13130cff 	tstne	r3, #65280	; 0xff00
40005c74:	12800001 	addne	r0, r0, #1
40005c78:	131308ff 	tstne	r3, #16711680	; 0xff0000
40005c7c:	12800001 	addne	r0, r0, #1
40005c80:	e12fff1e 	bx	lr

40005c84 <_strtol_r>:
40005c84:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005c88:	e59fc1c0 	ldr	ip, [pc, #448]	; 40005e50 <_strtol_r+0x1cc>
40005c8c:	e24dd014 	sub	sp, sp, #20
40005c90:	e1a0b001 	mov	fp, r1
40005c94:	e59c7000 	ldr	r7, [ip]
40005c98:	e58d000c 	str	r0, [sp, #12]
40005c9c:	e1a08003 	mov	r8, r3
40005ca0:	ea000000 	b	40005ca8 <_strtol_r+0x24>
40005ca4:	e1a01004 	mov	r1, r4
40005ca8:	e1a04001 	mov	r4, r1
40005cac:	e4d45001 	ldrb	r5, [r4], #1
40005cb0:	e0873005 	add	r3, r7, r5
40005cb4:	e5d33001 	ldrb	r3, [r3, #1]
40005cb8:	e2133008 	ands	r3, r3, #8
40005cbc:	1afffff8 	bne	40005ca4 <_strtol_r+0x20>
40005cc0:	e355002d 	cmp	r5, #45	; 0x2d
40005cc4:	0a000051 	beq	40005e10 <_strtol_r+0x18c>
40005cc8:	e355002b 	cmp	r5, #43	; 0x2b
40005ccc:	05d15001 	ldrbeq	r5, [r1, #1]
40005cd0:	02814002 	addeq	r4, r1, #2
40005cd4:	e3d81010 	bics	r1, r8, #16
40005cd8:	1a000007 	bne	40005cfc <_strtol_r+0x78>
40005cdc:	e2781001 	rsbs	r1, r8, #1
40005ce0:	33a01000 	movcc	r1, #0
40005ce4:	e3550030 	cmp	r5, #48	; 0x30
40005ce8:	0a00004c 	beq	40005e20 <_strtol_r+0x19c>
40005cec:	e3510000 	cmp	r1, #0
40005cf0:	13a0800a 	movne	r8, #10
40005cf4:	11a0a008 	movne	sl, r8
40005cf8:	1a000000 	bne	40005d00 <_strtol_r+0x7c>
40005cfc:	e1a0a008 	mov	sl, r8
40005d00:	e3530000 	cmp	r3, #0
40005d04:	03e06102 	mvneq	r6, #-2147483648	; 0x80000000
40005d08:	13a06102 	movne	r6, #-2147483648	; 0x80000000
40005d0c:	e1a00006 	mov	r0, r6
40005d10:	e1a0100a 	mov	r1, sl
40005d14:	e98d000c 	stmib	sp, {r2, r3}
40005d18:	eb001d07 	bl	4000d13c <__aeabi_uidivmod>
40005d1c:	e1a00006 	mov	r0, r6
40005d20:	e1a09001 	mov	r9, r1
40005d24:	e3a06000 	mov	r6, #0
40005d28:	e1a0100a 	mov	r1, sl
40005d2c:	eb001cc5 	bl	4000d048 <__aeabi_uidiv>
40005d30:	e1a01006 	mov	r1, r6
40005d34:	e99d000c 	ldmib	sp, {r2, r3}
40005d38:	ea000009 	b	40005d64 <_strtol_r+0xe0>
40005d3c:	e1550009 	cmp	r5, r9
40005d40:	d3a0c000 	movle	ip, #0
40005d44:	c3a0c001 	movgt	ip, #1
40005d48:	e1510000 	cmp	r1, r0
40005d4c:	13a0c000 	movne	ip, #0
40005d50:	e35c0000 	cmp	ip, #0
40005d54:	1a000014 	bne	40005dac <_strtol_r+0x128>
40005d58:	e021519a 	mla	r1, sl, r1, r5
40005d5c:	e3a06001 	mov	r6, #1
40005d60:	e4d45001 	ldrb	r5, [r4], #1
40005d64:	e087c005 	add	ip, r7, r5
40005d68:	e5dcc001 	ldrb	ip, [ip, #1]
40005d6c:	e31c0004 	tst	ip, #4
40005d70:	12455030 	subne	r5, r5, #48	; 0x30
40005d74:	1a000005 	bne	40005d90 <_strtol_r+0x10c>
40005d78:	e21cc003 	ands	ip, ip, #3
40005d7c:	0a00000c 	beq	40005db4 <_strtol_r+0x130>
40005d80:	e35c0001 	cmp	ip, #1
40005d84:	13a0c057 	movne	ip, #87	; 0x57
40005d88:	03a0c037 	moveq	ip, #55	; 0x37
40005d8c:	e06c5005 	rsb	r5, ip, r5
40005d90:	e1580005 	cmp	r8, r5
40005d94:	da000006 	ble	40005db4 <_strtol_r+0x130>
40005d98:	e1510000 	cmp	r1, r0
40005d9c:	93a0c000 	movls	ip, #0
40005da0:	83a0c001 	movhi	ip, #1
40005da4:	e19c6fa6 	orrs	r6, ip, r6, lsr #31
40005da8:	0affffe3 	beq	40005d3c <_strtol_r+0xb8>
40005dac:	e3e06000 	mvn	r6, #0
40005db0:	eaffffea 	b	40005d60 <_strtol_r+0xdc>
40005db4:	e3760001 	cmn	r6, #1
40005db8:	0a00000a 	beq	40005de8 <_strtol_r+0x164>
40005dbc:	e3530000 	cmp	r3, #0
40005dc0:	12611000 	rsbne	r1, r1, #0
40005dc4:	e3520000 	cmp	r2, #0
40005dc8:	e1a00001 	mov	r0, r1
40005dcc:	0a000002 	beq	40005ddc <_strtol_r+0x158>
40005dd0:	e3560000 	cmp	r6, #0
40005dd4:	1a00000b 	bne	40005e08 <_strtol_r+0x184>
40005dd8:	e582b000 	str	fp, [r2]
40005ddc:	e28dd014 	add	sp, sp, #20
40005de0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005de4:	e12fff1e 	bx	lr
40005de8:	e3530000 	cmp	r3, #0
40005dec:	e59d100c 	ldr	r1, [sp, #12]
40005df0:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
40005df4:	13a00102 	movne	r0, #-2147483648	; 0x80000000
40005df8:	e3a03022 	mov	r3, #34	; 0x22
40005dfc:	e3520000 	cmp	r2, #0
40005e00:	e5813000 	str	r3, [r1]
40005e04:	0afffff4 	beq	40005ddc <_strtol_r+0x158>
40005e08:	e244b001 	sub	fp, r4, #1
40005e0c:	eafffff1 	b	40005dd8 <_strtol_r+0x154>
40005e10:	e2814002 	add	r4, r1, #2
40005e14:	e5d15001 	ldrb	r5, [r1, #1]
40005e18:	e3a03001 	mov	r3, #1
40005e1c:	eaffffac 	b	40005cd4 <_strtol_r+0x50>
40005e20:	e5d40000 	ldrb	r0, [r4]
40005e24:	e20000df 	and	r0, r0, #223	; 0xdf
40005e28:	e3500058 	cmp	r0, #88	; 0x58
40005e2c:	0a000002 	beq	40005e3c <_strtol_r+0x1b8>
40005e30:	e3510000 	cmp	r1, #0
40005e34:	13a08008 	movne	r8, #8
40005e38:	eaffffaf 	b	40005cfc <_strtol_r+0x78>
40005e3c:	e3a08010 	mov	r8, #16
40005e40:	e5d45001 	ldrb	r5, [r4, #1]
40005e44:	e1a0a008 	mov	sl, r8
40005e48:	e2844002 	add	r4, r4, #2
40005e4c:	eaffffab 	b	40005d00 <_strtol_r+0x7c>
40005e50:	400170c8 	andmi	r7, r1, r8, asr #1

40005e54 <strtol>:
40005e54:	e59fc01c 	ldr	ip, [pc, #28]	; 40005e78 <strtol+0x24>
40005e58:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
40005e5c:	e1a04001 	mov	r4, r1
40005e60:	e1a03002 	mov	r3, r2
40005e64:	e1a01000 	mov	r1, r0
40005e68:	e1a02004 	mov	r2, r4
40005e6c:	e59c0000 	ldr	r0, [ip]
40005e70:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005e74:	eaffff82 	b	40005c84 <_strtol_r>
40005e78:	400170d0 	ldrdmi	r7, [r1], -r0

40005e7c <_vsprintf_r>:
40005e7c:	e92d4030 	push	{r4, r5, lr}
40005e80:	e24dd06c 	sub	sp, sp, #108	; 0x6c
40005e84:	e1a0e001 	mov	lr, r1
40005e88:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
40005e8c:	e3a05f82 	mov	r5, #520	; 0x208
40005e90:	e3e04000 	mvn	r4, #0
40005e94:	e1a0100d 	mov	r1, sp
40005e98:	e58de000 	str	lr, [sp]
40005e9c:	e58de010 	str	lr, [sp, #16]
40005ea0:	e1cd50bc 	strh	r5, [sp, #12]
40005ea4:	e58dc008 	str	ip, [sp, #8]
40005ea8:	e58dc014 	str	ip, [sp, #20]
40005eac:	e1cd40be 	strh	r4, [sp, #14]
40005eb0:	eb00000f 	bl	40005ef4 <_svfprintf_r>
40005eb4:	e59d3000 	ldr	r3, [sp]
40005eb8:	e3a02000 	mov	r2, #0
40005ebc:	e5c32000 	strb	r2, [r3]
40005ec0:	e28dd06c 	add	sp, sp, #108	; 0x6c
40005ec4:	e8bd4030 	pop	{r4, r5, lr}
40005ec8:	e12fff1e 	bx	lr

40005ecc <vsprintf>:
40005ecc:	e59fc01c 	ldr	ip, [pc, #28]	; 40005ef0 <vsprintf+0x24>
40005ed0:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
40005ed4:	e1a04001 	mov	r4, r1
40005ed8:	e1a03002 	mov	r3, r2
40005edc:	e1a01000 	mov	r1, r0
40005ee0:	e1a02004 	mov	r2, r4
40005ee4:	e59c0000 	ldr	r0, [ip]
40005ee8:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005eec:	eaffffe2 	b	40005e7c <_vsprintf_r>
40005ef0:	400170d0 	ldrdmi	r7, [r1], -r0

40005ef4 <_svfprintf_r>:
40005ef4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005ef8:	e24ddf43 	sub	sp, sp, #268	; 0x10c
40005efc:	e58d3048 	str	r3, [sp, #72]	; 0x48
40005f00:	e58d1030 	str	r1, [sp, #48]	; 0x30
40005f04:	e58d2024 	str	r2, [sp, #36]	; 0x24
40005f08:	e58d0038 	str	r0, [sp, #56]	; 0x38
40005f0c:	eb000e19 	bl	40009778 <_localeconv_r>
40005f10:	e5900000 	ldr	r0, [r0]
40005f14:	e58d0054 	str	r0, [sp, #84]	; 0x54
40005f18:	ebffff41 	bl	40005c24 <strlen>
40005f1c:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40005f20:	e1d430bc 	ldrh	r3, [r4, #12]
40005f24:	e3130080 	tst	r3, #128	; 0x80
40005f28:	e58d0060 	str	r0, [sp, #96]	; 0x60
40005f2c:	0a000002 	beq	40005f3c <_svfprintf_r+0x48>
40005f30:	e5943010 	ldr	r3, [r4, #16]
40005f34:	e3530000 	cmp	r3, #0
40005f38:	0a000651 	beq	40007884 <_svfprintf_r+0x1990>
40005f3c:	e3a03000 	mov	r3, #0
40005f40:	e28d40c8 	add	r4, sp, #200	; 0xc8
40005f44:	e59fcf94 	ldr	ip, [pc, #3988]	; 40006ee0 <_svfprintf_r+0xfec>
40005f48:	e58d401c 	str	r4, [sp, #28]
40005f4c:	e58d309c 	str	r3, [sp, #156]	; 0x9c
40005f50:	e58d3098 	str	r3, [sp, #152]	; 0x98
40005f54:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40005f58:	e58d4094 	str	r4, [sp, #148]	; 0x94
40005f5c:	e58d3058 	str	r3, [sp, #88]	; 0x58
40005f60:	e58d305c 	str	r3, [sp, #92]	; 0x5c
40005f64:	e58d3068 	str	r3, [sp, #104]	; 0x68
40005f68:	e58d3064 	str	r3, [sp, #100]	; 0x64
40005f6c:	e58d3040 	str	r3, [sp, #64]	; 0x40
40005f70:	e1a07004 	mov	r7, r4
40005f74:	e28c9010 	add	r9, ip, #16
40005f78:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
40005f7c:	e5d43000 	ldrb	r3, [r4]
40005f80:	e3530025 	cmp	r3, #37	; 0x25
40005f84:	13530000 	cmpne	r3, #0
40005f88:	0a0000a2 	beq	40006218 <_svfprintf_r+0x324>
40005f8c:	e2843001 	add	r3, r4, #1
40005f90:	e1a04003 	mov	r4, r3
40005f94:	e5d33000 	ldrb	r3, [r3]
40005f98:	e3530025 	cmp	r3, #37	; 0x25
40005f9c:	13530000 	cmpne	r3, #0
40005fa0:	e2843001 	add	r3, r4, #1
40005fa4:	1afffff9 	bne	40005f90 <_svfprintf_r+0x9c>
40005fa8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40005fac:	e054500c 	subs	r5, r4, ip
40005fb0:	0a00000d 	beq	40005fec <_svfprintf_r+0xf8>
40005fb4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40005fb8:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
40005fbc:	e2833001 	add	r3, r3, #1
40005fc0:	e3530007 	cmp	r3, #7
40005fc4:	e0822005 	add	r2, r2, r5
40005fc8:	e587c000 	str	ip, [r7]
40005fcc:	e5875004 	str	r5, [r7, #4]
40005fd0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40005fd4:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40005fd8:	d2877008 	addle	r7, r7, #8
40005fdc:	ca000077 	bgt	400061c0 <_svfprintf_r+0x2cc>
40005fe0:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40005fe4:	e08cc005 	add	ip, ip, r5
40005fe8:	e58dc040 	str	ip, [sp, #64]	; 0x40
40005fec:	e5d43000 	ldrb	r3, [r4]
40005ff0:	e3530000 	cmp	r3, #0
40005ff4:	0a000079 	beq	400061e0 <_svfprintf_r+0x2ec>
40005ff8:	e2845001 	add	r5, r4, #1
40005ffc:	e3e0c000 	mvn	ip, #0
40006000:	e3a03000 	mov	r3, #0
40006004:	e58d5024 	str	r5, [sp, #36]	; 0x24
40006008:	e5d48001 	ldrb	r8, [r4, #1]
4000600c:	e58dc028 	str	ip, [sp, #40]	; 0x28
40006010:	e1a02003 	mov	r2, r3
40006014:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
40006018:	e58d3044 	str	r3, [sp, #68]	; 0x44
4000601c:	e58d3020 	str	r3, [sp, #32]
40006020:	e1a03005 	mov	r3, r5
40006024:	e2833001 	add	r3, r3, #1
40006028:	e2481020 	sub	r1, r8, #32
4000602c:	e3510058 	cmp	r1, #88	; 0x58
40006030:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40006034:	ea000262 	b	400069c4 <_svfprintf_r+0xad0>
40006038:	40006864 	andmi	r6, r0, r4, ror #16
4000603c:	400069c4 	andmi	r6, r0, r4, asr #19
40006040:	400069c4 	andmi	r6, r0, r4, asr #19
40006044:	40006874 	andmi	r6, r0, r4, ror r8
40006048:	400069c4 	andmi	r6, r0, r4, asr #19
4000604c:	400069c4 	andmi	r6, r0, r4, asr #19
40006050:	400069c4 	andmi	r6, r0, r4, asr #19
40006054:	400069c4 	andmi	r6, r0, r4, asr #19
40006058:	400069c4 	andmi	r6, r0, r4, asr #19
4000605c:	400069c4 	andmi	r6, r0, r4, asr #19
40006060:	40006888 	andmi	r6, r0, r8, lsl #17
40006064:	4000678c 	andmi	r6, r0, ip, lsl #15
40006068:	400069c4 	andmi	r6, r0, r4, asr #19
4000606c:	400061ac 	andmi	r6, r0, ip, lsr #3
40006070:	400064a8 	andmi	r6, r0, r8, lsr #9
40006074:	400069c4 	andmi	r6, r0, r4, asr #19
40006078:	40006980 	andmi	r6, r0, r0, lsl #19
4000607c:	40006994 	mulmi	r0, r4, r9
40006080:	40006994 	mulmi	r0, r4, r9
40006084:	40006994 	mulmi	r0, r4, r9
40006088:	40006994 	mulmi	r0, r4, r9
4000608c:	40006994 	mulmi	r0, r4, r9
40006090:	40006994 	mulmi	r0, r4, r9
40006094:	40006994 	mulmi	r0, r4, r9
40006098:	40006994 	mulmi	r0, r4, r9
4000609c:	40006994 	mulmi	r0, r4, r9
400060a0:	400069c4 	andmi	r6, r0, r4, asr #19
400060a4:	400069c4 	andmi	r6, r0, r4, asr #19
400060a8:	400069c4 	andmi	r6, r0, r4, asr #19
400060ac:	400069c4 	andmi	r6, r0, r4, asr #19
400060b0:	400069c4 	andmi	r6, r0, r4, asr #19
400060b4:	400069c4 	andmi	r6, r0, r4, asr #19
400060b8:	400069c4 	andmi	r6, r0, r4, asr #19
400060bc:	400069c4 	andmi	r6, r0, r4, asr #19
400060c0:	400069c4 	andmi	r6, r0, r4, asr #19
400060c4:	400069c4 	andmi	r6, r0, r4, asr #19
400060c8:	4000654c 	andmi	r6, r0, ip, asr #10
400060cc:	400065a4 	andmi	r6, r0, r4, lsr #11
400060d0:	400069c4 	andmi	r6, r0, r4, asr #19
400060d4:	400065a4 	andmi	r6, r0, r4, lsr #11
400060d8:	400069c4 	andmi	r6, r0, r4, asr #19
400060dc:	400069c4 	andmi	r6, r0, r4, asr #19
400060e0:	400069c4 	andmi	r6, r0, r4, asr #19
400060e4:	400069c4 	andmi	r6, r0, r4, asr #19
400060e8:	4000664c 	andmi	r6, r0, ip, asr #12
400060ec:	400069c4 	andmi	r6, r0, r4, asr #19
400060f0:	400069c4 	andmi	r6, r0, r4, asr #19
400060f4:	40006660 	andmi	r6, r0, r0, ror #12
400060f8:	400069c4 	andmi	r6, r0, r4, asr #19
400060fc:	400069c4 	andmi	r6, r0, r4, asr #19
40006100:	400069c4 	andmi	r6, r0, r4, asr #19
40006104:	400069c4 	andmi	r6, r0, r4, asr #19
40006108:	400069c4 	andmi	r6, r0, r4, asr #19
4000610c:	400064fc 	strdmi	r6, [r0], -ip
40006110:	400069c4 	andmi	r6, r0, r4, asr #19
40006114:	400069c4 	andmi	r6, r0, r4, asr #19
40006118:	400068f4 	strdmi	r6, [r0], -r4
4000611c:	400069c4 	andmi	r6, r0, r4, asr #19
40006120:	400069c4 	andmi	r6, r0, r4, asr #19
40006124:	400069c4 	andmi	r6, r0, r4, asr #19
40006128:	400069c4 	andmi	r6, r0, r4, asr #19
4000612c:	400069c4 	andmi	r6, r0, r4, asr #19
40006130:	400069c4 	andmi	r6, r0, r4, asr #19
40006134:	400069c4 	andmi	r6, r0, r4, asr #19
40006138:	400069c4 	andmi	r6, r0, r4, asr #19
4000613c:	400069c4 	andmi	r6, r0, r4, asr #19
40006140:	400069c4 	andmi	r6, r0, r4, asr #19
40006144:	400068b0 			; <UNDEFINED> instruction: 0x400068b0
40006148:	40006940 	andmi	r6, r0, r0, asr #18
4000614c:	400065a4 	andmi	r6, r0, r4, lsr #11
40006150:	400065a4 	andmi	r6, r0, r4, lsr #11
40006154:	400065a4 	andmi	r6, r0, r4, lsr #11
40006158:	40006850 	andmi	r6, r0, r0, asr r8
4000615c:	40006940 	andmi	r6, r0, r0, asr #18
40006160:	400069c4 	andmi	r6, r0, r4, asr #19
40006164:	400069c4 	andmi	r6, r0, r4, asr #19
40006168:	40006798 	mulmi	r0, r8, r7
4000616c:	400069c4 	andmi	r6, r0, r4, asr #19
40006170:	400067c8 	andmi	r6, r0, r8, asr #15
40006174:	40006478 	andmi	r6, r0, r8, ror r4
40006178:	40006808 	andmi	r6, r0, r8, lsl #16
4000617c:	400066a0 	andmi	r6, r0, r0, lsr #13
40006180:	400069c4 	andmi	r6, r0, r4, asr #19
40006184:	400066b4 			; <UNDEFINED> instruction: 0x400066b4
40006188:	400069c4 	andmi	r6, r0, r4, asr #19
4000618c:	40006220 	andmi	r6, r0, r0, lsr #4
40006190:	400069c4 	andmi	r6, r0, r4, asr #19
40006194:	400069c4 	andmi	r6, r0, r4, asr #19
40006198:	40006728 	andmi	r6, r0, r8, lsr #14
4000619c:	e59d5044 	ldr	r5, [sp, #68]	; 0x44
400061a0:	e2655000 	rsb	r5, r5, #0
400061a4:	e58d5044 	str	r5, [sp, #68]	; 0x44
400061a8:	e58d1048 	str	r1, [sp, #72]	; 0x48
400061ac:	e59dc020 	ldr	ip, [sp, #32]
400061b0:	e38cc004 	orr	ip, ip, #4
400061b4:	e58dc020 	str	ip, [sp, #32]
400061b8:	e5d38000 	ldrb	r8, [r3]
400061bc:	eaffff98 	b	40006024 <_svfprintf_r+0x130>
400061c0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400061c4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400061c8:	e28d2094 	add	r2, sp, #148	; 0x94
400061cc:	eb0013c6 	bl	4000b0ec <__ssprint_r>
400061d0:	e3500000 	cmp	r0, #0
400061d4:	1a000007 	bne	400061f8 <_svfprintf_r+0x304>
400061d8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400061dc:	eaffff7f 	b	40005fe0 <_svfprintf_r+0xec>
400061e0:	e59d309c 	ldr	r3, [sp, #156]	; 0x9c
400061e4:	e3530000 	cmp	r3, #0
400061e8:	159d0038 	ldrne	r0, [sp, #56]	; 0x38
400061ec:	159d1030 	ldrne	r1, [sp, #48]	; 0x30
400061f0:	128d2094 	addne	r2, sp, #148	; 0x94
400061f4:	1b0013bc 	blne	4000b0ec <__ssprint_r>
400061f8:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
400061fc:	e1d430bc 	ldrh	r3, [r4, #12]
40006200:	e59d0040 	ldr	r0, [sp, #64]	; 0x40
40006204:	e3130040 	tst	r3, #64	; 0x40
40006208:	13e00000 	mvnne	r0, #0
4000620c:	e28ddf43 	add	sp, sp, #268	; 0x10c
40006210:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006214:	e12fff1e 	bx	lr
40006218:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000621c:	eaffff72 	b	40005fec <_svfprintf_r+0xf8>
40006220:	e59d5020 	ldr	r5, [sp, #32]
40006224:	e3150020 	tst	r5, #32
40006228:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000622c:	0a0000b9 	beq	40006518 <_svfprintf_r+0x624>
40006230:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006234:	e28c3007 	add	r3, ip, #7
40006238:	e3c33007 	bic	r3, r3, #7
4000623c:	e2834008 	add	r4, r3, #8
40006240:	e58d4048 	str	r4, [sp, #72]	; 0x48
40006244:	e8930030 	ldm	r3, {r4, r5}
40006248:	e3a03001 	mov	r3, #1
4000624c:	e3a0a000 	mov	sl, #0
40006250:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40006254:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006258:	e35c0000 	cmp	ip, #0
4000625c:	a59dc020 	ldrge	ip, [sp, #32]
40006260:	a3ccc080 	bicge	ip, ip, #128	; 0x80
40006264:	a58dc020 	strge	ip, [sp, #32]
40006268:	e1940005 	orrs	r0, r4, r5
4000626c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006270:	03a02000 	moveq	r2, #0
40006274:	13a02001 	movne	r2, #1
40006278:	e35c0000 	cmp	ip, #0
4000627c:	13822001 	orrne	r2, r2, #1
40006280:	e3520000 	cmp	r2, #0
40006284:	0a0002cb 	beq	40006db8 <_svfprintf_r+0xec4>
40006288:	e3530001 	cmp	r3, #1
4000628c:	0a0003b1 	beq	40007158 <_svfprintf_r+0x1264>
40006290:	e3530002 	cmp	r3, #2
40006294:	e28d20c7 	add	r2, sp, #199	; 0xc7
40006298:	1a00005b 	bne	4000640c <_svfprintf_r+0x518>
4000629c:	e59dc068 	ldr	ip, [sp, #104]	; 0x68
400062a0:	e1a03224 	lsr	r3, r4, #4
400062a4:	e204000f 	and	r0, r4, #15
400062a8:	e1833e05 	orr	r3, r3, r5, lsl #28
400062ac:	e1a01225 	lsr	r1, r5, #4
400062b0:	e1a04003 	mov	r4, r3
400062b4:	e1a05001 	mov	r5, r1
400062b8:	e7dc3000 	ldrb	r3, [ip, r0]
400062bc:	e1940005 	orrs	r0, r4, r5
400062c0:	e1a06002 	mov	r6, r2
400062c4:	e5c23000 	strb	r3, [r2]
400062c8:	e2422001 	sub	r2, r2, #1
400062cc:	1afffff3 	bne	400062a0 <_svfprintf_r+0x3ac>
400062d0:	e59d301c 	ldr	r3, [sp, #28]
400062d4:	e0663003 	rsb	r3, r6, r3
400062d8:	e58d3034 	str	r3, [sp, #52]	; 0x34
400062dc:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
400062e0:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
400062e4:	e3a05000 	mov	r5, #0
400062e8:	e15c0004 	cmp	ip, r4
400062ec:	b1a0c004 	movlt	ip, r4
400062f0:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400062f4:	e58d5050 	str	r5, [sp, #80]	; 0x50
400062f8:	e35a0000 	cmp	sl, #0
400062fc:	0a000002 	beq	4000630c <_svfprintf_r+0x418>
40006300:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
40006304:	e2844001 	add	r4, r4, #1
40006308:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000630c:	e59d5020 	ldr	r5, [sp, #32]
40006310:	e215b002 	ands	fp, r5, #2
40006314:	159dc02c 	ldrne	ip, [sp, #44]	; 0x2c
40006318:	e59d3020 	ldr	r3, [sp, #32]
4000631c:	128cc002 	addne	ip, ip, #2
40006320:	158dc02c 	strne	ip, [sp, #44]	; 0x2c
40006324:	e2133084 	ands	r3, r3, #132	; 0x84
40006328:	e58d304c 	str	r3, [sp, #76]	; 0x4c
4000632c:	1a0001ae 	bne	400069ec <_svfprintf_r+0xaf8>
40006330:	e59d4044 	ldr	r4, [sp, #68]	; 0x44
40006334:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40006338:	e06c5004 	rsb	r5, ip, r4
4000633c:	e3550000 	cmp	r5, #0
40006340:	da0001a9 	ble	400069ec <_svfprintf_r+0xaf8>
40006344:	e3550010 	cmp	r5, #16
40006348:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000634c:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40006350:	e59fab88 	ldr	sl, [pc, #2952]	; 40006ee0 <_svfprintf_r+0xfec>
40006354:	da000021 	ble	400063e0 <_svfprintf_r+0x4ec>
40006358:	e58d606c 	str	r6, [sp, #108]	; 0x6c
4000635c:	e1a00007 	mov	r0, r7
40006360:	e3a04010 	mov	r4, #16
40006364:	e1a07005 	mov	r7, r5
40006368:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
4000636c:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40006370:	ea000002 	b	40006380 <_svfprintf_r+0x48c>
40006374:	e2477010 	sub	r7, r7, #16
40006378:	e3570010 	cmp	r7, #16
4000637c:	da000014 	ble	400063d4 <_svfprintf_r+0x4e0>
40006380:	e2822001 	add	r2, r2, #1
40006384:	e59f3b54 	ldr	r3, [pc, #2900]	; 40006ee0 <_svfprintf_r+0xfec>
40006388:	e3520007 	cmp	r2, #7
4000638c:	e2811010 	add	r1, r1, #16
40006390:	e8800018 	stm	r0, {r3, r4}
40006394:	e58d2098 	str	r2, [sp, #152]	; 0x98
40006398:	e58d109c 	str	r1, [sp, #156]	; 0x9c
4000639c:	d2800008 	addle	r0, r0, #8
400063a0:	dafffff3 	ble	40006374 <_svfprintf_r+0x480>
400063a4:	e1a00005 	mov	r0, r5
400063a8:	e1a01006 	mov	r1, r6
400063ac:	e28d2094 	add	r2, sp, #148	; 0x94
400063b0:	eb00134d 	bl	4000b0ec <__ssprint_r>
400063b4:	e3500000 	cmp	r0, #0
400063b8:	1affff8e 	bne	400061f8 <_svfprintf_r+0x304>
400063bc:	e2477010 	sub	r7, r7, #16
400063c0:	e3570010 	cmp	r7, #16
400063c4:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400063c8:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400063cc:	e28d00c8 	add	r0, sp, #200	; 0xc8
400063d0:	caffffea 	bgt	40006380 <_svfprintf_r+0x48c>
400063d4:	e59d606c 	ldr	r6, [sp, #108]	; 0x6c
400063d8:	e1a05007 	mov	r5, r7
400063dc:	e1a07000 	mov	r7, r0
400063e0:	e2822001 	add	r2, r2, #1
400063e4:	e0854001 	add	r4, r5, r1
400063e8:	e3520007 	cmp	r2, #7
400063ec:	e58d2098 	str	r2, [sp, #152]	; 0x98
400063f0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400063f4:	e587a000 	str	sl, [r7]
400063f8:	e5875004 	str	r5, [r7, #4]
400063fc:	ca00035f 	bgt	40007180 <_svfprintf_r+0x128c>
40006400:	e2877008 	add	r7, r7, #8
40006404:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40006408:	ea000178 	b	400069f0 <_svfprintf_r+0xafc>
4000640c:	e1a031a4 	lsr	r3, r4, #3
40006410:	e1833e85 	orr	r3, r3, r5, lsl #29
40006414:	e1a001a5 	lsr	r0, r5, #3
40006418:	e2041007 	and	r1, r4, #7
4000641c:	e1a05000 	mov	r5, r0
40006420:	e1a04003 	mov	r4, r3
40006424:	e1940005 	orrs	r0, r4, r5
40006428:	e2813030 	add	r3, r1, #48	; 0x30
4000642c:	e1a06002 	mov	r6, r2
40006430:	e5c23000 	strb	r3, [r2]
40006434:	e2422001 	sub	r2, r2, #1
40006438:	1afffff3 	bne	4000640c <_svfprintf_r+0x518>
4000643c:	e59d4020 	ldr	r4, [sp, #32]
40006440:	e3140001 	tst	r4, #1
40006444:	e1a01006 	mov	r1, r6
40006448:	0a000348 	beq	40007170 <_svfprintf_r+0x127c>
4000644c:	e3530030 	cmp	r3, #48	; 0x30
40006450:	059dc01c 	ldreq	ip, [sp, #28]
40006454:	159d401c 	ldrne	r4, [sp, #28]
40006458:	11a06002 	movne	r6, r2
4000645c:	0066c00c 	rsbeq	ip, r6, ip
40006460:	13a03030 	movne	r3, #48	; 0x30
40006464:	10664004 	rsbne	r4, r6, r4
40006468:	058dc034 	streq	ip, [sp, #52]	; 0x34
4000646c:	158d4034 	strne	r4, [sp, #52]	; 0x34
40006470:	15413001 	strbne	r3, [r1, #-1]
40006474:	eaffff98 	b	400062dc <_svfprintf_r+0x3e8>
40006478:	e59dc020 	ldr	ip, [sp, #32]
4000647c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006480:	e21c3020 	ands	r3, ip, #32
40006484:	0a00007c 	beq	4000667c <_svfprintf_r+0x788>
40006488:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000648c:	e2843007 	add	r3, r4, #7
40006490:	e3c33007 	bic	r3, r3, #7
40006494:	e2835008 	add	r5, r3, #8
40006498:	e58d5048 	str	r5, [sp, #72]	; 0x48
4000649c:	e8930030 	ldm	r3, {r4, r5}
400064a0:	e3a03000 	mov	r3, #0
400064a4:	eaffff68 	b	4000624c <_svfprintf_r+0x358>
400064a8:	e5d38000 	ldrb	r8, [r3]
400064ac:	e358002a 	cmp	r8, #42	; 0x2a
400064b0:	e2830001 	add	r0, r3, #1
400064b4:	0a00063c 	beq	40007dac <_svfprintf_r+0x1eb8>
400064b8:	e2481030 	sub	r1, r8, #48	; 0x30
400064bc:	e3510009 	cmp	r1, #9
400064c0:	83a04000 	movhi	r4, #0
400064c4:	81a03000 	movhi	r3, r0
400064c8:	858d4028 	strhi	r4, [sp, #40]	; 0x28
400064cc:	8afffed5 	bhi	40006028 <_svfprintf_r+0x134>
400064d0:	e3a03000 	mov	r3, #0
400064d4:	e4d08001 	ldrb	r8, [r0], #1
400064d8:	e0833103 	add	r3, r3, r3, lsl #2
400064dc:	e0813083 	add	r3, r1, r3, lsl #1
400064e0:	e2481030 	sub	r1, r8, #48	; 0x30
400064e4:	e3510009 	cmp	r1, #9
400064e8:	9afffff9 	bls	400064d4 <_svfprintf_r+0x5e0>
400064ec:	e1833fc3 	orr	r3, r3, r3, asr #31
400064f0:	e58d3028 	str	r3, [sp, #40]	; 0x28
400064f4:	e1a03000 	mov	r3, r0
400064f8:	eafffeca 	b	40006028 <_svfprintf_r+0x134>
400064fc:	e59d4020 	ldr	r4, [sp, #32]
40006500:	e3844010 	orr	r4, r4, #16
40006504:	e58d4020 	str	r4, [sp, #32]
40006508:	e59d5020 	ldr	r5, [sp, #32]
4000650c:	e3150020 	tst	r5, #32
40006510:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006514:	1affff45 	bne	40006230 <_svfprintf_r+0x33c>
40006518:	e59d5020 	ldr	r5, [sp, #32]
4000651c:	e3150010 	tst	r5, #16
40006520:	1a00035d 	bne	4000729c <_svfprintf_r+0x13a8>
40006524:	e59d4020 	ldr	r4, [sp, #32]
40006528:	e3140040 	tst	r4, #64	; 0x40
4000652c:	0a00035a 	beq	4000729c <_svfprintf_r+0x13a8>
40006530:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006534:	e1d540b0 	ldrh	r4, [r5]
40006538:	e2855004 	add	r5, r5, #4
4000653c:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006540:	e3a03001 	mov	r3, #1
40006544:	e3a05000 	mov	r5, #0
40006548:	eaffff3f 	b	4000624c <_svfprintf_r+0x358>
4000654c:	e59d5020 	ldr	r5, [sp, #32]
40006550:	e3855010 	orr	r5, r5, #16
40006554:	e58d5020 	str	r5, [sp, #32]
40006558:	e59dc020 	ldr	ip, [sp, #32]
4000655c:	e31c0020 	tst	ip, #32
40006560:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006564:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006568:	0a0000f9 	beq	40006954 <_svfprintf_r+0xa60>
4000656c:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006570:	e2841007 	add	r1, r4, #7
40006574:	e3c11007 	bic	r1, r1, #7
40006578:	e891000c 	ldm	r1, {r2, r3}
4000657c:	e2811008 	add	r1, r1, #8
40006580:	e58d1048 	str	r1, [sp, #72]	; 0x48
40006584:	e1a04002 	mov	r4, r2
40006588:	e1a05003 	mov	r5, r3
4000658c:	e3520000 	cmp	r2, #0
40006590:	e2d30000 	sbcs	r0, r3, #0
40006594:	ba0003e4 	blt	4000752c <_svfprintf_r+0x1638>
40006598:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000659c:	e3a03001 	mov	r3, #1
400065a0:	eaffff2b 	b	40006254 <_svfprintf_r+0x360>
400065a4:	e59d4020 	ldr	r4, [sp, #32]
400065a8:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400065ac:	e58d3024 	str	r3, [sp, #36]	; 0x24
400065b0:	e3140008 	tst	r4, #8
400065b4:	e2853007 	add	r3, r5, #7
400065b8:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400065bc:	e3c33007 	bic	r3, r3, #7
400065c0:	0a0003f0 	beq	40007588 <_svfprintf_r+0x1694>
400065c4:	e283c008 	add	ip, r3, #8
400065c8:	e5934000 	ldr	r4, [r3]
400065cc:	e5933004 	ldr	r3, [r3, #4]
400065d0:	e58dc048 	str	ip, [sp, #72]	; 0x48
400065d4:	e58d4058 	str	r4, [sp, #88]	; 0x58
400065d8:	e58d305c 	str	r3, [sp, #92]	; 0x5c
400065dc:	e28d0058 	add	r0, sp, #88	; 0x58
400065e0:	e8900003 	ldm	r0, {r0, r1}
400065e4:	eb001208 	bl	4000ae0c <__fpclassifyd>
400065e8:	e3500001 	cmp	r0, #1
400065ec:	e28d0058 	add	r0, sp, #88	; 0x58
400065f0:	e8900003 	ldm	r0, {r0, r1}
400065f4:	1a0003d2 	bne	40007544 <_svfprintf_r+0x1650>
400065f8:	e3a03000 	mov	r3, #0
400065fc:	e3a02000 	mov	r2, #0
40006600:	eb001d3d 	bl	4000dafc <__aeabi_dcmplt>
40006604:	e59d4020 	ldr	r4, [sp, #32]
40006608:	e3500000 	cmp	r0, #0
4000660c:	13a0a02d 	movne	sl, #45	; 0x2d
40006610:	e59f38cc 	ldr	r3, [pc, #2252]	; 40006ee4 <_svfprintf_r+0xff0>
40006614:	e3a05003 	mov	r5, #3
40006618:	e3a0c000 	mov	ip, #0
4000661c:	05dda077 	ldrbeq	sl, [sp, #119]	; 0x77
40006620:	15cda077 	strbne	sl, [sp, #119]	; 0x77
40006624:	e3c44080 	bic	r4, r4, #128	; 0x80
40006628:	e3580047 	cmp	r8, #71	; 0x47
4000662c:	e59f68b4 	ldr	r6, [pc, #2228]	; 40006ee8 <_svfprintf_r+0xff4>
40006630:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40006634:	e58dc028 	str	ip, [sp, #40]	; 0x28
40006638:	e58d4020 	str	r4, [sp, #32]
4000663c:	d1a06003 	movle	r6, r3
40006640:	e58d5034 	str	r5, [sp, #52]	; 0x34
40006644:	e58dc050 	str	ip, [sp, #80]	; 0x50
40006648:	eaffff2a 	b	400062f8 <_svfprintf_r+0x404>
4000664c:	e59d4020 	ldr	r4, [sp, #32]
40006650:	e3844008 	orr	r4, r4, #8
40006654:	e58d4020 	str	r4, [sp, #32]
40006658:	e5d38000 	ldrb	r8, [r3]
4000665c:	eafffe70 	b	40006024 <_svfprintf_r+0x130>
40006660:	e59d5020 	ldr	r5, [sp, #32]
40006664:	e3855010 	orr	r5, r5, #16
40006668:	e58d5020 	str	r5, [sp, #32]
4000666c:	e59dc020 	ldr	ip, [sp, #32]
40006670:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006674:	e21c3020 	ands	r3, ip, #32
40006678:	1affff82 	bne	40006488 <_svfprintf_r+0x594>
4000667c:	e59dc020 	ldr	ip, [sp, #32]
40006680:	e21c2010 	ands	r2, ip, #16
40006684:	0a0003d0 	beq	400075cc <_svfprintf_r+0x16d8>
40006688:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
4000668c:	e5954000 	ldr	r4, [r5]
40006690:	e2855004 	add	r5, r5, #4
40006694:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006698:	e3a05000 	mov	r5, #0
4000669c:	eafffeea 	b	4000624c <_svfprintf_r+0x358>
400066a0:	e59d5020 	ldr	r5, [sp, #32]
400066a4:	e3855020 	orr	r5, r5, #32
400066a8:	e58d5020 	str	r5, [sp, #32]
400066ac:	e5d38000 	ldrb	r8, [r3]
400066b0:	eafffe5b 	b	40006024 <_svfprintf_r+0x130>
400066b4:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400066b8:	e5946000 	ldr	r6, [r4]
400066bc:	e3a05000 	mov	r5, #0
400066c0:	e1560005 	cmp	r6, r5
400066c4:	e58d3024 	str	r3, [sp, #36]	; 0x24
400066c8:	e2844004 	add	r4, r4, #4
400066cc:	e5cd5077 	strb	r5, [sp, #119]	; 0x77
400066d0:	0a000505 	beq	40007aec <_svfprintf_r+0x1bf8>
400066d4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400066d8:	e35c0000 	cmp	ip, #0
400066dc:	e1a00006 	mov	r0, r6
400066e0:	ba0004e2 	blt	40007a70 <_svfprintf_r+0x1b7c>
400066e4:	e1a01005 	mov	r1, r5
400066e8:	e1a0200c 	mov	r2, ip
400066ec:	eb000df8 	bl	40009ed4 <memchr>
400066f0:	e3500000 	cmp	r0, #0
400066f4:	0a00051b 	beq	40007b68 <_svfprintf_r+0x1c74>
400066f8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400066fc:	e0660000 	rsb	r0, r6, r0
40006700:	e15c0000 	cmp	ip, r0
40006704:	a1a0c000 	movge	ip, r0
40006708:	e58d4048 	str	r4, [sp, #72]	; 0x48
4000670c:	e1cc4fcc 	bic	r4, ip, ip, asr #31
40006710:	e58dc034 	str	ip, [sp, #52]	; 0x34
40006714:	e58d5028 	str	r5, [sp, #40]	; 0x28
40006718:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000671c:	e58d5050 	str	r5, [sp, #80]	; 0x50
40006720:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40006724:	eafffef3 	b	400062f8 <_svfprintf_r+0x404>
40006728:	e59d5020 	ldr	r5, [sp, #32]
4000672c:	e59f47b8 	ldr	r4, [pc, #1976]	; 40006eec <_svfprintf_r+0xff8>
40006730:	e3150020 	tst	r5, #32
40006734:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006738:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
4000673c:	e58d4068 	str	r4, [sp, #104]	; 0x68
40006740:	0a000072 	beq	40006910 <_svfprintf_r+0xa1c>
40006744:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006748:	e28c3007 	add	r3, ip, #7
4000674c:	e3c33007 	bic	r3, r3, #7
40006750:	e2834008 	add	r4, r3, #8
40006754:	e58d4048 	str	r4, [sp, #72]	; 0x48
40006758:	e8930030 	ldm	r3, {r4, r5}
4000675c:	e59dc020 	ldr	ip, [sp, #32]
40006760:	e31c0001 	tst	ip, #1
40006764:	0a00023f 	beq	40007068 <_svfprintf_r+0x1174>
40006768:	e1940005 	orrs	r0, r4, r5
4000676c:	0a00023d 	beq	40007068 <_svfprintf_r+0x1174>
40006770:	e3a03030 	mov	r3, #48	; 0x30
40006774:	e38cc002 	orr	ip, ip, #2
40006778:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
4000677c:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40006780:	e58dc020 	str	ip, [sp, #32]
40006784:	e3a03002 	mov	r3, #2
40006788:	eafffeaf 	b	4000624c <_svfprintf_r+0x358>
4000678c:	e5d38000 	ldrb	r8, [r3]
40006790:	e3a0202b 	mov	r2, #43	; 0x2b
40006794:	eafffe22 	b	40006024 <_svfprintf_r+0x130>
40006798:	e5d38000 	ldrb	r8, [r3]
4000679c:	e358006c 	cmp	r8, #108	; 0x6c
400067a0:	059dc020 	ldreq	ip, [sp, #32]
400067a4:	159d4020 	ldrne	r4, [sp, #32]
400067a8:	e1a01003 	mov	r1, r3
400067ac:	038cc020 	orreq	ip, ip, #32
400067b0:	13844010 	orrne	r4, r4, #16
400067b4:	02833001 	addeq	r3, r3, #1
400067b8:	058dc020 	streq	ip, [sp, #32]
400067bc:	05d18001 	ldrbeq	r8, [r1, #1]
400067c0:	158d4020 	strne	r4, [sp, #32]
400067c4:	eafffe16 	b	40006024 <_svfprintf_r+0x130>
400067c8:	e59dc020 	ldr	ip, [sp, #32]
400067cc:	e31c0020 	tst	ip, #32
400067d0:	e58d3024 	str	r3, [sp, #36]	; 0x24
400067d4:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400067d8:	0a000371 	beq	400075a4 <_svfprintf_r+0x16b0>
400067dc:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400067e0:	e5941000 	ldr	r1, [r4]
400067e4:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
400067e8:	e1a05fc4 	asr	r5, r4, #31
400067ec:	e1a03005 	mov	r3, r5
400067f0:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400067f4:	e1a02004 	mov	r2, r4
400067f8:	e2855004 	add	r5, r5, #4
400067fc:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006800:	e881000c 	stm	r1, {r2, r3}
40006804:	eafffddb 	b	40005f78 <_svfprintf_r+0x84>
40006808:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000680c:	e59d5020 	ldr	r5, [sp, #32]
40006810:	e28cc004 	add	ip, ip, #4
40006814:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006818:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
4000681c:	e58dc048 	str	ip, [sp, #72]	; 0x48
40006820:	e59fc6c4 	ldr	ip, [pc, #1732]	; 40006eec <_svfprintf_r+0xff8>
40006824:	e3855002 	orr	r5, r5, #2
40006828:	e5934000 	ldr	r4, [r3]
4000682c:	e3a08078 	mov	r8, #120	; 0x78
40006830:	e3a03030 	mov	r3, #48	; 0x30
40006834:	e58d5020 	str	r5, [sp, #32]
40006838:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
4000683c:	e3a05000 	mov	r5, #0
40006840:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40006844:	e58dc068 	str	ip, [sp, #104]	; 0x68
40006848:	e3a03002 	mov	r3, #2
4000684c:	eafffe7e 	b	4000624c <_svfprintf_r+0x358>
40006850:	e59d5020 	ldr	r5, [sp, #32]
40006854:	e3855040 	orr	r5, r5, #64	; 0x40
40006858:	e58d5020 	str	r5, [sp, #32]
4000685c:	e5d38000 	ldrb	r8, [r3]
40006860:	eafffdef 	b	40006024 <_svfprintf_r+0x130>
40006864:	e3520000 	cmp	r2, #0
40006868:	e5d38000 	ldrb	r8, [r3]
4000686c:	03a02020 	moveq	r2, #32
40006870:	eafffdeb 	b	40006024 <_svfprintf_r+0x130>
40006874:	e59d5020 	ldr	r5, [sp, #32]
40006878:	e3855001 	orr	r5, r5, #1
4000687c:	e58d5020 	str	r5, [sp, #32]
40006880:	e5d38000 	ldrb	r8, [r3]
40006884:	eafffde6 	b	40006024 <_svfprintf_r+0x130>
40006888:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000688c:	e59cc000 	ldr	ip, [ip]
40006890:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006894:	e35c0000 	cmp	ip, #0
40006898:	e58dc044 	str	ip, [sp, #68]	; 0x44
4000689c:	e2841004 	add	r1, r4, #4
400068a0:	bafffe3d 	blt	4000619c <_svfprintf_r+0x2a8>
400068a4:	e58d1048 	str	r1, [sp, #72]	; 0x48
400068a8:	e5d38000 	ldrb	r8, [r3]
400068ac:	eafffddc 	b	40006024 <_svfprintf_r+0x130>
400068b0:	e58d3024 	str	r3, [sp, #36]	; 0x24
400068b4:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
400068b8:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400068bc:	e5932000 	ldr	r2, [r3]
400068c0:	e3a0c001 	mov	ip, #1
400068c4:	e2844004 	add	r4, r4, #4
400068c8:	e3a03000 	mov	r3, #0
400068cc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400068d0:	e5cd20a0 	strb	r2, [sp, #160]	; 0xa0
400068d4:	e58d4048 	str	r4, [sp, #72]	; 0x48
400068d8:	e1a0a003 	mov	sl, r3
400068dc:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
400068e0:	e58da028 	str	sl, [sp, #40]	; 0x28
400068e4:	e58da050 	str	sl, [sp, #80]	; 0x50
400068e8:	e58dc034 	str	ip, [sp, #52]	; 0x34
400068ec:	e28d60a0 	add	r6, sp, #160	; 0xa0
400068f0:	eafffe85 	b	4000630c <_svfprintf_r+0x418>
400068f4:	e59d5020 	ldr	r5, [sp, #32]
400068f8:	e59f45f0 	ldr	r4, [pc, #1520]	; 40006ef0 <_svfprintf_r+0xffc>
400068fc:	e3150020 	tst	r5, #32
40006900:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006904:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006908:	e58d4068 	str	r4, [sp, #104]	; 0x68
4000690c:	1affff8c 	bne	40006744 <_svfprintf_r+0x850>
40006910:	e59d5020 	ldr	r5, [sp, #32]
40006914:	e3150010 	tst	r5, #16
40006918:	1a000266 	bne	400072b8 <_svfprintf_r+0x13c4>
4000691c:	e59d4020 	ldr	r4, [sp, #32]
40006920:	e3140040 	tst	r4, #64	; 0x40
40006924:	0a000263 	beq	400072b8 <_svfprintf_r+0x13c4>
40006928:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
4000692c:	e1d540b0 	ldrh	r4, [r5]
40006930:	e2855004 	add	r5, r5, #4
40006934:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006938:	e3a05000 	mov	r5, #0
4000693c:	eaffff86 	b	4000675c <_svfprintf_r+0x868>
40006940:	e59dc020 	ldr	ip, [sp, #32]
40006944:	e31c0020 	tst	ip, #32
40006948:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000694c:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006950:	1affff05 	bne	4000656c <_svfprintf_r+0x678>
40006954:	e59d5020 	ldr	r5, [sp, #32]
40006958:	e3150010 	tst	r5, #16
4000695c:	0a000327 	beq	40007600 <_svfprintf_r+0x170c>
40006960:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006964:	e59c4000 	ldr	r4, [ip]
40006968:	e28cc004 	add	ip, ip, #4
4000696c:	e1a05fc4 	asr	r5, r4, #31
40006970:	e58dc048 	str	ip, [sp, #72]	; 0x48
40006974:	e1a02004 	mov	r2, r4
40006978:	e1a03005 	mov	r3, r5
4000697c:	eaffff02 	b	4000658c <_svfprintf_r+0x698>
40006980:	e59d5020 	ldr	r5, [sp, #32]
40006984:	e3855080 	orr	r5, r5, #128	; 0x80
40006988:	e58d5020 	str	r5, [sp, #32]
4000698c:	e5d38000 	ldrb	r8, [r3]
40006990:	eafffda3 	b	40006024 <_svfprintf_r+0x130>
40006994:	e3a0c000 	mov	ip, #0
40006998:	e58dc044 	str	ip, [sp, #68]	; 0x44
4000699c:	e2481030 	sub	r1, r8, #48	; 0x30
400069a0:	e1a0000c 	mov	r0, ip
400069a4:	e4d38001 	ldrb	r8, [r3], #1
400069a8:	e0800100 	add	r0, r0, r0, lsl #2
400069ac:	e0810080 	add	r0, r1, r0, lsl #1
400069b0:	e2481030 	sub	r1, r8, #48	; 0x30
400069b4:	e3510009 	cmp	r1, #9
400069b8:	9afffff9 	bls	400069a4 <_svfprintf_r+0xab0>
400069bc:	e58d0044 	str	r0, [sp, #68]	; 0x44
400069c0:	eafffd98 	b	40006028 <_svfprintf_r+0x134>
400069c4:	e3580000 	cmp	r8, #0
400069c8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400069cc:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400069d0:	0afffe02 	beq	400061e0 <_svfprintf_r+0x2ec>
400069d4:	e3a03000 	mov	r3, #0
400069d8:	e3a0c001 	mov	ip, #1
400069dc:	e1a0a003 	mov	sl, r3
400069e0:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400069e4:	e5cd80a0 	strb	r8, [sp, #160]	; 0xa0
400069e8:	eaffffbb 	b	400068dc <_svfprintf_r+0x9e8>
400069ec:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400069f0:	e35a0000 	cmp	sl, #0
400069f4:	0a00000a 	beq	40006a24 <_svfprintf_r+0xb30>
400069f8:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400069fc:	e2833001 	add	r3, r3, #1
40006a00:	e3530007 	cmp	r3, #7
40006a04:	e2844001 	add	r4, r4, #1
40006a08:	e28d2077 	add	r2, sp, #119	; 0x77
40006a0c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006a10:	e3a03001 	mov	r3, #1
40006a14:	e887000c 	stm	r7, {r2, r3}
40006a18:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006a1c:	d2877008 	addle	r7, r7, #8
40006a20:	ca00017e 	bgt	40007020 <_svfprintf_r+0x112c>
40006a24:	e35b0000 	cmp	fp, #0
40006a28:	0a00000a 	beq	40006a58 <_svfprintf_r+0xb64>
40006a2c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006a30:	e2833001 	add	r3, r3, #1
40006a34:	e3530007 	cmp	r3, #7
40006a38:	e2844002 	add	r4, r4, #2
40006a3c:	e28d2078 	add	r2, sp, #120	; 0x78
40006a40:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006a44:	e3a03002 	mov	r3, #2
40006a48:	e887000c 	stm	r7, {r2, r3}
40006a4c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006a50:	d2877008 	addle	r7, r7, #8
40006a54:	ca00017a 	bgt	40007044 <_svfprintf_r+0x1150>
40006a58:	e59d504c 	ldr	r5, [sp, #76]	; 0x4c
40006a5c:	e3550080 	cmp	r5, #128	; 0x80
40006a60:	0a0000e3 	beq	40006df4 <_svfprintf_r+0xf00>
40006a64:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006a68:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40006a6c:	e063a00c 	rsb	sl, r3, ip
40006a70:	e35a0000 	cmp	sl, #0
40006a74:	da000034 	ble	40006b4c <_svfprintf_r+0xc58>
40006a78:	e35a0010 	cmp	sl, #16
40006a7c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006a80:	e59f5478 	ldr	r5, [pc, #1144]	; 40006f00 <_svfprintf_r+0x100c>
40006a84:	da000020 	ble	40006b0c <_svfprintf_r+0xc18>
40006a88:	e1a02007 	mov	r2, r7
40006a8c:	e1a01004 	mov	r1, r4
40006a90:	e1a07005 	mov	r7, r5
40006a94:	e3a0b010 	mov	fp, #16
40006a98:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40006a9c:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40006aa0:	ea000002 	b	40006ab0 <_svfprintf_r+0xbbc>
40006aa4:	e24aa010 	sub	sl, sl, #16
40006aa8:	e35a0010 	cmp	sl, #16
40006aac:	da000013 	ble	40006b00 <_svfprintf_r+0xc0c>
40006ab0:	e2833001 	add	r3, r3, #1
40006ab4:	e3530007 	cmp	r3, #7
40006ab8:	e2811010 	add	r1, r1, #16
40006abc:	e8820a00 	stm	r2, {r9, fp}
40006ac0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006ac4:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40006ac8:	d2822008 	addle	r2, r2, #8
40006acc:	dafffff4 	ble	40006aa4 <_svfprintf_r+0xbb0>
40006ad0:	e1a00004 	mov	r0, r4
40006ad4:	e1a01005 	mov	r1, r5
40006ad8:	e28d2094 	add	r2, sp, #148	; 0x94
40006adc:	eb001182 	bl	4000b0ec <__ssprint_r>
40006ae0:	e3500000 	cmp	r0, #0
40006ae4:	1afffdc3 	bne	400061f8 <_svfprintf_r+0x304>
40006ae8:	e24aa010 	sub	sl, sl, #16
40006aec:	e35a0010 	cmp	sl, #16
40006af0:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006af4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006af8:	e28d20c8 	add	r2, sp, #200	; 0xc8
40006afc:	caffffeb 	bgt	40006ab0 <_svfprintf_r+0xbbc>
40006b00:	e1a05007 	mov	r5, r7
40006b04:	e1a04001 	mov	r4, r1
40006b08:	e1a07002 	mov	r7, r2
40006b0c:	e2833001 	add	r3, r3, #1
40006b10:	e3530007 	cmp	r3, #7
40006b14:	e084400a 	add	r4, r4, sl
40006b18:	e8870420 	stm	r7, {r5, sl}
40006b1c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006b20:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006b24:	d2877008 	addle	r7, r7, #8
40006b28:	da000007 	ble	40006b4c <_svfprintf_r+0xc58>
40006b2c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006b30:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006b34:	e28d2094 	add	r2, sp, #148	; 0x94
40006b38:	eb00116b 	bl	4000b0ec <__ssprint_r>
40006b3c:	e3500000 	cmp	r0, #0
40006b40:	1afffdac 	bne	400061f8 <_svfprintf_r+0x304>
40006b44:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006b48:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006b4c:	e59d5020 	ldr	r5, [sp, #32]
40006b50:	e3150c01 	tst	r5, #256	; 0x100
40006b54:	1a00004d 	bne	40006c90 <_svfprintf_r+0xd9c>
40006b58:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006b5c:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40006b60:	e2833001 	add	r3, r3, #1
40006b64:	e084400c 	add	r4, r4, ip
40006b68:	e3530007 	cmp	r3, #7
40006b6c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006b70:	e8871040 	stm	r7, {r6, ip}
40006b74:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006b78:	ca000118 	bgt	40006fe0 <_svfprintf_r+0x10ec>
40006b7c:	e2877008 	add	r7, r7, #8
40006b80:	e59dc020 	ldr	ip, [sp, #32]
40006b84:	e31c0004 	tst	ip, #4
40006b88:	0a000033 	beq	40006c5c <_svfprintf_r+0xd68>
40006b8c:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40006b90:	e59d002c 	ldr	r0, [sp, #44]	; 0x2c
40006b94:	e060500c 	rsb	r5, r0, ip
40006b98:	e3550000 	cmp	r5, #0
40006b9c:	da00002e 	ble	40006c5c <_svfprintf_r+0xd68>
40006ba0:	e3550010 	cmp	r5, #16
40006ba4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006ba8:	e59fa330 	ldr	sl, [pc, #816]	; 40006ee0 <_svfprintf_r+0xfec>
40006bac:	da00001b 	ble	40006c20 <_svfprintf_r+0xd2c>
40006bb0:	e3a06010 	mov	r6, #16
40006bb4:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
40006bb8:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40006bbc:	ea000002 	b	40006bcc <_svfprintf_r+0xcd8>
40006bc0:	e2455010 	sub	r5, r5, #16
40006bc4:	e3550010 	cmp	r5, #16
40006bc8:	da000014 	ble	40006c20 <_svfprintf_r+0xd2c>
40006bcc:	e2833001 	add	r3, r3, #1
40006bd0:	e59f1308 	ldr	r1, [pc, #776]	; 40006ee0 <_svfprintf_r+0xfec>
40006bd4:	e3530007 	cmp	r3, #7
40006bd8:	e2844010 	add	r4, r4, #16
40006bdc:	e8870042 	stm	r7, {r1, r6}
40006be0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006be4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006be8:	d2877008 	addle	r7, r7, #8
40006bec:	dafffff3 	ble	40006bc0 <_svfprintf_r+0xccc>
40006bf0:	e1a00008 	mov	r0, r8
40006bf4:	e1a0100b 	mov	r1, fp
40006bf8:	e28d2094 	add	r2, sp, #148	; 0x94
40006bfc:	eb00113a 	bl	4000b0ec <__ssprint_r>
40006c00:	e3500000 	cmp	r0, #0
40006c04:	1afffd7b 	bne	400061f8 <_svfprintf_r+0x304>
40006c08:	e2455010 	sub	r5, r5, #16
40006c0c:	e28d3098 	add	r3, sp, #152	; 0x98
40006c10:	e3550010 	cmp	r5, #16
40006c14:	e8930018 	ldm	r3, {r3, r4}
40006c18:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006c1c:	caffffea 	bgt	40006bcc <_svfprintf_r+0xcd8>
40006c20:	e2833001 	add	r3, r3, #1
40006c24:	e0844005 	add	r4, r4, r5
40006c28:	e3530007 	cmp	r3, #7
40006c2c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006c30:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006c34:	e587a000 	str	sl, [r7]
40006c38:	e5875004 	str	r5, [r7, #4]
40006c3c:	da000006 	ble	40006c5c <_svfprintf_r+0xd68>
40006c40:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006c44:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006c48:	e28d2094 	add	r2, sp, #148	; 0x94
40006c4c:	eb001126 	bl	4000b0ec <__ssprint_r>
40006c50:	e3500000 	cmp	r0, #0
40006c54:	1afffd67 	bne	400061f8 <_svfprintf_r+0x304>
40006c58:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006c5c:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40006c60:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40006c64:	e59d0044 	ldr	r0, [sp, #68]	; 0x44
40006c68:	e15c0000 	cmp	ip, r0
40006c6c:	a085500c 	addge	r5, r5, ip
40006c70:	b0855000 	addlt	r5, r5, r0
40006c74:	e3540000 	cmp	r4, #0
40006c78:	e58d5040 	str	r5, [sp, #64]	; 0x40
40006c7c:	1a0000e0 	bne	40007004 <_svfprintf_r+0x1110>
40006c80:	e3a03000 	mov	r3, #0
40006c84:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006c88:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006c8c:	eafffcb9 	b	40005f78 <_svfprintf_r+0x84>
40006c90:	e3580065 	cmp	r8, #101	; 0x65
40006c94:	da00009c 	ble	40006f0c <_svfprintf_r+0x1018>
40006c98:	e28d0058 	add	r0, sp, #88	; 0x58
40006c9c:	e8900003 	ldm	r0, {r0, r1}
40006ca0:	e3a02000 	mov	r2, #0
40006ca4:	e3a03000 	mov	r3, #0
40006ca8:	eb001b8d 	bl	4000dae4 <__aeabi_dcmpeq>
40006cac:	e3500000 	cmp	r0, #0
40006cb0:	0a0000ee 	beq	40007070 <_svfprintf_r+0x117c>
40006cb4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006cb8:	e59f023c 	ldr	r0, [pc, #572]	; 40006efc <_svfprintf_r+0x1008>
40006cbc:	e2833001 	add	r3, r3, #1
40006cc0:	e2844001 	add	r4, r4, #1
40006cc4:	e3530007 	cmp	r3, #7
40006cc8:	e3a02001 	mov	r2, #1
40006ccc:	e5870000 	str	r0, [r7]
40006cd0:	e5872004 	str	r2, [r7, #4]
40006cd4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006cd8:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006cdc:	d2877008 	addle	r7, r7, #8
40006ce0:	ca000252 	bgt	40007630 <_svfprintf_r+0x173c>
40006ce4:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40006ce8:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006cec:	e1530005 	cmp	r3, r5
40006cf0:	ba000002 	blt	40006d00 <_svfprintf_r+0xe0c>
40006cf4:	e59dc020 	ldr	ip, [sp, #32]
40006cf8:	e31c0001 	tst	ip, #1
40006cfc:	0affff9f 	beq	40006b80 <_svfprintf_r+0xc8c>
40006d00:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006d04:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40006d08:	e2833001 	add	r3, r3, #1
40006d0c:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40006d10:	e0844005 	add	r4, r4, r5
40006d14:	e3530007 	cmp	r3, #7
40006d18:	e587c000 	str	ip, [r7]
40006d1c:	e5875004 	str	r5, [r7, #4]
40006d20:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006d24:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006d28:	d2877008 	addle	r7, r7, #8
40006d2c:	ca000289 	bgt	40007758 <_svfprintf_r+0x1864>
40006d30:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006d34:	e2456001 	sub	r6, r5, #1
40006d38:	e3560000 	cmp	r6, #0
40006d3c:	daffff8f 	ble	40006b80 <_svfprintf_r+0xc8c>
40006d40:	e3560010 	cmp	r6, #16
40006d44:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006d48:	e59f51b0 	ldr	r5, [pc, #432]	; 40006f00 <_svfprintf_r+0x100c>
40006d4c:	da00014a 	ble	4000727c <_svfprintf_r+0x1388>
40006d50:	e3a08010 	mov	r8, #16
40006d54:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40006d58:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40006d5c:	ea000002 	b	40006d6c <_svfprintf_r+0xe78>
40006d60:	e2466010 	sub	r6, r6, #16
40006d64:	e3560010 	cmp	r6, #16
40006d68:	da000143 	ble	4000727c <_svfprintf_r+0x1388>
40006d6c:	e2833001 	add	r3, r3, #1
40006d70:	e3530007 	cmp	r3, #7
40006d74:	e2844010 	add	r4, r4, #16
40006d78:	e5879000 	str	r9, [r7]
40006d7c:	e5878004 	str	r8, [r7, #4]
40006d80:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006d84:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006d88:	d2877008 	addle	r7, r7, #8
40006d8c:	dafffff3 	ble	40006d60 <_svfprintf_r+0xe6c>
40006d90:	e1a0000a 	mov	r0, sl
40006d94:	e1a0100b 	mov	r1, fp
40006d98:	e28d2094 	add	r2, sp, #148	; 0x94
40006d9c:	eb0010d2 	bl	4000b0ec <__ssprint_r>
40006da0:	e3500000 	cmp	r0, #0
40006da4:	1afffd13 	bne	400061f8 <_svfprintf_r+0x304>
40006da8:	e28d3098 	add	r3, sp, #152	; 0x98
40006dac:	e8930018 	ldm	r3, {r3, r4}
40006db0:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006db4:	eaffffe9 	b	40006d60 <_svfprintf_r+0xe6c>
40006db8:	e3530000 	cmp	r3, #0
40006dbc:	158d2034 	strne	r2, [sp, #52]	; 0x34
40006dc0:	128d60c8 	addne	r6, sp, #200	; 0xc8
40006dc4:	1afffd44 	bne	400062dc <_svfprintf_r+0x3e8>
40006dc8:	e59d4020 	ldr	r4, [sp, #32]
40006dcc:	e3140001 	tst	r4, #1
40006dd0:	128d6f42 	addne	r6, sp, #264	; 0x108
40006dd4:	13a03030 	movne	r3, #48	; 0x30
40006dd8:	159d501c 	ldrne	r5, [sp, #28]
40006ddc:	15663041 	strbne	r3, [r6, #-65]!	; 0xffffffbf
40006de0:	10665005 	rsbne	r5, r6, r5
40006de4:	158d5034 	strne	r5, [sp, #52]	; 0x34
40006de8:	058d3034 	streq	r3, [sp, #52]	; 0x34
40006dec:	028d60c8 	addeq	r6, sp, #200	; 0xc8
40006df0:	eafffd39 	b	400062dc <_svfprintf_r+0x3e8>
40006df4:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40006df8:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40006dfc:	e065a00c 	rsb	sl, r5, ip
40006e00:	e35a0000 	cmp	sl, #0
40006e04:	daffff16 	ble	40006a64 <_svfprintf_r+0xb70>
40006e08:	e35a0010 	cmp	sl, #16
40006e0c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006e10:	e59f50e8 	ldr	r5, [pc, #232]	; 40006f00 <_svfprintf_r+0x100c>
40006e14:	da000020 	ble	40006e9c <_svfprintf_r+0xfa8>
40006e18:	e1a02007 	mov	r2, r7
40006e1c:	e1a01004 	mov	r1, r4
40006e20:	e1a07005 	mov	r7, r5
40006e24:	e3a0b010 	mov	fp, #16
40006e28:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40006e2c:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40006e30:	ea000002 	b	40006e40 <_svfprintf_r+0xf4c>
40006e34:	e24aa010 	sub	sl, sl, #16
40006e38:	e35a0010 	cmp	sl, #16
40006e3c:	da000013 	ble	40006e90 <_svfprintf_r+0xf9c>
40006e40:	e2833001 	add	r3, r3, #1
40006e44:	e3530007 	cmp	r3, #7
40006e48:	e2811010 	add	r1, r1, #16
40006e4c:	e8820a00 	stm	r2, {r9, fp}
40006e50:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006e54:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40006e58:	d2822008 	addle	r2, r2, #8
40006e5c:	dafffff4 	ble	40006e34 <_svfprintf_r+0xf40>
40006e60:	e1a00004 	mov	r0, r4
40006e64:	e1a01005 	mov	r1, r5
40006e68:	e28d2094 	add	r2, sp, #148	; 0x94
40006e6c:	eb00109e 	bl	4000b0ec <__ssprint_r>
40006e70:	e3500000 	cmp	r0, #0
40006e74:	1afffcdf 	bne	400061f8 <_svfprintf_r+0x304>
40006e78:	e24aa010 	sub	sl, sl, #16
40006e7c:	e35a0010 	cmp	sl, #16
40006e80:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006e84:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006e88:	e28d20c8 	add	r2, sp, #200	; 0xc8
40006e8c:	caffffeb 	bgt	40006e40 <_svfprintf_r+0xf4c>
40006e90:	e1a05007 	mov	r5, r7
40006e94:	e1a04001 	mov	r4, r1
40006e98:	e1a07002 	mov	r7, r2
40006e9c:	e2833001 	add	r3, r3, #1
40006ea0:	e3530007 	cmp	r3, #7
40006ea4:	e084400a 	add	r4, r4, sl
40006ea8:	e8870420 	stm	r7, {r5, sl}
40006eac:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006eb0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006eb4:	d2877008 	addle	r7, r7, #8
40006eb8:	dafffee9 	ble	40006a64 <_svfprintf_r+0xb70>
40006ebc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006ec0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006ec4:	e28d2094 	add	r2, sp, #148	; 0x94
40006ec8:	eb001087 	bl	4000b0ec <__ssprint_r>
40006ecc:	e3500000 	cmp	r0, #0
40006ed0:	1afffcc8 	bne	400061f8 <_svfprintf_r+0x304>
40006ed4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006ed8:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006edc:	eafffee0 	b	40006a64 <_svfprintf_r+0xb70>
40006ee0:	400169c0 	andmi	r6, r1, r0, asr #19
40006ee4:	40016d84 	andmi	r6, r1, r4, lsl #27
40006ee8:	40016d88 	andmi	r6, r1, r8, lsl #27
40006eec:	40016da8 	andmi	r6, r1, r8, lsr #27
40006ef0:	40016d94 	mulmi	r1, r4, sp
40006ef4:	40016d8c 	andmi	r6, r1, ip, lsl #27
40006ef8:	40016d90 	mulmi	r1, r0, sp
40006efc:	40016dc4 	andmi	r6, r1, r4, asr #27
40006f00:	400169d0 	ldrdmi	r6, [r1], -r0
40006f04:	40016dbc 			; <UNDEFINED> instruction: 0x40016dbc
40006f08:	66666667 	strbtvs	r6, [r6], -r7, ror #12
40006f0c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006f10:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40006f14:	e3550001 	cmp	r5, #1
40006f18:	e2888001 	add	r8, r8, #1
40006f1c:	e2844001 	add	r4, r4, #1
40006f20:	da00014e 	ble	40007460 <_svfprintf_r+0x156c>
40006f24:	e3580007 	cmp	r8, #7
40006f28:	e3a03001 	mov	r3, #1
40006f2c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006f30:	e5876000 	str	r6, [r7]
40006f34:	e58d8098 	str	r8, [sp, #152]	; 0x98
40006f38:	e5873004 	str	r3, [r7, #4]
40006f3c:	d2877008 	addle	r7, r7, #8
40006f40:	ca000151 	bgt	4000748c <_svfprintf_r+0x1598>
40006f44:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40006f48:	e2888001 	add	r8, r8, #1
40006f4c:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40006f50:	e3580007 	cmp	r8, #7
40006f54:	e0844005 	add	r4, r4, r5
40006f58:	e587c000 	str	ip, [r7]
40006f5c:	e5875004 	str	r5, [r7, #4]
40006f60:	e58d8098 	str	r8, [sp, #152]	; 0x98
40006f64:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006f68:	d2877008 	addle	r7, r7, #8
40006f6c:	ca000150 	bgt	400074b4 <_svfprintf_r+0x15c0>
40006f70:	e28d0058 	add	r0, sp, #88	; 0x58
40006f74:	e8900003 	ldm	r0, {r0, r1}
40006f78:	e3a02000 	mov	r2, #0
40006f7c:	e3a03000 	mov	r3, #0
40006f80:	eb001ad7 	bl	4000dae4 <__aeabi_dcmpeq>
40006f84:	e3500000 	cmp	r0, #0
40006f88:	1a000086 	bne	400071a8 <_svfprintf_r+0x12b4>
40006f8c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40006f90:	e2888001 	add	r8, r8, #1
40006f94:	e2453001 	sub	r3, r5, #1
40006f98:	e2866001 	add	r6, r6, #1
40006f9c:	e0844003 	add	r4, r4, r3
40006fa0:	e3580007 	cmp	r8, #7
40006fa4:	e58d8098 	str	r8, [sp, #152]	; 0x98
40006fa8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006fac:	e5876000 	str	r6, [r7]
40006fb0:	e5873004 	str	r3, [r7, #4]
40006fb4:	ca0000a6 	bgt	40007254 <_svfprintf_r+0x1360>
40006fb8:	e2877008 	add	r7, r7, #8
40006fbc:	e59d5064 	ldr	r5, [sp, #100]	; 0x64
40006fc0:	e2888001 	add	r8, r8, #1
40006fc4:	e0854004 	add	r4, r5, r4
40006fc8:	e28d3084 	add	r3, sp, #132	; 0x84
40006fcc:	e3580007 	cmp	r8, #7
40006fd0:	e58d8098 	str	r8, [sp, #152]	; 0x98
40006fd4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006fd8:	e8870028 	stm	r7, {r3, r5}
40006fdc:	dafffee6 	ble	40006b7c <_svfprintf_r+0xc88>
40006fe0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006fe4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006fe8:	e28d2094 	add	r2, sp, #148	; 0x94
40006fec:	eb00103e 	bl	4000b0ec <__ssprint_r>
40006ff0:	e3500000 	cmp	r0, #0
40006ff4:	1afffc7f 	bne	400061f8 <_svfprintf_r+0x304>
40006ff8:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006ffc:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007000:	eafffede 	b	40006b80 <_svfprintf_r+0xc8c>
40007004:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007008:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000700c:	e28d2094 	add	r2, sp, #148	; 0x94
40007010:	eb001035 	bl	4000b0ec <__ssprint_r>
40007014:	e3500000 	cmp	r0, #0
40007018:	0affff18 	beq	40006c80 <_svfprintf_r+0xd8c>
4000701c:	eafffc75 	b	400061f8 <_svfprintf_r+0x304>
40007020:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007024:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007028:	e28d2094 	add	r2, sp, #148	; 0x94
4000702c:	eb00102e 	bl	4000b0ec <__ssprint_r>
40007030:	e3500000 	cmp	r0, #0
40007034:	1afffc6f 	bne	400061f8 <_svfprintf_r+0x304>
40007038:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000703c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007040:	eafffe77 	b	40006a24 <_svfprintf_r+0xb30>
40007044:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007048:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000704c:	e28d2094 	add	r2, sp, #148	; 0x94
40007050:	eb001025 	bl	4000b0ec <__ssprint_r>
40007054:	e3500000 	cmp	r0, #0
40007058:	1afffc66 	bne	400061f8 <_svfprintf_r+0x304>
4000705c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007060:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007064:	eafffe7b 	b	40006a58 <_svfprintf_r+0xb64>
40007068:	e3a03002 	mov	r3, #2
4000706c:	eafffc76 	b	4000624c <_svfprintf_r+0x358>
40007070:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007074:	e3530000 	cmp	r3, #0
40007078:	da000175 	ble	40007654 <_svfprintf_r+0x1760>
4000707c:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40007080:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007084:	e155000c 	cmp	r5, ip
40007088:	a1a0500c 	movge	r5, ip
4000708c:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007090:	e3550000 	cmp	r5, #0
40007094:	e086b00c 	add	fp, r6, ip
40007098:	da000009 	ble	400070c4 <_svfprintf_r+0x11d0>
4000709c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400070a0:	e2833001 	add	r3, r3, #1
400070a4:	e0844005 	add	r4, r4, r5
400070a8:	e3530007 	cmp	r3, #7
400070ac:	e5876000 	str	r6, [r7]
400070b0:	e5875004 	str	r5, [r7, #4]
400070b4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400070b8:	e58d3098 	str	r3, [sp, #152]	; 0x98
400070bc:	d2877008 	addle	r7, r7, #8
400070c0:	ca000274 	bgt	40007a98 <_svfprintf_r+0x1ba4>
400070c4:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
400070c8:	e1c55fc5 	bic	r5, r5, r5, asr #31
400070cc:	e065800c 	rsb	r8, r5, ip
400070d0:	e3580000 	cmp	r8, #0
400070d4:	da000090 	ble	4000731c <_svfprintf_r+0x1428>
400070d8:	e3580010 	cmp	r8, #16
400070dc:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400070e0:	e51f51e8 	ldr	r5, [pc, #-488]	; 40006f00 <_svfprintf_r+0x100c>
400070e4:	da00007c 	ble	400072dc <_svfprintf_r+0x13e8>
400070e8:	e1a02007 	mov	r2, r7
400070ec:	e1a01004 	mov	r1, r4
400070f0:	e1a07005 	mov	r7, r5
400070f4:	e3a0a010 	mov	sl, #16
400070f8:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
400070fc:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40007100:	ea000002 	b	40007110 <_svfprintf_r+0x121c>
40007104:	e2488010 	sub	r8, r8, #16
40007108:	e3580010 	cmp	r8, #16
4000710c:	da00006f 	ble	400072d0 <_svfprintf_r+0x13dc>
40007110:	e2833001 	add	r3, r3, #1
40007114:	e3530007 	cmp	r3, #7
40007118:	e2811010 	add	r1, r1, #16
4000711c:	e8820600 	stm	r2, {r9, sl}
40007120:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007124:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40007128:	d2822008 	addle	r2, r2, #8
4000712c:	dafffff4 	ble	40007104 <_svfprintf_r+0x1210>
40007130:	e1a00004 	mov	r0, r4
40007134:	e1a01005 	mov	r1, r5
40007138:	e28d2094 	add	r2, sp, #148	; 0x94
4000713c:	eb000fea 	bl	4000b0ec <__ssprint_r>
40007140:	e3500000 	cmp	r0, #0
40007144:	1afffc2b 	bne	400061f8 <_svfprintf_r+0x304>
40007148:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000714c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007150:	e28d20c8 	add	r2, sp, #200	; 0xc8
40007154:	eaffffea 	b	40007104 <_svfprintf_r+0x1210>
40007158:	e3550000 	cmp	r5, #0
4000715c:	03540009 	cmpeq	r4, #9
40007160:	8a0000dd 	bhi	400074dc <_svfprintf_r+0x15e8>
40007164:	e2844030 	add	r4, r4, #48	; 0x30
40007168:	e28d6f42 	add	r6, sp, #264	; 0x108
4000716c:	e5664041 	strb	r4, [r6, #-65]!	; 0xffffffbf
40007170:	e59d501c 	ldr	r5, [sp, #28]
40007174:	e0665005 	rsb	r5, r6, r5
40007178:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000717c:	eafffc56 	b	400062dc <_svfprintf_r+0x3e8>
40007180:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007184:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007188:	e28d2094 	add	r2, sp, #148	; 0x94
4000718c:	eb000fd6 	bl	4000b0ec <__ssprint_r>
40007190:	e3500000 	cmp	r0, #0
40007194:	1afffc17 	bne	400061f8 <_svfprintf_r+0x304>
40007198:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000719c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400071a0:	e28d70c8 	add	r7, sp, #200	; 0xc8
400071a4:	eafffe11 	b	400069f0 <_svfprintf_r+0xafc>
400071a8:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400071ac:	e24c6001 	sub	r6, ip, #1
400071b0:	e3560000 	cmp	r6, #0
400071b4:	daffff80 	ble	40006fbc <_svfprintf_r+0x10c8>
400071b8:	e3560010 	cmp	r6, #16
400071bc:	e51f52c4 	ldr	r5, [pc, #-708]	; 40006f00 <_svfprintf_r+0x100c>
400071c0:	da00001c 	ble	40007238 <_svfprintf_r+0x1344>
400071c4:	e58d5028 	str	r5, [sp, #40]	; 0x28
400071c8:	e3a0a010 	mov	sl, #16
400071cc:	e59db038 	ldr	fp, [sp, #56]	; 0x38
400071d0:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
400071d4:	ea000002 	b	400071e4 <_svfprintf_r+0x12f0>
400071d8:	e2466010 	sub	r6, r6, #16
400071dc:	e3560010 	cmp	r6, #16
400071e0:	da000013 	ble	40007234 <_svfprintf_r+0x1340>
400071e4:	e2888001 	add	r8, r8, #1
400071e8:	e3580007 	cmp	r8, #7
400071ec:	e2844010 	add	r4, r4, #16
400071f0:	e8870600 	stm	r7, {r9, sl}
400071f4:	e58d8098 	str	r8, [sp, #152]	; 0x98
400071f8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400071fc:	d2877008 	addle	r7, r7, #8
40007200:	dafffff4 	ble	400071d8 <_svfprintf_r+0x12e4>
40007204:	e1a0000b 	mov	r0, fp
40007208:	e1a01005 	mov	r1, r5
4000720c:	e28d2094 	add	r2, sp, #148	; 0x94
40007210:	eb000fb5 	bl	4000b0ec <__ssprint_r>
40007214:	e3500000 	cmp	r0, #0
40007218:	1afffbf6 	bne	400061f8 <_svfprintf_r+0x304>
4000721c:	e2466010 	sub	r6, r6, #16
40007220:	e3560010 	cmp	r6, #16
40007224:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007228:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
4000722c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007230:	caffffeb 	bgt	400071e4 <_svfprintf_r+0x12f0>
40007234:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007238:	e2888001 	add	r8, r8, #1
4000723c:	e0844006 	add	r4, r4, r6
40007240:	e3580007 	cmp	r8, #7
40007244:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007248:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000724c:	e8870060 	stm	r7, {r5, r6}
40007250:	daffff58 	ble	40006fb8 <_svfprintf_r+0x10c4>
40007254:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007258:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000725c:	e28d2094 	add	r2, sp, #148	; 0x94
40007260:	eb000fa1 	bl	4000b0ec <__ssprint_r>
40007264:	e3500000 	cmp	r0, #0
40007268:	1afffbe2 	bne	400061f8 <_svfprintf_r+0x304>
4000726c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007270:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007274:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007278:	eaffff4f 	b	40006fbc <_svfprintf_r+0x10c8>
4000727c:	e2833001 	add	r3, r3, #1
40007280:	e0844006 	add	r4, r4, r6
40007284:	e3530007 	cmp	r3, #7
40007288:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000728c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007290:	e8870060 	stm	r7, {r5, r6}
40007294:	dafffe38 	ble	40006b7c <_svfprintf_r+0xc88>
40007298:	eaffff50 	b	40006fe0 <_svfprintf_r+0x10ec>
4000729c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400072a0:	e59c4000 	ldr	r4, [ip]
400072a4:	e28cc004 	add	ip, ip, #4
400072a8:	e3a03001 	mov	r3, #1
400072ac:	e58dc048 	str	ip, [sp, #72]	; 0x48
400072b0:	e3a05000 	mov	r5, #0
400072b4:	eafffbe4 	b	4000624c <_svfprintf_r+0x358>
400072b8:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400072bc:	e59c4000 	ldr	r4, [ip]
400072c0:	e28cc004 	add	ip, ip, #4
400072c4:	e58dc048 	str	ip, [sp, #72]	; 0x48
400072c8:	e3a05000 	mov	r5, #0
400072cc:	eafffd22 	b	4000675c <_svfprintf_r+0x868>
400072d0:	e1a05007 	mov	r5, r7
400072d4:	e1a04001 	mov	r4, r1
400072d8:	e1a07002 	mov	r7, r2
400072dc:	e2833001 	add	r3, r3, #1
400072e0:	e3530007 	cmp	r3, #7
400072e4:	e0844008 	add	r4, r4, r8
400072e8:	e8870120 	stm	r7, {r5, r8}
400072ec:	e58d3098 	str	r3, [sp, #152]	; 0x98
400072f0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400072f4:	d2877008 	addle	r7, r7, #8
400072f8:	da000007 	ble	4000731c <_svfprintf_r+0x1428>
400072fc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007300:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007304:	e28d2094 	add	r2, sp, #148	; 0x94
40007308:	eb000f77 	bl	4000b0ec <__ssprint_r>
4000730c:	e3500000 	cmp	r0, #0
40007310:	1afffbb8 	bne	400061f8 <_svfprintf_r+0x304>
40007314:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007318:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000731c:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007320:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007324:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40007328:	e1530005 	cmp	r3, r5
4000732c:	e086600c 	add	r6, r6, ip
40007330:	ba000035 	blt	4000740c <_svfprintf_r+0x1518>
40007334:	e59d5020 	ldr	r5, [sp, #32]
40007338:	e3150001 	tst	r5, #1
4000733c:	1a000032 	bne	4000740c <_svfprintf_r+0x1518>
40007340:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007344:	e066500b 	rsb	r5, r6, fp
40007348:	e063300c 	rsb	r3, r3, ip
4000734c:	e1550003 	cmp	r5, r3
40007350:	a1a05003 	movge	r5, r3
40007354:	e3550000 	cmp	r5, #0
40007358:	da000009 	ble	40007384 <_svfprintf_r+0x1490>
4000735c:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40007360:	e2822001 	add	r2, r2, #1
40007364:	e0844005 	add	r4, r4, r5
40007368:	e3520007 	cmp	r2, #7
4000736c:	e5876000 	str	r6, [r7]
40007370:	e5875004 	str	r5, [r7, #4]
40007374:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007378:	e58d2098 	str	r2, [sp, #152]	; 0x98
4000737c:	d2877008 	addle	r7, r7, #8
40007380:	ca0001cd 	bgt	40007abc <_svfprintf_r+0x1bc8>
40007384:	e1c55fc5 	bic	r5, r5, r5, asr #31
40007388:	e0656003 	rsb	r6, r5, r3
4000738c:	e3560000 	cmp	r6, #0
40007390:	dafffdfa 	ble	40006b80 <_svfprintf_r+0xc8c>
40007394:	e3560010 	cmp	r6, #16
40007398:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
4000739c:	e51f54a4 	ldr	r5, [pc, #-1188]	; 40006f00 <_svfprintf_r+0x100c>
400073a0:	daffffb5 	ble	4000727c <_svfprintf_r+0x1388>
400073a4:	e3a08010 	mov	r8, #16
400073a8:	e59da038 	ldr	sl, [sp, #56]	; 0x38
400073ac:	e59db030 	ldr	fp, [sp, #48]	; 0x30
400073b0:	ea000002 	b	400073c0 <_svfprintf_r+0x14cc>
400073b4:	e2466010 	sub	r6, r6, #16
400073b8:	e3560010 	cmp	r6, #16
400073bc:	daffffae 	ble	4000727c <_svfprintf_r+0x1388>
400073c0:	e2833001 	add	r3, r3, #1
400073c4:	e3530007 	cmp	r3, #7
400073c8:	e2844010 	add	r4, r4, #16
400073cc:	e5879000 	str	r9, [r7]
400073d0:	e5878004 	str	r8, [r7, #4]
400073d4:	e58d3098 	str	r3, [sp, #152]	; 0x98
400073d8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400073dc:	d2877008 	addle	r7, r7, #8
400073e0:	dafffff3 	ble	400073b4 <_svfprintf_r+0x14c0>
400073e4:	e1a0000a 	mov	r0, sl
400073e8:	e1a0100b 	mov	r1, fp
400073ec:	e28d2094 	add	r2, sp, #148	; 0x94
400073f0:	eb000f3d 	bl	4000b0ec <__ssprint_r>
400073f4:	e3500000 	cmp	r0, #0
400073f8:	1afffb7e 	bne	400061f8 <_svfprintf_r+0x304>
400073fc:	e28d3098 	add	r3, sp, #152	; 0x98
40007400:	e8930018 	ldm	r3, {r3, r4}
40007404:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007408:	eaffffe9 	b	400073b4 <_svfprintf_r+0x14c0>
4000740c:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40007410:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40007414:	e2822001 	add	r2, r2, #1
40007418:	e59d5054 	ldr	r5, [sp, #84]	; 0x54
4000741c:	e084400c 	add	r4, r4, ip
40007420:	e3520007 	cmp	r2, #7
40007424:	e8871020 	stm	r7, {r5, ip}
40007428:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000742c:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007430:	d2877008 	addle	r7, r7, #8
40007434:	daffffc1 	ble	40007340 <_svfprintf_r+0x144c>
40007438:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000743c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007440:	e28d2094 	add	r2, sp, #148	; 0x94
40007444:	eb000f28 	bl	4000b0ec <__ssprint_r>
40007448:	e3500000 	cmp	r0, #0
4000744c:	1afffb69 	bne	400061f8 <_svfprintf_r+0x304>
40007450:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007454:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007458:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000745c:	eaffffb7 	b	40007340 <_svfprintf_r+0x144c>
40007460:	e59dc020 	ldr	ip, [sp, #32]
40007464:	e31c0001 	tst	ip, #1
40007468:	1afffead 	bne	40006f24 <_svfprintf_r+0x1030>
4000746c:	e3a03001 	mov	r3, #1
40007470:	e3580007 	cmp	r8, #7
40007474:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007478:	e58d8098 	str	r8, [sp, #152]	; 0x98
4000747c:	e5876000 	str	r6, [r7]
40007480:	e5873004 	str	r3, [r7, #4]
40007484:	dafffecb 	ble	40006fb8 <_svfprintf_r+0x10c4>
40007488:	eaffff71 	b	40007254 <_svfprintf_r+0x1360>
4000748c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007490:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007494:	e28d2094 	add	r2, sp, #148	; 0x94
40007498:	eb000f13 	bl	4000b0ec <__ssprint_r>
4000749c:	e3500000 	cmp	r0, #0
400074a0:	1afffb54 	bne	400061f8 <_svfprintf_r+0x304>
400074a4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400074a8:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400074ac:	e28d70c8 	add	r7, sp, #200	; 0xc8
400074b0:	eafffea3 	b	40006f44 <_svfprintf_r+0x1050>
400074b4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400074b8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400074bc:	e28d2094 	add	r2, sp, #148	; 0x94
400074c0:	eb000f09 	bl	4000b0ec <__ssprint_r>
400074c4:	e3500000 	cmp	r0, #0
400074c8:	1afffb4a 	bne	400061f8 <_svfprintf_r+0x304>
400074cc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400074d0:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400074d4:	e28d70c8 	add	r7, sp, #200	; 0xc8
400074d8:	eafffea4 	b	40006f70 <_svfprintf_r+0x107c>
400074dc:	e28db0c7 	add	fp, sp, #199	; 0xc7
400074e0:	e1a00004 	mov	r0, r4
400074e4:	e1a01005 	mov	r1, r5
400074e8:	e3a0200a 	mov	r2, #10
400074ec:	e3a03000 	mov	r3, #0
400074f0:	eb0019b0 	bl	4000dbb8 <__aeabi_uldivmod>
400074f4:	e2822030 	add	r2, r2, #48	; 0x30
400074f8:	e5cb2000 	strb	r2, [fp]
400074fc:	e1a00004 	mov	r0, r4
40007500:	e1a01005 	mov	r1, r5
40007504:	e3a0200a 	mov	r2, #10
40007508:	e3a03000 	mov	r3, #0
4000750c:	eb0019a9 	bl	4000dbb8 <__aeabi_uldivmod>
40007510:	e1a04000 	mov	r4, r0
40007514:	e1a05001 	mov	r5, r1
40007518:	e194c005 	orrs	ip, r4, r5
4000751c:	e1a0600b 	mov	r6, fp
40007520:	e24bb001 	sub	fp, fp, #1
40007524:	1affffed 	bne	400074e0 <_svfprintf_r+0x15ec>
40007528:	eafffb68 	b	400062d0 <_svfprintf_r+0x3dc>
4000752c:	e3a0a02d 	mov	sl, #45	; 0x2d
40007530:	e2744000 	rsbs	r4, r4, #0
40007534:	e2e55000 	rsc	r5, r5, #0
40007538:	e5cda077 	strb	sl, [sp, #119]	; 0x77
4000753c:	e3a03001 	mov	r3, #1
40007540:	eafffb43 	b	40006254 <_svfprintf_r+0x360>
40007544:	eb000e30 	bl	4000ae0c <__fpclassifyd>
40007548:	e3500000 	cmp	r0, #0
4000754c:	1a00008a 	bne	4000777c <_svfprintf_r+0x1888>
40007550:	e59dc020 	ldr	ip, [sp, #32]
40007554:	e51f3668 	ldr	r3, [pc, #-1640]	; 40006ef4 <_svfprintf_r+0x1000>
40007558:	e3a05003 	mov	r5, #3
4000755c:	e3ccc080 	bic	ip, ip, #128	; 0x80
40007560:	e3580047 	cmp	r8, #71	; 0x47
40007564:	e51f6674 	ldr	r6, [pc, #-1652]	; 40006ef8 <_svfprintf_r+0x1004>
40007568:	e58d0028 	str	r0, [sp, #40]	; 0x28
4000756c:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007570:	e58dc020 	str	ip, [sp, #32]
40007574:	e58d0050 	str	r0, [sp, #80]	; 0x50
40007578:	d1a06003 	movle	r6, r3
4000757c:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007580:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007584:	eafffb5b 	b	400062f8 <_svfprintf_r+0x404>
40007588:	e593c000 	ldr	ip, [r3]
4000758c:	e5934004 	ldr	r4, [r3, #4]
40007590:	e2833008 	add	r3, r3, #8
40007594:	e58dc058 	str	ip, [sp, #88]	; 0x58
40007598:	e58d405c 	str	r4, [sp, #92]	; 0x5c
4000759c:	e58d3048 	str	r3, [sp, #72]	; 0x48
400075a0:	eafffc0d 	b	400065dc <_svfprintf_r+0x6e8>
400075a4:	e59dc020 	ldr	ip, [sp, #32]
400075a8:	e31c0010 	tst	ip, #16
400075ac:	0a0000aa 	beq	4000785c <_svfprintf_r+0x1968>
400075b0:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400075b4:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
400075b8:	e5943000 	ldr	r3, [r4]
400075bc:	e2844004 	add	r4, r4, #4
400075c0:	e58d4048 	str	r4, [sp, #72]	; 0x48
400075c4:	e5835000 	str	r5, [r3]
400075c8:	eafffa6a 	b	40005f78 <_svfprintf_r+0x84>
400075cc:	e59dc020 	ldr	ip, [sp, #32]
400075d0:	e21c3040 	ands	r3, ip, #64	; 0x40
400075d4:	159d5048 	ldrne	r5, [sp, #72]	; 0x48
400075d8:	059dc048 	ldreq	ip, [sp, #72]	; 0x48
400075dc:	11d540b0 	ldrhne	r4, [r5]
400075e0:	059c4000 	ldreq	r4, [ip]
400075e4:	12855004 	addne	r5, r5, #4
400075e8:	028cc004 	addeq	ip, ip, #4
400075ec:	158d5048 	strne	r5, [sp, #72]	; 0x48
400075f0:	11a03002 	movne	r3, r2
400075f4:	058dc048 	streq	ip, [sp, #72]	; 0x48
400075f8:	e3a05000 	mov	r5, #0
400075fc:	eafffb12 	b	4000624c <_svfprintf_r+0x358>
40007600:	e59d4020 	ldr	r4, [sp, #32]
40007604:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007608:	e3140040 	tst	r4, #64	; 0x40
4000760c:	11d540f0 	ldrshne	r4, [r5]
40007610:	05954000 	ldreq	r4, [r5]
40007614:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007618:	e1a05fc4 	asr	r5, r4, #31
4000761c:	e28cc004 	add	ip, ip, #4
40007620:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007624:	e1a02004 	mov	r2, r4
40007628:	e1a03005 	mov	r3, r5
4000762c:	eafffbd6 	b	4000658c <_svfprintf_r+0x698>
40007630:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007634:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007638:	e28d2094 	add	r2, sp, #148	; 0x94
4000763c:	eb000eaa 	bl	4000b0ec <__ssprint_r>
40007640:	e3500000 	cmp	r0, #0
40007644:	1afffaeb 	bne	400061f8 <_svfprintf_r+0x304>
40007648:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000764c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007650:	eafffda3 	b	40006ce4 <_svfprintf_r+0xdf0>
40007654:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40007658:	e51fc764 	ldr	ip, [pc, #-1892]	; 40006efc <_svfprintf_r+0x1008>
4000765c:	e2822001 	add	r2, r2, #1
40007660:	e2844001 	add	r4, r4, #1
40007664:	e3a01001 	mov	r1, #1
40007668:	e3520007 	cmp	r2, #7
4000766c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007670:	e587c000 	str	ip, [r7]
40007674:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007678:	e5871004 	str	r1, [r7, #4]
4000767c:	ca0000d5 	bgt	400079d8 <_svfprintf_r+0x1ae4>
40007680:	e2877008 	add	r7, r7, #8
40007684:	e1a08003 	mov	r8, r3
40007688:	e3580000 	cmp	r8, #0
4000768c:	1a000005 	bne	400076a8 <_svfprintf_r+0x17b4>
40007690:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007694:	e3550000 	cmp	r5, #0
40007698:	1a000002 	bne	400076a8 <_svfprintf_r+0x17b4>
4000769c:	e59dc020 	ldr	ip, [sp, #32]
400076a0:	e31c0001 	tst	ip, #1
400076a4:	0afffd35 	beq	40006b80 <_svfprintf_r+0xc8c>
400076a8:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400076ac:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
400076b0:	e2833001 	add	r3, r3, #1
400076b4:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
400076b8:	e0844005 	add	r4, r4, r5
400076bc:	e3530007 	cmp	r3, #7
400076c0:	e587c000 	str	ip, [r7]
400076c4:	e5875004 	str	r5, [r7, #4]
400076c8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400076cc:	e58d3098 	str	r3, [sp, #152]	; 0x98
400076d0:	d2877008 	addle	r7, r7, #8
400076d4:	ca00014c 	bgt	40007c0c <_svfprintf_r+0x1d18>
400076d8:	e2688000 	rsb	r8, r8, #0
400076dc:	e3580000 	cmp	r8, #0
400076e0:	da0000d8 	ble	40007a48 <_svfprintf_r+0x1b54>
400076e4:	e3580010 	cmp	r8, #16
400076e8:	e51f57f0 	ldr	r5, [pc, #-2032]	; 40006f00 <_svfprintf_r+0x100c>
400076ec:	da0000c4 	ble	40007a04 <_svfprintf_r+0x1b10>
400076f0:	e1a02004 	mov	r2, r4
400076f4:	e3a0a010 	mov	sl, #16
400076f8:	e59db038 	ldr	fp, [sp, #56]	; 0x38
400076fc:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40007700:	ea000002 	b	40007710 <_svfprintf_r+0x181c>
40007704:	e2488010 	sub	r8, r8, #16
40007708:	e3580010 	cmp	r8, #16
4000770c:	da0000bb 	ble	40007a00 <_svfprintf_r+0x1b0c>
40007710:	e2833001 	add	r3, r3, #1
40007714:	e3530007 	cmp	r3, #7
40007718:	e2822010 	add	r2, r2, #16
4000771c:	e8870600 	stm	r7, {r9, sl}
40007720:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007724:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40007728:	d2877008 	addle	r7, r7, #8
4000772c:	dafffff4 	ble	40007704 <_svfprintf_r+0x1810>
40007730:	e1a0000b 	mov	r0, fp
40007734:	e1a01004 	mov	r1, r4
40007738:	e28d2094 	add	r2, sp, #148	; 0x94
4000773c:	eb000e6a 	bl	4000b0ec <__ssprint_r>
40007740:	e3500000 	cmp	r0, #0
40007744:	1afffaab 	bne	400061f8 <_svfprintf_r+0x304>
40007748:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
4000774c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007750:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007754:	eaffffea 	b	40007704 <_svfprintf_r+0x1810>
40007758:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000775c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007760:	e28d2094 	add	r2, sp, #148	; 0x94
40007764:	eb000e60 	bl	4000b0ec <__ssprint_r>
40007768:	e3500000 	cmp	r0, #0
4000776c:	1afffaa1 	bne	400061f8 <_svfprintf_r+0x304>
40007770:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007774:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007778:	eafffd6c 	b	40006d30 <_svfprintf_r+0xe3c>
4000777c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007780:	e3740001 	cmn	r4, #1
40007784:	03a0c006 	moveq	ip, #6
40007788:	e3c85020 	bic	r5, r8, #32
4000778c:	058dc028 	streq	ip, [sp, #40]	; 0x28
40007790:	0a000005 	beq	400077ac <_svfprintf_r+0x18b8>
40007794:	e3550047 	cmp	r5, #71	; 0x47
40007798:	1a000003 	bne	400077ac <_svfprintf_r+0x18b8>
4000779c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
400077a0:	e3540000 	cmp	r4, #0
400077a4:	03a04001 	moveq	r4, #1
400077a8:	e58d4028 	str	r4, [sp, #40]	; 0x28
400077ac:	e59d305c 	ldr	r3, [sp, #92]	; 0x5c
400077b0:	e59d4020 	ldr	r4, [sp, #32]
400077b4:	e3530000 	cmp	r3, #0
400077b8:	e3844c01 	orr	r4, r4, #256	; 0x100
400077bc:	b283a102 	addlt	sl, r3, #-2147483648	; 0x80000000
400077c0:	b3a0b02d 	movlt	fp, #45	; 0x2d
400077c4:	a59da05c 	ldrge	sl, [sp, #92]	; 0x5c
400077c8:	a3a0b000 	movge	fp, #0
400077cc:	e2553046 	subs	r3, r5, #70	; 0x46
400077d0:	e58d404c 	str	r4, [sp, #76]	; 0x4c
400077d4:	e2734000 	rsbs	r4, r3, #0
400077d8:	e0b44003 	adcs	r4, r4, r3
400077dc:	e3540000 	cmp	r4, #0
400077e0:	0a000032 	beq	400078b0 <_svfprintf_r+0x19bc>
400077e4:	e3a01003 	mov	r1, #3
400077e8:	e28d007c 	add	r0, sp, #124	; 0x7c
400077ec:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400077f0:	e58d1000 	str	r1, [sp]
400077f4:	e58d0008 	str	r0, [sp, #8]
400077f8:	e28d1080 	add	r1, sp, #128	; 0x80
400077fc:	e28d008c 	add	r0, sp, #140	; 0x8c
40007800:	e58d0010 	str	r0, [sp, #16]
40007804:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
40007808:	e1a0300a 	mov	r3, sl
4000780c:	e58dc004 	str	ip, [sp, #4]
40007810:	e58d100c 	str	r1, [sp, #12]
40007814:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007818:	eb0001f0 	bl	40007fe0 <_dtoa_r>
4000781c:	e3550047 	cmp	r5, #71	; 0x47
40007820:	e1a06000 	mov	r6, r0
40007824:	1a000002 	bne	40007834 <_svfprintf_r+0x1940>
40007828:	e59dc020 	ldr	ip, [sp, #32]
4000782c:	e31c0001 	tst	ip, #1
40007830:	0a0000b9 	beq	40007b1c <_svfprintf_r+0x1c28>
40007834:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007838:	e3540000 	cmp	r4, #0
4000783c:	e086400c 	add	r4, r6, ip
40007840:	0a00002c 	beq	400078f8 <_svfprintf_r+0x1a04>
40007844:	e5d63000 	ldrb	r3, [r6]
40007848:	e3530030 	cmp	r3, #48	; 0x30
4000784c:	0a000138 	beq	40007d34 <_svfprintf_r+0x1e40>
40007850:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007854:	e0844003 	add	r4, r4, r3
40007858:	ea000026 	b	400078f8 <_svfprintf_r+0x1a04>
4000785c:	e59dc020 	ldr	ip, [sp, #32]
40007860:	e31c0040 	tst	ip, #64	; 0x40
40007864:	0a000054 	beq	400079bc <_svfprintf_r+0x1ac8>
40007868:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000786c:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40007870:	e5943000 	ldr	r3, [r4]
40007874:	e2844004 	add	r4, r4, #4
40007878:	e58d4048 	str	r4, [sp, #72]	; 0x48
4000787c:	e1c350b0 	strh	r5, [r3]
40007880:	eafff9bc 	b	40005f78 <_svfprintf_r+0x84>
40007884:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007888:	e3a01040 	mov	r1, #64	; 0x40
4000788c:	eb0007c5 	bl	400097a8 <_malloc_r>
40007890:	e3500000 	cmp	r0, #0
40007894:	e5840000 	str	r0, [r4]
40007898:	e5840010 	str	r0, [r4, #16]
4000789c:	0a00014e 	beq	40007ddc <_svfprintf_r+0x1ee8>
400078a0:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
400078a4:	e3a03040 	mov	r3, #64	; 0x40
400078a8:	e58c3014 	str	r3, [ip, #20]
400078ac:	eafff9a2 	b	40005f3c <_svfprintf_r+0x48>
400078b0:	e3550045 	cmp	r5, #69	; 0x45
400078b4:	1a0000e9 	bne	40007c60 <_svfprintf_r+0x1d6c>
400078b8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400078bc:	e3a00002 	mov	r0, #2
400078c0:	e28c4001 	add	r4, ip, #1
400078c4:	e28d107c 	add	r1, sp, #124	; 0x7c
400078c8:	e88d0011 	stm	sp, {r0, r4}
400078cc:	e58d1008 	str	r1, [sp, #8]
400078d0:	e28d0080 	add	r0, sp, #128	; 0x80
400078d4:	e28d108c 	add	r1, sp, #140	; 0x8c
400078d8:	e58d000c 	str	r0, [sp, #12]
400078dc:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
400078e0:	e1a0300a 	mov	r3, sl
400078e4:	e58d1010 	str	r1, [sp, #16]
400078e8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400078ec:	eb0001bb 	bl	40007fe0 <_dtoa_r>
400078f0:	e1a06000 	mov	r6, r0
400078f4:	e0804004 	add	r4, r0, r4
400078f8:	e3a03000 	mov	r3, #0
400078fc:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40007900:	e1a0100a 	mov	r1, sl
40007904:	e3a02000 	mov	r2, #0
40007908:	eb001875 	bl	4000dae4 <__aeabi_dcmpeq>
4000790c:	e3500000 	cmp	r0, #0
40007910:	11a03004 	movne	r3, r4
40007914:	1a000009 	bne	40007940 <_svfprintf_r+0x1a4c>
40007918:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
4000791c:	e1540003 	cmp	r4, r3
40007920:	9a000006 	bls	40007940 <_svfprintf_r+0x1a4c>
40007924:	e3a01030 	mov	r1, #48	; 0x30
40007928:	e2832001 	add	r2, r3, #1
4000792c:	e58d208c 	str	r2, [sp, #140]	; 0x8c
40007930:	e5c31000 	strb	r1, [r3]
40007934:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40007938:	e1540003 	cmp	r4, r3
4000793c:	8afffff9 	bhi	40007928 <_svfprintf_r+0x1a34>
40007940:	e0663003 	rsb	r3, r6, r3
40007944:	e3550047 	cmp	r5, #71	; 0x47
40007948:	e58d303c 	str	r3, [sp, #60]	; 0x3c
4000794c:	0a000075 	beq	40007b28 <_svfprintf_r+0x1c34>
40007950:	e3580065 	cmp	r8, #101	; 0x65
40007954:	da000127 	ble	40007df8 <_svfprintf_r+0x1f04>
40007958:	e3580066 	cmp	r8, #102	; 0x66
4000795c:	0a0000c1 	beq	40007c68 <_svfprintf_r+0x1d74>
40007960:	e59d507c 	ldr	r5, [sp, #124]	; 0x7c
40007964:	e58d5050 	str	r5, [sp, #80]	; 0x50
40007968:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
4000796c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007970:	e1540005 	cmp	r4, r5
40007974:	ba0000af 	blt	40007c38 <_svfprintf_r+0x1d44>
40007978:	e59dc020 	ldr	ip, [sp, #32]
4000797c:	e31c0001 	tst	ip, #1
40007980:	159d3050 	ldrne	r3, [sp, #80]	; 0x50
40007984:	058d4034 	streq	r4, [sp, #52]	; 0x34
40007988:	12833001 	addne	r3, r3, #1
4000798c:	158d3034 	strne	r3, [sp, #52]	; 0x34
40007990:	01c43fc4 	biceq	r3, r4, r4, asr #31
40007994:	11c33fc3 	bicne	r3, r3, r3, asr #31
40007998:	e3a08067 	mov	r8, #103	; 0x67
4000799c:	e35b0000 	cmp	fp, #0
400079a0:	1a000068 	bne	40007b48 <_svfprintf_r+0x1c54>
400079a4:	e59dc04c 	ldr	ip, [sp, #76]	; 0x4c
400079a8:	e58d302c 	str	r3, [sp, #44]	; 0x2c
400079ac:	e58dc020 	str	ip, [sp, #32]
400079b0:	e58db028 	str	fp, [sp, #40]	; 0x28
400079b4:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
400079b8:	eafffa4e 	b	400062f8 <_svfprintf_r+0x404>
400079bc:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400079c0:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
400079c4:	e59c3000 	ldr	r3, [ip]
400079c8:	e28cc004 	add	ip, ip, #4
400079cc:	e58dc048 	str	ip, [sp, #72]	; 0x48
400079d0:	e5834000 	str	r4, [r3]
400079d4:	eafff967 	b	40005f78 <_svfprintf_r+0x84>
400079d8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400079dc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400079e0:	e28d2094 	add	r2, sp, #148	; 0x94
400079e4:	eb000dc0 	bl	4000b0ec <__ssprint_r>
400079e8:	e3500000 	cmp	r0, #0
400079ec:	1afffa01 	bne	400061f8 <_svfprintf_r+0x304>
400079f0:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
400079f4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400079f8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400079fc:	eaffff21 	b	40007688 <_svfprintf_r+0x1794>
40007a00:	e1a04002 	mov	r4, r2
40007a04:	e2833001 	add	r3, r3, #1
40007a08:	e3530007 	cmp	r3, #7
40007a0c:	e0844008 	add	r4, r4, r8
40007a10:	e8870120 	stm	r7, {r5, r8}
40007a14:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007a18:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007a1c:	d2877008 	addle	r7, r7, #8
40007a20:	da000008 	ble	40007a48 <_svfprintf_r+0x1b54>
40007a24:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007a28:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007a2c:	e28d2094 	add	r2, sp, #148	; 0x94
40007a30:	eb000dad 	bl	4000b0ec <__ssprint_r>
40007a34:	e3500000 	cmp	r0, #0
40007a38:	1afff9ee 	bne	400061f8 <_svfprintf_r+0x304>
40007a3c:	e28d3098 	add	r3, sp, #152	; 0x98
40007a40:	e8930018 	ldm	r3, {r3, r4}
40007a44:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007a48:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007a4c:	e2833001 	add	r3, r3, #1
40007a50:	e0854004 	add	r4, r5, r4
40007a54:	e3530007 	cmp	r3, #7
40007a58:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007a5c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007a60:	e5876000 	str	r6, [r7]
40007a64:	e5875004 	str	r5, [r7, #4]
40007a68:	dafffc43 	ble	40006b7c <_svfprintf_r+0xc88>
40007a6c:	eafffd5b 	b	40006fe0 <_svfprintf_r+0x10ec>
40007a70:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007a74:	ebfff86a 	bl	40005c24 <strlen>
40007a78:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007a7c:	e1c05fc0 	bic	r5, r0, r0, asr #31
40007a80:	e58d0034 	str	r0, [sp, #52]	; 0x34
40007a84:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007a88:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007a8c:	e58dc050 	str	ip, [sp, #80]	; 0x50
40007a90:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007a94:	eafffa17 	b	400062f8 <_svfprintf_r+0x404>
40007a98:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007a9c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007aa0:	e28d2094 	add	r2, sp, #148	; 0x94
40007aa4:	eb000d90 	bl	4000b0ec <__ssprint_r>
40007aa8:	e3500000 	cmp	r0, #0
40007aac:	1afff9d1 	bne	400061f8 <_svfprintf_r+0x304>
40007ab0:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007ab4:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007ab8:	eafffd81 	b	400070c4 <_svfprintf_r+0x11d0>
40007abc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007ac0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007ac4:	e28d2094 	add	r2, sp, #148	; 0x94
40007ac8:	eb000d87 	bl	4000b0ec <__ssprint_r>
40007acc:	e3500000 	cmp	r0, #0
40007ad0:	1afff9c8 	bne	400061f8 <_svfprintf_r+0x304>
40007ad4:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007ad8:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007adc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007ae0:	e063300c 	rsb	r3, r3, ip
40007ae4:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007ae8:	eafffe25 	b	40007384 <_svfprintf_r+0x1490>
40007aec:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007af0:	e3550006 	cmp	r5, #6
40007af4:	23a05006 	movcs	r5, #6
40007af8:	e1c5cfc5 	bic	ip, r5, r5, asr #31
40007afc:	e1a0a006 	mov	sl, r6
40007b00:	e58d6028 	str	r6, [sp, #40]	; 0x28
40007b04:	e58d6050 	str	r6, [sp, #80]	; 0x50
40007b08:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007b0c:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007b10:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40007b14:	e51f6c18 	ldr	r6, [pc, #-3096]	; 40006f04 <_svfprintf_r+0x1010>
40007b18:	eafff9f6 	b	400062f8 <_svfprintf_r+0x404>
40007b1c:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40007b20:	e0603003 	rsb	r3, r0, r3
40007b24:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40007b28:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007b2c:	e3730003 	cmn	r3, #3
40007b30:	ba000016 	blt	40007b90 <_svfprintf_r+0x1c9c>
40007b34:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007b38:	e1540003 	cmp	r4, r3
40007b3c:	ba000013 	blt	40007b90 <_svfprintf_r+0x1c9c>
40007b40:	e58d3050 	str	r3, [sp, #80]	; 0x50
40007b44:	eaffff87 	b	40007968 <_svfprintf_r+0x1a74>
40007b48:	e59d404c 	ldr	r4, [sp, #76]	; 0x4c
40007b4c:	e3a0a02d 	mov	sl, #45	; 0x2d
40007b50:	e3a05000 	mov	r5, #0
40007b54:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40007b58:	e58d4020 	str	r4, [sp, #32]
40007b5c:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40007b60:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007b64:	eafff9e5 	b	40006300 <_svfprintf_r+0x40c>
40007b68:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007b6c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007b70:	e1c55fc5 	bic	r5, r5, r5, asr #31
40007b74:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007b78:	e58dc034 	str	ip, [sp, #52]	; 0x34
40007b7c:	e58d0028 	str	r0, [sp, #40]	; 0x28
40007b80:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007b84:	e58d0050 	str	r0, [sp, #80]	; 0x50
40007b88:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007b8c:	eafff9d9 	b	400062f8 <_svfprintf_r+0x404>
40007b90:	e2488002 	sub	r8, r8, #2
40007b94:	e2431001 	sub	r1, r3, #1
40007b98:	e3510000 	cmp	r1, #0
40007b9c:	e58d107c 	str	r1, [sp, #124]	; 0x7c
40007ba0:	b2611000 	rsblt	r1, r1, #0
40007ba4:	b3a0302d 	movlt	r3, #45	; 0x2d
40007ba8:	a3a0302b 	movge	r3, #43	; 0x2b
40007bac:	e3510009 	cmp	r1, #9
40007bb0:	e5cd8084 	strb	r8, [sp, #132]	; 0x84
40007bb4:	e5cd3085 	strb	r3, [sp, #133]	; 0x85
40007bb8:	ca000037 	bgt	40007c9c <_svfprintf_r+0x1da8>
40007bbc:	e2811030 	add	r1, r1, #48	; 0x30
40007bc0:	e3a03030 	mov	r3, #48	; 0x30
40007bc4:	e5cd1087 	strb	r1, [sp, #135]	; 0x87
40007bc8:	e5cd3086 	strb	r3, [sp, #134]	; 0x86
40007bcc:	e28d3088 	add	r3, sp, #136	; 0x88
40007bd0:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
40007bd4:	e28d2084 	add	r2, sp, #132	; 0x84
40007bd8:	e0622003 	rsb	r2, r2, r3
40007bdc:	e0845002 	add	r5, r4, r2
40007be0:	e3540001 	cmp	r4, #1
40007be4:	e58d2064 	str	r2, [sp, #100]	; 0x64
40007be8:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007bec:	da00005b 	ble	40007d60 <_svfprintf_r+0x1e6c>
40007bf0:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40007bf4:	e3a04000 	mov	r4, #0
40007bf8:	e2833001 	add	r3, r3, #1
40007bfc:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007c00:	e58d4050 	str	r4, [sp, #80]	; 0x50
40007c04:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007c08:	eaffff63 	b	4000799c <_svfprintf_r+0x1aa8>
40007c0c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007c10:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007c14:	e28d2094 	add	r2, sp, #148	; 0x94
40007c18:	eb000d33 	bl	4000b0ec <__ssprint_r>
40007c1c:	e3500000 	cmp	r0, #0
40007c20:	1afff974 	bne	400061f8 <_svfprintf_r+0x304>
40007c24:	e28d3098 	add	r3, sp, #152	; 0x98
40007c28:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
40007c2c:	e8930018 	ldm	r3, {r3, r4}
40007c30:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007c34:	eafffea7 	b	400076d8 <_svfprintf_r+0x17e4>
40007c38:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40007c3c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007c40:	e3540000 	cmp	r4, #0
40007c44:	d2643002 	rsble	r3, r4, #2
40007c48:	c3a03001 	movgt	r3, #1
40007c4c:	e0833005 	add	r3, r3, r5
40007c50:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007c54:	e3a08067 	mov	r8, #103	; 0x67
40007c58:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007c5c:	eaffff4e 	b	4000799c <_svfprintf_r+0x1aa8>
40007c60:	e3a01002 	mov	r1, #2
40007c64:	eafffedf 	b	400077e8 <_svfprintf_r+0x18f4>
40007c68:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40007c6c:	e35c0000 	cmp	ip, #0
40007c70:	e58dc050 	str	ip, [sp, #80]	; 0x50
40007c74:	da00003f 	ble	40007d78 <_svfprintf_r+0x1e84>
40007c78:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007c7c:	e3540000 	cmp	r4, #0
40007c80:	1a000024 	bne	40007d18 <_svfprintf_r+0x1e24>
40007c84:	e59d5020 	ldr	r5, [sp, #32]
40007c88:	e3150001 	tst	r5, #1
40007c8c:	1a000021 	bne	40007d18 <_svfprintf_r+0x1e24>
40007c90:	e1cc3fcc 	bic	r3, ip, ip, asr #31
40007c94:	e58dc034 	str	ip, [sp, #52]	; 0x34
40007c98:	eaffff3f 	b	4000799c <_svfprintf_r+0x1aa8>
40007c9c:	e28d2092 	add	r2, sp, #146	; 0x92
40007ca0:	e51f0da0 	ldr	r0, [pc, #-3488]	; 40006f08 <_svfprintf_r+0x1014>
40007ca4:	e0c05091 	smull	r5, r0, r1, r0
40007ca8:	e1a03fc1 	asr	r3, r1, #31
40007cac:	e0633140 	rsb	r3, r3, r0, asr #2
40007cb0:	e0830103 	add	r0, r3, r3, lsl #2
40007cb4:	e0410080 	sub	r0, r1, r0, lsl #1
40007cb8:	e1a01003 	mov	r1, r3
40007cbc:	e3510009 	cmp	r1, #9
40007cc0:	e1a03002 	mov	r3, r2
40007cc4:	e2802030 	add	r2, r0, #48	; 0x30
40007cc8:	e5c32000 	strb	r2, [r3]
40007ccc:	e2432001 	sub	r2, r3, #1
40007cd0:	cafffff2 	bgt	40007ca0 <_svfprintf_r+0x1dac>
40007cd4:	e2811030 	add	r1, r1, #48	; 0x30
40007cd8:	e28dc093 	add	ip, sp, #147	; 0x93
40007cdc:	e20110ff 	and	r1, r1, #255	; 0xff
40007ce0:	e15c0002 	cmp	ip, r2
40007ce4:	e5431001 	strb	r1, [r3, #-1]
40007ce8:	9a000040 	bls	40007df0 <_svfprintf_r+0x1efc>
40007cec:	e28d0085 	add	r0, sp, #133	; 0x85
40007cf0:	e1a02003 	mov	r2, r3
40007cf4:	ea000000 	b	40007cfc <_svfprintf_r+0x1e08>
40007cf8:	e4d21001 	ldrb	r1, [r2], #1
40007cfc:	e152000c 	cmp	r2, ip
40007d00:	e5e01001 	strb	r1, [r0, #1]!
40007d04:	1afffffb 	bne	40007cf8 <_svfprintf_r+0x1e04>
40007d08:	e28dcf42 	add	ip, sp, #264	; 0x108
40007d0c:	e063308c 	rsb	r3, r3, ip, lsl #1
40007d10:	e24330f6 	sub	r3, r3, #246	; 0xf6
40007d14:	eaffffad 	b	40007bd0 <_svfprintf_r+0x1cdc>
40007d18:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007d1c:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40007d20:	e28c3001 	add	r3, ip, #1
40007d24:	e0843003 	add	r3, r4, r3
40007d28:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007d2c:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007d30:	eaffff19 	b	4000799c <_svfprintf_r+0x1aa8>
40007d34:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40007d38:	e1a0100a 	mov	r1, sl
40007d3c:	e3a02000 	mov	r2, #0
40007d40:	e3a03000 	mov	r3, #0
40007d44:	eb001766 	bl	4000dae4 <__aeabi_dcmpeq>
40007d48:	e3500000 	cmp	r0, #0
40007d4c:	1afffebf 	bne	40007850 <_svfprintf_r+0x195c>
40007d50:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007d54:	e26c3001 	rsb	r3, ip, #1
40007d58:	e58d307c 	str	r3, [sp, #124]	; 0x7c
40007d5c:	eafffebc 	b	40007854 <_svfprintf_r+0x1960>
40007d60:	e59dc020 	ldr	ip, [sp, #32]
40007d64:	e21c3001 	ands	r3, ip, #1
40007d68:	1affffa0 	bne	40007bf0 <_svfprintf_r+0x1cfc>
40007d6c:	e58d3050 	str	r3, [sp, #80]	; 0x50
40007d70:	e1c53fc5 	bic	r3, r5, r5, asr #31
40007d74:	eaffff08 	b	4000799c <_svfprintf_r+0x1aa8>
40007d78:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007d7c:	e3550000 	cmp	r5, #0
40007d80:	1a000004 	bne	40007d98 <_svfprintf_r+0x1ea4>
40007d84:	e59dc020 	ldr	ip, [sp, #32]
40007d88:	e31c0001 	tst	ip, #1
40007d8c:	03a03001 	moveq	r3, #1
40007d90:	058d3034 	streq	r3, [sp, #52]	; 0x34
40007d94:	0affff00 	beq	4000799c <_svfprintf_r+0x1aa8>
40007d98:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
40007d9c:	e2833002 	add	r3, r3, #2
40007da0:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007da4:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007da8:	eafffefb 	b	4000799c <_svfprintf_r+0x1aa8>
40007dac:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007db0:	e5955000 	ldr	r5, [r5]
40007db4:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007db8:	e3550000 	cmp	r5, #0
40007dbc:	e28c1004 	add	r1, ip, #4
40007dc0:	b3e04000 	mvnlt	r4, #0
40007dc4:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007dc8:	e5d38001 	ldrb	r8, [r3, #1]
40007dcc:	e58d1048 	str	r1, [sp, #72]	; 0x48
40007dd0:	e1a03000 	mov	r3, r0
40007dd4:	b58d4028 	strlt	r4, [sp, #40]	; 0x28
40007dd8:	eafff891 	b	40006024 <_svfprintf_r+0x130>
40007ddc:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40007de0:	e3a0300c 	mov	r3, #12
40007de4:	e5853000 	str	r3, [r5]
40007de8:	e3e00000 	mvn	r0, #0
40007dec:	eafff906 	b	4000620c <_svfprintf_r+0x318>
40007df0:	e28d3086 	add	r3, sp, #134	; 0x86
40007df4:	eaffff75 	b	40007bd0 <_svfprintf_r+0x1cdc>
40007df8:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007dfc:	eaffff64 	b	40007b94 <_svfprintf_r+0x1ca0>

40007e00 <quorem>:
40007e00:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007e04:	e5903010 	ldr	r3, [r0, #16]
40007e08:	e5915010 	ldr	r5, [r1, #16]
40007e0c:	e1550003 	cmp	r5, r3
40007e10:	e1a09000 	mov	r9, r0
40007e14:	e24dd00c 	sub	sp, sp, #12
40007e18:	e1a0a001 	mov	sl, r1
40007e1c:	c3a00000 	movgt	r0, #0
40007e20:	ca00006b 	bgt	40007fd4 <quorem+0x1d4>
40007e24:	e2455001 	sub	r5, r5, #1
40007e28:	e2814014 	add	r4, r1, #20
40007e2c:	e7941105 	ldr	r1, [r4, r5, lsl #2]
40007e30:	e2898014 	add	r8, r9, #20
40007e34:	e2811001 	add	r1, r1, #1
40007e38:	e7980105 	ldr	r0, [r8, r5, lsl #2]
40007e3c:	eb001481 	bl	4000d048 <__aeabi_uidiv>
40007e40:	e1a02105 	lsl	r2, r5, #2
40007e44:	e0883002 	add	r3, r8, r2
40007e48:	e2507000 	subs	r7, r0, #0
40007e4c:	e58d2000 	str	r2, [sp]
40007e50:	e0846002 	add	r6, r4, r2
40007e54:	e58d3004 	str	r3, [sp, #4]
40007e58:	0a000030 	beq	40007f20 <quorem+0x120>
40007e5c:	e3a0c000 	mov	ip, #0
40007e60:	e1a0000c 	mov	r0, ip
40007e64:	e1a02004 	mov	r2, r4
40007e68:	e1a03008 	mov	r3, r8
40007e6c:	e492e004 	ldr	lr, [r2], #4
40007e70:	e1a0b80e 	lsl	fp, lr, #16
40007e74:	e1a0182e 	lsr	r1, lr, #16
40007e78:	e1a0b82b 	lsr	fp, fp, #16
40007e7c:	e02bcb97 	mla	fp, r7, fp, ip
40007e80:	e0010197 	mul	r1, r7, r1
40007e84:	e593e000 	ldr	lr, [r3]
40007e88:	e081182b 	add	r1, r1, fp, lsr #16
40007e8c:	e1a0b80b 	lsl	fp, fp, #16
40007e90:	e040082b 	sub	r0, r0, fp, lsr #16
40007e94:	e1a0c80e 	lsl	ip, lr, #16
40007e98:	e1a0b801 	lsl	fp, r1, #16
40007e9c:	e080c82c 	add	ip, r0, ip, lsr #16
40007ea0:	e1a0082b 	lsr	r0, fp, #16
40007ea4:	e060082e 	rsb	r0, r0, lr, lsr #16
40007ea8:	e1a0b80c 	lsl	fp, ip, #16
40007eac:	e080084c 	add	r0, r0, ip, asr #16
40007eb0:	e1a0c82b 	lsr	ip, fp, #16
40007eb4:	e18cc800 	orr	ip, ip, r0, lsl #16
40007eb8:	e1560002 	cmp	r6, r2
40007ebc:	e483c004 	str	ip, [r3], #4
40007ec0:	e1a00840 	asr	r0, r0, #16
40007ec4:	e1a0c821 	lsr	ip, r1, #16
40007ec8:	2affffe7 	bcs	40007e6c <quorem+0x6c>
40007ecc:	e59d2000 	ldr	r2, [sp]
40007ed0:	e7983002 	ldr	r3, [r8, r2]
40007ed4:	e3530000 	cmp	r3, #0
40007ed8:	1a000010 	bne	40007f20 <quorem+0x120>
40007edc:	e59d2004 	ldr	r2, [sp, #4]
40007ee0:	e2423004 	sub	r3, r2, #4
40007ee4:	e1580003 	cmp	r8, r3
40007ee8:	2a00000b 	bcs	40007f1c <quorem+0x11c>
40007eec:	e5123004 	ldr	r3, [r2, #-4]
40007ef0:	e3530000 	cmp	r3, #0
40007ef4:	1a000008 	bne	40007f1c <quorem+0x11c>
40007ef8:	e2423008 	sub	r3, r2, #8
40007efc:	ea000003 	b	40007f10 <quorem+0x110>
40007f00:	e5932000 	ldr	r2, [r3]
40007f04:	e3520000 	cmp	r2, #0
40007f08:	e2433004 	sub	r3, r3, #4
40007f0c:	1a000002 	bne	40007f1c <quorem+0x11c>
40007f10:	e1580003 	cmp	r8, r3
40007f14:	e2455001 	sub	r5, r5, #1
40007f18:	3afffff8 	bcc	40007f00 <quorem+0x100>
40007f1c:	e5895010 	str	r5, [r9, #16]
40007f20:	e1a0100a 	mov	r1, sl
40007f24:	e1a00009 	mov	r0, r9
40007f28:	eb000a4a 	bl	4000a858 <__mcmp>
40007f2c:	e3500000 	cmp	r0, #0
40007f30:	ba000026 	blt	40007fd0 <quorem+0x1d0>
40007f34:	e2877001 	add	r7, r7, #1
40007f38:	e1a03008 	mov	r3, r8
40007f3c:	e3a02000 	mov	r2, #0
40007f40:	e494c004 	ldr	ip, [r4], #4
40007f44:	e5930000 	ldr	r0, [r3]
40007f48:	e1a0180c 	lsl	r1, ip, #16
40007f4c:	e0422821 	sub	r2, r2, r1, lsr #16
40007f50:	e1a01800 	lsl	r1, r0, #16
40007f54:	e0821821 	add	r1, r2, r1, lsr #16
40007f58:	e1a0c82c 	lsr	ip, ip, #16
40007f5c:	e06c2820 	rsb	r2, ip, r0, lsr #16
40007f60:	e1a0a801 	lsl	sl, r1, #16
40007f64:	e0822841 	add	r2, r2, r1, asr #16
40007f68:	e1a0182a 	lsr	r1, sl, #16
40007f6c:	e1811802 	orr	r1, r1, r2, lsl #16
40007f70:	e1560004 	cmp	r6, r4
40007f74:	e4831004 	str	r1, [r3], #4
40007f78:	e1a02842 	asr	r2, r2, #16
40007f7c:	2affffef 	bcs	40007f40 <quorem+0x140>
40007f80:	e7983105 	ldr	r3, [r8, r5, lsl #2]
40007f84:	e3530000 	cmp	r3, #0
40007f88:	e0883105 	add	r3, r8, r5, lsl #2
40007f8c:	1a00000f 	bne	40007fd0 <quorem+0x1d0>
40007f90:	e2432004 	sub	r2, r3, #4
40007f94:	e1580002 	cmp	r8, r2
40007f98:	2a00000b 	bcs	40007fcc <quorem+0x1cc>
40007f9c:	e5132004 	ldr	r2, [r3, #-4]
40007fa0:	e3520000 	cmp	r2, #0
40007fa4:	1a000008 	bne	40007fcc <quorem+0x1cc>
40007fa8:	e2433008 	sub	r3, r3, #8
40007fac:	ea000003 	b	40007fc0 <quorem+0x1c0>
40007fb0:	e5932000 	ldr	r2, [r3]
40007fb4:	e3520000 	cmp	r2, #0
40007fb8:	e2433004 	sub	r3, r3, #4
40007fbc:	1a000002 	bne	40007fcc <quorem+0x1cc>
40007fc0:	e1580003 	cmp	r8, r3
40007fc4:	e2455001 	sub	r5, r5, #1
40007fc8:	3afffff8 	bcc	40007fb0 <quorem+0x1b0>
40007fcc:	e5895010 	str	r5, [r9, #16]
40007fd0:	e1a00007 	mov	r0, r7
40007fd4:	e28dd00c 	add	sp, sp, #12
40007fd8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007fdc:	e12fff1e 	bx	lr

40007fe0 <_dtoa_r>:
40007fe0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007fe4:	e5901040 	ldr	r1, [r0, #64]	; 0x40
40007fe8:	e24dd074 	sub	sp, sp, #116	; 0x74
40007fec:	e3510000 	cmp	r1, #0
40007ff0:	e1a04000 	mov	r4, r0
40007ff4:	e1a0a002 	mov	sl, r2
40007ff8:	e1a0b003 	mov	fp, r3
40007ffc:	e59d50a4 	ldr	r5, [sp, #164]	; 0xa4
40008000:	0a000007 	beq	40008024 <_dtoa_r+0x44>
40008004:	e5903044 	ldr	r3, [r0, #68]	; 0x44
40008008:	e3a02001 	mov	r2, #1
4000800c:	e1a02312 	lsl	r2, r2, r3
40008010:	e5813004 	str	r3, [r1, #4]
40008014:	e5812008 	str	r2, [r1, #8]
40008018:	eb000853 	bl	4000a16c <_Bfree>
4000801c:	e3a03000 	mov	r3, #0
40008020:	e5843040 	str	r3, [r4, #64]	; 0x40
40008024:	e35b0000 	cmp	fp, #0
40008028:	b3a03001 	movlt	r3, #1
4000802c:	a3a03000 	movge	r3, #0
40008030:	b5853000 	strlt	r3, [r5]
40008034:	a5853000 	strge	r3, [r5]
40008038:	e59f3508 	ldr	r3, [pc, #1288]	; 40008548 <_dtoa_r+0x568>
4000803c:	b3cb9102 	biclt	r9, fp, #-2147483648	; 0x80000000
40008040:	a1a0900b 	movge	r9, fp
40008044:	e1a02003 	mov	r2, r3
40008048:	e0093003 	and	r3, r9, r3
4000804c:	b1a0b009 	movlt	fp, r9
40008050:	e1530002 	cmp	r3, r2
40008054:	0a000013 	beq	400080a8 <_dtoa_r+0xc8>
40008058:	e1a0000a 	mov	r0, sl
4000805c:	e1a0100b 	mov	r1, fp
40008060:	e3a02000 	mov	r2, #0
40008064:	e3a03000 	mov	r3, #0
40008068:	eb00169d 	bl	4000dae4 <__aeabi_dcmpeq>
4000806c:	e2508000 	subs	r8, r0, #0
40008070:	0a00001e 	beq	400080f0 <_dtoa_r+0x110>
40008074:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008078:	e35c0000 	cmp	ip, #0
4000807c:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40008080:	e3a03001 	mov	r3, #1
40008084:	e58c3000 	str	r3, [ip]
40008088:	0a00009c 	beq	40008300 <_dtoa_r+0x320>
4000808c:	e59f04b8 	ldr	r0, [pc, #1208]	; 4000854c <_dtoa_r+0x56c>
40008090:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008094:	e58c0000 	str	r0, [ip]
40008098:	e2400001 	sub	r0, r0, #1
4000809c:	e28dd074 	add	sp, sp, #116	; 0x74
400080a0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400080a4:	e12fff1e 	bx	lr
400080a8:	e59f34a0 	ldr	r3, [pc, #1184]	; 40008550 <_dtoa_r+0x570>
400080ac:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
400080b0:	e35a0000 	cmp	sl, #0
400080b4:	e58c3000 	str	r3, [ip]
400080b8:	0a00007e 	beq	400082b8 <_dtoa_r+0x2d8>
400080bc:	e59f0490 	ldr	r0, [pc, #1168]	; 40008554 <_dtoa_r+0x574>
400080c0:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
400080c4:	e35c0000 	cmp	ip, #0
400080c8:	0afffff3 	beq	4000809c <_dtoa_r+0xbc>
400080cc:	e5d03003 	ldrb	r3, [r0, #3]
400080d0:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
400080d4:	e3530000 	cmp	r3, #0
400080d8:	12803008 	addne	r3, r0, #8
400080dc:	02803003 	addeq	r3, r0, #3
400080e0:	e58c3000 	str	r3, [ip]
400080e4:	e28dd074 	add	sp, sp, #116	; 0x74
400080e8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400080ec:	e12fff1e 	bx	lr
400080f0:	e28d206c 	add	r2, sp, #108	; 0x6c
400080f4:	e28d3068 	add	r3, sp, #104	; 0x68
400080f8:	e88d000c 	stm	sp, {r2, r3}
400080fc:	e1a00004 	mov	r0, r4
40008100:	e1a0200a 	mov	r2, sl
40008104:	e1a0300b 	mov	r3, fp
40008108:	eb000a89 	bl	4000ab34 <__d2b>
4000810c:	e1b05a29 	lsrs	r5, r9, #20
40008110:	e58d0030 	str	r0, [sp, #48]	; 0x30
40008114:	1a00006f 	bne	400082d8 <_dtoa_r+0x2f8>
40008118:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
4000811c:	e59d506c 	ldr	r5, [sp, #108]	; 0x6c
40008120:	e3e03e41 	mvn	r3, #1040	; 0x410
40008124:	e0885005 	add	r5, r8, r5
40008128:	e1550003 	cmp	r5, r3
4000812c:	a2850e41 	addge	r0, r5, #1040	; 0x410
40008130:	a2800002 	addge	r0, r0, #2
40008134:	a1a0003a 	lsrge	r0, sl, r0
40008138:	b59f0418 	ldrlt	r0, [pc, #1048]	; 40008558 <_dtoa_r+0x578>
4000813c:	a283301f 	addge	r3, r3, #31
40008140:	a0653003 	rsbge	r3, r5, r3
40008144:	b0650000 	rsblt	r0, r5, r0
40008148:	a1800319 	orrge	r0, r0, r9, lsl r3
4000814c:	b1a0001a 	lsllt	r0, sl, r0
40008150:	eb0014c9 	bl	4000d47c <__aeabi_ui2d>
40008154:	e3a0c001 	mov	ip, #1
40008158:	e58dc05c 	str	ip, [sp, #92]	; 0x5c
4000815c:	e2455001 	sub	r5, r5, #1
40008160:	e241161f 	sub	r1, r1, #32505856	; 0x1f00000
40008164:	e3a02000 	mov	r2, #0
40008168:	e59f33ec 	ldr	r3, [pc, #1004]	; 4000855c <_dtoa_r+0x57c>
4000816c:	eb0013fd 	bl	4000d168 <__aeabi_dsub>
40008170:	e28f3fee 	add	r3, pc, #952	; 0x3b8
40008174:	e893000c 	ldm	r3, {r2, r3}
40008178:	eb0014ff 	bl	4000d57c <__aeabi_dmul>
4000817c:	e28f3fed 	add	r3, pc, #948	; 0x3b4
40008180:	e893000c 	ldm	r3, {r2, r3}
40008184:	eb0013f8 	bl	4000d16c <__adddf3>
40008188:	e1a06000 	mov	r6, r0
4000818c:	e1a00005 	mov	r0, r5
40008190:	e1a07001 	mov	r7, r1
40008194:	eb0014c1 	bl	4000d4a0 <__aeabi_i2d>
40008198:	e28f3e3a 	add	r3, pc, #928	; 0x3a0
4000819c:	e893000c 	ldm	r3, {r2, r3}
400081a0:	eb0014f5 	bl	4000d57c <__aeabi_dmul>
400081a4:	e1a02000 	mov	r2, r0
400081a8:	e1a03001 	mov	r3, r1
400081ac:	e1a00006 	mov	r0, r6
400081b0:	e1a01007 	mov	r1, r7
400081b4:	eb0013ec 	bl	4000d16c <__adddf3>
400081b8:	e1a06000 	mov	r6, r0
400081bc:	e1a07001 	mov	r7, r1
400081c0:	eb001665 	bl	4000db5c <__aeabi_d2iz>
400081c4:	e1a01007 	mov	r1, r7
400081c8:	e58d0018 	str	r0, [sp, #24]
400081cc:	e3a02000 	mov	r2, #0
400081d0:	e1a00006 	mov	r0, r6
400081d4:	e3a03000 	mov	r3, #0
400081d8:	eb001647 	bl	4000dafc <__aeabi_dcmplt>
400081dc:	e3500000 	cmp	r0, #0
400081e0:	1a00019a 	bne	40008850 <_dtoa_r+0x870>
400081e4:	e59dc018 	ldr	ip, [sp, #24]
400081e8:	e35c0016 	cmp	ip, #22
400081ec:	83a0c001 	movhi	ip, #1
400081f0:	858dc044 	strhi	ip, [sp, #68]	; 0x44
400081f4:	8a00000c 	bhi	4000822c <_dtoa_r+0x24c>
400081f8:	e59f3370 	ldr	r3, [pc, #880]	; 40008570 <_dtoa_r+0x590>
400081fc:	e083318c 	add	r3, r3, ip, lsl #3
40008200:	e8930003 	ldm	r3, {r0, r1}
40008204:	e1a0200a 	mov	r2, sl
40008208:	e1a0300b 	mov	r3, fp
4000820c:	eb00164c 	bl	4000db44 <__aeabi_dcmpgt>
40008210:	e3500000 	cmp	r0, #0
40008214:	159dc018 	ldrne	ip, [sp, #24]
40008218:	124cc001 	subne	ip, ip, #1
4000821c:	158dc018 	strne	ip, [sp, #24]
40008220:	13a0c000 	movne	ip, #0
40008224:	158dc044 	strne	ip, [sp, #68]	; 0x44
40008228:	058d0044 	streq	r0, [sp, #68]	; 0x44
4000822c:	e0655008 	rsb	r5, r5, r8
40008230:	e2555001 	subs	r5, r5, #1
40008234:	4265c000 	rsbmi	ip, r5, #0
40008238:	458dc02c 	strmi	ip, [sp, #44]	; 0x2c
4000823c:	53a0c000 	movpl	ip, #0
40008240:	43a0c000 	movmi	ip, #0
40008244:	558dc02c 	strpl	ip, [sp, #44]	; 0x2c
40008248:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000824c:	458dc024 	strmi	ip, [sp, #36]	; 0x24
40008250:	e59dc018 	ldr	ip, [sp, #24]
40008254:	e35c0000 	cmp	ip, #0
40008258:	ba000186 	blt	40008878 <_dtoa_r+0x898>
4000825c:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
40008260:	e58dc040 	str	ip, [sp, #64]	; 0x40
40008264:	e081100c 	add	r1, r1, ip
40008268:	e3a0c000 	mov	ip, #0
4000826c:	e58d1024 	str	r1, [sp, #36]	; 0x24
40008270:	e58dc034 	str	ip, [sp, #52]	; 0x34
40008274:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008278:	e35c0009 	cmp	ip, #9
4000827c:	8a000021 	bhi	40008308 <_dtoa_r+0x328>
40008280:	e35c0005 	cmp	ip, #5
40008284:	c24cc004 	subgt	ip, ip, #4
40008288:	c58dc098 	strgt	ip, [sp, #152]	; 0x98
4000828c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008290:	e24c3002 	sub	r3, ip, #2
40008294:	c3a05000 	movgt	r5, #0
40008298:	d3a05001 	movle	r5, #1
4000829c:	e3530003 	cmp	r3, #3
400082a0:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
400082a4:	ea000019 	b	40008310 <_dtoa_r+0x330>
400082a8:	40008920 	andmi	r8, r0, r0, lsr #18
400082ac:	40008c78 	andmi	r8, r0, r8, ror ip
400082b0:	40008cb4 			; <UNDEFINED> instruction: 0x40008cb4
400082b4:	4000930c 	andmi	r9, r0, ip, lsl #6
400082b8:	e3c904ff 	bic	r0, r9, #-16777216	; 0xff000000
400082bc:	e3c0060f 	bic	r0, r0, #15728640	; 0xf00000
400082c0:	e59f2298 	ldr	r2, [pc, #664]	; 40008560 <_dtoa_r+0x580>
400082c4:	e59f3288 	ldr	r3, [pc, #648]	; 40008554 <_dtoa_r+0x574>
400082c8:	e3500000 	cmp	r0, #0
400082cc:	01a00002 	moveq	r0, r2
400082d0:	11a00003 	movne	r0, r3
400082d4:	eaffff79 	b	400080c0 <_dtoa_r+0xe0>
400082d8:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
400082dc:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
400082e0:	e2455fff 	sub	r5, r5, #1020	; 0x3fc
400082e4:	e38335ff 	orr	r3, r3, #1069547520	; 0x3fc00000
400082e8:	e58d805c 	str	r8, [sp, #92]	; 0x5c
400082ec:	e1a0000a 	mov	r0, sl
400082f0:	e2455003 	sub	r5, r5, #3
400082f4:	e3831603 	orr	r1, r3, #3145728	; 0x300000
400082f8:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
400082fc:	eaffff98 	b	40008164 <_dtoa_r+0x184>
40008300:	e59f025c 	ldr	r0, [pc, #604]	; 40008564 <_dtoa_r+0x584>
40008304:	eaffff64 	b	4000809c <_dtoa_r+0xbc>
40008308:	e3a0c000 	mov	ip, #0
4000830c:	e58dc098 	str	ip, [sp, #152]	; 0x98
40008310:	e3a05000 	mov	r5, #0
40008314:	e5845044 	str	r5, [r4, #68]	; 0x44
40008318:	e1a01005 	mov	r1, r5
4000831c:	e1a00004 	mov	r0, r4
40008320:	eb00076e 	bl	4000a0e0 <_Balloc>
40008324:	e3e0c000 	mvn	ip, #0
40008328:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
4000832c:	e58dc028 	str	ip, [sp, #40]	; 0x28
40008330:	e3a0c001 	mov	ip, #1
40008334:	e58d0020 	str	r0, [sp, #32]
40008338:	e58d509c 	str	r5, [sp, #156]	; 0x9c
4000833c:	e5840040 	str	r0, [r4, #64]	; 0x40
40008340:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008344:	e59d306c 	ldr	r3, [sp, #108]	; 0x6c
40008348:	e3530000 	cmp	r3, #0
4000834c:	ba00009b 	blt	400085c0 <_dtoa_r+0x5e0>
40008350:	e59dc018 	ldr	ip, [sp, #24]
40008354:	e35c000e 	cmp	ip, #14
40008358:	ca000098 	bgt	400085c0 <_dtoa_r+0x5e0>
4000835c:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008360:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008364:	e1a02fa1 	lsr	r2, r1, #31
40008368:	e35c0000 	cmp	ip, #0
4000836c:	c3a02000 	movgt	r2, #0
40008370:	d2022001 	andle	r2, r2, #1
40008374:	e59f31f4 	ldr	r3, [pc, #500]	; 40008570 <_dtoa_r+0x590>
40008378:	e59dc018 	ldr	ip, [sp, #24]
4000837c:	e083318c 	add	r3, r3, ip, lsl #3
40008380:	e3520000 	cmp	r2, #0
40008384:	e8930006 	ldm	r3, {r1, r2}
40008388:	e58d1010 	str	r1, [sp, #16]
4000838c:	e58d2014 	str	r2, [sp, #20]
40008390:	1a000341 	bne	4000909c <_dtoa_r+0x10bc>
40008394:	e28d3010 	add	r3, sp, #16
40008398:	e893000c 	ldm	r3, {r2, r3}
4000839c:	e1a0000a 	mov	r0, sl
400083a0:	e1a0100b 	mov	r1, fp
400083a4:	eb001518 	bl	4000d80c <__aeabi_ddiv>
400083a8:	eb0015eb 	bl	4000db5c <__aeabi_d2iz>
400083ac:	e1a08000 	mov	r8, r0
400083b0:	eb00143a 	bl	4000d4a0 <__aeabi_i2d>
400083b4:	e28d3010 	add	r3, sp, #16
400083b8:	e893000c 	ldm	r3, {r2, r3}
400083bc:	eb00146e 	bl	4000d57c <__aeabi_dmul>
400083c0:	e1a03001 	mov	r3, r1
400083c4:	e1a02000 	mov	r2, r0
400083c8:	e1a0100b 	mov	r1, fp
400083cc:	e1a0000a 	mov	r0, sl
400083d0:	eb001364 	bl	4000d168 <__aeabi_dsub>
400083d4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400083d8:	e35c0001 	cmp	ip, #1
400083dc:	e59dc020 	ldr	ip, [sp, #32]
400083e0:	e28cc001 	add	ip, ip, #1
400083e4:	e58dc058 	str	ip, [sp, #88]	; 0x58
400083e8:	e59dc020 	ldr	ip, [sp, #32]
400083ec:	e2883030 	add	r3, r8, #48	; 0x30
400083f0:	e1a06000 	mov	r6, r0
400083f4:	e1a07001 	mov	r7, r1
400083f8:	e5cc3000 	strb	r3, [ip]
400083fc:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
40008400:	0a000035 	beq	400084dc <_dtoa_r+0x4fc>
40008404:	e3a02000 	mov	r2, #0
40008408:	e59f3168 	ldr	r3, [pc, #360]	; 40008578 <_dtoa_r+0x598>
4000840c:	eb00145a 	bl	4000d57c <__aeabi_dmul>
40008410:	e3a02000 	mov	r2, #0
40008414:	e3a03000 	mov	r3, #0
40008418:	e1a06000 	mov	r6, r0
4000841c:	e1a07001 	mov	r7, r1
40008420:	eb0015af 	bl	4000dae4 <__aeabi_dcmpeq>
40008424:	e3500000 	cmp	r0, #0
40008428:	1a00049a 	bne	40009698 <_dtoa_r+0x16b8>
4000842c:	e59dc020 	ldr	ip, [sp, #32]
40008430:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
40008434:	e58d401c 	str	r4, [sp, #28]
40008438:	e08c9001 	add	r9, ip, r1
4000843c:	e28ca002 	add	sl, ip, #2
40008440:	e28d5010 	add	r5, sp, #16
40008444:	e8950030 	ldm	r5, {r4, r5}
40008448:	ea000008 	b	40008470 <_dtoa_r+0x490>
4000844c:	eb00144a 	bl	4000d57c <__aeabi_dmul>
40008450:	e3a02000 	mov	r2, #0
40008454:	e3a03000 	mov	r3, #0
40008458:	e1a06000 	mov	r6, r0
4000845c:	e1a07001 	mov	r7, r1
40008460:	eb00159f 	bl	4000dae4 <__aeabi_dcmpeq>
40008464:	e3500000 	cmp	r0, #0
40008468:	e28aa001 	add	sl, sl, #1
4000846c:	1a000410 	bne	400094b4 <_dtoa_r+0x14d4>
40008470:	e1a02004 	mov	r2, r4
40008474:	e1a03005 	mov	r3, r5
40008478:	e1a00006 	mov	r0, r6
4000847c:	e1a01007 	mov	r1, r7
40008480:	eb0014e1 	bl	4000d80c <__aeabi_ddiv>
40008484:	eb0015b4 	bl	4000db5c <__aeabi_d2iz>
40008488:	e1a08000 	mov	r8, r0
4000848c:	eb001403 	bl	4000d4a0 <__aeabi_i2d>
40008490:	e1a02004 	mov	r2, r4
40008494:	e1a03005 	mov	r3, r5
40008498:	eb001437 	bl	4000d57c <__aeabi_dmul>
4000849c:	e1a02000 	mov	r2, r0
400084a0:	e1a03001 	mov	r3, r1
400084a4:	e1a00006 	mov	r0, r6
400084a8:	e1a01007 	mov	r1, r7
400084ac:	eb00132d 	bl	4000d168 <__aeabi_dsub>
400084b0:	e288c030 	add	ip, r8, #48	; 0x30
400084b4:	e15a0009 	cmp	sl, r9
400084b8:	e1a06000 	mov	r6, r0
400084bc:	e1a07001 	mov	r7, r1
400084c0:	e3a02000 	mov	r2, #0
400084c4:	e59f30ac 	ldr	r3, [pc, #172]	; 40008578 <_dtoa_r+0x598>
400084c8:	e54ac001 	strb	ip, [sl, #-1]
400084cc:	e1a0b00a 	mov	fp, sl
400084d0:	1affffdd 	bne	4000844c <_dtoa_r+0x46c>
400084d4:	e59d401c 	ldr	r4, [sp, #28]
400084d8:	e1a0500a 	mov	r5, sl
400084dc:	e1a02006 	mov	r2, r6
400084e0:	e1a03007 	mov	r3, r7
400084e4:	e1a00006 	mov	r0, r6
400084e8:	e1a01007 	mov	r1, r7
400084ec:	eb00131e 	bl	4000d16c <__adddf3>
400084f0:	e1a06000 	mov	r6, r0
400084f4:	e1a07001 	mov	r7, r1
400084f8:	e1a02006 	mov	r2, r6
400084fc:	e28d1010 	add	r1, sp, #16
40008500:	e8910003 	ldm	r1, {r0, r1}
40008504:	e1a03007 	mov	r3, r7
40008508:	eb00157b 	bl	4000dafc <__aeabi_dcmplt>
4000850c:	e3500000 	cmp	r0, #0
40008510:	0a000429 	beq	400095bc <_dtoa_r+0x15dc>
40008514:	e59dc018 	ldr	ip, [sp, #24]
40008518:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000851c:	e59d9020 	ldr	r9, [sp, #32]
40008520:	e5558001 	ldrb	r8, [r5, #-1]
40008524:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
40008528:	ea000019 	b	40008594 <_dtoa_r+0x5b4>
4000852c:	e1a00000 	nop			; (mov r0, r0)
40008530:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
40008534:	3fd287a7 	svccc	0x00d287a7
40008538:	8b60c8b3 	blhi	4183a80c <__ZI_LIMIT__+0x1822d64>
4000853c:	3fc68a28 	svccc	0x00c68a28
40008540:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
40008544:	3fd34413 	svccc	0x00d34413
40008548:	7ff00000 	svcvc	0x00f00000	; IMB
4000854c:	40016dc5 	andmi	r6, r1, r5, asr #27
40008550:	0000270f 	andeq	r2, r0, pc, lsl #14
40008554:	40016dd4 	ldrdmi	r6, [r1], -r4
40008558:	fffffbee 			; <UNDEFINED> instruction: 0xfffffbee
4000855c:	3ff80000 	svccc	0x00f80000
40008560:	40016dc8 	andmi	r6, r1, r8, asr #27
40008564:	40016dc4 	andmi	r6, r1, r4, asr #27
40008568:	3ff00000 	svccc	0x00f00000	; IMB
4000856c:	40016ae0 	andmi	r6, r1, r0, ror #21
40008570:	400169f0 	strdmi	r6, [r1], -r0
40008574:	40140000 	andsmi	r0, r4, r0
40008578:	40240000 	eormi	r0, r4, r0
4000857c:	401c0000 	andsmi	r0, ip, r0
40008580:	3fe00000 	svccc	0x00e00000
40008584:	e1550001 	cmp	r5, r1
40008588:	0a000392 	beq	400093d8 <_dtoa_r+0x13f8>
4000858c:	e5558002 	ldrb	r8, [r5, #-2]
40008590:	e1a05003 	mov	r5, r3
40008594:	e3580039 	cmp	r8, #57	; 0x39
40008598:	e1a02005 	mov	r2, r5
4000859c:	e2453001 	sub	r3, r5, #1
400085a0:	0afffff7 	beq	40008584 <_dtoa_r+0x5a4>
400085a4:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
400085a8:	e2882001 	add	r2, r8, #1
400085ac:	e58d5020 	str	r5, [sp, #32]
400085b0:	e58dc018 	str	ip, [sp, #24]
400085b4:	e20220ff 	and	r2, r2, #255	; 0xff
400085b8:	e5c32000 	strb	r2, [r3]
400085bc:	ea00008e 	b	400087fc <_dtoa_r+0x81c>
400085c0:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
400085c4:	e35c0000 	cmp	ip, #0
400085c8:	1a0000b3 	bne	4000889c <_dtoa_r+0x8bc>
400085cc:	e59d6034 	ldr	r6, [sp, #52]	; 0x34
400085d0:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
400085d4:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
400085d8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400085dc:	e35c0000 	cmp	ip, #0
400085e0:	c3550000 	cmpgt	r5, #0
400085e4:	da000009 	ble	40008610 <_dtoa_r+0x630>
400085e8:	e1a0300c 	mov	r3, ip
400085ec:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400085f0:	e1530005 	cmp	r3, r5
400085f4:	a1a03005 	movge	r3, r5
400085f8:	e063c00c 	rsb	ip, r3, ip
400085fc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008600:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008604:	e063c00c 	rsb	ip, r3, ip
40008608:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000860c:	e0635005 	rsb	r5, r3, r5
40008610:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40008614:	e35c0000 	cmp	ip, #0
40008618:	da000015 	ble	40008674 <_dtoa_r+0x694>
4000861c:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40008620:	e35c0000 	cmp	ip, #0
40008624:	0a000347 	beq	40009348 <_dtoa_r+0x1368>
40008628:	e3560000 	cmp	r6, #0
4000862c:	da00000d 	ble	40008668 <_dtoa_r+0x688>
40008630:	e1a01008 	mov	r1, r8
40008634:	e1a02006 	mov	r2, r6
40008638:	e1a00004 	mov	r0, r4
4000863c:	eb000801 	bl	4000a648 <__pow5mult>
40008640:	e1a08000 	mov	r8, r0
40008644:	e1a01008 	mov	r1, r8
40008648:	e59d2030 	ldr	r2, [sp, #48]	; 0x30
4000864c:	e1a00004 	mov	r0, r4
40008650:	eb000782 	bl	4000a460 <__multiply>
40008654:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008658:	e1a07000 	mov	r7, r0
4000865c:	e1a00004 	mov	r0, r4
40008660:	eb0006c1 	bl	4000a16c <_Bfree>
40008664:	e58d7030 	str	r7, [sp, #48]	; 0x30
40008668:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000866c:	e05c2006 	subs	r2, ip, r6
40008670:	1a000378 	bne	40009458 <_dtoa_r+0x1478>
40008674:	e1a00004 	mov	r0, r4
40008678:	e3a01001 	mov	r1, #1
4000867c:	eb00076e 	bl	4000a43c <__i2b>
40008680:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40008684:	e35c0000 	cmp	ip, #0
40008688:	e1a06000 	mov	r6, r0
4000868c:	da000004 	ble	400086a4 <_dtoa_r+0x6c4>
40008690:	e1a01000 	mov	r1, r0
40008694:	e1a0200c 	mov	r2, ip
40008698:	e1a00004 	mov	r0, r4
4000869c:	eb0007e9 	bl	4000a648 <__pow5mult>
400086a0:	e1a06000 	mov	r6, r0
400086a4:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
400086a8:	e35c0001 	cmp	ip, #1
400086ac:	da00028a 	ble	400090dc <_dtoa_r+0x10fc>
400086b0:	e3a07000 	mov	r7, #0
400086b4:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
400086b8:	e35c0000 	cmp	ip, #0
400086bc:	03a00001 	moveq	r0, #1
400086c0:	1a000251 	bne	4000900c <_dtoa_r+0x102c>
400086c4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400086c8:	e080300c 	add	r3, r0, ip
400086cc:	e213301f 	ands	r3, r3, #31
400086d0:	0a0001a0 	beq	40008d58 <_dtoa_r+0xd78>
400086d4:	e2632020 	rsb	r2, r3, #32
400086d8:	e3520004 	cmp	r2, #4
400086dc:	da0003f9 	ble	400096c8 <_dtoa_r+0x16e8>
400086e0:	e263301c 	rsb	r3, r3, #28
400086e4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400086e8:	e08cc003 	add	ip, ip, r3
400086ec:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400086f0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400086f4:	e08cc003 	add	ip, ip, r3
400086f8:	e58dc024 	str	ip, [sp, #36]	; 0x24
400086fc:	e0855003 	add	r5, r5, r3
40008700:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008704:	e35c0000 	cmp	ip, #0
40008708:	da000004 	ble	40008720 <_dtoa_r+0x740>
4000870c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008710:	e1a0200c 	mov	r2, ip
40008714:	e1a00004 	mov	r0, r4
40008718:	eb00080b 	bl	4000a74c <__lshift>
4000871c:	e58d0030 	str	r0, [sp, #48]	; 0x30
40008720:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008724:	e35c0000 	cmp	ip, #0
40008728:	da000004 	ble	40008740 <_dtoa_r+0x760>
4000872c:	e1a01006 	mov	r1, r6
40008730:	e1a0200c 	mov	r2, ip
40008734:	e1a00004 	mov	r0, r4
40008738:	eb000803 	bl	4000a74c <__lshift>
4000873c:	e1a06000 	mov	r6, r0
40008740:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008744:	e35c0000 	cmp	ip, #0
40008748:	1a000235 	bne	40009024 <_dtoa_r+0x1044>
4000874c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008750:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
40008754:	e35c0002 	cmp	ip, #2
40008758:	d3a03000 	movle	r3, #0
4000875c:	c3a03001 	movgt	r3, #1
40008760:	e3510000 	cmp	r1, #0
40008764:	c3a03000 	movgt	r3, #0
40008768:	e3530000 	cmp	r3, #0
4000876c:	0a00017b 	beq	40008d60 <_dtoa_r+0xd80>
40008770:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008774:	e35c0000 	cmp	ip, #0
40008778:	1a000170 	bne	40008d40 <_dtoa_r+0xd60>
4000877c:	e1a01006 	mov	r1, r6
40008780:	e1a0300c 	mov	r3, ip
40008784:	e3a02005 	mov	r2, #5
40008788:	e1a00004 	mov	r0, r4
4000878c:	eb00067d 	bl	4000a188 <__multadd>
40008790:	e1a06000 	mov	r6, r0
40008794:	e1a01006 	mov	r1, r6
40008798:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
4000879c:	eb00082d 	bl	4000a858 <__mcmp>
400087a0:	e3500000 	cmp	r0, #0
400087a4:	da000165 	ble	40008d40 <_dtoa_r+0xd60>
400087a8:	e59dc018 	ldr	ip, [sp, #24]
400087ac:	e28cc001 	add	ip, ip, #1
400087b0:	e58dc018 	str	ip, [sp, #24]
400087b4:	e59dc020 	ldr	ip, [sp, #32]
400087b8:	e3a03031 	mov	r3, #49	; 0x31
400087bc:	e5cc3000 	strb	r3, [ip]
400087c0:	e1a0900c 	mov	r9, ip
400087c4:	e28cc001 	add	ip, ip, #1
400087c8:	e58dc020 	str	ip, [sp, #32]
400087cc:	e3a05000 	mov	r5, #0
400087d0:	e1a01006 	mov	r1, r6
400087d4:	e1a00004 	mov	r0, r4
400087d8:	eb000663 	bl	4000a16c <_Bfree>
400087dc:	e3580000 	cmp	r8, #0
400087e0:	0a000005 	beq	400087fc <_dtoa_r+0x81c>
400087e4:	e1550008 	cmp	r5, r8
400087e8:	13550000 	cmpne	r5, #0
400087ec:	1a000198 	bne	40008e54 <_dtoa_r+0xe74>
400087f0:	e1a01008 	mov	r1, r8
400087f4:	e1a00004 	mov	r0, r4
400087f8:	eb00065b 	bl	4000a16c <_Bfree>
400087fc:	e1a00004 	mov	r0, r4
40008800:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008804:	eb000658 	bl	4000a16c <_Bfree>
40008808:	e59dc018 	ldr	ip, [sp, #24]
4000880c:	e28c3001 	add	r3, ip, #1
40008810:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008814:	e35c0000 	cmp	ip, #0
40008818:	e59dc020 	ldr	ip, [sp, #32]
4000881c:	e3a02000 	mov	r2, #0
40008820:	e5cc2000 	strb	r2, [ip]
40008824:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40008828:	01a00009 	moveq	r0, r9
4000882c:	e58c3000 	str	r3, [ip]
40008830:	0afffe19 	beq	4000809c <_dtoa_r+0xbc>
40008834:	e59dc020 	ldr	ip, [sp, #32]
40008838:	e59d10a8 	ldr	r1, [sp, #168]	; 0xa8
4000883c:	e1a00009 	mov	r0, r9
40008840:	e581c000 	str	ip, [r1]
40008844:	e28dd074 	add	sp, sp, #116	; 0x74
40008848:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000884c:	e12fff1e 	bx	lr
40008850:	e59d0018 	ldr	r0, [sp, #24]
40008854:	eb001311 	bl	4000d4a0 <__aeabi_i2d>
40008858:	e1a02006 	mov	r2, r6
4000885c:	e1a03007 	mov	r3, r7
40008860:	eb00149f 	bl	4000dae4 <__aeabi_dcmpeq>
40008864:	e3500000 	cmp	r0, #0
40008868:	059dc018 	ldreq	ip, [sp, #24]
4000886c:	024cc001 	subeq	ip, ip, #1
40008870:	058dc018 	streq	ip, [sp, #24]
40008874:	eafffe5a 	b	400081e4 <_dtoa_r+0x204>
40008878:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000887c:	e59d1018 	ldr	r1, [sp, #24]
40008880:	e061c00c 	rsb	ip, r1, ip
40008884:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008888:	e261c000 	rsb	ip, r1, #0
4000888c:	e58dc034 	str	ip, [sp, #52]	; 0x34
40008890:	e3a0c000 	mov	ip, #0
40008894:	e58dc040 	str	ip, [sp, #64]	; 0x40
40008898:	eafffe75 	b	40008274 <_dtoa_r+0x294>
4000889c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
400088a0:	e35c0001 	cmp	ip, #1
400088a4:	da0002f8 	ble	4000948c <_dtoa_r+0x14ac>
400088a8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400088ac:	e24c6001 	sub	r6, ip, #1
400088b0:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
400088b4:	e15c0006 	cmp	ip, r6
400088b8:	b59dc034 	ldrlt	ip, [sp, #52]	; 0x34
400088bc:	b06c3006 	rsblt	r3, ip, r6
400088c0:	b59dc040 	ldrlt	ip, [sp, #64]	; 0x40
400088c4:	b08cc003 	addlt	ip, ip, r3
400088c8:	a066600c 	rsbge	r6, r6, ip
400088cc:	b58dc040 	strlt	ip, [sp, #64]	; 0x40
400088d0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400088d4:	b58d6034 	strlt	r6, [sp, #52]	; 0x34
400088d8:	b3a06000 	movlt	r6, #0
400088dc:	e35c0000 	cmp	ip, #0
400088e0:	b59d102c 	ldrlt	r1, [sp, #44]	; 0x2c
400088e4:	a28d3028 	addge	r3, sp, #40	; 0x28
400088e8:	a8930028 	ldmge	r3, {r3, r5}
400088ec:	b06c5001 	rsblt	r5, ip, r1
400088f0:	b3a03000 	movlt	r3, #0
400088f4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400088f8:	e08cc003 	add	ip, ip, r3
400088fc:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008900:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008904:	e1a00004 	mov	r0, r4
40008908:	e08cc003 	add	ip, ip, r3
4000890c:	e3a01001 	mov	r1, #1
40008910:	e58dc024 	str	ip, [sp, #36]	; 0x24
40008914:	eb0006c8 	bl	4000a43c <__i2b>
40008918:	e1a08000 	mov	r8, r0
4000891c:	eaffff2d 	b	400085d8 <_dtoa_r+0x5f8>
40008920:	e3a0c000 	mov	ip, #0
40008924:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008928:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000892c:	e3510000 	cmp	r1, #0
40008930:	da000278 	ble	40009318 <_dtoa_r+0x1338>
40008934:	e58d103c 	str	r1, [sp, #60]	; 0x3c
40008938:	e58d1028 	str	r1, [sp, #40]	; 0x28
4000893c:	e351000e 	cmp	r1, #14
40008940:	83a05000 	movhi	r5, #0
40008944:	92055001 	andls	r5, r5, #1
40008948:	e1a0c001 	mov	ip, r1
4000894c:	e3a01000 	mov	r1, #0
40008950:	e35c0017 	cmp	ip, #23
40008954:	e5841044 	str	r1, [r4, #68]	; 0x44
40008958:	9a000008 	bls	40008980 <_dtoa_r+0x9a0>
4000895c:	e3a02001 	mov	r2, #1
40008960:	e3a03004 	mov	r3, #4
40008964:	e1a03083 	lsl	r3, r3, #1
40008968:	e2830014 	add	r0, r3, #20
4000896c:	e150000c 	cmp	r0, ip
40008970:	e1a01002 	mov	r1, r2
40008974:	e2822001 	add	r2, r2, #1
40008978:	9afffff9 	bls	40008964 <_dtoa_r+0x984>
4000897c:	e5841044 	str	r1, [r4, #68]	; 0x44
40008980:	e1a00004 	mov	r0, r4
40008984:	eb0005d5 	bl	4000a0e0 <_Balloc>
40008988:	e3550000 	cmp	r5, #0
4000898c:	e58d0020 	str	r0, [sp, #32]
40008990:	e5840040 	str	r0, [r4, #64]	; 0x40
40008994:	0afffe6a 	beq	40008344 <_dtoa_r+0x364>
40008998:	e59dc018 	ldr	ip, [sp, #24]
4000899c:	e35c0000 	cmp	ip, #0
400089a0:	e58da050 	str	sl, [sp, #80]	; 0x50
400089a4:	e58db054 	str	fp, [sp, #84]	; 0x54
400089a8:	da000131 	ble	40008e74 <_dtoa_r+0xe94>
400089ac:	e51f2444 	ldr	r2, [pc, #-1092]	; 40008570 <_dtoa_r+0x590>
400089b0:	e20c300f 	and	r3, ip, #15
400089b4:	e1a0524c 	asr	r5, ip, #4
400089b8:	e0823183 	add	r3, r2, r3, lsl #3
400089bc:	e3150010 	tst	r5, #16
400089c0:	e89300c0 	ldm	r3, {r6, r7}
400089c4:	0a00011e 	beq	40008e44 <_dtoa_r+0xe64>
400089c8:	e51f3464 	ldr	r3, [pc, #-1124]	; 4000856c <_dtoa_r+0x58c>
400089cc:	e1a0000a 	mov	r0, sl
400089d0:	e1a0100b 	mov	r1, fp
400089d4:	e2833020 	add	r3, r3, #32
400089d8:	e893000c 	ldm	r3, {r2, r3}
400089dc:	eb00138a 	bl	4000d80c <__aeabi_ddiv>
400089e0:	e205500f 	and	r5, r5, #15
400089e4:	e1a0a000 	mov	sl, r0
400089e8:	e1a0b001 	mov	fp, r1
400089ec:	e3a08003 	mov	r8, #3
400089f0:	e3550000 	cmp	r5, #0
400089f4:	0a00000b 	beq	40008a28 <_dtoa_r+0xa48>
400089f8:	e51f9494 	ldr	r9, [pc, #-1172]	; 4000856c <_dtoa_r+0x58c>
400089fc:	e1a00006 	mov	r0, r6
40008a00:	e1a01007 	mov	r1, r7
40008a04:	e3150001 	tst	r5, #1
40008a08:	1899000c 	ldmne	r9, {r2, r3}
40008a0c:	12888001 	addne	r8, r8, #1
40008a10:	1b0012d9 	blne	4000d57c <__aeabi_dmul>
40008a14:	e1b050c5 	asrs	r5, r5, #1
40008a18:	e2899008 	add	r9, r9, #8
40008a1c:	1afffff8 	bne	40008a04 <_dtoa_r+0xa24>
40008a20:	e1a06000 	mov	r6, r0
40008a24:	e1a07001 	mov	r7, r1
40008a28:	e1a02006 	mov	r2, r6
40008a2c:	e1a03007 	mov	r3, r7
40008a30:	e1a0000a 	mov	r0, sl
40008a34:	e1a0100b 	mov	r1, fp
40008a38:	eb001373 	bl	4000d80c <__aeabi_ddiv>
40008a3c:	e1a06000 	mov	r6, r0
40008a40:	e1a07001 	mov	r7, r1
40008a44:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008a48:	e35c0000 	cmp	ip, #0
40008a4c:	0a000006 	beq	40008a6c <_dtoa_r+0xa8c>
40008a50:	e1a00006 	mov	r0, r6
40008a54:	e1a01007 	mov	r1, r7
40008a58:	e3a02000 	mov	r2, #0
40008a5c:	e51f34fc 	ldr	r3, [pc, #-1276]	; 40008568 <_dtoa_r+0x588>
40008a60:	eb001425 	bl	4000dafc <__aeabi_dcmplt>
40008a64:	e3500000 	cmp	r0, #0
40008a68:	1a00023c 	bne	40009360 <_dtoa_r+0x1380>
40008a6c:	e1a00008 	mov	r0, r8
40008a70:	eb00128a 	bl	4000d4a0 <__aeabi_i2d>
40008a74:	e1a02006 	mov	r2, r6
40008a78:	e1a03007 	mov	r3, r7
40008a7c:	eb0012be 	bl	4000d57c <__aeabi_dmul>
40008a80:	e3a02000 	mov	r2, #0
40008a84:	e51f3510 	ldr	r3, [pc, #-1296]	; 4000857c <_dtoa_r+0x59c>
40008a88:	eb0011b7 	bl	4000d16c <__adddf3>
40008a8c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008a90:	e35c0000 	cmp	ip, #0
40008a94:	e1a08000 	mov	r8, r0
40008a98:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
40008a9c:	0a000093 	beq	40008cf0 <_dtoa_r+0xd10>
40008aa0:	e59dc018 	ldr	ip, [sp, #24]
40008aa4:	e58dc060 	str	ip, [sp, #96]	; 0x60
40008aa8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008aac:	e59d1038 	ldr	r1, [sp, #56]	; 0x38
40008ab0:	e3510000 	cmp	r1, #0
40008ab4:	0a00010c 	beq	40008eec <_dtoa_r+0xf0c>
40008ab8:	e51f3550 	ldr	r3, [pc, #-1360]	; 40008570 <_dtoa_r+0x590>
40008abc:	e083318c 	add	r3, r3, ip, lsl #3
40008ac0:	e913000c 	ldmdb	r3, {r2, r3}
40008ac4:	e3a00000 	mov	r0, #0
40008ac8:	e51f1550 	ldr	r1, [pc, #-1360]	; 40008580 <_dtoa_r+0x5a0>
40008acc:	e58dc00c 	str	ip, [sp, #12]
40008ad0:	eb00134d 	bl	4000d80c <__aeabi_ddiv>
40008ad4:	e1a02008 	mov	r2, r8
40008ad8:	e1a03009 	mov	r3, r9
40008adc:	eb0011a1 	bl	4000d168 <__aeabi_dsub>
40008ae0:	e1a0a000 	mov	sl, r0
40008ae4:	e1a0b001 	mov	fp, r1
40008ae8:	e1a00006 	mov	r0, r6
40008aec:	e1a01007 	mov	r1, r7
40008af0:	eb001419 	bl	4000db5c <__aeabi_d2iz>
40008af4:	e1a05000 	mov	r5, r0
40008af8:	eb001268 	bl	4000d4a0 <__aeabi_i2d>
40008afc:	e1a02000 	mov	r2, r0
40008b00:	e1a03001 	mov	r3, r1
40008b04:	e1a00006 	mov	r0, r6
40008b08:	e1a01007 	mov	r1, r7
40008b0c:	eb001195 	bl	4000d168 <__aeabi_dsub>
40008b10:	e2855030 	add	r5, r5, #48	; 0x30
40008b14:	e59d2020 	ldr	r2, [sp, #32]
40008b18:	e1a06000 	mov	r6, r0
40008b1c:	e1a07001 	mov	r7, r1
40008b20:	e20580ff 	and	r8, r5, #255	; 0xff
40008b24:	e5c28000 	strb	r8, [r2]
40008b28:	e1a03007 	mov	r3, r7
40008b2c:	e1a0000a 	mov	r0, sl
40008b30:	e1a0100b 	mov	r1, fp
40008b34:	e1a02006 	mov	r2, r6
40008b38:	eb001401 	bl	4000db44 <__aeabi_dcmpgt>
40008b3c:	e59d3020 	ldr	r3, [sp, #32]
40008b40:	e3500000 	cmp	r0, #0
40008b44:	e2833001 	add	r3, r3, #1
40008b48:	e58d3058 	str	r3, [sp, #88]	; 0x58
40008b4c:	e1a05003 	mov	r5, r3
40008b50:	1a0002d6 	bne	400096b0 <_dtoa_r+0x16d0>
40008b54:	e1a02006 	mov	r2, r6
40008b58:	e1a03007 	mov	r3, r7
40008b5c:	e3a00000 	mov	r0, #0
40008b60:	e51f1600 	ldr	r1, [pc, #-1536]	; 40008568 <_dtoa_r+0x588>
40008b64:	eb00117f 	bl	4000d168 <__aeabi_dsub>
40008b68:	e1a02000 	mov	r2, r0
40008b6c:	e1a03001 	mov	r3, r1
40008b70:	e1a0000a 	mov	r0, sl
40008b74:	e1a0100b 	mov	r1, fp
40008b78:	eb0013f1 	bl	4000db44 <__aeabi_dcmpgt>
40008b7c:	e3500000 	cmp	r0, #0
40008b80:	e59dc00c 	ldr	ip, [sp, #12]
40008b84:	1a000251 	bne	400094d0 <_dtoa_r+0x14f0>
40008b88:	e35c0001 	cmp	ip, #1
40008b8c:	da0000b5 	ble	40008e68 <_dtoa_r+0xe88>
40008b90:	e59d1020 	ldr	r1, [sp, #32]
40008b94:	e081900c 	add	r9, r1, ip
40008b98:	e58d9048 	str	r9, [sp, #72]	; 0x48
40008b9c:	e58d4064 	str	r4, [sp, #100]	; 0x64
40008ba0:	e1a09005 	mov	r9, r5
40008ba4:	ea000008 	b	40008bcc <_dtoa_r+0xbec>
40008ba8:	eb00116e 	bl	4000d168 <__aeabi_dsub>
40008bac:	e1a0200a 	mov	r2, sl
40008bb0:	e1a0300b 	mov	r3, fp
40008bb4:	eb0013d0 	bl	4000dafc <__aeabi_dcmplt>
40008bb8:	e3500000 	cmp	r0, #0
40008bbc:	1a000241 	bne	400094c8 <_dtoa_r+0x14e8>
40008bc0:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008bc4:	e159000c 	cmp	r9, ip
40008bc8:	0a0000a5 	beq	40008e64 <_dtoa_r+0xe84>
40008bcc:	e1a0000a 	mov	r0, sl
40008bd0:	e1a0100b 	mov	r1, fp
40008bd4:	e3a02000 	mov	r2, #0
40008bd8:	e51f3668 	ldr	r3, [pc, #-1640]	; 40008578 <_dtoa_r+0x598>
40008bdc:	eb001266 	bl	4000d57c <__aeabi_dmul>
40008be0:	e3a02000 	mov	r2, #0
40008be4:	e51f3674 	ldr	r3, [pc, #-1652]	; 40008578 <_dtoa_r+0x598>
40008be8:	e1a0a000 	mov	sl, r0
40008bec:	e1a0b001 	mov	fp, r1
40008bf0:	e1a00006 	mov	r0, r6
40008bf4:	e1a01007 	mov	r1, r7
40008bf8:	eb00125f 	bl	4000d57c <__aeabi_dmul>
40008bfc:	e1a05001 	mov	r5, r1
40008c00:	e1a04000 	mov	r4, r0
40008c04:	eb0013d4 	bl	4000db5c <__aeabi_d2iz>
40008c08:	e1a08000 	mov	r8, r0
40008c0c:	eb001223 	bl	4000d4a0 <__aeabi_i2d>
40008c10:	e1a02000 	mov	r2, r0
40008c14:	e1a03001 	mov	r3, r1
40008c18:	e1a00004 	mov	r0, r4
40008c1c:	e1a01005 	mov	r1, r5
40008c20:	eb001150 	bl	4000d168 <__aeabi_dsub>
40008c24:	e2888030 	add	r8, r8, #48	; 0x30
40008c28:	e20880ff 	and	r8, r8, #255	; 0xff
40008c2c:	e1a0200a 	mov	r2, sl
40008c30:	e1a0300b 	mov	r3, fp
40008c34:	e4c98001 	strb	r8, [r9], #1
40008c38:	e1a07001 	mov	r7, r1
40008c3c:	e1a06000 	mov	r6, r0
40008c40:	eb0013ad 	bl	4000dafc <__aeabi_dcmplt>
40008c44:	e3500000 	cmp	r0, #0
40008c48:	e1a02006 	mov	r2, r6
40008c4c:	e1a03007 	mov	r3, r7
40008c50:	e3a00000 	mov	r0, #0
40008c54:	e51f16f4 	ldr	r1, [pc, #-1780]	; 40008568 <_dtoa_r+0x588>
40008c58:	0affffd2 	beq	40008ba8 <_dtoa_r+0xbc8>
40008c5c:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40008c60:	e1a05009 	mov	r5, r9
40008c64:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
40008c68:	e59d9020 	ldr	r9, [sp, #32]
40008c6c:	e58dc018 	str	ip, [sp, #24]
40008c70:	e58d5020 	str	r5, [sp, #32]
40008c74:	eafffee0 	b	400087fc <_dtoa_r+0x81c>
40008c78:	e3a0c000 	mov	ip, #0
40008c7c:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008c80:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008c84:	e59dc018 	ldr	ip, [sp, #24]
40008c88:	e081c00c 	add	ip, r1, ip
40008c8c:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
40008c90:	e28cc001 	add	ip, ip, #1
40008c94:	e35c0000 	cmp	ip, #0
40008c98:	e58dc028 	str	ip, [sp, #40]	; 0x28
40008c9c:	da0001a5 	ble	40009338 <_dtoa_r+0x1358>
40008ca0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008ca4:	e35c000e 	cmp	ip, #14
40008ca8:	83a05000 	movhi	r5, #0
40008cac:	92055001 	andls	r5, r5, #1
40008cb0:	eaffff25 	b	4000894c <_dtoa_r+0x96c>
40008cb4:	e3a0c001 	mov	ip, #1
40008cb8:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008cbc:	eaffff19 	b	40008928 <_dtoa_r+0x948>
40008cc0:	e1a00008 	mov	r0, r8
40008cc4:	eb0011f5 	bl	4000d4a0 <__aeabi_i2d>
40008cc8:	e1a02000 	mov	r2, r0
40008ccc:	e1a03001 	mov	r3, r1
40008cd0:	e1a00006 	mov	r0, r6
40008cd4:	e1a01007 	mov	r1, r7
40008cd8:	eb001227 	bl	4000d57c <__aeabi_dmul>
40008cdc:	e3a02000 	mov	r2, #0
40008ce0:	e51f376c 	ldr	r3, [pc, #-1900]	; 4000857c <_dtoa_r+0x59c>
40008ce4:	eb001120 	bl	4000d16c <__adddf3>
40008ce8:	e1a08000 	mov	r8, r0
40008cec:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
40008cf0:	e1a00006 	mov	r0, r6
40008cf4:	e3a02000 	mov	r2, #0
40008cf8:	e51f378c 	ldr	r3, [pc, #-1932]	; 40008574 <_dtoa_r+0x594>
40008cfc:	e1a01007 	mov	r1, r7
40008d00:	eb001118 	bl	4000d168 <__aeabi_dsub>
40008d04:	e1a02008 	mov	r2, r8
40008d08:	e1a03009 	mov	r3, r9
40008d0c:	e1a0a000 	mov	sl, r0
40008d10:	e1a0b001 	mov	fp, r1
40008d14:	eb00138a 	bl	4000db44 <__aeabi_dcmpgt>
40008d18:	e2506000 	subs	r6, r0, #0
40008d1c:	1a00006f 	bne	40008ee0 <_dtoa_r+0xf00>
40008d20:	e1a02008 	mov	r2, r8
40008d24:	e2893102 	add	r3, r9, #-2147483648	; 0x80000000
40008d28:	e1a0000a 	mov	r0, sl
40008d2c:	e1a0100b 	mov	r1, fp
40008d30:	eb001371 	bl	4000dafc <__aeabi_dcmplt>
40008d34:	e3500000 	cmp	r0, #0
40008d38:	0a00004a 	beq	40008e68 <_dtoa_r+0xe88>
40008d3c:	e1a08006 	mov	r8, r6
40008d40:	e59dc09c 	ldr	ip, [sp, #156]	; 0x9c
40008d44:	e1e0c00c 	mvn	ip, ip
40008d48:	e58dc018 	str	ip, [sp, #24]
40008d4c:	e59d9020 	ldr	r9, [sp, #32]
40008d50:	e3a05000 	mov	r5, #0
40008d54:	eafffe9d 	b	400087d0 <_dtoa_r+0x7f0>
40008d58:	e3a0301c 	mov	r3, #28
40008d5c:	eafffe60 	b	400086e4 <_dtoa_r+0x704>
40008d60:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40008d64:	e35c0000 	cmp	ip, #0
40008d68:	1a0000ff 	bne	4000916c <_dtoa_r+0x118c>
40008d6c:	e3a05000 	mov	r5, #0
40008d70:	e59da028 	ldr	sl, [sp, #40]	; 0x28
40008d74:	e59d9030 	ldr	r9, [sp, #48]	; 0x30
40008d78:	e59db020 	ldr	fp, [sp, #32]
40008d7c:	ea000005 	b	40008d98 <_dtoa_r+0xdb8>
40008d80:	e1a01009 	mov	r1, r9
40008d84:	e1a00004 	mov	r0, r4
40008d88:	e3a0200a 	mov	r2, #10
40008d8c:	e3a03000 	mov	r3, #0
40008d90:	eb0004fc 	bl	4000a188 <__multadd>
40008d94:	e1a09000 	mov	r9, r0
40008d98:	e1a00009 	mov	r0, r9
40008d9c:	e1a01006 	mov	r1, r6
40008da0:	ebfffc16 	bl	40007e00 <quorem>
40008da4:	e2800030 	add	r0, r0, #48	; 0x30
40008da8:	e7cb0005 	strb	r0, [fp, r5]
40008dac:	e2855001 	add	r5, r5, #1
40008db0:	e155000a 	cmp	r5, sl
40008db4:	bafffff1 	blt	40008d80 <_dtoa_r+0xda0>
40008db8:	e59db020 	ldr	fp, [sp, #32]
40008dbc:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008dc0:	e58d9030 	str	r9, [sp, #48]	; 0x30
40008dc4:	e1a07000 	mov	r7, r0
40008dc8:	e35c0001 	cmp	ip, #1
40008dcc:	a08bb00c 	addge	fp, fp, ip
40008dd0:	b28bb001 	addlt	fp, fp, #1
40008dd4:	e3a05000 	mov	r5, #0
40008dd8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008ddc:	e3a02001 	mov	r2, #1
40008de0:	e1a00004 	mov	r0, r4
40008de4:	eb000658 	bl	4000a74c <__lshift>
40008de8:	e1a01006 	mov	r1, r6
40008dec:	e58d0030 	str	r0, [sp, #48]	; 0x30
40008df0:	eb000698 	bl	4000a858 <__mcmp>
40008df4:	e3500000 	cmp	r0, #0
40008df8:	da0001d2 	ble	40009548 <_dtoa_r+0x1568>
40008dfc:	e59dc020 	ldr	ip, [sp, #32]
40008e00:	e28cc001 	add	ip, ip, #1
40008e04:	e55b3001 	ldrb	r3, [fp, #-1]
40008e08:	e58dc058 	str	ip, [sp, #88]	; 0x58
40008e0c:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
40008e10:	ea000003 	b	40008e24 <_dtoa_r+0xe44>
40008e14:	e15b0001 	cmp	fp, r1
40008e18:	0a000193 	beq	4000946c <_dtoa_r+0x148c>
40008e1c:	e55b3002 	ldrb	r3, [fp, #-2]
40008e20:	e1a0b002 	mov	fp, r2
40008e24:	e3530039 	cmp	r3, #57	; 0x39
40008e28:	e24b2001 	sub	r2, fp, #1
40008e2c:	0afffff8 	beq	40008e14 <_dtoa_r+0xe34>
40008e30:	e2833001 	add	r3, r3, #1
40008e34:	e59d9020 	ldr	r9, [sp, #32]
40008e38:	e5c23000 	strb	r3, [r2]
40008e3c:	e58db020 	str	fp, [sp, #32]
40008e40:	eafffe62 	b	400087d0 <_dtoa_r+0x7f0>
40008e44:	e28db050 	add	fp, sp, #80	; 0x50
40008e48:	e89b0c00 	ldm	fp, {sl, fp}
40008e4c:	e3a08002 	mov	r8, #2
40008e50:	eafffee6 	b	400089f0 <_dtoa_r+0xa10>
40008e54:	e1a01005 	mov	r1, r5
40008e58:	e1a00004 	mov	r0, r4
40008e5c:	eb0004c2 	bl	4000a16c <_Bfree>
40008e60:	eafffe62 	b	400087f0 <_dtoa_r+0x810>
40008e64:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
40008e68:	e28db050 	add	fp, sp, #80	; 0x50
40008e6c:	e89b0c00 	ldm	fp, {sl, fp}
40008e70:	eafffd33 	b	40008344 <_dtoa_r+0x364>
40008e74:	e59dc018 	ldr	ip, [sp, #24]
40008e78:	e26c5000 	rsb	r5, ip, #0
40008e7c:	e3550000 	cmp	r5, #0
40008e80:	0a00015c 	beq	400093f8 <_dtoa_r+0x1418>
40008e84:	e51f391c 	ldr	r3, [pc, #-2332]	; 40008570 <_dtoa_r+0x590>
40008e88:	e205200f 	and	r2, r5, #15
40008e8c:	e0833182 	add	r3, r3, r2, lsl #3
40008e90:	e893000c 	ldm	r3, {r2, r3}
40008e94:	e28d1050 	add	r1, sp, #80	; 0x50
40008e98:	e8910003 	ldm	r1, {r0, r1}
40008e9c:	eb0011b6 	bl	4000d57c <__aeabi_dmul>
40008ea0:	e1b05245 	asrs	r5, r5, #4
40008ea4:	e1a06000 	mov	r6, r0
40008ea8:	e1a07001 	mov	r7, r1
40008eac:	0a0001fd 	beq	400096a8 <_dtoa_r+0x16c8>
40008eb0:	e51f994c 	ldr	r9, [pc, #-2380]	; 4000856c <_dtoa_r+0x58c>
40008eb4:	e3a08002 	mov	r8, #2
40008eb8:	e3150001 	tst	r5, #1
40008ebc:	1899000c 	ldmne	r9, {r2, r3}
40008ec0:	12888001 	addne	r8, r8, #1
40008ec4:	1b0011ac 	blne	4000d57c <__aeabi_dmul>
40008ec8:	e1b050c5 	asrs	r5, r5, #1
40008ecc:	e2899008 	add	r9, r9, #8
40008ed0:	1afffff8 	bne	40008eb8 <_dtoa_r+0xed8>
40008ed4:	e1a06000 	mov	r6, r0
40008ed8:	e1a07001 	mov	r7, r1
40008edc:	eafffed8 	b	40008a44 <_dtoa_r+0xa64>
40008ee0:	e3a06000 	mov	r6, #0
40008ee4:	e1a08006 	mov	r8, r6
40008ee8:	eafffe2e 	b	400087a8 <_dtoa_r+0x7c8>
40008eec:	e51f1984 	ldr	r1, [pc, #-2436]	; 40008570 <_dtoa_r+0x590>
40008ef0:	e24ca001 	sub	sl, ip, #1
40008ef4:	e081118a 	add	r1, r1, sl, lsl #3
40008ef8:	e1a02008 	mov	r2, r8
40008efc:	e1a03009 	mov	r3, r9
40008f00:	e8910003 	ldm	r1, {r0, r1}
40008f04:	e58dc00c 	str	ip, [sp, #12]
40008f08:	eb00119b 	bl	4000d57c <__aeabi_dmul>
40008f0c:	e58d0048 	str	r0, [sp, #72]	; 0x48
40008f10:	e58d104c 	str	r1, [sp, #76]	; 0x4c
40008f14:	e1a01007 	mov	r1, r7
40008f18:	e1a00006 	mov	r0, r6
40008f1c:	eb00130e 	bl	4000db5c <__aeabi_d2iz>
40008f20:	e1a05000 	mov	r5, r0
40008f24:	eb00115d 	bl	4000d4a0 <__aeabi_i2d>
40008f28:	e1a02000 	mov	r2, r0
40008f2c:	e1a03001 	mov	r3, r1
40008f30:	e1a00006 	mov	r0, r6
40008f34:	e1a01007 	mov	r1, r7
40008f38:	eb00108a 	bl	4000d168 <__aeabi_dsub>
40008f3c:	e59dc00c 	ldr	ip, [sp, #12]
40008f40:	e1a07001 	mov	r7, r1
40008f44:	e59d1020 	ldr	r1, [sp, #32]
40008f48:	e59d2020 	ldr	r2, [sp, #32]
40008f4c:	e2855030 	add	r5, r5, #48	; 0x30
40008f50:	e2811001 	add	r1, r1, #1
40008f54:	e35c0001 	cmp	ip, #1
40008f58:	e5c25000 	strb	r5, [r2]
40008f5c:	e1a06000 	mov	r6, r0
40008f60:	e58d1058 	str	r1, [sp, #88]	; 0x58
40008f64:	e1a05001 	mov	r5, r1
40008f68:	0a00001a 	beq	40008fd8 <_dtoa_r+0xff8>
40008f6c:	e59d3020 	ldr	r3, [sp, #32]
40008f70:	e2439001 	sub	r9, r3, #1
40008f74:	e089900c 	add	r9, r9, ip
40008f78:	e1a05003 	mov	r5, r3
40008f7c:	e1a00006 	mov	r0, r6
40008f80:	e1a01007 	mov	r1, r7
40008f84:	e3a02000 	mov	r2, #0
40008f88:	e51f3a18 	ldr	r3, [pc, #-2584]	; 40008578 <_dtoa_r+0x598>
40008f8c:	eb00117a 	bl	4000d57c <__aeabi_dmul>
40008f90:	e1a07001 	mov	r7, r1
40008f94:	e1a06000 	mov	r6, r0
40008f98:	eb0012ef 	bl	4000db5c <__aeabi_d2iz>
40008f9c:	e1a08000 	mov	r8, r0
40008fa0:	eb00113e 	bl	4000d4a0 <__aeabi_i2d>
40008fa4:	e2888030 	add	r8, r8, #48	; 0x30
40008fa8:	e1a02000 	mov	r2, r0
40008fac:	e1a03001 	mov	r3, r1
40008fb0:	e1a00006 	mov	r0, r6
40008fb4:	e1a01007 	mov	r1, r7
40008fb8:	eb00106a 	bl	4000d168 <__aeabi_dsub>
40008fbc:	e5e58001 	strb	r8, [r5, #1]!
40008fc0:	e1550009 	cmp	r5, r9
40008fc4:	1affffee 	bne	40008f84 <_dtoa_r+0xfa4>
40008fc8:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
40008fcc:	e1a06000 	mov	r6, r0
40008fd0:	e1a07001 	mov	r7, r1
40008fd4:	e08c500a 	add	r5, ip, sl
40008fd8:	e3a02000 	mov	r2, #0
40008fdc:	e51f3a64 	ldr	r3, [pc, #-2660]	; 40008580 <_dtoa_r+0x5a0>
40008fe0:	e28d1048 	add	r1, sp, #72	; 0x48
40008fe4:	e8910003 	ldm	r1, {r0, r1}
40008fe8:	eb00105f 	bl	4000d16c <__adddf3>
40008fec:	e1a02006 	mov	r2, r6
40008ff0:	e1a03007 	mov	r3, r7
40008ff4:	eb0012c0 	bl	4000dafc <__aeabi_dcmplt>
40008ff8:	e3500000 	cmp	r0, #0
40008ffc:	0a000101 	beq	40009408 <_dtoa_r+0x1428>
40009000:	e59d9020 	ldr	r9, [sp, #32]
40009004:	e5558001 	ldrb	r8, [r5, #-1]
40009008:	eafffd45 	b	40008524 <_dtoa_r+0x544>
4000900c:	e5963010 	ldr	r3, [r6, #16]
40009010:	e0863103 	add	r3, r6, r3, lsl #2
40009014:	e5930010 	ldr	r0, [r3, #16]
40009018:	eb0004cb 	bl	4000a34c <__hi0bits>
4000901c:	e2600020 	rsb	r0, r0, #32
40009020:	eafffda7 	b	400086c4 <_dtoa_r+0x6e4>
40009024:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
40009028:	e1a01006 	mov	r1, r6
4000902c:	eb000609 	bl	4000a858 <__mcmp>
40009030:	e3500000 	cmp	r0, #0
40009034:	aafffdc4 	bge	4000874c <_dtoa_r+0x76c>
40009038:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000903c:	e1a00004 	mov	r0, r4
40009040:	e3a0200a 	mov	r2, #10
40009044:	e3a03000 	mov	r3, #0
40009048:	eb00044e 	bl	4000a188 <__multadd>
4000904c:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40009050:	e35c0000 	cmp	ip, #0
40009054:	e59dc018 	ldr	ip, [sp, #24]
40009058:	e24cc001 	sub	ip, ip, #1
4000905c:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009060:	e58dc018 	str	ip, [sp, #24]
40009064:	1a000030 	bne	4000912c <_dtoa_r+0x114c>
40009068:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000906c:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
40009070:	e35c0000 	cmp	ip, #0
40009074:	c3a03000 	movgt	r3, #0
40009078:	d3a03001 	movle	r3, #1
4000907c:	e3510002 	cmp	r1, #2
40009080:	d3a03000 	movle	r3, #0
40009084:	e3530000 	cmp	r3, #0
40009088:	058dc028 	streq	ip, [sp, #40]	; 0x28
4000908c:	0affff36 	beq	40008d6c <_dtoa_r+0xd8c>
40009090:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009094:	e58dc028 	str	ip, [sp, #40]	; 0x28
40009098:	eafffdb4 	b	40008770 <_dtoa_r+0x790>
4000909c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400090a0:	e35c0000 	cmp	ip, #0
400090a4:	1a000132 	bne	40009574 <_dtoa_r+0x1594>
400090a8:	e3a02000 	mov	r2, #0
400090ac:	e51f3b40 	ldr	r3, [pc, #-2880]	; 40008574 <_dtoa_r+0x594>
400090b0:	e28d1010 	add	r1, sp, #16
400090b4:	e8910003 	ldm	r1, {r0, r1}
400090b8:	eb00112f 	bl	4000d57c <__aeabi_dmul>
400090bc:	e1a0200a 	mov	r2, sl
400090c0:	e1a0300b 	mov	r3, fp
400090c4:	eb001298 	bl	4000db2c <__aeabi_dcmpge>
400090c8:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
400090cc:	e3500000 	cmp	r0, #0
400090d0:	e1a08006 	mov	r8, r6
400090d4:	1affff19 	bne	40008d40 <_dtoa_r+0xd60>
400090d8:	eafffdb2 	b	400087a8 <_dtoa_r+0x7c8>
400090dc:	e35a0000 	cmp	sl, #0
400090e0:	1afffd72 	bne	400086b0 <_dtoa_r+0x6d0>
400090e4:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
400090e8:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
400090ec:	e3530000 	cmp	r3, #0
400090f0:	11a0700a 	movne	r7, sl
400090f4:	1afffd6e 	bne	400086b4 <_dtoa_r+0x6d4>
400090f8:	e3cb7102 	bic	r7, fp, #-2147483648	; 0x80000000
400090fc:	e1a07a27 	lsr	r7, r7, #20
40009100:	e1a07a07 	lsl	r7, r7, #20
40009104:	e3570000 	cmp	r7, #0
40009108:	0afffd69 	beq	400086b4 <_dtoa_r+0x6d4>
4000910c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009110:	e28cc001 	add	ip, ip, #1
40009114:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40009118:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000911c:	e28cc001 	add	ip, ip, #1
40009120:	e58dc024 	str	ip, [sp, #36]	; 0x24
40009124:	e3a07001 	mov	r7, #1
40009128:	eafffd61 	b	400086b4 <_dtoa_r+0x6d4>
4000912c:	e3a03000 	mov	r3, #0
40009130:	e1a01008 	mov	r1, r8
40009134:	e1a00004 	mov	r0, r4
40009138:	e3a0200a 	mov	r2, #10
4000913c:	eb000411 	bl	4000a188 <__multadd>
40009140:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009144:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
40009148:	e35c0000 	cmp	ip, #0
4000914c:	c3a03000 	movgt	r3, #0
40009150:	d3a03001 	movle	r3, #1
40009154:	e3510002 	cmp	r1, #2
40009158:	d3a03000 	movle	r3, #0
4000915c:	e3530000 	cmp	r3, #0
40009160:	e1a08000 	mov	r8, r0
40009164:	058dc028 	streq	ip, [sp, #40]	; 0x28
40009168:	1affffc8 	bne	40009090 <_dtoa_r+0x10b0>
4000916c:	e3550000 	cmp	r5, #0
40009170:	da000004 	ble	40009188 <_dtoa_r+0x11a8>
40009174:	e1a01008 	mov	r1, r8
40009178:	e1a02005 	mov	r2, r5
4000917c:	e1a00004 	mov	r0, r4
40009180:	eb000571 	bl	4000a74c <__lshift>
40009184:	e1a08000 	mov	r8, r0
40009188:	e3570000 	cmp	r7, #0
4000918c:	01a0c008 	moveq	ip, r8
40009190:	1a0000f9 	bne	4000957c <_dtoa_r+0x159c>
40009194:	e59d1020 	ldr	r1, [sp, #32]
40009198:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
4000919c:	e59d2020 	ldr	r2, [sp, #32]
400091a0:	e2811001 	add	r1, r1, #1
400091a4:	e58d1058 	str	r1, [sp, #88]	; 0x58
400091a8:	e0822003 	add	r2, r2, r3
400091ac:	e20a1001 	and	r1, sl, #1
400091b0:	e1a07006 	mov	r7, r6
400091b4:	e58d202c 	str	r2, [sp, #44]	; 0x2c
400091b8:	e58d1028 	str	r1, [sp, #40]	; 0x28
400091bc:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
400091c0:	e1a0900c 	mov	r9, ip
400091c4:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
400091c8:	ea000008 	b	400091f0 <_dtoa_r+0x1210>
400091cc:	eb0003ed 	bl	4000a188 <__multadd>
400091d0:	e1a01009 	mov	r1, r9
400091d4:	e1a08000 	mov	r8, r0
400091d8:	e3a0200a 	mov	r2, #10
400091dc:	e1a00004 	mov	r0, r4
400091e0:	e3a03000 	mov	r3, #0
400091e4:	eb0003e7 	bl	4000a188 <__multadd>
400091e8:	e1a09000 	mov	r9, r0
400091ec:	e2855001 	add	r5, r5, #1
400091f0:	e1a01007 	mov	r1, r7
400091f4:	e1a00006 	mov	r0, r6
400091f8:	ebfffb00 	bl	40007e00 <quorem>
400091fc:	e1a01008 	mov	r1, r8
40009200:	e1a0a000 	mov	sl, r0
40009204:	e1a00006 	mov	r0, r6
40009208:	eb000592 	bl	4000a858 <__mcmp>
4000920c:	e1a02009 	mov	r2, r9
40009210:	e1a0b000 	mov	fp, r0
40009214:	e1a01007 	mov	r1, r7
40009218:	e1a00004 	mov	r0, r4
4000921c:	eb0005a5 	bl	4000a8b8 <__mdiff>
40009220:	e590200c 	ldr	r2, [r0, #12]
40009224:	e245c001 	sub	ip, r5, #1
40009228:	e3520000 	cmp	r2, #0
4000922c:	e28a2030 	add	r2, sl, #48	; 0x30
40009230:	e1a03000 	mov	r3, r0
40009234:	e58d201c 	str	r2, [sp, #28]
40009238:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000923c:	1a000030 	bne	40009304 <_dtoa_r+0x1324>
40009240:	e1a01003 	mov	r1, r3
40009244:	e1a00006 	mov	r0, r6
40009248:	e58d300c 	str	r3, [sp, #12]
4000924c:	eb000581 	bl	4000a858 <__mcmp>
40009250:	e59d300c 	ldr	r3, [sp, #12]
40009254:	e1a02000 	mov	r2, r0
40009258:	e1a01003 	mov	r1, r3
4000925c:	e1a00004 	mov	r0, r4
40009260:	e58d200c 	str	r2, [sp, #12]
40009264:	eb0003c0 	bl	4000a16c <_Bfree>
40009268:	e59d200c 	ldr	r2, [sp, #12]
4000926c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009270:	e192c00c 	orrs	ip, r2, ip
40009274:	1a000002 	bne	40009284 <_dtoa_r+0x12a4>
40009278:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000927c:	e35c0000 	cmp	ip, #0
40009280:	0a0000f7 	beq	40009664 <_dtoa_r+0x1684>
40009284:	e35b0000 	cmp	fp, #0
40009288:	ba000092 	blt	400094d8 <_dtoa_r+0x14f8>
4000928c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009290:	e19bc00c 	orrs	ip, fp, ip
40009294:	1a000002 	bne	400092a4 <_dtoa_r+0x12c4>
40009298:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000929c:	e35c0000 	cmp	ip, #0
400092a0:	0a00008c 	beq	400094d8 <_dtoa_r+0x14f8>
400092a4:	e3520000 	cmp	r2, #0
400092a8:	ca0000d1 	bgt	400095f4 <_dtoa_r+0x1614>
400092ac:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400092b0:	e59d201c 	ldr	r2, [sp, #28]
400092b4:	e155000c 	cmp	r5, ip
400092b8:	e5452001 	strb	r2, [r5, #-1]
400092bc:	e1a0b005 	mov	fp, r5
400092c0:	0a0000da 	beq	40009630 <_dtoa_r+0x1650>
400092c4:	e1a01006 	mov	r1, r6
400092c8:	e3a0200a 	mov	r2, #10
400092cc:	e3a03000 	mov	r3, #0
400092d0:	e1a00004 	mov	r0, r4
400092d4:	eb0003ab 	bl	4000a188 <__multadd>
400092d8:	e1580009 	cmp	r8, r9
400092dc:	e1a06000 	mov	r6, r0
400092e0:	e1a01008 	mov	r1, r8
400092e4:	e1a00004 	mov	r0, r4
400092e8:	e3a0200a 	mov	r2, #10
400092ec:	e3a03000 	mov	r3, #0
400092f0:	1affffb5 	bne	400091cc <_dtoa_r+0x11ec>
400092f4:	eb0003a3 	bl	4000a188 <__multadd>
400092f8:	e1a08000 	mov	r8, r0
400092fc:	e1a09000 	mov	r9, r0
40009300:	eaffffb9 	b	400091ec <_dtoa_r+0x120c>
40009304:	e3a02001 	mov	r2, #1
40009308:	eaffffd2 	b	40009258 <_dtoa_r+0x1278>
4000930c:	e3a0c001 	mov	ip, #1
40009310:	e58dc038 	str	ip, [sp, #56]	; 0x38
40009314:	eafffe59 	b	40008c80 <_dtoa_r+0xca0>
40009318:	e3a03001 	mov	r3, #1
4000931c:	e58d309c 	str	r3, [sp, #156]	; 0x9c
40009320:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40009324:	e58d3028 	str	r3, [sp, #40]	; 0x28
40009328:	e3a01000 	mov	r1, #0
4000932c:	e0035005 	and	r5, r3, r5
40009330:	e5841044 	str	r1, [r4, #68]	; 0x44
40009334:	eafffd91 	b	40008980 <_dtoa_r+0x9a0>
40009338:	e35c000e 	cmp	ip, #14
4000933c:	83a03000 	movhi	r3, #0
40009340:	93a03001 	movls	r3, #1
40009344:	eafffff7 	b	40009328 <_dtoa_r+0x1348>
40009348:	e28d1030 	add	r1, sp, #48	; 0x30
4000934c:	e8910006 	ldm	r1, {r1, r2}
40009350:	e1a00004 	mov	r0, r4
40009354:	eb0004bb 	bl	4000a648 <__pow5mult>
40009358:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000935c:	eafffcc4 	b	40008674 <_dtoa_r+0x694>
40009360:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009364:	e35c0000 	cmp	ip, #0
40009368:	0afffe54 	beq	40008cc0 <_dtoa_r+0xce0>
4000936c:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009370:	e35c0000 	cmp	ip, #0
40009374:	dafffebb 	ble	40008e68 <_dtoa_r+0xe88>
40009378:	e3a02000 	mov	r2, #0
4000937c:	e51f3e0c 	ldr	r3, [pc, #-3596]	; 40008578 <_dtoa_r+0x598>
40009380:	e1a00006 	mov	r0, r6
40009384:	e1a01007 	mov	r1, r7
40009388:	eb00107b 	bl	4000d57c <__aeabi_dmul>
4000938c:	e1a06000 	mov	r6, r0
40009390:	e2880001 	add	r0, r8, #1
40009394:	e1a07001 	mov	r7, r1
40009398:	eb001040 	bl	4000d4a0 <__aeabi_i2d>
4000939c:	e1a02000 	mov	r2, r0
400093a0:	e1a03001 	mov	r3, r1
400093a4:	e1a00006 	mov	r0, r6
400093a8:	e1a01007 	mov	r1, r7
400093ac:	eb001072 	bl	4000d57c <__aeabi_dmul>
400093b0:	e3a02000 	mov	r2, #0
400093b4:	e51f3e40 	ldr	r3, [pc, #-3648]	; 4000857c <_dtoa_r+0x59c>
400093b8:	eb000f6b 	bl	4000d16c <__adddf3>
400093bc:	e59dc018 	ldr	ip, [sp, #24]
400093c0:	e24cc001 	sub	ip, ip, #1
400093c4:	e58dc060 	str	ip, [sp, #96]	; 0x60
400093c8:	e1a08000 	mov	r8, r0
400093cc:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
400093d0:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400093d4:	eafffdb4 	b	40008aac <_dtoa_r+0xacc>
400093d8:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
400093dc:	e58d2020 	str	r2, [sp, #32]
400093e0:	e28cc001 	add	ip, ip, #1
400093e4:	e3a02030 	mov	r2, #48	; 0x30
400093e8:	e5c32000 	strb	r2, [r3]
400093ec:	e58dc018 	str	ip, [sp, #24]
400093f0:	e3a02031 	mov	r2, #49	; 0x31
400093f4:	eafffc6f 	b	400085b8 <_dtoa_r+0x5d8>
400093f8:	e28d7050 	add	r7, sp, #80	; 0x50
400093fc:	e89700c0 	ldm	r7, {r6, r7}
40009400:	e3a08002 	mov	r8, #2
40009404:	eafffd8e 	b	40008a44 <_dtoa_r+0xa64>
40009408:	e28d3048 	add	r3, sp, #72	; 0x48
4000940c:	e893000c 	ldm	r3, {r2, r3}
40009410:	e3a00000 	mov	r0, #0
40009414:	e51f1e9c 	ldr	r1, [pc, #-3740]	; 40008580 <_dtoa_r+0x5a0>
40009418:	eb000f52 	bl	4000d168 <__aeabi_dsub>
4000941c:	e1a02006 	mov	r2, r6
40009420:	e1a03007 	mov	r3, r7
40009424:	eb0011c6 	bl	4000db44 <__aeabi_dcmpgt>
40009428:	e3500000 	cmp	r0, #0
4000942c:	0afffe8d 	beq	40008e68 <_dtoa_r+0xe88>
40009430:	e5552001 	ldrb	r2, [r5, #-1]
40009434:	e3520030 	cmp	r2, #48	; 0x30
40009438:	e1a03005 	mov	r3, r5
4000943c:	e2455001 	sub	r5, r5, #1
40009440:	0afffffa 	beq	40009430 <_dtoa_r+0x1450>
40009444:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40009448:	e59d9020 	ldr	r9, [sp, #32]
4000944c:	e58dc018 	str	ip, [sp, #24]
40009450:	e58d3020 	str	r3, [sp, #32]
40009454:	eafffce8 	b	400087fc <_dtoa_r+0x81c>
40009458:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000945c:	e1a00004 	mov	r0, r4
40009460:	eb000478 	bl	4000a648 <__pow5mult>
40009464:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009468:	eafffc81 	b	40008674 <_dtoa_r+0x694>
4000946c:	e59dc018 	ldr	ip, [sp, #24]
40009470:	e3a03031 	mov	r3, #49	; 0x31
40009474:	e28cc001 	add	ip, ip, #1
40009478:	e59d9020 	ldr	r9, [sp, #32]
4000947c:	e58dc018 	str	ip, [sp, #24]
40009480:	e58db020 	str	fp, [sp, #32]
40009484:	e5c23000 	strb	r3, [r2]
40009488:	eafffcd0 	b	400087d0 <_dtoa_r+0x7f0>
4000948c:	e59dc05c 	ldr	ip, [sp, #92]	; 0x5c
40009490:	e35c0000 	cmp	ip, #0
40009494:	059d3068 	ldreq	r3, [sp, #104]	; 0x68
40009498:	12833e43 	addne	r3, r3, #1072	; 0x430
4000949c:	12833003 	addne	r3, r3, #3
400094a0:	159d6034 	ldrne	r6, [sp, #52]	; 0x34
400094a4:	059d6034 	ldreq	r6, [sp, #52]	; 0x34
400094a8:	02633036 	rsbeq	r3, r3, #54	; 0x36
400094ac:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
400094b0:	eafffd0f 	b	400088f4 <_dtoa_r+0x914>
400094b4:	e59d401c 	ldr	r4, [sp, #28]
400094b8:	e1a0500b 	mov	r5, fp
400094bc:	e59d9020 	ldr	r9, [sp, #32]
400094c0:	e58d5020 	str	r5, [sp, #32]
400094c4:	eafffccc 	b	400087fc <_dtoa_r+0x81c>
400094c8:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
400094cc:	e1a05009 	mov	r5, r9
400094d0:	e59d9020 	ldr	r9, [sp, #32]
400094d4:	eafffc12 	b	40008524 <_dtoa_r+0x544>
400094d8:	e3520000 	cmp	r2, #0
400094dc:	e58d6030 	str	r6, [sp, #48]	; 0x30
400094e0:	e1a0c009 	mov	ip, r9
400094e4:	e1a06007 	mov	r6, r7
400094e8:	e59d701c 	ldr	r7, [sp, #28]
400094ec:	da00000d 	ble	40009528 <_dtoa_r+0x1548>
400094f0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400094f4:	e3a02001 	mov	r2, #1
400094f8:	e1a00004 	mov	r0, r4
400094fc:	e58d900c 	str	r9, [sp, #12]
40009500:	eb000491 	bl	4000a74c <__lshift>
40009504:	e1a01006 	mov	r1, r6
40009508:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000950c:	eb0004d1 	bl	4000a858 <__mcmp>
40009510:	e3500000 	cmp	r0, #0
40009514:	e59dc00c 	ldr	ip, [sp, #12]
40009518:	da00005a 	ble	40009688 <_dtoa_r+0x16a8>
4000951c:	e3570039 	cmp	r7, #57	; 0x39
40009520:	0a000048 	beq	40009648 <_dtoa_r+0x1668>
40009524:	e28a7031 	add	r7, sl, #49	; 0x31
40009528:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000952c:	e2831001 	add	r1, r3, #1
40009530:	e59d9020 	ldr	r9, [sp, #32]
40009534:	e1a05008 	mov	r5, r8
40009538:	e5c37000 	strb	r7, [r3]
4000953c:	e1a0800c 	mov	r8, ip
40009540:	e58d1020 	str	r1, [sp, #32]
40009544:	eafffca1 	b	400087d0 <_dtoa_r+0x7f0>
40009548:	1a000001 	bne	40009554 <_dtoa_r+0x1574>
4000954c:	e3170001 	tst	r7, #1
40009550:	1afffe29 	bne	40008dfc <_dtoa_r+0xe1c>
40009554:	e55b2001 	ldrb	r2, [fp, #-1]
40009558:	e3520030 	cmp	r2, #48	; 0x30
4000955c:	e1a0300b 	mov	r3, fp
40009560:	e24bb001 	sub	fp, fp, #1
40009564:	0afffffa 	beq	40009554 <_dtoa_r+0x1574>
40009568:	e59d9020 	ldr	r9, [sp, #32]
4000956c:	e58d3020 	str	r3, [sp, #32]
40009570:	eafffc96 	b	400087d0 <_dtoa_r+0x7f0>
40009574:	e3a06000 	mov	r6, #0
40009578:	eafffdef 	b	40008d3c <_dtoa_r+0xd5c>
4000957c:	e5981004 	ldr	r1, [r8, #4]
40009580:	e1a00004 	mov	r0, r4
40009584:	eb0002d5 	bl	4000a0e0 <_Balloc>
40009588:	e5982010 	ldr	r2, [r8, #16]
4000958c:	e2822002 	add	r2, r2, #2
40009590:	e1a05000 	mov	r5, r0
40009594:	e1a02102 	lsl	r2, r2, #2
40009598:	e288100c 	add	r1, r8, #12
4000959c:	e280000c 	add	r0, r0, #12
400095a0:	eb000290 	bl	40009fe8 <memcpy>
400095a4:	e1a00004 	mov	r0, r4
400095a8:	e1a01005 	mov	r1, r5
400095ac:	e3a02001 	mov	r2, #1
400095b0:	eb000465 	bl	4000a74c <__lshift>
400095b4:	e1a0c000 	mov	ip, r0
400095b8:	eafffef5 	b	40009194 <_dtoa_r+0x11b4>
400095bc:	e28d1010 	add	r1, sp, #16
400095c0:	e8910003 	ldm	r1, {r0, r1}
400095c4:	e1a02006 	mov	r2, r6
400095c8:	e1a03007 	mov	r3, r7
400095cc:	eb001144 	bl	4000dae4 <__aeabi_dcmpeq>
400095d0:	e3500000 	cmp	r0, #0
400095d4:	0affffb8 	beq	400094bc <_dtoa_r+0x14dc>
400095d8:	e3180001 	tst	r8, #1
400095dc:	e59d9020 	ldr	r9, [sp, #32]
400095e0:	0affffb6 	beq	400094c0 <_dtoa_r+0x14e0>
400095e4:	e59dc018 	ldr	ip, [sp, #24]
400095e8:	e58dc060 	str	ip, [sp, #96]	; 0x60
400095ec:	e5558001 	ldrb	r8, [r5, #-1]
400095f0:	eafffbcb 	b	40008524 <_dtoa_r+0x544>
400095f4:	e58d6030 	str	r6, [sp, #48]	; 0x30
400095f8:	e1a06007 	mov	r6, r7
400095fc:	e59d701c 	ldr	r7, [sp, #28]
40009600:	e3570039 	cmp	r7, #57	; 0x39
40009604:	e1a0c009 	mov	ip, r9
40009608:	0a00000e 	beq	40009648 <_dtoa_r+0x1668>
4000960c:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
40009610:	e2877001 	add	r7, r7, #1
40009614:	e2831001 	add	r1, r3, #1
40009618:	e59d9020 	ldr	r9, [sp, #32]
4000961c:	e1a05008 	mov	r5, r8
40009620:	e5c37000 	strb	r7, [r3]
40009624:	e58d1020 	str	r1, [sp, #32]
40009628:	e1a0800c 	mov	r8, ip
4000962c:	eafffc67 	b	400087d0 <_dtoa_r+0x7f0>
40009630:	e58d6030 	str	r6, [sp, #48]	; 0x30
40009634:	e1a05008 	mov	r5, r8
40009638:	e1a06007 	mov	r6, r7
4000963c:	e1a08009 	mov	r8, r9
40009640:	e59d701c 	ldr	r7, [sp, #28]
40009644:	eafffde3 	b	40008dd8 <_dtoa_r+0xdf8>
40009648:	e59d2024 	ldr	r2, [sp, #36]	; 0x24
4000964c:	e3a03039 	mov	r3, #57	; 0x39
40009650:	e1a05008 	mov	r5, r8
40009654:	e5c23000 	strb	r3, [r2]
40009658:	e1a0800c 	mov	r8, ip
4000965c:	e282b001 	add	fp, r2, #1
40009660:	eafffde9 	b	40008e0c <_dtoa_r+0xe2c>
40009664:	e58d6030 	str	r6, [sp, #48]	; 0x30
40009668:	e1a06007 	mov	r6, r7
4000966c:	e59d701c 	ldr	r7, [sp, #28]
40009670:	e3570039 	cmp	r7, #57	; 0x39
40009674:	e1a0c009 	mov	ip, r9
40009678:	0afffff2 	beq	40009648 <_dtoa_r+0x1668>
4000967c:	e35b0000 	cmp	fp, #0
40009680:	caffffa7 	bgt	40009524 <_dtoa_r+0x1544>
40009684:	eaffffa7 	b	40009528 <_dtoa_r+0x1548>
40009688:	1affffa6 	bne	40009528 <_dtoa_r+0x1548>
4000968c:	e3170001 	tst	r7, #1
40009690:	0affffa4 	beq	40009528 <_dtoa_r+0x1548>
40009694:	eaffffa0 	b	4000951c <_dtoa_r+0x153c>
40009698:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000969c:	e59d9020 	ldr	r9, [sp, #32]
400096a0:	e58dc020 	str	ip, [sp, #32]
400096a4:	eafffc54 	b	400087fc <_dtoa_r+0x81c>
400096a8:	e3a08002 	mov	r8, #2
400096ac:	eafffce4 	b	40008a44 <_dtoa_r+0xa64>
400096b0:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
400096b4:	e58dc018 	str	ip, [sp, #24]
400096b8:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
400096bc:	e59d9020 	ldr	r9, [sp, #32]
400096c0:	e58dc020 	str	ip, [sp, #32]
400096c4:	eafffc4c 	b	400087fc <_dtoa_r+0x81c>
400096c8:	1263303c 	rsbne	r3, r3, #60	; 0x3c
400096cc:	0afffc0b 	beq	40008700 <_dtoa_r+0x720>
400096d0:	eafffc03 	b	400086e4 <_dtoa_r+0x704>
400096d4:	e1a00000 	nop			; (mov r0, r0)

400096d8 <_setlocale_r>:
400096d8:	e92d4010 	push	{r4, lr}
400096dc:	e2524000 	subs	r4, r2, #0
400096e0:	0a000004 	beq	400096f8 <_setlocale_r+0x20>
400096e4:	e1a00004 	mov	r0, r4
400096e8:	e59f104c 	ldr	r1, [pc, #76]	; 4000973c <_setlocale_r+0x64>
400096ec:	eb0005f2 	bl	4000aebc <strcmp>
400096f0:	e3500000 	cmp	r0, #0
400096f4:	1a000002 	bne	40009704 <_setlocale_r+0x2c>
400096f8:	e59f0040 	ldr	r0, [pc, #64]	; 40009740 <_setlocale_r+0x68>
400096fc:	e8bd4010 	pop	{r4, lr}
40009700:	e12fff1e 	bx	lr
40009704:	e1a00004 	mov	r0, r4
40009708:	e59f1030 	ldr	r1, [pc, #48]	; 40009740 <_setlocale_r+0x68>
4000970c:	eb0005ea 	bl	4000aebc <strcmp>
40009710:	e3500000 	cmp	r0, #0
40009714:	0afffff7 	beq	400096f8 <_setlocale_r+0x20>
40009718:	e1a00004 	mov	r0, r4
4000971c:	e59f1020 	ldr	r1, [pc, #32]	; 40009744 <_setlocale_r+0x6c>
40009720:	eb0005e5 	bl	4000aebc <strcmp>
40009724:	e59f3014 	ldr	r3, [pc, #20]	; 40009740 <_setlocale_r+0x68>
40009728:	e3500000 	cmp	r0, #0
4000972c:	01a00003 	moveq	r0, r3
40009730:	13a00000 	movne	r0, #0
40009734:	e8bd4010 	pop	{r4, lr}
40009738:	e12fff1e 	bx	lr
4000973c:	40016dd8 	ldrdmi	r6, [r1], -r8
40009740:	40016d80 	andmi	r6, r1, r0, lsl #27
40009744:	40016d54 	andmi	r6, r1, r4, asr sp

40009748 <__locale_charset>:
40009748:	e59f0000 	ldr	r0, [pc]	; 40009750 <__locale_charset+0x8>
4000974c:	e12fff1e 	bx	lr
40009750:	40017500 	andmi	r7, r1, r0, lsl #10

40009754 <__locale_mb_cur_max>:
40009754:	e59f3004 	ldr	r3, [pc, #4]	; 40009760 <__locale_mb_cur_max+0xc>
40009758:	e5930020 	ldr	r0, [r3, #32]
4000975c:	e12fff1e 	bx	lr
40009760:	40017500 	andmi	r7, r1, r0, lsl #10

40009764 <__locale_msgcharset>:
40009764:	e59f0000 	ldr	r0, [pc]	; 4000976c <__locale_msgcharset+0x8>
40009768:	e12fff1e 	bx	lr
4000976c:	40017524 	andmi	r7, r1, r4, lsr #10

40009770 <__locale_cjk_lang>:
40009770:	e3a00000 	mov	r0, #0
40009774:	e12fff1e 	bx	lr

40009778 <_localeconv_r>:
40009778:	e59f0000 	ldr	r0, [pc]	; 40009780 <_localeconv_r+0x8>
4000977c:	e12fff1e 	bx	lr
40009780:	40017544 	andmi	r7, r1, r4, asr #10

40009784 <setlocale>:
40009784:	e59f300c 	ldr	r3, [pc, #12]	; 40009798 <setlocale+0x14>
40009788:	e1a02001 	mov	r2, r1
4000978c:	e1a01000 	mov	r1, r0
40009790:	e5930000 	ldr	r0, [r3]
40009794:	eaffffcf 	b	400096d8 <_setlocale_r>
40009798:	400170d0 	ldrdmi	r7, [r1], -r0

4000979c <localeconv>:
4000979c:	e59f0000 	ldr	r0, [pc]	; 400097a4 <localeconv+0x8>
400097a0:	e12fff1e 	bx	lr
400097a4:	40017544 	andmi	r7, r1, r4, asr #10

400097a8 <_malloc_r>:
400097a8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400097ac:	e281500b 	add	r5, r1, #11
400097b0:	e3550016 	cmp	r5, #22
400097b4:	83c55007 	bichi	r5, r5, #7
400097b8:	81a03fa5 	lsrhi	r3, r5, #31
400097bc:	93a03000 	movls	r3, #0
400097c0:	93a05010 	movls	r5, #16
400097c4:	e1550001 	cmp	r5, r1
400097c8:	21a01003 	movcs	r1, r3
400097cc:	33831001 	orrcc	r1, r3, #1
400097d0:	e3510000 	cmp	r1, #0
400097d4:	13a0300c 	movne	r3, #12
400097d8:	e24dd00c 	sub	sp, sp, #12
400097dc:	e1a06000 	mov	r6, r0
400097e0:	15803000 	strne	r3, [r0]
400097e4:	13a04000 	movne	r4, #0
400097e8:	1a000015 	bne	40009844 <_malloc_r+0x9c>
400097ec:	eb000239 	bl	4000a0d8 <__malloc_lock>
400097f0:	e3550f7e 	cmp	r5, #504	; 0x1f8
400097f4:	2a000016 	bcs	40009854 <_malloc_r+0xac>
400097f8:	e59f76c8 	ldr	r7, [pc, #1736]	; 40009ec8 <_malloc_r+0x720>
400097fc:	e1a0e1a5 	lsr	lr, r5, #3
40009800:	e087318e 	add	r3, r7, lr, lsl #3
40009804:	e593400c 	ldr	r4, [r3, #12]
40009808:	e1540003 	cmp	r4, r3
4000980c:	0a000145 	beq	40009d28 <_malloc_r+0x580>
40009810:	e5943004 	ldr	r3, [r4, #4]
40009814:	e3c33003 	bic	r3, r3, #3
40009818:	e0843003 	add	r3, r4, r3
4000981c:	e593c004 	ldr	ip, [r3, #4]
40009820:	e2841008 	add	r1, r4, #8
40009824:	e8910006 	ldm	r1, {r1, r2}
40009828:	e38cc001 	orr	ip, ip, #1
4000982c:	e581200c 	str	r2, [r1, #12]
40009830:	e1a00006 	mov	r0, r6
40009834:	e5821008 	str	r1, [r2, #8]
40009838:	e583c004 	str	ip, [r3, #4]
4000983c:	eb000226 	bl	4000a0dc <__malloc_unlock>
40009840:	e2844008 	add	r4, r4, #8
40009844:	e1a00004 	mov	r0, r4
40009848:	e28dd00c 	add	sp, sp, #12
4000984c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009850:	e12fff1e 	bx	lr
40009854:	e1b0e4a5 	lsrs	lr, r5, #9
40009858:	03a0107e 	moveq	r1, #126	; 0x7e
4000985c:	03a0e03f 	moveq	lr, #63	; 0x3f
40009860:	1a000061 	bne	400099ec <_malloc_r+0x244>
40009864:	e59f765c 	ldr	r7, [pc, #1628]	; 40009ec8 <_malloc_r+0x720>
40009868:	e0871101 	add	r1, r7, r1, lsl #2
4000986c:	e591400c 	ldr	r4, [r1, #12]
40009870:	e1510004 	cmp	r1, r4
40009874:	1a000005 	bne	40009890 <_malloc_r+0xe8>
40009878:	ea00000a 	b	400098a8 <_malloc_r+0x100>
4000987c:	e3530000 	cmp	r3, #0
40009880:	aa0000de 	bge	40009c00 <_malloc_r+0x458>
40009884:	e594400c 	ldr	r4, [r4, #12]
40009888:	e1510004 	cmp	r1, r4
4000988c:	0a000005 	beq	400098a8 <_malloc_r+0x100>
40009890:	e5942004 	ldr	r2, [r4, #4]
40009894:	e3c22003 	bic	r2, r2, #3
40009898:	e0653002 	rsb	r3, r5, r2
4000989c:	e353000f 	cmp	r3, #15
400098a0:	dafffff5 	ble	4000987c <_malloc_r+0xd4>
400098a4:	e24ee001 	sub	lr, lr, #1
400098a8:	e28ee001 	add	lr, lr, #1
400098ac:	e59f3614 	ldr	r3, [pc, #1556]	; 40009ec8 <_malloc_r+0x720>
400098b0:	e5974010 	ldr	r4, [r7, #16]
400098b4:	e2838008 	add	r8, r3, #8
400098b8:	e1540008 	cmp	r4, r8
400098bc:	05931004 	ldreq	r1, [r3, #4]
400098c0:	0a000016 	beq	40009920 <_malloc_r+0x178>
400098c4:	e5942004 	ldr	r2, [r4, #4]
400098c8:	e3c22003 	bic	r2, r2, #3
400098cc:	e0651002 	rsb	r1, r5, r2
400098d0:	e351000f 	cmp	r1, #15
400098d4:	ca000101 	bgt	40009ce0 <_malloc_r+0x538>
400098d8:	e3510000 	cmp	r1, #0
400098dc:	e5838014 	str	r8, [r3, #20]
400098e0:	e5838010 	str	r8, [r3, #16]
400098e4:	aa000046 	bge	40009a04 <_malloc_r+0x25c>
400098e8:	e3520c02 	cmp	r2, #512	; 0x200
400098ec:	2a0000dc 	bcs	40009c64 <_malloc_r+0x4bc>
400098f0:	e5930004 	ldr	r0, [r3, #4]
400098f4:	e1a021a2 	lsr	r2, r2, #3
400098f8:	e1a01142 	asr	r1, r2, #2
400098fc:	e3a0c001 	mov	ip, #1
40009900:	e180111c 	orr	r1, r0, ip, lsl r1
40009904:	e0832182 	add	r2, r3, r2, lsl #3
40009908:	e5920008 	ldr	r0, [r2, #8]
4000990c:	e5831004 	str	r1, [r3, #4]
40009910:	e5840008 	str	r0, [r4, #8]
40009914:	e584200c 	str	r2, [r4, #12]
40009918:	e5824008 	str	r4, [r2, #8]
4000991c:	e580400c 	str	r4, [r0, #12]
40009920:	e1a0314e 	asr	r3, lr, #2
40009924:	e3a00001 	mov	r0, #1
40009928:	e1a00310 	lsl	r0, r0, r3
4000992c:	e1500001 	cmp	r0, r1
40009930:	8a00003e 	bhi	40009a30 <_malloc_r+0x288>
40009934:	e1110000 	tst	r1, r0
40009938:	1a000008 	bne	40009960 <_malloc_r+0x1b8>
4000993c:	e1a00080 	lsl	r0, r0, #1
40009940:	e3cee003 	bic	lr, lr, #3
40009944:	e1110000 	tst	r1, r0
40009948:	e28ee004 	add	lr, lr, #4
4000994c:	1a000003 	bne	40009960 <_malloc_r+0x1b8>
40009950:	e1a00080 	lsl	r0, r0, #1
40009954:	e1110000 	tst	r1, r0
40009958:	e28ee004 	add	lr, lr, #4
4000995c:	0afffffb 	beq	40009950 <_malloc_r+0x1a8>
40009960:	e087418e 	add	r4, r7, lr, lsl #3
40009964:	e1a0c004 	mov	ip, r4
40009968:	e1a0900e 	mov	r9, lr
4000996c:	e59c300c 	ldr	r3, [ip, #12]
40009970:	e15c0003 	cmp	ip, r3
40009974:	1a000005 	bne	40009990 <_malloc_r+0x1e8>
40009978:	ea0000e5 	b	40009d14 <_malloc_r+0x56c>
4000997c:	e3520000 	cmp	r2, #0
40009980:	aa0000ee 	bge	40009d40 <_malloc_r+0x598>
40009984:	e593300c 	ldr	r3, [r3, #12]
40009988:	e15c0003 	cmp	ip, r3
4000998c:	0a0000e0 	beq	40009d14 <_malloc_r+0x56c>
40009990:	e5931004 	ldr	r1, [r3, #4]
40009994:	e3c11003 	bic	r1, r1, #3
40009998:	e0652001 	rsb	r2, r5, r1
4000999c:	e352000f 	cmp	r2, #15
400099a0:	dafffff5 	ble	4000997c <_malloc_r+0x1d4>
400099a4:	e1a04003 	mov	r4, r3
400099a8:	e5b4c008 	ldr	ip, [r4, #8]!
400099ac:	e593100c 	ldr	r1, [r3, #12]
400099b0:	e3859001 	orr	r9, r5, #1
400099b4:	e382e001 	orr	lr, r2, #1
400099b8:	e0835005 	add	r5, r3, r5
400099bc:	e5839004 	str	r9, [r3, #4]
400099c0:	e1a00006 	mov	r0, r6
400099c4:	e58c100c 	str	r1, [ip, #12]
400099c8:	e581c008 	str	ip, [r1, #8]
400099cc:	e5875014 	str	r5, [r7, #20]
400099d0:	e5875010 	str	r5, [r7, #16]
400099d4:	e585800c 	str	r8, [r5, #12]
400099d8:	e5858008 	str	r8, [r5, #8]
400099dc:	e585e004 	str	lr, [r5, #4]
400099e0:	e7852002 	str	r2, [r5, r2]
400099e4:	eb0001bc 	bl	4000a0dc <__malloc_unlock>
400099e8:	eaffff95 	b	40009844 <_malloc_r+0x9c>
400099ec:	e35e0004 	cmp	lr, #4
400099f0:	8a000091 	bhi	40009c3c <_malloc_r+0x494>
400099f4:	e1a0e325 	lsr	lr, r5, #6
400099f8:	e28ee038 	add	lr, lr, #56	; 0x38
400099fc:	e1a0108e 	lsl	r1, lr, #1
40009a00:	eaffff97 	b	40009864 <_malloc_r+0xbc>
40009a04:	e0842002 	add	r2, r4, r2
40009a08:	e5923004 	ldr	r3, [r2, #4]
40009a0c:	e3833001 	orr	r3, r3, #1
40009a10:	e1a00006 	mov	r0, r6
40009a14:	e5823004 	str	r3, [r2, #4]
40009a18:	eb0001af 	bl	4000a0dc <__malloc_unlock>
40009a1c:	e2844008 	add	r4, r4, #8
40009a20:	e1a00004 	mov	r0, r4
40009a24:	e28dd00c 	add	sp, sp, #12
40009a28:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009a2c:	e12fff1e 	bx	lr
40009a30:	e5974008 	ldr	r4, [r7, #8]
40009a34:	e5949004 	ldr	r9, [r4, #4]
40009a38:	e3c99003 	bic	r9, r9, #3
40009a3c:	e1550009 	cmp	r5, r9
40009a40:	8a000002 	bhi	40009a50 <_malloc_r+0x2a8>
40009a44:	e0653009 	rsb	r3, r5, r9
40009a48:	e353000f 	cmp	r3, #15
40009a4c:	ca00005e 	bgt	40009bcc <_malloc_r+0x424>
40009a50:	e59fa474 	ldr	sl, [pc, #1140]	; 40009ecc <_malloc_r+0x724>
40009a54:	e5973408 	ldr	r3, [r7, #1032]	; 0x408
40009a58:	e59ab000 	ldr	fp, [sl]
40009a5c:	e3730001 	cmn	r3, #1
40009a60:	e085b00b 	add	fp, r5, fp
40009a64:	128bba01 	addne	fp, fp, #4096	; 0x1000
40009a68:	128bb00f 	addne	fp, fp, #15
40009a6c:	13cbbeff 	bicne	fp, fp, #4080	; 0xff0
40009a70:	028bb010 	addeq	fp, fp, #16
40009a74:	13cbb00f 	bicne	fp, fp, #15
40009a78:	e0842009 	add	r2, r4, r9
40009a7c:	e1a00006 	mov	r0, r6
40009a80:	e1a0100b 	mov	r1, fp
40009a84:	e58d2004 	str	r2, [sp, #4]
40009a88:	eb0004fa 	bl	4000ae78 <_sbrk_r>
40009a8c:	e3700001 	cmn	r0, #1
40009a90:	e1a08000 	mov	r8, r0
40009a94:	e59d2004 	ldr	r2, [sp, #4]
40009a98:	0a0000ba 	beq	40009d88 <_malloc_r+0x5e0>
40009a9c:	e1520000 	cmp	r2, r0
40009aa0:	8a0000b6 	bhi	40009d80 <_malloc_r+0x5d8>
40009aa4:	e59a3004 	ldr	r3, [sl, #4]
40009aa8:	e1520008 	cmp	r2, r8
40009aac:	e08b3003 	add	r3, fp, r3
40009ab0:	e58a3004 	str	r3, [sl, #4]
40009ab4:	0a0000e8 	beq	40009e5c <_malloc_r+0x6b4>
40009ab8:	e5971408 	ldr	r1, [r7, #1032]	; 0x408
40009abc:	e3710001 	cmn	r1, #1
40009ac0:	10622008 	rsbne	r2, r2, r8
40009ac4:	e59f13fc 	ldr	r1, [pc, #1020]	; 40009ec8 <_malloc_r+0x720>
40009ac8:	10833002 	addne	r3, r3, r2
40009acc:	05818408 	streq	r8, [r1, #1032]	; 0x408
40009ad0:	158a3004 	strne	r3, [sl, #4]
40009ad4:	e2183007 	ands	r3, r8, #7
40009ad8:	12632008 	rsbne	r2, r3, #8
40009adc:	10888002 	addne	r8, r8, r2
40009ae0:	12633a01 	rsbne	r3, r3, #4096	; 0x1000
40009ae4:	12832008 	addne	r2, r3, #8
40009ae8:	e088300b 	add	r3, r8, fp
40009aec:	03a02a01 	moveq	r2, #4096	; 0x1000
40009af0:	e1a03a03 	lsl	r3, r3, #20
40009af4:	e042ba23 	sub	fp, r2, r3, lsr #20
40009af8:	e1a0100b 	mov	r1, fp
40009afc:	e1a00006 	mov	r0, r6
40009b00:	eb0004dc 	bl	4000ae78 <_sbrk_r>
40009b04:	e3700001 	cmn	r0, #1
40009b08:	10682000 	rsbne	r2, r8, r0
40009b0c:	e59a3004 	ldr	r3, [sl, #4]
40009b10:	108b2002 	addne	r2, fp, r2
40009b14:	03a0b000 	moveq	fp, #0
40009b18:	13822001 	orrne	r2, r2, #1
40009b1c:	03a02001 	moveq	r2, #1
40009b20:	e08b3003 	add	r3, fp, r3
40009b24:	e1540007 	cmp	r4, r7
40009b28:	e5878008 	str	r8, [r7, #8]
40009b2c:	e58a3004 	str	r3, [sl, #4]
40009b30:	e5882004 	str	r2, [r8, #4]
40009b34:	e59fb390 	ldr	fp, [pc, #912]	; 40009ecc <_malloc_r+0x724>
40009b38:	0a00000d 	beq	40009b74 <_malloc_r+0x3cc>
40009b3c:	e359000f 	cmp	r9, #15
40009b40:	9a0000b1 	bls	40009e0c <_malloc_r+0x664>
40009b44:	e5940004 	ldr	r0, [r4, #4]
40009b48:	e249200c 	sub	r2, r9, #12
40009b4c:	e3c22007 	bic	r2, r2, #7
40009b50:	e2000001 	and	r0, r0, #1
40009b54:	e1820000 	orr	r0, r2, r0
40009b58:	e3a01005 	mov	r1, #5
40009b5c:	e352000f 	cmp	r2, #15
40009b60:	e0842002 	add	r2, r4, r2
40009b64:	e5840004 	str	r0, [r4, #4]
40009b68:	e5821004 	str	r1, [r2, #4]
40009b6c:	e5821008 	str	r1, [r2, #8]
40009b70:	8a0000c0 	bhi	40009e78 <_malloc_r+0x6d0>
40009b74:	e59a202c 	ldr	r2, [sl, #44]	; 0x2c
40009b78:	e1530002 	cmp	r3, r2
40009b7c:	e59f2348 	ldr	r2, [pc, #840]	; 40009ecc <_malloc_r+0x724>
40009b80:	8582302c 	strhi	r3, [r2, #44]	; 0x2c
40009b84:	e59a2030 	ldr	r2, [sl, #48]	; 0x30
40009b88:	e5974008 	ldr	r4, [r7, #8]
40009b8c:	e1530002 	cmp	r3, r2
40009b90:	95943004 	ldrls	r3, [r4, #4]
40009b94:	e59f2330 	ldr	r2, [pc, #816]	; 40009ecc <_malloc_r+0x724>
40009b98:	85941004 	ldrhi	r1, [r4, #4]
40009b9c:	85823030 	strhi	r3, [r2, #48]	; 0x30
40009ba0:	93c33003 	bicls	r3, r3, #3
40009ba4:	83c13003 	bichi	r3, r1, #3
40009ba8:	e1550003 	cmp	r5, r3
40009bac:	e0653003 	rsb	r3, r5, r3
40009bb0:	8a000001 	bhi	40009bbc <_malloc_r+0x414>
40009bb4:	e353000f 	cmp	r3, #15
40009bb8:	ca000003 	bgt	40009bcc <_malloc_r+0x424>
40009bbc:	e1a00006 	mov	r0, r6
40009bc0:	eb000145 	bl	4000a0dc <__malloc_unlock>
40009bc4:	e3a04000 	mov	r4, #0
40009bc8:	eaffff1d 	b	40009844 <_malloc_r+0x9c>
40009bcc:	e3852001 	orr	r2, r5, #1
40009bd0:	e3833001 	orr	r3, r3, #1
40009bd4:	e0845005 	add	r5, r4, r5
40009bd8:	e5842004 	str	r2, [r4, #4]
40009bdc:	e1a00006 	mov	r0, r6
40009be0:	e5875008 	str	r5, [r7, #8]
40009be4:	e5853004 	str	r3, [r5, #4]
40009be8:	eb00013b 	bl	4000a0dc <__malloc_unlock>
40009bec:	e2844008 	add	r4, r4, #8
40009bf0:	e1a00004 	mov	r0, r4
40009bf4:	e28dd00c 	add	sp, sp, #12
40009bf8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009bfc:	e12fff1e 	bx	lr
40009c00:	e0842002 	add	r2, r4, r2
40009c04:	e592c004 	ldr	ip, [r2, #4]
40009c08:	e2841008 	add	r1, r4, #8
40009c0c:	e891000a 	ldm	r1, {r1, r3}
40009c10:	e38cc001 	orr	ip, ip, #1
40009c14:	e581300c 	str	r3, [r1, #12]
40009c18:	e1a00006 	mov	r0, r6
40009c1c:	e5831008 	str	r1, [r3, #8]
40009c20:	e582c004 	str	ip, [r2, #4]
40009c24:	eb00012c 	bl	4000a0dc <__malloc_unlock>
40009c28:	e2844008 	add	r4, r4, #8
40009c2c:	e1a00004 	mov	r0, r4
40009c30:	e28dd00c 	add	sp, sp, #12
40009c34:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009c38:	e12fff1e 	bx	lr
40009c3c:	e35e0014 	cmp	lr, #20
40009c40:	928ee05b 	addls	lr, lr, #91	; 0x5b
40009c44:	91a0108e 	lslls	r1, lr, #1
40009c48:	9affff05 	bls	40009864 <_malloc_r+0xbc>
40009c4c:	e35e0054 	cmp	lr, #84	; 0x54
40009c50:	8a000067 	bhi	40009df4 <_malloc_r+0x64c>
40009c54:	e1a0e625 	lsr	lr, r5, #12
40009c58:	e28ee06e 	add	lr, lr, #110	; 0x6e
40009c5c:	e1a0108e 	lsl	r1, lr, #1
40009c60:	eafffeff 	b	40009864 <_malloc_r+0xbc>
40009c64:	e1a034a2 	lsr	r3, r2, #9
40009c68:	e3530004 	cmp	r3, #4
40009c6c:	9a00003f 	bls	40009d70 <_malloc_r+0x5c8>
40009c70:	e3530014 	cmp	r3, #20
40009c74:	9283105b 	addls	r1, r3, #91	; 0x5b
40009c78:	91a00081 	lslls	r0, r1, #1
40009c7c:	9a000004 	bls	40009c94 <_malloc_r+0x4ec>
40009c80:	e3530054 	cmp	r3, #84	; 0x54
40009c84:	8a000080 	bhi	40009e8c <_malloc_r+0x6e4>
40009c88:	e1a01622 	lsr	r1, r2, #12
40009c8c:	e281106e 	add	r1, r1, #110	; 0x6e
40009c90:	e1a00081 	lsl	r0, r1, #1
40009c94:	e0870100 	add	r0, r7, r0, lsl #2
40009c98:	e5903008 	ldr	r3, [r0, #8]
40009c9c:	e1530000 	cmp	r3, r0
40009ca0:	e59fc220 	ldr	ip, [pc, #544]	; 40009ec8 <_malloc_r+0x720>
40009ca4:	0a00005d 	beq	40009e20 <_malloc_r+0x678>
40009ca8:	e5931004 	ldr	r1, [r3, #4]
40009cac:	e3c11003 	bic	r1, r1, #3
40009cb0:	e1520001 	cmp	r2, r1
40009cb4:	2a000002 	bcs	40009cc4 <_malloc_r+0x51c>
40009cb8:	e5933008 	ldr	r3, [r3, #8]
40009cbc:	e1500003 	cmp	r0, r3
40009cc0:	1afffff8 	bne	40009ca8 <_malloc_r+0x500>
40009cc4:	e593200c 	ldr	r2, [r3, #12]
40009cc8:	e5971004 	ldr	r1, [r7, #4]
40009ccc:	e584200c 	str	r2, [r4, #12]
40009cd0:	e5843008 	str	r3, [r4, #8]
40009cd4:	e5824008 	str	r4, [r2, #8]
40009cd8:	e583400c 	str	r4, [r3, #12]
40009cdc:	eaffff0f 	b	40009920 <_malloc_r+0x178>
40009ce0:	e385c001 	orr	ip, r5, #1
40009ce4:	e3812001 	orr	r2, r1, #1
40009ce8:	e0845005 	add	r5, r4, r5
40009cec:	e584c004 	str	ip, [r4, #4]
40009cf0:	e1a00006 	mov	r0, r6
40009cf4:	e5835014 	str	r5, [r3, #20]
40009cf8:	e5835010 	str	r5, [r3, #16]
40009cfc:	e585800c 	str	r8, [r5, #12]
40009d00:	e9850104 	stmib	r5, {r2, r8}
40009d04:	e7851001 	str	r1, [r5, r1]
40009d08:	e2844008 	add	r4, r4, #8
40009d0c:	eb0000f2 	bl	4000a0dc <__malloc_unlock>
40009d10:	eafffecb 	b	40009844 <_malloc_r+0x9c>
40009d14:	e2899001 	add	r9, r9, #1
40009d18:	e3190003 	tst	r9, #3
40009d1c:	e28cc008 	add	ip, ip, #8
40009d20:	1affff11 	bne	4000996c <_malloc_r+0x1c4>
40009d24:	ea00001f 	b	40009da8 <_malloc_r+0x600>
40009d28:	e2843008 	add	r3, r4, #8
40009d2c:	e5944014 	ldr	r4, [r4, #20]
40009d30:	e1530004 	cmp	r3, r4
40009d34:	028ee002 	addeq	lr, lr, #2
40009d38:	0afffedb 	beq	400098ac <_malloc_r+0x104>
40009d3c:	eafffeb3 	b	40009810 <_malloc_r+0x68>
40009d40:	e0831001 	add	r1, r3, r1
40009d44:	e591c004 	ldr	ip, [r1, #4]
40009d48:	e1a04003 	mov	r4, r3
40009d4c:	e5b42008 	ldr	r2, [r4, #8]!
40009d50:	e593300c 	ldr	r3, [r3, #12]
40009d54:	e38cc001 	orr	ip, ip, #1
40009d58:	e581c004 	str	ip, [r1, #4]
40009d5c:	e1a00006 	mov	r0, r6
40009d60:	e582300c 	str	r3, [r2, #12]
40009d64:	e5832008 	str	r2, [r3, #8]
40009d68:	eb0000db 	bl	4000a0dc <__malloc_unlock>
40009d6c:	eafffeb4 	b	40009844 <_malloc_r+0x9c>
40009d70:	e1a01322 	lsr	r1, r2, #6
40009d74:	e2811038 	add	r1, r1, #56	; 0x38
40009d78:	e1a00081 	lsl	r0, r1, #1
40009d7c:	eaffffc4 	b	40009c94 <_malloc_r+0x4ec>
40009d80:	e1540007 	cmp	r4, r7
40009d84:	0affff46 	beq	40009aa4 <_malloc_r+0x2fc>
40009d88:	e5974008 	ldr	r4, [r7, #8]
40009d8c:	e5943004 	ldr	r3, [r4, #4]
40009d90:	e3c33003 	bic	r3, r3, #3
40009d94:	eaffff83 	b	40009ba8 <_malloc_r+0x400>
40009d98:	e5944000 	ldr	r4, [r4]
40009d9c:	e1540003 	cmp	r4, r3
40009da0:	e24ee001 	sub	lr, lr, #1
40009da4:	1a000045 	bne	40009ec0 <_malloc_r+0x718>
40009da8:	e31e0003 	tst	lr, #3
40009dac:	e2443008 	sub	r3, r4, #8
40009db0:	1afffff8 	bne	40009d98 <_malloc_r+0x5f0>
40009db4:	e5973004 	ldr	r3, [r7, #4]
40009db8:	e1c33000 	bic	r3, r3, r0
40009dbc:	e5873004 	str	r3, [r7, #4]
40009dc0:	e1a00080 	lsl	r0, r0, #1
40009dc4:	e1500003 	cmp	r0, r3
40009dc8:	8affff18 	bhi	40009a30 <_malloc_r+0x288>
40009dcc:	e3500000 	cmp	r0, #0
40009dd0:	0affff16 	beq	40009a30 <_malloc_r+0x288>
40009dd4:	e1130000 	tst	r3, r0
40009dd8:	e1a0e009 	mov	lr, r9
40009ddc:	1afffedf 	bne	40009960 <_malloc_r+0x1b8>
40009de0:	e1a00080 	lsl	r0, r0, #1
40009de4:	e1130000 	tst	r3, r0
40009de8:	e28ee004 	add	lr, lr, #4
40009dec:	0afffffb 	beq	40009de0 <_malloc_r+0x638>
40009df0:	eafffeda 	b	40009960 <_malloc_r+0x1b8>
40009df4:	e35e0f55 	cmp	lr, #340	; 0x154
40009df8:	8a00000f 	bhi	40009e3c <_malloc_r+0x694>
40009dfc:	e1a0e7a5 	lsr	lr, r5, #15
40009e00:	e28ee077 	add	lr, lr, #119	; 0x77
40009e04:	e1a0108e 	lsl	r1, lr, #1
40009e08:	eafffe95 	b	40009864 <_malloc_r+0xbc>
40009e0c:	e3a03001 	mov	r3, #1
40009e10:	e5883004 	str	r3, [r8, #4]
40009e14:	e1a04008 	mov	r4, r8
40009e18:	e3a03000 	mov	r3, #0
40009e1c:	eaffff61 	b	40009ba8 <_malloc_r+0x400>
40009e20:	e59c2004 	ldr	r2, [ip, #4]
40009e24:	e1a01141 	asr	r1, r1, #2
40009e28:	e3a00001 	mov	r0, #1
40009e2c:	e1821110 	orr	r1, r2, r0, lsl r1
40009e30:	e1a02003 	mov	r2, r3
40009e34:	e58c1004 	str	r1, [ip, #4]
40009e38:	eaffffa3 	b	40009ccc <_malloc_r+0x524>
40009e3c:	e59f308c 	ldr	r3, [pc, #140]	; 40009ed0 <_malloc_r+0x728>
40009e40:	e15e0003 	cmp	lr, r3
40009e44:	91a0e925 	lsrls	lr, r5, #18
40009e48:	928ee07c 	addls	lr, lr, #124	; 0x7c
40009e4c:	91a0108e 	lslls	r1, lr, #1
40009e50:	83a010fc 	movhi	r1, #252	; 0xfc
40009e54:	83a0e07e 	movhi	lr, #126	; 0x7e
40009e58:	eafffe81 	b	40009864 <_malloc_r+0xbc>
40009e5c:	e1b01a02 	lsls	r1, r2, #20
40009e60:	1affff14 	bne	40009ab8 <_malloc_r+0x310>
40009e64:	e08b1009 	add	r1, fp, r9
40009e68:	e5972008 	ldr	r2, [r7, #8]
40009e6c:	e3811001 	orr	r1, r1, #1
40009e70:	e5821004 	str	r1, [r2, #4]
40009e74:	eaffff3e 	b	40009b74 <_malloc_r+0x3cc>
40009e78:	e2841008 	add	r1, r4, #8
40009e7c:	e1a00006 	mov	r0, r6
40009e80:	eb0009a3 	bl	4000c514 <_free_r>
40009e84:	e59b3004 	ldr	r3, [fp, #4]
40009e88:	eaffff39 	b	40009b74 <_malloc_r+0x3cc>
40009e8c:	e3530f55 	cmp	r3, #340	; 0x154
40009e90:	91a017a2 	lsrls	r1, r2, #15
40009e94:	92811077 	addls	r1, r1, #119	; 0x77
40009e98:	91a00081 	lslls	r0, r1, #1
40009e9c:	9affff7c 	bls	40009c94 <_malloc_r+0x4ec>
40009ea0:	e59f1028 	ldr	r1, [pc, #40]	; 40009ed0 <_malloc_r+0x728>
40009ea4:	e1530001 	cmp	r3, r1
40009ea8:	91a01922 	lsrls	r1, r2, #18
40009eac:	9281107c 	addls	r1, r1, #124	; 0x7c
40009eb0:	91a00081 	lslls	r0, r1, #1
40009eb4:	83a000fc 	movhi	r0, #252	; 0xfc
40009eb8:	83a0107e 	movhi	r1, #126	; 0x7e
40009ebc:	eaffff74 	b	40009c94 <_malloc_r+0x4ec>
40009ec0:	e5973004 	ldr	r3, [r7, #4]
40009ec4:	eaffffbd 	b	40009dc0 <_malloc_r+0x618>
40009ec8:	4001757c 	andmi	r7, r1, ip, ror r5
40009ecc:	40017a74 	andmi	r7, r1, r4, ror sl
40009ed0:	00000554 	andeq	r0, r0, r4, asr r5

40009ed4 <memchr>:
40009ed4:	e3100003 	tst	r0, #3
40009ed8:	e92d0070 	push	{r4, r5, r6}
40009edc:	e20110ff 	and	r1, r1, #255	; 0xff
40009ee0:	0a00003a 	beq	40009fd0 <memchr+0xfc>
40009ee4:	e3520000 	cmp	r2, #0
40009ee8:	e242c001 	sub	ip, r2, #1
40009eec:	0a000021 	beq	40009f78 <memchr+0xa4>
40009ef0:	e5d03000 	ldrb	r3, [r0]
40009ef4:	e1530001 	cmp	r3, r1
40009ef8:	0a00001f 	beq	40009f7c <memchr+0xa8>
40009efc:	e2803001 	add	r3, r0, #1
40009f00:	ea000006 	b	40009f20 <memchr+0x4c>
40009f04:	e35c0000 	cmp	ip, #0
40009f08:	0a00001a 	beq	40009f78 <memchr+0xa4>
40009f0c:	e5d02000 	ldrb	r2, [r0]
40009f10:	e1520001 	cmp	r2, r1
40009f14:	e2833001 	add	r3, r3, #1
40009f18:	e24cc001 	sub	ip, ip, #1
40009f1c:	0a000016 	beq	40009f7c <memchr+0xa8>
40009f20:	e3130003 	tst	r3, #3
40009f24:	e1a00003 	mov	r0, r3
40009f28:	1afffff5 	bne	40009f04 <memchr+0x30>
40009f2c:	e35c0003 	cmp	ip, #3
40009f30:	8a000013 	bhi	40009f84 <memchr+0xb0>
40009f34:	e35c0000 	cmp	ip, #0
40009f38:	e24c4001 	sub	r4, ip, #1
40009f3c:	0a000025 	beq	40009fd8 <memchr+0x104>
40009f40:	e5d03000 	ldrb	r3, [r0]
40009f44:	e1530001 	cmp	r3, r1
40009f48:	0a00000b 	beq	40009f7c <memchr+0xa8>
40009f4c:	e2802001 	add	r2, r0, #1
40009f50:	e3a03000 	mov	r3, #0
40009f54:	ea000004 	b	40009f6c <memchr+0x98>
40009f58:	e5d0c000 	ldrb	ip, [r0]
40009f5c:	e15c0001 	cmp	ip, r1
40009f60:	e2822001 	add	r2, r2, #1
40009f64:	e2833001 	add	r3, r3, #1
40009f68:	0a000003 	beq	40009f7c <memchr+0xa8>
40009f6c:	e1530004 	cmp	r3, r4
40009f70:	e1a00002 	mov	r0, r2
40009f74:	1afffff7 	bne	40009f58 <memchr+0x84>
40009f78:	e3a00000 	mov	r0, #0
40009f7c:	e8bd0070 	pop	{r4, r5, r6}
40009f80:	e12fff1e 	bx	lr
40009f84:	e1816401 	orr	r6, r1, r1, lsl #8
40009f88:	e1a03000 	mov	r3, r0
40009f8c:	e1866806 	orr	r6, r6, r6, lsl #16
40009f90:	e5935000 	ldr	r5, [r3]
40009f94:	e59f4044 	ldr	r4, [pc, #68]	; 40009fe0 <memchr+0x10c>
40009f98:	e0265005 	eor	r5, r6, r5
40009f9c:	e0854004 	add	r4, r5, r4
40009fa0:	e59f203c 	ldr	r2, [pc, #60]	; 40009fe4 <memchr+0x110>
40009fa4:	e1c44005 	bic	r4, r4, r5
40009fa8:	e0042002 	and	r2, r4, r2
40009fac:	e3520000 	cmp	r2, #0
40009fb0:	e1a00003 	mov	r0, r3
40009fb4:	e2833004 	add	r3, r3, #4
40009fb8:	1affffdd 	bne	40009f34 <memchr+0x60>
40009fbc:	e24cc004 	sub	ip, ip, #4
40009fc0:	e35c0003 	cmp	ip, #3
40009fc4:	e1a00003 	mov	r0, r3
40009fc8:	8afffff0 	bhi	40009f90 <memchr+0xbc>
40009fcc:	eaffffd8 	b	40009f34 <memchr+0x60>
40009fd0:	e1a0c002 	mov	ip, r2
40009fd4:	eaffffd4 	b	40009f2c <memchr+0x58>
40009fd8:	e1a0000c 	mov	r0, ip
40009fdc:	eaffffe6 	b	40009f7c <memchr+0xa8>
40009fe0:	fefefeff 	mrc2	14, 7, pc, cr14, cr15, {7}
40009fe4:	80808080 	addhi	r8, r0, r0, lsl #1

40009fe8 <memcpy>:
40009fe8:	e352000f 	cmp	r2, #15
40009fec:	e92d00f0 	push	{r4, r5, r6, r7}
40009ff0:	9a00002a 	bls	4000a0a0 <memcpy+0xb8>
40009ff4:	e1803001 	orr	r3, r0, r1
40009ff8:	e3130003 	tst	r3, #3
40009ffc:	1a000031 	bne	4000a0c8 <memcpy+0xe0>
4000a000:	e2426010 	sub	r6, r2, #16
4000a004:	e1a06226 	lsr	r6, r6, #4
4000a008:	e0805206 	add	r5, r0, r6, lsl #4
4000a00c:	e2855010 	add	r5, r5, #16
4000a010:	e1a0c001 	mov	ip, r1
4000a014:	e1a03000 	mov	r3, r0
4000a018:	e59c4000 	ldr	r4, [ip]
4000a01c:	e5834000 	str	r4, [r3]
4000a020:	e59c4004 	ldr	r4, [ip, #4]
4000a024:	e5834004 	str	r4, [r3, #4]
4000a028:	e59c4008 	ldr	r4, [ip, #8]
4000a02c:	e5834008 	str	r4, [r3, #8]
4000a030:	e59c400c 	ldr	r4, [ip, #12]
4000a034:	e2833010 	add	r3, r3, #16
4000a038:	e5034004 	str	r4, [r3, #-4]
4000a03c:	e1530005 	cmp	r3, r5
4000a040:	e28cc010 	add	ip, ip, #16
4000a044:	1afffff3 	bne	4000a018 <memcpy+0x30>
4000a048:	e2863001 	add	r3, r6, #1
4000a04c:	e202700f 	and	r7, r2, #15
4000a050:	e1a03203 	lsl	r3, r3, #4
4000a054:	e3570003 	cmp	r7, #3
4000a058:	e0811003 	add	r1, r1, r3
4000a05c:	e0803003 	add	r3, r0, r3
4000a060:	9a00001a 	bls	4000a0d0 <memcpy+0xe8>
4000a064:	e1a05001 	mov	r5, r1
4000a068:	e1a04003 	mov	r4, r3
4000a06c:	e1a0c007 	mov	ip, r7
4000a070:	e24cc004 	sub	ip, ip, #4
4000a074:	e4956004 	ldr	r6, [r5], #4
4000a078:	e35c0003 	cmp	ip, #3
4000a07c:	e4846004 	str	r6, [r4], #4
4000a080:	8afffffa 	bhi	4000a070 <memcpy+0x88>
4000a084:	e247c004 	sub	ip, r7, #4
4000a088:	e3ccc003 	bic	ip, ip, #3
4000a08c:	e28cc004 	add	ip, ip, #4
4000a090:	e083300c 	add	r3, r3, ip
4000a094:	e081100c 	add	r1, r1, ip
4000a098:	e2022003 	and	r2, r2, #3
4000a09c:	ea000000 	b	4000a0a4 <memcpy+0xbc>
4000a0a0:	e1a03000 	mov	r3, r0
4000a0a4:	e3520000 	cmp	r2, #0
4000a0a8:	0a000004 	beq	4000a0c0 <memcpy+0xd8>
4000a0ac:	e0812002 	add	r2, r1, r2
4000a0b0:	e4d1c001 	ldrb	ip, [r1], #1
4000a0b4:	e1510002 	cmp	r1, r2
4000a0b8:	e4c3c001 	strb	ip, [r3], #1
4000a0bc:	1afffffb 	bne	4000a0b0 <memcpy+0xc8>
4000a0c0:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000a0c4:	e12fff1e 	bx	lr
4000a0c8:	e1a03000 	mov	r3, r0
4000a0cc:	eafffff6 	b	4000a0ac <memcpy+0xc4>
4000a0d0:	e1a02007 	mov	r2, r7
4000a0d4:	eafffff2 	b	4000a0a4 <memcpy+0xbc>

4000a0d8 <__malloc_lock>:
4000a0d8:	e12fff1e 	bx	lr

4000a0dc <__malloc_unlock>:
4000a0dc:	e12fff1e 	bx	lr

4000a0e0 <_Balloc>:
4000a0e0:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000a0e4:	e3520000 	cmp	r2, #0
4000a0e8:	e92d4070 	push	{r4, r5, r6, lr}
4000a0ec:	e1a05000 	mov	r5, r0
4000a0f0:	e1a04001 	mov	r4, r1
4000a0f4:	0a000009 	beq	4000a120 <_Balloc+0x40>
4000a0f8:	e7920104 	ldr	r0, [r2, r4, lsl #2]
4000a0fc:	e3500000 	cmp	r0, #0
4000a100:	0a00000f 	beq	4000a144 <_Balloc+0x64>
4000a104:	e5901000 	ldr	r1, [r0]
4000a108:	e7821104 	str	r1, [r2, r4, lsl #2]
4000a10c:	e3a02000 	mov	r2, #0
4000a110:	e5802010 	str	r2, [r0, #16]
4000a114:	e580200c 	str	r2, [r0, #12]
4000a118:	e8bd4070 	pop	{r4, r5, r6, lr}
4000a11c:	e12fff1e 	bx	lr
4000a120:	e3a02021 	mov	r2, #33	; 0x21
4000a124:	e3a01004 	mov	r1, #4
4000a128:	eb000892 	bl	4000c378 <_calloc_r>
4000a12c:	e3500000 	cmp	r0, #0
4000a130:	e585004c 	str	r0, [r5, #76]	; 0x4c
4000a134:	11a02000 	movne	r2, r0
4000a138:	1affffee 	bne	4000a0f8 <_Balloc+0x18>
4000a13c:	e3a00000 	mov	r0, #0
4000a140:	eafffff4 	b	4000a118 <_Balloc+0x38>
4000a144:	e3a01001 	mov	r1, #1
4000a148:	e1a06411 	lsl	r6, r1, r4
4000a14c:	e2862005 	add	r2, r6, #5
4000a150:	e1a00005 	mov	r0, r5
4000a154:	e1a02102 	lsl	r2, r2, #2
4000a158:	eb000886 	bl	4000c378 <_calloc_r>
4000a15c:	e3500000 	cmp	r0, #0
4000a160:	0afffff5 	beq	4000a13c <_Balloc+0x5c>
4000a164:	e9800050 	stmib	r0, {r4, r6}
4000a168:	eaffffe7 	b	4000a10c <_Balloc+0x2c>

4000a16c <_Bfree>:
4000a16c:	e3510000 	cmp	r1, #0
4000a170:	1590304c 	ldrne	r3, [r0, #76]	; 0x4c
4000a174:	15912004 	ldrne	r2, [r1, #4]
4000a178:	17930102 	ldrne	r0, [r3, r2, lsl #2]
4000a17c:	15810000 	strne	r0, [r1]
4000a180:	17831102 	strne	r1, [r3, r2, lsl #2]
4000a184:	e12fff1e 	bx	lr

4000a188 <__multadd>:
4000a188:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
4000a18c:	e5917010 	ldr	r7, [r1, #16]
4000a190:	e24dd00c 	sub	sp, sp, #12
4000a194:	e1a08001 	mov	r8, r1
4000a198:	e1a09000 	mov	r9, r0
4000a19c:	e2814014 	add	r4, r1, #20
4000a1a0:	e3a0c000 	mov	ip, #0
4000a1a4:	e5946000 	ldr	r6, [r4]
4000a1a8:	e1a05806 	lsl	r5, r6, #16
4000a1ac:	e1a05825 	lsr	r5, r5, #16
4000a1b0:	e0253592 	mla	r5, r2, r5, r3
4000a1b4:	e1a03826 	lsr	r3, r6, #16
4000a1b8:	e0030392 	mul	r3, r2, r3
4000a1bc:	e1a01805 	lsl	r1, r5, #16
4000a1c0:	e0833825 	add	r3, r3, r5, lsr #16
4000a1c4:	e28cc001 	add	ip, ip, #1
4000a1c8:	e1a01821 	lsr	r1, r1, #16
4000a1cc:	e0811803 	add	r1, r1, r3, lsl #16
4000a1d0:	e157000c 	cmp	r7, ip
4000a1d4:	e4841004 	str	r1, [r4], #4
4000a1d8:	e1a03823 	lsr	r3, r3, #16
4000a1dc:	cafffff0 	bgt	4000a1a4 <__multadd+0x1c>
4000a1e0:	e3530000 	cmp	r3, #0
4000a1e4:	0a000006 	beq	4000a204 <__multadd+0x7c>
4000a1e8:	e5982008 	ldr	r2, [r8, #8]
4000a1ec:	e1570002 	cmp	r7, r2
4000a1f0:	aa000007 	bge	4000a214 <__multadd+0x8c>
4000a1f4:	e0882107 	add	r2, r8, r7, lsl #2
4000a1f8:	e2877001 	add	r7, r7, #1
4000a1fc:	e5823014 	str	r3, [r2, #20]
4000a200:	e5887010 	str	r7, [r8, #16]
4000a204:	e1a00008 	mov	r0, r8
4000a208:	e28dd00c 	add	sp, sp, #12
4000a20c:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
4000a210:	e12fff1e 	bx	lr
4000a214:	e5981004 	ldr	r1, [r8, #4]
4000a218:	e1a00009 	mov	r0, r9
4000a21c:	e2811001 	add	r1, r1, #1
4000a220:	e58d3004 	str	r3, [sp, #4]
4000a224:	ebffffad 	bl	4000a0e0 <_Balloc>
4000a228:	e5982010 	ldr	r2, [r8, #16]
4000a22c:	e2822002 	add	r2, r2, #2
4000a230:	e288100c 	add	r1, r8, #12
4000a234:	e1a04000 	mov	r4, r0
4000a238:	e1a02102 	lsl	r2, r2, #2
4000a23c:	e280000c 	add	r0, r0, #12
4000a240:	ebffff68 	bl	40009fe8 <memcpy>
4000a244:	e599204c 	ldr	r2, [r9, #76]	; 0x4c
4000a248:	e5981004 	ldr	r1, [r8, #4]
4000a24c:	e7920101 	ldr	r0, [r2, r1, lsl #2]
4000a250:	e59d3004 	ldr	r3, [sp, #4]
4000a254:	e5880000 	str	r0, [r8]
4000a258:	e7828101 	str	r8, [r2, r1, lsl #2]
4000a25c:	e1a08004 	mov	r8, r4
4000a260:	eaffffe3 	b	4000a1f4 <__multadd+0x6c>

4000a264 <__s2b>:
4000a264:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000a268:	e1a08003 	mov	r8, r3
4000a26c:	e59f30d4 	ldr	r3, [pc, #212]	; 4000a348 <__s2b+0xe4>
4000a270:	e288c008 	add	ip, r8, #8
4000a274:	e0c3e39c 	smull	lr, r3, ip, r3
4000a278:	e1a0cfcc 	asr	ip, ip, #31
4000a27c:	e06c30c3 	rsb	r3, ip, r3, asr #1
4000a280:	e3530001 	cmp	r3, #1
4000a284:	e1a05000 	mov	r5, r0
4000a288:	e1a04001 	mov	r4, r1
4000a28c:	e1a07002 	mov	r7, r2
4000a290:	e59d6020 	ldr	r6, [sp, #32]
4000a294:	da000029 	ble	4000a340 <__s2b+0xdc>
4000a298:	e3a0c001 	mov	ip, #1
4000a29c:	e3a01000 	mov	r1, #0
4000a2a0:	e1a0c08c 	lsl	ip, ip, #1
4000a2a4:	e153000c 	cmp	r3, ip
4000a2a8:	e2811001 	add	r1, r1, #1
4000a2ac:	cafffffb 	bgt	4000a2a0 <__s2b+0x3c>
4000a2b0:	e1a00005 	mov	r0, r5
4000a2b4:	ebffff89 	bl	4000a0e0 <_Balloc>
4000a2b8:	e3570009 	cmp	r7, #9
4000a2bc:	e3a03001 	mov	r3, #1
4000a2c0:	e5806014 	str	r6, [r0, #20]
4000a2c4:	e5803010 	str	r3, [r0, #16]
4000a2c8:	d284400a 	addle	r4, r4, #10
4000a2cc:	d3a07009 	movle	r7, #9
4000a2d0:	da00000c 	ble	4000a308 <__s2b+0xa4>
4000a2d4:	e2849009 	add	r9, r4, #9
4000a2d8:	e1a06009 	mov	r6, r9
4000a2dc:	e0844007 	add	r4, r4, r7
4000a2e0:	e4d63001 	ldrb	r3, [r6], #1
4000a2e4:	e1a01000 	mov	r1, r0
4000a2e8:	e2433030 	sub	r3, r3, #48	; 0x30
4000a2ec:	e1a00005 	mov	r0, r5
4000a2f0:	e3a0200a 	mov	r2, #10
4000a2f4:	ebffffa3 	bl	4000a188 <__multadd>
4000a2f8:	e1560004 	cmp	r6, r4
4000a2fc:	1afffff7 	bne	4000a2e0 <__s2b+0x7c>
4000a300:	e0894007 	add	r4, r9, r7
4000a304:	e2444008 	sub	r4, r4, #8
4000a308:	e1580007 	cmp	r8, r7
4000a30c:	da000009 	ble	4000a338 <__s2b+0xd4>
4000a310:	e0677008 	rsb	r7, r7, r8
4000a314:	e0847007 	add	r7, r4, r7
4000a318:	e4d43001 	ldrb	r3, [r4], #1
4000a31c:	e1a01000 	mov	r1, r0
4000a320:	e2433030 	sub	r3, r3, #48	; 0x30
4000a324:	e1a00005 	mov	r0, r5
4000a328:	e3a0200a 	mov	r2, #10
4000a32c:	ebffff95 	bl	4000a188 <__multadd>
4000a330:	e1540007 	cmp	r4, r7
4000a334:	1afffff7 	bne	4000a318 <__s2b+0xb4>
4000a338:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000a33c:	e12fff1e 	bx	lr
4000a340:	e3a01000 	mov	r1, #0
4000a344:	eaffffd9 	b	4000a2b0 <__s2b+0x4c>
4000a348:	38e38e39 	stmiacc	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^

4000a34c <__hi0bits>:
4000a34c:	e1b03820 	lsrs	r3, r0, #16
4000a350:	01a00800 	lsleq	r0, r0, #16
4000a354:	03a03010 	moveq	r3, #16
4000a358:	13a03000 	movne	r3, #0
4000a35c:	e31004ff 	tst	r0, #-16777216	; 0xff000000
4000a360:	01a00400 	lsleq	r0, r0, #8
4000a364:	02833008 	addeq	r3, r3, #8
4000a368:	e310020f 	tst	r0, #-268435456	; 0xf0000000
4000a36c:	01a00200 	lsleq	r0, r0, #4
4000a370:	02833004 	addeq	r3, r3, #4
4000a374:	e3100103 	tst	r0, #-1073741824	; 0xc0000000
4000a378:	01a00100 	lsleq	r0, r0, #2
4000a37c:	02833002 	addeq	r3, r3, #2
4000a380:	e3500000 	cmp	r0, #0
4000a384:	ba000005 	blt	4000a3a0 <__hi0bits+0x54>
4000a388:	e3100101 	tst	r0, #1073741824	; 0x40000000
4000a38c:	1a000001 	bne	4000a398 <__hi0bits+0x4c>
4000a390:	e3a00020 	mov	r0, #32
4000a394:	e12fff1e 	bx	lr
4000a398:	e2830001 	add	r0, r3, #1
4000a39c:	e12fff1e 	bx	lr
4000a3a0:	e1a00003 	mov	r0, r3
4000a3a4:	e12fff1e 	bx	lr

4000a3a8 <__lo0bits>:
4000a3a8:	e5903000 	ldr	r3, [r0]
4000a3ac:	e2132007 	ands	r2, r3, #7
4000a3b0:	0a000009 	beq	4000a3dc <__lo0bits+0x34>
4000a3b4:	e3130001 	tst	r3, #1
4000a3b8:	1a00001d 	bne	4000a434 <__lo0bits+0x8c>
4000a3bc:	e3130002 	tst	r3, #2
4000a3c0:	11a030a3 	lsrne	r3, r3, #1
4000a3c4:	01a03123 	lsreq	r3, r3, #2
4000a3c8:	15803000 	strne	r3, [r0]
4000a3cc:	05803000 	streq	r3, [r0]
4000a3d0:	13a00001 	movne	r0, #1
4000a3d4:	03a00002 	moveq	r0, #2
4000a3d8:	e12fff1e 	bx	lr
4000a3dc:	e1b01803 	lsls	r1, r3, #16
4000a3e0:	01a03823 	lsreq	r3, r3, #16
4000a3e4:	03a02010 	moveq	r2, #16
4000a3e8:	e31300ff 	tst	r3, #255	; 0xff
4000a3ec:	01a03423 	lsreq	r3, r3, #8
4000a3f0:	02822008 	addeq	r2, r2, #8
4000a3f4:	e313000f 	tst	r3, #15
4000a3f8:	01a03223 	lsreq	r3, r3, #4
4000a3fc:	02822004 	addeq	r2, r2, #4
4000a400:	e3130003 	tst	r3, #3
4000a404:	01a03123 	lsreq	r3, r3, #2
4000a408:	02822002 	addeq	r2, r2, #2
4000a40c:	e3130001 	tst	r3, #1
4000a410:	1a000004 	bne	4000a428 <__lo0bits+0x80>
4000a414:	e1b030a3 	lsrs	r3, r3, #1
4000a418:	1a000001 	bne	4000a424 <__lo0bits+0x7c>
4000a41c:	e3a00020 	mov	r0, #32
4000a420:	e12fff1e 	bx	lr
4000a424:	e2822001 	add	r2, r2, #1
4000a428:	e5803000 	str	r3, [r0]
4000a42c:	e1a00002 	mov	r0, r2
4000a430:	e12fff1e 	bx	lr
4000a434:	e3a00000 	mov	r0, #0
4000a438:	e12fff1e 	bx	lr

4000a43c <__i2b>:
4000a43c:	e92d4010 	push	{r4, lr}
4000a440:	e1a04001 	mov	r4, r1
4000a444:	e3a01001 	mov	r1, #1
4000a448:	ebffff24 	bl	4000a0e0 <_Balloc>
4000a44c:	e3a02001 	mov	r2, #1
4000a450:	e5804014 	str	r4, [r0, #20]
4000a454:	e5802010 	str	r2, [r0, #16]
4000a458:	e8bd4010 	pop	{r4, lr}
4000a45c:	e12fff1e 	bx	lr

4000a460 <__multiply>:
4000a460:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a464:	e5919010 	ldr	r9, [r1, #16]
4000a468:	e592a010 	ldr	sl, [r2, #16]
4000a46c:	e159000a 	cmp	r9, sl
4000a470:	e24dd014 	sub	sp, sp, #20
4000a474:	e1a08001 	mov	r8, r1
4000a478:	e1a06002 	mov	r6, r2
4000a47c:	aa000004 	bge	4000a494 <__multiply+0x34>
4000a480:	e1a02009 	mov	r2, r9
4000a484:	e1a08006 	mov	r8, r6
4000a488:	e1a0900a 	mov	r9, sl
4000a48c:	e1a06001 	mov	r6, r1
4000a490:	e1a0a002 	mov	sl, r2
4000a494:	e5983008 	ldr	r3, [r8, #8]
4000a498:	e089500a 	add	r5, r9, sl
4000a49c:	e5981004 	ldr	r1, [r8, #4]
4000a4a0:	e1550003 	cmp	r5, r3
4000a4a4:	c2811001 	addgt	r1, r1, #1
4000a4a8:	ebffff0c 	bl	4000a0e0 <_Balloc>
4000a4ac:	e2804014 	add	r4, r0, #20
4000a4b0:	e0847105 	add	r7, r4, r5, lsl #2
4000a4b4:	e1540007 	cmp	r4, r7
4000a4b8:	e58d0004 	str	r0, [sp, #4]
4000a4bc:	31a03004 	movcc	r3, r4
4000a4c0:	33a00000 	movcc	r0, #0
4000a4c4:	2a000002 	bcs	4000a4d4 <__multiply+0x74>
4000a4c8:	e4830004 	str	r0, [r3], #4
4000a4cc:	e1570003 	cmp	r7, r3
4000a4d0:	8afffffc 	bhi	4000a4c8 <__multiply+0x68>
4000a4d4:	e2866014 	add	r6, r6, #20
4000a4d8:	e086a10a 	add	sl, r6, sl, lsl #2
4000a4dc:	e156000a 	cmp	r6, sl
4000a4e0:	e2888014 	add	r8, r8, #20
4000a4e4:	358d7008 	strcc	r7, [sp, #8]
4000a4e8:	358d500c 	strcc	r5, [sp, #12]
4000a4ec:	e088c109 	add	ip, r8, r9, lsl #2
4000a4f0:	31a0700a 	movcc	r7, sl
4000a4f4:	31a05008 	movcc	r5, r8
4000a4f8:	2a000040 	bcs	4000a600 <__multiply+0x1a0>
4000a4fc:	e4968004 	ldr	r8, [r6], #4
4000a500:	e1a09808 	lsl	r9, r8, #16
4000a504:	e1b09829 	lsrs	r9, r9, #16
4000a508:	0a00001b 	beq	4000a57c <__multiply+0x11c>
4000a50c:	e3a08000 	mov	r8, #0
4000a510:	e1a02005 	mov	r2, r5
4000a514:	e1a03004 	mov	r3, r4
4000a518:	e1a0a008 	mov	sl, r8
4000a51c:	ea000000 	b	4000a524 <__multiply+0xc4>
4000a520:	e1a03001 	mov	r3, r1
4000a524:	e4920004 	ldr	r0, [r2], #4
4000a528:	e5931000 	ldr	r1, [r3]
4000a52c:	e1a0b800 	lsl	fp, r0, #16
4000a530:	e1a08801 	lsl	r8, r1, #16
4000a534:	e1a0b82b 	lsr	fp, fp, #16
4000a538:	e1a08828 	lsr	r8, r8, #16
4000a53c:	e0288b99 	mla	r8, r9, fp, r8
4000a540:	e1a00820 	lsr	r0, r0, #16
4000a544:	e1a01821 	lsr	r1, r1, #16
4000a548:	e0211099 	mla	r1, r9, r0, r1
4000a54c:	e088800a 	add	r8, r8, sl
4000a550:	e1a00808 	lsl	r0, r8, #16
4000a554:	e1a00820 	lsr	r0, r0, #16
4000a558:	e0818828 	add	r8, r1, r8, lsr #16
4000a55c:	e1800808 	orr	r0, r0, r8, lsl #16
4000a560:	e1a01003 	mov	r1, r3
4000a564:	e15c0002 	cmp	ip, r2
4000a568:	e1a0a828 	lsr	sl, r8, #16
4000a56c:	e4810004 	str	r0, [r1], #4
4000a570:	8affffea 	bhi	4000a520 <__multiply+0xc0>
4000a574:	e583a004 	str	sl, [r3, #4]
4000a578:	e5168004 	ldr	r8, [r6, #-4]
4000a57c:	e1b08828 	lsrs	r8, r8, #16
4000a580:	0a000019 	beq	4000a5ec <__multiply+0x18c>
4000a584:	e5949000 	ldr	r9, [r4]
4000a588:	e3a0a000 	mov	sl, #0
4000a58c:	e1a02004 	mov	r2, r4
4000a590:	e1a00009 	mov	r0, r9
4000a594:	e1a03005 	mov	r3, r5
4000a598:	e1a0100a 	mov	r1, sl
4000a59c:	e1d3a0b0 	ldrh	sl, [r3]
4000a5a0:	e1a00820 	lsr	r0, r0, #16
4000a5a4:	e02a0a98 	mla	sl, r8, sl, r0
4000a5a8:	e1a09809 	lsl	r9, r9, #16
4000a5ac:	e08aa001 	add	sl, sl, r1
4000a5b0:	e1a09829 	lsr	r9, r9, #16
4000a5b4:	e189980a 	orr	r9, r9, sl, lsl #16
4000a5b8:	e5829000 	str	r9, [r2]
4000a5bc:	e1a0b002 	mov	fp, r2
4000a5c0:	e5b20004 	ldr	r0, [r2, #4]!
4000a5c4:	e4939004 	ldr	r9, [r3], #4
4000a5c8:	e1a01800 	lsl	r1, r0, #16
4000a5cc:	e1a01821 	lsr	r1, r1, #16
4000a5d0:	e1a09829 	lsr	r9, r9, #16
4000a5d4:	e0291998 	mla	r9, r8, r9, r1
4000a5d8:	e15c0003 	cmp	ip, r3
4000a5dc:	e089982a 	add	r9, r9, sl, lsr #16
4000a5e0:	e1a01829 	lsr	r1, r9, #16
4000a5e4:	8affffec 	bhi	4000a59c <__multiply+0x13c>
4000a5e8:	e58b9004 	str	r9, [fp, #4]
4000a5ec:	e1570006 	cmp	r7, r6
4000a5f0:	e2844004 	add	r4, r4, #4
4000a5f4:	8affffc0 	bhi	4000a4fc <__multiply+0x9c>
4000a5f8:	e59d7008 	ldr	r7, [sp, #8]
4000a5fc:	e59d500c 	ldr	r5, [sp, #12]
4000a600:	e3550000 	cmp	r5, #0
4000a604:	da000009 	ble	4000a630 <__multiply+0x1d0>
4000a608:	e5173004 	ldr	r3, [r7, #-4]
4000a60c:	e3530000 	cmp	r3, #0
4000a610:	e2477004 	sub	r7, r7, #4
4000a614:	0a000003 	beq	4000a628 <__multiply+0x1c8>
4000a618:	ea000004 	b	4000a630 <__multiply+0x1d0>
4000a61c:	e5373004 	ldr	r3, [r7, #-4]!
4000a620:	e3530000 	cmp	r3, #0
4000a624:	1a000001 	bne	4000a630 <__multiply+0x1d0>
4000a628:	e2555001 	subs	r5, r5, #1
4000a62c:	1afffffa 	bne	4000a61c <__multiply+0x1bc>
4000a630:	e59d3004 	ldr	r3, [sp, #4]
4000a634:	e1a00003 	mov	r0, r3
4000a638:	e5835010 	str	r5, [r3, #16]
4000a63c:	e28dd014 	add	sp, sp, #20
4000a640:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a644:	e12fff1e 	bx	lr

4000a648 <__pow5mult>:
4000a648:	e2123003 	ands	r3, r2, #3
4000a64c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000a650:	e1a04002 	mov	r4, r2
4000a654:	e1a07000 	mov	r7, r0
4000a658:	e1a06001 	mov	r6, r1
4000a65c:	1a000025 	bne	4000a6f8 <__pow5mult+0xb0>
4000a660:	e1b04144 	asrs	r4, r4, #2
4000a664:	0a000019 	beq	4000a6d0 <__pow5mult+0x88>
4000a668:	e5975048 	ldr	r5, [r7, #72]	; 0x48
4000a66c:	e3550000 	cmp	r5, #0
4000a670:	0a000027 	beq	4000a714 <__pow5mult+0xcc>
4000a674:	e3a08000 	mov	r8, #0
4000a678:	ea000005 	b	4000a694 <__pow5mult+0x4c>
4000a67c:	e1b040c4 	asrs	r4, r4, #1
4000a680:	0a000012 	beq	4000a6d0 <__pow5mult+0x88>
4000a684:	e5950000 	ldr	r0, [r5]
4000a688:	e3500000 	cmp	r0, #0
4000a68c:	0a000012 	beq	4000a6dc <__pow5mult+0x94>
4000a690:	e1a05000 	mov	r5, r0
4000a694:	e3140001 	tst	r4, #1
4000a698:	0afffff7 	beq	4000a67c <__pow5mult+0x34>
4000a69c:	e1a01006 	mov	r1, r6
4000a6a0:	e1a02005 	mov	r2, r5
4000a6a4:	e1a00007 	mov	r0, r7
4000a6a8:	ebffff6c 	bl	4000a460 <__multiply>
4000a6ac:	e3560000 	cmp	r6, #0
4000a6b0:	15962004 	ldrne	r2, [r6, #4]
4000a6b4:	1597304c 	ldrne	r3, [r7, #76]	; 0x4c
4000a6b8:	17931102 	ldrne	r1, [r3, r2, lsl #2]
4000a6bc:	15861000 	strne	r1, [r6]
4000a6c0:	17836102 	strne	r6, [r3, r2, lsl #2]
4000a6c4:	e1b040c4 	asrs	r4, r4, #1
4000a6c8:	e1a06000 	mov	r6, r0
4000a6cc:	1affffec 	bne	4000a684 <__pow5mult+0x3c>
4000a6d0:	e1a00006 	mov	r0, r6
4000a6d4:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000a6d8:	e12fff1e 	bx	lr
4000a6dc:	e1a00007 	mov	r0, r7
4000a6e0:	e1a01005 	mov	r1, r5
4000a6e4:	e1a02005 	mov	r2, r5
4000a6e8:	ebffff5c 	bl	4000a460 <__multiply>
4000a6ec:	e5850000 	str	r0, [r5]
4000a6f0:	e5808000 	str	r8, [r0]
4000a6f4:	eaffffe5 	b	4000a690 <__pow5mult+0x48>
4000a6f8:	e59f2044 	ldr	r2, [pc, #68]	; 4000a744 <__pow5mult+0xfc>
4000a6fc:	e2433001 	sub	r3, r3, #1
4000a700:	e7922103 	ldr	r2, [r2, r3, lsl #2]
4000a704:	e3a03000 	mov	r3, #0
4000a708:	ebfffe9e 	bl	4000a188 <__multadd>
4000a70c:	e1a06000 	mov	r6, r0
4000a710:	eaffffd2 	b	4000a660 <__pow5mult+0x18>
4000a714:	e3a01001 	mov	r1, #1
4000a718:	e1a00007 	mov	r0, r7
4000a71c:	ebfffe6f 	bl	4000a0e0 <_Balloc>
4000a720:	e59f1020 	ldr	r1, [pc, #32]	; 4000a748 <__pow5mult+0x100>
4000a724:	e3a02001 	mov	r2, #1
4000a728:	e3a03000 	mov	r3, #0
4000a72c:	e5801014 	str	r1, [r0, #20]
4000a730:	e5802010 	str	r2, [r0, #16]
4000a734:	e1a05000 	mov	r5, r0
4000a738:	e5870048 	str	r0, [r7, #72]	; 0x48
4000a73c:	e5803000 	str	r3, [r0]
4000a740:	eaffffcb 	b	4000a674 <__pow5mult+0x2c>
4000a744:	400169e0 	andmi	r6, r1, r0, ror #19
4000a748:	00000271 	andeq	r0, r0, r1, ror r2

4000a74c <__lshift>:
4000a74c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a750:	e5918010 	ldr	r8, [r1, #16]
4000a754:	e1a092c2 	asr	r9, r2, #5
4000a758:	e5913008 	ldr	r3, [r1, #8]
4000a75c:	e0898008 	add	r8, r9, r8
4000a760:	e2885001 	add	r5, r8, #1
4000a764:	e1550003 	cmp	r5, r3
4000a768:	e1a06001 	mov	r6, r1
4000a76c:	e1a0a002 	mov	sl, r2
4000a770:	e1a07000 	mov	r7, r0
4000a774:	e5911004 	ldr	r1, [r1, #4]
4000a778:	da000003 	ble	4000a78c <__lshift+0x40>
4000a77c:	e1a03083 	lsl	r3, r3, #1
4000a780:	e1550003 	cmp	r5, r3
4000a784:	e2811001 	add	r1, r1, #1
4000a788:	cafffffb 	bgt	4000a77c <__lshift+0x30>
4000a78c:	e1a00007 	mov	r0, r7
4000a790:	ebfffe52 	bl	4000a0e0 <_Balloc>
4000a794:	e3590000 	cmp	r9, #0
4000a798:	e280c014 	add	ip, r0, #20
4000a79c:	da000007 	ble	4000a7c0 <__lshift+0x74>
4000a7a0:	e3a03000 	mov	r3, #0
4000a7a4:	e1a02003 	mov	r2, r3
4000a7a8:	e1a0400c 	mov	r4, ip
4000a7ac:	e2833001 	add	r3, r3, #1
4000a7b0:	e1530009 	cmp	r3, r9
4000a7b4:	e4842004 	str	r2, [r4], #4
4000a7b8:	1afffffb 	bne	4000a7ac <__lshift+0x60>
4000a7bc:	e08cc103 	add	ip, ip, r3, lsl #2
4000a7c0:	e5961010 	ldr	r1, [r6, #16]
4000a7c4:	e2863014 	add	r3, r6, #20
4000a7c8:	e21aa01f 	ands	sl, sl, #31
4000a7cc:	e0831101 	add	r1, r3, r1, lsl #2
4000a7d0:	0a000017 	beq	4000a834 <__lshift+0xe8>
4000a7d4:	e26a9020 	rsb	r9, sl, #32
4000a7d8:	e3a02000 	mov	r2, #0
4000a7dc:	ea000000 	b	4000a7e4 <__lshift+0x98>
4000a7e0:	e1a0c004 	mov	ip, r4
4000a7e4:	e5934000 	ldr	r4, [r3]
4000a7e8:	e1822a14 	orr	r2, r2, r4, lsl sl
4000a7ec:	e1a0400c 	mov	r4, ip
4000a7f0:	e4842004 	str	r2, [r4], #4
4000a7f4:	e4932004 	ldr	r2, [r3], #4
4000a7f8:	e1530001 	cmp	r3, r1
4000a7fc:	e1a02932 	lsr	r2, r2, r9
4000a800:	3afffff6 	bcc	4000a7e0 <__lshift+0x94>
4000a804:	e3520000 	cmp	r2, #0
4000a808:	e58c2004 	str	r2, [ip, #4]
4000a80c:	12885002 	addne	r5, r8, #2
4000a810:	e597304c 	ldr	r3, [r7, #76]	; 0x4c
4000a814:	e5962004 	ldr	r2, [r6, #4]
4000a818:	e7931102 	ldr	r1, [r3, r2, lsl #2]
4000a81c:	e2455001 	sub	r5, r5, #1
4000a820:	e5805010 	str	r5, [r0, #16]
4000a824:	e5861000 	str	r1, [r6]
4000a828:	e7836102 	str	r6, [r3, r2, lsl #2]
4000a82c:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a830:	e12fff1e 	bx	lr
4000a834:	e4932004 	ldr	r2, [r3], #4
4000a838:	e1510003 	cmp	r1, r3
4000a83c:	e48c2004 	str	r2, [ip], #4
4000a840:	9afffff2 	bls	4000a810 <__lshift+0xc4>
4000a844:	e4932004 	ldr	r2, [r3], #4
4000a848:	e1510003 	cmp	r1, r3
4000a84c:	e48c2004 	str	r2, [ip], #4
4000a850:	8afffff7 	bhi	4000a834 <__lshift+0xe8>
4000a854:	eaffffed 	b	4000a810 <__lshift+0xc4>

4000a858 <__mcmp>:
4000a858:	e5902010 	ldr	r2, [r0, #16]
4000a85c:	e5913010 	ldr	r3, [r1, #16]
4000a860:	e0522003 	subs	r2, r2, r3
4000a864:	1a00000f 	bne	4000a8a8 <__mcmp+0x50>
4000a868:	e1a03103 	lsl	r3, r3, #2
4000a86c:	e2800014 	add	r0, r0, #20
4000a870:	e2811014 	add	r1, r1, #20
4000a874:	e0811003 	add	r1, r1, r3
4000a878:	e0803003 	add	r3, r0, r3
4000a87c:	ea000001 	b	4000a888 <__mcmp+0x30>
4000a880:	e1500003 	cmp	r0, r3
4000a884:	2a000009 	bcs	4000a8b0 <__mcmp+0x58>
4000a888:	e5332004 	ldr	r2, [r3, #-4]!
4000a88c:	e531c004 	ldr	ip, [r1, #-4]!
4000a890:	e152000c 	cmp	r2, ip
4000a894:	0afffff9 	beq	4000a880 <__mcmp+0x28>
4000a898:	e15c0002 	cmp	ip, r2
4000a89c:	93a00001 	movls	r0, #1
4000a8a0:	83e00000 	mvnhi	r0, #0
4000a8a4:	e12fff1e 	bx	lr
4000a8a8:	e1a00002 	mov	r0, r2
4000a8ac:	e12fff1e 	bx	lr
4000a8b0:	e3a00000 	mov	r0, #0
4000a8b4:	e12fff1e 	bx	lr

4000a8b8 <__mdiff>:
4000a8b8:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a8bc:	e1a05001 	mov	r5, r1
4000a8c0:	e1a06000 	mov	r6, r0
4000a8c4:	e1a01002 	mov	r1, r2
4000a8c8:	e1a00005 	mov	r0, r5
4000a8cc:	e1a04002 	mov	r4, r2
4000a8d0:	ebffffe0 	bl	4000a858 <__mcmp>
4000a8d4:	e2507000 	subs	r7, r0, #0
4000a8d8:	0a00003f 	beq	4000a9dc <__mdiff+0x124>
4000a8dc:	b1a03005 	movlt	r3, r5
4000a8e0:	b1a05004 	movlt	r5, r4
4000a8e4:	e1a00006 	mov	r0, r6
4000a8e8:	e5951004 	ldr	r1, [r5, #4]
4000a8ec:	b1a04003 	movlt	r4, r3
4000a8f0:	a3a08000 	movge	r8, #0
4000a8f4:	b3a08001 	movlt	r8, #1
4000a8f8:	ebfffdf8 	bl	4000a0e0 <_Balloc>
4000a8fc:	e5949010 	ldr	r9, [r4, #16]
4000a900:	e5957010 	ldr	r7, [r5, #16]
4000a904:	e285c014 	add	ip, r5, #20
4000a908:	e2844014 	add	r4, r4, #20
4000a90c:	e580800c 	str	r8, [r0, #12]
4000a910:	e2803014 	add	r3, r0, #20
4000a914:	e08c8107 	add	r8, ip, r7, lsl #2
4000a918:	e0849109 	add	r9, r4, r9, lsl #2
4000a91c:	e3a02000 	mov	r2, #0
4000a920:	e49c5004 	ldr	r5, [ip], #4
4000a924:	e4946004 	ldr	r6, [r4], #4
4000a928:	e1a01805 	lsl	r1, r5, #16
4000a92c:	e0822821 	add	r2, r2, r1, lsr #16
4000a930:	e1a0a806 	lsl	sl, r6, #16
4000a934:	e042182a 	sub	r1, r2, sl, lsr #16
4000a938:	e1a02826 	lsr	r2, r6, #16
4000a93c:	e0622825 	rsb	r2, r2, r5, lsr #16
4000a940:	e1a05801 	lsl	r5, r1, #16
4000a944:	e0822841 	add	r2, r2, r1, asr #16
4000a948:	e1a05825 	lsr	r5, r5, #16
4000a94c:	e1855802 	orr	r5, r5, r2, lsl #16
4000a950:	e1590004 	cmp	r9, r4
4000a954:	e4835004 	str	r5, [r3], #4
4000a958:	e1a02842 	asr	r2, r2, #16
4000a95c:	e1a0100c 	mov	r1, ip
4000a960:	8affffee 	bhi	4000a920 <__mdiff+0x68>
4000a964:	e158000c 	cmp	r8, ip
4000a968:	e1a06003 	mov	r6, r3
4000a96c:	9a000010 	bls	4000a9b4 <__mdiff+0xfc>
4000a970:	e4914004 	ldr	r4, [r1], #4
4000a974:	e1a05804 	lsl	r5, r4, #16
4000a978:	e0822825 	add	r2, r2, r5, lsr #16
4000a97c:	e1a05802 	lsl	r5, r2, #16
4000a980:	e1a04824 	lsr	r4, r4, #16
4000a984:	e0842842 	add	r2, r4, r2, asr #16
4000a988:	e1a05825 	lsr	r5, r5, #16
4000a98c:	e1855802 	orr	r5, r5, r2, lsl #16
4000a990:	e1580001 	cmp	r8, r1
4000a994:	e4835004 	str	r5, [r3], #4
4000a998:	e1a02842 	asr	r2, r2, #16
4000a99c:	8afffff3 	bhi	4000a970 <__mdiff+0xb8>
4000a9a0:	e1e0300c 	mvn	r3, ip
4000a9a4:	e0833008 	add	r3, r3, r8
4000a9a8:	e3c33003 	bic	r3, r3, #3
4000a9ac:	e2833004 	add	r3, r3, #4
4000a9b0:	e0863003 	add	r3, r6, r3
4000a9b4:	e3550000 	cmp	r5, #0
4000a9b8:	e2433004 	sub	r3, r3, #4
4000a9bc:	1a000003 	bne	4000a9d0 <__mdiff+0x118>
4000a9c0:	e5332004 	ldr	r2, [r3, #-4]!
4000a9c4:	e3520000 	cmp	r2, #0
4000a9c8:	e2477001 	sub	r7, r7, #1
4000a9cc:	0afffffb 	beq	4000a9c0 <__mdiff+0x108>
4000a9d0:	e5807010 	str	r7, [r0, #16]
4000a9d4:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a9d8:	e12fff1e 	bx	lr
4000a9dc:	e1a00006 	mov	r0, r6
4000a9e0:	e1a01007 	mov	r1, r7
4000a9e4:	ebfffdbd 	bl	4000a0e0 <_Balloc>
4000a9e8:	e3a03001 	mov	r3, #1
4000a9ec:	e5807014 	str	r7, [r0, #20]
4000a9f0:	e5803010 	str	r3, [r0, #16]
4000a9f4:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000a9f8:	e12fff1e 	bx	lr

4000a9fc <__ulp>:
4000a9fc:	e59f3058 	ldr	r3, [pc, #88]	; 4000aa5c <__ulp+0x60>
4000aa00:	e0013003 	and	r3, r1, r3
4000aa04:	e243350d 	sub	r3, r3, #54525952	; 0x3400000
4000aa08:	e3530000 	cmp	r3, #0
4000aa0c:	da000002 	ble	4000aa1c <__ulp+0x20>
4000aa10:	e1a01003 	mov	r1, r3
4000aa14:	e3a00000 	mov	r0, #0
4000aa18:	e12fff1e 	bx	lr
4000aa1c:	e2633000 	rsb	r3, r3, #0
4000aa20:	e1a03a43 	asr	r3, r3, #20
4000aa24:	e3530013 	cmp	r3, #19
4000aa28:	da000007 	ble	4000aa4c <__ulp+0x50>
4000aa2c:	e3530032 	cmp	r3, #50	; 0x32
4000aa30:	d2633033 	rsble	r3, r3, #51	; 0x33
4000aa34:	d3a02001 	movle	r2, #1
4000aa38:	d1a03312 	lslle	r3, r2, r3
4000aa3c:	c3a03001 	movgt	r3, #1
4000aa40:	e3a01000 	mov	r1, #0
4000aa44:	e1a00003 	mov	r0, r3
4000aa48:	e12fff1e 	bx	lr
4000aa4c:	e3a02702 	mov	r2, #524288	; 0x80000
4000aa50:	e1a01352 	asr	r1, r2, r3
4000aa54:	e3a00000 	mov	r0, #0
4000aa58:	e12fff1e 	bx	lr
4000aa5c:	7ff00000 	svcvc	0x00f00000	; IMB

4000aa60 <__b2d>:
4000aa60:	e590c010 	ldr	ip, [r0, #16]
4000aa64:	e2802014 	add	r2, r0, #20
4000aa68:	e082c10c 	add	ip, r2, ip, lsl #2
4000aa6c:	e92d4038 	push	{r3, r4, r5, lr}
4000aa70:	e51c4004 	ldr	r4, [ip, #-4]
4000aa74:	e1a00004 	mov	r0, r4
4000aa78:	ebfffe33 	bl	4000a34c <__hi0bits>
4000aa7c:	e2603020 	rsb	r3, r0, #32
4000aa80:	e350000a 	cmp	r0, #10
4000aa84:	e5813000 	str	r3, [r1]
4000aa88:	e24c1004 	sub	r1, ip, #4
4000aa8c:	ca00000d 	bgt	4000aac8 <__b2d+0x68>
4000aa90:	e260500b 	rsb	r5, r0, #11
4000aa94:	e1a03534 	lsr	r3, r4, r5
4000aa98:	e1520001 	cmp	r2, r1
4000aa9c:	e38315ff 	orr	r1, r3, #1069547520	; 0x3fc00000
4000aaa0:	e3813603 	orr	r3, r1, #3145728	; 0x300000
4000aaa4:	351c1008 	ldrcc	r1, [ip, #-8]
4000aaa8:	31a05531 	lsrcc	r5, r1, r5
4000aaac:	23a05000 	movcs	r5, #0
4000aab0:	e2800015 	add	r0, r0, #21
4000aab4:	e1852014 	orr	r2, r5, r4, lsl r0
4000aab8:	e1a01003 	mov	r1, r3
4000aabc:	e1a00002 	mov	r0, r2
4000aac0:	e8bd4038 	pop	{r3, r4, r5, lr}
4000aac4:	e12fff1e 	bx	lr
4000aac8:	e1520001 	cmp	r2, r1
4000aacc:	324c1008 	subcc	r1, ip, #8
4000aad0:	23a0c000 	movcs	ip, #0
4000aad4:	351cc008 	ldrcc	ip, [ip, #-8]
4000aad8:	e250500b 	subs	r5, r0, #11
4000aadc:	0a00000d 	beq	4000ab18 <__b2d+0xb8>
4000aae0:	e1a04514 	lsl	r4, r4, r5
4000aae4:	e1510002 	cmp	r1, r2
4000aae8:	85111004 	ldrhi	r1, [r1, #-4]
4000aaec:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000aaf0:	e260002b 	rsb	r0, r0, #43	; 0x2b
4000aaf4:	e3844603 	orr	r4, r4, #3145728	; 0x300000
4000aaf8:	e184303c 	orr	r3, r4, ip, lsr r0
4000aafc:	81a00031 	lsrhi	r0, r1, r0
4000ab00:	93a00000 	movls	r0, #0
4000ab04:	e180251c 	orr	r2, r0, ip, lsl r5
4000ab08:	e1a01003 	mov	r1, r3
4000ab0c:	e1a00002 	mov	r0, r2
4000ab10:	e8bd4038 	pop	{r3, r4, r5, lr}
4000ab14:	e12fff1e 	bx	lr
4000ab18:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000ab1c:	e3843603 	orr	r3, r4, #3145728	; 0x300000
4000ab20:	e1a0200c 	mov	r2, ip
4000ab24:	e1a01003 	mov	r1, r3
4000ab28:	e1a00002 	mov	r0, r2
4000ab2c:	e8bd4038 	pop	{r3, r4, r5, lr}
4000ab30:	e12fff1e 	bx	lr

4000ab34 <__d2b>:
4000ab34:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000ab38:	e3a01001 	mov	r1, #1
4000ab3c:	e24dd008 	sub	sp, sp, #8
4000ab40:	e1a05003 	mov	r5, r3
4000ab44:	e1a04002 	mov	r4, r2
4000ab48:	e59d7020 	ldr	r7, [sp, #32]
4000ab4c:	e59d6024 	ldr	r6, [sp, #36]	; 0x24
4000ab50:	ebfffd62 	bl	4000a0e0 <_Balloc>
4000ab54:	e3c53102 	bic	r3, r5, #-2147483648	; 0x80000000
4000ab58:	e1b08a23 	lsrs	r8, r3, #20
4000ab5c:	e3c534ff 	bic	r3, r5, #-16777216	; 0xff000000
4000ab60:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000ab64:	13833601 	orrne	r3, r3, #1048576	; 0x100000
4000ab68:	e3540000 	cmp	r4, #0
4000ab6c:	e1a0c000 	mov	ip, r0
4000ab70:	e58d3004 	str	r3, [sp, #4]
4000ab74:	0a00001e 	beq	4000abf4 <__d2b+0xc0>
4000ab78:	e28d0008 	add	r0, sp, #8
4000ab7c:	e5204008 	str	r4, [r0, #-8]!
4000ab80:	e1a0000d 	mov	r0, sp
4000ab84:	ebfffe07 	bl	4000a3a8 <__lo0bits>
4000ab88:	e89d000c 	ldm	sp, {r2, r3}
4000ab8c:	e3500000 	cmp	r0, #0
4000ab90:	12601020 	rsbne	r1, r0, #32
4000ab94:	11822113 	orrne	r2, r2, r3, lsl r1
4000ab98:	11a03033 	lsrne	r3, r3, r0
4000ab9c:	158c2014 	strne	r2, [ip, #20]
4000aba0:	058c2014 	streq	r2, [ip, #20]
4000aba4:	158d3004 	strne	r3, [sp, #4]
4000aba8:	e3530000 	cmp	r3, #0
4000abac:	03a02001 	moveq	r2, #1
4000abb0:	13a02002 	movne	r2, #2
4000abb4:	e3580000 	cmp	r8, #0
4000abb8:	e58c3018 	str	r3, [ip, #24]
4000abbc:	e58c2010 	str	r2, [ip, #16]
4000abc0:	1a000014 	bne	4000ac18 <__d2b+0xe4>
4000abc4:	e2400e43 	sub	r0, r0, #1072	; 0x430
4000abc8:	e08c3102 	add	r3, ip, r2, lsl #2
4000abcc:	e2400002 	sub	r0, r0, #2
4000abd0:	e5870000 	str	r0, [r7]
4000abd4:	e5930010 	ldr	r0, [r3, #16]
4000abd8:	ebfffddb 	bl	4000a34c <__hi0bits>
4000abdc:	e0600282 	rsb	r0, r0, r2, lsl #5
4000abe0:	e5860000 	str	r0, [r6]
4000abe4:	e1a0000c 	mov	r0, ip
4000abe8:	e28dd008 	add	sp, sp, #8
4000abec:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000abf0:	e12fff1e 	bx	lr
4000abf4:	e28d0004 	add	r0, sp, #4
4000abf8:	ebfffdea 	bl	4000a3a8 <__lo0bits>
4000abfc:	e59d3004 	ldr	r3, [sp, #4]
4000ac00:	e3a02001 	mov	r2, #1
4000ac04:	e3580000 	cmp	r8, #0
4000ac08:	e58c3014 	str	r3, [ip, #20]
4000ac0c:	e58c2010 	str	r2, [ip, #16]
4000ac10:	e2800020 	add	r0, r0, #32
4000ac14:	0affffea 	beq	4000abc4 <__d2b+0x90>
4000ac18:	e2488e43 	sub	r8, r8, #1072	; 0x430
4000ac1c:	e2488003 	sub	r8, r8, #3
4000ac20:	e0888000 	add	r8, r8, r0
4000ac24:	e2600035 	rsb	r0, r0, #53	; 0x35
4000ac28:	e5878000 	str	r8, [r7]
4000ac2c:	e5860000 	str	r0, [r6]
4000ac30:	e1a0000c 	mov	r0, ip
4000ac34:	e28dd008 	add	sp, sp, #8
4000ac38:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000ac3c:	e12fff1e 	bx	lr

4000ac40 <__ratio>:
4000ac40:	e92d40f0 	push	{r4, r5, r6, r7, lr}
4000ac44:	e24dd00c 	sub	sp, sp, #12
4000ac48:	e1a06001 	mov	r6, r1
4000ac4c:	e1a0100d 	mov	r1, sp
4000ac50:	e1a07000 	mov	r7, r0
4000ac54:	ebffff81 	bl	4000aa60 <__b2d>
4000ac58:	e1a05001 	mov	r5, r1
4000ac5c:	e1a04000 	mov	r4, r0
4000ac60:	e28d1004 	add	r1, sp, #4
4000ac64:	e1a00006 	mov	r0, r6
4000ac68:	ebffff7c 	bl	4000aa60 <__b2d>
4000ac6c:	e597e010 	ldr	lr, [r7, #16]
4000ac70:	e1a03001 	mov	r3, r1
4000ac74:	e1a02000 	mov	r2, r0
4000ac78:	e596c010 	ldr	ip, [r6, #16]
4000ac7c:	e89d0003 	ldm	sp, {r0, r1}
4000ac80:	e06cc00e 	rsb	ip, ip, lr
4000ac84:	e0611000 	rsb	r1, r1, r0
4000ac88:	e081c28c 	add	ip, r1, ip, lsl #5
4000ac8c:	e35c0000 	cmp	ip, #0
4000ac90:	e1a01005 	mov	r1, r5
4000ac94:	c0851a0c 	addgt	r1, r5, ip, lsl #20
4000ac98:	e1a07003 	mov	r7, r3
4000ac9c:	c1a04004 	movgt	r4, r4
4000aca0:	c1a05001 	movgt	r5, r1
4000aca4:	d0437a0c 	suble	r7, r3, ip, lsl #20
4000aca8:	d1a02002 	movle	r2, r2
4000acac:	d1a03007 	movle	r3, r7
4000acb0:	e1a00004 	mov	r0, r4
4000acb4:	e1a01005 	mov	r1, r5
4000acb8:	eb000ad3 	bl	4000d80c <__aeabi_ddiv>
4000acbc:	e28dd00c 	add	sp, sp, #12
4000acc0:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
4000acc4:	e12fff1e 	bx	lr

4000acc8 <_mprec_log10>:
4000acc8:	e3500017 	cmp	r0, #23
4000accc:	e92d4010 	push	{r4, lr}
4000acd0:	e1a04000 	mov	r4, r0
4000acd4:	da000008 	ble	4000acfc <_mprec_log10+0x34>
4000acd8:	e59f1034 	ldr	r1, [pc, #52]	; 4000ad14 <_mprec_log10+0x4c>
4000acdc:	e3a00000 	mov	r0, #0
4000ace0:	e3a02000 	mov	r2, #0
4000ace4:	e59f302c 	ldr	r3, [pc, #44]	; 4000ad18 <_mprec_log10+0x50>
4000ace8:	eb000a23 	bl	4000d57c <__aeabi_dmul>
4000acec:	e2544001 	subs	r4, r4, #1
4000acf0:	1afffffa 	bne	4000ace0 <_mprec_log10+0x18>
4000acf4:	e8bd4010 	pop	{r4, lr}
4000acf8:	e12fff1e 	bx	lr
4000acfc:	e59f3018 	ldr	r3, [pc, #24]	; 4000ad1c <_mprec_log10+0x54>
4000ad00:	e0834180 	add	r4, r3, r0, lsl #3
4000ad04:	e2841010 	add	r1, r4, #16
4000ad08:	e8910003 	ldm	r1, {r0, r1}
4000ad0c:	e8bd4010 	pop	{r4, lr}
4000ad10:	e12fff1e 	bx	lr
4000ad14:	3ff00000 	svccc	0x00f00000	; IMB
4000ad18:	40240000 	eormi	r0, r4, r0
4000ad1c:	400169e0 	andmi	r6, r1, r0, ror #19

4000ad20 <__copybits>:
4000ad20:	e92d0030 	push	{r4, r5}
4000ad24:	e5924010 	ldr	r4, [r2, #16]
4000ad28:	e2823014 	add	r3, r2, #20
4000ad2c:	e2411001 	sub	r1, r1, #1
4000ad30:	e1a052c1 	asr	r5, r1, #5
4000ad34:	e0834104 	add	r4, r3, r4, lsl #2
4000ad38:	e2855001 	add	r5, r5, #1
4000ad3c:	e1530004 	cmp	r3, r4
4000ad40:	e0805105 	add	r5, r0, r5, lsl #2
4000ad44:	2a000009 	bcs	4000ad70 <__copybits+0x50>
4000ad48:	e1a01000 	mov	r1, r0
4000ad4c:	e493c004 	ldr	ip, [r3], #4
4000ad50:	e1540003 	cmp	r4, r3
4000ad54:	e481c004 	str	ip, [r1], #4
4000ad58:	8afffffb 	bhi	4000ad4c <__copybits+0x2c>
4000ad5c:	e0623004 	rsb	r3, r2, r4
4000ad60:	e2433015 	sub	r3, r3, #21
4000ad64:	e3c33003 	bic	r3, r3, #3
4000ad68:	e2833004 	add	r3, r3, #4
4000ad6c:	e0800003 	add	r0, r0, r3
4000ad70:	e1550000 	cmp	r5, r0
4000ad74:	9a000003 	bls	4000ad88 <__copybits+0x68>
4000ad78:	e3a03000 	mov	r3, #0
4000ad7c:	e4803004 	str	r3, [r0], #4
4000ad80:	e1550000 	cmp	r5, r0
4000ad84:	8afffffc 	bhi	4000ad7c <__copybits+0x5c>
4000ad88:	e8bd0030 	pop	{r4, r5}
4000ad8c:	e12fff1e 	bx	lr

4000ad90 <__any_on>:
4000ad90:	e5903010 	ldr	r3, [r0, #16]
4000ad94:	e1a022c1 	asr	r2, r1, #5
4000ad98:	e1530002 	cmp	r3, r2
4000ad9c:	e2800014 	add	r0, r0, #20
4000ada0:	b0803103 	addlt	r3, r0, r3, lsl #2
4000ada4:	ba00000a 	blt	4000add4 <__any_on+0x44>
4000ada8:	da000008 	ble	4000add0 <__any_on+0x40>
4000adac:	e211101f 	ands	r1, r1, #31
4000adb0:	0a000006 	beq	4000add0 <__any_on+0x40>
4000adb4:	e7903102 	ldr	r3, [r0, r2, lsl #2]
4000adb8:	e1a0c133 	lsr	ip, r3, r1
4000adbc:	e153011c 	cmp	r3, ip, lsl r1
4000adc0:	e0803102 	add	r3, r0, r2, lsl #2
4000adc4:	0a000002 	beq	4000add4 <__any_on+0x44>
4000adc8:	e3a00001 	mov	r0, #1
4000adcc:	e12fff1e 	bx	lr
4000add0:	e0803102 	add	r3, r0, r2, lsl #2
4000add4:	e1500003 	cmp	r0, r3
4000add8:	2a000009 	bcs	4000ae04 <__any_on+0x74>
4000addc:	e5132004 	ldr	r2, [r3, #-4]
4000ade0:	e3520000 	cmp	r2, #0
4000ade4:	e2433004 	sub	r3, r3, #4
4000ade8:	0a000003 	beq	4000adfc <__any_on+0x6c>
4000adec:	eafffff5 	b	4000adc8 <__any_on+0x38>
4000adf0:	e5332004 	ldr	r2, [r3, #-4]!
4000adf4:	e3520000 	cmp	r2, #0
4000adf8:	1afffff2 	bne	4000adc8 <__any_on+0x38>
4000adfc:	e1500003 	cmp	r0, r3
4000ae00:	3afffffa 	bcc	4000adf0 <__any_on+0x60>
4000ae04:	e3a00000 	mov	r0, #0
4000ae08:	e12fff1e 	bx	lr

4000ae0c <__fpclassifyd>:
4000ae0c:	e1903001 	orrs	r3, r0, r1
4000ae10:	1a000001 	bne	4000ae1c <__fpclassifyd+0x10>
4000ae14:	e3a00002 	mov	r0, #2
4000ae18:	e12fff1e 	bx	lr
4000ae1c:	e2703001 	rsbs	r3, r0, #1
4000ae20:	33a03000 	movcc	r3, #0
4000ae24:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000ae28:	03500000 	cmpeq	r0, #0
4000ae2c:	0afffff8 	beq	4000ae14 <__fpclassifyd+0x8>
4000ae30:	e3c12102 	bic	r2, r1, #-2147483648	; 0x80000000
4000ae34:	e59f1034 	ldr	r1, [pc, #52]	; 4000ae70 <__fpclassifyd+0x64>
4000ae38:	e2420601 	sub	r0, r2, #1048576	; 0x100000
4000ae3c:	e1500001 	cmp	r0, r1
4000ae40:	8a000001 	bhi	4000ae4c <__fpclassifyd+0x40>
4000ae44:	e3a00004 	mov	r0, #4
4000ae48:	e12fff1e 	bx	lr
4000ae4c:	e3520601 	cmp	r2, #1048576	; 0x100000
4000ae50:	2a000001 	bcs	4000ae5c <__fpclassifyd+0x50>
4000ae54:	e3a00003 	mov	r0, #3
4000ae58:	e12fff1e 	bx	lr
4000ae5c:	e59f0010 	ldr	r0, [pc, #16]	; 4000ae74 <__fpclassifyd+0x68>
4000ae60:	e1520000 	cmp	r2, r0
4000ae64:	13a00000 	movne	r0, #0
4000ae68:	02030001 	andeq	r0, r3, #1
4000ae6c:	e12fff1e 	bx	lr
4000ae70:	7fdfffff 	svcvc	0x00dfffff
4000ae74:	7ff00000 	svcvc	0x00f00000	; IMB

4000ae78 <_sbrk_r>:
4000ae78:	e92d4038 	push	{r3, r4, r5, lr}
4000ae7c:	e59f4034 	ldr	r4, [pc, #52]	; 4000aeb8 <_sbrk_r+0x40>
4000ae80:	e3a03000 	mov	r3, #0
4000ae84:	e1a05000 	mov	r5, r0
4000ae88:	e1a00001 	mov	r0, r1
4000ae8c:	e5843000 	str	r3, [r4]
4000ae90:	ebffe45b 	bl	40004004 <_sbrk>
4000ae94:	e3700001 	cmn	r0, #1
4000ae98:	0a000001 	beq	4000aea4 <_sbrk_r+0x2c>
4000ae9c:	e8bd4038 	pop	{r3, r4, r5, lr}
4000aea0:	e12fff1e 	bx	lr
4000aea4:	e5943000 	ldr	r3, [r4]
4000aea8:	e3530000 	cmp	r3, #0
4000aeac:	15853000 	strne	r3, [r5]
4000aeb0:	e8bd4038 	pop	{r3, r4, r5, lr}
4000aeb4:	e12fff1e 	bx	lr
4000aeb8:	40017aa8 	andmi	r7, r1, r8, lsr #21

4000aebc <strcmp>:
4000aebc:	e0202001 	eor	r2, r0, r1
4000aec0:	e3120003 	tst	r2, #3
4000aec4:	1a000021 	bne	4000af50 <strcmp+0x94>
4000aec8:	e2102003 	ands	r2, r0, #3
4000aecc:	e3c00003 	bic	r0, r0, #3
4000aed0:	e3c11003 	bic	r1, r1, #3
4000aed4:	e490c004 	ldr	ip, [r0], #4
4000aed8:	04913004 	ldreq	r3, [r1], #4
4000aedc:	0a000006 	beq	4000aefc <strcmp+0x40>
4000aee0:	e2222003 	eor	r2, r2, #3
4000aee4:	e1a02182 	lsl	r2, r2, #3
4000aee8:	e3e034ff 	mvn	r3, #-16777216	; 0xff000000
4000aeec:	e1a02233 	lsr	r2, r3, r2
4000aef0:	e4913004 	ldr	r3, [r1], #4
4000aef4:	e18cc002 	orr	ip, ip, r2
4000aef8:	e1833002 	orr	r3, r3, r2
4000aefc:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000af00:	e3a04001 	mov	r4, #1
4000af04:	e1844404 	orr	r4, r4, r4, lsl #8
4000af08:	e1844804 	orr	r4, r4, r4, lsl #16
4000af0c:	e04c2004 	sub	r2, ip, r4
4000af10:	e15c0003 	cmp	ip, r3
4000af14:	01c2200c 	biceq	r2, r2, ip
4000af18:	01120384 	tsteq	r2, r4, lsl #7
4000af1c:	0490c004 	ldreq	ip, [r0], #4
4000af20:	04913004 	ldreq	r3, [r1], #4
4000af24:	0afffff8 	beq	4000af0c <strcmp+0x50>
4000af28:	e1a00c0c 	lsl	r0, ip, #24
4000af2c:	e1a0c42c 	lsr	ip, ip, #8
4000af30:	e3500001 	cmp	r0, #1
4000af34:	21500c03 	cmpcs	r0, r3, lsl #24
4000af38:	01a03423 	lsreq	r3, r3, #8
4000af3c:	0afffff9 	beq	4000af28 <strcmp+0x6c>
4000af40:	e20330ff 	and	r3, r3, #255	; 0xff
4000af44:	e0630c20 	rsb	r0, r3, r0, lsr #24
4000af48:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000af4c:	e12fff1e 	bx	lr
4000af50:	e3100003 	tst	r0, #3
4000af54:	0a000006 	beq	4000af74 <strcmp+0xb8>
4000af58:	e4d02001 	ldrb	r2, [r0], #1
4000af5c:	e4d13001 	ldrb	r3, [r1], #1
4000af60:	e3520001 	cmp	r2, #1
4000af64:	21520003 	cmpcs	r2, r3
4000af68:	0afffff8 	beq	4000af50 <strcmp+0x94>
4000af6c:	e0420003 	sub	r0, r2, r3
4000af70:	e12fff1e 	bx	lr
4000af74:	e52d5004 	push	{r5}		; (str r5, [sp, #-4]!)
4000af78:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000af7c:	e3a02001 	mov	r2, #1
4000af80:	e1822402 	orr	r2, r2, r2, lsl #8
4000af84:	e1822802 	orr	r2, r2, r2, lsl #16
4000af88:	e201c003 	and	ip, r1, #3
4000af8c:	e3c11003 	bic	r1, r1, #3
4000af90:	e4904004 	ldr	r4, [r0], #4
4000af94:	e4915004 	ldr	r5, [r1], #4
4000af98:	e35c0002 	cmp	ip, #2
4000af9c:	0a000017 	beq	4000b000 <strcmp+0x144>
4000afa0:	8a00002d 	bhi	4000b05c <strcmp+0x1a0>
4000afa4:	e3c4c4ff 	bic	ip, r4, #-16777216	; 0xff000000
4000afa8:	e15c0425 	cmp	ip, r5, lsr #8
4000afac:	e0443002 	sub	r3, r4, r2
4000afb0:	e1c33004 	bic	r3, r3, r4
4000afb4:	1a000007 	bne	4000afd8 <strcmp+0x11c>
4000afb8:	e0133382 	ands	r3, r3, r2, lsl #7
4000afbc:	04915004 	ldreq	r5, [r1], #4
4000afc0:	1a000006 	bne	4000afe0 <strcmp+0x124>
4000afc4:	e02cc004 	eor	ip, ip, r4
4000afc8:	e15c0c05 	cmp	ip, r5, lsl #24
4000afcc:	1a000008 	bne	4000aff4 <strcmp+0x138>
4000afd0:	e4904004 	ldr	r4, [r0], #4
4000afd4:	eafffff2 	b	4000afa4 <strcmp+0xe8>
4000afd8:	e1a05425 	lsr	r5, r5, #8
4000afdc:	ea000037 	b	4000b0c0 <strcmp+0x204>
4000afe0:	e3d334ff 	bics	r3, r3, #-16777216	; 0xff000000
4000afe4:	1a000031 	bne	4000b0b0 <strcmp+0x1f4>
4000afe8:	e5d15000 	ldrb	r5, [r1]
4000afec:	e1a0cc24 	lsr	ip, r4, #24
4000aff0:	ea000032 	b	4000b0c0 <strcmp+0x204>
4000aff4:	e1a0cc24 	lsr	ip, r4, #24
4000aff8:	e20550ff 	and	r5, r5, #255	; 0xff
4000affc:	ea00002f 	b	4000b0c0 <strcmp+0x204>
4000b000:	e1a0c804 	lsl	ip, r4, #16
4000b004:	e0443002 	sub	r3, r4, r2
4000b008:	e1a0c82c 	lsr	ip, ip, #16
4000b00c:	e1c33004 	bic	r3, r3, r4
4000b010:	e15c0825 	cmp	ip, r5, lsr #16
4000b014:	1a00000e 	bne	4000b054 <strcmp+0x198>
4000b018:	e0133382 	ands	r3, r3, r2, lsl #7
4000b01c:	04915004 	ldreq	r5, [r1], #4
4000b020:	1a000004 	bne	4000b038 <strcmp+0x17c>
4000b024:	e02cc004 	eor	ip, ip, r4
4000b028:	e15c0805 	cmp	ip, r5, lsl #16
4000b02c:	1a000006 	bne	4000b04c <strcmp+0x190>
4000b030:	e4904004 	ldr	r4, [r0], #4
4000b034:	eafffff1 	b	4000b000 <strcmp+0x144>
4000b038:	e1b03803 	lsls	r3, r3, #16
4000b03c:	1a00001b 	bne	4000b0b0 <strcmp+0x1f4>
4000b040:	e1d150b0 	ldrh	r5, [r1]
4000b044:	e1a0c824 	lsr	ip, r4, #16
4000b048:	ea00001c 	b	4000b0c0 <strcmp+0x204>
4000b04c:	e1a05805 	lsl	r5, r5, #16
4000b050:	e1a0c824 	lsr	ip, r4, #16
4000b054:	e1a05825 	lsr	r5, r5, #16
4000b058:	ea000018 	b	4000b0c0 <strcmp+0x204>
4000b05c:	e204c0ff 	and	ip, r4, #255	; 0xff
4000b060:	e15c0c25 	cmp	ip, r5, lsr #24
4000b064:	e0443002 	sub	r3, r4, r2
4000b068:	e1c33004 	bic	r3, r3, r4
4000b06c:	1a000007 	bne	4000b090 <strcmp+0x1d4>
4000b070:	e0133382 	ands	r3, r3, r2, lsl #7
4000b074:	04915004 	ldreq	r5, [r1], #4
4000b078:	1a000006 	bne	4000b098 <strcmp+0x1dc>
4000b07c:	e02cc004 	eor	ip, ip, r4
4000b080:	e15c0405 	cmp	ip, r5, lsl #8
4000b084:	1a000006 	bne	4000b0a4 <strcmp+0x1e8>
4000b088:	e4904004 	ldr	r4, [r0], #4
4000b08c:	eafffff2 	b	4000b05c <strcmp+0x1a0>
4000b090:	e1a05c25 	lsr	r5, r5, #24
4000b094:	ea000009 	b	4000b0c0 <strcmp+0x204>
4000b098:	e31400ff 	tst	r4, #255	; 0xff
4000b09c:	0a000003 	beq	4000b0b0 <strcmp+0x1f4>
4000b0a0:	e4915004 	ldr	r5, [r1], #4
4000b0a4:	e1a0c424 	lsr	ip, r4, #8
4000b0a8:	e3c554ff 	bic	r5, r5, #-16777216	; 0xff000000
4000b0ac:	ea000003 	b	4000b0c0 <strcmp+0x204>
4000b0b0:	e3a00000 	mov	r0, #0
4000b0b4:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000b0b8:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000b0bc:	e12fff1e 	bx	lr
4000b0c0:	e20c20ff 	and	r2, ip, #255	; 0xff
4000b0c4:	e20500ff 	and	r0, r5, #255	; 0xff
4000b0c8:	e3500001 	cmp	r0, #1
4000b0cc:	21500002 	cmpcs	r0, r2
4000b0d0:	01a0c42c 	lsreq	ip, ip, #8
4000b0d4:	01a05425 	lsreq	r5, r5, #8
4000b0d8:	0afffff8 	beq	4000b0c0 <strcmp+0x204>
4000b0dc:	e0420000 	sub	r0, r2, r0
4000b0e0:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000b0e4:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000b0e8:	e12fff1e 	bx	lr

4000b0ec <__ssprint_r>:
4000b0ec:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b0f0:	e5924008 	ldr	r4, [r2, #8]
4000b0f4:	e3540000 	cmp	r4, #0
4000b0f8:	e24dd00c 	sub	sp, sp, #12
4000b0fc:	e1a0a002 	mov	sl, r2
4000b100:	e1a08000 	mov	r8, r0
4000b104:	e1a05001 	mov	r5, r1
4000b108:	e5926000 	ldr	r6, [r2]
4000b10c:	0a00005c 	beq	4000b284 <__ssprint_r+0x198>
4000b110:	e3a0b000 	mov	fp, #0
4000b114:	e1a0400b 	mov	r4, fp
4000b118:	e3540000 	cmp	r4, #0
4000b11c:	e5910000 	ldr	r0, [r1]
4000b120:	e5913008 	ldr	r3, [r1, #8]
4000b124:	0a000037 	beq	4000b208 <__ssprint_r+0x11c>
4000b128:	e1540003 	cmp	r4, r3
4000b12c:	e1a07003 	mov	r7, r3
4000b130:	3a00003c 	bcc	4000b228 <__ssprint_r+0x13c>
4000b134:	e1d530bc 	ldrh	r3, [r5, #12]
4000b138:	e3130d12 	tst	r3, #1152	; 0x480
4000b13c:	01a09007 	moveq	r9, r7
4000b140:	0a000022 	beq	4000b1d0 <__ssprint_r+0xe4>
4000b144:	e2851010 	add	r1, r5, #16
4000b148:	e8910082 	ldm	r1, {r1, r7}
4000b14c:	e0877087 	add	r7, r7, r7, lsl #1
4000b150:	e0877fa7 	add	r7, r7, r7, lsr #31
4000b154:	e0619000 	rsb	r9, r1, r0
4000b158:	e2842001 	add	r2, r4, #1
4000b15c:	e1a070c7 	asr	r7, r7, #1
4000b160:	e0822009 	add	r2, r2, r9
4000b164:	e1570002 	cmp	r7, r2
4000b168:	31a07002 	movcc	r7, r2
4000b16c:	21a02007 	movcs	r2, r7
4000b170:	e3130b01 	tst	r3, #1024	; 0x400
4000b174:	0a00002e 	beq	4000b234 <__ssprint_r+0x148>
4000b178:	e1a01002 	mov	r1, r2
4000b17c:	e1a00008 	mov	r0, r8
4000b180:	ebfff988 	bl	400097a8 <_malloc_r>
4000b184:	e2503000 	subs	r3, r0, #0
4000b188:	0a000030 	beq	4000b250 <__ssprint_r+0x164>
4000b18c:	e5951010 	ldr	r1, [r5, #16]
4000b190:	e1a02009 	mov	r2, r9
4000b194:	e58d3004 	str	r3, [sp, #4]
4000b198:	ebfffb92 	bl	40009fe8 <memcpy>
4000b19c:	e1d520bc 	ldrh	r2, [r5, #12]
4000b1a0:	e3c22d12 	bic	r2, r2, #1152	; 0x480
4000b1a4:	e3822080 	orr	r2, r2, #128	; 0x80
4000b1a8:	e1c520bc 	strh	r2, [r5, #12]
4000b1ac:	e59d3004 	ldr	r3, [sp, #4]
4000b1b0:	e0830009 	add	r0, r3, r9
4000b1b4:	e5853010 	str	r3, [r5, #16]
4000b1b8:	e0699007 	rsb	r9, r9, r7
4000b1bc:	e5850000 	str	r0, [r5]
4000b1c0:	e5859008 	str	r9, [r5, #8]
4000b1c4:	e5857014 	str	r7, [r5, #20]
4000b1c8:	e1a09004 	mov	r9, r4
4000b1cc:	e1a07004 	mov	r7, r4
4000b1d0:	e1a02009 	mov	r2, r9
4000b1d4:	e1a0100b 	mov	r1, fp
4000b1d8:	eb000568 	bl	4000c780 <memmove>
4000b1dc:	e59a2008 	ldr	r2, [sl, #8]
4000b1e0:	e5953008 	ldr	r3, [r5, #8]
4000b1e4:	e5950000 	ldr	r0, [r5]
4000b1e8:	e0644002 	rsb	r4, r4, r2
4000b1ec:	e0673003 	rsb	r3, r7, r3
4000b1f0:	e0800009 	add	r0, r0, r9
4000b1f4:	e3540000 	cmp	r4, #0
4000b1f8:	e5853008 	str	r3, [r5, #8]
4000b1fc:	e5850000 	str	r0, [r5]
4000b200:	e58a4008 	str	r4, [sl, #8]
4000b204:	0a00001e 	beq	4000b284 <__ssprint_r+0x198>
4000b208:	e5964004 	ldr	r4, [r6, #4]
4000b20c:	e3540000 	cmp	r4, #0
4000b210:	e596b000 	ldr	fp, [r6]
4000b214:	e2866008 	add	r6, r6, #8
4000b218:	0afffffa 	beq	4000b208 <__ssprint_r+0x11c>
4000b21c:	e1540003 	cmp	r4, r3
4000b220:	e1a07003 	mov	r7, r3
4000b224:	2affffc2 	bcs	4000b134 <__ssprint_r+0x48>
4000b228:	e1a07004 	mov	r7, r4
4000b22c:	e1a09004 	mov	r9, r4
4000b230:	eaffffe6 	b	4000b1d0 <__ssprint_r+0xe4>
4000b234:	e1a00008 	mov	r0, r8
4000b238:	eb0005da 	bl	4000c9a8 <_realloc_r>
4000b23c:	e2503000 	subs	r3, r0, #0
4000b240:	1affffda 	bne	4000b1b0 <__ssprint_r+0xc4>
4000b244:	e1a00008 	mov	r0, r8
4000b248:	e5951010 	ldr	r1, [r5, #16]
4000b24c:	eb0004b0 	bl	4000c514 <_free_r>
4000b250:	e1d520bc 	ldrh	r2, [r5, #12]
4000b254:	e3a0300c 	mov	r3, #12
4000b258:	e3e04000 	mvn	r4, #0
4000b25c:	e5883000 	str	r3, [r8]
4000b260:	e3822040 	orr	r2, r2, #64	; 0x40
4000b264:	e3a03000 	mov	r3, #0
4000b268:	e1a00004 	mov	r0, r4
4000b26c:	e1c520bc 	strh	r2, [r5, #12]
4000b270:	e58a3008 	str	r3, [sl, #8]
4000b274:	e58a3004 	str	r3, [sl, #4]
4000b278:	e28dd00c 	add	sp, sp, #12
4000b27c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b280:	e12fff1e 	bx	lr
4000b284:	e1a00004 	mov	r0, r4
4000b288:	e58a4004 	str	r4, [sl, #4]
4000b28c:	e28dd00c 	add	sp, sp, #12
4000b290:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b294:	e12fff1e 	bx	lr

4000b298 <_svfiprintf_r>:
4000b298:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b29c:	e24dd0c4 	sub	sp, sp, #196	; 0xc4
4000b2a0:	e58d1018 	str	r1, [sp, #24]
4000b2a4:	e1d110bc 	ldrh	r1, [r1, #12]
4000b2a8:	e3110080 	tst	r1, #128	; 0x80
4000b2ac:	e1a07002 	mov	r7, r2
4000b2b0:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000b2b4:	e58d0028 	str	r0, [sp, #40]	; 0x28
4000b2b8:	0a000003 	beq	4000b2cc <_svfiprintf_r+0x34>
4000b2bc:	e59d4018 	ldr	r4, [sp, #24]
4000b2c0:	e5943010 	ldr	r3, [r4, #16]
4000b2c4:	e3530000 	cmp	r3, #0
4000b2c8:	0a0003fb 	beq	4000c2bc <_svfiprintf_r+0x1024>
4000b2cc:	e28d4080 	add	r4, sp, #128	; 0x80
4000b2d0:	e28d507f 	add	r5, sp, #127	; 0x7f
4000b2d4:	e3a03000 	mov	r3, #0
4000b2d8:	e1a0c004 	mov	ip, r4
4000b2dc:	e58d4004 	str	r4, [sp, #4]
4000b2e0:	e59fafc0 	ldr	sl, [pc, #4032]	; 4000c2a8 <_svfiprintf_r+0x1010>
4000b2e4:	e58d404c 	str	r4, [sp, #76]	; 0x4c
4000b2e8:	e0654004 	rsb	r4, r5, r4
4000b2ec:	e58d3054 	str	r3, [sp, #84]	; 0x54
4000b2f0:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000b2f4:	e58d3034 	str	r3, [sp, #52]	; 0x34
4000b2f8:	e58d5000 	str	r5, [sp]
4000b2fc:	e58d3020 	str	r3, [sp, #32]
4000b300:	e58d403c 	str	r4, [sp, #60]	; 0x3c
4000b304:	e28a8010 	add	r8, sl, #16
4000b308:	e1a0600c 	mov	r6, ip
4000b30c:	e5d73000 	ldrb	r3, [r7]
4000b310:	e3530000 	cmp	r3, #0
4000b314:	13530025 	cmpne	r3, #37	; 0x25
4000b318:	0a0002f7 	beq	4000befc <_svfiprintf_r+0xc64>
4000b31c:	e2873001 	add	r3, r7, #1
4000b320:	e1a04003 	mov	r4, r3
4000b324:	e5d33000 	ldrb	r3, [r3]
4000b328:	e3530025 	cmp	r3, #37	; 0x25
4000b32c:	13530000 	cmpne	r3, #0
4000b330:	e2843001 	add	r3, r4, #1
4000b334:	1afffff9 	bne	4000b320 <_svfiprintf_r+0x88>
4000b338:	e0545007 	subs	r5, r4, r7
4000b33c:	0a00000d 	beq	4000b378 <_svfiprintf_r+0xe0>
4000b340:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000b344:	e59d2054 	ldr	r2, [sp, #84]	; 0x54
4000b348:	e2833001 	add	r3, r3, #1
4000b34c:	e3530007 	cmp	r3, #7
4000b350:	e0822005 	add	r2, r2, r5
4000b354:	e5867000 	str	r7, [r6]
4000b358:	e5865004 	str	r5, [r6, #4]
4000b35c:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000b360:	e58d2054 	str	r2, [sp, #84]	; 0x54
4000b364:	d2866008 	addle	r6, r6, #8
4000b368:	ca000350 	bgt	4000c0b0 <_svfiprintf_r+0xe18>
4000b36c:	e59dc020 	ldr	ip, [sp, #32]
4000b370:	e08cc005 	add	ip, ip, r5
4000b374:	e58dc020 	str	ip, [sp, #32]
4000b378:	e5d43000 	ldrb	r3, [r4]
4000b37c:	e3530000 	cmp	r3, #0
4000b380:	0a0002ec 	beq	4000bf38 <_svfiprintf_r+0xca0>
4000b384:	e3a03000 	mov	r3, #0
4000b388:	e1a01003 	mov	r1, r3
4000b38c:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000b390:	e58d3014 	str	r3, [sp, #20]
4000b394:	e58d3008 	str	r3, [sp, #8]
4000b398:	e2847001 	add	r7, r4, #1
4000b39c:	e5d43001 	ldrb	r3, [r4, #1]
4000b3a0:	e3e04000 	mvn	r4, #0
4000b3a4:	e58d400c 	str	r4, [sp, #12]
4000b3a8:	e1a00001 	mov	r0, r1
4000b3ac:	e2877001 	add	r7, r7, #1
4000b3b0:	e2432020 	sub	r2, r3, #32
4000b3b4:	e3520058 	cmp	r2, #88	; 0x58
4000b3b8:	979ff102 	ldrls	pc, [pc, r2, lsl #2]
4000b3bc:	ea00021b 	b	4000bc30 <_svfiprintf_r+0x998>
4000b3c0:	4000b8a4 	andmi	fp, r0, r4, lsr #17
4000b3c4:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b3c8:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b3cc:	4000b8b4 			; <UNDEFINED> instruction: 0x4000b8b4
4000b3d0:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b3d4:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b3d8:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b3dc:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b3e0:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b3e4:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b3e8:	4000b524 	andmi	fp, r0, r4, lsr #10
4000b3ec:	4000b834 	andmi	fp, r0, r4, lsr r8
4000b3f0:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b3f4:	4000b540 	andmi	fp, r0, r0, asr #10
4000b3f8:	4000bbd4 	ldrdmi	fp, [r0], -r4
4000b3fc:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b400:	4000bbc0 	andmi	fp, r0, r0, asr #23
4000b404:	4000ba38 	andmi	fp, r0, r8, lsr sl
4000b408:	4000ba38 	andmi	fp, r0, r8, lsr sl
4000b40c:	4000ba38 	andmi	fp, r0, r8, lsr sl
4000b410:	4000ba38 	andmi	fp, r0, r8, lsr sl
4000b414:	4000ba38 	andmi	fp, r0, r8, lsr sl
4000b418:	4000ba38 	andmi	fp, r0, r8, lsr sl
4000b41c:	4000ba38 	andmi	fp, r0, r8, lsr sl
4000b420:	4000ba38 	andmi	fp, r0, r8, lsr sl
4000b424:	4000ba38 	andmi	fp, r0, r8, lsr sl
4000b428:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b42c:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b430:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b434:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b438:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b43c:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b440:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b444:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b448:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b44c:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b450:	4000b9e0 	andmi	fp, r0, r0, ror #19
4000b454:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b458:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b45c:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b460:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b464:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b468:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b46c:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b470:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b474:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b478:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b47c:	4000b9a0 	andmi	fp, r0, r0, lsr #19
4000b480:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b484:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b488:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b48c:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b490:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b494:	4000b950 	andmi	fp, r0, r0, asr r9
4000b498:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b49c:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4a0:	4000b904 	andmi	fp, r0, r4, lsl #18
4000b4a4:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4a8:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4ac:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4b0:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4b4:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4b8:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4bc:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4c0:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4c4:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4c8:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4cc:	4000b8c8 	andmi	fp, r0, r8, asr #17
4000b4d0:	4000bad8 	ldrdmi	fp, [r0], -r8
4000b4d4:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4d8:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4dc:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4e0:	4000bac4 	andmi	fp, r0, r4, asr #21
4000b4e4:	4000bad8 	ldrdmi	fp, [r0], -r8
4000b4e8:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4ec:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4f0:	4000ba94 	mulmi	r0, r4, sl
4000b4f4:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b4f8:	4000ba5c 	andmi	fp, r0, ip, asr sl
4000b4fc:	4000b7bc 			; <UNDEFINED> instruction: 0x4000b7bc
4000b500:	4000b7ec 	andmi	fp, r0, ip, ror #15
4000b504:	4000bbac 	andmi	fp, r0, ip, lsr #23
4000b508:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b50c:	4000bb48 	andmi	fp, r0, r8, asr #22
4000b510:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b514:	4000b554 	andmi	fp, r0, r4, asr r5
4000b518:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b51c:	4000bc30 	andmi	fp, r0, r0, lsr ip
4000b520:	4000b840 	andmi	fp, r0, r0, asr #16
4000b524:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000b528:	e5940000 	ldr	r0, [r4]
4000b52c:	e3500000 	cmp	r0, #0
4000b530:	e2843004 	add	r3, r4, #4
4000b534:	aa000313 	bge	4000c188 <_svfiprintf_r+0xef0>
4000b538:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000b53c:	e2600000 	rsb	r0, r0, #0
4000b540:	e59d5008 	ldr	r5, [sp, #8]
4000b544:	e3855004 	orr	r5, r5, #4
4000b548:	e58d5008 	str	r5, [sp, #8]
4000b54c:	e5d73000 	ldrb	r3, [r7]
4000b550:	eaffff95 	b	4000b3ac <_svfiprintf_r+0x114>
4000b554:	e59d5008 	ldr	r5, [sp, #8]
4000b558:	e3150020 	tst	r5, #32
4000b55c:	e58d0014 	str	r0, [sp, #20]
4000b560:	0a000101 	beq	4000b96c <_svfiprintf_r+0x6d4>
4000b564:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b568:	e28c3007 	add	r3, ip, #7
4000b56c:	e3c33007 	bic	r3, r3, #7
4000b570:	e2834008 	add	r4, r3, #8
4000b574:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000b578:	e8930030 	ldm	r3, {r4, r5}
4000b57c:	e3a03001 	mov	r3, #1
4000b580:	e3a0b000 	mov	fp, #0
4000b584:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000b588:	e59dc00c 	ldr	ip, [sp, #12]
4000b58c:	e35c0000 	cmp	ip, #0
4000b590:	a59dc008 	ldrge	ip, [sp, #8]
4000b594:	a3ccc080 	bicge	ip, ip, #128	; 0x80
4000b598:	a58dc008 	strge	ip, [sp, #8]
4000b59c:	e1940005 	orrs	r0, r4, r5
4000b5a0:	e59dc00c 	ldr	ip, [sp, #12]
4000b5a4:	03a02000 	moveq	r2, #0
4000b5a8:	13a02001 	movne	r2, #1
4000b5ac:	e35c0000 	cmp	ip, #0
4000b5b0:	13822001 	orrne	r2, r2, #1
4000b5b4:	e3520000 	cmp	r2, #0
4000b5b8:	0a000251 	beq	4000bf04 <_svfiprintf_r+0xc6c>
4000b5bc:	e3530001 	cmp	r3, #1
4000b5c0:	0a0002d6 	beq	4000c120 <_svfiprintf_r+0xe88>
4000b5c4:	e3530002 	cmp	r3, #2
4000b5c8:	e28d207f 	add	r2, sp, #127	; 0x7f
4000b5cc:	1a000061 	bne	4000b758 <_svfiprintf_r+0x4c0>
4000b5d0:	e59d0034 	ldr	r0, [sp, #52]	; 0x34
4000b5d4:	e1a03224 	lsr	r3, r4, #4
4000b5d8:	e204c00f 	and	ip, r4, #15
4000b5dc:	e1833e05 	orr	r3, r3, r5, lsl #28
4000b5e0:	e1a01225 	lsr	r1, r5, #4
4000b5e4:	e1a04003 	mov	r4, r3
4000b5e8:	e1a05001 	mov	r5, r1
4000b5ec:	e7d0300c 	ldrb	r3, [r0, ip]
4000b5f0:	e194c005 	orrs	ip, r4, r5
4000b5f4:	e1a09002 	mov	r9, r2
4000b5f8:	e5c23000 	strb	r3, [r2]
4000b5fc:	e2422001 	sub	r2, r2, #1
4000b600:	1afffff3 	bne	4000b5d4 <_svfiprintf_r+0x33c>
4000b604:	e59d5004 	ldr	r5, [sp, #4]
4000b608:	e0694005 	rsb	r4, r9, r5
4000b60c:	e59d500c 	ldr	r5, [sp, #12]
4000b610:	e1550004 	cmp	r5, r4
4000b614:	b1a05004 	movlt	r5, r4
4000b618:	e35b0000 	cmp	fp, #0
4000b61c:	e58d5010 	str	r5, [sp, #16]
4000b620:	12855001 	addne	r5, r5, #1
4000b624:	158d5010 	strne	r5, [sp, #16]
4000b628:	e59dc008 	ldr	ip, [sp, #8]
4000b62c:	e21cc002 	ands	ip, ip, #2
4000b630:	159d3010 	ldrne	r3, [sp, #16]
4000b634:	e59d5008 	ldr	r5, [sp, #8]
4000b638:	12833002 	addne	r3, r3, #2
4000b63c:	158d3010 	strne	r3, [sp, #16]
4000b640:	e2155084 	ands	r5, r5, #132	; 0x84
4000b644:	e58dc01c 	str	ip, [sp, #28]
4000b648:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000b64c:	1a000182 	bne	4000bc5c <_svfiprintf_r+0x9c4>
4000b650:	e28d3010 	add	r3, sp, #16
4000b654:	e8931008 	ldm	r3, {r3, ip}
4000b658:	e063500c 	rsb	r5, r3, ip
4000b65c:	e3550000 	cmp	r5, #0
4000b660:	da00017d 	ble	4000bc5c <_svfiprintf_r+0x9c4>
4000b664:	e3550010 	cmp	r5, #16
4000b668:	d59fcc38 	ldrle	ip, [pc, #3128]	; 4000c2a8 <_svfiprintf_r+0x1010>
4000b66c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000b670:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000b674:	d58dc030 	strle	ip, [sp, #48]	; 0x30
4000b678:	da000022 	ble	4000b708 <_svfiprintf_r+0x470>
4000b67c:	e59f3c24 	ldr	r3, [pc, #3108]	; 4000c2a8 <_svfiprintf_r+0x1010>
4000b680:	e58d4038 	str	r4, [sp, #56]	; 0x38
4000b684:	e1a00006 	mov	r0, r6
4000b688:	e58d3030 	str	r3, [sp, #48]	; 0x30
4000b68c:	e1a06005 	mov	r6, r5
4000b690:	e3a0b010 	mov	fp, #16
4000b694:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000b698:	e59d5018 	ldr	r5, [sp, #24]
4000b69c:	ea000002 	b	4000b6ac <_svfiprintf_r+0x414>
4000b6a0:	e2466010 	sub	r6, r6, #16
4000b6a4:	e3560010 	cmp	r6, #16
4000b6a8:	da000013 	ble	4000b6fc <_svfiprintf_r+0x464>
4000b6ac:	e2822001 	add	r2, r2, #1
4000b6b0:	e3520007 	cmp	r2, #7
4000b6b4:	e2811010 	add	r1, r1, #16
4000b6b8:	e8800c00 	stm	r0, {sl, fp}
4000b6bc:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000b6c0:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000b6c4:	d2800008 	addle	r0, r0, #8
4000b6c8:	dafffff4 	ble	4000b6a0 <_svfiprintf_r+0x408>
4000b6cc:	e1a00004 	mov	r0, r4
4000b6d0:	e1a01005 	mov	r1, r5
4000b6d4:	e28d204c 	add	r2, sp, #76	; 0x4c
4000b6d8:	ebfffe83 	bl	4000b0ec <__ssprint_r>
4000b6dc:	e3500000 	cmp	r0, #0
4000b6e0:	1a00021a 	bne	4000bf50 <_svfiprintf_r+0xcb8>
4000b6e4:	e2466010 	sub	r6, r6, #16
4000b6e8:	e3560010 	cmp	r6, #16
4000b6ec:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000b6f0:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000b6f4:	e28d0080 	add	r0, sp, #128	; 0x80
4000b6f8:	caffffeb 	bgt	4000b6ac <_svfiprintf_r+0x414>
4000b6fc:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
4000b700:	e1a05006 	mov	r5, r6
4000b704:	e1a06000 	mov	r6, r0
4000b708:	e2822001 	add	r2, r2, #1
4000b70c:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
4000b710:	e3520007 	cmp	r2, #7
4000b714:	e0851001 	add	r1, r5, r1
4000b718:	e586c000 	str	ip, [r6]
4000b71c:	e5865004 	str	r5, [r6, #4]
4000b720:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000b724:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000b728:	d2866008 	addle	r6, r6, #8
4000b72c:	da00014c 	ble	4000bc64 <_svfiprintf_r+0x9cc>
4000b730:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000b734:	e59d1018 	ldr	r1, [sp, #24]
4000b738:	e28d204c 	add	r2, sp, #76	; 0x4c
4000b73c:	ebfffe6a 	bl	4000b0ec <__ssprint_r>
4000b740:	e3500000 	cmp	r0, #0
4000b744:	1a000201 	bne	4000bf50 <_svfiprintf_r+0xcb8>
4000b748:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000b74c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000b750:	e28d6080 	add	r6, sp, #128	; 0x80
4000b754:	ea000142 	b	4000bc64 <_svfiprintf_r+0x9cc>
4000b758:	e1a031a4 	lsr	r3, r4, #3
4000b75c:	e1833e85 	orr	r3, r3, r5, lsl #29
4000b760:	e1a001a5 	lsr	r0, r5, #3
4000b764:	e2041007 	and	r1, r4, #7
4000b768:	e1a05000 	mov	r5, r0
4000b76c:	e1a04003 	mov	r4, r3
4000b770:	e1940005 	orrs	r0, r4, r5
4000b774:	e2813030 	add	r3, r1, #48	; 0x30
4000b778:	e1a09002 	mov	r9, r2
4000b77c:	e5c23000 	strb	r3, [r2]
4000b780:	e2422001 	sub	r2, r2, #1
4000b784:	1afffff3 	bne	4000b758 <_svfiprintf_r+0x4c0>
4000b788:	e59d4008 	ldr	r4, [sp, #8]
4000b78c:	e3140001 	tst	r4, #1
4000b790:	e1a01009 	mov	r1, r9
4000b794:	0affff9a 	beq	4000b604 <_svfiprintf_r+0x36c>
4000b798:	e3530030 	cmp	r3, #48	; 0x30
4000b79c:	059dc004 	ldreq	ip, [sp, #4]
4000b7a0:	159d5004 	ldrne	r5, [sp, #4]
4000b7a4:	11a09002 	movne	r9, r2
4000b7a8:	13a03030 	movne	r3, #48	; 0x30
4000b7ac:	0069400c 	rsbeq	r4, r9, ip
4000b7b0:	10694005 	rsbne	r4, r9, r5
4000b7b4:	15413001 	strbne	r3, [r1, #-1]
4000b7b8:	eaffff93 	b	4000b60c <_svfiprintf_r+0x374>
4000b7bc:	e59dc008 	ldr	ip, [sp, #8]
4000b7c0:	e21c3020 	ands	r3, ip, #32
4000b7c4:	e58d0014 	str	r0, [sp, #20]
4000b7c8:	0a00007b 	beq	4000b9bc <_svfiprintf_r+0x724>
4000b7cc:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000b7d0:	e2843007 	add	r3, r4, #7
4000b7d4:	e3c33007 	bic	r3, r3, #7
4000b7d8:	e2835008 	add	r5, r3, #8
4000b7dc:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b7e0:	e8930030 	ldm	r3, {r4, r5}
4000b7e4:	e3a03000 	mov	r3, #0
4000b7e8:	eaffff64 	b	4000b580 <_svfiprintf_r+0x2e8>
4000b7ec:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b7f0:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b7f4:	e59d5008 	ldr	r5, [sp, #8]
4000b7f8:	e28cc004 	add	ip, ip, #4
4000b7fc:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000b800:	e59fcaa4 	ldr	ip, [pc, #2724]	; 4000c2ac <_svfiprintf_r+0x1014>
4000b804:	e3855002 	orr	r5, r5, #2
4000b808:	e5934000 	ldr	r4, [r3]
4000b80c:	e3a02030 	mov	r2, #48	; 0x30
4000b810:	e3a03078 	mov	r3, #120	; 0x78
4000b814:	e58d5008 	str	r5, [sp, #8]
4000b818:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000b81c:	e58d0014 	str	r0, [sp, #20]
4000b820:	e3a05000 	mov	r5, #0
4000b824:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000b828:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000b82c:	e3a03002 	mov	r3, #2
4000b830:	eaffff52 	b	4000b580 <_svfiprintf_r+0x2e8>
4000b834:	e5d73000 	ldrb	r3, [r7]
4000b838:	e3a0102b 	mov	r1, #43	; 0x2b
4000b83c:	eafffeda 	b	4000b3ac <_svfiprintf_r+0x114>
4000b840:	e59d5008 	ldr	r5, [sp, #8]
4000b844:	e59f4a60 	ldr	r4, [pc, #2656]	; 4000c2ac <_svfiprintf_r+0x1014>
4000b848:	e3150020 	tst	r5, #32
4000b84c:	e58d0014 	str	r0, [sp, #20]
4000b850:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000b854:	e58d4034 	str	r4, [sp, #52]	; 0x34
4000b858:	0a000030 	beq	4000b920 <_svfiprintf_r+0x688>
4000b85c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b860:	e28c2007 	add	r2, ip, #7
4000b864:	e3c22007 	bic	r2, r2, #7
4000b868:	e2824008 	add	r4, r2, #8
4000b86c:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000b870:	e8920030 	ldm	r2, {r4, r5}
4000b874:	e59dc008 	ldr	ip, [sp, #8]
4000b878:	e31c0001 	tst	ip, #1
4000b87c:	0a0000e9 	beq	4000bc28 <_svfiprintf_r+0x990>
4000b880:	e1940005 	orrs	r0, r4, r5
4000b884:	0a0000e7 	beq	4000bc28 <_svfiprintf_r+0x990>
4000b888:	e3a02030 	mov	r2, #48	; 0x30
4000b88c:	e38cc002 	orr	ip, ip, #2
4000b890:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000b894:	e58dc008 	str	ip, [sp, #8]
4000b898:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000b89c:	e3a03002 	mov	r3, #2
4000b8a0:	eaffff36 	b	4000b580 <_svfiprintf_r+0x2e8>
4000b8a4:	e3510000 	cmp	r1, #0
4000b8a8:	e5d73000 	ldrb	r3, [r7]
4000b8ac:	03a01020 	moveq	r1, #32
4000b8b0:	eafffebd 	b	4000b3ac <_svfiprintf_r+0x114>
4000b8b4:	e59dc008 	ldr	ip, [sp, #8]
4000b8b8:	e38cc001 	orr	ip, ip, #1
4000b8bc:	e58dc008 	str	ip, [sp, #8]
4000b8c0:	e5d73000 	ldrb	r3, [r7]
4000b8c4:	eafffeb8 	b	4000b3ac <_svfiprintf_r+0x114>
4000b8c8:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000b8cc:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b8d0:	e5932000 	ldr	r2, [r3]
4000b8d4:	e3a04001 	mov	r4, #1
4000b8d8:	e3a03000 	mov	r3, #0
4000b8dc:	e2855004 	add	r5, r5, #4
4000b8e0:	e58d0014 	str	r0, [sp, #20]
4000b8e4:	e58d4010 	str	r4, [sp, #16]
4000b8e8:	e5cd2058 	strb	r2, [sp, #88]	; 0x58
4000b8ec:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b8f0:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000b8f4:	e28d9058 	add	r9, sp, #88	; 0x58
4000b8f8:	e3a05000 	mov	r5, #0
4000b8fc:	e58d500c 	str	r5, [sp, #12]
4000b900:	eaffff48 	b	4000b628 <_svfiprintf_r+0x390>
4000b904:	e59f59a4 	ldr	r5, [pc, #2468]	; 4000c2b0 <_svfiprintf_r+0x1018>
4000b908:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000b90c:	e59d5008 	ldr	r5, [sp, #8]
4000b910:	e3150020 	tst	r5, #32
4000b914:	e58d0014 	str	r0, [sp, #20]
4000b918:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000b91c:	1affffce 	bne	4000b85c <_svfiprintf_r+0x5c4>
4000b920:	e59d5008 	ldr	r5, [sp, #8]
4000b924:	e3150010 	tst	r5, #16
4000b928:	1a00022d 	bne	4000c1e4 <_svfiprintf_r+0xf4c>
4000b92c:	e59d4008 	ldr	r4, [sp, #8]
4000b930:	e3140040 	tst	r4, #64	; 0x40
4000b934:	0a00022a 	beq	4000c1e4 <_svfiprintf_r+0xf4c>
4000b938:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b93c:	e1d540b0 	ldrh	r4, [r5]
4000b940:	e2855004 	add	r5, r5, #4
4000b944:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b948:	e3a05000 	mov	r5, #0
4000b94c:	eaffffc8 	b	4000b874 <_svfiprintf_r+0x5dc>
4000b950:	e59d4008 	ldr	r4, [sp, #8]
4000b954:	e3844010 	orr	r4, r4, #16
4000b958:	e58d4008 	str	r4, [sp, #8]
4000b95c:	e59d5008 	ldr	r5, [sp, #8]
4000b960:	e3150020 	tst	r5, #32
4000b964:	e58d0014 	str	r0, [sp, #20]
4000b968:	1afffefd 	bne	4000b564 <_svfiprintf_r+0x2cc>
4000b96c:	e59d5008 	ldr	r5, [sp, #8]
4000b970:	e3150010 	tst	r5, #16
4000b974:	1a000213 	bne	4000c1c8 <_svfiprintf_r+0xf30>
4000b978:	e59d4008 	ldr	r4, [sp, #8]
4000b97c:	e3140040 	tst	r4, #64	; 0x40
4000b980:	0a000210 	beq	4000c1c8 <_svfiprintf_r+0xf30>
4000b984:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b988:	e1d540b0 	ldrh	r4, [r5]
4000b98c:	e2855004 	add	r5, r5, #4
4000b990:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b994:	e3a03001 	mov	r3, #1
4000b998:	e3a05000 	mov	r5, #0
4000b99c:	eafffef7 	b	4000b580 <_svfiprintf_r+0x2e8>
4000b9a0:	e59d5008 	ldr	r5, [sp, #8]
4000b9a4:	e3855010 	orr	r5, r5, #16
4000b9a8:	e58d5008 	str	r5, [sp, #8]
4000b9ac:	e59dc008 	ldr	ip, [sp, #8]
4000b9b0:	e21c3020 	ands	r3, ip, #32
4000b9b4:	e58d0014 	str	r0, [sp, #20]
4000b9b8:	1affff83 	bne	4000b7cc <_svfiprintf_r+0x534>
4000b9bc:	e59dc008 	ldr	ip, [sp, #8]
4000b9c0:	e21c2010 	ands	r2, ip, #16
4000b9c4:	0a00020c 	beq	4000c1fc <_svfiprintf_r+0xf64>
4000b9c8:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000b9cc:	e5954000 	ldr	r4, [r5]
4000b9d0:	e2855004 	add	r5, r5, #4
4000b9d4:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000b9d8:	e3a05000 	mov	r5, #0
4000b9dc:	eafffee7 	b	4000b580 <_svfiprintf_r+0x2e8>
4000b9e0:	e59dc008 	ldr	ip, [sp, #8]
4000b9e4:	e38cc010 	orr	ip, ip, #16
4000b9e8:	e58dc008 	str	ip, [sp, #8]
4000b9ec:	e59d4008 	ldr	r4, [sp, #8]
4000b9f0:	e3140020 	tst	r4, #32
4000b9f4:	e58d0014 	str	r0, [sp, #20]
4000b9f8:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000b9fc:	0a00003a 	beq	4000baec <_svfiprintf_r+0x854>
4000ba00:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000ba04:	e2851007 	add	r1, r5, #7
4000ba08:	e3c11007 	bic	r1, r1, #7
4000ba0c:	e891000c 	ldm	r1, {r2, r3}
4000ba10:	e2811008 	add	r1, r1, #8
4000ba14:	e3520000 	cmp	r2, #0
4000ba18:	e2d30000 	sbcs	r0, r3, #0
4000ba1c:	e58d1024 	str	r1, [sp, #36]	; 0x24
4000ba20:	e1a04002 	mov	r4, r2
4000ba24:	e1a05003 	mov	r5, r3
4000ba28:	ba000040 	blt	4000bb30 <_svfiprintf_r+0x898>
4000ba2c:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000ba30:	e3a03001 	mov	r3, #1
4000ba34:	eafffed3 	b	4000b588 <_svfiprintf_r+0x2f0>
4000ba38:	e2432030 	sub	r2, r3, #48	; 0x30
4000ba3c:	e3a00000 	mov	r0, #0
4000ba40:	e4d73001 	ldrb	r3, [r7], #1
4000ba44:	e0800100 	add	r0, r0, r0, lsl #2
4000ba48:	e0820080 	add	r0, r2, r0, lsl #1
4000ba4c:	e2432030 	sub	r2, r3, #48	; 0x30
4000ba50:	e3520009 	cmp	r2, #9
4000ba54:	9afffff9 	bls	4000ba40 <_svfiprintf_r+0x7a8>
4000ba58:	eafffe54 	b	4000b3b0 <_svfiprintf_r+0x118>
4000ba5c:	e59d4008 	ldr	r4, [sp, #8]
4000ba60:	e3140020 	tst	r4, #32
4000ba64:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000ba68:	1a0001f3 	bne	4000c23c <_svfiprintf_r+0xfa4>
4000ba6c:	e59dc008 	ldr	ip, [sp, #8]
4000ba70:	e31c0010 	tst	ip, #16
4000ba74:	0a000201 	beq	4000c280 <_svfiprintf_r+0xfe8>
4000ba78:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000ba7c:	e59d5020 	ldr	r5, [sp, #32]
4000ba80:	e5943000 	ldr	r3, [r4]
4000ba84:	e2844004 	add	r4, r4, #4
4000ba88:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000ba8c:	e5835000 	str	r5, [r3]
4000ba90:	eafffe1d 	b	4000b30c <_svfiprintf_r+0x74>
4000ba94:	e5d73000 	ldrb	r3, [r7]
4000ba98:	e353006c 	cmp	r3, #108	; 0x6c
4000ba9c:	059d4008 	ldreq	r4, [sp, #8]
4000baa0:	159d5008 	ldrne	r5, [sp, #8]
4000baa4:	e1a02007 	mov	r2, r7
4000baa8:	03844020 	orreq	r4, r4, #32
4000baac:	13855010 	orrne	r5, r5, #16
4000bab0:	02877001 	addeq	r7, r7, #1
4000bab4:	058d4008 	streq	r4, [sp, #8]
4000bab8:	05d23001 	ldrbeq	r3, [r2, #1]
4000babc:	158d5008 	strne	r5, [sp, #8]
4000bac0:	eafffe39 	b	4000b3ac <_svfiprintf_r+0x114>
4000bac4:	e59dc008 	ldr	ip, [sp, #8]
4000bac8:	e38cc040 	orr	ip, ip, #64	; 0x40
4000bacc:	e58dc008 	str	ip, [sp, #8]
4000bad0:	e5d73000 	ldrb	r3, [r7]
4000bad4:	eafffe34 	b	4000b3ac <_svfiprintf_r+0x114>
4000bad8:	e59d4008 	ldr	r4, [sp, #8]
4000badc:	e3140020 	tst	r4, #32
4000bae0:	e58d0014 	str	r0, [sp, #20]
4000bae4:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000bae8:	1affffc4 	bne	4000ba00 <_svfiprintf_r+0x768>
4000baec:	e59dc008 	ldr	ip, [sp, #8]
4000baf0:	e31c0010 	tst	ip, #16
4000baf4:	1a0001cd 	bne	4000c230 <_svfiprintf_r+0xf98>
4000baf8:	e59d4008 	ldr	r4, [sp, #8]
4000bafc:	e3140040 	tst	r4, #64	; 0x40
4000bb00:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000bb04:	0a0001ca 	beq	4000c234 <_svfiprintf_r+0xf9c>
4000bb08:	e1d540f0 	ldrsh	r4, [r5]
4000bb0c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000bb10:	e1a05fc4 	asr	r5, r4, #31
4000bb14:	e1a02004 	mov	r2, r4
4000bb18:	e1a03005 	mov	r3, r5
4000bb1c:	e28cc004 	add	ip, ip, #4
4000bb20:	e3520000 	cmp	r2, #0
4000bb24:	e2d30000 	sbcs	r0, r3, #0
4000bb28:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000bb2c:	aaffffbe 	bge	4000ba2c <_svfiprintf_r+0x794>
4000bb30:	e3a0b02d 	mov	fp, #45	; 0x2d
4000bb34:	e2744000 	rsbs	r4, r4, #0
4000bb38:	e2e55000 	rsc	r5, r5, #0
4000bb3c:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000bb40:	e3a03001 	mov	r3, #1
4000bb44:	eafffe8f 	b	4000b588 <_svfiprintf_r+0x2f0>
4000bb48:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000bb4c:	e5949000 	ldr	r9, [r4]
4000bb50:	e3a0b000 	mov	fp, #0
4000bb54:	e159000b 	cmp	r9, fp
4000bb58:	e58d0014 	str	r0, [sp, #20]
4000bb5c:	e2845004 	add	r5, r4, #4
4000bb60:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000bb64:	0a0001e5 	beq	4000c300 <_svfiprintf_r+0x1068>
4000bb68:	e59dc00c 	ldr	ip, [sp, #12]
4000bb6c:	e35c0000 	cmp	ip, #0
4000bb70:	e1a00009 	mov	r0, r9
4000bb74:	ba0001bb 	blt	4000c268 <_svfiprintf_r+0xfd0>
4000bb78:	e1a0100b 	mov	r1, fp
4000bb7c:	e1a0200c 	mov	r2, ip
4000bb80:	ebfff8d3 	bl	40009ed4 <memchr>
4000bb84:	e3500000 	cmp	r0, #0
4000bb88:	0a0001e4 	beq	4000c320 <_svfiprintf_r+0x1088>
4000bb8c:	e59d400c 	ldr	r4, [sp, #12]
4000bb90:	e0690000 	rsb	r0, r9, r0
4000bb94:	e58db00c 	str	fp, [sp, #12]
4000bb98:	e1540000 	cmp	r4, r0
4000bb9c:	a1a04000 	movge	r4, r0
4000bba0:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000bba4:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000bba8:	eafffe97 	b	4000b60c <_svfiprintf_r+0x374>
4000bbac:	e59dc008 	ldr	ip, [sp, #8]
4000bbb0:	e38cc020 	orr	ip, ip, #32
4000bbb4:	e58dc008 	str	ip, [sp, #8]
4000bbb8:	e5d73000 	ldrb	r3, [r7]
4000bbbc:	eafffdfa 	b	4000b3ac <_svfiprintf_r+0x114>
4000bbc0:	e59d5008 	ldr	r5, [sp, #8]
4000bbc4:	e3855080 	orr	r5, r5, #128	; 0x80
4000bbc8:	e58d5008 	str	r5, [sp, #8]
4000bbcc:	e5d73000 	ldrb	r3, [r7]
4000bbd0:	eafffdf5 	b	4000b3ac <_svfiprintf_r+0x114>
4000bbd4:	e5d73000 	ldrb	r3, [r7]
4000bbd8:	e353002a 	cmp	r3, #42	; 0x2a
4000bbdc:	e2874001 	add	r4, r7, #1
4000bbe0:	0a0001d3 	beq	4000c334 <_svfiprintf_r+0x109c>
4000bbe4:	e2432030 	sub	r2, r3, #48	; 0x30
4000bbe8:	e3520009 	cmp	r2, #9
4000bbec:	83a0c000 	movhi	ip, #0
4000bbf0:	81a07004 	movhi	r7, r4
4000bbf4:	858dc00c 	strhi	ip, [sp, #12]
4000bbf8:	8afffdec 	bhi	4000b3b0 <_svfiprintf_r+0x118>
4000bbfc:	e3a0c000 	mov	ip, #0
4000bc00:	e4d43001 	ldrb	r3, [r4], #1
4000bc04:	e08cc10c 	add	ip, ip, ip, lsl #2
4000bc08:	e082c08c 	add	ip, r2, ip, lsl #1
4000bc0c:	e2432030 	sub	r2, r3, #48	; 0x30
4000bc10:	e3520009 	cmp	r2, #9
4000bc14:	9afffff9 	bls	4000bc00 <_svfiprintf_r+0x968>
4000bc18:	e18ccfcc 	orr	ip, ip, ip, asr #31
4000bc1c:	e58dc00c 	str	ip, [sp, #12]
4000bc20:	e1a07004 	mov	r7, r4
4000bc24:	eafffde1 	b	4000b3b0 <_svfiprintf_r+0x118>
4000bc28:	e3a03002 	mov	r3, #2
4000bc2c:	eafffe53 	b	4000b580 <_svfiprintf_r+0x2e8>
4000bc30:	e3530000 	cmp	r3, #0
4000bc34:	e58d0014 	str	r0, [sp, #20]
4000bc38:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000bc3c:	0a0000bd 	beq	4000bf38 <_svfiprintf_r+0xca0>
4000bc40:	e3a02000 	mov	r2, #0
4000bc44:	e3a04001 	mov	r4, #1
4000bc48:	e58d4010 	str	r4, [sp, #16]
4000bc4c:	e5cd3058 	strb	r3, [sp, #88]	; 0x58
4000bc50:	e5cd2047 	strb	r2, [sp, #71]	; 0x47
4000bc54:	e28d9058 	add	r9, sp, #88	; 0x58
4000bc58:	eaffff26 	b	4000b8f8 <_svfiprintf_r+0x660>
4000bc5c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bc60:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bc64:	e5dd3047 	ldrb	r3, [sp, #71]	; 0x47
4000bc68:	e3530000 	cmp	r3, #0
4000bc6c:	0a000009 	beq	4000bc98 <_svfiprintf_r+0xa00>
4000bc70:	e2822001 	add	r2, r2, #1
4000bc74:	e3520007 	cmp	r2, #7
4000bc78:	e2811001 	add	r1, r1, #1
4000bc7c:	e28d0047 	add	r0, sp, #71	; 0x47
4000bc80:	e3a03001 	mov	r3, #1
4000bc84:	e8860009 	stm	r6, {r0, r3}
4000bc88:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bc8c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bc90:	d2866008 	addle	r6, r6, #8
4000bc94:	ca00010d 	bgt	4000c0d0 <_svfiprintf_r+0xe38>
4000bc98:	e59d301c 	ldr	r3, [sp, #28]
4000bc9c:	e3530000 	cmp	r3, #0
4000bca0:	0a000009 	beq	4000bccc <_svfiprintf_r+0xa34>
4000bca4:	e2822001 	add	r2, r2, #1
4000bca8:	e3520007 	cmp	r2, #7
4000bcac:	e2811002 	add	r1, r1, #2
4000bcb0:	e28d0048 	add	r0, sp, #72	; 0x48
4000bcb4:	e3a03002 	mov	r3, #2
4000bcb8:	e8860009 	stm	r6, {r0, r3}
4000bcbc:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bcc0:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bcc4:	d2866008 	addle	r6, r6, #8
4000bcc8:	ca00010a 	bgt	4000c0f8 <_svfiprintf_r+0xe60>
4000bccc:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000bcd0:	e3550080 	cmp	r5, #128	; 0x80
4000bcd4:	0a0000a5 	beq	4000bf70 <_svfiprintf_r+0xcd8>
4000bcd8:	e59dc00c 	ldr	ip, [sp, #12]
4000bcdc:	e064500c 	rsb	r5, r4, ip
4000bce0:	e3550000 	cmp	r5, #0
4000bce4:	da000038 	ble	4000bdcc <_svfiprintf_r+0xb34>
4000bce8:	e3550010 	cmp	r5, #16
4000bcec:	d59f35c0 	ldrle	r3, [pc, #1472]	; 4000c2b4 <_svfiprintf_r+0x101c>
4000bcf0:	d58d301c 	strle	r3, [sp, #28]
4000bcf4:	da000022 	ble	4000bd84 <_svfiprintf_r+0xaec>
4000bcf8:	e59fc5b4 	ldr	ip, [pc, #1460]	; 4000c2b4 <_svfiprintf_r+0x101c>
4000bcfc:	e58d400c 	str	r4, [sp, #12]
4000bd00:	e1a00006 	mov	r0, r6
4000bd04:	e58dc01c 	str	ip, [sp, #28]
4000bd08:	e1a06005 	mov	r6, r5
4000bd0c:	e3a0b010 	mov	fp, #16
4000bd10:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000bd14:	e59d5018 	ldr	r5, [sp, #24]
4000bd18:	ea000002 	b	4000bd28 <_svfiprintf_r+0xa90>
4000bd1c:	e2466010 	sub	r6, r6, #16
4000bd20:	e3560010 	cmp	r6, #16
4000bd24:	da000013 	ble	4000bd78 <_svfiprintf_r+0xae0>
4000bd28:	e2822001 	add	r2, r2, #1
4000bd2c:	e3520007 	cmp	r2, #7
4000bd30:	e2811010 	add	r1, r1, #16
4000bd34:	e8800900 	stm	r0, {r8, fp}
4000bd38:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bd3c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bd40:	d2800008 	addle	r0, r0, #8
4000bd44:	dafffff4 	ble	4000bd1c <_svfiprintf_r+0xa84>
4000bd48:	e1a00004 	mov	r0, r4
4000bd4c:	e1a01005 	mov	r1, r5
4000bd50:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bd54:	ebfffce4 	bl	4000b0ec <__ssprint_r>
4000bd58:	e3500000 	cmp	r0, #0
4000bd5c:	1a00007b 	bne	4000bf50 <_svfiprintf_r+0xcb8>
4000bd60:	e2466010 	sub	r6, r6, #16
4000bd64:	e3560010 	cmp	r6, #16
4000bd68:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bd6c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bd70:	e28d0080 	add	r0, sp, #128	; 0x80
4000bd74:	caffffeb 	bgt	4000bd28 <_svfiprintf_r+0xa90>
4000bd78:	e59d400c 	ldr	r4, [sp, #12]
4000bd7c:	e1a05006 	mov	r5, r6
4000bd80:	e1a06000 	mov	r6, r0
4000bd84:	e2822001 	add	r2, r2, #1
4000bd88:	e59d301c 	ldr	r3, [sp, #28]
4000bd8c:	e3520007 	cmp	r2, #7
4000bd90:	e0811005 	add	r1, r1, r5
4000bd94:	e8860028 	stm	r6, {r3, r5}
4000bd98:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bd9c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bda0:	d2866008 	addle	r6, r6, #8
4000bda4:	da000008 	ble	4000bdcc <_svfiprintf_r+0xb34>
4000bda8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000bdac:	e59d1018 	ldr	r1, [sp, #24]
4000bdb0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bdb4:	ebfffccc 	bl	4000b0ec <__ssprint_r>
4000bdb8:	e3500000 	cmp	r0, #0
4000bdbc:	1a000063 	bne	4000bf50 <_svfiprintf_r+0xcb8>
4000bdc0:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bdc4:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bdc8:	e28d6080 	add	r6, sp, #128	; 0x80
4000bdcc:	e2822001 	add	r2, r2, #1
4000bdd0:	e3520007 	cmp	r2, #7
4000bdd4:	e0811004 	add	r1, r1, r4
4000bdd8:	e5869000 	str	r9, [r6]
4000bddc:	e5864004 	str	r4, [r6, #4]
4000bde0:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bde4:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bde8:	d2866008 	addle	r6, r6, #8
4000bdec:	ca00009f 	bgt	4000c070 <_svfiprintf_r+0xdd8>
4000bdf0:	e59d4008 	ldr	r4, [sp, #8]
4000bdf4:	e3140004 	tst	r4, #4
4000bdf8:	0a00002f 	beq	4000bebc <_svfiprintf_r+0xc24>
4000bdfc:	e59d5014 	ldr	r5, [sp, #20]
4000be00:	e59dc010 	ldr	ip, [sp, #16]
4000be04:	e06c4005 	rsb	r4, ip, r5
4000be08:	e3540000 	cmp	r4, #0
4000be0c:	da00002a 	ble	4000bebc <_svfiprintf_r+0xc24>
4000be10:	e3540010 	cmp	r4, #16
4000be14:	d59f548c 	ldrle	r5, [pc, #1164]	; 4000c2a8 <_svfiprintf_r+0x1010>
4000be18:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000be1c:	d58d5030 	strle	r5, [sp, #48]	; 0x30
4000be20:	da00001d 	ble	4000be9c <_svfiprintf_r+0xc04>
4000be24:	e59fc47c 	ldr	ip, [pc, #1148]	; 4000c2a8 <_svfiprintf_r+0x1010>
4000be28:	e3a05010 	mov	r5, #16
4000be2c:	e58dc030 	str	ip, [sp, #48]	; 0x30
4000be30:	e59d9028 	ldr	r9, [sp, #40]	; 0x28
4000be34:	e59db018 	ldr	fp, [sp, #24]
4000be38:	ea000002 	b	4000be48 <_svfiprintf_r+0xbb0>
4000be3c:	e2444010 	sub	r4, r4, #16
4000be40:	e3540010 	cmp	r4, #16
4000be44:	da000014 	ble	4000be9c <_svfiprintf_r+0xc04>
4000be48:	e2833001 	add	r3, r3, #1
4000be4c:	e3530007 	cmp	r3, #7
4000be50:	e2811010 	add	r1, r1, #16
4000be54:	e586a000 	str	sl, [r6]
4000be58:	e5865004 	str	r5, [r6, #4]
4000be5c:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000be60:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000be64:	d2866008 	addle	r6, r6, #8
4000be68:	dafffff3 	ble	4000be3c <_svfiprintf_r+0xba4>
4000be6c:	e1a00009 	mov	r0, r9
4000be70:	e1a0100b 	mov	r1, fp
4000be74:	e28d204c 	add	r2, sp, #76	; 0x4c
4000be78:	ebfffc9b 	bl	4000b0ec <__ssprint_r>
4000be7c:	e3500000 	cmp	r0, #0
4000be80:	1a000032 	bne	4000bf50 <_svfiprintf_r+0xcb8>
4000be84:	e2444010 	sub	r4, r4, #16
4000be88:	e3540010 	cmp	r4, #16
4000be8c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000be90:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000be94:	e28d6080 	add	r6, sp, #128	; 0x80
4000be98:	caffffea 	bgt	4000be48 <_svfiprintf_r+0xbb0>
4000be9c:	e2833001 	add	r3, r3, #1
4000bea0:	e3530007 	cmp	r3, #7
4000bea4:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000bea8:	e59d3030 	ldr	r3, [sp, #48]	; 0x30
4000beac:	e0811004 	add	r1, r1, r4
4000beb0:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000beb4:	e8860018 	stm	r6, {r3, r4}
4000beb8:	ca0000b5 	bgt	4000c194 <_svfiprintf_r+0xefc>
4000bebc:	e28d5010 	add	r5, sp, #16
4000bec0:	e59d4020 	ldr	r4, [sp, #32]
4000bec4:	e8951020 	ldm	r5, {r5, ip}
4000bec8:	e155000c 	cmp	r5, ip
4000becc:	a0844005 	addge	r4, r4, r5
4000bed0:	b084400c 	addlt	r4, r4, ip
4000bed4:	e3510000 	cmp	r1, #0
4000bed8:	e58d4020 	str	r4, [sp, #32]
4000bedc:	1a00006c 	bne	4000c094 <_svfiprintf_r+0xdfc>
4000bee0:	e3a03000 	mov	r3, #0
4000bee4:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000bee8:	e5d73000 	ldrb	r3, [r7]
4000beec:	e3530000 	cmp	r3, #0
4000bef0:	13530025 	cmpne	r3, #37	; 0x25
4000bef4:	e28d6080 	add	r6, sp, #128	; 0x80
4000bef8:	1afffd07 	bne	4000b31c <_svfiprintf_r+0x84>
4000befc:	e1a04007 	mov	r4, r7
4000bf00:	eafffd1c 	b	4000b378 <_svfiprintf_r+0xe0>
4000bf04:	e3530000 	cmp	r3, #0
4000bf08:	11a04002 	movne	r4, r2
4000bf0c:	128d9080 	addne	r9, sp, #128	; 0x80
4000bf10:	1afffdbd 	bne	4000b60c <_svfiprintf_r+0x374>
4000bf14:	e59dc008 	ldr	ip, [sp, #8]
4000bf18:	e31c0001 	tst	ip, #1
4000bf1c:	13a03030 	movne	r3, #48	; 0x30
4000bf20:	15cd307f 	strbne	r3, [sp, #127]	; 0x7f
4000bf24:	159d403c 	ldrne	r4, [sp, #60]	; 0x3c
4000bf28:	128d907f 	addne	r9, sp, #127	; 0x7f
4000bf2c:	01a04003 	moveq	r4, r3
4000bf30:	028d9080 	addeq	r9, sp, #128	; 0x80
4000bf34:	eafffdb4 	b	4000b60c <_svfiprintf_r+0x374>
4000bf38:	e59d3054 	ldr	r3, [sp, #84]	; 0x54
4000bf3c:	e3530000 	cmp	r3, #0
4000bf40:	159d0028 	ldrne	r0, [sp, #40]	; 0x28
4000bf44:	159d1018 	ldrne	r1, [sp, #24]
4000bf48:	128d204c 	addne	r2, sp, #76	; 0x4c
4000bf4c:	1bfffc66 	blne	4000b0ec <__ssprint_r>
4000bf50:	e59d4018 	ldr	r4, [sp, #24]
4000bf54:	e1d430bc 	ldrh	r3, [r4, #12]
4000bf58:	e59d0020 	ldr	r0, [sp, #32]
4000bf5c:	e3130040 	tst	r3, #64	; 0x40
4000bf60:	13e00000 	mvnne	r0, #0
4000bf64:	e28dd0c4 	add	sp, sp, #196	; 0xc4
4000bf68:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bf6c:	e12fff1e 	bx	lr
4000bf70:	e28d3010 	add	r3, sp, #16
4000bf74:	e8931008 	ldm	r3, {r3, ip}
4000bf78:	e063500c 	rsb	r5, r3, ip
4000bf7c:	e3550000 	cmp	r5, #0
4000bf80:	daffff54 	ble	4000bcd8 <_svfiprintf_r+0xa40>
4000bf84:	e3550010 	cmp	r5, #16
4000bf88:	d59fc324 	ldrle	ip, [pc, #804]	; 4000c2b4 <_svfiprintf_r+0x101c>
4000bf8c:	d58dc01c 	strle	ip, [sp, #28]
4000bf90:	da000022 	ble	4000c020 <_svfiprintf_r+0xd88>
4000bf94:	e59f3318 	ldr	r3, [pc, #792]	; 4000c2b4 <_svfiprintf_r+0x101c>
4000bf98:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000bf9c:	e1a00006 	mov	r0, r6
4000bfa0:	e58d301c 	str	r3, [sp, #28]
4000bfa4:	e1a06005 	mov	r6, r5
4000bfa8:	e3a0b010 	mov	fp, #16
4000bfac:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000bfb0:	e59d5018 	ldr	r5, [sp, #24]
4000bfb4:	ea000002 	b	4000bfc4 <_svfiprintf_r+0xd2c>
4000bfb8:	e2466010 	sub	r6, r6, #16
4000bfbc:	e3560010 	cmp	r6, #16
4000bfc0:	da000013 	ble	4000c014 <_svfiprintf_r+0xd7c>
4000bfc4:	e2822001 	add	r2, r2, #1
4000bfc8:	e3520007 	cmp	r2, #7
4000bfcc:	e2811010 	add	r1, r1, #16
4000bfd0:	e8800900 	stm	r0, {r8, fp}
4000bfd4:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bfd8:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bfdc:	d2800008 	addle	r0, r0, #8
4000bfe0:	dafffff4 	ble	4000bfb8 <_svfiprintf_r+0xd20>
4000bfe4:	e1a00004 	mov	r0, r4
4000bfe8:	e1a01005 	mov	r1, r5
4000bfec:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bff0:	ebfffc3d 	bl	4000b0ec <__ssprint_r>
4000bff4:	e3500000 	cmp	r0, #0
4000bff8:	1affffd4 	bne	4000bf50 <_svfiprintf_r+0xcb8>
4000bffc:	e2466010 	sub	r6, r6, #16
4000c000:	e3560010 	cmp	r6, #16
4000c004:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c008:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c00c:	e28d0080 	add	r0, sp, #128	; 0x80
4000c010:	caffffeb 	bgt	4000bfc4 <_svfiprintf_r+0xd2c>
4000c014:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
4000c018:	e1a05006 	mov	r5, r6
4000c01c:	e1a06000 	mov	r6, r0
4000c020:	e2822001 	add	r2, r2, #1
4000c024:	e59dc01c 	ldr	ip, [sp, #28]
4000c028:	e3520007 	cmp	r2, #7
4000c02c:	e0811005 	add	r1, r1, r5
4000c030:	e586c000 	str	ip, [r6]
4000c034:	e5865004 	str	r5, [r6, #4]
4000c038:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c03c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c040:	d2866008 	addle	r6, r6, #8
4000c044:	daffff23 	ble	4000bcd8 <_svfiprintf_r+0xa40>
4000c048:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c04c:	e59d1018 	ldr	r1, [sp, #24]
4000c050:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c054:	ebfffc24 	bl	4000b0ec <__ssprint_r>
4000c058:	e3500000 	cmp	r0, #0
4000c05c:	1affffbb 	bne	4000bf50 <_svfiprintf_r+0xcb8>
4000c060:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c064:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c068:	e28d6080 	add	r6, sp, #128	; 0x80
4000c06c:	eaffff19 	b	4000bcd8 <_svfiprintf_r+0xa40>
4000c070:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c074:	e59d1018 	ldr	r1, [sp, #24]
4000c078:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c07c:	ebfffc1a 	bl	4000b0ec <__ssprint_r>
4000c080:	e3500000 	cmp	r0, #0
4000c084:	1affffb1 	bne	4000bf50 <_svfiprintf_r+0xcb8>
4000c088:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c08c:	e28d6080 	add	r6, sp, #128	; 0x80
4000c090:	eaffff56 	b	4000bdf0 <_svfiprintf_r+0xb58>
4000c094:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c098:	e59d1018 	ldr	r1, [sp, #24]
4000c09c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c0a0:	ebfffc11 	bl	4000b0ec <__ssprint_r>
4000c0a4:	e3500000 	cmp	r0, #0
4000c0a8:	0affff8c 	beq	4000bee0 <_svfiprintf_r+0xc48>
4000c0ac:	eaffffa7 	b	4000bf50 <_svfiprintf_r+0xcb8>
4000c0b0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c0b4:	e59d1018 	ldr	r1, [sp, #24]
4000c0b8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c0bc:	ebfffc0a 	bl	4000b0ec <__ssprint_r>
4000c0c0:	e3500000 	cmp	r0, #0
4000c0c4:	1affffa1 	bne	4000bf50 <_svfiprintf_r+0xcb8>
4000c0c8:	e28d6080 	add	r6, sp, #128	; 0x80
4000c0cc:	eafffca6 	b	4000b36c <_svfiprintf_r+0xd4>
4000c0d0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c0d4:	e59d1018 	ldr	r1, [sp, #24]
4000c0d8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c0dc:	ebfffc02 	bl	4000b0ec <__ssprint_r>
4000c0e0:	e3500000 	cmp	r0, #0
4000c0e4:	1affff99 	bne	4000bf50 <_svfiprintf_r+0xcb8>
4000c0e8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c0ec:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c0f0:	e28d6080 	add	r6, sp, #128	; 0x80
4000c0f4:	eafffee7 	b	4000bc98 <_svfiprintf_r+0xa00>
4000c0f8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c0fc:	e59d1018 	ldr	r1, [sp, #24]
4000c100:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c104:	ebfffbf8 	bl	4000b0ec <__ssprint_r>
4000c108:	e3500000 	cmp	r0, #0
4000c10c:	1affff8f 	bne	4000bf50 <_svfiprintf_r+0xcb8>
4000c110:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c114:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c118:	e28d6080 	add	r6, sp, #128	; 0x80
4000c11c:	eafffeea 	b	4000bccc <_svfiprintf_r+0xa34>
4000c120:	e3550000 	cmp	r5, #0
4000c124:	03540009 	cmpeq	r4, #9
4000c128:	9a000021 	bls	4000c1b4 <_svfiprintf_r+0xf1c>
4000c12c:	e28dc07f 	add	ip, sp, #127	; 0x7f
4000c130:	e58d6010 	str	r6, [sp, #16]
4000c134:	e1a0600c 	mov	r6, ip
4000c138:	e1a00004 	mov	r0, r4
4000c13c:	e1a01005 	mov	r1, r5
4000c140:	e3a0200a 	mov	r2, #10
4000c144:	e3a03000 	mov	r3, #0
4000c148:	eb00069a 	bl	4000dbb8 <__aeabi_uldivmod>
4000c14c:	e2822030 	add	r2, r2, #48	; 0x30
4000c150:	e5c62000 	strb	r2, [r6]
4000c154:	e1a00004 	mov	r0, r4
4000c158:	e1a01005 	mov	r1, r5
4000c15c:	e3a0200a 	mov	r2, #10
4000c160:	e3a03000 	mov	r3, #0
4000c164:	eb000693 	bl	4000dbb8 <__aeabi_uldivmod>
4000c168:	e1a04000 	mov	r4, r0
4000c16c:	e1a05001 	mov	r5, r1
4000c170:	e194c005 	orrs	ip, r4, r5
4000c174:	e1a09006 	mov	r9, r6
4000c178:	e2466001 	sub	r6, r6, #1
4000c17c:	1affffed 	bne	4000c138 <_svfiprintf_r+0xea0>
4000c180:	e59d6010 	ldr	r6, [sp, #16]
4000c184:	eafffd1e 	b	4000b604 <_svfiprintf_r+0x36c>
4000c188:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000c18c:	e5d73000 	ldrb	r3, [r7]
4000c190:	eafffc85 	b	4000b3ac <_svfiprintf_r+0x114>
4000c194:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c198:	e59d1018 	ldr	r1, [sp, #24]
4000c19c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c1a0:	ebfffbd1 	bl	4000b0ec <__ssprint_r>
4000c1a4:	e3500000 	cmp	r0, #0
4000c1a8:	1affff68 	bne	4000bf50 <_svfiprintf_r+0xcb8>
4000c1ac:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c1b0:	eaffff41 	b	4000bebc <_svfiprintf_r+0xc24>
4000c1b4:	e2844030 	add	r4, r4, #48	; 0x30
4000c1b8:	e5cd407f 	strb	r4, [sp, #127]	; 0x7f
4000c1bc:	e28d907f 	add	r9, sp, #127	; 0x7f
4000c1c0:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
4000c1c4:	eafffd10 	b	4000b60c <_svfiprintf_r+0x374>
4000c1c8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c1cc:	e59c4000 	ldr	r4, [ip]
4000c1d0:	e28cc004 	add	ip, ip, #4
4000c1d4:	e3a03001 	mov	r3, #1
4000c1d8:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c1dc:	e3a05000 	mov	r5, #0
4000c1e0:	eafffce6 	b	4000b580 <_svfiprintf_r+0x2e8>
4000c1e4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c1e8:	e59c4000 	ldr	r4, [ip]
4000c1ec:	e28cc004 	add	ip, ip, #4
4000c1f0:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c1f4:	e3a05000 	mov	r5, #0
4000c1f8:	eafffd9d 	b	4000b874 <_svfiprintf_r+0x5dc>
4000c1fc:	e59dc008 	ldr	ip, [sp, #8]
4000c200:	e21c3040 	ands	r3, ip, #64	; 0x40
4000c204:	159d5024 	ldrne	r5, [sp, #36]	; 0x24
4000c208:	059dc024 	ldreq	ip, [sp, #36]	; 0x24
4000c20c:	11d540b0 	ldrhne	r4, [r5]
4000c210:	059c4000 	ldreq	r4, [ip]
4000c214:	12855004 	addne	r5, r5, #4
4000c218:	028cc004 	addeq	ip, ip, #4
4000c21c:	158d5024 	strne	r5, [sp, #36]	; 0x24
4000c220:	11a03002 	movne	r3, r2
4000c224:	058dc024 	streq	ip, [sp, #36]	; 0x24
4000c228:	e3a05000 	mov	r5, #0
4000c22c:	eafffcd3 	b	4000b580 <_svfiprintf_r+0x2e8>
4000c230:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c234:	e5954000 	ldr	r4, [r5]
4000c238:	eafffe33 	b	4000bb0c <_svfiprintf_r+0x874>
4000c23c:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c240:	e59d4020 	ldr	r4, [sp, #32]
4000c244:	e5951000 	ldr	r1, [r5]
4000c248:	e1a05fc4 	asr	r5, r4, #31
4000c24c:	e1a03005 	mov	r3, r5
4000c250:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c254:	e1a02004 	mov	r2, r4
4000c258:	e2855004 	add	r5, r5, #4
4000c25c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c260:	e881000c 	stm	r1, {r2, r3}
4000c264:	eafffc28 	b	4000b30c <_svfiprintf_r+0x74>
4000c268:	e58db00c 	str	fp, [sp, #12]
4000c26c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c270:	ebffe66b 	bl	40005c24 <strlen>
4000c274:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000c278:	e1a04000 	mov	r4, r0
4000c27c:	eafffce2 	b	4000b60c <_svfiprintf_r+0x374>
4000c280:	e59dc008 	ldr	ip, [sp, #8]
4000c284:	e31c0040 	tst	ip, #64	; 0x40
4000c288:	0a000015 	beq	4000c2e4 <_svfiprintf_r+0x104c>
4000c28c:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000c290:	e59d5020 	ldr	r5, [sp, #32]
4000c294:	e5943000 	ldr	r3, [r4]
4000c298:	e2844004 	add	r4, r4, #4
4000c29c:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000c2a0:	e1c350b0 	strh	r5, [r3]
4000c2a4:	eafffc18 	b	4000b30c <_svfiprintf_r+0x74>
4000c2a8:	40016b08 	andmi	r6, r1, r8, lsl #22
4000c2ac:	40016da8 	andmi	r6, r1, r8, lsr #27
4000c2b0:	40016d94 	mulmi	r1, r4, sp
4000c2b4:	40016b18 	andmi	r6, r1, r8, lsl fp
4000c2b8:	40016dbc 			; <UNDEFINED> instruction: 0x40016dbc
4000c2bc:	e3a01040 	mov	r1, #64	; 0x40
4000c2c0:	ebfff538 	bl	400097a8 <_malloc_r>
4000c2c4:	e3500000 	cmp	r0, #0
4000c2c8:	e5840000 	str	r0, [r4]
4000c2cc:	e5840010 	str	r0, [r4, #16]
4000c2d0:	0a000023 	beq	4000c364 <_svfiprintf_r+0x10cc>
4000c2d4:	e59dc018 	ldr	ip, [sp, #24]
4000c2d8:	e3a03040 	mov	r3, #64	; 0x40
4000c2dc:	e58c3014 	str	r3, [ip, #20]
4000c2e0:	eafffbf9 	b	4000b2cc <_svfiprintf_r+0x34>
4000c2e4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c2e8:	e59d4020 	ldr	r4, [sp, #32]
4000c2ec:	e59c3000 	ldr	r3, [ip]
4000c2f0:	e28cc004 	add	ip, ip, #4
4000c2f4:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c2f8:	e5834000 	str	r4, [r3]
4000c2fc:	eafffc02 	b	4000b30c <_svfiprintf_r+0x74>
4000c300:	e59d400c 	ldr	r4, [sp, #12]
4000c304:	e3540006 	cmp	r4, #6
4000c308:	23a04006 	movcs	r4, #6
4000c30c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c310:	e1c45fc4 	bic	r5, r4, r4, asr #31
4000c314:	e58d5010 	str	r5, [sp, #16]
4000c318:	e51f9068 	ldr	r9, [pc, #-104]	; 4000c2b8 <_svfiprintf_r+0x1020>
4000c31c:	eafffd75 	b	4000b8f8 <_svfiprintf_r+0x660>
4000c320:	e59d400c 	ldr	r4, [sp, #12]
4000c324:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000c328:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c32c:	e58d000c 	str	r0, [sp, #12]
4000c330:	eafffcb5 	b	4000b60c <_svfiprintf_r+0x374>
4000c334:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c338:	e5955000 	ldr	r5, [r5]
4000c33c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c340:	e3550000 	cmp	r5, #0
4000c344:	e5d73001 	ldrb	r3, [r7, #1]
4000c348:	e28c2004 	add	r2, ip, #4
4000c34c:	e1a07004 	mov	r7, r4
4000c350:	b3e04000 	mvnlt	r4, #0
4000c354:	e58d500c 	str	r5, [sp, #12]
4000c358:	e58d2024 	str	r2, [sp, #36]	; 0x24
4000c35c:	b58d400c 	strlt	r4, [sp, #12]
4000c360:	eafffc11 	b	4000b3ac <_svfiprintf_r+0x114>
4000c364:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
4000c368:	e3a0300c 	mov	r3, #12
4000c36c:	e5853000 	str	r3, [r5]
4000c370:	e3e00000 	mvn	r0, #0
4000c374:	eafffefa 	b	4000bf64 <_svfiprintf_r+0xccc>

4000c378 <_calloc_r>:
4000c378:	e92d4010 	push	{r4, lr}
4000c37c:	e0010192 	mul	r1, r2, r1
4000c380:	ebfff508 	bl	400097a8 <_malloc_r>
4000c384:	e2504000 	subs	r4, r0, #0
4000c388:	0a00000b 	beq	4000c3bc <_calloc_r+0x44>
4000c38c:	e5142004 	ldr	r2, [r4, #-4]
4000c390:	e3c22003 	bic	r2, r2, #3
4000c394:	e2422004 	sub	r2, r2, #4
4000c398:	e3520024 	cmp	r2, #36	; 0x24
4000c39c:	8a000017 	bhi	4000c400 <_calloc_r+0x88>
4000c3a0:	e3520013 	cmp	r2, #19
4000c3a4:	91a03004 	movls	r3, r4
4000c3a8:	8a000006 	bhi	4000c3c8 <_calloc_r+0x50>
4000c3ac:	e3a02000 	mov	r2, #0
4000c3b0:	e5832000 	str	r2, [r3]
4000c3b4:	e5832004 	str	r2, [r3, #4]
4000c3b8:	e5832008 	str	r2, [r3, #8]
4000c3bc:	e1a00004 	mov	r0, r4
4000c3c0:	e8bd4010 	pop	{r4, lr}
4000c3c4:	e12fff1e 	bx	lr
4000c3c8:	e3a03000 	mov	r3, #0
4000c3cc:	e352001b 	cmp	r2, #27
4000c3d0:	e5843000 	str	r3, [r4]
4000c3d4:	e5843004 	str	r3, [r4, #4]
4000c3d8:	92843008 	addls	r3, r4, #8
4000c3dc:	9afffff2 	bls	4000c3ac <_calloc_r+0x34>
4000c3e0:	e3520024 	cmp	r2, #36	; 0x24
4000c3e4:	e5843008 	str	r3, [r4, #8]
4000c3e8:	e584300c 	str	r3, [r4, #12]
4000c3ec:	05843010 	streq	r3, [r4, #16]
4000c3f0:	05843014 	streq	r3, [r4, #20]
4000c3f4:	12843010 	addne	r3, r4, #16
4000c3f8:	02843018 	addeq	r3, r4, #24
4000c3fc:	eaffffea 	b	4000c3ac <_calloc_r+0x34>
4000c400:	e3a01000 	mov	r1, #0
4000c404:	eb00012a 	bl	4000c8b4 <memset>
4000c408:	e1a00004 	mov	r0, r4
4000c40c:	e8bd4010 	pop	{r4, lr}
4000c410:	e12fff1e 	bx	lr

4000c414 <_malloc_trim_r>:
4000c414:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
4000c418:	e59f50e8 	ldr	r5, [pc, #232]	; 4000c508 <_malloc_trim_r+0xf4>
4000c41c:	e1a07001 	mov	r7, r1
4000c420:	e1a04000 	mov	r4, r0
4000c424:	ebfff72b 	bl	4000a0d8 <__malloc_lock>
4000c428:	e5953008 	ldr	r3, [r5, #8]
4000c42c:	e5936004 	ldr	r6, [r3, #4]
4000c430:	e3c66003 	bic	r6, r6, #3
4000c434:	e0677006 	rsb	r7, r7, r6
4000c438:	e2877efe 	add	r7, r7, #4064	; 0xfe0
4000c43c:	e287700f 	add	r7, r7, #15
4000c440:	e1a07627 	lsr	r7, r7, #12
4000c444:	e2477001 	sub	r7, r7, #1
4000c448:	e1a07607 	lsl	r7, r7, #12
4000c44c:	e3570a01 	cmp	r7, #4096	; 0x1000
4000c450:	ba000006 	blt	4000c470 <_malloc_trim_r+0x5c>
4000c454:	e1a00004 	mov	r0, r4
4000c458:	e3a01000 	mov	r1, #0
4000c45c:	ebfffa85 	bl	4000ae78 <_sbrk_r>
4000c460:	e5953008 	ldr	r3, [r5, #8]
4000c464:	e0833006 	add	r3, r3, r6
4000c468:	e1500003 	cmp	r0, r3
4000c46c:	0a000004 	beq	4000c484 <_malloc_trim_r+0x70>
4000c470:	e1a00004 	mov	r0, r4
4000c474:	ebfff718 	bl	4000a0dc <__malloc_unlock>
4000c478:	e3a00000 	mov	r0, #0
4000c47c:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c480:	e12fff1e 	bx	lr
4000c484:	e1a00004 	mov	r0, r4
4000c488:	e2671000 	rsb	r1, r7, #0
4000c48c:	ebfffa79 	bl	4000ae78 <_sbrk_r>
4000c490:	e3700001 	cmn	r0, #1
4000c494:	0a00000c 	beq	4000c4cc <_malloc_trim_r+0xb8>
4000c498:	e59f306c 	ldr	r3, [pc, #108]	; 4000c50c <_malloc_trim_r+0xf8>
4000c49c:	e5951008 	ldr	r1, [r5, #8]
4000c4a0:	e5932000 	ldr	r2, [r3]
4000c4a4:	e0676006 	rsb	r6, r7, r6
4000c4a8:	e3866001 	orr	r6, r6, #1
4000c4ac:	e1a00004 	mov	r0, r4
4000c4b0:	e0677002 	rsb	r7, r7, r2
4000c4b4:	e5816004 	str	r6, [r1, #4]
4000c4b8:	e5837000 	str	r7, [r3]
4000c4bc:	ebfff706 	bl	4000a0dc <__malloc_unlock>
4000c4c0:	e3a00001 	mov	r0, #1
4000c4c4:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c4c8:	e12fff1e 	bx	lr
4000c4cc:	e1a00004 	mov	r0, r4
4000c4d0:	e3a01000 	mov	r1, #0
4000c4d4:	ebfffa67 	bl	4000ae78 <_sbrk_r>
4000c4d8:	e5953008 	ldr	r3, [r5, #8]
4000c4dc:	e0632000 	rsb	r2, r3, r0
4000c4e0:	e352000f 	cmp	r2, #15
4000c4e4:	daffffe1 	ble	4000c470 <_malloc_trim_r+0x5c>
4000c4e8:	e59f1020 	ldr	r1, [pc, #32]	; 4000c510 <_malloc_trim_r+0xfc>
4000c4ec:	e591c000 	ldr	ip, [r1]
4000c4f0:	e59f1014 	ldr	r1, [pc, #20]	; 4000c50c <_malloc_trim_r+0xf8>
4000c4f4:	e3822001 	orr	r2, r2, #1
4000c4f8:	e06c0000 	rsb	r0, ip, r0
4000c4fc:	e5832004 	str	r2, [r3, #4]
4000c500:	e5810000 	str	r0, [r1]
4000c504:	eaffffd9 	b	4000c470 <_malloc_trim_r+0x5c>
4000c508:	4001757c 	andmi	r7, r1, ip, ror r5
4000c50c:	40017a78 	andmi	r7, r1, r8, ror sl
4000c510:	40017984 	andmi	r7, r1, r4, lsl #19

4000c514 <_free_r>:
4000c514:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
4000c518:	e2514000 	subs	r4, r1, #0
4000c51c:	e1a06000 	mov	r6, r0
4000c520:	0a000046 	beq	4000c640 <_free_r+0x12c>
4000c524:	ebfff6eb 	bl	4000a0d8 <__malloc_lock>
4000c528:	e514e004 	ldr	lr, [r4, #-4]
4000c52c:	e59f1238 	ldr	r1, [pc, #568]	; 4000c76c <_free_r+0x258>
4000c530:	e3ce3001 	bic	r3, lr, #1
4000c534:	e244c008 	sub	ip, r4, #8
4000c538:	e08c2003 	add	r2, ip, r3
4000c53c:	e5910008 	ldr	r0, [r1, #8]
4000c540:	e5925004 	ldr	r5, [r2, #4]
4000c544:	e1500002 	cmp	r0, r2
4000c548:	e3c55003 	bic	r5, r5, #3
4000c54c:	0a00004a 	beq	4000c67c <_free_r+0x168>
4000c550:	e21ee001 	ands	lr, lr, #1
4000c554:	e5825004 	str	r5, [r2, #4]
4000c558:	13a0e000 	movne	lr, #0
4000c55c:	1a000009 	bne	4000c588 <_free_r+0x74>
4000c560:	e5144008 	ldr	r4, [r4, #-8]
4000c564:	e064c00c 	rsb	ip, r4, ip
4000c568:	e59c0008 	ldr	r0, [ip, #8]
4000c56c:	e2817008 	add	r7, r1, #8
4000c570:	e1500007 	cmp	r0, r7
4000c574:	e0833004 	add	r3, r3, r4
4000c578:	159c400c 	ldrne	r4, [ip, #12]
4000c57c:	1580400c 	strne	r4, [r0, #12]
4000c580:	15840008 	strne	r0, [r4, #8]
4000c584:	03a0e001 	moveq	lr, #1
4000c588:	e0820005 	add	r0, r2, r5
4000c58c:	e5900004 	ldr	r0, [r0, #4]
4000c590:	e3100001 	tst	r0, #1
4000c594:	1a000009 	bne	4000c5c0 <_free_r+0xac>
4000c598:	e35e0000 	cmp	lr, #0
4000c59c:	e5920008 	ldr	r0, [r2, #8]
4000c5a0:	e0833005 	add	r3, r3, r5
4000c5a4:	1a000002 	bne	4000c5b4 <_free_r+0xa0>
4000c5a8:	e59f41c0 	ldr	r4, [pc, #448]	; 4000c770 <_free_r+0x25c>
4000c5ac:	e1500004 	cmp	r0, r4
4000c5b0:	0a000047 	beq	4000c6d4 <_free_r+0x1c0>
4000c5b4:	e592200c 	ldr	r2, [r2, #12]
4000c5b8:	e580200c 	str	r2, [r0, #12]
4000c5bc:	e5820008 	str	r0, [r2, #8]
4000c5c0:	e3832001 	orr	r2, r3, #1
4000c5c4:	e35e0000 	cmp	lr, #0
4000c5c8:	e58c2004 	str	r2, [ip, #4]
4000c5cc:	e78c3003 	str	r3, [ip, r3]
4000c5d0:	1a000018 	bne	4000c638 <_free_r+0x124>
4000c5d4:	e3530c02 	cmp	r3, #512	; 0x200
4000c5d8:	3a00001a 	bcc	4000c648 <_free_r+0x134>
4000c5dc:	e1a024a3 	lsr	r2, r3, #9
4000c5e0:	e3520004 	cmp	r2, #4
4000c5e4:	8a000042 	bhi	4000c6f4 <_free_r+0x1e0>
4000c5e8:	e1a0e323 	lsr	lr, r3, #6
4000c5ec:	e28ee038 	add	lr, lr, #56	; 0x38
4000c5f0:	e1a0008e 	lsl	r0, lr, #1
4000c5f4:	e0810100 	add	r0, r1, r0, lsl #2
4000c5f8:	e5902008 	ldr	r2, [r0, #8]
4000c5fc:	e1520000 	cmp	r2, r0
4000c600:	e59f1164 	ldr	r1, [pc, #356]	; 4000c76c <_free_r+0x258>
4000c604:	0a000044 	beq	4000c71c <_free_r+0x208>
4000c608:	e5921004 	ldr	r1, [r2, #4]
4000c60c:	e3c11003 	bic	r1, r1, #3
4000c610:	e1530001 	cmp	r3, r1
4000c614:	2a000002 	bcs	4000c624 <_free_r+0x110>
4000c618:	e5922008 	ldr	r2, [r2, #8]
4000c61c:	e1500002 	cmp	r0, r2
4000c620:	1afffff8 	bne	4000c608 <_free_r+0xf4>
4000c624:	e592300c 	ldr	r3, [r2, #12]
4000c628:	e58c300c 	str	r3, [ip, #12]
4000c62c:	e58c2008 	str	r2, [ip, #8]
4000c630:	e583c008 	str	ip, [r3, #8]
4000c634:	e582c00c 	str	ip, [r2, #12]
4000c638:	e1a00006 	mov	r0, r6
4000c63c:	ebfff6a6 	bl	4000a0dc <__malloc_unlock>
4000c640:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c644:	e12fff1e 	bx	lr
4000c648:	e5912004 	ldr	r2, [r1, #4]
4000c64c:	e1a031a3 	lsr	r3, r3, #3
4000c650:	e1a00143 	asr	r0, r3, #2
4000c654:	e3a0e001 	mov	lr, #1
4000c658:	e182001e 	orr	r0, r2, lr, lsl r0
4000c65c:	e0813183 	add	r3, r1, r3, lsl #3
4000c660:	e5932008 	ldr	r2, [r3, #8]
4000c664:	e5810004 	str	r0, [r1, #4]
4000c668:	e58c2008 	str	r2, [ip, #8]
4000c66c:	e58c300c 	str	r3, [ip, #12]
4000c670:	e583c008 	str	ip, [r3, #8]
4000c674:	e582c00c 	str	ip, [r2, #12]
4000c678:	eaffffee 	b	4000c638 <_free_r+0x124>
4000c67c:	e31e0001 	tst	lr, #1
4000c680:	e0853003 	add	r3, r5, r3
4000c684:	1a000006 	bne	4000c6a4 <_free_r+0x190>
4000c688:	e5142008 	ldr	r2, [r4, #-8]
4000c68c:	e062c00c 	rsb	ip, r2, ip
4000c690:	e59c000c 	ldr	r0, [ip, #12]
4000c694:	e59ce008 	ldr	lr, [ip, #8]
4000c698:	e58e000c 	str	r0, [lr, #12]
4000c69c:	e580e008 	str	lr, [r0, #8]
4000c6a0:	e0833002 	add	r3, r3, r2
4000c6a4:	e59f20c8 	ldr	r2, [pc, #200]	; 4000c774 <_free_r+0x260>
4000c6a8:	e5920000 	ldr	r0, [r2]
4000c6ac:	e3832001 	orr	r2, r3, #1
4000c6b0:	e1530000 	cmp	r3, r0
4000c6b4:	e58c2004 	str	r2, [ip, #4]
4000c6b8:	e581c008 	str	ip, [r1, #8]
4000c6bc:	3affffdd 	bcc	4000c638 <_free_r+0x124>
4000c6c0:	e59f30b0 	ldr	r3, [pc, #176]	; 4000c778 <_free_r+0x264>
4000c6c4:	e1a00006 	mov	r0, r6
4000c6c8:	e5931000 	ldr	r1, [r3]
4000c6cc:	ebffff50 	bl	4000c414 <_malloc_trim_r>
4000c6d0:	eaffffd8 	b	4000c638 <_free_r+0x124>
4000c6d4:	e3832001 	orr	r2, r3, #1
4000c6d8:	e581c014 	str	ip, [r1, #20]
4000c6dc:	e581c010 	str	ip, [r1, #16]
4000c6e0:	e58c000c 	str	r0, [ip, #12]
4000c6e4:	e58c0008 	str	r0, [ip, #8]
4000c6e8:	e58c2004 	str	r2, [ip, #4]
4000c6ec:	e78c3003 	str	r3, [ip, r3]
4000c6f0:	eaffffd0 	b	4000c638 <_free_r+0x124>
4000c6f4:	e3520014 	cmp	r2, #20
4000c6f8:	9282e05b 	addls	lr, r2, #91	; 0x5b
4000c6fc:	91a0008e 	lslls	r0, lr, #1
4000c700:	9affffbb 	bls	4000c5f4 <_free_r+0xe0>
4000c704:	e3520054 	cmp	r2, #84	; 0x54
4000c708:	8a00000a 	bhi	4000c738 <_free_r+0x224>
4000c70c:	e1a0e623 	lsr	lr, r3, #12
4000c710:	e28ee06e 	add	lr, lr, #110	; 0x6e
4000c714:	e1a0008e 	lsl	r0, lr, #1
4000c718:	eaffffb5 	b	4000c5f4 <_free_r+0xe0>
4000c71c:	e5913004 	ldr	r3, [r1, #4]
4000c720:	e1a0e14e 	asr	lr, lr, #2
4000c724:	e3a00001 	mov	r0, #1
4000c728:	e1830e10 	orr	r0, r3, r0, lsl lr
4000c72c:	e1a03002 	mov	r3, r2
4000c730:	e5810004 	str	r0, [r1, #4]
4000c734:	eaffffbb 	b	4000c628 <_free_r+0x114>
4000c738:	e3520f55 	cmp	r2, #340	; 0x154
4000c73c:	91a0e7a3 	lsrls	lr, r3, #15
4000c740:	928ee077 	addls	lr, lr, #119	; 0x77
4000c744:	91a0008e 	lslls	r0, lr, #1
4000c748:	9affffa9 	bls	4000c5f4 <_free_r+0xe0>
4000c74c:	e59f0028 	ldr	r0, [pc, #40]	; 4000c77c <_free_r+0x268>
4000c750:	e1520000 	cmp	r2, r0
4000c754:	91a0e923 	lsrls	lr, r3, #18
4000c758:	928ee07c 	addls	lr, lr, #124	; 0x7c
4000c75c:	91a0008e 	lslls	r0, lr, #1
4000c760:	83a000fc 	movhi	r0, #252	; 0xfc
4000c764:	83a0e07e 	movhi	lr, #126	; 0x7e
4000c768:	eaffffa1 	b	4000c5f4 <_free_r+0xe0>
4000c76c:	4001757c 	andmi	r7, r1, ip, ror r5
4000c770:	40017584 	andmi	r7, r1, r4, lsl #11
4000c774:	40017988 	andmi	r7, r1, r8, lsl #19
4000c778:	40017a74 	andmi	r7, r1, r4, ror sl
4000c77c:	00000554 	andeq	r0, r0, r4, asr r5

4000c780 <memmove>:
4000c780:	e1500001 	cmp	r0, r1
4000c784:	e92d00f0 	push	{r4, r5, r6, r7}
4000c788:	9a00000e 	bls	4000c7c8 <memmove+0x48>
4000c78c:	e081c002 	add	ip, r1, r2
4000c790:	e150000c 	cmp	r0, ip
4000c794:	2a00000b 	bcs	4000c7c8 <memmove+0x48>
4000c798:	e3520000 	cmp	r2, #0
4000c79c:	e0803002 	add	r3, r0, r2
4000c7a0:	e2422001 	sub	r2, r2, #1
4000c7a4:	0a000005 	beq	4000c7c0 <memmove+0x40>
4000c7a8:	e1a0100c 	mov	r1, ip
4000c7ac:	e2422001 	sub	r2, r2, #1
4000c7b0:	e571c001 	ldrb	ip, [r1, #-1]!
4000c7b4:	e3720001 	cmn	r2, #1
4000c7b8:	e563c001 	strb	ip, [r3, #-1]!
4000c7bc:	1afffffa 	bne	4000c7ac <memmove+0x2c>
4000c7c0:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000c7c4:	e12fff1e 	bx	lr
4000c7c8:	e352000f 	cmp	r2, #15
4000c7cc:	8a000009 	bhi	4000c7f8 <memmove+0x78>
4000c7d0:	e1a03000 	mov	r3, r0
4000c7d4:	e3520000 	cmp	r2, #0
4000c7d8:	0afffff8 	beq	4000c7c0 <memmove+0x40>
4000c7dc:	e0832002 	add	r2, r3, r2
4000c7e0:	e4d1c001 	ldrb	ip, [r1], #1
4000c7e4:	e4c3c001 	strb	ip, [r3], #1
4000c7e8:	e1530002 	cmp	r3, r2
4000c7ec:	1afffffb 	bne	4000c7e0 <memmove+0x60>
4000c7f0:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000c7f4:	e12fff1e 	bx	lr
4000c7f8:	e1803001 	orr	r3, r0, r1
4000c7fc:	e3130003 	tst	r3, #3
4000c800:	1a000027 	bne	4000c8a4 <memmove+0x124>
4000c804:	e2426010 	sub	r6, r2, #16
4000c808:	e1a06226 	lsr	r6, r6, #4
4000c80c:	e0805206 	add	r5, r0, r6, lsl #4
4000c810:	e2855010 	add	r5, r5, #16
4000c814:	e1a0c001 	mov	ip, r1
4000c818:	e1a03000 	mov	r3, r0
4000c81c:	e59c4000 	ldr	r4, [ip]
4000c820:	e5834000 	str	r4, [r3]
4000c824:	e59c4004 	ldr	r4, [ip, #4]
4000c828:	e5834004 	str	r4, [r3, #4]
4000c82c:	e59c4008 	ldr	r4, [ip, #8]
4000c830:	e5834008 	str	r4, [r3, #8]
4000c834:	e59c400c 	ldr	r4, [ip, #12]
4000c838:	e2833010 	add	r3, r3, #16
4000c83c:	e5034004 	str	r4, [r3, #-4]
4000c840:	e1530005 	cmp	r3, r5
4000c844:	e28cc010 	add	ip, ip, #16
4000c848:	1afffff3 	bne	4000c81c <memmove+0x9c>
4000c84c:	e2863001 	add	r3, r6, #1
4000c850:	e202700f 	and	r7, r2, #15
4000c854:	e1a03203 	lsl	r3, r3, #4
4000c858:	e3570003 	cmp	r7, #3
4000c85c:	e0811003 	add	r1, r1, r3
4000c860:	e0803003 	add	r3, r0, r3
4000c864:	9a000010 	bls	4000c8ac <memmove+0x12c>
4000c868:	e1a05001 	mov	r5, r1
4000c86c:	e1a04003 	mov	r4, r3
4000c870:	e1a0c007 	mov	ip, r7
4000c874:	e24cc004 	sub	ip, ip, #4
4000c878:	e4956004 	ldr	r6, [r5], #4
4000c87c:	e35c0003 	cmp	ip, #3
4000c880:	e4846004 	str	r6, [r4], #4
4000c884:	8afffffa 	bhi	4000c874 <memmove+0xf4>
4000c888:	e247c004 	sub	ip, r7, #4
4000c88c:	e3ccc003 	bic	ip, ip, #3
4000c890:	e28cc004 	add	ip, ip, #4
4000c894:	e083300c 	add	r3, r3, ip
4000c898:	e081100c 	add	r1, r1, ip
4000c89c:	e2022003 	and	r2, r2, #3
4000c8a0:	eaffffcb 	b	4000c7d4 <memmove+0x54>
4000c8a4:	e1a03000 	mov	r3, r0
4000c8a8:	eaffffcb 	b	4000c7dc <memmove+0x5c>
4000c8ac:	e1a02007 	mov	r2, r7
4000c8b0:	eaffffc7 	b	4000c7d4 <memmove+0x54>

4000c8b4 <memset>:
4000c8b4:	e3100003 	tst	r0, #3
4000c8b8:	e92d0070 	push	{r4, r5, r6}
4000c8bc:	0a000037 	beq	4000c9a0 <memset+0xec>
4000c8c0:	e3520000 	cmp	r2, #0
4000c8c4:	e2422001 	sub	r2, r2, #1
4000c8c8:	0a000032 	beq	4000c998 <memset+0xe4>
4000c8cc:	e201c0ff 	and	ip, r1, #255	; 0xff
4000c8d0:	e1a03000 	mov	r3, r0
4000c8d4:	ea000002 	b	4000c8e4 <memset+0x30>
4000c8d8:	e3520000 	cmp	r2, #0
4000c8dc:	e2422001 	sub	r2, r2, #1
4000c8e0:	0a00002c 	beq	4000c998 <memset+0xe4>
4000c8e4:	e4c3c001 	strb	ip, [r3], #1
4000c8e8:	e3130003 	tst	r3, #3
4000c8ec:	1afffff9 	bne	4000c8d8 <memset+0x24>
4000c8f0:	e3520003 	cmp	r2, #3
4000c8f4:	9a000020 	bls	4000c97c <memset+0xc8>
4000c8f8:	e20140ff 	and	r4, r1, #255	; 0xff
4000c8fc:	e1844404 	orr	r4, r4, r4, lsl #8
4000c900:	e352000f 	cmp	r2, #15
4000c904:	e1844804 	orr	r4, r4, r4, lsl #16
4000c908:	9a000010 	bls	4000c950 <memset+0x9c>
4000c90c:	e2426010 	sub	r6, r2, #16
4000c910:	e1a06226 	lsr	r6, r6, #4
4000c914:	e2835010 	add	r5, r3, #16
4000c918:	e0855206 	add	r5, r5, r6, lsl #4
4000c91c:	e1a0c003 	mov	ip, r3
4000c920:	e58c4000 	str	r4, [ip]
4000c924:	e58c4004 	str	r4, [ip, #4]
4000c928:	e58c4008 	str	r4, [ip, #8]
4000c92c:	e58c400c 	str	r4, [ip, #12]
4000c930:	e28cc010 	add	ip, ip, #16
4000c934:	e15c0005 	cmp	ip, r5
4000c938:	1afffff8 	bne	4000c920 <memset+0x6c>
4000c93c:	e202200f 	and	r2, r2, #15
4000c940:	e2866001 	add	r6, r6, #1
4000c944:	e3520003 	cmp	r2, #3
4000c948:	e0833206 	add	r3, r3, r6, lsl #4
4000c94c:	9a00000a 	bls	4000c97c <memset+0xc8>
4000c950:	e1a05003 	mov	r5, r3
4000c954:	e1a0c002 	mov	ip, r2
4000c958:	e24cc004 	sub	ip, ip, #4
4000c95c:	e35c0003 	cmp	ip, #3
4000c960:	e4854004 	str	r4, [r5], #4
4000c964:	8afffffb 	bhi	4000c958 <memset+0xa4>
4000c968:	e242c004 	sub	ip, r2, #4
4000c96c:	e3ccc003 	bic	ip, ip, #3
4000c970:	e28cc004 	add	ip, ip, #4
4000c974:	e083300c 	add	r3, r3, ip
4000c978:	e2022003 	and	r2, r2, #3
4000c97c:	e3520000 	cmp	r2, #0
4000c980:	120110ff 	andne	r1, r1, #255	; 0xff
4000c984:	10832002 	addne	r2, r3, r2
4000c988:	0a000002 	beq	4000c998 <memset+0xe4>
4000c98c:	e4c31001 	strb	r1, [r3], #1
4000c990:	e1530002 	cmp	r3, r2
4000c994:	1afffffc 	bne	4000c98c <memset+0xd8>
4000c998:	e8bd0070 	pop	{r4, r5, r6}
4000c99c:	e12fff1e 	bx	lr
4000c9a0:	e1a03000 	mov	r3, r0
4000c9a4:	eaffffd1 	b	4000c8f0 <memset+0x3c>

4000c9a8 <_realloc_r>:
4000c9a8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c9ac:	e2514000 	subs	r4, r1, #0
4000c9b0:	e24dd00c 	sub	sp, sp, #12
4000c9b4:	e1a08002 	mov	r8, r2
4000c9b8:	e1a09000 	mov	r9, r0
4000c9bc:	0a0000d1 	beq	4000cd08 <_realloc_r+0x360>
4000c9c0:	ebfff5c4 	bl	4000a0d8 <__malloc_lock>
4000c9c4:	e288600b 	add	r6, r8, #11
4000c9c8:	e3560016 	cmp	r6, #22
4000c9cc:	83c66007 	bichi	r6, r6, #7
4000c9d0:	93a02010 	movls	r2, #16
4000c9d4:	81a00fa6 	lsrhi	r0, r6, #31
4000c9d8:	91a06002 	movls	r6, r2
4000c9dc:	93a00000 	movls	r0, #0
4000c9e0:	e5143004 	ldr	r3, [r4, #-4]
4000c9e4:	81a02006 	movhi	r2, r6
4000c9e8:	e1560008 	cmp	r6, r8
4000c9ec:	33800001 	orrcc	r0, r0, #1
4000c9f0:	e3500000 	cmp	r0, #0
4000c9f4:	e3c35003 	bic	r5, r3, #3
4000c9f8:	13a0300c 	movne	r3, #12
4000c9fc:	e2447008 	sub	r7, r4, #8
4000ca00:	15893000 	strne	r3, [r9]
4000ca04:	13a00000 	movne	r0, #0
4000ca08:	1a000056 	bne	4000cb68 <_realloc_r+0x1c0>
4000ca0c:	e1550002 	cmp	r5, r2
4000ca10:	aa000047 	bge	4000cb34 <_realloc_r+0x18c>
4000ca14:	e59fa4f4 	ldr	sl, [pc, #1268]	; 4000cf10 <_realloc_r+0x568>
4000ca18:	e59ac008 	ldr	ip, [sl, #8]
4000ca1c:	e0871005 	add	r1, r7, r5
4000ca20:	e15c0001 	cmp	ip, r1
4000ca24:	0a0000bc 	beq	4000cd1c <_realloc_r+0x374>
4000ca28:	e591e004 	ldr	lr, [r1, #4]
4000ca2c:	e3ceb001 	bic	fp, lr, #1
4000ca30:	e081b00b 	add	fp, r1, fp
4000ca34:	e59bb004 	ldr	fp, [fp, #4]
4000ca38:	e31b0001 	tst	fp, #1
4000ca3c:	11a01000 	movne	r1, r0
4000ca40:	0a000058 	beq	4000cba8 <_realloc_r+0x200>
4000ca44:	e3130001 	tst	r3, #1
4000ca48:	1a00008d 	bne	4000cc84 <_realloc_r+0x2dc>
4000ca4c:	e514b008 	ldr	fp, [r4, #-8]
4000ca50:	e06bb007 	rsb	fp, fp, r7
4000ca54:	e59b3004 	ldr	r3, [fp, #4]
4000ca58:	e3510000 	cmp	r1, #0
4000ca5c:	e3c33003 	bic	r3, r3, #3
4000ca60:	e0833005 	add	r3, r3, r5
4000ca64:	0a000059 	beq	4000cbd0 <_realloc_r+0x228>
4000ca68:	e151000c 	cmp	r1, ip
4000ca6c:	e080c003 	add	ip, r0, r3
4000ca70:	0a0000de 	beq	4000cdf0 <_realloc_r+0x448>
4000ca74:	e15c0002 	cmp	ip, r2
4000ca78:	ba000054 	blt	4000cbd0 <_realloc_r+0x228>
4000ca7c:	e2812008 	add	r2, r1, #8
4000ca80:	e892000c 	ldm	r2, {r2, r3}
4000ca84:	e582300c 	str	r3, [r2, #12]
4000ca88:	e5832008 	str	r2, [r3, #8]
4000ca8c:	e1a0700b 	mov	r7, fp
4000ca90:	e59b300c 	ldr	r3, [fp, #12]
4000ca94:	e5b71008 	ldr	r1, [r7, #8]!
4000ca98:	e2452004 	sub	r2, r5, #4
4000ca9c:	e3520024 	cmp	r2, #36	; 0x24
4000caa0:	e581300c 	str	r3, [r1, #12]
4000caa4:	e5831008 	str	r1, [r3, #8]
4000caa8:	8a00010a 	bhi	4000ced8 <_realloc_r+0x530>
4000caac:	e3520013 	cmp	r2, #19
4000cab0:	91a03007 	movls	r3, r7
4000cab4:	9a000014 	bls	4000cb0c <_realloc_r+0x164>
4000cab8:	e5943000 	ldr	r3, [r4]
4000cabc:	e58b3008 	str	r3, [fp, #8]
4000cac0:	e5943004 	ldr	r3, [r4, #4]
4000cac4:	e352001b 	cmp	r2, #27
4000cac8:	e58b300c 	str	r3, [fp, #12]
4000cacc:	92844008 	addls	r4, r4, #8
4000cad0:	928b3010 	addls	r3, fp, #16
4000cad4:	9a00000c 	bls	4000cb0c <_realloc_r+0x164>
4000cad8:	e5943008 	ldr	r3, [r4, #8]
4000cadc:	e58b3010 	str	r3, [fp, #16]
4000cae0:	e594300c 	ldr	r3, [r4, #12]
4000cae4:	e58b3014 	str	r3, [fp, #20]
4000cae8:	e3520024 	cmp	r2, #36	; 0x24
4000caec:	05943010 	ldreq	r3, [r4, #16]
4000caf0:	058b3018 	streq	r3, [fp, #24]
4000caf4:	05942014 	ldreq	r2, [r4, #20]
4000caf8:	058b201c 	streq	r2, [fp, #28]
4000cafc:	12844010 	addne	r4, r4, #16
4000cb00:	128b3018 	addne	r3, fp, #24
4000cb04:	028b3020 	addeq	r3, fp, #32
4000cb08:	02844018 	addeq	r4, r4, #24
4000cb0c:	e5942000 	ldr	r2, [r4]
4000cb10:	e5832000 	str	r2, [r3]
4000cb14:	e5942004 	ldr	r2, [r4, #4]
4000cb18:	e5832004 	str	r2, [r3, #4]
4000cb1c:	e5942008 	ldr	r2, [r4, #8]
4000cb20:	e5832008 	str	r2, [r3, #8]
4000cb24:	e59b3004 	ldr	r3, [fp, #4]
4000cb28:	e1a04007 	mov	r4, r7
4000cb2c:	e1a0500c 	mov	r5, ip
4000cb30:	e1a0700b 	mov	r7, fp
4000cb34:	e0662005 	rsb	r2, r6, r5
4000cb38:	e352000f 	cmp	r2, #15
4000cb3c:	e2033001 	and	r3, r3, #1
4000cb40:	8a00000b 	bhi	4000cb74 <_realloc_r+0x1cc>
4000cb44:	e1833005 	orr	r3, r3, r5
4000cb48:	e5873004 	str	r3, [r7, #4]
4000cb4c:	e0875005 	add	r5, r7, r5
4000cb50:	e5953004 	ldr	r3, [r5, #4]
4000cb54:	e3833001 	orr	r3, r3, #1
4000cb58:	e5853004 	str	r3, [r5, #4]
4000cb5c:	e1a00009 	mov	r0, r9
4000cb60:	ebfff55d 	bl	4000a0dc <__malloc_unlock>
4000cb64:	e1a00004 	mov	r0, r4
4000cb68:	e28dd00c 	add	sp, sp, #12
4000cb6c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cb70:	e12fff1e 	bx	lr
4000cb74:	e0871006 	add	r1, r7, r6
4000cb78:	e1833006 	orr	r3, r3, r6
4000cb7c:	e3820001 	orr	r0, r2, #1
4000cb80:	e5873004 	str	r3, [r7, #4]
4000cb84:	e5810004 	str	r0, [r1, #4]
4000cb88:	e0812002 	add	r2, r1, r2
4000cb8c:	e5923004 	ldr	r3, [r2, #4]
4000cb90:	e3833001 	orr	r3, r3, #1
4000cb94:	e2811008 	add	r1, r1, #8
4000cb98:	e5823004 	str	r3, [r2, #4]
4000cb9c:	e1a00009 	mov	r0, r9
4000cba0:	ebfffe5b 	bl	4000c514 <_free_r>
4000cba4:	eaffffec 	b	4000cb5c <_realloc_r+0x1b4>
4000cba8:	e3ce0003 	bic	r0, lr, #3
4000cbac:	e080e005 	add	lr, r0, r5
4000cbb0:	e15e0002 	cmp	lr, r2
4000cbb4:	baffffa2 	blt	4000ca44 <_realloc_r+0x9c>
4000cbb8:	e2811008 	add	r1, r1, #8
4000cbbc:	e8910006 	ldm	r1, {r1, r2}
4000cbc0:	e1a0500e 	mov	r5, lr
4000cbc4:	e581200c 	str	r2, [r1, #12]
4000cbc8:	e5821008 	str	r1, [r2, #8]
4000cbcc:	eaffffd8 	b	4000cb34 <_realloc_r+0x18c>
4000cbd0:	e1530002 	cmp	r3, r2
4000cbd4:	ba00002a 	blt	4000cc84 <_realloc_r+0x2dc>
4000cbd8:	e1a0700b 	mov	r7, fp
4000cbdc:	e5b70008 	ldr	r0, [r7, #8]!
4000cbe0:	e59b100c 	ldr	r1, [fp, #12]
4000cbe4:	e2452004 	sub	r2, r5, #4
4000cbe8:	e3520024 	cmp	r2, #36	; 0x24
4000cbec:	e580100c 	str	r1, [r0, #12]
4000cbf0:	e5810008 	str	r0, [r1, #8]
4000cbf4:	8a000072 	bhi	4000cdc4 <_realloc_r+0x41c>
4000cbf8:	e3520013 	cmp	r2, #19
4000cbfc:	91a02007 	movls	r2, r7
4000cc00:	9a000014 	bls	4000cc58 <_realloc_r+0x2b0>
4000cc04:	e5941000 	ldr	r1, [r4]
4000cc08:	e58b1008 	str	r1, [fp, #8]
4000cc0c:	e5941004 	ldr	r1, [r4, #4]
4000cc10:	e352001b 	cmp	r2, #27
4000cc14:	e58b100c 	str	r1, [fp, #12]
4000cc18:	92844008 	addls	r4, r4, #8
4000cc1c:	928b2010 	addls	r2, fp, #16
4000cc20:	9a00000c 	bls	4000cc58 <_realloc_r+0x2b0>
4000cc24:	e5941008 	ldr	r1, [r4, #8]
4000cc28:	e58b1010 	str	r1, [fp, #16]
4000cc2c:	e594100c 	ldr	r1, [r4, #12]
4000cc30:	e58b1014 	str	r1, [fp, #20]
4000cc34:	e3520024 	cmp	r2, #36	; 0x24
4000cc38:	05942010 	ldreq	r2, [r4, #16]
4000cc3c:	058b2018 	streq	r2, [fp, #24]
4000cc40:	05941014 	ldreq	r1, [r4, #20]
4000cc44:	058b101c 	streq	r1, [fp, #28]
4000cc48:	12844010 	addne	r4, r4, #16
4000cc4c:	128b2018 	addne	r2, fp, #24
4000cc50:	028b2020 	addeq	r2, fp, #32
4000cc54:	02844018 	addeq	r4, r4, #24
4000cc58:	e5941000 	ldr	r1, [r4]
4000cc5c:	e5821000 	str	r1, [r2]
4000cc60:	e5941004 	ldr	r1, [r4, #4]
4000cc64:	e5821004 	str	r1, [r2, #4]
4000cc68:	e5941008 	ldr	r1, [r4, #8]
4000cc6c:	e5821008 	str	r1, [r2, #8]
4000cc70:	e1a04007 	mov	r4, r7
4000cc74:	e1a05003 	mov	r5, r3
4000cc78:	e1a0700b 	mov	r7, fp
4000cc7c:	e59b3004 	ldr	r3, [fp, #4]
4000cc80:	eaffffab 	b	4000cb34 <_realloc_r+0x18c>
4000cc84:	e1a01008 	mov	r1, r8
4000cc88:	e1a00009 	mov	r0, r9
4000cc8c:	ebfff2c5 	bl	400097a8 <_malloc_r>
4000cc90:	e2508000 	subs	r8, r0, #0
4000cc94:	0a000015 	beq	4000ccf0 <_realloc_r+0x348>
4000cc98:	e5143004 	ldr	r3, [r4, #-4]
4000cc9c:	e3c32001 	bic	r2, r3, #1
4000cca0:	e0872002 	add	r2, r7, r2
4000cca4:	e2481008 	sub	r1, r8, #8
4000cca8:	e1510002 	cmp	r1, r2
4000ccac:	0a000085 	beq	4000cec8 <_realloc_r+0x520>
4000ccb0:	e2452004 	sub	r2, r5, #4
4000ccb4:	e3520024 	cmp	r2, #36	; 0x24
4000ccb8:	8a000049 	bhi	4000cde4 <_realloc_r+0x43c>
4000ccbc:	e3520013 	cmp	r2, #19
4000ccc0:	91a03008 	movls	r3, r8
4000ccc4:	91a02004 	movls	r2, r4
4000ccc8:	8a000027 	bhi	4000cd6c <_realloc_r+0x3c4>
4000cccc:	e5921000 	ldr	r1, [r2]
4000ccd0:	e5831000 	str	r1, [r3]
4000ccd4:	e5921004 	ldr	r1, [r2, #4]
4000ccd8:	e5831004 	str	r1, [r3, #4]
4000ccdc:	e5922008 	ldr	r2, [r2, #8]
4000cce0:	e5832008 	str	r2, [r3, #8]
4000cce4:	e1a01004 	mov	r1, r4
4000cce8:	e1a00009 	mov	r0, r9
4000ccec:	ebfffe08 	bl	4000c514 <_free_r>
4000ccf0:	e1a00009 	mov	r0, r9
4000ccf4:	ebfff4f8 	bl	4000a0dc <__malloc_unlock>
4000ccf8:	e1a00008 	mov	r0, r8
4000ccfc:	e28dd00c 	add	sp, sp, #12
4000cd00:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cd04:	e12fff1e 	bx	lr
4000cd08:	e1a01002 	mov	r1, r2
4000cd0c:	ebfff2a5 	bl	400097a8 <_malloc_r>
4000cd10:	e28dd00c 	add	sp, sp, #12
4000cd14:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cd18:	e12fff1e 	bx	lr
4000cd1c:	e59c0004 	ldr	r0, [ip, #4]
4000cd20:	e3c00003 	bic	r0, r0, #3
4000cd24:	e0801005 	add	r1, r0, r5
4000cd28:	e286e010 	add	lr, r6, #16
4000cd2c:	e151000e 	cmp	r1, lr
4000cd30:	b1a0100c 	movlt	r1, ip
4000cd34:	baffff42 	blt	4000ca44 <_realloc_r+0x9c>
4000cd38:	e0663001 	rsb	r3, r6, r1
4000cd3c:	e0877006 	add	r7, r7, r6
4000cd40:	e3833001 	orr	r3, r3, #1
4000cd44:	e58a7008 	str	r7, [sl, #8]
4000cd48:	e5873004 	str	r3, [r7, #4]
4000cd4c:	e5143004 	ldr	r3, [r4, #-4]
4000cd50:	e2033001 	and	r3, r3, #1
4000cd54:	e1866003 	orr	r6, r6, r3
4000cd58:	e1a00009 	mov	r0, r9
4000cd5c:	e5046004 	str	r6, [r4, #-4]
4000cd60:	ebfff4dd 	bl	4000a0dc <__malloc_unlock>
4000cd64:	e1a00004 	mov	r0, r4
4000cd68:	eaffff7e 	b	4000cb68 <_realloc_r+0x1c0>
4000cd6c:	e5943000 	ldr	r3, [r4]
4000cd70:	e5883000 	str	r3, [r8]
4000cd74:	e5943004 	ldr	r3, [r4, #4]
4000cd78:	e352001b 	cmp	r2, #27
4000cd7c:	e5883004 	str	r3, [r8, #4]
4000cd80:	92842008 	addls	r2, r4, #8
4000cd84:	92883008 	addls	r3, r8, #8
4000cd88:	9affffcf 	bls	4000cccc <_realloc_r+0x324>
4000cd8c:	e5943008 	ldr	r3, [r4, #8]
4000cd90:	e5883008 	str	r3, [r8, #8]
4000cd94:	e594300c 	ldr	r3, [r4, #12]
4000cd98:	e588300c 	str	r3, [r8, #12]
4000cd9c:	e3520024 	cmp	r2, #36	; 0x24
4000cda0:	05943010 	ldreq	r3, [r4, #16]
4000cda4:	05883010 	streq	r3, [r8, #16]
4000cda8:	05942014 	ldreq	r2, [r4, #20]
4000cdac:	12883010 	addne	r3, r8, #16
4000cdb0:	05882014 	streq	r2, [r8, #20]
4000cdb4:	12842010 	addne	r2, r4, #16
4000cdb8:	02883018 	addeq	r3, r8, #24
4000cdbc:	02842018 	addeq	r2, r4, #24
4000cdc0:	eaffffc1 	b	4000cccc <_realloc_r+0x324>
4000cdc4:	e1a01004 	mov	r1, r4
4000cdc8:	e1a00007 	mov	r0, r7
4000cdcc:	e1a05003 	mov	r5, r3
4000cdd0:	e1a04007 	mov	r4, r7
4000cdd4:	ebfffe69 	bl	4000c780 <memmove>
4000cdd8:	e1a0700b 	mov	r7, fp
4000cddc:	e59b3004 	ldr	r3, [fp, #4]
4000cde0:	eaffff53 	b	4000cb34 <_realloc_r+0x18c>
4000cde4:	e1a01004 	mov	r1, r4
4000cde8:	ebfffe64 	bl	4000c780 <memmove>
4000cdec:	eaffffbc 	b	4000cce4 <_realloc_r+0x33c>
4000cdf0:	e2861010 	add	r1, r6, #16
4000cdf4:	e15c0001 	cmp	ip, r1
4000cdf8:	baffff74 	blt	4000cbd0 <_realloc_r+0x228>
4000cdfc:	e1a0700b 	mov	r7, fp
4000ce00:	e5b71008 	ldr	r1, [r7, #8]!
4000ce04:	e59b300c 	ldr	r3, [fp, #12]
4000ce08:	e2452004 	sub	r2, r5, #4
4000ce0c:	e3520024 	cmp	r2, #36	; 0x24
4000ce10:	e581300c 	str	r3, [r1, #12]
4000ce14:	e5831008 	str	r1, [r3, #8]
4000ce18:	8a000036 	bhi	4000cef8 <_realloc_r+0x550>
4000ce1c:	e3520013 	cmp	r2, #19
4000ce20:	91a03007 	movls	r3, r7
4000ce24:	9a000014 	bls	4000ce7c <_realloc_r+0x4d4>
4000ce28:	e5943000 	ldr	r3, [r4]
4000ce2c:	e58b3008 	str	r3, [fp, #8]
4000ce30:	e5943004 	ldr	r3, [r4, #4]
4000ce34:	e352001b 	cmp	r2, #27
4000ce38:	e58b300c 	str	r3, [fp, #12]
4000ce3c:	92844008 	addls	r4, r4, #8
4000ce40:	928b3010 	addls	r3, fp, #16
4000ce44:	9a00000c 	bls	4000ce7c <_realloc_r+0x4d4>
4000ce48:	e5943008 	ldr	r3, [r4, #8]
4000ce4c:	e58b3010 	str	r3, [fp, #16]
4000ce50:	e594300c 	ldr	r3, [r4, #12]
4000ce54:	e58b3014 	str	r3, [fp, #20]
4000ce58:	e3520024 	cmp	r2, #36	; 0x24
4000ce5c:	05943010 	ldreq	r3, [r4, #16]
4000ce60:	058b3018 	streq	r3, [fp, #24]
4000ce64:	05942014 	ldreq	r2, [r4, #20]
4000ce68:	058b201c 	streq	r2, [fp, #28]
4000ce6c:	12844010 	addne	r4, r4, #16
4000ce70:	128b3018 	addne	r3, fp, #24
4000ce74:	028b3020 	addeq	r3, fp, #32
4000ce78:	02844018 	addeq	r4, r4, #24
4000ce7c:	e5942000 	ldr	r2, [r4]
4000ce80:	e5832000 	str	r2, [r3]
4000ce84:	e5942004 	ldr	r2, [r4, #4]
4000ce88:	e5832004 	str	r2, [r3, #4]
4000ce8c:	e5942008 	ldr	r2, [r4, #8]
4000ce90:	e5832008 	str	r2, [r3, #8]
4000ce94:	e066200c 	rsb	r2, r6, ip
4000ce98:	e08b3006 	add	r3, fp, r6
4000ce9c:	e3822001 	orr	r2, r2, #1
4000cea0:	e58a3008 	str	r3, [sl, #8]
4000cea4:	e5832004 	str	r2, [r3, #4]
4000cea8:	e59b3004 	ldr	r3, [fp, #4]
4000ceac:	e2033001 	and	r3, r3, #1
4000ceb0:	e1866003 	orr	r6, r6, r3
4000ceb4:	e1a00009 	mov	r0, r9
4000ceb8:	e58b6004 	str	r6, [fp, #4]
4000cebc:	ebfff486 	bl	4000a0dc <__malloc_unlock>
4000cec0:	e1a00007 	mov	r0, r7
4000cec4:	eaffff27 	b	4000cb68 <_realloc_r+0x1c0>
4000cec8:	e5182004 	ldr	r2, [r8, #-4]
4000cecc:	e3c22003 	bic	r2, r2, #3
4000ced0:	e0855002 	add	r5, r5, r2
4000ced4:	eaffff16 	b	4000cb34 <_realloc_r+0x18c>
4000ced8:	e1a01004 	mov	r1, r4
4000cedc:	e1a00007 	mov	r0, r7
4000cee0:	e1a0500c 	mov	r5, ip
4000cee4:	e1a04007 	mov	r4, r7
4000cee8:	ebfffe24 	bl	4000c780 <memmove>
4000ceec:	e1a0700b 	mov	r7, fp
4000cef0:	e59b3004 	ldr	r3, [fp, #4]
4000cef4:	eaffff0e 	b	4000cb34 <_realloc_r+0x18c>
4000cef8:	e1a01004 	mov	r1, r4
4000cefc:	e1a00007 	mov	r0, r7
4000cf00:	e58dc004 	str	ip, [sp, #4]
4000cf04:	ebfffe1d 	bl	4000c780 <memmove>
4000cf08:	e59dc004 	ldr	ip, [sp, #4]
4000cf0c:	eaffffe0 	b	4000ce94 <_realloc_r+0x4ec>
4000cf10:	4001757c 	andmi	r7, r1, ip, ror r5

4000cf14 <cleanup_glue>:
4000cf14:	e92d4038 	push	{r3, r4, r5, lr}
4000cf18:	e1a04001 	mov	r4, r1
4000cf1c:	e5911000 	ldr	r1, [r1]
4000cf20:	e3510000 	cmp	r1, #0
4000cf24:	e1a05000 	mov	r5, r0
4000cf28:	1bfffff9 	blne	4000cf14 <cleanup_glue>
4000cf2c:	e1a00005 	mov	r0, r5
4000cf30:	e1a01004 	mov	r1, r4
4000cf34:	ebfffd76 	bl	4000c514 <_free_r>
4000cf38:	e8bd4038 	pop	{r3, r4, r5, lr}
4000cf3c:	e12fff1e 	bx	lr

4000cf40 <_reclaim_reent>:
4000cf40:	e59f30fc 	ldr	r3, [pc, #252]	; 4000d044 <_reclaim_reent+0x104>
4000cf44:	e5933000 	ldr	r3, [r3]
4000cf48:	e1500003 	cmp	r0, r3
4000cf4c:	e92d4070 	push	{r4, r5, r6, lr}
4000cf50:	e1a05000 	mov	r5, r0
4000cf54:	0a00002e 	beq	4000d014 <_reclaim_reent+0xd4>
4000cf58:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000cf5c:	e3520000 	cmp	r2, #0
4000cf60:	0a000013 	beq	4000cfb4 <_reclaim_reent+0x74>
4000cf64:	e3a03000 	mov	r3, #0
4000cf68:	e1a06003 	mov	r6, r3
4000cf6c:	e7921103 	ldr	r1, [r2, r3, lsl #2]
4000cf70:	e3510000 	cmp	r1, #0
4000cf74:	1a000001 	bne	4000cf80 <_reclaim_reent+0x40>
4000cf78:	ea000006 	b	4000cf98 <_reclaim_reent+0x58>
4000cf7c:	e1a01004 	mov	r1, r4
4000cf80:	e5914000 	ldr	r4, [r1]
4000cf84:	e1a00005 	mov	r0, r5
4000cf88:	ebfffd61 	bl	4000c514 <_free_r>
4000cf8c:	e3540000 	cmp	r4, #0
4000cf90:	1afffff9 	bne	4000cf7c <_reclaim_reent+0x3c>
4000cf94:	e595204c 	ldr	r2, [r5, #76]	; 0x4c
4000cf98:	e2866001 	add	r6, r6, #1
4000cf9c:	e3560020 	cmp	r6, #32
4000cfa0:	e1a03006 	mov	r3, r6
4000cfa4:	1afffff0 	bne	4000cf6c <_reclaim_reent+0x2c>
4000cfa8:	e1a01002 	mov	r1, r2
4000cfac:	e1a00005 	mov	r0, r5
4000cfb0:	ebfffd57 	bl	4000c514 <_free_r>
4000cfb4:	e5951040 	ldr	r1, [r5, #64]	; 0x40
4000cfb8:	e3510000 	cmp	r1, #0
4000cfbc:	11a00005 	movne	r0, r5
4000cfc0:	1bfffd53 	blne	4000c514 <_free_r>
4000cfc4:	e5951148 	ldr	r1, [r5, #328]	; 0x148
4000cfc8:	e3510000 	cmp	r1, #0
4000cfcc:	0a000009 	beq	4000cff8 <_reclaim_reent+0xb8>
4000cfd0:	e2856f53 	add	r6, r5, #332	; 0x14c
4000cfd4:	e1510006 	cmp	r1, r6
4000cfd8:	1a000001 	bne	4000cfe4 <_reclaim_reent+0xa4>
4000cfdc:	ea000005 	b	4000cff8 <_reclaim_reent+0xb8>
4000cfe0:	e1a01004 	mov	r1, r4
4000cfe4:	e5914000 	ldr	r4, [r1]
4000cfe8:	e1a00005 	mov	r0, r5
4000cfec:	ebfffd48 	bl	4000c514 <_free_r>
4000cff0:	e1560004 	cmp	r6, r4
4000cff4:	1afffff9 	bne	4000cfe0 <_reclaim_reent+0xa0>
4000cff8:	e5951054 	ldr	r1, [r5, #84]	; 0x54
4000cffc:	e3510000 	cmp	r1, #0
4000d000:	11a00005 	movne	r0, r5
4000d004:	1bfffd42 	blne	4000c514 <_free_r>
4000d008:	e5953038 	ldr	r3, [r5, #56]	; 0x38
4000d00c:	e3530000 	cmp	r3, #0
4000d010:	1a000001 	bne	4000d01c <_reclaim_reent+0xdc>
4000d014:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d018:	e12fff1e 	bx	lr
4000d01c:	e1a00005 	mov	r0, r5
4000d020:	e595c03c 	ldr	ip, [r5, #60]	; 0x3c
4000d024:	e1a0e00f 	mov	lr, pc
4000d028:	e12fff1c 	bx	ip
4000d02c:	e59512e0 	ldr	r1, [r5, #736]	; 0x2e0
4000d030:	e3510000 	cmp	r1, #0
4000d034:	0afffff6 	beq	4000d014 <_reclaim_reent+0xd4>
4000d038:	e1a00005 	mov	r0, r5
4000d03c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d040:	eaffffb3 	b	4000cf14 <cleanup_glue>
4000d044:	400170d0 	ldrdmi	r7, [r1], -r0

4000d048 <__aeabi_uidiv>:
4000d048:	e2512001 	subs	r2, r1, #1
4000d04c:	012fff1e 	bxeq	lr
4000d050:	3a000036 	bcc	4000d130 <__aeabi_uidiv+0xe8>
4000d054:	e1500001 	cmp	r0, r1
4000d058:	9a000022 	bls	4000d0e8 <__aeabi_uidiv+0xa0>
4000d05c:	e1110002 	tst	r1, r2
4000d060:	0a000023 	beq	4000d0f4 <__aeabi_uidiv+0xac>
4000d064:	e311020e 	tst	r1, #-536870912	; 0xe0000000
4000d068:	01a01181 	lsleq	r1, r1, #3
4000d06c:	03a03008 	moveq	r3, #8
4000d070:	13a03001 	movne	r3, #1
4000d074:	e3510201 	cmp	r1, #268435456	; 0x10000000
4000d078:	31510000 	cmpcc	r1, r0
4000d07c:	31a01201 	lslcc	r1, r1, #4
4000d080:	31a03203 	lslcc	r3, r3, #4
4000d084:	3afffffa 	bcc	4000d074 <__aeabi_uidiv+0x2c>
4000d088:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000d08c:	31510000 	cmpcc	r1, r0
4000d090:	31a01081 	lslcc	r1, r1, #1
4000d094:	31a03083 	lslcc	r3, r3, #1
4000d098:	3afffffa 	bcc	4000d088 <__aeabi_uidiv+0x40>
4000d09c:	e3a02000 	mov	r2, #0
4000d0a0:	e1500001 	cmp	r0, r1
4000d0a4:	20400001 	subcs	r0, r0, r1
4000d0a8:	21822003 	orrcs	r2, r2, r3
4000d0ac:	e15000a1 	cmp	r0, r1, lsr #1
4000d0b0:	204000a1 	subcs	r0, r0, r1, lsr #1
4000d0b4:	218220a3 	orrcs	r2, r2, r3, lsr #1
4000d0b8:	e1500121 	cmp	r0, r1, lsr #2
4000d0bc:	20400121 	subcs	r0, r0, r1, lsr #2
4000d0c0:	21822123 	orrcs	r2, r2, r3, lsr #2
4000d0c4:	e15001a1 	cmp	r0, r1, lsr #3
4000d0c8:	204001a1 	subcs	r0, r0, r1, lsr #3
4000d0cc:	218221a3 	orrcs	r2, r2, r3, lsr #3
4000d0d0:	e3500000 	cmp	r0, #0
4000d0d4:	11b03223 	lsrsne	r3, r3, #4
4000d0d8:	11a01221 	lsrne	r1, r1, #4
4000d0dc:	1affffef 	bne	4000d0a0 <__aeabi_uidiv+0x58>
4000d0e0:	e1a00002 	mov	r0, r2
4000d0e4:	e12fff1e 	bx	lr
4000d0e8:	03a00001 	moveq	r0, #1
4000d0ec:	13a00000 	movne	r0, #0
4000d0f0:	e12fff1e 	bx	lr
4000d0f4:	e3510801 	cmp	r1, #65536	; 0x10000
4000d0f8:	21a01821 	lsrcs	r1, r1, #16
4000d0fc:	23a02010 	movcs	r2, #16
4000d100:	33a02000 	movcc	r2, #0
4000d104:	e3510c01 	cmp	r1, #256	; 0x100
4000d108:	21a01421 	lsrcs	r1, r1, #8
4000d10c:	22822008 	addcs	r2, r2, #8
4000d110:	e3510010 	cmp	r1, #16
4000d114:	21a01221 	lsrcs	r1, r1, #4
4000d118:	22822004 	addcs	r2, r2, #4
4000d11c:	e3510004 	cmp	r1, #4
4000d120:	82822003 	addhi	r2, r2, #3
4000d124:	908220a1 	addls	r2, r2, r1, lsr #1
4000d128:	e1a00230 	lsr	r0, r0, r2
4000d12c:	e12fff1e 	bx	lr
4000d130:	e3500000 	cmp	r0, #0
4000d134:	13e00000 	mvnne	r0, #0
4000d138:	ea000007 	b	4000d15c <__aeabi_idiv0>

4000d13c <__aeabi_uidivmod>:
4000d13c:	e3510000 	cmp	r1, #0
4000d140:	0afffffa 	beq	4000d130 <__aeabi_uidiv+0xe8>
4000d144:	e92d4003 	push	{r0, r1, lr}
4000d148:	ebffffbe 	bl	4000d048 <__aeabi_uidiv>
4000d14c:	e8bd4006 	pop	{r1, r2, lr}
4000d150:	e0030092 	mul	r3, r2, r0
4000d154:	e0411003 	sub	r1, r1, r3
4000d158:	e12fff1e 	bx	lr

4000d15c <__aeabi_idiv0>:
4000d15c:	e12fff1e 	bx	lr

4000d160 <__aeabi_drsub>:
4000d160:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
4000d164:	ea000000 	b	4000d16c <__adddf3>

4000d168 <__aeabi_dsub>:
4000d168:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

4000d16c <__adddf3>:
4000d16c:	e92d4030 	push	{r4, r5, lr}
4000d170:	e1a04081 	lsl	r4, r1, #1
4000d174:	e1a05083 	lsl	r5, r3, #1
4000d178:	e1340005 	teq	r4, r5
4000d17c:	01300002 	teqeq	r0, r2
4000d180:	1194c000 	orrsne	ip, r4, r0
4000d184:	1195c002 	orrsne	ip, r5, r2
4000d188:	11f0cac4 	mvnsne	ip, r4, asr #21
4000d18c:	11f0cac5 	mvnsne	ip, r5, asr #21
4000d190:	0a00008c 	beq	4000d3c8 <__adddf3+0x25c>
4000d194:	e1a04aa4 	lsr	r4, r4, #21
4000d198:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
4000d19c:	b2655000 	rsblt	r5, r5, #0
4000d1a0:	da000006 	ble	4000d1c0 <__adddf3+0x54>
4000d1a4:	e0844005 	add	r4, r4, r5
4000d1a8:	e0202002 	eor	r2, r0, r2
4000d1ac:	e0213003 	eor	r3, r1, r3
4000d1b0:	e0220000 	eor	r0, r2, r0
4000d1b4:	e0231001 	eor	r1, r3, r1
4000d1b8:	e0202002 	eor	r2, r0, r2
4000d1bc:	e0213003 	eor	r3, r1, r3
4000d1c0:	e3550036 	cmp	r5, #54	; 0x36
4000d1c4:	88bd4030 	pophi	{r4, r5, lr}
4000d1c8:	812fff1e 	bxhi	lr
4000d1cc:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000d1d0:	e1a01601 	lsl	r1, r1, #12
4000d1d4:	e3a0c601 	mov	ip, #1048576	; 0x100000
4000d1d8:	e18c1621 	orr	r1, ip, r1, lsr #12
4000d1dc:	0a000001 	beq	4000d1e8 <__adddf3+0x7c>
4000d1e0:	e2700000 	rsbs	r0, r0, #0
4000d1e4:	e2e11000 	rsc	r1, r1, #0
4000d1e8:	e3130102 	tst	r3, #-2147483648	; 0x80000000
4000d1ec:	e1a03603 	lsl	r3, r3, #12
4000d1f0:	e18c3623 	orr	r3, ip, r3, lsr #12
4000d1f4:	0a000001 	beq	4000d200 <__adddf3+0x94>
4000d1f8:	e2722000 	rsbs	r2, r2, #0
4000d1fc:	e2e33000 	rsc	r3, r3, #0
4000d200:	e1340005 	teq	r4, r5
4000d204:	0a000069 	beq	4000d3b0 <__adddf3+0x244>
4000d208:	e2444001 	sub	r4, r4, #1
4000d20c:	e275e020 	rsbs	lr, r5, #32
4000d210:	ba000005 	blt	4000d22c <__adddf3+0xc0>
4000d214:	e1a0ce12 	lsl	ip, r2, lr
4000d218:	e0900532 	adds	r0, r0, r2, lsr r5
4000d21c:	e2a11000 	adc	r1, r1, #0
4000d220:	e0900e13 	adds	r0, r0, r3, lsl lr
4000d224:	e0b11553 	adcs	r1, r1, r3, asr r5
4000d228:	ea000006 	b	4000d248 <__adddf3+0xdc>
4000d22c:	e2455020 	sub	r5, r5, #32
4000d230:	e28ee020 	add	lr, lr, #32
4000d234:	e3520001 	cmp	r2, #1
4000d238:	e1a0ce13 	lsl	ip, r3, lr
4000d23c:	238cc002 	orrcs	ip, ip, #2
4000d240:	e0900553 	adds	r0, r0, r3, asr r5
4000d244:	e0b11fc3 	adcs	r1, r1, r3, asr #31
4000d248:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d24c:	5a000002 	bpl	4000d25c <__adddf3+0xf0>
4000d250:	e27cc000 	rsbs	ip, ip, #0
4000d254:	e2f00000 	rscs	r0, r0, #0
4000d258:	e2e11000 	rsc	r1, r1, #0
4000d25c:	e3510601 	cmp	r1, #1048576	; 0x100000
4000d260:	3a00000f 	bcc	4000d2a4 <__adddf3+0x138>
4000d264:	e3510602 	cmp	r1, #2097152	; 0x200000
4000d268:	3a000006 	bcc	4000d288 <__adddf3+0x11c>
4000d26c:	e1b010a1 	lsrs	r1, r1, #1
4000d270:	e1b00060 	rrxs	r0, r0
4000d274:	e1a0c06c 	rrx	ip, ip
4000d278:	e2844001 	add	r4, r4, #1
4000d27c:	e1a02a84 	lsl	r2, r4, #21
4000d280:	e3720501 	cmn	r2, #4194304	; 0x400000
4000d284:	2a00006b 	bcs	4000d438 <__adddf3+0x2cc>
4000d288:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
4000d28c:	01b0c0a0 	lsrseq	ip, r0, #1
4000d290:	e2b00000 	adcs	r0, r0, #0
4000d294:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000d298:	e1811005 	orr	r1, r1, r5
4000d29c:	e8bd4030 	pop	{r4, r5, lr}
4000d2a0:	e12fff1e 	bx	lr
4000d2a4:	e1b0c08c 	lsls	ip, ip, #1
4000d2a8:	e0b00000 	adcs	r0, r0, r0
4000d2ac:	e0a11001 	adc	r1, r1, r1
4000d2b0:	e3110601 	tst	r1, #1048576	; 0x100000
4000d2b4:	e2444001 	sub	r4, r4, #1
4000d2b8:	1afffff2 	bne	4000d288 <__adddf3+0x11c>
4000d2bc:	e3310000 	teq	r1, #0
4000d2c0:	13a03014 	movne	r3, #20
4000d2c4:	03a03034 	moveq	r3, #52	; 0x34
4000d2c8:	01a01000 	moveq	r1, r0
4000d2cc:	03a00000 	moveq	r0, #0
4000d2d0:	e1a02001 	mov	r2, r1
4000d2d4:	e3520801 	cmp	r2, #65536	; 0x10000
4000d2d8:	21a02822 	lsrcs	r2, r2, #16
4000d2dc:	22433010 	subcs	r3, r3, #16
4000d2e0:	e3520c01 	cmp	r2, #256	; 0x100
4000d2e4:	21a02422 	lsrcs	r2, r2, #8
4000d2e8:	22433008 	subcs	r3, r3, #8
4000d2ec:	e3520010 	cmp	r2, #16
4000d2f0:	21a02222 	lsrcs	r2, r2, #4
4000d2f4:	22433004 	subcs	r3, r3, #4
4000d2f8:	e3520004 	cmp	r2, #4
4000d2fc:	22433002 	subcs	r3, r3, #2
4000d300:	304330a2 	subcc	r3, r3, r2, lsr #1
4000d304:	e04331a2 	sub	r3, r3, r2, lsr #3
4000d308:	e2532020 	subs	r2, r3, #32
4000d30c:	aa000007 	bge	4000d330 <__adddf3+0x1c4>
4000d310:	e292200c 	adds	r2, r2, #12
4000d314:	da000004 	ble	4000d32c <__adddf3+0x1c0>
4000d318:	e282c014 	add	ip, r2, #20
4000d31c:	e262200c 	rsb	r2, r2, #12
4000d320:	e1a00c11 	lsl	r0, r1, ip
4000d324:	e1a01231 	lsr	r1, r1, r2
4000d328:	ea000004 	b	4000d340 <__adddf3+0x1d4>
4000d32c:	e2822014 	add	r2, r2, #20
4000d330:	d262c020 	rsble	ip, r2, #32
4000d334:	e1a01211 	lsl	r1, r1, r2
4000d338:	d1811c30 	orrle	r1, r1, r0, lsr ip
4000d33c:	d1a00210 	lslle	r0, r0, r2
4000d340:	e0544003 	subs	r4, r4, r3
4000d344:	a0811a04 	addge	r1, r1, r4, lsl #20
4000d348:	a1811005 	orrge	r1, r1, r5
4000d34c:	a8bd4030 	popge	{r4, r5, lr}
4000d350:	a12fff1e 	bxge	lr
4000d354:	e1e04004 	mvn	r4, r4
4000d358:	e254401f 	subs	r4, r4, #31
4000d35c:	aa00000f 	bge	4000d3a0 <__adddf3+0x234>
4000d360:	e294400c 	adds	r4, r4, #12
4000d364:	ca000006 	bgt	4000d384 <__adddf3+0x218>
4000d368:	e2844014 	add	r4, r4, #20
4000d36c:	e2642020 	rsb	r2, r4, #32
4000d370:	e1a00430 	lsr	r0, r0, r4
4000d374:	e1800211 	orr	r0, r0, r1, lsl r2
4000d378:	e1851431 	orr	r1, r5, r1, lsr r4
4000d37c:	e8bd4030 	pop	{r4, r5, lr}
4000d380:	e12fff1e 	bx	lr
4000d384:	e264400c 	rsb	r4, r4, #12
4000d388:	e2642020 	rsb	r2, r4, #32
4000d38c:	e1a00230 	lsr	r0, r0, r2
4000d390:	e1800411 	orr	r0, r0, r1, lsl r4
4000d394:	e1a01005 	mov	r1, r5
4000d398:	e8bd4030 	pop	{r4, r5, lr}
4000d39c:	e12fff1e 	bx	lr
4000d3a0:	e1a00431 	lsr	r0, r1, r4
4000d3a4:	e1a01005 	mov	r1, r5
4000d3a8:	e8bd4030 	pop	{r4, r5, lr}
4000d3ac:	e12fff1e 	bx	lr
4000d3b0:	e3340000 	teq	r4, #0
4000d3b4:	e2233601 	eor	r3, r3, #1048576	; 0x100000
4000d3b8:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
4000d3bc:	02844001 	addeq	r4, r4, #1
4000d3c0:	12455001 	subne	r5, r5, #1
4000d3c4:	eaffff8f 	b	4000d208 <__adddf3+0x9c>
4000d3c8:	e1f0cac4 	mvns	ip, r4, asr #21
4000d3cc:	11f0cac5 	mvnsne	ip, r5, asr #21
4000d3d0:	0a00001d 	beq	4000d44c <__adddf3+0x2e0>
4000d3d4:	e1340005 	teq	r4, r5
4000d3d8:	01300002 	teqeq	r0, r2
4000d3dc:	0a000004 	beq	4000d3f4 <__adddf3+0x288>
4000d3e0:	e194c000 	orrs	ip, r4, r0
4000d3e4:	01a01003 	moveq	r1, r3
4000d3e8:	01a00002 	moveq	r0, r2
4000d3ec:	e8bd4030 	pop	{r4, r5, lr}
4000d3f0:	e12fff1e 	bx	lr
4000d3f4:	e1310003 	teq	r1, r3
4000d3f8:	13a01000 	movne	r1, #0
4000d3fc:	13a00000 	movne	r0, #0
4000d400:	18bd4030 	popne	{r4, r5, lr}
4000d404:	112fff1e 	bxne	lr
4000d408:	e1b0caa4 	lsrs	ip, r4, #21
4000d40c:	1a000004 	bne	4000d424 <__adddf3+0x2b8>
4000d410:	e1b00080 	lsls	r0, r0, #1
4000d414:	e0b11001 	adcs	r1, r1, r1
4000d418:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
4000d41c:	e8bd4030 	pop	{r4, r5, lr}
4000d420:	e12fff1e 	bx	lr
4000d424:	e2944501 	adds	r4, r4, #4194304	; 0x400000
4000d428:	32811601 	addcc	r1, r1, #1048576	; 0x100000
4000d42c:	38bd4030 	popcc	{r4, r5, lr}
4000d430:	312fff1e 	bxcc	lr
4000d434:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d438:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
4000d43c:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000d440:	e3a00000 	mov	r0, #0
4000d444:	e8bd4030 	pop	{r4, r5, lr}
4000d448:	e12fff1e 	bx	lr
4000d44c:	e1f0cac4 	mvns	ip, r4, asr #21
4000d450:	11a01003 	movne	r1, r3
4000d454:	11a00002 	movne	r0, r2
4000d458:	01f0cac5 	mvnseq	ip, r5, asr #21
4000d45c:	11a03001 	movne	r3, r1
4000d460:	11a02000 	movne	r2, r0
4000d464:	e1904601 	orrs	r4, r0, r1, lsl #12
4000d468:	01925603 	orrseq	r5, r2, r3, lsl #12
4000d46c:	01310003 	teqeq	r1, r3
4000d470:	13811702 	orrne	r1, r1, #524288	; 0x80000
4000d474:	e8bd4030 	pop	{r4, r5, lr}
4000d478:	e12fff1e 	bx	lr

4000d47c <__aeabi_ui2d>:
4000d47c:	e3300000 	teq	r0, #0
4000d480:	03a01000 	moveq	r1, #0
4000d484:	012fff1e 	bxeq	lr
4000d488:	e92d4030 	push	{r4, r5, lr}
4000d48c:	e3a04b01 	mov	r4, #1024	; 0x400
4000d490:	e2844032 	add	r4, r4, #50	; 0x32
4000d494:	e3a05000 	mov	r5, #0
4000d498:	e3a01000 	mov	r1, #0
4000d49c:	eaffff86 	b	4000d2bc <__adddf3+0x150>

4000d4a0 <__aeabi_i2d>:
4000d4a0:	e3300000 	teq	r0, #0
4000d4a4:	03a01000 	moveq	r1, #0
4000d4a8:	012fff1e 	bxeq	lr
4000d4ac:	e92d4030 	push	{r4, r5, lr}
4000d4b0:	e3a04b01 	mov	r4, #1024	; 0x400
4000d4b4:	e2844032 	add	r4, r4, #50	; 0x32
4000d4b8:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
4000d4bc:	42600000 	rsbmi	r0, r0, #0
4000d4c0:	e3a01000 	mov	r1, #0
4000d4c4:	eaffff7c 	b	4000d2bc <__adddf3+0x150>

4000d4c8 <__aeabi_f2d>:
4000d4c8:	e1b02080 	lsls	r2, r0, #1
4000d4cc:	e1a011c2 	asr	r1, r2, #3
4000d4d0:	e1a01061 	rrx	r1, r1
4000d4d4:	e1a00e02 	lsl	r0, r2, #28
4000d4d8:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
4000d4dc:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000d4e0:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
4000d4e4:	112fff1e 	bxne	lr
4000d4e8:	e3320000 	teq	r2, #0
4000d4ec:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000d4f0:	012fff1e 	bxeq	lr
4000d4f4:	e92d4030 	push	{r4, r5, lr}
4000d4f8:	e3a04d0e 	mov	r4, #896	; 0x380
4000d4fc:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d500:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000d504:	eaffff6c 	b	4000d2bc <__adddf3+0x150>

4000d508 <__aeabi_ul2d>:
4000d508:	e1902001 	orrs	r2, r0, r1
4000d50c:	012fff1e 	bxeq	lr
4000d510:	e92d4030 	push	{r4, r5, lr}
4000d514:	e3a05000 	mov	r5, #0
4000d518:	ea000006 	b	4000d538 <__aeabi_l2d+0x1c>

4000d51c <__aeabi_l2d>:
4000d51c:	e1902001 	orrs	r2, r0, r1
4000d520:	012fff1e 	bxeq	lr
4000d524:	e92d4030 	push	{r4, r5, lr}
4000d528:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
4000d52c:	5a000001 	bpl	4000d538 <__aeabi_l2d+0x1c>
4000d530:	e2700000 	rsbs	r0, r0, #0
4000d534:	e2e11000 	rsc	r1, r1, #0
4000d538:	e3a04b01 	mov	r4, #1024	; 0x400
4000d53c:	e2844032 	add	r4, r4, #50	; 0x32
4000d540:	e1b0cb21 	lsrs	ip, r1, #22
4000d544:	0affff44 	beq	4000d25c <__adddf3+0xf0>
4000d548:	e3a02003 	mov	r2, #3
4000d54c:	e1b0c1ac 	lsrs	ip, ip, #3
4000d550:	12822003 	addne	r2, r2, #3
4000d554:	e1b0c1ac 	lsrs	ip, ip, #3
4000d558:	12822003 	addne	r2, r2, #3
4000d55c:	e08221ac 	add	r2, r2, ip, lsr #3
4000d560:	e2623020 	rsb	r3, r2, #32
4000d564:	e1a0c310 	lsl	ip, r0, r3
4000d568:	e1a00230 	lsr	r0, r0, r2
4000d56c:	e1800311 	orr	r0, r0, r1, lsl r3
4000d570:	e1a01231 	lsr	r1, r1, r2
4000d574:	e0844002 	add	r4, r4, r2
4000d578:	eaffff37 	b	4000d25c <__adddf3+0xf0>

4000d57c <__aeabi_dmul>:
4000d57c:	e92d4070 	push	{r4, r5, r6, lr}
4000d580:	e3a0c0ff 	mov	ip, #255	; 0xff
4000d584:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000d588:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000d58c:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000d590:	1134000c 	teqne	r4, ip
4000d594:	1135000c 	teqne	r5, ip
4000d598:	0b000075 	bleq	4000d774 <__aeabi_dmul+0x1f8>
4000d59c:	e0844005 	add	r4, r4, r5
4000d5a0:	e0216003 	eor	r6, r1, r3
4000d5a4:	e1c11a8c 	bic	r1, r1, ip, lsl #21
4000d5a8:	e1c33a8c 	bic	r3, r3, ip, lsl #21
4000d5ac:	e1905601 	orrs	r5, r0, r1, lsl #12
4000d5b0:	11925603 	orrsne	r5, r2, r3, lsl #12
4000d5b4:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000d5b8:	e3833601 	orr	r3, r3, #1048576	; 0x100000
4000d5bc:	0a00001d 	beq	4000d638 <__aeabi_dmul+0xbc>
4000d5c0:	e08ec290 	umull	ip, lr, r0, r2
4000d5c4:	e3a05000 	mov	r5, #0
4000d5c8:	e0a5e291 	umlal	lr, r5, r1, r2
4000d5cc:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
4000d5d0:	e0a5e390 	umlal	lr, r5, r0, r3
4000d5d4:	e3a06000 	mov	r6, #0
4000d5d8:	e0a65391 	umlal	r5, r6, r1, r3
4000d5dc:	e33c0000 	teq	ip, #0
4000d5e0:	138ee001 	orrne	lr, lr, #1
4000d5e4:	e24440ff 	sub	r4, r4, #255	; 0xff
4000d5e8:	e3560c02 	cmp	r6, #512	; 0x200
4000d5ec:	e2c44c03 	sbc	r4, r4, #768	; 0x300
4000d5f0:	2a000002 	bcs	4000d600 <__aeabi_dmul+0x84>
4000d5f4:	e1b0e08e 	lsls	lr, lr, #1
4000d5f8:	e0b55005 	adcs	r5, r5, r5
4000d5fc:	e0a66006 	adc	r6, r6, r6
4000d600:	e1821586 	orr	r1, r2, r6, lsl #11
4000d604:	e1811aa5 	orr	r1, r1, r5, lsr #21
4000d608:	e1a00585 	lsl	r0, r5, #11
4000d60c:	e1800aae 	orr	r0, r0, lr, lsr #21
4000d610:	e1a0e58e 	lsl	lr, lr, #11
4000d614:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000d618:	835c0c07 	cmphi	ip, #1792	; 0x700
4000d61c:	8a000011 	bhi	4000d668 <__aeabi_dmul+0xec>
4000d620:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
4000d624:	01b0e0a0 	lsrseq	lr, r0, #1
4000d628:	e2b00000 	adcs	r0, r0, #0
4000d62c:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000d630:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d634:	e12fff1e 	bx	lr
4000d638:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
4000d63c:	e1861001 	orr	r1, r6, r1
4000d640:	e1800002 	orr	r0, r0, r2
4000d644:	e0211003 	eor	r1, r1, r3
4000d648:	e05440ac 	subs	r4, r4, ip, lsr #1
4000d64c:	c074500c 	rsbsgt	r5, r4, ip
4000d650:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000d654:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000d658:	c12fff1e 	bxgt	lr
4000d65c:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000d660:	e3a0e000 	mov	lr, #0
4000d664:	e2544001 	subs	r4, r4, #1
4000d668:	ca00005d 	bgt	4000d7e4 <__aeabi_dmul+0x268>
4000d66c:	e3740036 	cmn	r4, #54	; 0x36
4000d670:	d3a00000 	movle	r0, #0
4000d674:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
4000d678:	d8bd4070 	pople	{r4, r5, r6, lr}
4000d67c:	d12fff1e 	bxle	lr
4000d680:	e2644000 	rsb	r4, r4, #0
4000d684:	e2544020 	subs	r4, r4, #32
4000d688:	aa00001a 	bge	4000d6f8 <__aeabi_dmul+0x17c>
4000d68c:	e294400c 	adds	r4, r4, #12
4000d690:	ca00000c 	bgt	4000d6c8 <__aeabi_dmul+0x14c>
4000d694:	e2844014 	add	r4, r4, #20
4000d698:	e2645020 	rsb	r5, r4, #32
4000d69c:	e1a03510 	lsl	r3, r0, r5
4000d6a0:	e1a00430 	lsr	r0, r0, r4
4000d6a4:	e1800511 	orr	r0, r0, r1, lsl r5
4000d6a8:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
4000d6ac:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000d6b0:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000d6b4:	e0a21431 	adc	r1, r2, r1, lsr r4
4000d6b8:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000d6bc:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000d6c0:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d6c4:	e12fff1e 	bx	lr
4000d6c8:	e264400c 	rsb	r4, r4, #12
4000d6cc:	e2645020 	rsb	r5, r4, #32
4000d6d0:	e1a03410 	lsl	r3, r0, r4
4000d6d4:	e1a00530 	lsr	r0, r0, r5
4000d6d8:	e1800411 	orr	r0, r0, r1, lsl r4
4000d6dc:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d6e0:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000d6e4:	e2a11000 	adc	r1, r1, #0
4000d6e8:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000d6ec:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000d6f0:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d6f4:	e12fff1e 	bx	lr
4000d6f8:	e2645020 	rsb	r5, r4, #32
4000d6fc:	e18ee510 	orr	lr, lr, r0, lsl r5
4000d700:	e1a03430 	lsr	r3, r0, r4
4000d704:	e1833511 	orr	r3, r3, r1, lsl r5
4000d708:	e1a00431 	lsr	r0, r1, r4
4000d70c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d710:	e1c00431 	bic	r0, r0, r1, lsr r4
4000d714:	e0800fa3 	add	r0, r0, r3, lsr #31
4000d718:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000d71c:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000d720:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d724:	e12fff1e 	bx	lr
4000d728:	e3340000 	teq	r4, #0
4000d72c:	1a000008 	bne	4000d754 <__aeabi_dmul+0x1d8>
4000d730:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
4000d734:	e1b00080 	lsls	r0, r0, #1
4000d738:	e0a11001 	adc	r1, r1, r1
4000d73c:	e3110601 	tst	r1, #1048576	; 0x100000
4000d740:	02444001 	subeq	r4, r4, #1
4000d744:	0afffffa 	beq	4000d734 <__aeabi_dmul+0x1b8>
4000d748:	e1811006 	orr	r1, r1, r6
4000d74c:	e3350000 	teq	r5, #0
4000d750:	112fff1e 	bxne	lr
4000d754:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
4000d758:	e1b02082 	lsls	r2, r2, #1
4000d75c:	e0a33003 	adc	r3, r3, r3
4000d760:	e3130601 	tst	r3, #1048576	; 0x100000
4000d764:	02455001 	subeq	r5, r5, #1
4000d768:	0afffffa 	beq	4000d758 <__aeabi_dmul+0x1dc>
4000d76c:	e1833006 	orr	r3, r3, r6
4000d770:	e12fff1e 	bx	lr
4000d774:	e134000c 	teq	r4, ip
4000d778:	e00c5a23 	and	r5, ip, r3, lsr #20
4000d77c:	1135000c 	teqne	r5, ip
4000d780:	0a000007 	beq	4000d7a4 <__aeabi_dmul+0x228>
4000d784:	e1906081 	orrs	r6, r0, r1, lsl #1
4000d788:	11926083 	orrsne	r6, r2, r3, lsl #1
4000d78c:	1affffe5 	bne	4000d728 <__aeabi_dmul+0x1ac>
4000d790:	e0211003 	eor	r1, r1, r3
4000d794:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d798:	e3a00000 	mov	r0, #0
4000d79c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d7a0:	e12fff1e 	bx	lr
4000d7a4:	e1906081 	orrs	r6, r0, r1, lsl #1
4000d7a8:	01a00002 	moveq	r0, r2
4000d7ac:	01a01003 	moveq	r1, r3
4000d7b0:	11926083 	orrsne	r6, r2, r3, lsl #1
4000d7b4:	0a000010 	beq	4000d7fc <__aeabi_dmul+0x280>
4000d7b8:	e134000c 	teq	r4, ip
4000d7bc:	1a000001 	bne	4000d7c8 <__aeabi_dmul+0x24c>
4000d7c0:	e1906601 	orrs	r6, r0, r1, lsl #12
4000d7c4:	1a00000c 	bne	4000d7fc <__aeabi_dmul+0x280>
4000d7c8:	e135000c 	teq	r5, ip
4000d7cc:	1a000003 	bne	4000d7e0 <__aeabi_dmul+0x264>
4000d7d0:	e1926603 	orrs	r6, r2, r3, lsl #12
4000d7d4:	11a00002 	movne	r0, r2
4000d7d8:	11a01003 	movne	r1, r3
4000d7dc:	1a000006 	bne	4000d7fc <__aeabi_dmul+0x280>
4000d7e0:	e0211003 	eor	r1, r1, r3
4000d7e4:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000d7e8:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000d7ec:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000d7f0:	e3a00000 	mov	r0, #0
4000d7f4:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d7f8:	e12fff1e 	bx	lr
4000d7fc:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000d800:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
4000d804:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d808:	e12fff1e 	bx	lr

4000d80c <__aeabi_ddiv>:
4000d80c:	e92d4070 	push	{r4, r5, r6, lr}
4000d810:	e3a0c0ff 	mov	ip, #255	; 0xff
4000d814:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000d818:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000d81c:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000d820:	1134000c 	teqne	r4, ip
4000d824:	1135000c 	teqne	r5, ip
4000d828:	0b00005e 	bleq	4000d9a8 <__aeabi_ddiv+0x19c>
4000d82c:	e0444005 	sub	r4, r4, r5
4000d830:	e021e003 	eor	lr, r1, r3
4000d834:	e1925603 	orrs	r5, r2, r3, lsl #12
4000d838:	e1a01601 	lsl	r1, r1, #12
4000d83c:	0a00004c 	beq	4000d974 <__aeabi_ddiv+0x168>
4000d840:	e1a03603 	lsl	r3, r3, #12
4000d844:	e3a05201 	mov	r5, #268435456	; 0x10000000
4000d848:	e1853223 	orr	r3, r5, r3, lsr #4
4000d84c:	e1833c22 	orr	r3, r3, r2, lsr #24
4000d850:	e1a02402 	lsl	r2, r2, #8
4000d854:	e1855221 	orr	r5, r5, r1, lsr #4
4000d858:	e1855c20 	orr	r5, r5, r0, lsr #24
4000d85c:	e1a06400 	lsl	r6, r0, #8
4000d860:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
4000d864:	e1550003 	cmp	r5, r3
4000d868:	01560002 	cmpeq	r6, r2
4000d86c:	e2a440fd 	adc	r4, r4, #253	; 0xfd
4000d870:	e2844c03 	add	r4, r4, #768	; 0x300
4000d874:	2a000001 	bcs	4000d880 <__aeabi_ddiv+0x74>
4000d878:	e1b030a3 	lsrs	r3, r3, #1
4000d87c:	e1a02062 	rrx	r2, r2
4000d880:	e0566002 	subs	r6, r6, r2
4000d884:	e0c55003 	sbc	r5, r5, r3
4000d888:	e1b030a3 	lsrs	r3, r3, #1
4000d88c:	e1a02062 	rrx	r2, r2
4000d890:	e3a00601 	mov	r0, #1048576	; 0x100000
4000d894:	e3a0c702 	mov	ip, #524288	; 0x80000
4000d898:	e056e002 	subs	lr, r6, r2
4000d89c:	e0d5e003 	sbcs	lr, r5, r3
4000d8a0:	20466002 	subcs	r6, r6, r2
4000d8a4:	21a0500e 	movcs	r5, lr
4000d8a8:	2180000c 	orrcs	r0, r0, ip
4000d8ac:	e1b030a3 	lsrs	r3, r3, #1
4000d8b0:	e1a02062 	rrx	r2, r2
4000d8b4:	e056e002 	subs	lr, r6, r2
4000d8b8:	e0d5e003 	sbcs	lr, r5, r3
4000d8bc:	20466002 	subcs	r6, r6, r2
4000d8c0:	21a0500e 	movcs	r5, lr
4000d8c4:	218000ac 	orrcs	r0, r0, ip, lsr #1
4000d8c8:	e1b030a3 	lsrs	r3, r3, #1
4000d8cc:	e1a02062 	rrx	r2, r2
4000d8d0:	e056e002 	subs	lr, r6, r2
4000d8d4:	e0d5e003 	sbcs	lr, r5, r3
4000d8d8:	20466002 	subcs	r6, r6, r2
4000d8dc:	21a0500e 	movcs	r5, lr
4000d8e0:	2180012c 	orrcs	r0, r0, ip, lsr #2
4000d8e4:	e1b030a3 	lsrs	r3, r3, #1
4000d8e8:	e1a02062 	rrx	r2, r2
4000d8ec:	e056e002 	subs	lr, r6, r2
4000d8f0:	e0d5e003 	sbcs	lr, r5, r3
4000d8f4:	20466002 	subcs	r6, r6, r2
4000d8f8:	21a0500e 	movcs	r5, lr
4000d8fc:	218001ac 	orrcs	r0, r0, ip, lsr #3
4000d900:	e195e006 	orrs	lr, r5, r6
4000d904:	0a00000d 	beq	4000d940 <__aeabi_ddiv+0x134>
4000d908:	e1a05205 	lsl	r5, r5, #4
4000d90c:	e1855e26 	orr	r5, r5, r6, lsr #28
4000d910:	e1a06206 	lsl	r6, r6, #4
4000d914:	e1a03183 	lsl	r3, r3, #3
4000d918:	e1833ea2 	orr	r3, r3, r2, lsr #29
4000d91c:	e1a02182 	lsl	r2, r2, #3
4000d920:	e1b0c22c 	lsrs	ip, ip, #4
4000d924:	1affffdb 	bne	4000d898 <__aeabi_ddiv+0x8c>
4000d928:	e3110601 	tst	r1, #1048576	; 0x100000
4000d92c:	1a000006 	bne	4000d94c <__aeabi_ddiv+0x140>
4000d930:	e1811000 	orr	r1, r1, r0
4000d934:	e3a00000 	mov	r0, #0
4000d938:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
4000d93c:	eaffffd5 	b	4000d898 <__aeabi_ddiv+0x8c>
4000d940:	e3110601 	tst	r1, #1048576	; 0x100000
4000d944:	01811000 	orreq	r1, r1, r0
4000d948:	03a00000 	moveq	r0, #0
4000d94c:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000d950:	835c0c07 	cmphi	ip, #1792	; 0x700
4000d954:	8affff43 	bhi	4000d668 <__aeabi_dmul+0xec>
4000d958:	e055c003 	subs	ip, r5, r3
4000d95c:	0056c002 	subseq	ip, r6, r2
4000d960:	01b0c0a0 	lsrseq	ip, r0, #1
4000d964:	e2b00000 	adcs	r0, r0, #0
4000d968:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000d96c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d970:	e12fff1e 	bx	lr
4000d974:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
4000d978:	e18e1621 	orr	r1, lr, r1, lsr #12
4000d97c:	e09440ac 	adds	r4, r4, ip, lsr #1
4000d980:	c074500c 	rsbsgt	r5, r4, ip
4000d984:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000d988:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000d98c:	c12fff1e 	bxgt	lr
4000d990:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000d994:	e3a0e000 	mov	lr, #0
4000d998:	e2544001 	subs	r4, r4, #1
4000d99c:	eaffff31 	b	4000d668 <__aeabi_dmul+0xec>
4000d9a0:	e185e006 	orr	lr, r5, r6
4000d9a4:	eaffff2f 	b	4000d668 <__aeabi_dmul+0xec>
4000d9a8:	e00c5a23 	and	r5, ip, r3, lsr #20
4000d9ac:	e134000c 	teq	r4, ip
4000d9b0:	0135000c 	teqeq	r5, ip
4000d9b4:	0affff90 	beq	4000d7fc <__aeabi_dmul+0x280>
4000d9b8:	e134000c 	teq	r4, ip
4000d9bc:	1a000006 	bne	4000d9dc <__aeabi_ddiv+0x1d0>
4000d9c0:	e1904601 	orrs	r4, r0, r1, lsl #12
4000d9c4:	1affff8c 	bne	4000d7fc <__aeabi_dmul+0x280>
4000d9c8:	e135000c 	teq	r5, ip
4000d9cc:	1affff83 	bne	4000d7e0 <__aeabi_dmul+0x264>
4000d9d0:	e1a00002 	mov	r0, r2
4000d9d4:	e1a01003 	mov	r1, r3
4000d9d8:	eaffff87 	b	4000d7fc <__aeabi_dmul+0x280>
4000d9dc:	e135000c 	teq	r5, ip
4000d9e0:	1a000004 	bne	4000d9f8 <__aeabi_ddiv+0x1ec>
4000d9e4:	e1925603 	orrs	r5, r2, r3, lsl #12
4000d9e8:	0affff68 	beq	4000d790 <__aeabi_dmul+0x214>
4000d9ec:	e1a00002 	mov	r0, r2
4000d9f0:	e1a01003 	mov	r1, r3
4000d9f4:	eaffff80 	b	4000d7fc <__aeabi_dmul+0x280>
4000d9f8:	e1906081 	orrs	r6, r0, r1, lsl #1
4000d9fc:	11926083 	orrsne	r6, r2, r3, lsl #1
4000da00:	1affff48 	bne	4000d728 <__aeabi_dmul+0x1ac>
4000da04:	e1904081 	orrs	r4, r0, r1, lsl #1
4000da08:	1affff74 	bne	4000d7e0 <__aeabi_dmul+0x264>
4000da0c:	e1925083 	orrs	r5, r2, r3, lsl #1
4000da10:	1affff5e 	bne	4000d790 <__aeabi_dmul+0x214>
4000da14:	eaffff78 	b	4000d7fc <__aeabi_dmul+0x280>

4000da18 <__gedf2>:
4000da18:	e3e0c000 	mvn	ip, #0
4000da1c:	ea000002 	b	4000da2c <__cmpdf2+0x4>

4000da20 <__ledf2>:
4000da20:	e3a0c001 	mov	ip, #1
4000da24:	ea000000 	b	4000da2c <__cmpdf2+0x4>

4000da28 <__cmpdf2>:
4000da28:	e3a0c001 	mov	ip, #1
4000da2c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
4000da30:	e1a0c081 	lsl	ip, r1, #1
4000da34:	e1f0cacc 	mvns	ip, ip, asr #21
4000da38:	e1a0c083 	lsl	ip, r3, #1
4000da3c:	11f0cacc 	mvnsne	ip, ip, asr #21
4000da40:	0a00000e 	beq	4000da80 <__cmpdf2+0x58>
4000da44:	e28dd004 	add	sp, sp, #4
4000da48:	e190c081 	orrs	ip, r0, r1, lsl #1
4000da4c:	0192c083 	orrseq	ip, r2, r3, lsl #1
4000da50:	11310003 	teqne	r1, r3
4000da54:	01300002 	teqeq	r0, r2
4000da58:	03a00000 	moveq	r0, #0
4000da5c:	012fff1e 	bxeq	lr
4000da60:	e3700000 	cmn	r0, #0
4000da64:	e1310003 	teq	r1, r3
4000da68:	51510003 	cmppl	r1, r3
4000da6c:	01500002 	cmpeq	r0, r2
4000da70:	21a00fc3 	asrcs	r0, r3, #31
4000da74:	31e00fc3 	mvncc	r0, r3, asr #31
4000da78:	e3800001 	orr	r0, r0, #1
4000da7c:	e12fff1e 	bx	lr
4000da80:	e1a0c081 	lsl	ip, r1, #1
4000da84:	e1f0cacc 	mvns	ip, ip, asr #21
4000da88:	1a000001 	bne	4000da94 <__cmpdf2+0x6c>
4000da8c:	e190c601 	orrs	ip, r0, r1, lsl #12
4000da90:	1a000004 	bne	4000daa8 <__cmpdf2+0x80>
4000da94:	e1a0c083 	lsl	ip, r3, #1
4000da98:	e1f0cacc 	mvns	ip, ip, asr #21
4000da9c:	1affffe8 	bne	4000da44 <__cmpdf2+0x1c>
4000daa0:	e192c603 	orrs	ip, r2, r3, lsl #12
4000daa4:	0affffe6 	beq	4000da44 <__cmpdf2+0x1c>
4000daa8:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
4000daac:	e12fff1e 	bx	lr

4000dab0 <__aeabi_cdrcmple>:
4000dab0:	e1a0c000 	mov	ip, r0
4000dab4:	e1a00002 	mov	r0, r2
4000dab8:	e1a0200c 	mov	r2, ip
4000dabc:	e1a0c001 	mov	ip, r1
4000dac0:	e1a01003 	mov	r1, r3
4000dac4:	e1a0300c 	mov	r3, ip
4000dac8:	eaffffff 	b	4000dacc <__aeabi_cdcmpeq>

4000dacc <__aeabi_cdcmpeq>:
4000dacc:	e92d4001 	push	{r0, lr}
4000dad0:	ebffffd4 	bl	4000da28 <__cmpdf2>
4000dad4:	e3500000 	cmp	r0, #0
4000dad8:	43700000 	cmnmi	r0, #0
4000dadc:	e8bd4001 	pop	{r0, lr}
4000dae0:	e12fff1e 	bx	lr

4000dae4 <__aeabi_dcmpeq>:
4000dae4:	e52de008 	str	lr, [sp, #-8]!
4000dae8:	ebfffff7 	bl	4000dacc <__aeabi_cdcmpeq>
4000daec:	03a00001 	moveq	r0, #1
4000daf0:	13a00000 	movne	r0, #0
4000daf4:	e49de008 	ldr	lr, [sp], #8
4000daf8:	e12fff1e 	bx	lr

4000dafc <__aeabi_dcmplt>:
4000dafc:	e52de008 	str	lr, [sp, #-8]!
4000db00:	ebfffff1 	bl	4000dacc <__aeabi_cdcmpeq>
4000db04:	33a00001 	movcc	r0, #1
4000db08:	23a00000 	movcs	r0, #0
4000db0c:	e49de008 	ldr	lr, [sp], #8
4000db10:	e12fff1e 	bx	lr

4000db14 <__aeabi_dcmple>:
4000db14:	e52de008 	str	lr, [sp, #-8]!
4000db18:	ebffffeb 	bl	4000dacc <__aeabi_cdcmpeq>
4000db1c:	93a00001 	movls	r0, #1
4000db20:	83a00000 	movhi	r0, #0
4000db24:	e49de008 	ldr	lr, [sp], #8
4000db28:	e12fff1e 	bx	lr

4000db2c <__aeabi_dcmpge>:
4000db2c:	e52de008 	str	lr, [sp, #-8]!
4000db30:	ebffffde 	bl	4000dab0 <__aeabi_cdrcmple>
4000db34:	93a00001 	movls	r0, #1
4000db38:	83a00000 	movhi	r0, #0
4000db3c:	e49de008 	ldr	lr, [sp], #8
4000db40:	e12fff1e 	bx	lr

4000db44 <__aeabi_dcmpgt>:
4000db44:	e52de008 	str	lr, [sp, #-8]!
4000db48:	ebffffd8 	bl	4000dab0 <__aeabi_cdrcmple>
4000db4c:	33a00001 	movcc	r0, #1
4000db50:	23a00000 	movcs	r0, #0
4000db54:	e49de008 	ldr	lr, [sp], #8
4000db58:	e12fff1e 	bx	lr

4000db5c <__aeabi_d2iz>:
4000db5c:	e1a02081 	lsl	r2, r1, #1
4000db60:	e2922602 	adds	r2, r2, #2097152	; 0x200000
4000db64:	2a00000c 	bcs	4000db9c <__aeabi_d2iz+0x40>
4000db68:	5a000009 	bpl	4000db94 <__aeabi_d2iz+0x38>
4000db6c:	e3e03e3e 	mvn	r3, #992	; 0x3e0
4000db70:	e0532ac2 	subs	r2, r3, r2, asr #21
4000db74:	9a00000a 	bls	4000dba4 <__aeabi_d2iz+0x48>
4000db78:	e1a03581 	lsl	r3, r1, #11
4000db7c:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
4000db80:	e1833aa0 	orr	r3, r3, r0, lsr #21
4000db84:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000db88:	e1a00233 	lsr	r0, r3, r2
4000db8c:	12600000 	rsbne	r0, r0, #0
4000db90:	e12fff1e 	bx	lr
4000db94:	e3a00000 	mov	r0, #0
4000db98:	e12fff1e 	bx	lr
4000db9c:	e1900601 	orrs	r0, r0, r1, lsl #12
4000dba0:	1a000002 	bne	4000dbb0 <__aeabi_d2iz+0x54>
4000dba4:	e2110102 	ands	r0, r1, #-2147483648	; 0x80000000
4000dba8:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
4000dbac:	e12fff1e 	bx	lr
4000dbb0:	e3a00000 	mov	r0, #0
4000dbb4:	e12fff1e 	bx	lr

4000dbb8 <__aeabi_uldivmod>:
4000dbb8:	e3530000 	cmp	r3, #0
4000dbbc:	03520000 	cmpeq	r2, #0
4000dbc0:	1a000004 	bne	4000dbd8 <__aeabi_uldivmod+0x20>
4000dbc4:	e3510000 	cmp	r1, #0
4000dbc8:	03500000 	cmpeq	r0, #0
4000dbcc:	13e01000 	mvnne	r1, #0
4000dbd0:	13e00000 	mvnne	r0, #0
4000dbd4:	eafffd60 	b	4000d15c <__aeabi_idiv0>
4000dbd8:	e24dd008 	sub	sp, sp, #8
4000dbdc:	e92d6000 	push	{sp, lr}
4000dbe0:	eb000014 	bl	4000dc38 <__gnu_uldivmod_helper>
4000dbe4:	e59de004 	ldr	lr, [sp, #4]
4000dbe8:	e28dd008 	add	sp, sp, #8
4000dbec:	e8bd000c 	pop	{r2, r3}
4000dbf0:	e12fff1e 	bx	lr

4000dbf4 <__gnu_ldivmod_helper>:
4000dbf4:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000dbf8:	e59d9020 	ldr	r9, [sp, #32]
4000dbfc:	e1a08002 	mov	r8, r2
4000dc00:	e1a0a003 	mov	sl, r3
4000dc04:	e1a06000 	mov	r6, r0
4000dc08:	e1a07001 	mov	r7, r1
4000dc0c:	eb000019 	bl	4000dc78 <__divdi3>
4000dc10:	e0030198 	mul	r3, r8, r1
4000dc14:	e1a02000 	mov	r2, r0
4000dc18:	e0854098 	umull	r4, r5, r8, r0
4000dc1c:	e022329a 	mla	r2, sl, r2, r3
4000dc20:	e0825005 	add	r5, r2, r5
4000dc24:	e0564004 	subs	r4, r6, r4
4000dc28:	e0c75005 	sbc	r5, r7, r5
4000dc2c:	e8890030 	stm	r9, {r4, r5}
4000dc30:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000dc34:	e12fff1e 	bx	lr

4000dc38 <__gnu_uldivmod_helper>:
4000dc38:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000dc3c:	e59d9020 	ldr	r9, [sp, #32]
4000dc40:	e1a06000 	mov	r6, r0
4000dc44:	e1a07001 	mov	r7, r1
4000dc48:	e1a08002 	mov	r8, r2
4000dc4c:	e1a04003 	mov	r4, r3
4000dc50:	eb00013c 	bl	4000e148 <__udivdi3>
4000dc54:	e0030490 	mul	r3, r0, r4
4000dc58:	e0854890 	umull	r4, r5, r0, r8
4000dc5c:	e0283891 	mla	r8, r1, r8, r3
4000dc60:	e0885005 	add	r5, r8, r5
4000dc64:	e0564004 	subs	r4, r6, r4
4000dc68:	e0c75005 	sbc	r5, r7, r5
4000dc6c:	e8890030 	stm	r9, {r4, r5}
4000dc70:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000dc74:	e12fff1e 	bx	lr

4000dc78 <__divdi3>:
4000dc78:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000dc7c:	e2704000 	rsbs	r4, r0, #0
4000dc80:	e2e15000 	rsc	r5, r1, #0
4000dc84:	e3510000 	cmp	r1, #0
4000dc88:	e3e06000 	mvn	r6, #0
4000dc8c:	a1a04000 	movge	r4, r0
4000dc90:	a1a05001 	movge	r5, r1
4000dc94:	a3a06000 	movge	r6, #0
4000dc98:	e3530000 	cmp	r3, #0
4000dc9c:	e24dd014 	sub	sp, sp, #20
4000dca0:	ba000098 	blt	4000df08 <__divdi3+0x290>
4000dca4:	e3530000 	cmp	r3, #0
4000dca8:	e1a0c004 	mov	ip, r4
4000dcac:	e1a0b005 	mov	fp, r5
4000dcb0:	e1a0a002 	mov	sl, r2
4000dcb4:	e1a01003 	mov	r1, r3
4000dcb8:	e1a08002 	mov	r8, r2
4000dcbc:	e1a07004 	mov	r7, r4
4000dcc0:	e1a09005 	mov	r9, r5
4000dcc4:	1a000040 	bne	4000ddcc <__divdi3+0x154>
4000dcc8:	e1520005 	cmp	r2, r5
4000dccc:	9a000052 	bls	4000de1c <__divdi3+0x1a4>
4000dcd0:	e1a00002 	mov	r0, r2
4000dcd4:	eb000237 	bl	4000e5b8 <__clzsi2>
4000dcd8:	e3500000 	cmp	r0, #0
4000dcdc:	12603020 	rsbne	r3, r0, #32
4000dce0:	11a03334 	lsrne	r3, r4, r3
4000dce4:	11a0801a 	lslne	r8, sl, r0
4000dce8:	11839015 	orrne	r9, r3, r5, lsl r0
4000dcec:	11a07014 	lslne	r7, r4, r0
4000dcf0:	e1a04828 	lsr	r4, r8, #16
4000dcf4:	e1a01004 	mov	r1, r4
4000dcf8:	e1a00009 	mov	r0, r9
4000dcfc:	ebfffcd1 	bl	4000d048 <__aeabi_uidiv>
4000dd00:	e1a01004 	mov	r1, r4
4000dd04:	e1a0b000 	mov	fp, r0
4000dd08:	e1a00009 	mov	r0, r9
4000dd0c:	ebfffd0a 	bl	4000d13c <__aeabi_uidivmod>
4000dd10:	e1a0a808 	lsl	sl, r8, #16
4000dd14:	e1a0a82a 	lsr	sl, sl, #16
4000dd18:	e0000b9a 	mul	r0, sl, fp
4000dd1c:	e1a02827 	lsr	r2, r7, #16
4000dd20:	e1821801 	orr	r1, r2, r1, lsl #16
4000dd24:	e1500001 	cmp	r0, r1
4000dd28:	9a000007 	bls	4000dd4c <__divdi3+0xd4>
4000dd2c:	e0911008 	adds	r1, r1, r8
4000dd30:	e24b3001 	sub	r3, fp, #1
4000dd34:	2a000003 	bcs	4000dd48 <__divdi3+0xd0>
4000dd38:	e1500001 	cmp	r0, r1
4000dd3c:	824bb002 	subhi	fp, fp, #2
4000dd40:	80811008 	addhi	r1, r1, r8
4000dd44:	8a000000 	bhi	4000dd4c <__divdi3+0xd4>
4000dd48:	e1a0b003 	mov	fp, r3
4000dd4c:	e0609001 	rsb	r9, r0, r1
4000dd50:	e1a00009 	mov	r0, r9
4000dd54:	e1a01004 	mov	r1, r4
4000dd58:	ebfffcba 	bl	4000d048 <__aeabi_uidiv>
4000dd5c:	e1a01004 	mov	r1, r4
4000dd60:	e1a05000 	mov	r5, r0
4000dd64:	e1a00009 	mov	r0, r9
4000dd68:	ebfffcf3 	bl	4000d13c <__aeabi_uidivmod>
4000dd6c:	e00a0a95 	mul	sl, r5, sl
4000dd70:	e1a07807 	lsl	r7, r7, #16
4000dd74:	e1a07827 	lsr	r7, r7, #16
4000dd78:	e1871801 	orr	r1, r7, r1, lsl #16
4000dd7c:	e15a0001 	cmp	sl, r1
4000dd80:	9a000006 	bls	4000dda0 <__divdi3+0x128>
4000dd84:	e0918008 	adds	r8, r1, r8
4000dd88:	e2453001 	sub	r3, r5, #1
4000dd8c:	2a000002 	bcs	4000dd9c <__divdi3+0x124>
4000dd90:	e15a0008 	cmp	sl, r8
4000dd94:	82455002 	subhi	r5, r5, #2
4000dd98:	8a000000 	bhi	4000dda0 <__divdi3+0x128>
4000dd9c:	e1a05003 	mov	r5, r3
4000dda0:	e185380b 	orr	r3, r5, fp, lsl #16
4000dda4:	e3a04000 	mov	r4, #0
4000dda8:	e3560000 	cmp	r6, #0
4000ddac:	e1a00003 	mov	r0, r3
4000ddb0:	e1a01004 	mov	r1, r4
4000ddb4:	0a000001 	beq	4000ddc0 <__divdi3+0x148>
4000ddb8:	e2700000 	rsbs	r0, r0, #0
4000ddbc:	e2e11000 	rsc	r1, r1, #0
4000ddc0:	e28dd014 	add	sp, sp, #20
4000ddc4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ddc8:	e12fff1e 	bx	lr
4000ddcc:	e1530005 	cmp	r3, r5
4000ddd0:	83a04000 	movhi	r4, #0
4000ddd4:	81a03004 	movhi	r3, r4
4000ddd8:	8afffff2 	bhi	4000dda8 <__divdi3+0x130>
4000dddc:	e1a00003 	mov	r0, r3
4000dde0:	e58d100c 	str	r1, [sp, #12]
4000dde4:	e58dc008 	str	ip, [sp, #8]
4000dde8:	eb0001f2 	bl	4000e5b8 <__clzsi2>
4000ddec:	e2505000 	subs	r5, r0, #0
4000ddf0:	e59d100c 	ldr	r1, [sp, #12]
4000ddf4:	e59dc008 	ldr	ip, [sp, #8]
4000ddf8:	1a00007f 	bne	4000dffc <__divdi3+0x384>
4000ddfc:	e151000b 	cmp	r1, fp
4000de00:	215a000c 	cmpcs	sl, ip
4000de04:	83a04000 	movhi	r4, #0
4000de08:	93a04001 	movls	r4, #1
4000de0c:	93a03001 	movls	r3, #1
4000de10:	91a04005 	movls	r4, r5
4000de14:	81a03004 	movhi	r3, r4
4000de18:	eaffffe2 	b	4000dda8 <__divdi3+0x130>
4000de1c:	e3520000 	cmp	r2, #0
4000de20:	1a000003 	bne	4000de34 <__divdi3+0x1bc>
4000de24:	e1a01002 	mov	r1, r2
4000de28:	e3a00001 	mov	r0, #1
4000de2c:	ebfffc85 	bl	4000d048 <__aeabi_uidiv>
4000de30:	e1a08000 	mov	r8, r0
4000de34:	e1a00008 	mov	r0, r8
4000de38:	eb0001de 	bl	4000e5b8 <__clzsi2>
4000de3c:	e2503000 	subs	r3, r0, #0
4000de40:	1a000034 	bne	4000df18 <__divdi3+0x2a0>
4000de44:	e1a0a808 	lsl	sl, r8, #16
4000de48:	e0689009 	rsb	r9, r8, r9
4000de4c:	e1a0a82a 	lsr	sl, sl, #16
4000de50:	e1a05828 	lsr	r5, r8, #16
4000de54:	e3a04001 	mov	r4, #1
4000de58:	e1a01005 	mov	r1, r5
4000de5c:	e1a00009 	mov	r0, r9
4000de60:	ebfffc78 	bl	4000d048 <__aeabi_uidiv>
4000de64:	e1a01005 	mov	r1, r5
4000de68:	e1a0b000 	mov	fp, r0
4000de6c:	e1a00009 	mov	r0, r9
4000de70:	ebfffcb1 	bl	4000d13c <__aeabi_uidivmod>
4000de74:	e0000b9a 	mul	r0, sl, fp
4000de78:	e1a02827 	lsr	r2, r7, #16
4000de7c:	e1821801 	orr	r1, r2, r1, lsl #16
4000de80:	e1500001 	cmp	r0, r1
4000de84:	9a000006 	bls	4000dea4 <__divdi3+0x22c>
4000de88:	e0911008 	adds	r1, r1, r8
4000de8c:	e24b3001 	sub	r3, fp, #1
4000de90:	2a0000a4 	bcs	4000e128 <__divdi3+0x4b0>
4000de94:	e1500001 	cmp	r0, r1
4000de98:	824bb002 	subhi	fp, fp, #2
4000de9c:	80811008 	addhi	r1, r1, r8
4000dea0:	9a0000a0 	bls	4000e128 <__divdi3+0x4b0>
4000dea4:	e0602001 	rsb	r2, r0, r1
4000dea8:	e1a00002 	mov	r0, r2
4000deac:	e1a01005 	mov	r1, r5
4000deb0:	e58d200c 	str	r2, [sp, #12]
4000deb4:	ebfffc63 	bl	4000d048 <__aeabi_uidiv>
4000deb8:	e59d200c 	ldr	r2, [sp, #12]
4000debc:	e1a09000 	mov	r9, r0
4000dec0:	e1a01005 	mov	r1, r5
4000dec4:	e1a00002 	mov	r0, r2
4000dec8:	ebfffc9b 	bl	4000d13c <__aeabi_uidivmod>
4000decc:	e00a0a99 	mul	sl, r9, sl
4000ded0:	e1a07807 	lsl	r7, r7, #16
4000ded4:	e1a07827 	lsr	r7, r7, #16
4000ded8:	e1871801 	orr	r1, r7, r1, lsl #16
4000dedc:	e15a0001 	cmp	sl, r1
4000dee0:	9a000006 	bls	4000df00 <__divdi3+0x288>
4000dee4:	e0918008 	adds	r8, r1, r8
4000dee8:	e2493001 	sub	r3, r9, #1
4000deec:	2a000002 	bcs	4000defc <__divdi3+0x284>
4000def0:	e15a0008 	cmp	sl, r8
4000def4:	82499002 	subhi	r9, r9, #2
4000def8:	8a000000 	bhi	4000df00 <__divdi3+0x288>
4000defc:	e1a09003 	mov	r9, r3
4000df00:	e189380b 	orr	r3, r9, fp, lsl #16
4000df04:	eaffffa7 	b	4000dda8 <__divdi3+0x130>
4000df08:	e1e06006 	mvn	r6, r6
4000df0c:	e2722000 	rsbs	r2, r2, #0
4000df10:	e2e33000 	rsc	r3, r3, #0
4000df14:	eaffff62 	b	4000dca4 <__divdi3+0x2c>
4000df18:	e1a08318 	lsl	r8, r8, r3
4000df1c:	e263b020 	rsb	fp, r3, #32
4000df20:	e1a04b39 	lsr	r4, r9, fp
4000df24:	e1a0bb37 	lsr	fp, r7, fp
4000df28:	e1a05828 	lsr	r5, r8, #16
4000df2c:	e1a01005 	mov	r1, r5
4000df30:	e1a00004 	mov	r0, r4
4000df34:	e18bb319 	orr	fp, fp, r9, lsl r3
4000df38:	e1a07317 	lsl	r7, r7, r3
4000df3c:	ebfffc41 	bl	4000d048 <__aeabi_uidiv>
4000df40:	e1a01005 	mov	r1, r5
4000df44:	e1a03000 	mov	r3, r0
4000df48:	e1a00004 	mov	r0, r4
4000df4c:	e58d3004 	str	r3, [sp, #4]
4000df50:	ebfffc79 	bl	4000d13c <__aeabi_uidivmod>
4000df54:	e1a0a808 	lsl	sl, r8, #16
4000df58:	e59d3004 	ldr	r3, [sp, #4]
4000df5c:	e1a0a82a 	lsr	sl, sl, #16
4000df60:	e000039a 	mul	r0, sl, r3
4000df64:	e1a0282b 	lsr	r2, fp, #16
4000df68:	e1821801 	orr	r1, r2, r1, lsl #16
4000df6c:	e1500001 	cmp	r0, r1
4000df70:	9a000006 	bls	4000df90 <__divdi3+0x318>
4000df74:	e0911008 	adds	r1, r1, r8
4000df78:	e2432001 	sub	r2, r3, #1
4000df7c:	2a00006f 	bcs	4000e140 <__divdi3+0x4c8>
4000df80:	e1500001 	cmp	r0, r1
4000df84:	82433002 	subhi	r3, r3, #2
4000df88:	80811008 	addhi	r1, r1, r8
4000df8c:	9a00006b 	bls	4000e140 <__divdi3+0x4c8>
4000df90:	e0609001 	rsb	r9, r0, r1
4000df94:	e1a00009 	mov	r0, r9
4000df98:	e1a01005 	mov	r1, r5
4000df9c:	e58d3004 	str	r3, [sp, #4]
4000dfa0:	ebfffc28 	bl	4000d048 <__aeabi_uidiv>
4000dfa4:	e1a01005 	mov	r1, r5
4000dfa8:	e1a04000 	mov	r4, r0
4000dfac:	e1a00009 	mov	r0, r9
4000dfb0:	ebfffc61 	bl	4000d13c <__aeabi_uidivmod>
4000dfb4:	e009049a 	mul	r9, sl, r4
4000dfb8:	e1a0b80b 	lsl	fp, fp, #16
4000dfbc:	e1a0b82b 	lsr	fp, fp, #16
4000dfc0:	e18b1801 	orr	r1, fp, r1, lsl #16
4000dfc4:	e1590001 	cmp	r9, r1
4000dfc8:	e59d3004 	ldr	r3, [sp, #4]
4000dfcc:	9a000007 	bls	4000dff0 <__divdi3+0x378>
4000dfd0:	e0911008 	adds	r1, r1, r8
4000dfd4:	e2442001 	sub	r2, r4, #1
4000dfd8:	2a000003 	bcs	4000dfec <__divdi3+0x374>
4000dfdc:	e1590001 	cmp	r9, r1
4000dfe0:	82444002 	subhi	r4, r4, #2
4000dfe4:	80811008 	addhi	r1, r1, r8
4000dfe8:	8a000000 	bhi	4000dff0 <__divdi3+0x378>
4000dfec:	e1a04002 	mov	r4, r2
4000dff0:	e0699001 	rsb	r9, r9, r1
4000dff4:	e1844803 	orr	r4, r4, r3, lsl #16
4000dff8:	eaffff96 	b	4000de58 <__divdi3+0x1e0>
4000dffc:	e2653020 	rsb	r3, r5, #32
4000e000:	e1a0833a 	lsr	r8, sl, r3
4000e004:	e1888511 	orr	r8, r8, r1, lsl r5
4000e008:	e1a0233b 	lsr	r2, fp, r3
4000e00c:	e1a03337 	lsr	r3, r7, r3
4000e010:	e1a09828 	lsr	r9, r8, #16
4000e014:	e1a01009 	mov	r1, r9
4000e018:	e1a00002 	mov	r0, r2
4000e01c:	e183b51b 	orr	fp, r3, fp, lsl r5
4000e020:	e58d200c 	str	r2, [sp, #12]
4000e024:	ebfffc07 	bl	4000d048 <__aeabi_uidiv>
4000e028:	e59d200c 	ldr	r2, [sp, #12]
4000e02c:	e1a03000 	mov	r3, r0
4000e030:	e1a01009 	mov	r1, r9
4000e034:	e1a00002 	mov	r0, r2
4000e038:	e58d3004 	str	r3, [sp, #4]
4000e03c:	ebfffc3e 	bl	4000d13c <__aeabi_uidivmod>
4000e040:	e1a04808 	lsl	r4, r8, #16
4000e044:	e59d3004 	ldr	r3, [sp, #4]
4000e048:	e1a04824 	lsr	r4, r4, #16
4000e04c:	e0000394 	mul	r0, r4, r3
4000e050:	e1a0282b 	lsr	r2, fp, #16
4000e054:	e1821801 	orr	r1, r2, r1, lsl #16
4000e058:	e1500001 	cmp	r0, r1
4000e05c:	e1a0a51a 	lsl	sl, sl, r5
4000e060:	9a000006 	bls	4000e080 <__divdi3+0x408>
4000e064:	e0911008 	adds	r1, r1, r8
4000e068:	e2432001 	sub	r2, r3, #1
4000e06c:	2a000031 	bcs	4000e138 <__divdi3+0x4c0>
4000e070:	e1500001 	cmp	r0, r1
4000e074:	82433002 	subhi	r3, r3, #2
4000e078:	80811008 	addhi	r1, r1, r8
4000e07c:	9a00002d 	bls	4000e138 <__divdi3+0x4c0>
4000e080:	e060c001 	rsb	ip, r0, r1
4000e084:	e1a0000c 	mov	r0, ip
4000e088:	e1a01009 	mov	r1, r9
4000e08c:	e98d1008 	stmib	sp, {r3, ip}
4000e090:	ebfffbec 	bl	4000d048 <__aeabi_uidiv>
4000e094:	e59dc008 	ldr	ip, [sp, #8]
4000e098:	e1a02000 	mov	r2, r0
4000e09c:	e1a01009 	mov	r1, r9
4000e0a0:	e1a0000c 	mov	r0, ip
4000e0a4:	e58d200c 	str	r2, [sp, #12]
4000e0a8:	ebfffc23 	bl	4000d13c <__aeabi_uidivmod>
4000e0ac:	e59d200c 	ldr	r2, [sp, #12]
4000e0b0:	e0040492 	mul	r4, r2, r4
4000e0b4:	e1a0b80b 	lsl	fp, fp, #16
4000e0b8:	e1a0c82b 	lsr	ip, fp, #16
4000e0bc:	e18cc801 	orr	ip, ip, r1, lsl #16
4000e0c0:	e154000c 	cmp	r4, ip
4000e0c4:	e59d3004 	ldr	r3, [sp, #4]
4000e0c8:	9a000006 	bls	4000e0e8 <__divdi3+0x470>
4000e0cc:	e09cc008 	adds	ip, ip, r8
4000e0d0:	e2421001 	sub	r1, r2, #1
4000e0d4:	2a000015 	bcs	4000e130 <__divdi3+0x4b8>
4000e0d8:	e154000c 	cmp	r4, ip
4000e0dc:	82422002 	subhi	r2, r2, #2
4000e0e0:	808cc008 	addhi	ip, ip, r8
4000e0e4:	9a000011 	bls	4000e130 <__divdi3+0x4b8>
4000e0e8:	e1821803 	orr	r1, r2, r3, lsl #16
4000e0ec:	e0832a91 	umull	r2, r3, r1, sl
4000e0f0:	e064400c 	rsb	r4, r4, ip
4000e0f4:	e1540003 	cmp	r4, r3
4000e0f8:	3a000007 	bcc	4000e11c <__divdi3+0x4a4>
4000e0fc:	13a04000 	movne	r4, #0
4000e100:	03a04001 	moveq	r4, #1
4000e104:	e1520517 	cmp	r2, r7, lsl r5
4000e108:	93a04000 	movls	r4, #0
4000e10c:	82044001 	andhi	r4, r4, #1
4000e110:	e3540000 	cmp	r4, #0
4000e114:	01a03001 	moveq	r3, r1
4000e118:	0affff22 	beq	4000dda8 <__divdi3+0x130>
4000e11c:	e2413001 	sub	r3, r1, #1
4000e120:	e3a04000 	mov	r4, #0
4000e124:	eaffff1f 	b	4000dda8 <__divdi3+0x130>
4000e128:	e1a0b003 	mov	fp, r3
4000e12c:	eaffff5c 	b	4000dea4 <__divdi3+0x22c>
4000e130:	e1a02001 	mov	r2, r1
4000e134:	eaffffeb 	b	4000e0e8 <__divdi3+0x470>
4000e138:	e1a03002 	mov	r3, r2
4000e13c:	eaffffcf 	b	4000e080 <__divdi3+0x408>
4000e140:	e1a03002 	mov	r3, r2
4000e144:	eaffff91 	b	4000df90 <__divdi3+0x318>

4000e148 <__udivdi3>:
4000e148:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e14c:	e3530000 	cmp	r3, #0
4000e150:	e24dd00c 	sub	sp, sp, #12
4000e154:	e1a07003 	mov	r7, r3
4000e158:	e1a08000 	mov	r8, r0
4000e15c:	e1a05001 	mov	r5, r1
4000e160:	e1a06002 	mov	r6, r2
4000e164:	e1a04002 	mov	r4, r2
4000e168:	e1a09000 	mov	r9, r0
4000e16c:	e1a0a001 	mov	sl, r1
4000e170:	1a00003a 	bne	4000e260 <__udivdi3+0x118>
4000e174:	e1520001 	cmp	r2, r1
4000e178:	9a000048 	bls	4000e2a0 <__udivdi3+0x158>
4000e17c:	e1a00002 	mov	r0, r2
4000e180:	eb00010c 	bl	4000e5b8 <__clzsi2>
4000e184:	e3500000 	cmp	r0, #0
4000e188:	1260a020 	rsbne	sl, r0, #32
4000e18c:	11a0aa38 	lsrne	sl, r8, sl
4000e190:	11a04016 	lslne	r4, r6, r0
4000e194:	118aa015 	orrne	sl, sl, r5, lsl r0
4000e198:	e1a05824 	lsr	r5, r4, #16
4000e19c:	11a09018 	lslne	r9, r8, r0
4000e1a0:	e1a01005 	mov	r1, r5
4000e1a4:	e1a0000a 	mov	r0, sl
4000e1a8:	ebfffba6 	bl	4000d048 <__aeabi_uidiv>
4000e1ac:	e1a01005 	mov	r1, r5
4000e1b0:	e1a07000 	mov	r7, r0
4000e1b4:	e1a0000a 	mov	r0, sl
4000e1b8:	ebfffbdf 	bl	4000d13c <__aeabi_uidivmod>
4000e1bc:	e1a08804 	lsl	r8, r4, #16
4000e1c0:	e1a08828 	lsr	r8, r8, #16
4000e1c4:	e0000798 	mul	r0, r8, r7
4000e1c8:	e1a03829 	lsr	r3, r9, #16
4000e1cc:	e1831801 	orr	r1, r3, r1, lsl #16
4000e1d0:	e1500001 	cmp	r0, r1
4000e1d4:	9a000007 	bls	4000e1f8 <__udivdi3+0xb0>
4000e1d8:	e0911004 	adds	r1, r1, r4
4000e1dc:	e2472001 	sub	r2, r7, #1
4000e1e0:	2a000003 	bcs	4000e1f4 <__udivdi3+0xac>
4000e1e4:	e1500001 	cmp	r0, r1
4000e1e8:	82477002 	subhi	r7, r7, #2
4000e1ec:	80811004 	addhi	r1, r1, r4
4000e1f0:	8a000000 	bhi	4000e1f8 <__udivdi3+0xb0>
4000e1f4:	e1a07002 	mov	r7, r2
4000e1f8:	e060a001 	rsb	sl, r0, r1
4000e1fc:	e1a0000a 	mov	r0, sl
4000e200:	e1a01005 	mov	r1, r5
4000e204:	ebfffb8f 	bl	4000d048 <__aeabi_uidiv>
4000e208:	e1a01005 	mov	r1, r5
4000e20c:	e1a06000 	mov	r6, r0
4000e210:	e1a0000a 	mov	r0, sl
4000e214:	ebfffbc8 	bl	4000d13c <__aeabi_uidivmod>
4000e218:	e0080896 	mul	r8, r6, r8
4000e21c:	e1a09809 	lsl	r9, r9, #16
4000e220:	e1a09829 	lsr	r9, r9, #16
4000e224:	e1891801 	orr	r1, r9, r1, lsl #16
4000e228:	e1580001 	cmp	r8, r1
4000e22c:	9a000005 	bls	4000e248 <__udivdi3+0x100>
4000e230:	e0914004 	adds	r4, r1, r4
4000e234:	e2463001 	sub	r3, r6, #1
4000e238:	2a0000cc 	bcs	4000e570 <__udivdi3+0x428>
4000e23c:	e1580004 	cmp	r8, r4
4000e240:	82466002 	subhi	r6, r6, #2
4000e244:	9a0000c9 	bls	4000e570 <__udivdi3+0x428>
4000e248:	e1860807 	orr	r0, r6, r7, lsl #16
4000e24c:	e3a06000 	mov	r6, #0
4000e250:	e1a01006 	mov	r1, r6
4000e254:	e28dd00c 	add	sp, sp, #12
4000e258:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e25c:	e12fff1e 	bx	lr
4000e260:	e1530001 	cmp	r3, r1
4000e264:	83a06000 	movhi	r6, #0
4000e268:	81a00006 	movhi	r0, r6
4000e26c:	8afffff7 	bhi	4000e250 <__udivdi3+0x108>
4000e270:	e1a00003 	mov	r0, r3
4000e274:	eb0000cf 	bl	4000e5b8 <__clzsi2>
4000e278:	e2509000 	subs	r9, r0, #0
4000e27c:	1a000042 	bne	4000e38c <__udivdi3+0x244>
4000e280:	e1570005 	cmp	r7, r5
4000e284:	21560008 	cmpcs	r6, r8
4000e288:	83a06000 	movhi	r6, #0
4000e28c:	93a06001 	movls	r6, #1
4000e290:	93a00001 	movls	r0, #1
4000e294:	91a06009 	movls	r6, r9
4000e298:	81a00006 	movhi	r0, r6
4000e29c:	eaffffeb 	b	4000e250 <__udivdi3+0x108>
4000e2a0:	e3520000 	cmp	r2, #0
4000e2a4:	1a000003 	bne	4000e2b8 <__udivdi3+0x170>
4000e2a8:	e1a01002 	mov	r1, r2
4000e2ac:	e3a00001 	mov	r0, #1
4000e2b0:	ebfffb64 	bl	4000d048 <__aeabi_uidiv>
4000e2b4:	e1a04000 	mov	r4, r0
4000e2b8:	e1a00004 	mov	r0, r4
4000e2bc:	eb0000bd 	bl	4000e5b8 <__clzsi2>
4000e2c0:	e2503000 	subs	r3, r0, #0
4000e2c4:	1a000074 	bne	4000e49c <__udivdi3+0x354>
4000e2c8:	e1a0a804 	lsl	sl, r4, #16
4000e2cc:	e0645005 	rsb	r5, r4, r5
4000e2d0:	e1a0a82a 	lsr	sl, sl, #16
4000e2d4:	e1a07824 	lsr	r7, r4, #16
4000e2d8:	e3a06001 	mov	r6, #1
4000e2dc:	e1a01007 	mov	r1, r7
4000e2e0:	e1a00005 	mov	r0, r5
4000e2e4:	ebfffb57 	bl	4000d048 <__aeabi_uidiv>
4000e2e8:	e1a01007 	mov	r1, r7
4000e2ec:	e1a08000 	mov	r8, r0
4000e2f0:	e1a00005 	mov	r0, r5
4000e2f4:	ebfffb90 	bl	4000d13c <__aeabi_uidivmod>
4000e2f8:	e000089a 	mul	r0, sl, r8
4000e2fc:	e1a03829 	lsr	r3, r9, #16
4000e300:	e1831801 	orr	r1, r3, r1, lsl #16
4000e304:	e1500001 	cmp	r0, r1
4000e308:	9a000006 	bls	4000e328 <__udivdi3+0x1e0>
4000e30c:	e0911004 	adds	r1, r1, r4
4000e310:	e2482001 	sub	r2, r8, #1
4000e314:	2a000097 	bcs	4000e578 <__udivdi3+0x430>
4000e318:	e1500001 	cmp	r0, r1
4000e31c:	82488002 	subhi	r8, r8, #2
4000e320:	80811004 	addhi	r1, r1, r4
4000e324:	9a000093 	bls	4000e578 <__udivdi3+0x430>
4000e328:	e060b001 	rsb	fp, r0, r1
4000e32c:	e1a0000b 	mov	r0, fp
4000e330:	e1a01007 	mov	r1, r7
4000e334:	ebfffb43 	bl	4000d048 <__aeabi_uidiv>
4000e338:	e1a01007 	mov	r1, r7
4000e33c:	e1a05000 	mov	r5, r0
4000e340:	e1a0000b 	mov	r0, fp
4000e344:	ebfffb7c 	bl	4000d13c <__aeabi_uidivmod>
4000e348:	e00a0a95 	mul	sl, r5, sl
4000e34c:	e1a09809 	lsl	r9, r9, #16
4000e350:	e1a09829 	lsr	r9, r9, #16
4000e354:	e1891801 	orr	r1, r9, r1, lsl #16
4000e358:	e15a0001 	cmp	sl, r1
4000e35c:	9a000005 	bls	4000e378 <__udivdi3+0x230>
4000e360:	e0914004 	adds	r4, r1, r4
4000e364:	e2453001 	sub	r3, r5, #1
4000e368:	2a000084 	bcs	4000e580 <__udivdi3+0x438>
4000e36c:	e15a0004 	cmp	sl, r4
4000e370:	82455002 	subhi	r5, r5, #2
4000e374:	9a000081 	bls	4000e580 <__udivdi3+0x438>
4000e378:	e1850808 	orr	r0, r5, r8, lsl #16
4000e37c:	e1a01006 	mov	r1, r6
4000e380:	e28dd00c 	add	sp, sp, #12
4000e384:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e388:	e12fff1e 	bx	lr
4000e38c:	e2693020 	rsb	r3, r9, #32
4000e390:	e1a02336 	lsr	r2, r6, r3
4000e394:	e1827917 	orr	r7, r2, r7, lsl r9
4000e398:	e1a02335 	lsr	r2, r5, r3
4000e39c:	e1a03338 	lsr	r3, r8, r3
4000e3a0:	e1a04827 	lsr	r4, r7, #16
4000e3a4:	e1a01004 	mov	r1, r4
4000e3a8:	e1a00002 	mov	r0, r2
4000e3ac:	e1835915 	orr	r5, r3, r5, lsl r9
4000e3b0:	e58d2004 	str	r2, [sp, #4]
4000e3b4:	ebfffb23 	bl	4000d048 <__aeabi_uidiv>
4000e3b8:	e59d2004 	ldr	r2, [sp, #4]
4000e3bc:	e1a0b000 	mov	fp, r0
4000e3c0:	e1a01004 	mov	r1, r4
4000e3c4:	e1a00002 	mov	r0, r2
4000e3c8:	ebfffb5b 	bl	4000d13c <__aeabi_uidivmod>
4000e3cc:	e1a0a807 	lsl	sl, r7, #16
4000e3d0:	e1a0a82a 	lsr	sl, sl, #16
4000e3d4:	e0000b9a 	mul	r0, sl, fp
4000e3d8:	e1a03825 	lsr	r3, r5, #16
4000e3dc:	e1831801 	orr	r1, r3, r1, lsl #16
4000e3e0:	e1500001 	cmp	r0, r1
4000e3e4:	e1a06916 	lsl	r6, r6, r9
4000e3e8:	9a000003 	bls	4000e3fc <__udivdi3+0x2b4>
4000e3ec:	e0911007 	adds	r1, r1, r7
4000e3f0:	e24b2001 	sub	r2, fp, #1
4000e3f4:	3a000068 	bcc	4000e59c <__udivdi3+0x454>
4000e3f8:	e1a0b002 	mov	fp, r2
4000e3fc:	e0603001 	rsb	r3, r0, r1
4000e400:	e1a00003 	mov	r0, r3
4000e404:	e1a01004 	mov	r1, r4
4000e408:	e58d3004 	str	r3, [sp, #4]
4000e40c:	ebfffb0d 	bl	4000d048 <__aeabi_uidiv>
4000e410:	e59d3004 	ldr	r3, [sp, #4]
4000e414:	e1a02000 	mov	r2, r0
4000e418:	e1a01004 	mov	r1, r4
4000e41c:	e1a00003 	mov	r0, r3
4000e420:	e58d2004 	str	r2, [sp, #4]
4000e424:	ebfffb44 	bl	4000d13c <__aeabi_uidivmod>
4000e428:	e59d2004 	ldr	r2, [sp, #4]
4000e42c:	e00a0a92 	mul	sl, r2, sl
4000e430:	e1a05805 	lsl	r5, r5, #16
4000e434:	e1a05825 	lsr	r5, r5, #16
4000e438:	e1851801 	orr	r1, r5, r1, lsl #16
4000e43c:	e15a0001 	cmp	sl, r1
4000e440:	9a000003 	bls	4000e454 <__udivdi3+0x30c>
4000e444:	e0911007 	adds	r1, r1, r7
4000e448:	e2423001 	sub	r3, r2, #1
4000e44c:	3a00004d 	bcc	4000e588 <__udivdi3+0x440>
4000e450:	e1a02003 	mov	r2, r3
4000e454:	e182080b 	orr	r0, r2, fp, lsl #16
4000e458:	e0854690 	umull	r4, r5, r0, r6
4000e45c:	e06aa001 	rsb	sl, sl, r1
4000e460:	e15a0005 	cmp	sl, r5
4000e464:	3a000006 	bcc	4000e484 <__udivdi3+0x33c>
4000e468:	13a06000 	movne	r6, #0
4000e46c:	03a06001 	moveq	r6, #1
4000e470:	e1540918 	cmp	r4, r8, lsl r9
4000e474:	93a06000 	movls	r6, #0
4000e478:	82066001 	andhi	r6, r6, #1
4000e47c:	e3560000 	cmp	r6, #0
4000e480:	0affff72 	beq	4000e250 <__udivdi3+0x108>
4000e484:	e3a06000 	mov	r6, #0
4000e488:	e2400001 	sub	r0, r0, #1
4000e48c:	e1a01006 	mov	r1, r6
4000e490:	e28dd00c 	add	sp, sp, #12
4000e494:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e498:	e12fff1e 	bx	lr
4000e49c:	e1a04314 	lsl	r4, r4, r3
4000e4a0:	e263b020 	rsb	fp, r3, #32
4000e4a4:	e1a06b35 	lsr	r6, r5, fp
4000e4a8:	e1a0bb38 	lsr	fp, r8, fp
4000e4ac:	e1a07824 	lsr	r7, r4, #16
4000e4b0:	e1a01007 	mov	r1, r7
4000e4b4:	e1a00006 	mov	r0, r6
4000e4b8:	e1a09318 	lsl	r9, r8, r3
4000e4bc:	e18bb315 	orr	fp, fp, r5, lsl r3
4000e4c0:	ebfffae0 	bl	4000d048 <__aeabi_uidiv>
4000e4c4:	e1a01007 	mov	r1, r7
4000e4c8:	e1a08000 	mov	r8, r0
4000e4cc:	e1a00006 	mov	r0, r6
4000e4d0:	ebfffb19 	bl	4000d13c <__aeabi_uidivmod>
4000e4d4:	e1a0a804 	lsl	sl, r4, #16
4000e4d8:	e1a0a82a 	lsr	sl, sl, #16
4000e4dc:	e000089a 	mul	r0, sl, r8
4000e4e0:	e1a0382b 	lsr	r3, fp, #16
4000e4e4:	e1831801 	orr	r1, r3, r1, lsl #16
4000e4e8:	e1500001 	cmp	r0, r1
4000e4ec:	9a000006 	bls	4000e50c <__udivdi3+0x3c4>
4000e4f0:	e0911004 	adds	r1, r1, r4
4000e4f4:	e2483001 	sub	r3, r8, #1
4000e4f8:	2a00002c 	bcs	4000e5b0 <__udivdi3+0x468>
4000e4fc:	e1500001 	cmp	r0, r1
4000e500:	82488002 	subhi	r8, r8, #2
4000e504:	80811004 	addhi	r1, r1, r4
4000e508:	9a000028 	bls	4000e5b0 <__udivdi3+0x468>
4000e50c:	e0605001 	rsb	r5, r0, r1
4000e510:	e1a00005 	mov	r0, r5
4000e514:	e1a01007 	mov	r1, r7
4000e518:	ebfffaca 	bl	4000d048 <__aeabi_uidiv>
4000e51c:	e1a01007 	mov	r1, r7
4000e520:	e1a06000 	mov	r6, r0
4000e524:	e1a00005 	mov	r0, r5
4000e528:	ebfffb03 	bl	4000d13c <__aeabi_uidivmod>
4000e52c:	e005069a 	mul	r5, sl, r6
4000e530:	e1a0b80b 	lsl	fp, fp, #16
4000e534:	e1a0b82b 	lsr	fp, fp, #16
4000e538:	e18b1801 	orr	r1, fp, r1, lsl #16
4000e53c:	e1550001 	cmp	r5, r1
4000e540:	9a000007 	bls	4000e564 <__udivdi3+0x41c>
4000e544:	e0911004 	adds	r1, r1, r4
4000e548:	e2463001 	sub	r3, r6, #1
4000e54c:	2a000003 	bcs	4000e560 <__udivdi3+0x418>
4000e550:	e1550001 	cmp	r5, r1
4000e554:	82466002 	subhi	r6, r6, #2
4000e558:	80811004 	addhi	r1, r1, r4
4000e55c:	8a000000 	bhi	4000e564 <__udivdi3+0x41c>
4000e560:	e1a06003 	mov	r6, r3
4000e564:	e0655001 	rsb	r5, r5, r1
4000e568:	e1866808 	orr	r6, r6, r8, lsl #16
4000e56c:	eaffff5a 	b	4000e2dc <__udivdi3+0x194>
4000e570:	e1a06003 	mov	r6, r3
4000e574:	eaffff33 	b	4000e248 <__udivdi3+0x100>
4000e578:	e1a08002 	mov	r8, r2
4000e57c:	eaffff69 	b	4000e328 <__udivdi3+0x1e0>
4000e580:	e1a05003 	mov	r5, r3
4000e584:	eaffff7b 	b	4000e378 <__udivdi3+0x230>
4000e588:	e15a0001 	cmp	sl, r1
4000e58c:	82422002 	subhi	r2, r2, #2
4000e590:	80811007 	addhi	r1, r1, r7
4000e594:	8affffae 	bhi	4000e454 <__udivdi3+0x30c>
4000e598:	eaffffac 	b	4000e450 <__udivdi3+0x308>
4000e59c:	e1500001 	cmp	r0, r1
4000e5a0:	824bb002 	subhi	fp, fp, #2
4000e5a4:	80811007 	addhi	r1, r1, r7
4000e5a8:	8affff93 	bhi	4000e3fc <__udivdi3+0x2b4>
4000e5ac:	eaffff91 	b	4000e3f8 <__udivdi3+0x2b0>
4000e5b0:	e1a08003 	mov	r8, r3
4000e5b4:	eaffffd4 	b	4000e50c <__udivdi3+0x3c4>

4000e5b8 <__clzsi2>:
4000e5b8:	e3a0101c 	mov	r1, #28
4000e5bc:	e3500801 	cmp	r0, #65536	; 0x10000
4000e5c0:	21a00820 	lsrcs	r0, r0, #16
4000e5c4:	22411010 	subcs	r1, r1, #16
4000e5c8:	e3500c01 	cmp	r0, #256	; 0x100
4000e5cc:	21a00420 	lsrcs	r0, r0, #8
4000e5d0:	22411008 	subcs	r1, r1, #8
4000e5d4:	e3500010 	cmp	r0, #16
4000e5d8:	21a00220 	lsrcs	r0, r0, #4
4000e5dc:	22411004 	subcs	r1, r1, #4
4000e5e0:	e28f2008 	add	r2, pc, #8
4000e5e4:	e7d20000 	ldrb	r0, [r2, r0]
4000e5e8:	e0800001 	add	r0, r0, r1
4000e5ec:	e12fff1e 	bx	lr
4000e5f0:	02020304 	andeq	r0, r2, #4, 6	; 0x10000000
4000e5f4:	01010101 	tsteq	r1, r1, lsl #2
	...

Disassembly of section .rodata:

4000e600 <__RO_BASE__>:
4000e600:	10204080 	eorne	r4, r0, r0, lsl #1
4000e604:	01020408 	tsteq	r2, r8, lsl #8

4000e608 <HanTable>:
4000e608:	32d931d9 	sbcscc	r3, r9, #1073741878	; 0x40000036
4000e60c:	34d933d9 	ldrbcc	r3, [r9], #985	; 0x3d9
4000e610:	36d935d9 			; <UNDEFINED> instruction: 0x36d935d9
4000e614:	38d937d9 	ldmcc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e618:	3ad939d9 	bcc	3f65cd84 <GPM4DAT+0x2e65caa0>
4000e61c:	3cd93bd9 	fldmiaxcc	r9, {d19-d126}	;@ Deprecated
4000e620:	3ed93dd9 	mrccc	13, 6, r3, cr9, cr9, {6}
4000e624:	40d93fd9 	ldrsbmi	r3, [r9], #249	; 0xf9
4000e628:	42d941d9 	sbcsmi	r4, r9, #1073741878	; 0x40000036
4000e62c:	44d943d9 	ldrbmi	r4, [r9], #985	; 0x3d9
4000e630:	46d945d9 			; <UNDEFINED> instruction: 0x46d945d9
4000e634:	48d947d9 	ldmmi	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr}^
4000e638:	4ad949d9 	bmi	3f660da4 <GPM4DAT+0x2e660ac0>
4000e63c:	4cd94bd9 	fldmiaxmi	r9, {d20-d127}	;@ Deprecated
4000e640:	4ed94dd9 	mrcmi	13, 6, r4, cr9, cr9, {6}
4000e644:	50d94fd9 	ldrsbpl	r4, [r9], #249	; 0xf9
4000e648:	52d951d9 	sbcspl	r5, r9, #1073741878	; 0x40000036
4000e64c:	54d953d9 	ldrbpl	r5, [r9], #985	; 0x3d9
4000e650:	56d955d9 			; <UNDEFINED> instruction: 0x56d955d9
4000e654:	58d957d9 	ldmpl	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000e658:	5ad959d9 	bpl	3f664dc4 <GPM4DAT+0x2e664ae0>
4000e65c:	5cd95bd9 	fldmiaxpl	r9, {d21-d128}	;@ Deprecated
4000e660:	5ed95dd9 	mrcpl	13, 6, r5, cr9, cr9, {6}
4000e664:	60d95fd9 	ldrsbvs	r5, [r9], #249	; 0xf9
4000e668:	62d961d9 	sbcsvs	r6, r9, #1073741878	; 0x40000036
4000e66c:	64d963d9 	ldrbvs	r6, [r9], #985	; 0x3d9
4000e670:	66d965d9 			; <UNDEFINED> instruction: 0x66d965d9
4000e674:	68d967d9 	ldmvs	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000e678:	6ad969d9 	bvs	3f668de4 <GPM4DAT+0x2e668b00>
4000e67c:	6cd96bd9 	fldmiaxvs	r9, {d22-d129}	;@ Deprecated
4000e680:	6ed96dd9 	mrcvs	13, 6, r6, cr9, cr9, {6}
4000e684:	70d96fd9 	ldrsbvc	r6, [r9], #249	; 0xf9
4000e688:	72d971d9 	sbcsvc	r7, r9, #1073741878	; 0x40000036
4000e68c:	74d973d9 	ldrbvc	r7, [r9], #985	; 0x3d9
4000e690:	76d975d9 			; <UNDEFINED> instruction: 0x76d975d9
4000e694:	78d977d9 	ldmvc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000e698:	7ad979d9 	bvc	3f66ce04 <GPM4DAT+0x2e66cb20>
4000e69c:	7cd97bd9 	fldmiaxvc	r9, {d23-d130}	;@ Deprecated
4000e6a0:	7ed97dd9 	mrcvc	13, 6, r7, cr9, cr9, {6}
4000e6a4:	92d991d9 	sbcsls	r9, r9, #1073741878	; 0x40000036
4000e6a8:	94d993d9 	ldrbls	r9, [r9], #985	; 0x3d9
4000e6ac:	96d995d9 			; <UNDEFINED> instruction: 0x96d995d9
4000e6b0:	98d997d9 	ldmls	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000e6b4:	9ad999d9 	bls	3f674e20 <GPM4DAT+0x2e674b3c>
4000e6b8:	9cd99bd9 	fldmiaxls	r9, {d25-d132}	;@ Deprecated
4000e6bc:	9ed99dd9 	mrcls	13, 6, r9, cr9, cr9, {6}
4000e6c0:	a0d99fd9 	ldrsbge	r9, [r9], #249	; 0xf9
4000e6c4:	a2d9a1d9 	sbcsge	sl, r9, #1073741878	; 0x40000036
4000e6c8:	a4d9a3d9 	ldrbge	sl, [r9], #985	; 0x3d9
4000e6cc:	a6d9a5d9 			; <UNDEFINED> instruction: 0xa6d9a5d9
4000e6d0:	a8d9a7d9 	ldmge	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000e6d4:	aad9a9d9 	bge	3f678e40 <GPM4DAT+0x2e678b5c>
4000e6d8:	acd9abd9 	fldmiaxge	r9, {d26-d133}	;@ Deprecated
4000e6dc:	aed9add9 	mrcge	13, 6, sl, cr9, cr9, {6}
4000e6e0:	b0d9afd9 	ldrsblt	sl, [r9], #249	; 0xf9
4000e6e4:	b2d9b1d9 	sbcslt	fp, r9, #1073741878	; 0x40000036
4000e6e8:	b4d9b3d9 	ldrblt	fp, [r9], #985	; 0x3d9
4000e6ec:	b6d9b5d9 			; <UNDEFINED> instruction: 0xb6d9b5d9
4000e6f0:	b8d9b7d9 	ldmlt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000e6f4:	bad9b9d9 	blt	3f67ce60 <GPM4DAT+0x2e67cb7c>
4000e6f8:	bcd9bbd9 	fldmiaxlt	r9, {d27-d134}	;@ Deprecated
4000e6fc:	bed9bdd9 	mrclt	13, 6, fp, cr9, cr9, {6}
4000e700:	c0d9bfd9 	ldrsbgt	fp, [r9], #249	; 0xf9
4000e704:	c2d9c1d9 	sbcsgt	ip, r9, #1073741878	; 0x40000036
4000e708:	c4d9c3d9 	ldrbgt	ip, [r9], #985	; 0x3d9
4000e70c:	c6d9c5d9 			; <UNDEFINED> instruction: 0xc6d9c5d9
4000e710:	c8d9c7d9 	ldmgt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000e714:	cad9c9d9 	bgt	3f680e80 <GPM4DAT+0x2e680b9c>
4000e718:	ccd9cbd9 	fldmiaxgt	r9, {d28-d135}	;@ Deprecated
4000e71c:	ced9cdd9 	mrcgt	13, 6, ip, cr9, cr9, {6}
4000e720:	d0d9cfd9 	ldrsble	ip, [r9], #249	; 0xf9
4000e724:	d2d9d1d9 	sbcsle	sp, r9, #1073741878	; 0x40000036
4000e728:	d4d9d3d9 	ldrble	sp, [r9], #985	; 0x3d9
4000e72c:	d6d9d5d9 			; <UNDEFINED> instruction: 0xd6d9d5d9
4000e730:	d8d9d7d9 	ldmle	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000e734:	dad9d9d9 	ble	3f684ea0 <GPM4DAT+0x2e684bbc>
4000e738:	dcd9dbd9 	fldmiaxle	r9, {d29-d136}	;@ Deprecated
4000e73c:	ded9ddd9 	mrcle	13, 6, sp, cr9, cr9, {6}
4000e740:	e0d9dfd9 	ldrsb	sp, [r9], #249	; 0xf9
4000e744:	e2d9e1d9 	sbcs	lr, r9, #1073741878	; 0x40000036
4000e748:	e4d9e3d9 	ldrb	lr, [r9], #985	; 0x3d9
4000e74c:	e6d9e5d9 			; <UNDEFINED> instruction: 0xe6d9e5d9
4000e750:	e8d9e7d9 	ldm	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000e754:	ead9e9d9 	b	3f688ec0 <GPM4DAT+0x2e688bdc>
4000e758:	ecd9ebd9 	fldmiax	r9, {d30-d137}	;@ Deprecated
4000e75c:	eed9edd9 	mrc	13, 6, lr, cr9, cr9, {6}
4000e760:	f0d9efd9 			; <UNDEFINED> instruction: 0xf0d9efd9
4000e764:	f2d9f1d9 	vsra.s64	<illegal reg q15.5>, <illegal reg q4.5>, #39
4000e768:	f4d9f3d9 	pli	[r9, #985]	; 0x3d9
4000e76c:	f6d9f5d9 	pli	[r9, r9	; <illegal shifter operand>]
4000e770:	f8d9f7d9 			; <UNDEFINED> instruction: 0xf8d9f7d9
4000e774:	fad9f9d9 	blx	3f68cee0 <GPM4DAT+0x2e68cbfc>
4000e778:	fcd9fbd9 	ldc2l	11, cr15, [r9], {217}	; 0xd9
4000e77c:	fed9fdd9 	mrc2	13, 6, pc, cr9, cr9, {6}
4000e780:	32da31da 	sbcscc	r3, sl, #-2147483594	; 0x80000036
4000e784:	34da33da 	ldrbcc	r3, [sl], #986	; 0x3da
4000e788:	36da35da 			; <UNDEFINED> instruction: 0x36da35da
4000e78c:	38da37da 	ldmcc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e790:	3ada39da 	bcc	3f69cf00 <GPM4DAT+0x2e69cc1c>
4000e794:	3cda3bda 	vldmiacc	sl, {d19-<overflow reg d63>}
4000e798:	3eda3dda 	mrccc	13, 6, r3, cr10, cr10, {6}
4000e79c:	40da3fda 	ldrsbmi	r3, [sl], #250	; 0xfa
4000e7a0:	42da41da 	sbcsmi	r4, sl, #-2147483594	; 0x80000036
4000e7a4:	44da43da 	ldrbmi	r4, [sl], #986	; 0x3da
4000e7a8:	46da45da 			; <UNDEFINED> instruction: 0x46da45da
4000e7ac:	48da47da 	ldmmi	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000e7b0:	4ada49da 	bmi	3f6a0f20 <GPM4DAT+0x2e6a0c3c>
4000e7b4:	4cda4bda 	vldmiami	sl, {d20-<overflow reg d64>}
4000e7b8:	4eda4dda 	mrcmi	13, 6, r4, cr10, cr10, {6}
4000e7bc:	50da4fda 	ldrsbpl	r4, [sl], #250	; 0xfa
4000e7c0:	52da51da 	sbcspl	r5, sl, #-2147483594	; 0x80000036
4000e7c4:	54da53da 	ldrbpl	r5, [sl], #986	; 0x3da
4000e7c8:	56da55da 			; <UNDEFINED> instruction: 0x56da55da
4000e7cc:	58da57da 	ldmpl	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000e7d0:	5ada59da 	bpl	3f6a4f40 <GPM4DAT+0x2e6a4c5c>
4000e7d4:	5cda5bda 	vldmiapl	sl, {d21-<overflow reg d65>}
4000e7d8:	5eda5dda 	mrcpl	13, 6, r5, cr10, cr10, {6}
4000e7dc:	60da5fda 	ldrsbvs	r5, [sl], #250	; 0xfa
4000e7e0:	62da61da 	sbcsvs	r6, sl, #-2147483594	; 0x80000036
4000e7e4:	64da63da 	ldrbvs	r6, [sl], #986	; 0x3da
4000e7e8:	66da65da 			; <UNDEFINED> instruction: 0x66da65da
4000e7ec:	68da67da 	ldmvs	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000e7f0:	6ada69da 	bvs	3f6a8f60 <GPM4DAT+0x2e6a8c7c>
4000e7f4:	6cda6bda 	vldmiavs	sl, {d22-<overflow reg d66>}
4000e7f8:	6eda6dda 	mrcvs	13, 6, r6, cr10, cr10, {6}
4000e7fc:	70da6fda 	ldrsbvc	r6, [sl], #250	; 0xfa
4000e800:	72da71da 	sbcsvc	r7, sl, #-2147483594	; 0x80000036
4000e804:	74da73da 	ldrbvc	r7, [sl], #986	; 0x3da
4000e808:	76da75da 			; <UNDEFINED> instruction: 0x76da75da
4000e80c:	78da77da 	ldmvc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000e810:	7ada79da 	bvc	3f6acf80 <GPM4DAT+0x2e6acc9c>
4000e814:	7cda7bda 	vldmiavc	sl, {d23-<overflow reg d67>}
4000e818:	7eda7dda 	mrcvc	13, 6, r7, cr10, cr10, {6}
4000e81c:	92da91da 	sbcsls	r9, sl, #-2147483594	; 0x80000036
4000e820:	94da93da 	ldrbls	r9, [sl], #986	; 0x3da
4000e824:	96da95da 			; <UNDEFINED> instruction: 0x96da95da
4000e828:	98da97da 	ldmls	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000e82c:	9ada99da 	bls	3f6b4f9c <GPM4DAT+0x2e6b4cb8>
4000e830:	9cda9bda 	vldmials	sl, {d25-<overflow reg d69>}
4000e834:	9eda9dda 	mrcls	13, 6, r9, cr10, cr10, {6}
4000e838:	a0da9fda 	ldrsbge	r9, [sl], #250	; 0xfa
4000e83c:	a2daa1da 	sbcsge	sl, sl, #-2147483594	; 0x80000036
4000e840:	a4daa3da 	ldrbge	sl, [sl], #986	; 0x3da
4000e844:	a6daa5da 			; <UNDEFINED> instruction: 0xa6daa5da
4000e848:	a8daa7da 	ldmge	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000e84c:	aadaa9da 	bge	3f6b8fbc <GPM4DAT+0x2e6b8cd8>
4000e850:	acdaabda 	vldmiage	sl, {d26-<overflow reg d70>}
4000e854:	aedaadda 	mrcge	13, 6, sl, cr10, cr10, {6}
4000e858:	b0daafda 	ldrsblt	sl, [sl], #250	; 0xfa
4000e85c:	b2dab1da 	sbcslt	fp, sl, #-2147483594	; 0x80000036
4000e860:	b4dab3da 	ldrblt	fp, [sl], #986	; 0x3da
4000e864:	b6dab5da 			; <UNDEFINED> instruction: 0xb6dab5da
4000e868:	b8dab7da 	ldmlt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000e86c:	badab9da 	blt	3f6bcfdc <GPM4DAT+0x2e6bccf8>
4000e870:	bcdabbda 	vldmialt	sl, {d27-<overflow reg d71>}
4000e874:	bedabdda 	mrclt	13, 6, fp, cr10, cr10, {6}
4000e878:	c0dabfda 	ldrsbgt	fp, [sl], #250	; 0xfa
4000e87c:	c2dac1da 	sbcsgt	ip, sl, #-2147483594	; 0x80000036
4000e880:	c4dac3da 	ldrbgt	ip, [sl], #986	; 0x3da
4000e884:	c6dac5da 			; <UNDEFINED> instruction: 0xc6dac5da
4000e888:	c8dac7da 	ldmgt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000e88c:	cadac9da 	bgt	3f6c0ffc <GPM4DAT+0x2e6c0d18>
4000e890:	ccdacbda 	vldmiagt	sl, {d28-<overflow reg d72>}
4000e894:	cedacdda 	mrcgt	13, 6, ip, cr10, cr10, {6}
4000e898:	d0dacfda 	ldrsble	ip, [sl], #250	; 0xfa
4000e89c:	d2dad1da 	sbcsle	sp, sl, #-2147483594	; 0x80000036
4000e8a0:	d4dad3da 	ldrble	sp, [sl], #986	; 0x3da
4000e8a4:	d6dad5da 			; <UNDEFINED> instruction: 0xd6dad5da
4000e8a8:	d8dad7da 	ldmle	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000e8ac:	dadad9da 	ble	3f6c501c <GPM4DAT+0x2e6c4d38>
4000e8b0:	dcdadbda 	vldmiale	sl, {d29-<overflow reg d73>}
4000e8b4:	dedaddda 	mrcle	13, 6, sp, cr10, cr10, {6}
4000e8b8:	e0dadfda 	ldrsb	sp, [sl], #250	; 0xfa
4000e8bc:	e2dae1da 	sbcs	lr, sl, #-2147483594	; 0x80000036
4000e8c0:	e4dae3da 	ldrb	lr, [sl], #986	; 0x3da
4000e8c4:	e6dae5da 			; <UNDEFINED> instruction: 0xe6dae5da
4000e8c8:	e8dae7da 	ldm	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000e8cc:	eadae9da 	b	3f6c903c <GPM4DAT+0x2e6c8d58>
4000e8d0:	ecdaebda 	vldmia	sl, {d30-<overflow reg d74>}
4000e8d4:	eedaedda 	mrc	13, 6, lr, cr10, cr10, {6}
4000e8d8:	f0daefda 			; <UNDEFINED> instruction: 0xf0daefda
4000e8dc:	f2daf1da 	vsra.s64	<illegal reg q15.5>, q5, #38
4000e8e0:	f4daf3da 	pli	[sl, #986]	; 0x3da
4000e8e4:	f6daf5da 	pli	[sl, sl	; <illegal shifter operand>]
4000e8e8:	f8daf7da 			; <UNDEFINED> instruction: 0xf8daf7da
4000e8ec:	fadaf9da 	blx	3f6cd05c <GPM4DAT+0x2e6ccd78>
4000e8f0:	fcdafbda 	ldc2l	11, cr15, [sl], {218}	; 0xda
4000e8f4:	fedafdda 	mrc2	13, 6, pc, cr10, cr10, {6}
4000e8f8:	32db31db 	sbcscc	r3, fp, #-1073741770	; 0xc0000036
4000e8fc:	34db33db 	ldrbcc	r3, [fp], #987	; 0x3db
4000e900:	36db35db 			; <UNDEFINED> instruction: 0x36db35db
4000e904:	38db37db 	ldmcc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e908:	3adb39db 	bcc	3f6dd07c <GPM4DAT+0x2e6dcd98>
4000e90c:	3cdb3bdb 	fldmiaxcc	fp, {d19-d127}	;@ Deprecated
4000e910:	3edb3ddb 	mrccc	13, 6, r3, cr11, cr11, {6}
4000e914:	40db3fdb 	ldrsbmi	r3, [fp], #251	; 0xfb
4000e918:	42db41db 	sbcsmi	r4, fp, #-1073741770	; 0xc0000036
4000e91c:	44db43db 	ldrbmi	r4, [fp], #987	; 0x3db
4000e920:	46db45db 			; <UNDEFINED> instruction: 0x46db45db
4000e924:	48db47db 	ldmmi	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000e928:	4adb49db 	bmi	3f6e109c <GPM4DAT+0x2e6e0db8>
4000e92c:	4cdb4bdb 	fldmiaxmi	fp, {d20-d128}	;@ Deprecated
4000e930:	4edb4ddb 	mrcmi	13, 6, r4, cr11, cr11, {6}
4000e934:	50db4fdb 	ldrsbpl	r4, [fp], #251	; 0xfb
4000e938:	52db51db 	sbcspl	r5, fp, #-1073741770	; 0xc0000036
4000e93c:	54db53db 	ldrbpl	r5, [fp], #987	; 0x3db
4000e940:	56db55db 			; <UNDEFINED> instruction: 0x56db55db
4000e944:	58db57db 	ldmpl	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000e948:	5adb59db 	bpl	3f6e50bc <GPM4DAT+0x2e6e4dd8>
4000e94c:	5cdb5bdb 	fldmiaxpl	fp, {d21-d129}	;@ Deprecated
4000e950:	5edb5ddb 	mrcpl	13, 6, r5, cr11, cr11, {6}
4000e954:	60db5fdb 	ldrsbvs	r5, [fp], #251	; 0xfb
4000e958:	62db61db 	sbcsvs	r6, fp, #-1073741770	; 0xc0000036
4000e95c:	64db63db 	ldrbvs	r6, [fp], #987	; 0x3db
4000e960:	66db65db 			; <UNDEFINED> instruction: 0x66db65db
4000e964:	68db67db 	ldmvs	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000e968:	6adb69db 	bvs	3f6e90dc <GPM4DAT+0x2e6e8df8>
4000e96c:	6cdb6bdb 	fldmiaxvs	fp, {d22-d130}	;@ Deprecated
4000e970:	6edb6ddb 	mrcvs	13, 6, r6, cr11, cr11, {6}
4000e974:	70db6fdb 	ldrsbvc	r6, [fp], #251	; 0xfb
4000e978:	72db71db 	sbcsvc	r7, fp, #-1073741770	; 0xc0000036
4000e97c:	74db73db 	ldrbvc	r7, [fp], #987	; 0x3db
4000e980:	76db75db 			; <UNDEFINED> instruction: 0x76db75db
4000e984:	78db77db 	ldmvc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000e988:	7adb79db 	bvc	3f6ed0fc <GPM4DAT+0x2e6ece18>
4000e98c:	7cdb7bdb 	fldmiaxvc	fp, {d23-d131}	;@ Deprecated
4000e990:	7edb7ddb 	mrcvc	13, 6, r7, cr11, cr11, {6}
4000e994:	92db91db 	sbcsls	r9, fp, #-1073741770	; 0xc0000036
4000e998:	94db93db 	ldrbls	r9, [fp], #987	; 0x3db
4000e99c:	96db95db 			; <UNDEFINED> instruction: 0x96db95db
4000e9a0:	98db97db 	ldmls	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000e9a4:	9adb99db 	bls	3f6f5118 <GPM4DAT+0x2e6f4e34>
4000e9a8:	9cdb9bdb 	fldmiaxls	fp, {d25-d133}	;@ Deprecated
4000e9ac:	9edb9ddb 	mrcls	13, 6, r9, cr11, cr11, {6}
4000e9b0:	a0db9fdb 	ldrsbge	r9, [fp], #251	; 0xfb
4000e9b4:	a2dba1db 	sbcsge	sl, fp, #-1073741770	; 0xc0000036
4000e9b8:	a4dba3db 	ldrbge	sl, [fp], #987	; 0x3db
4000e9bc:	a6dba5db 			; <UNDEFINED> instruction: 0xa6dba5db
4000e9c0:	a8dba7db 	ldmge	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000e9c4:	aadba9db 	bge	3f6f9138 <GPM4DAT+0x2e6f8e54>
4000e9c8:	acdbabdb 	fldmiaxge	fp, {d26-d134}	;@ Deprecated
4000e9cc:	aedbaddb 	mrcge	13, 6, sl, cr11, cr11, {6}
4000e9d0:	b0dbafdb 	ldrsblt	sl, [fp], #251	; 0xfb
4000e9d4:	b2dbb1db 	sbcslt	fp, fp, #-1073741770	; 0xc0000036
4000e9d8:	b4dbb3db 	ldrblt	fp, [fp], #987	; 0x3db
4000e9dc:	b6dbb5db 			; <UNDEFINED> instruction: 0xb6dbb5db
4000e9e0:	b8dbb7db 	ldmlt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000e9e4:	badbb9db 	blt	3f6fd158 <GPM4DAT+0x2e6fce74>
4000e9e8:	bcdbbbdb 	fldmiaxlt	fp, {d27-d135}	;@ Deprecated
4000e9ec:	bedbbddb 	mrclt	13, 6, fp, cr11, cr11, {6}
4000e9f0:	c0dbbfdb 	ldrsbgt	fp, [fp], #251	; 0xfb
4000e9f4:	c2dbc1db 	sbcsgt	ip, fp, #-1073741770	; 0xc0000036
4000e9f8:	c4dbc3db 	ldrbgt	ip, [fp], #987	; 0x3db
4000e9fc:	c6dbc5db 			; <UNDEFINED> instruction: 0xc6dbc5db
4000ea00:	c8dbc7db 	ldmgt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000ea04:	cadbc9db 	bgt	3f701178 <GPM4DAT+0x2e700e94>
4000ea08:	ccdbcbdb 	fldmiaxgt	fp, {d28-d136}	;@ Deprecated
4000ea0c:	cedbcddb 	mrcgt	13, 6, ip, cr11, cr11, {6}
4000ea10:	d0dbcfdb 	ldrsble	ip, [fp], #251	; 0xfb
4000ea14:	d2dbd1db 	sbcsle	sp, fp, #-1073741770	; 0xc0000036
4000ea18:	d4dbd3db 	ldrble	sp, [fp], #987	; 0x3db
4000ea1c:	d6dbd5db 			; <UNDEFINED> instruction: 0xd6dbd5db
4000ea20:	d8dbd7db 	ldmle	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ea24:	dadbd9db 	ble	3f705198 <GPM4DAT+0x2e704eb4>
4000ea28:	dcdbdbdb 	fldmiaxle	fp, {d29-d137}	;@ Deprecated
4000ea2c:	dedbdddb 	mrcle	13, 6, sp, cr11, cr11, {6}
4000ea30:	e0dbdfdb 	ldrsb	sp, [fp], #251	; 0xfb
4000ea34:	e2dbe1db 	sbcs	lr, fp, #-1073741770	; 0xc0000036
4000ea38:	e4dbe3db 	ldrb	lr, [fp], #987	; 0x3db
4000ea3c:	e6dbe5db 			; <UNDEFINED> instruction: 0xe6dbe5db
4000ea40:	e8dbe7db 	ldm	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ea44:	eadbe9db 	b	3f7091b8 <GPM4DAT+0x2e708ed4>
4000ea48:	ecdbebdb 	fldmiax	fp, {d30-d138}	;@ Deprecated
4000ea4c:	eedbeddb 	mrc	13, 6, lr, cr11, cr11, {6}
4000ea50:	f0dbefdb 			; <UNDEFINED> instruction: 0xf0dbefdb
4000ea54:	f2dbf1db 	vsra.s64	<illegal reg q15.5>, <illegal reg q5.5>, #37
4000ea58:	f4dbf3db 	pli	[fp, #987]	; 0x3db
4000ea5c:	f6dbf5db 	pli	[fp, fp	; <illegal shifter operand>]
4000ea60:	f8dbf7db 			; <UNDEFINED> instruction: 0xf8dbf7db
4000ea64:	fadbf9db 	blx	3f70d1d8 <GPM4DAT+0x2e70cef4>
4000ea68:	fcdbfbdb 	ldc2l	11, cr15, [fp], {219}	; 0xdb
4000ea6c:	fedbfddb 	mrc2	13, 6, pc, cr11, cr11, {6}
4000ea70:	32dc31dc 	sbcscc	r3, ip, #220, 2	; 0x37
4000ea74:	34dc33dc 	ldrbcc	r3, [ip], #988	; 0x3dc
4000ea78:	36dc35dc 			; <UNDEFINED> instruction: 0x36dc35dc
4000ea7c:	38dc37dc 	ldmcc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ea80:	3adc39dc 	bcc	3f71d1f8 <GPM4DAT+0x2e71cf14>
4000ea84:	3cdc3bdc 	vldmiacc	ip, {d19-<overflow reg d64>}
4000ea88:	3edc3ddc 	mrccc	13, 6, r3, cr12, cr12, {6}
4000ea8c:	40dc3fdc 	ldrsbmi	r3, [ip], #252	; 0xfc
4000ea90:	42dc41dc 	sbcsmi	r4, ip, #220, 2	; 0x37
4000ea94:	44dc43dc 	ldrbmi	r4, [ip], #988	; 0x3dc
4000ea98:	46dc45dc 			; <UNDEFINED> instruction: 0x46dc45dc
4000ea9c:	48dc47dc 	ldmmi	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000eaa0:	4adc49dc 	bmi	3f721218 <GPM4DAT+0x2e720f34>
4000eaa4:	4cdc4bdc 	vldmiami	ip, {d20-<overflow reg d65>}
4000eaa8:	4edc4ddc 	mrcmi	13, 6, r4, cr12, cr12, {6}
4000eaac:	50dc4fdc 	ldrsbpl	r4, [ip], #252	; 0xfc
4000eab0:	52dc51dc 	sbcspl	r5, ip, #220, 2	; 0x37
4000eab4:	54dc53dc 	ldrbpl	r5, [ip], #988	; 0x3dc
4000eab8:	56dc55dc 			; <UNDEFINED> instruction: 0x56dc55dc
4000eabc:	58dc57dc 	ldmpl	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000eac0:	5adc59dc 	bpl	3f725238 <GPM4DAT+0x2e724f54>
4000eac4:	5cdc5bdc 	vldmiapl	ip, {d21-<overflow reg d66>}
4000eac8:	5edc5ddc 	mrcpl	13, 6, r5, cr12, cr12, {6}
4000eacc:	60dc5fdc 	ldrsbvs	r5, [ip], #252	; 0xfc
4000ead0:	62dc61dc 	sbcsvs	r6, ip, #220, 2	; 0x37
4000ead4:	64dc63dc 	ldrbvs	r6, [ip], #988	; 0x3dc
4000ead8:	66dc65dc 			; <UNDEFINED> instruction: 0x66dc65dc
4000eadc:	68dc67dc 	ldmvs	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000eae0:	6adc69dc 	bvs	3f729258 <GPM4DAT+0x2e728f74>
4000eae4:	6cdc6bdc 	vldmiavs	ip, {d22-<overflow reg d67>}
4000eae8:	6edc6ddc 	mrcvs	13, 6, r6, cr12, cr12, {6}
4000eaec:	70dc6fdc 	ldrsbvc	r6, [ip], #252	; 0xfc
4000eaf0:	72dc71dc 	sbcsvc	r7, ip, #220, 2	; 0x37
4000eaf4:	74dc73dc 	ldrbvc	r7, [ip], #988	; 0x3dc
4000eaf8:	76dc75dc 			; <UNDEFINED> instruction: 0x76dc75dc
4000eafc:	78dc77dc 	ldmvc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000eb00:	7adc79dc 	bvc	3f72d278 <GPM4DAT+0x2e72cf94>
4000eb04:	7cdc7bdc 	vldmiavc	ip, {d23-<overflow reg d68>}
4000eb08:	7edc7ddc 	mrcvc	13, 6, r7, cr12, cr12, {6}
4000eb0c:	92dc91dc 	sbcsls	r9, ip, #220, 2	; 0x37
4000eb10:	94dc93dc 	ldrbls	r9, [ip], #988	; 0x3dc
4000eb14:	96dc95dc 			; <UNDEFINED> instruction: 0x96dc95dc
4000eb18:	98dc97dc 	ldmls	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000eb1c:	9adc99dc 	bls	3f735294 <GPM4DAT+0x2e734fb0>
4000eb20:	9cdc9bdc 	vldmials	ip, {d25-<overflow reg d70>}
4000eb24:	9edc9ddc 	mrcls	13, 6, r9, cr12, cr12, {6}
4000eb28:	a0dc9fdc 	ldrsbge	r9, [ip], #252	; 0xfc
4000eb2c:	a2dca1dc 	sbcsge	sl, ip, #220, 2	; 0x37
4000eb30:	a4dca3dc 	ldrbge	sl, [ip], #988	; 0x3dc
4000eb34:	a6dca5dc 			; <UNDEFINED> instruction: 0xa6dca5dc
4000eb38:	a8dca7dc 	ldmge	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000eb3c:	aadca9dc 	bge	3f7392b4 <GPM4DAT+0x2e738fd0>
4000eb40:	acdcabdc 	vldmiage	ip, {d26-<overflow reg d71>}
4000eb44:	aedcaddc 	mrcge	13, 6, sl, cr12, cr12, {6}
4000eb48:	b0dcafdc 	ldrsblt	sl, [ip], #252	; 0xfc
4000eb4c:	b2dcb1dc 	sbcslt	fp, ip, #220, 2	; 0x37
4000eb50:	b4dcb3dc 	ldrblt	fp, [ip], #988	; 0x3dc
4000eb54:	b6dcb5dc 			; <UNDEFINED> instruction: 0xb6dcb5dc
4000eb58:	b8dcb7dc 	ldmlt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000eb5c:	badcb9dc 	blt	3f73d2d4 <GPM4DAT+0x2e73cff0>
4000eb60:	bcdcbbdc 	vldmialt	ip, {d27-<overflow reg d72>}
4000eb64:	bedcbddc 	mrclt	13, 6, fp, cr12, cr12, {6}
4000eb68:	c0dcbfdc 	ldrsbgt	fp, [ip], #252	; 0xfc
4000eb6c:	c2dcc1dc 	sbcsgt	ip, ip, #220, 2	; 0x37
4000eb70:	c4dcc3dc 	ldrbgt	ip, [ip], #988	; 0x3dc
4000eb74:	c6dcc5dc 			; <UNDEFINED> instruction: 0xc6dcc5dc
4000eb78:	c8dcc7dc 	ldmgt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000eb7c:	cadcc9dc 	bgt	3f7412f4 <GPM4DAT+0x2e741010>
4000eb80:	ccdccbdc 	vldmiagt	ip, {d28-<overflow reg d73>}
4000eb84:	cedccddc 	mrcgt	13, 6, ip, cr12, cr12, {6}
4000eb88:	d0dccfdc 	ldrsble	ip, [ip], #252	; 0xfc
4000eb8c:	d2dcd1dc 	sbcsle	sp, ip, #220, 2	; 0x37
4000eb90:	d4dcd3dc 	ldrble	sp, [ip], #988	; 0x3dc
4000eb94:	d6dcd5dc 			; <UNDEFINED> instruction: 0xd6dcd5dc
4000eb98:	d8dcd7dc 	ldmle	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000eb9c:	dadcd9dc 	ble	3f745314 <GPM4DAT+0x2e745030>
4000eba0:	dcdcdbdc 	vldmiale	ip, {d29-<overflow reg d74>}
4000eba4:	dedcdddc 	mrcle	13, 6, sp, cr12, cr12, {6}
4000eba8:	e0dcdfdc 	ldrsb	sp, [ip], #252	; 0xfc
4000ebac:	e2dce1dc 	sbcs	lr, ip, #220, 2	; 0x37
4000ebb0:	e4dce3dc 	ldrb	lr, [ip], #988	; 0x3dc
4000ebb4:	e6dce5dc 			; <UNDEFINED> instruction: 0xe6dce5dc
4000ebb8:	e8dce7dc 	ldm	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ebbc:	eadce9dc 	b	3f749334 <GPM4DAT+0x2e749050>
4000ebc0:	ecdcebdc 	vldmia	ip, {d30-<overflow reg d75>}
4000ebc4:	eedceddc 	mrc	13, 6, lr, cr12, cr12, {6}
4000ebc8:	f0dcefdc 			; <UNDEFINED> instruction: 0xf0dcefdc
4000ebcc:	f2dcf1dc 	vsra.s64	<illegal reg q15.5>, q6, #36
4000ebd0:	f4dcf3dc 	pli	[ip, #988]	; 0x3dc
4000ebd4:	f6dcf5dc 	pli	[ip, ip	; <illegal shifter operand>]
4000ebd8:	f8dcf7dc 			; <UNDEFINED> instruction: 0xf8dcf7dc
4000ebdc:	fadcf9dc 	blx	3f74d354 <GPM4DAT+0x2e74d070>
4000ebe0:	fcdcfbdc 	ldc2l	11, cr15, [ip], {220}	; 0xdc
4000ebe4:	fedcfddc 	mrc2	13, 6, pc, cr12, cr12, {6}
4000ebe8:	32dd31dd 	sbcscc	r3, sp, #1073741879	; 0x40000037
4000ebec:	34dd33dd 	ldrbcc	r3, [sp], #989	; 0x3dd
4000ebf0:	36dd35dd 			; <UNDEFINED> instruction: 0x36dd35dd
4000ebf4:	38dd37dd 	ldmcc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ebf8:	3add39dd 	bcc	3f75d374 <GPM4DAT+0x2e75d090>
4000ebfc:	3cdd3bdd 	fldmiaxcc	sp, {d19-d128}	;@ Deprecated
4000ec00:	3edd3ddd 	mrccc	13, 6, r3, cr13, cr13, {6}
4000ec04:	40dd3fdd 	ldrsbmi	r3, [sp], #253	; 0xfd
4000ec08:	42dd41dd 	sbcsmi	r4, sp, #1073741879	; 0x40000037
4000ec0c:	44dd43dd 	ldrbmi	r4, [sp], #989	; 0x3dd
4000ec10:	46dd45dd 			; <UNDEFINED> instruction: 0x46dd45dd
4000ec14:	48dd47dd 	ldmmi	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ec18:	4add49dd 	bmi	3f761394 <GPM4DAT+0x2e7610b0>
4000ec1c:	4cdd4bdd 	fldmiaxmi	sp, {d20-d129}	;@ Deprecated
4000ec20:	4edd4ddd 	mrcmi	13, 6, r4, cr13, cr13, {6}
4000ec24:	50dd4fdd 	ldrsbpl	r4, [sp], #253	; 0xfd
4000ec28:	52dd51dd 	sbcspl	r5, sp, #1073741879	; 0x40000037
4000ec2c:	54dd53dd 	ldrbpl	r5, [sp], #989	; 0x3dd
4000ec30:	56dd55dd 			; <UNDEFINED> instruction: 0x56dd55dd
4000ec34:	58dd57dd 	ldmpl	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000ec38:	5add59dd 	bpl	3f7653b4 <GPM4DAT+0x2e7650d0>
4000ec3c:	5cdd5bdd 	fldmiaxpl	sp, {d21-d130}	;@ Deprecated
4000ec40:	5edd5ddd 	mrcpl	13, 6, r5, cr13, cr13, {6}
4000ec44:	60dd5fdd 	ldrsbvs	r5, [sp], #253	; 0xfd
4000ec48:	62dd61dd 	sbcsvs	r6, sp, #1073741879	; 0x40000037
4000ec4c:	64dd63dd 	ldrbvs	r6, [sp], #989	; 0x3dd
4000ec50:	66dd65dd 			; <UNDEFINED> instruction: 0x66dd65dd
4000ec54:	68dd67dd 	ldmvs	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000ec58:	6add69dd 	bvs	3f7693d4 <GPM4DAT+0x2e7690f0>
4000ec5c:	6cdd6bdd 	fldmiaxvs	sp, {d22-d131}	;@ Deprecated
4000ec60:	6edd6ddd 	mrcvs	13, 6, r6, cr13, cr13, {6}
4000ec64:	70dd6fdd 	ldrsbvc	r6, [sp], #253	; 0xfd
4000ec68:	72dd71dd 	sbcsvc	r7, sp, #1073741879	; 0x40000037
4000ec6c:	74dd73dd 	ldrbvc	r7, [sp], #989	; 0x3dd
4000ec70:	76dd75dd 			; <UNDEFINED> instruction: 0x76dd75dd
4000ec74:	78dd77dd 	ldmvc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000ec78:	7add79dd 	bvc	3f76d3f4 <GPM4DAT+0x2e76d110>
4000ec7c:	7cdd7bdd 	fldmiaxvc	sp, {d23-d132}	;@ Deprecated
4000ec80:	7edd7ddd 	mrcvc	13, 6, r7, cr13, cr13, {6}
4000ec84:	92dd91dd 	sbcsls	r9, sp, #1073741879	; 0x40000037
4000ec88:	94dd93dd 	ldrbls	r9, [sp], #989	; 0x3dd
4000ec8c:	96dd95dd 			; <UNDEFINED> instruction: 0x96dd95dd
4000ec90:	98dd97dd 	ldmls	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000ec94:	9add99dd 	bls	3f775410 <GPM4DAT+0x2e77512c>
4000ec98:	9cdd9bdd 	fldmiaxls	sp, {d25-d134}	;@ Deprecated
4000ec9c:	9edd9ddd 	mrcls	13, 6, r9, cr13, cr13, {6}
4000eca0:	a0dd9fdd 	ldrsbge	r9, [sp], #253	; 0xfd
4000eca4:	a2dda1dd 	sbcsge	sl, sp, #1073741879	; 0x40000037
4000eca8:	a4dda3dd 	ldrbge	sl, [sp], #989	; 0x3dd
4000ecac:	a6dda5dd 			; <UNDEFINED> instruction: 0xa6dda5dd
4000ecb0:	a8dda7dd 	ldmge	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000ecb4:	aadda9dd 	bge	3f779430 <GPM4DAT+0x2e77914c>
4000ecb8:	acddabdd 	fldmiaxge	sp, {d26-d135}	;@ Deprecated
4000ecbc:	aeddaddd 	mrcge	13, 6, sl, cr13, cr13, {6}
4000ecc0:	b0ddafdd 	ldrsblt	sl, [sp], #253	; 0xfd
4000ecc4:	b2ddb1dd 	sbcslt	fp, sp, #1073741879	; 0x40000037
4000ecc8:	b4ddb3dd 	ldrblt	fp, [sp], #989	; 0x3dd
4000eccc:	b6ddb5dd 			; <UNDEFINED> instruction: 0xb6ddb5dd
4000ecd0:	b8ddb7dd 	ldmlt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000ecd4:	baddb9dd 	blt	3f77d450 <GPM4DAT+0x2e77d16c>
4000ecd8:	bcddbbdd 	fldmiaxlt	sp, {d27-d136}	;@ Deprecated
4000ecdc:	beddbddd 	mrclt	13, 6, fp, cr13, cr13, {6}
4000ece0:	c0ddbfdd 	ldrsbgt	fp, [sp], #253	; 0xfd
4000ece4:	c2ddc1dd 	sbcsgt	ip, sp, #1073741879	; 0x40000037
4000ece8:	c4ddc3dd 	ldrbgt	ip, [sp], #989	; 0x3dd
4000ecec:	c6ddc5dd 			; <UNDEFINED> instruction: 0xc6ddc5dd
4000ecf0:	c8ddc7dd 	ldmgt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000ecf4:	caddc9dd 	bgt	3f781470 <GPM4DAT+0x2e78118c>
4000ecf8:	ccddcbdd 	fldmiaxgt	sp, {d28-d137}	;@ Deprecated
4000ecfc:	ceddcddd 	mrcgt	13, 6, ip, cr13, cr13, {6}
4000ed00:	d0ddcfdd 	ldrsble	ip, [sp], #253	; 0xfd
4000ed04:	d2ddd1dd 	sbcsle	sp, sp, #1073741879	; 0x40000037
4000ed08:	d4ddd3dd 	ldrble	sp, [sp], #989	; 0x3dd
4000ed0c:	d6ddd5dd 			; <UNDEFINED> instruction: 0xd6ddd5dd
4000ed10:	d8ddd7dd 	ldmle	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ed14:	daddd9dd 	ble	3f785490 <GPM4DAT+0x2e7851ac>
4000ed18:	dcdddbdd 	fldmiaxle	sp, {d29-d138}	;@ Deprecated
4000ed1c:	dedddddd 	mrcle	13, 6, sp, cr13, cr13, {6}
4000ed20:	e0dddfdd 	ldrsb	sp, [sp], #253	; 0xfd
4000ed24:	e2dde1dd 	sbcs	lr, sp, #1073741879	; 0x40000037
4000ed28:	e4dde3dd 	ldrb	lr, [sp], #989	; 0x3dd
4000ed2c:	e6dde5dd 			; <UNDEFINED> instruction: 0xe6dde5dd
4000ed30:	e8dde7dd 	ldm	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ed34:	eadde9dd 	b	3f7894b0 <GPM4DAT+0x2e7891cc>
4000ed38:	ecddebdd 	fldmiax	sp, {d30-d139}	;@ Deprecated
4000ed3c:	eeddeddd 	mrc	13, 6, lr, cr13, cr13, {6}
4000ed40:	f0ddefdd 			; <UNDEFINED> instruction: 0xf0ddefdd
4000ed44:	f2ddf1dd 	vsra.s64	<illegal reg q15.5>, <illegal reg q6.5>, #35
4000ed48:	f4ddf3dd 	pli	[sp, #989]	; 0x3dd
4000ed4c:	f6ddf5dd 	pli	[sp, sp	; <illegal shifter operand>]
4000ed50:	f8ddf7dd 			; <UNDEFINED> instruction: 0xf8ddf7dd
4000ed54:	faddf9dd 	blx	3f78d4d0 <GPM4DAT+0x2e78d1ec>
4000ed58:	fcddfbdd 	ldc2l	11, cr15, [sp], {221}	; 0xdd
4000ed5c:	feddfddd 	mrc2	13, 6, pc, cr13, cr13, {6}
4000ed60:	32de31de 	sbcscc	r3, lr, #-2147483593	; 0x80000037
4000ed64:	34de33de 	ldrbcc	r3, [lr], #990	; 0x3de
4000ed68:	36de35de 			; <UNDEFINED> instruction: 0x36de35de
4000ed6c:	38de37de 	ldmcc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ed70:	3ade39de 	bcc	3f79d4f0 <GPM4DAT+0x2e79d20c>
4000ed74:	3cde3bde 	vldmiacc	lr, {d19-<overflow reg d65>}
4000ed78:	3ede3dde 	mrccc	13, 6, r3, cr14, cr14, {6}
4000ed7c:	40de3fde 	ldrsbmi	r3, [lr], #254	; 0xfe
4000ed80:	42de41de 	sbcsmi	r4, lr, #-2147483593	; 0x80000037
4000ed84:	44de43de 	ldrbmi	r4, [lr], #990	; 0x3de
4000ed88:	46de45de 			; <UNDEFINED> instruction: 0x46de45de
4000ed8c:	48de47de 	ldmmi	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ed90:	4ade49de 	bmi	3f7a1510 <GPM4DAT+0x2e7a122c>
4000ed94:	4cde4bde 	vldmiami	lr, {d20-<overflow reg d66>}
4000ed98:	4ede4dde 	mrcmi	13, 6, r4, cr14, cr14, {6}
4000ed9c:	50de4fde 	ldrsbpl	r4, [lr], #254	; 0xfe
4000eda0:	52de51de 	sbcspl	r5, lr, #-2147483593	; 0x80000037
4000eda4:	54de53de 	ldrbpl	r5, [lr], #990	; 0x3de
4000eda8:	56de55de 			; <UNDEFINED> instruction: 0x56de55de
4000edac:	58de57de 	ldmpl	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000edb0:	5ade59de 	bpl	3f7a5530 <GPM4DAT+0x2e7a524c>
4000edb4:	5cde5bde 	vldmiapl	lr, {d21-<overflow reg d67>}
4000edb8:	5ede5dde 	mrcpl	13, 6, r5, cr14, cr14, {6}
4000edbc:	60de5fde 	ldrsbvs	r5, [lr], #254	; 0xfe
4000edc0:	62de61de 	sbcsvs	r6, lr, #-2147483593	; 0x80000037
4000edc4:	64de63de 	ldrbvs	r6, [lr], #990	; 0x3de
4000edc8:	66de65de 			; <UNDEFINED> instruction: 0x66de65de
4000edcc:	68de67de 	ldmvs	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000edd0:	6ade69de 	bvs	3f7a9550 <GPM4DAT+0x2e7a926c>
4000edd4:	6cde6bde 	vldmiavs	lr, {d22-<overflow reg d68>}
4000edd8:	6ede6dde 	mrcvs	13, 6, r6, cr14, cr14, {6}
4000eddc:	70de6fde 	ldrsbvc	r6, [lr], #254	; 0xfe
4000ede0:	72de71de 	sbcsvc	r7, lr, #-2147483593	; 0x80000037
4000ede4:	74de73de 	ldrbvc	r7, [lr], #990	; 0x3de
4000ede8:	76de75de 			; <UNDEFINED> instruction: 0x76de75de
4000edec:	78de77de 	ldmvc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000edf0:	7ade79de 	bvc	3f7ad570 <GPM4DAT+0x2e7ad28c>
4000edf4:	7cde7bde 	vldmiavc	lr, {d23-<overflow reg d69>}
4000edf8:	7ede7dde 	mrcvc	13, 6, r7, cr14, cr14, {6}
4000edfc:	92de91de 	sbcsls	r9, lr, #-2147483593	; 0x80000037
4000ee00:	94de93de 	ldrbls	r9, [lr], #990	; 0x3de
4000ee04:	96de95de 			; <UNDEFINED> instruction: 0x96de95de
4000ee08:	98de97de 	ldmls	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000ee0c:	9ade99de 	bls	3f7b558c <GPM4DAT+0x2e7b52a8>
4000ee10:	9cde9bde 	vldmials	lr, {d25-<overflow reg d71>}
4000ee14:	9ede9dde 	mrcls	13, 6, r9, cr14, cr14, {6}
4000ee18:	a0de9fde 	ldrsbge	r9, [lr], #254	; 0xfe
4000ee1c:	a2dea1de 	sbcsge	sl, lr, #-2147483593	; 0x80000037
4000ee20:	a4dea3de 	ldrbge	sl, [lr], #990	; 0x3de
4000ee24:	a6dea5de 			; <UNDEFINED> instruction: 0xa6dea5de
4000ee28:	a8dea7de 	ldmge	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000ee2c:	aadea9de 	bge	3f7b95ac <GPM4DAT+0x2e7b92c8>
4000ee30:	acdeabde 	vldmiage	lr, {d26-<overflow reg d72>}
4000ee34:	aedeadde 	mrcge	13, 6, sl, cr14, cr14, {6}
4000ee38:	b0deafde 	ldrsblt	sl, [lr], #254	; 0xfe
4000ee3c:	b2deb1de 	sbcslt	fp, lr, #-2147483593	; 0x80000037
4000ee40:	b4deb3de 	ldrblt	fp, [lr], #990	; 0x3de
4000ee44:	b6deb5de 			; <UNDEFINED> instruction: 0xb6deb5de
4000ee48:	b8deb7de 	ldmlt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000ee4c:	badeb9de 	blt	3f7bd5cc <GPM4DAT+0x2e7bd2e8>
4000ee50:	bcdebbde 	vldmialt	lr, {d27-<overflow reg d73>}
4000ee54:	bedebdde 	mrclt	13, 6, fp, cr14, cr14, {6}
4000ee58:	c0debfde 	ldrsbgt	fp, [lr], #254	; 0xfe
4000ee5c:	c2dec1de 	sbcsgt	ip, lr, #-2147483593	; 0x80000037
4000ee60:	c4dec3de 	ldrbgt	ip, [lr], #990	; 0x3de
4000ee64:	c6dec5de 			; <UNDEFINED> instruction: 0xc6dec5de
4000ee68:	c8dec7de 	ldmgt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000ee6c:	cadec9de 	bgt	3f7c15ec <GPM4DAT+0x2e7c1308>
4000ee70:	ccdecbde 	vldmiagt	lr, {d28-<overflow reg d74>}
4000ee74:	cedecdde 	mrcgt	13, 6, ip, cr14, cr14, {6}
4000ee78:	d0decfde 	ldrsble	ip, [lr], #254	; 0xfe
4000ee7c:	d2ded1de 	sbcsle	sp, lr, #-2147483593	; 0x80000037
4000ee80:	d4ded3de 	ldrble	sp, [lr], #990	; 0x3de
4000ee84:	d6ded5de 			; <UNDEFINED> instruction: 0xd6ded5de
4000ee88:	d8ded7de 	ldmle	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ee8c:	daded9de 	ble	3f7c560c <GPM4DAT+0x2e7c5328>
4000ee90:	dcdedbde 	vldmiale	lr, {d29-<overflow reg d75>}
4000ee94:	dededdde 	mrcle	13, 6, sp, cr14, cr14, {6}
4000ee98:	e0dedfde 	ldrsb	sp, [lr], #254	; 0xfe
4000ee9c:	e2dee1de 	sbcs	lr, lr, #-2147483593	; 0x80000037
4000eea0:	e4dee3de 	ldrb	lr, [lr], #990	; 0x3de
4000eea4:	e6dee5de 			; <UNDEFINED> instruction: 0xe6dee5de
4000eea8:	e8dee7de 	ldm	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000eeac:	eadee9de 	b	3f7c962c <GPM4DAT+0x2e7c9348>
4000eeb0:	ecdeebde 	vldmia	lr, {d30-<overflow reg d76>}
4000eeb4:	eedeedde 	mrc	13, 6, lr, cr14, cr14, {6}
4000eeb8:	f0deefde 			; <UNDEFINED> instruction: 0xf0deefde
4000eebc:	f2def1de 	vsra.s64	<illegal reg q15.5>, q7, #34
4000eec0:	f4def3de 	pli	[lr, #990]	; 0x3de
4000eec4:	f6def5de 	pli	[lr, lr	; <illegal shifter operand>]
4000eec8:	f8def7de 			; <UNDEFINED> instruction: 0xf8def7de
4000eecc:	fadef9de 	blx	3f7cd64c <GPM4DAT+0x2e7cd368>
4000eed0:	fcdefbde 	ldc2l	11, cr15, [lr], {222}	; 0xde
4000eed4:	fedefdde 	mrc2	13, 6, pc, cr14, cr14, {6}
4000eed8:	32df31df 	sbcscc	r3, pc, #-1073741769	; 0xc0000037
4000eedc:	34df33df 	ldrbcc	r3, [pc], #991	; 4000eee4 <HanTable+0x8dc>
4000eee0:	36df35df 			; <UNDEFINED> instruction: 0x36df35df
4000eee4:	38df37df 	ldmcc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
4000eee8:	3adf39df 	bcc	3f7dd66c <GPM4DAT+0x2e7dd388>
4000eeec:	3cdf3bdf 	fldmiaxcc	pc, {d19-d129}	;@ Deprecated
4000eef0:	3edf3ddf 	mrccc	13, 6, r3, cr15, cr15, {6}
4000eef4:	40df3fdf 	ldrsbmi	r3, [pc], #255	; <UNPREDICTABLE>
4000eef8:	42df41df 	sbcsmi	r4, pc, #-1073741769	; 0xc0000037
4000eefc:	44df43df 	ldrbmi	r4, [pc], #991	; 4000ef04 <HanTable+0x8fc>
4000ef00:	46df45df 			; <UNDEFINED> instruction: 0x46df45df
4000ef04:	48df47df 	ldmmi	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
4000ef08:	4adf49df 	bmi	3f7e168c <GPM4DAT+0x2e7e13a8>
4000ef0c:	4cdf4bdf 	fldmiaxmi	pc, {d20-d130}	;@ Deprecated
4000ef10:	4edf4ddf 	mrcmi	13, 6, r4, cr15, cr15, {6}
4000ef14:	50df4fdf 	ldrsbpl	r4, [pc], #255	; <UNPREDICTABLE>
4000ef18:	52df51df 	sbcspl	r5, pc, #-1073741769	; 0xc0000037
4000ef1c:	54df53df 	ldrbpl	r5, [pc], #991	; 4000ef24 <HanTable+0x91c>
4000ef20:	56df55df 			; <UNDEFINED> instruction: 0x56df55df
4000ef24:	58df57df 	ldmpl	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
4000ef28:	5adf59df 	bpl	3f7e56ac <GPM4DAT+0x2e7e53c8>
4000ef2c:	5cdf5bdf 	fldmiaxpl	pc, {d21-d131}	;@ Deprecated
4000ef30:	5edf5ddf 	mrcpl	13, 6, r5, cr15, cr15, {6}
4000ef34:	60df5fdf 	ldrsbvs	r5, [pc], #255	; <UNPREDICTABLE>
4000ef38:	62df61df 	sbcsvs	r6, pc, #-1073741769	; 0xc0000037
4000ef3c:	64df63df 	ldrbvs	r6, [pc], #991	; 4000ef44 <HanTable+0x93c>
4000ef40:	66df65df 			; <UNDEFINED> instruction: 0x66df65df
4000ef44:	68df67df 	ldmvs	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
4000ef48:	6adf69df 	bvs	3f7e96cc <GPM4DAT+0x2e7e93e8>
4000ef4c:	6cdf6bdf 	fldmiaxvs	pc, {d22-d132}	;@ Deprecated
4000ef50:	6edf6ddf 	mrcvs	13, 6, r6, cr15, cr15, {6}
4000ef54:	70df6fdf 	ldrsbvc	r6, [pc], #255	; <UNPREDICTABLE>
4000ef58:	72df71df 	sbcsvc	r7, pc, #-1073741769	; 0xc0000037
4000ef5c:	74df73df 	ldrbvc	r7, [pc], #991	; 4000ef64 <HanTable+0x95c>
4000ef60:	76df75df 			; <UNDEFINED> instruction: 0x76df75df
4000ef64:	78df77df 	ldmvc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
4000ef68:	7adf79df 	bvc	3f7ed6ec <GPM4DAT+0x2e7ed408>
4000ef6c:	7cdf7bdf 	fldmiaxvc	pc, {d23-d133}	;@ Deprecated
4000ef70:	7edf7ddf 	mrcvc	13, 6, r7, cr15, cr15, {6}
4000ef74:	92df91df 	sbcsls	r9, pc, #-1073741769	; 0xc0000037
4000ef78:	94df93df 	ldrbls	r9, [pc], #991	; 4000ef80 <HanTable+0x978>
4000ef7c:	96df95df 			; <UNDEFINED> instruction: 0x96df95df
4000ef80:	98df97df 	ldmls	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
4000ef84:	9adf99df 	bls	3f7f5708 <GPM4DAT+0x2e7f5424>
4000ef88:	9cdf9bdf 	fldmiaxls	pc, {d25-d135}	;@ Deprecated
4000ef8c:	9edf9ddf 	mrcls	13, 6, r9, cr15, cr15, {6}
4000ef90:	a0df9fdf 	ldrsbge	r9, [pc], #255	; <UNPREDICTABLE>
4000ef94:	a2dfa1df 	sbcsge	sl, pc, #-1073741769	; 0xc0000037
4000ef98:	a4dfa3df 	ldrbge	sl, [pc], #991	; 4000efa0 <HanTable+0x998>
4000ef9c:	a6dfa5df 			; <UNDEFINED> instruction: 0xa6dfa5df
4000efa0:	a8dfa7df 	ldmge	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
4000efa4:	aadfa9df 	bge	3f7f9728 <GPM4DAT+0x2e7f9444>
4000efa8:	acdfabdf 	fldmiaxge	pc, {d26-d136}	;@ Deprecated
4000efac:	aedfaddf 	mrcge	13, 6, sl, cr15, cr15, {6}
4000efb0:	b0dfafdf 	ldrsblt	sl, [pc], #255	; <UNPREDICTABLE>
4000efb4:	b2dfb1df 	sbcslt	fp, pc, #-1073741769	; 0xc0000037
4000efb8:	b4dfb3df 	ldrblt	fp, [pc], #991	; 4000efc0 <HanTable+0x9b8>
4000efbc:	b6dfb5df 			; <UNDEFINED> instruction: 0xb6dfb5df
4000efc0:	b8dfb7df 	ldmlt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
4000efc4:	badfb9df 	blt	3f7fd748 <GPM4DAT+0x2e7fd464>
4000efc8:	bcdfbbdf 	fldmiaxlt	pc, {d27-d137}	;@ Deprecated
4000efcc:	bedfbddf 	mrclt	13, 6, fp, cr15, cr15, {6}
4000efd0:	c0dfbfdf 	ldrsbgt	fp, [pc], #255	; <UNPREDICTABLE>
4000efd4:	c2dfc1df 	sbcsgt	ip, pc, #-1073741769	; 0xc0000037
4000efd8:	c4dfc3df 	ldrbgt	ip, [pc], #991	; 4000efe0 <HanTable+0x9d8>
4000efdc:	c6dfc5df 			; <UNDEFINED> instruction: 0xc6dfc5df
4000efe0:	c8dfc7df 	ldmgt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
4000efe4:	cadfc9df 	bgt	3f801768 <GPM4DAT+0x2e801484>
4000efe8:	ccdfcbdf 	fldmiaxgt	pc, {d28-d138}	;@ Deprecated
4000efec:	cedfcddf 	mrcgt	13, 6, ip, cr15, cr15, {6}
4000eff0:	d0dfcfdf 	ldrsble	ip, [pc], #255	; <UNPREDICTABLE>
4000eff4:	d2dfd1df 	sbcsle	sp, pc, #-1073741769	; 0xc0000037
4000eff8:	d4dfd3df 	ldrble	sp, [pc], #991	; 4000f000 <HanTable+0x9f8>
4000effc:	d6dfd5df 			; <UNDEFINED> instruction: 0xd6dfd5df
4000f000:	d8dfd7df 	ldmle	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
4000f004:	dadfd9df 	ble	3f805788 <GPM4DAT+0x2e8054a4>
4000f008:	dcdfdbdf 	fldmiaxle	pc, {d29-d139}	;@ Deprecated
4000f00c:	dedfdddf 	mrcle	13, 6, sp, cr15, cr15, {6}
4000f010:	e0dfdfdf 	ldrsb	sp, [pc], #255	; <UNPREDICTABLE>
4000f014:	e2dfe1df 	sbcs	lr, pc, #-1073741769	; 0xc0000037
4000f018:	e4dfe3df 	ldrb	lr, [pc], #991	; 4000f020 <HanTable+0xa18>
4000f01c:	e6dfe5df 			; <UNDEFINED> instruction: 0xe6dfe5df
4000f020:	e8dfe7df 	ldm	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
4000f024:	eadfe9df 	b	3f8097a8 <GPM4DAT+0x2e8094c4>
4000f028:	ecdfebdf 	fldmiax	pc, {d30-d140}	;@ Deprecated
4000f02c:	eedfeddf 	mrc	13, 6, lr, cr15, cr15, {6}
4000f030:	f0dfefdf 			; <UNDEFINED> instruction: 0xf0dfefdf
4000f034:	f2dff1df 	vsra.s64	<illegal reg q15.5>, <illegal reg q7.5>, #33
4000f038:	f4dff3df 	pli	[pc, #991]	; 4000f41f <HanTable+0xe17>
4000f03c:	f6dff5df 	pli	[pc, pc	; <illegal shifter operand>]
4000f040:	f8dff7df 			; <UNDEFINED> instruction: 0xf8dff7df
4000f044:	fadff9df 	blx	3f80d7c8 <GPM4DAT+0x2e80d4e4>
4000f048:	fcdffbdf 	ldc2l	11, cr15, [pc], {223}	; 0xdf
4000f04c:	fedffddf 	mrc2	13, 6, pc, cr15, cr15, {6}
4000f050:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
4000f054:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
4000f058:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
4000f05c:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
4000f060:	3ae039e0 	bcc	3f81d7e8 <GPM4DAT+0x2e81d504>
4000f064:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
4000f068:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
4000f06c:	40e03fe0 	rscmi	r3, r0, r0, ror #31
4000f070:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
4000f074:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
4000f078:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
4000f07c:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
4000f080:	4ae049e0 	bmi	3f821808 <GPM4DAT+0x2e821524>
4000f084:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
4000f088:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
4000f08c:	50e04fe0 	rscpl	r4, r0, r0, ror #31
4000f090:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
4000f094:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
4000f098:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
4000f09c:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
4000f0a0:	5ae059e0 	bpl	3f825828 <GPM4DAT+0x2e825544>
4000f0a4:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
4000f0a8:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
4000f0ac:	60e05fe0 	rscvs	r5, r0, r0, ror #31
4000f0b0:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
4000f0b4:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
4000f0b8:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
4000f0bc:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
4000f0c0:	6ae069e0 	bvs	3f829848 <GPM4DAT+0x2e829564>
4000f0c4:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
4000f0c8:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
4000f0cc:	70e06fe0 	rscvc	r6, r0, r0, ror #31
4000f0d0:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
4000f0d4:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
4000f0d8:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
4000f0dc:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f0e0:	7ae079e0 	bvc	3f82d868 <GPM4DAT+0x2e82d584>
4000f0e4:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
4000f0e8:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
4000f0ec:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
4000f0f0:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
4000f0f4:	96e095e0 	strbtls	r9, [r0], r0, ror #11
4000f0f8:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
4000f0fc:	9ae099e0 	bls	3f835884 <GPM4DAT+0x2e8355a0>
4000f100:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
4000f104:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
4000f108:	a0e09fe0 	rscge	r9, r0, r0, ror #31
4000f10c:	62886188 	addvs	r6, r8, #136, 2	; 0x22
4000f110:	68886588 	stmvs	r8, {r3, r7, r8, sl, sp, lr}
4000f114:	6a886988 	bvs	3e22973c <GPM4DAT+0x2d229458>
4000f118:	71886b88 	orrvc	r6, r8, r8, lsl #23
4000f11c:	74887388 	strvc	r7, [r8], #904	; 0x388
4000f120:	76887588 	strvc	r7, [r8], r8, lsl #11
4000f124:	78887788 	stmvc	r8, {r3, r7, r8, r9, sl, ip, sp, lr}
4000f128:	7b887988 	blvc	3e22d750 <GPM4DAT+0x2d22d46c>
4000f12c:	7d887c88 	stcvc	12, cr7, [r8, #544]	; 0x220
4000f130:	82888188 	addhi	r8, r8, #136, 2	; 0x22
4000f134:	89888588 	stmibhi	r8, {r3, r7, r8, sl, pc}
4000f138:	93889188 	orrls	r9, r8, #136, 2	; 0x22
4000f13c:	96889588 	strls	r9, [r8], r8, lsl #11
4000f140:	a1889788 	orrge	r9, r8, r8, lsl #15
4000f144:	a588a288 	strge	sl, [r8, #648]	; 0x288
4000f148:	b588a988 	strlt	sl, [r8, #2440]	; 0x988
4000f14c:	c188b788 	orrgt	fp, r8, r8, lsl #15
4000f150:	c988c588 	stmibgt	r8, {r3, r7, r8, sl, lr, pc}
4000f154:	e288e188 	add	lr, r8, #136, 2	; 0x22
4000f158:	e888e588 	stm	r8, {r3, r7, r8, sl, sp, lr, pc}
4000f15c:	eb88e988 	bl	3e249784 <GPM4DAT+0x2d2494a0>
4000f160:	f388f188 	vaddw.u8	<illegal reg q7.5>, q12, d8
4000f164:	f688f588 			; <UNDEFINED> instruction: 0xf688f588
4000f168:	f888f788 			; <UNDEFINED> instruction: 0xf888f788
4000f16c:	fc88fb88 	stc2	11, cr15, [r8], {136}	; 0x88
4000f170:	4189fd88 	orrmi	pc, r9, r8, lsl #27
4000f174:	49894589 	stmibmi	r9, {r0, r3, r7, r8, sl, lr}
4000f178:	53895189 	orrpl	r5, r9, #1073741858	; 0x40000022
4000f17c:	56895589 	strpl	r5, [r9], r9, lsl #11
4000f180:	61895789 	orrvs	r5, r9, r9, lsl #15
4000f184:	63896289 	orrvs	r6, r9, #-1879048184	; 0x90000008
4000f188:	68896589 	stmvs	r9, {r0, r3, r7, r8, sl, sp, lr}
4000f18c:	71896989 	orrvc	r6, r9, r9, lsl #19
4000f190:	75897389 	strvc	r7, [r9, #905]	; 0x389
4000f194:	77897689 	strvc	r7, [r9, r9, lsl #13]
4000f198:	81897b89 	orrhi	r7, r9, r9, lsl #23
4000f19c:	89898589 	stmibhi	r9, {r0, r3, r7, r8, sl, pc}
4000f1a0:	95899389 	strls	r9, [r9, #905]	; 0x389
4000f1a4:	a289a189 	addge	sl, r9, #1073741858	; 0x40000022
4000f1a8:	a889a589 	stmge	r9, {r0, r3, r7, r8, sl, sp, pc}
4000f1ac:	ab89a989 	blge	3e2797d8 <GPM4DAT+0x2d2794f4>
4000f1b0:	b089ad89 	addlt	sl, r9, r9, lsl #27
4000f1b4:	b389b189 	orrlt	fp, r9, #1073741858	; 0x40000022
4000f1b8:	b789b589 	strlt	fp, [r9, r9, lsl #11]
4000f1bc:	c189b889 	orrgt	fp, r9, r9, lsl #17
4000f1c0:	c589c289 	strgt	ip, [r9, #649]	; 0x289
4000f1c4:	cb89c989 	blgt	3e2817f0 <GPM4DAT+0x2d28150c>
4000f1c8:	d389d189 	orrle	sp, r9, #1073741858	; 0x40000022
4000f1cc:	d789d589 	strle	sp, [r9, r9, lsl #11]
4000f1d0:	e589e189 	str	lr, [r9, #393]	; 0x189
4000f1d4:	f189e989 			; <UNDEFINED> instruction: 0xf189e989
4000f1d8:	f789f689 			; <UNDEFINED> instruction: 0xf789f689
4000f1dc:	428a418a 	addmi	r4, sl, #-2147483614	; 0x80000022
4000f1e0:	498a458a 	stmibmi	sl, {r1, r3, r7, r8, sl, lr}
4000f1e4:	538a518a 	orrpl	r5, sl, #-2147483614	; 0x80000022
4000f1e8:	578a558a 	strpl	r5, [sl, sl, lsl #11]
4000f1ec:	658a618a 	strvs	r6, [sl, #394]	; 0x18a
4000f1f0:	738a698a 	orrvc	r6, sl, #2260992	; 0x228000
4000f1f4:	818a758a 	orrhi	r7, sl, sl, lsl #11
4000f1f8:	858a828a 	strhi	r8, [sl, #650]	; 0x28a
4000f1fc:	898a888a 	stmibhi	sl, {r1, r3, r7, fp, pc}
4000f200:	8b8a8a8a 	blhi	3e2b1c30 <GPM4DAT+0x2d2b194c>
4000f204:	918a908a 	orrls	r9, sl, sl, lsl #1
4000f208:	958a938a 	strls	r9, [sl, #906]	; 0x38a
4000f20c:	988a978a 	stmls	sl, {r1, r3, r7, r8, r9, sl, ip, pc}
4000f210:	a28aa18a 	addge	sl, sl, #-2147483614	; 0x80000022
4000f214:	a98aa58a 	stmibge	sl, {r1, r3, r7, r8, sl, sp, pc}
4000f218:	b78ab68a 	strlt	fp, [sl, sl, lsl #13]
4000f21c:	d58ac18a 	strle	ip, [sl, #394]	; 0x18a
4000f220:	e28ae18a 	add	lr, sl, #-2147483614	; 0x80000022
4000f224:	e98ae58a 	stmib	sl, {r1, r3, r7, r8, sl, sp, lr, pc}
4000f228:	f38af18a 	vaddw.u8	<illegal reg q7.5>, q13, d10
4000f22c:	418bf58a 	orrmi	pc, fp, sl, lsl #11
4000f230:	498b458b 	stmibmi	fp, {r0, r1, r3, r7, r8, sl, lr}
4000f234:	628b618b 	addvs	r6, fp, #-1073741790	; 0xc0000022
4000f238:	688b658b 	stmvs	fp, {r0, r1, r3, r7, r8, sl, sp, lr}
4000f23c:	6a8b698b 	bvs	3e2e9870 <GPM4DAT+0x2d2e958c>
4000f240:	738b718b 	orrvc	r7, fp, #-1073741790	; 0xc0000022
4000f244:	778b758b 	strvc	r7, [fp, fp, lsl #11]
4000f248:	a18b818b 	orrge	r8, fp, fp, lsl #3
4000f24c:	a58ba28b 	strge	sl, [fp, #651]	; 0x28b
4000f250:	a98ba88b 	stmibge	fp, {r0, r1, r3, r7, fp, sp, pc}
4000f254:	b18bab8b 	orrlt	sl, fp, fp, lsl #23
4000f258:	b58bb38b 	strlt	fp, [fp, #907]	; 0x38b
4000f25c:	b88bb78b 	stmlt	fp, {r0, r1, r3, r7, r8, r9, sl, ip, sp, pc}
4000f260:	618cbc8b 	orrvs	fp, ip, fp, lsl #25
4000f264:	638c628c 	orrvs	r6, ip, #140, 4	; 0xc0000008
4000f268:	698c658c 	stmibvs	ip, {r2, r3, r7, r8, sl, sp, lr}
4000f26c:	718c6b8c 	orrvc	r6, ip, ip, lsl #23
4000f270:	758c738c 	strvc	r7, [ip, #908]	; 0x38c
4000f274:	778c768c 	strvc	r7, [ip, ip, lsl #13]
4000f278:	818c7b8c 	orrhi	r7, ip, ip, lsl #23
4000f27c:	858c828c 	strhi	r8, [ip, #652]	; 0x28c
4000f280:	918c898c 	orrls	r8, ip, ip, lsl #19
4000f284:	958c938c 	strls	r9, [ip, #908]	; 0x38c
4000f288:	978c968c 	strls	r9, [ip, ip, lsl #13]
4000f28c:	a28ca18c 	addge	sl, ip, #140, 2	; 0x23
4000f290:	e18ca98c 	orr	sl, ip, ip, lsl #19
4000f294:	e38ce28c 	orr	lr, ip, #140, 4	; 0xc0000008
4000f298:	e98ce58c 	stmib	ip, {r2, r3, r7, r8, sl, sp, lr, pc}
4000f29c:	f38cf18c 	vaddw.u8	<illegal reg q7.5>, q14, d12
4000f2a0:	f68cf58c 			; <UNDEFINED> instruction: 0xf68cf58c
4000f2a4:	418df78c 	orrmi	pc, sp, ip, lsl #15
4000f2a8:	458d428d 	strmi	r4, [sp, #653]	; 0x28d
4000f2ac:	558d518d 	strpl	r5, [sp, #397]	; 0x18d
4000f2b0:	618d578d 	orrvs	r5, sp, sp, lsl #15
4000f2b4:	698d658d 	stmibvs	sp, {r0, r2, r3, r7, r8, sl, sp, lr}
4000f2b8:	768d758d 	strvc	r7, [sp], sp, lsl #11
4000f2bc:	818d7b8d 	orrhi	r7, sp, sp, lsl #23
4000f2c0:	a28da18d 	addge	sl, sp, #1073741859	; 0x40000023
4000f2c4:	a78da58d 	strge	sl, [sp, sp, lsl #11]
4000f2c8:	b18da98d 	orrlt	sl, sp, sp, lsl #19
4000f2cc:	b58db38d 	strlt	fp, [sp, #909]	; 0x38d
4000f2d0:	b88db78d 	stmlt	sp, {r0, r2, r3, r7, r8, r9, sl, ip, sp, pc}
4000f2d4:	c18db98d 	orrgt	fp, sp, sp, lsl #19
4000f2d8:	c98dc28d 	stmibgt	sp, {r0, r2, r3, r7, r9, lr, pc}
4000f2dc:	d78dd68d 	strle	sp, [sp, sp, lsl #13]
4000f2e0:	e28de18d 	add	lr, sp, #1073741859	; 0x40000023
4000f2e4:	418ef78d 	orrmi	pc, lr, sp, lsl #15
4000f2e8:	498e458e 	stmibmi	lr, {r1, r2, r3, r7, r8, sl, lr}
4000f2ec:	538e518e 	orrpl	r5, lr, #-2147483613	; 0x80000023
4000f2f0:	618e578e 	orrvs	r5, lr, lr, lsl #15
4000f2f4:	828e818e 	addhi	r8, lr, #-2147483613	; 0x80000023
4000f2f8:	898e858e 	stmibhi	lr, {r1, r2, r3, r7, r8, sl, pc}
4000f2fc:	918e908e 	orrls	r9, lr, lr, lsl #1
4000f300:	958e938e 	strls	r9, [lr, #910]	; 0x38e
4000f304:	988e978e 	stmls	lr, {r1, r2, r3, r7, r8, r9, sl, ip, pc}
4000f308:	a98ea18e 	stmibge	lr, {r1, r2, r3, r7, r8, sp, pc}
4000f30c:	b78eb68e 	strlt	fp, [lr, lr, lsl #13]
4000f310:	c28ec18e 	addgt	ip, lr, #-2147483613	; 0x80000023
4000f314:	c98ec58e 	stmibgt	lr, {r1, r2, r3, r7, r8, sl, lr, pc}
4000f318:	d38ed18e 	orrle	sp, lr, #-2147483613	; 0x80000023
4000f31c:	e18ed68e 	orr	sp, lr, lr, lsl #13
4000f320:	e98ee58e 	stmib	lr, {r1, r2, r3, r7, r8, sl, sp, lr, pc}
4000f324:	f38ef18e 	vaddw.u8	<illegal reg q7.5>, q15, d14
4000f328:	618f418f 	orrvs	r4, pc, pc, lsl #3
4000f32c:	658f628f 	strvs	r6, [pc, #655]	; 4000f5c3 <HanTable+0xfbb>
4000f330:	698f678f 	stmibvs	pc, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr}	; <UNPREDICTABLE>
4000f334:	708f6b8f 	addvc	r6, pc, pc, lsl #23
4000f338:	738f718f 	orrvc	r7, pc, #-1073741789	; 0xc0000023
4000f33c:	778f758f 	strvc	r7, [pc, pc, lsl #11]
4000f340:	a18f7b8f 	orrge	r7, pc, pc, lsl #23
4000f344:	a58fa28f 	strge	sl, [pc, #655]	; 4000f5db <HanTable+0xfd3>
4000f348:	b18fa98f 	orrlt	sl, pc, pc, lsl #19
4000f34c:	b58fb38f 	strlt	fp, [pc, #911]	; 4000f6e3 <HanTable+0x10db>
4000f350:	6190b78f 	orrsvs	fp, r0, pc, lsl #15
4000f354:	63906290 	orrsvs	r6, r0, #144, 4
4000f358:	68906590 	ldmvs	r0, {r4, r7, r8, sl, sp, lr}
4000f35c:	6a906990 	bvs	3e4299a4 <GPM4DAT+0x2d4296c0>
4000f360:	71906b90 			; <UNDEFINED> instruction: 0x71906b90
4000f364:	75907390 	ldrvc	r7, [r0, #912]	; 0x390
4000f368:	77907690 			; <UNDEFINED> instruction: 0x77907690
4000f36c:	79907890 	ldmibvc	r0, {r4, r7, fp, ip, sp, lr}
4000f370:	7d907b90 	vldrvc	d7, [r0, #576]	; 0x240
4000f374:	82908190 	addshi	r8, r0, #144, 2	; 0x24
4000f378:	89908590 	ldmibhi	r0, {r4, r7, r8, sl, pc}
4000f37c:	93909190 	orrsls	r9, r0, #144, 2	; 0x24
4000f380:	96909590 			; <UNDEFINED> instruction: 0x96909590
4000f384:	a1909790 			; <UNDEFINED> instruction: 0xa1909790
4000f388:	a590a290 	ldrge	sl, [r0, #656]	; 0x290
4000f38c:	b190a990 			; <UNDEFINED> instruction: 0xb190a990
4000f390:	e190b790 			; <UNDEFINED> instruction: 0xe190b790
4000f394:	e490e290 	ldr	lr, [r0], #656	; 0x290
4000f398:	e990e590 	ldmib	r0, {r4, r7, r8, sl, sp, lr, pc}
4000f39c:	ec90eb90 	vldmia	r0, {d14-d21}
4000f3a0:	f390f190 	vsra.u64	d15, d0, #48
4000f3a4:	f690f590 	pldw	[r0], r0	; <illegal shifter operand>
4000f3a8:	fd90f790 	ldc2	7, cr15, [r0, #576]	; 0x240
4000f3ac:	42914191 	addsmi	r4, r1, #1073741860	; 0x40000024
4000f3b0:	49914591 	ldmibmi	r1, {r0, r4, r7, r8, sl, lr}
4000f3b4:	53915191 	orrspl	r5, r1, #1073741860	; 0x40000024
4000f3b8:	56915591 			; <UNDEFINED> instruction: 0x56915591
4000f3bc:	61915791 			; <UNDEFINED> instruction: 0x61915791
4000f3c0:	65916291 	ldrvs	r6, [r1, #657]	; 0x291
4000f3c4:	71916991 			; <UNDEFINED> instruction: 0x71916991
4000f3c8:	76917391 			; <UNDEFINED> instruction: 0x76917391
4000f3cc:	7a917791 	bvc	3e46d218 <GPM4DAT+0x2d46cf34>
4000f3d0:	85918191 	ldrhi	r8, [r1, #401]	; 0x191
4000f3d4:	a291a191 	addsge	sl, r1, #1073741860	; 0x40000024
4000f3d8:	a991a591 	ldmibge	r1, {r0, r4, r7, r8, sl, sp, pc}
4000f3dc:	b191ab91 			; <UNDEFINED> instruction: 0xb191ab91
4000f3e0:	b591b391 	ldrlt	fp, [r1, #913]	; 0x391
4000f3e4:	bc91b791 	ldclt	7, cr11, [r1], {145}	; 0x91
4000f3e8:	c191bd91 			; <UNDEFINED> instruction: 0xc191bd91
4000f3ec:	c991c591 	ldmibgt	r1, {r0, r4, r7, r8, sl, lr, pc}
4000f3f0:	4192d691 			; <UNDEFINED> instruction: 0x4192d691
4000f3f4:	49924592 	ldmibmi	r2, {r1, r4, r7, r8, sl, lr}
4000f3f8:	53925192 	orrspl	r5, r2, #-2147483612	; 0x80000024
4000f3fc:	61925592 			; <UNDEFINED> instruction: 0x61925592
4000f400:	65926292 	ldrvs	r6, [r2, #658]	; 0x292
4000f404:	73926992 	orrsvc	r6, r2, #2392064	; 0x248000
4000f408:	77927592 			; <UNDEFINED> instruction: 0x77927592
4000f40c:	82928192 	addshi	r8, r2, #-2147483612	; 0x80000024
4000f410:	88928592 	ldmhi	r2, {r1, r4, r7, r8, sl, pc}
4000f414:	91928992 			; <UNDEFINED> instruction: 0x91928992
4000f418:	95929392 	ldrls	r9, [r2, #914]	; 0x392
4000f41c:	a1929792 			; <UNDEFINED> instruction: 0xa1929792
4000f420:	c192b692 			; <UNDEFINED> instruction: 0xc192b692
4000f424:	e592e192 	ldr	lr, [r2, #402]	; 0x192
4000f428:	f192e992 			; <UNDEFINED> instruction: 0xf192e992
4000f42c:	4193f392 			; <UNDEFINED> instruction: 0x4193f392
4000f430:	49934293 	ldmibmi	r3, {r0, r1, r4, r7, r9, lr}
4000f434:	53935193 	orrspl	r5, r3, #-1073741788	; 0xc0000024
4000f438:	61935793 			; <UNDEFINED> instruction: 0x61935793
4000f43c:	65936293 	ldrvs	r6, [r3, #659]	; 0x293
4000f440:	6a936993 	bvs	3e4e9a94 <GPM4DAT+0x2d4e97b0>
4000f444:	71936b93 			; <UNDEFINED> instruction: 0x71936b93
4000f448:	75937393 	ldrvc	r7, [r3, #915]	; 0x393
4000f44c:	78937793 	ldmvc	r3, {r0, r1, r4, r7, r8, r9, sl, ip, sp, lr}
4000f450:	81937c93 			; <UNDEFINED> instruction: 0x81937c93
4000f454:	89938593 	ldmibhi	r3, {r0, r1, r4, r7, r8, sl, pc}
4000f458:	a293a193 	addsge	sl, r3, #-1073741788	; 0xc0000024
4000f45c:	a993a593 	ldmibge	r3, {r0, r1, r4, r7, r8, sl, sp, pc}
4000f460:	b193af93 			; <UNDEFINED> instruction: 0xb193af93
4000f464:	b593b393 	ldrlt	fp, [r3, #915]	; 0x393
4000f468:	bc93b793 	ldclt	7, cr11, [r3], {147}	; 0x93
4000f46c:	62946194 	addsvs	r6, r4, #148, 2	; 0x25
4000f470:	65946394 	ldrvs	r6, [r4, #916]	; 0x394
4000f474:	69946894 	ldmibvs	r4, {r2, r4, r7, fp, sp, lr}
4000f478:	6b946a94 	blvs	3e529ed0 <GPM4DAT+0x2d529bec>
4000f47c:	70946c94 	umullsvc	r6, r4, r4, ip
4000f480:	73947194 	orrsvc	r7, r4, #148, 2	; 0x25
4000f484:	76947594 			; <UNDEFINED> instruction: 0x76947594
4000f488:	78947794 	ldmvc	r4, {r2, r4, r7, r8, r9, sl, ip, sp, lr}
4000f48c:	7d947994 	ldcvc	9, cr7, [r4, #592]	; 0x250
4000f490:	82948194 	addshi	r8, r4, #148, 2	; 0x25
4000f494:	89948594 	ldmibhi	r4, {r2, r4, r7, r8, sl, pc}
4000f498:	93949194 	orrsls	r9, r4, #148, 2	; 0x25
4000f49c:	96949594 			; <UNDEFINED> instruction: 0x96949594
4000f4a0:	a1949794 			; <UNDEFINED> instruction: 0xa1949794
4000f4a4:	e294e194 	adds	lr, r4, #148, 2	; 0x25
4000f4a8:	e594e394 	ldr	lr, [r4, #916]	; 0x394
4000f4ac:	e994e894 	ldmib	r4, {r2, r4, r7, fp, sp, lr, pc}
4000f4b0:	ec94eb94 	vldmia	r4, {d14-d23}
4000f4b4:	f394f194 	vsra.u64	d15, d4, #44
4000f4b8:	f794f594 	pldw	[r4, r4	; <illegal shifter operand>]
4000f4bc:	fc94f994 	ldc2	9, cr15, [r4], {148}	; 0x94
4000f4c0:	42954195 	addsmi	r4, r5, #1073741861	; 0x40000025
4000f4c4:	49954595 	ldmibmi	r5, {r0, r2, r4, r7, r8, sl, lr}
4000f4c8:	53955195 	orrspl	r5, r5, #1073741861	; 0x40000025
4000f4cc:	56955595 			; <UNDEFINED> instruction: 0x56955595
4000f4d0:	61955795 			; <UNDEFINED> instruction: 0x61955795
4000f4d4:	69956595 	ldmibvs	r5, {r0, r2, r4, r7, r8, sl, sp, lr}
4000f4d8:	77957695 			; <UNDEFINED> instruction: 0x77957695
4000f4dc:	85958195 	ldrhi	r8, [r5, #405]	; 0x195
4000f4e0:	a295a195 	addsge	sl, r5, #1073741861	; 0x40000025
4000f4e4:	a895a595 	ldmge	r5, {r0, r2, r4, r7, r8, sl, sp, pc}
4000f4e8:	ab95a995 	blge	3e579b44 <GPM4DAT+0x2d579860>
4000f4ec:	b195ad95 			; <UNDEFINED> instruction: 0xb195ad95
4000f4f0:	b595b395 	ldrlt	fp, [r5, #917]	; 0x395
4000f4f4:	b995b795 	ldmiblt	r5, {r0, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000f4f8:	c195bb95 			; <UNDEFINED> instruction: 0xc195bb95
4000f4fc:	c995c595 	ldmibgt	r5, {r0, r2, r4, r7, r8, sl, lr, pc}
4000f500:	f695e195 			; <UNDEFINED> instruction: 0xf695e195
4000f504:	45964196 	ldrmi	r4, [r6, #406]	; 0x196
4000f508:	51964996 			; <UNDEFINED> instruction: 0x51964996
4000f50c:	55965396 	ldrpl	r5, [r6, #918]	; 0x396
4000f510:	81966196 			; <UNDEFINED> instruction: 0x81966196
4000f514:	85968296 	ldrhi	r8, [r6, #662]	; 0x296
4000f518:	91968996 			; <UNDEFINED> instruction: 0x91968996
4000f51c:	95969396 	ldrls	r9, [r6, #918]	; 0x396
4000f520:	a1969796 			; <UNDEFINED> instruction: 0xa1969796
4000f524:	c196b696 			; <UNDEFINED> instruction: 0xc196b696
4000f528:	e196d796 			; <UNDEFINED> instruction: 0xe196d796
4000f52c:	e996e596 	ldmib	r6, {r1, r2, r4, r7, r8, sl, sp, lr, pc}
4000f530:	f596f396 	pldw	[r6, #918]	; 0x396
4000f534:	4197f796 			; <UNDEFINED> instruction: 0x4197f796
4000f538:	49974597 	ldmibmi	r7, {r0, r1, r2, r4, r7, r8, sl, lr}
4000f53c:	57975197 			; <UNDEFINED> instruction: 0x57975197
4000f540:	62976197 	addsvs	r6, r7, #-1073741787	; 0xc0000025
4000f544:	68976597 	ldmvs	r7, {r0, r1, r2, r4, r7, r8, sl, sp, lr}
4000f548:	6b976997 	blvs	3e5e9bac <GPM4DAT+0x2d5e98c8>
4000f54c:	73977197 	orrsvc	r7, r7, #-1073741787	; 0xc0000025
4000f550:	77977597 			; <UNDEFINED> instruction: 0x77977597
4000f554:	a1978197 			; <UNDEFINED> instruction: 0xa1978197
4000f558:	a597a297 	ldrge	sl, [r7, #663]	; 0x297
4000f55c:	a997a897 	ldmibge	r7, {r0, r1, r2, r4, r7, fp, sp, pc}
4000f560:	b397b197 	orrslt	fp, r7, #-1073741787	; 0xc0000025
4000f564:	b697b597 			; <UNDEFINED> instruction: 0xb697b597
4000f568:	b897b797 	ldmlt	r7, {r0, r1, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000f56c:	62986198 	addsvs	r6, r8, #152, 2	; 0x26
4000f570:	69986598 	ldmibvs	r8, {r3, r4, r7, r8, sl, sp, lr}
4000f574:	73987198 	orrsvc	r7, r8, #152, 2	; 0x26
4000f578:	76987598 			; <UNDEFINED> instruction: 0x76987598
4000f57c:	7d987798 	ldcvc	7, cr7, [r8, #608]	; 0x260
4000f580:	82988198 	addshi	r8, r8, #152, 2	; 0x26
4000f584:	89988598 	ldmibhi	r8, {r3, r4, r7, r8, sl, pc}
4000f588:	93989198 	orrsls	r9, r8, #152, 2	; 0x26
4000f58c:	96989598 			; <UNDEFINED> instruction: 0x96989598
4000f590:	e1989798 			; <UNDEFINED> instruction: 0xe1989798
4000f594:	e598e298 	ldr	lr, [r8, #664]	; 0x298
4000f598:	eb98e998 	bl	3e649c00 <GPM4DAT+0x2d64991c>
4000f59c:	f198ec98 			; <UNDEFINED> instruction: 0xf198ec98
4000f5a0:	f598f398 	pldw	[r8, #920]	; 0x398
4000f5a4:	f798f698 	pldw	[r8, r8	; <illegal shifter operand>]
4000f5a8:	4199fd98 			; <UNDEFINED> instruction: 0x4199fd98
4000f5ac:	45994299 	ldrmi	r4, [r9, #665]	; 0x299
4000f5b0:	51994999 			; <UNDEFINED> instruction: 0x51994999
4000f5b4:	55995399 	ldrpl	r5, [r9, #921]	; 0x399
4000f5b8:	57995699 			; <UNDEFINED> instruction: 0x57995699
4000f5bc:	76996199 			; <UNDEFINED> instruction: 0x76996199
4000f5c0:	a299a199 	addsge	sl, r9, #1073741862	; 0x40000026
4000f5c4:	a999a599 	ldmibge	r9, {r0, r3, r4, r7, r8, sl, sp, pc}
4000f5c8:	c199b799 			; <UNDEFINED> instruction: 0xc199b799
4000f5cc:	e199c999 			; <UNDEFINED> instruction: 0xe199c999
4000f5d0:	459a419a 	ldrmi	r4, [sl, #410]	; 0x19a
4000f5d4:	829a819a 	addshi	r8, sl, #-2147483610	; 0x80000026
4000f5d8:	899a859a 	ldmibhi	sl, {r1, r3, r4, r7, r8, sl, pc}
4000f5dc:	919a909a 			; <UNDEFINED> instruction: 0x919a909a
4000f5e0:	c19a979a 			; <UNDEFINED> instruction: 0xc19a979a
4000f5e4:	e59ae19a 	ldr	lr, [sl, #410]	; 0x19a
4000f5e8:	f19ae99a 			; <UNDEFINED> instruction: 0xf19ae99a
4000f5ec:	f79af39a 	pldw	[sl, sl	; <illegal shifter operand>]
4000f5f0:	629b619b 	addsvs	r6, fp, #-1073741786	; 0xc0000026
4000f5f4:	689b659b 	ldmvs	fp, {r0, r1, r3, r4, r7, r8, sl, sp, lr}
4000f5f8:	719b699b 			; <UNDEFINED> instruction: 0x719b699b
4000f5fc:	759b739b 	ldrvc	r7, [fp, #923]	; 0x39b
4000f600:	859b819b 	ldrhi	r8, [fp, #411]	; 0x19b
4000f604:	919b899b 			; <UNDEFINED> instruction: 0x919b899b
4000f608:	a19b939b 			; <UNDEFINED> instruction: 0xa19b939b
4000f60c:	a99ba59b 	ldmibge	fp, {r0, r1, r3, r4, r7, r8, sl, sp, pc}
4000f610:	b39bb19b 	orrslt	fp, fp, #-1073741786	; 0xc0000026
4000f614:	b79bb59b 			; <UNDEFINED> instruction: 0xb79bb59b
4000f618:	629c619c 	addsvs	r6, ip, #156, 2	; 0x27
4000f61c:	699c659c 	ldmibvs	ip, {r2, r3, r4, r7, r8, sl, sp, lr}
4000f620:	739c719c 	orrsvc	r7, ip, #156, 2	; 0x27
4000f624:	769c759c 			; <UNDEFINED> instruction: 0x769c759c
4000f628:	789c779c 	ldmvc	ip, {r2, r3, r4, r7, r8, r9, sl, ip, sp, lr}
4000f62c:	7d9c7c9c 	ldcvc	12, cr7, [ip, #624]	; 0x270
4000f630:	829c819c 	addshi	r8, ip, #156, 2	; 0x27
4000f634:	899c859c 	ldmibhi	ip, {r2, r3, r4, r7, r8, sl, pc}
4000f638:	939c919c 	orrsls	r9, ip, #156, 2	; 0x27
4000f63c:	969c959c 			; <UNDEFINED> instruction: 0x969c959c
4000f640:	a19c979c 			; <UNDEFINED> instruction: 0xa19c979c
4000f644:	a59ca29c 	ldrge	sl, [ip, #668]	; 0x29c
4000f648:	b79cb59c 			; <UNDEFINED> instruction: 0xb79cb59c
4000f64c:	e29ce19c 	adds	lr, ip, #156, 2	; 0x27
4000f650:	e99ce59c 	ldmib	ip, {r2, r3, r4, r7, r8, sl, sp, lr, pc}
4000f654:	f39cf19c 	vsra.u64	d15, d12, #36
4000f658:	f69cf59c 	pldw	[ip], ip	; <illegal shifter operand>
4000f65c:	fd9cf79c 	ldc2	7, cr15, [ip, #624]	; 0x270
4000f660:	429d419d 	addsmi	r4, sp, #1073741863	; 0x40000027
4000f664:	499d459d 	ldmibmi	sp, {r0, r2, r3, r4, r7, r8, sl, lr}
4000f668:	539d519d 	orrspl	r5, sp, #1073741863	; 0x40000027
4000f66c:	579d559d 			; <UNDEFINED> instruction: 0x579d559d
4000f670:	629d619d 	addsvs	r6, sp, #1073741863	; 0x40000027
4000f674:	699d659d 	ldmibvs	sp, {r0, r2, r3, r4, r7, r8, sl, sp, lr}
4000f678:	739d719d 	orrsvc	r7, sp, #1073741863	; 0x40000027
4000f67c:	769d759d 			; <UNDEFINED> instruction: 0x769d759d
4000f680:	819d779d 			; <UNDEFINED> instruction: 0x819d779d
4000f684:	939d859d 	orrsls	r8, sp, #658505728	; 0x27400000
4000f688:	a19d959d 			; <UNDEFINED> instruction: 0xa19d959d
4000f68c:	a59da29d 	ldrge	sl, [sp, #669]	; 0x29d
4000f690:	b19da99d 			; <UNDEFINED> instruction: 0xb19da99d
4000f694:	b59db39d 	ldrlt	fp, [sp, #925]	; 0x39d
4000f698:	c19db79d 			; <UNDEFINED> instruction: 0xc19db79d
4000f69c:	d79dc59d 			; <UNDEFINED> instruction: 0xd79dc59d
4000f6a0:	419ef69d 			; <UNDEFINED> instruction: 0x419ef69d
4000f6a4:	499e459e 	ldmibmi	lr, {r1, r2, r3, r4, r7, r8, sl, lr}
4000f6a8:	539e519e 	orrspl	r5, lr, #-2147483609	; 0x80000027
4000f6ac:	579e559e 			; <UNDEFINED> instruction: 0x579e559e
4000f6b0:	659e619e 	ldrvs	r6, [lr, #414]	; 0x19e
4000f6b4:	739e699e 	orrsvc	r6, lr, #2588672	; 0x278000
4000f6b8:	779e759e 			; <UNDEFINED> instruction: 0x779e759e
4000f6bc:	829e819e 	addshi	r8, lr, #-2147483609	; 0x80000027
4000f6c0:	899e859e 	ldmibhi	lr, {r1, r2, r3, r4, r7, r8, sl, pc}
4000f6c4:	939e919e 	orrsls	r9, lr, #-2147483609	; 0x80000027
4000f6c8:	979e959e 			; <UNDEFINED> instruction: 0x979e959e
4000f6cc:	b69ea19e 			; <UNDEFINED> instruction: 0xb69ea19e
4000f6d0:	e19ec19e 			; <UNDEFINED> instruction: 0xe19ec19e
4000f6d4:	e59ee29e 	ldr	lr, [lr, #670]	; 0x29e
4000f6d8:	f19ee99e 			; <UNDEFINED> instruction: 0xf19ee99e
4000f6dc:	f79ef59e 	pldw	[lr, lr	; <illegal shifter operand>]
4000f6e0:	429f419f 	addsmi	r4, pc, #-1073741785	; 0xc0000027
4000f6e4:	499f459f 	ldmibmi	pc, {r0, r1, r2, r3, r4, r7, r8, sl, lr}	; <UNPREDICTABLE>
4000f6e8:	539f519f 	orrspl	r5, pc, #-1073741785	; 0xc0000027
4000f6ec:	579f559f 			; <UNDEFINED> instruction: 0x579f559f
4000f6f0:	629f619f 	addsvs	r6, pc, #-1073741785	; 0xc0000027
4000f6f4:	699f659f 	ldmibvs	pc, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr}	; <UNPREDICTABLE>
4000f6f8:	739f719f 	orrsvc	r7, pc, #-1073741785	; 0xc0000027
4000f6fc:	779f759f 			; <UNDEFINED> instruction: 0x779f759f
4000f700:	7b9f789f 	blvc	3e7ed984 <GPM4DAT+0x2d7ed6a0>
4000f704:	a19f7c9f 	ldage	r7, [pc]	; <UNPREDICTABLE>
4000f708:	a59fa29f 	ldrge	sl, [pc, #671]	; 4000f9af <HanTable+0x13a7>
4000f70c:	b19fa99f 			; <UNDEFINED> instruction: 0xb19fa99f
4000f710:	b59fb39f 	ldrlt	fp, [pc, #927]	; 4000fab7 <HanTable+0x14af>
4000f714:	61a0b79f 	lslvs	fp, pc	; <illegal shifter operand>
4000f718:	65a062a0 	strvs	r6, [r0, #672]!	; 0x2a0
4000f71c:	68a067a0 	stmiavs	r0!, {r5, r7, r8, r9, sl, sp, lr}
4000f720:	6aa069a0 	bvs	3e829da8 <GPM4DAT+0x2d829ac4>
4000f724:	71a06ba0 	lsrvc	r6, r0, #23
4000f728:	75a073a0 	strvc	r7, [r0, #928]!	; 0x3a0
4000f72c:	78a077a0 	stmiavc	r0!, {r5, r7, r8, r9, sl, ip, sp, lr}
4000f730:	7da07ba0 	stcvc	11, cr7, [r0, #640]!	; 0x280
4000f734:	82a081a0 	adchi	r8, r0, #160, 2	; 0x28
4000f738:	89a085a0 	stmibhi	r0!, {r5, r7, r8, sl, pc}
4000f73c:	93a091a0 	movls	r9, #160, 2	; 0x28
4000f740:	96a095a0 	strtls	r9, [r0], r0, lsr #11
4000f744:	98a097a0 	stmials	r0!, {r5, r7, r8, r9, sl, ip, pc}
4000f748:	a2a0a1a0 	adcge	sl, r0, #160, 2	; 0x28
4000f74c:	b7a0a9a0 	strlt	sl, [r0, r0, lsr #19]!
4000f750:	e2a0e1a0 	adc	lr, r0, #160, 2	; 0x28
4000f754:	e9a0e5a0 	stmib	r0!, {r5, r7, r8, sl, sp, lr, pc}
4000f758:	f1a0eba0 			; <UNDEFINED> instruction: 0xf1a0eba0
4000f75c:	f5a0f3a0 			; <UNDEFINED> instruction: 0xf5a0f3a0
4000f760:	f8a0f7a0 			; <UNDEFINED> instruction: 0xf8a0f7a0
4000f764:	41a1fda0 			; <UNDEFINED> instruction: 0x41a1fda0
4000f768:	45a142a1 	strmi	r4, [r1, #673]!	; 0x2a1
4000f76c:	51a149a1 			; <UNDEFINED> instruction: 0x51a149a1
4000f770:	55a153a1 	strpl	r5, [r1, #929]!	; 0x3a1
4000f774:	57a156a1 	strpl	r5, [r1, r1, lsr #13]!
4000f778:	62a161a1 	adcvs	r6, r1, #1073741864	; 0x40000028
4000f77c:	69a165a1 	stmibvs	r1!, {r0, r5, r7, r8, sl, sp, lr}
4000f780:	76a175a1 	strtvc	r7, [r1], r1, lsr #11
4000f784:	79a177a1 	stmibvc	r1!, {r0, r5, r7, r8, r9, sl, ip, sp, lr}
4000f788:	a1a181a1 			; <UNDEFINED> instruction: 0xa1a181a1
4000f78c:	a4a1a2a1 	strtge	sl, [r1], #673	; 0x2a1
4000f790:	a9a1a5a1 	stmibge	r1!, {r0, r5, r7, r8, sl, sp, pc}
4000f794:	b1a1aba1 			; <UNDEFINED> instruction: 0xb1a1aba1
4000f798:	b5a1b3a1 	strlt	fp, [r1, #929]!	; 0x3a1
4000f79c:	c1a1b7a1 			; <UNDEFINED> instruction: 0xc1a1b7a1
4000f7a0:	d6a1c5a1 	strtle	ip, [r1], r1, lsr #11
4000f7a4:	41a2d7a1 			; <UNDEFINED> instruction: 0x41a2d7a1
4000f7a8:	49a245a2 	stmibmi	r2!, {r1, r5, r7, r8, sl, lr}
4000f7ac:	55a253a2 	strpl	r5, [r2, #930]!	; 0x3a2
4000f7b0:	61a257a2 			; <UNDEFINED> instruction: 0x61a257a2
4000f7b4:	69a265a2 	stmibvs	r2!, {r1, r5, r7, r8, sl, sp, lr}
4000f7b8:	75a273a2 	strvc	r7, [r2, #930]!	; 0x3a2
4000f7bc:	82a281a2 	adchi	r8, r2, #-2147483608	; 0x80000028
4000f7c0:	85a283a2 	strhi	r8, [r2, #930]!	; 0x3a2
4000f7c4:	89a288a2 	stmibhi	r2!, {r1, r5, r7, fp, pc}
4000f7c8:	8ba28aa2 	blhi	3e8b2258 <GPM4DAT+0x2d8b1f74>
4000f7cc:	93a291a2 			; <UNDEFINED> instruction: 0x93a291a2
4000f7d0:	97a295a2 	strls	r9, [r2, r2, lsr #11]!
4000f7d4:	9da29ba2 	stcls	11, cr9, [r2, #648]!	; 0x288
4000f7d8:	a5a2a1a2 	strge	sl, [r2, #418]!	; 0x1a2
4000f7dc:	b3a2a9a2 			; <UNDEFINED> instruction: 0xb3a2a9a2
4000f7e0:	c1a2b5a2 			; <UNDEFINED> instruction: 0xc1a2b5a2
4000f7e4:	e5a2e1a2 	str	lr, [r2, #418]!	; 0x1a2
4000f7e8:	41a3e9a2 			; <UNDEFINED> instruction: 0x41a3e9a2
4000f7ec:	49a345a3 	stmibmi	r3!, {r0, r1, r5, r7, r8, sl, lr}
4000f7f0:	55a351a3 	strpl	r5, [r3, #419]!	; 0x1a3
4000f7f4:	65a361a3 	strvs	r6, [r3, #419]!	; 0x1a3
4000f7f8:	71a369a3 			; <UNDEFINED> instruction: 0x71a369a3
4000f7fc:	a1a375a3 			; <UNDEFINED> instruction: 0xa1a375a3
4000f800:	a5a3a2a3 	strge	sl, [r3, #675]!	; 0x2a3
4000f804:	a9a3a8a3 	stmibge	r3!, {r0, r1, r5, r7, fp, sp, pc}
4000f808:	b1a3aba3 			; <UNDEFINED> instruction: 0xb1a3aba3
4000f80c:	b5a3b3a3 	strlt	fp, [r3, #931]!	; 0x3a3
4000f810:	b7a3b6a3 	strlt	fp, [r3, r3, lsr #13]!
4000f814:	bba3b9a3 	bllt	3e8fdea8 <GPM4DAT+0x2d8fdbc4>
4000f818:	62a461a4 	adcvs	r6, r4, #164, 2	; 0x29
4000f81c:	64a463a4 	strtvs	r6, [r4], #932	; 0x3a4
4000f820:	68a465a4 	stmiavs	r4!, {r2, r5, r7, r8, sl, sp, lr}
4000f824:	6aa469a4 	bvs	3e929ebc <GPM4DAT+0x2d929bd8>
4000f828:	6ca46ba4 	vstmiavs	r4!, {d6-d23}
4000f82c:	73a471a4 			; <UNDEFINED> instruction: 0x73a471a4
4000f830:	77a475a4 	strvc	r7, [r4, r4, lsr #11]!
4000f834:	81a47ba4 			; <UNDEFINED> instruction: 0x81a47ba4
4000f838:	85a482a4 	strhi	r8, [r4, #676]!	; 0x2a4
4000f83c:	91a489a4 			; <UNDEFINED> instruction: 0x91a489a4
4000f840:	95a493a4 	strls	r9, [r4, #932]!	; 0x3a4
4000f844:	97a496a4 	strls	r9, [r4, r4, lsr #13]!
4000f848:	a1a49ba4 			; <UNDEFINED> instruction: 0xa1a49ba4
4000f84c:	a5a4a2a4 	strge	sl, [r4, #676]!	; 0x2a4
4000f850:	e1a4b3a4 			; <UNDEFINED> instruction: 0xe1a4b3a4
4000f854:	e5a4e2a4 	str	lr, [r4, #676]!	; 0x2a4
4000f858:	e9a4e8a4 	stmib	r4!, {r2, r5, r7, fp, sp, lr, pc}
4000f85c:	f1a4eba4 			; <UNDEFINED> instruction: 0xf1a4eba4
4000f860:	f5a4f3a4 			; <UNDEFINED> instruction: 0xf5a4f3a4
4000f864:	f8a4f7a4 			; <UNDEFINED> instruction: 0xf8a4f7a4
4000f868:	42a541a5 	adcmi	r4, r5, #1073741865	; 0x40000029
4000f86c:	48a545a5 	stmiami	r5!, {r0, r2, r5, r7, r8, sl, lr}
4000f870:	51a549a5 			; <UNDEFINED> instruction: 0x51a549a5
4000f874:	55a553a5 	strpl	r5, [r5, #933]!	; 0x3a5
4000f878:	57a556a5 	strpl	r5, [r5, r5, lsr #13]!
4000f87c:	62a561a5 	adcvs	r6, r5, #1073741865	; 0x40000029
4000f880:	69a565a5 	stmibvs	r5!, {r0, r2, r5, r7, r8, sl, sp, lr}
4000f884:	75a573a5 	strvc	r7, [r5, #933]!	; 0x3a5
4000f888:	77a576a5 	strvc	r7, [r5, r5, lsr #13]!
4000f88c:	81a57ba5 			; <UNDEFINED> instruction: 0x81a57ba5
4000f890:	a1a585a5 			; <UNDEFINED> instruction: 0xa1a585a5
4000f894:	a3a5a2a5 			; <UNDEFINED> instruction: 0xa3a5a2a5
4000f898:	a9a5a5a5 	stmibge	r5!, {r0, r2, r5, r7, r8, sl, sp, pc}
4000f89c:	b3a5b1a5 			; <UNDEFINED> instruction: 0xb3a5b1a5
4000f8a0:	b7a5b5a5 	strlt	fp, [r5, r5, lsr #11]!
4000f8a4:	c5a5c1a5 	strgt	ip, [r5, #421]!	; 0x1a5
4000f8a8:	e1a5d6a5 			; <UNDEFINED> instruction: 0xe1a5d6a5
4000f8ac:	41a6f6a5 			; <UNDEFINED> instruction: 0x41a6f6a5
4000f8b0:	45a642a6 	strmi	r4, [r6, #678]!	; 0x2a6
4000f8b4:	51a649a6 			; <UNDEFINED> instruction: 0x51a649a6
4000f8b8:	61a653a6 			; <UNDEFINED> instruction: 0x61a653a6
4000f8bc:	81a665a6 			; <UNDEFINED> instruction: 0x81a665a6
4000f8c0:	85a682a6 	strhi	r8, [r6, #678]!	; 0x2a6
4000f8c4:	89a688a6 	stmibhi	r6!, {r1, r2, r5, r7, fp, pc}
4000f8c8:	8ba68aa6 	blhi	3e9b2368 <GPM4DAT+0x2d9b2084>
4000f8cc:	93a691a6 			; <UNDEFINED> instruction: 0x93a691a6
4000f8d0:	97a695a6 	strls	r9, [r6, r6, lsr #11]!
4000f8d4:	9ca69ba6 	vstmials	r6!, {d9-d27}
4000f8d8:	a9a6a1a6 	stmibge	r6!, {r1, r2, r5, r7, r8, sp, pc}
4000f8dc:	c1a6b6a6 			; <UNDEFINED> instruction: 0xc1a6b6a6
4000f8e0:	e2a6e1a6 	adc	lr, r6, #-2147483607	; 0x80000029
4000f8e4:	e9a6e5a6 	stmib	r6!, {r1, r2, r5, r7, r8, sl, sp, lr, pc}
4000f8e8:	41a7f7a6 			; <UNDEFINED> instruction: 0x41a7f7a6
4000f8ec:	49a745a7 	stmibmi	r7!, {r0, r1, r2, r5, r7, r8, sl, lr}
4000f8f0:	55a751a7 	strpl	r5, [r7, #423]!	; 0x1a7
4000f8f4:	61a757a7 			; <UNDEFINED> instruction: 0x61a757a7
4000f8f8:	65a762a7 	strvs	r6, [r7, #679]!	; 0x2a7
4000f8fc:	71a769a7 			; <UNDEFINED> instruction: 0x71a769a7
4000f900:	75a773a7 	strvc	r7, [r7, #935]!	; 0x3a7
4000f904:	a2a7a1a7 	adcge	sl, r7, #-1073741783	; 0xc0000029
4000f908:	a9a7a5a7 	stmibge	r7!, {r0, r1, r2, r5, r7, r8, sl, sp, pc}
4000f90c:	b1a7aba7 			; <UNDEFINED> instruction: 0xb1a7aba7
4000f910:	b5a7b3a7 	strlt	fp, [r7, #935]!	; 0x3a7
4000f914:	b8a7b7a7 	stmialt	r7!, {r0, r1, r2, r5, r7, r8, r9, sl, ip, sp, pc}
4000f918:	61a8b9a7 			; <UNDEFINED> instruction: 0x61a8b9a7
4000f91c:	65a862a8 	strvs	r6, [r8, #680]!	; 0x2a8
4000f920:	6ba869a8 	blvs	3ea29fc8 <GPM4DAT+0x2da29ce4>
4000f924:	73a871a8 			; <UNDEFINED> instruction: 0x73a871a8
4000f928:	76a875a8 	strtvc	r7, [r8], r8, lsr #11
4000f92c:	7da877a8 	stcvc	7, cr7, [r8, #672]!	; 0x2a0
4000f930:	82a881a8 	adchi	r8, r8, #168, 2	; 0x2a
4000f934:	89a885a8 	stmibhi	r8!, {r3, r5, r7, r8, sl, pc}
4000f938:	93a891a8 			; <UNDEFINED> instruction: 0x93a891a8
4000f93c:	96a895a8 	strtls	r9, [r8], r8, lsr #11
4000f940:	a1a897a8 			; <UNDEFINED> instruction: 0xa1a897a8
4000f944:	b1a8a2a8 			; <UNDEFINED> instruction: 0xb1a8a2a8
4000f948:	e2a8e1a8 	adc	lr, r8, #168, 2	; 0x2a
4000f94c:	e8a8e5a8 	stmia	r8!, {r3, r5, r7, r8, sl, sp, lr, pc}
4000f950:	f1a8e9a8 			; <UNDEFINED> instruction: 0xf1a8e9a8
4000f954:	f6a8f5a8 			; <UNDEFINED> instruction: 0xf6a8f5a8
4000f958:	41a9f7a8 			; <UNDEFINED> instruction: 0x41a9f7a8
4000f95c:	61a957a9 			; <UNDEFINED> instruction: 0x61a957a9
4000f960:	71a962a9 			; <UNDEFINED> instruction: 0x71a962a9
4000f964:	75a973a9 	strvc	r7, [r9, #937]!	; 0x3a9
4000f968:	77a976a9 	strvc	r7, [r9, r9, lsr #13]!
4000f96c:	a2a9a1a9 	adcge	sl, r9, #1073741866	; 0x4000002a
4000f970:	a9a9a5a9 	stmibge	r9!, {r0, r3, r5, r7, r8, sl, sp, pc}
4000f974:	b3a9b1a9 			; <UNDEFINED> instruction: 0xb3a9b1a9
4000f978:	41aab7a9 			; <UNDEFINED> instruction: 0x41aab7a9
4000f97c:	77aa61aa 	strvc	r6, [sl, sl, lsr #3]!
4000f980:	82aa81aa 	adchi	r8, sl, #-2147483606	; 0x8000002a
4000f984:	89aa85aa 	stmibhi	sl!, {r1, r3, r5, r7, r8, sl, pc}
4000f988:	95aa91aa 	strls	r9, [sl, #426]!	; 0x1aa
4000f98c:	41ab97aa 			; <UNDEFINED> instruction: 0x41ab97aa
4000f990:	61ab57ab 			; <UNDEFINED> instruction: 0x61ab57ab
4000f994:	69ab65ab 	stmibvs	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, lr}
4000f998:	73ab71ab 			; <UNDEFINED> instruction: 0x73ab71ab
4000f99c:	a2aba1ab 	adcge	sl, fp, #-1073741782	; 0xc000002a
4000f9a0:	a9aba5ab 	stmibge	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, pc}
4000f9a4:	b3abb1ab 			; <UNDEFINED> instruction: 0xb3abb1ab
4000f9a8:	b7abb5ab 	strlt	fp, [fp, fp, lsr #11]!
4000f9ac:	62ac61ac 	adcvs	r6, ip, #172, 2	; 0x2b
4000f9b0:	65ac64ac 	strvs	r6, [ip, #1196]!	; 0x4ac
4000f9b4:	69ac68ac 	stmibvs	ip!, {r2, r3, r5, r7, fp, sp, lr}
4000f9b8:	6bac6aac 	blvs	3eb2a470 <GPM4DAT+0x2db2a18c>
4000f9bc:	73ac71ac 			; <UNDEFINED> instruction: 0x73ac71ac
4000f9c0:	76ac75ac 	strtvc	r7, [ip], ip, lsr #11
4000f9c4:	7bac77ac 	blvc	3eb2d87c <GPM4DAT+0x2db2d598>
4000f9c8:	82ac81ac 	adchi	r8, ip, #172, 2	; 0x2b
4000f9cc:	89ac85ac 	stmibhi	ip!, {r2, r3, r5, r7, r8, sl, pc}
4000f9d0:	93ac91ac 			; <UNDEFINED> instruction: 0x93ac91ac
4000f9d4:	96ac95ac 	strtls	r9, [ip], ip, lsr #11
4000f9d8:	a1ac97ac 			; <UNDEFINED> instruction: 0xa1ac97ac
4000f9dc:	a5aca2ac 	strge	sl, [ip, #684]!	; 0x2ac
4000f9e0:	b1aca9ac 			; <UNDEFINED> instruction: 0xb1aca9ac
4000f9e4:	b5acb3ac 	strlt	fp, [ip, #940]!	; 0x3ac
4000f9e8:	c1acb7ac 			; <UNDEFINED> instruction: 0xc1acb7ac
4000f9ec:	c9acc5ac 	stmibgt	ip!, {r2, r3, r5, r7, r8, sl, lr, pc}
4000f9f0:	d7acd1ac 	strle	sp, [ip, ip, lsr #3]!
4000f9f4:	e2ace1ac 	adc	lr, ip, #172, 2	; 0x2b
4000f9f8:	e4ace3ac 	strt	lr, [ip], #940	; 0x3ac
4000f9fc:	e8ace5ac 	stmia	ip!, {r2, r3, r5, r7, r8, sl, sp, lr, pc}
4000fa00:	ebace9ac 	bl	3eb4a0b8 <GPM4DAT+0x2db49dd4>
4000fa04:	f1acecac 			; <UNDEFINED> instruction: 0xf1acecac
4000fa08:	f5acf3ac 			; <UNDEFINED> instruction: 0xf5acf3ac
4000fa0c:	f7acf6ac 			; <UNDEFINED> instruction: 0xf7acf6ac
4000fa10:	41adfcac 			; <UNDEFINED> instruction: 0x41adfcac
4000fa14:	45ad42ad 	strmi	r4, [sp, #685]!	; 0x2ad
4000fa18:	51ad49ad 			; <UNDEFINED> instruction: 0x51ad49ad
4000fa1c:	55ad53ad 	strpl	r5, [sp, #941]!	; 0x3ad
4000fa20:	57ad56ad 	strpl	r5, [sp, sp, lsr #13]!
4000fa24:	62ad61ad 	adcvs	r6, sp, #1073741867	; 0x4000002b
4000fa28:	69ad65ad 	stmibvs	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr}
4000fa2c:	73ad71ad 			; <UNDEFINED> instruction: 0x73ad71ad
4000fa30:	76ad75ad 	strtvc	r7, [sp], sp, lsr #11
4000fa34:	81ad77ad 			; <UNDEFINED> instruction: 0x81ad77ad
4000fa38:	89ad85ad 	stmibhi	sp!, {r0, r2, r3, r5, r7, r8, sl, pc}
4000fa3c:	a1ad97ad 			; <UNDEFINED> instruction: 0xa1ad97ad
4000fa40:	a3ada2ad 			; <UNDEFINED> instruction: 0xa3ada2ad
4000fa44:	a9ada5ad 	stmibge	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, pc}
4000fa48:	b1adabad 			; <UNDEFINED> instruction: 0xb1adabad
4000fa4c:	b5adb3ad 	strlt	fp, [sp, #941]!	; 0x3ad
4000fa50:	bbadb7ad 	bllt	3eb7d90c <GPM4DAT+0x2db7d628>
4000fa54:	c2adc1ad 	adcgt	ip, sp, #1073741867	; 0x4000002b
4000fa58:	c9adc5ad 	stmibgt	sp!, {r0, r2, r3, r5, r7, r8, sl, lr, pc}
4000fa5c:	e1add7ad 			; <UNDEFINED> instruction: 0xe1add7ad
4000fa60:	e9ade5ad 	stmib	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}
4000fa64:	f5adf1ad 			; <UNDEFINED> instruction: 0xf5adf1ad
4000fa68:	41aef6ad 			; <UNDEFINED> instruction: 0x41aef6ad
4000fa6c:	49ae45ae 	stmibmi	lr!, {r1, r2, r3, r5, r7, r8, sl, lr}
4000fa70:	53ae51ae 			; <UNDEFINED> instruction: 0x53ae51ae
4000fa74:	61ae55ae 			; <UNDEFINED> instruction: 0x61ae55ae
4000fa78:	65ae62ae 	strvs	r6, [lr, #686]!	; 0x2ae
4000fa7c:	71ae69ae 			; <UNDEFINED> instruction: 0x71ae69ae
4000fa80:	75ae73ae 	strvc	r7, [lr, #942]!	; 0x3ae
4000fa84:	81ae77ae 			; <UNDEFINED> instruction: 0x81ae77ae
4000fa88:	85ae82ae 	strhi	r8, [lr, #686]!	; 0x2ae
4000fa8c:	89ae88ae 	stmibhi	lr!, {r1, r2, r3, r5, r7, fp, pc}
4000fa90:	93ae91ae 			; <UNDEFINED> instruction: 0x93ae91ae
4000fa94:	97ae95ae 	strls	r9, [lr, lr, lsr #11]!
4000fa98:	9bae99ae 	blls	3ebb6158 <GPM4DAT+0x2dbb5e74>
4000fa9c:	a1ae9cae 			; <UNDEFINED> instruction: 0xa1ae9cae
4000faa0:	c1aeb6ae 			; <UNDEFINED> instruction: 0xc1aeb6ae
4000faa4:	c5aec2ae 	strgt	ip, [lr, #686]!	; 0x2ae
4000faa8:	d1aec9ae 			; <UNDEFINED> instruction: 0xd1aec9ae
4000faac:	e1aed7ae 			; <UNDEFINED> instruction: 0xe1aed7ae
4000fab0:	e5aee2ae 	str	lr, [lr, #686]!	; 0x2ae
4000fab4:	f1aee9ae 			; <UNDEFINED> instruction: 0xf1aee9ae
4000fab8:	f5aef3ae 			; <UNDEFINED> instruction: 0xf5aef3ae
4000fabc:	41aff7ae 			; <UNDEFINED> instruction: 0x41aff7ae
4000fac0:	49af42af 	stmibmi	pc!, {r0, r1, r2, r3, r5, r7, r9, lr}	; <UNPREDICTABLE>
4000fac4:	55af51af 	strpl	r5, [pc, #431]!	; 4000fc7b <HanTable+0x1673>
4000fac8:	61af57af 			; <UNDEFINED> instruction: 0x61af57af
4000facc:	65af62af 	strvs	r6, [pc, #687]!	; 4000fd83 <HanTable+0x177b>
4000fad0:	6aaf69af 	bvs	3ebea194 <GPM4DAT+0x2dbe9eb0>
4000fad4:	73af71af 			; <UNDEFINED> instruction: 0x73af71af
4000fad8:	77af75af 	strvc	r7, [pc, pc, lsr #11]!
4000fadc:	a2afa1af 	adcge	sl, pc, #-1073741781	; 0xc000002b
4000fae0:	a8afa5af 	stmiage	pc!, {r0, r1, r2, r3, r5, r7, r8, sl, sp, pc}	; <UNPREDICTABLE>
4000fae4:	b0afa9af 	adclt	sl, pc, pc, lsr #19
4000fae8:	b3afb1af 			; <UNDEFINED> instruction: 0xb3afb1af
4000faec:	b7afb5af 	strlt	fp, [pc, pc, lsr #11]!
4000faf0:	61b0bcaf 	lsrsvs	fp, pc, #25
4000faf4:	64b062b0 	ldrtvs	r6, [r0], #688	; 0x2b0
4000faf8:	69b065b0 	ldmibvs	r0!, {r4, r5, r7, r8, sl, sp, lr}
4000fafc:	73b071b0 	movsvc	r7, #176, 2	; 0x2c
4000fb00:	77b076b0 			; <UNDEFINED> instruction: 0x77b076b0
4000fb04:	81b07db0 	lsrshi	r7, r0	; <illegal shifter operand>
4000fb08:	85b082b0 	ldrhi	r8, [r0, #688]!	; 0x2b0
4000fb0c:	91b089b0 	lsrsls	r8, r0	; <illegal shifter operand>
4000fb10:	96b093b0 			; <UNDEFINED> instruction: 0x96b093b0
4000fb14:	b7b097b0 			; <UNDEFINED> instruction: 0xb7b097b0
4000fb18:	e2b0e1b0 	adcs	lr, r0, #176, 2	; 0x2c
4000fb1c:	e9b0e5b0 	ldmib	r0!, {r4, r5, r7, r8, sl, sp, lr, pc}
4000fb20:	f1b0ebb0 			; <UNDEFINED> instruction: 0xf1b0ebb0
4000fb24:	f6b0f3b0 			; <UNDEFINED> instruction: 0xf6b0f3b0
4000fb28:	41b1f7b0 			; <UNDEFINED> instruction: 0x41b1f7b0
4000fb2c:	49b145b1 	ldmibmi	r1!, {r0, r4, r5, r7, r8, sl, lr}
4000fb30:	a1b157b1 			; <UNDEFINED> instruction: 0xa1b157b1
4000fb34:	a5b1a2b1 	ldrge	sl, [r1, #689]!	; 0x2b1
4000fb38:	a9b1a8b1 	ldmibge	r1!, {r0, r4, r5, r7, fp, sp, pc}
4000fb3c:	b1b1abb1 			; <UNDEFINED> instruction: 0xb1b1abb1
4000fb40:	b7b1b3b1 			; <UNDEFINED> instruction: 0xb7b1b3b1
4000fb44:	c2b1c1b1 	adcsgt	ip, r1, #1073741868	; 0x4000002c
4000fb48:	d6b1c5b1 			; <UNDEFINED> instruction: 0xd6b1c5b1
4000fb4c:	f6b1e1b1 			; <UNDEFINED> instruction: 0xf6b1e1b1
4000fb50:	45b241b2 	ldrmi	r4, [r2, #434]!	; 0x1b2
4000fb54:	51b249b2 			; <UNDEFINED> instruction: 0x51b249b2
4000fb58:	61b253b2 			; <UNDEFINED> instruction: 0x61b253b2
4000fb5c:	82b281b2 	adcshi	r8, r2, #-2147483604	; 0x8000002c
4000fb60:	89b285b2 	ldmibhi	r2!, {r1, r4, r5, r7, r8, sl, pc}
4000fb64:	93b291b2 			; <UNDEFINED> instruction: 0x93b291b2
4000fb68:	a1b297b2 			; <UNDEFINED> instruction: 0xa1b297b2
4000fb6c:	c1b2b6b2 			; <UNDEFINED> instruction: 0xc1b2b6b2
4000fb70:	e5b2e1b2 	ldr	lr, [r2, #434]!	; 0x1b2
4000fb74:	61b357b3 			; <UNDEFINED> instruction: 0x61b357b3
4000fb78:	65b362b3 	ldrvs	r6, [r3, #691]!	; 0x2b3
4000fb7c:	6bb369b3 	blvs	3ecea250 <GPM4DAT+0x2dce9f6c>
4000fb80:	71b370b3 	ldrhvc	r7, [r3, r3]!
4000fb84:	81b373b3 			; <UNDEFINED> instruction: 0x81b373b3
4000fb88:	89b385b3 	ldmibhi	r3!, {r0, r1, r4, r5, r7, r8, sl, pc}
4000fb8c:	a1b391b3 			; <UNDEFINED> instruction: 0xa1b391b3
4000fb90:	a5b3a2b3 	ldrge	sl, [r3, #691]!	; 0x2b3
4000fb94:	b1b3a9b3 			; <UNDEFINED> instruction: 0xb1b3a9b3
4000fb98:	b5b3b3b3 	ldrlt	fp, [r3, #947]!	; 0x3b3
4000fb9c:	61b4b7b3 			; <UNDEFINED> instruction: 0x61b4b7b3
4000fba0:	65b462b4 	ldrvs	r6, [r4, #692]!	; 0x2b4
4000fba4:	67b466b4 			; <UNDEFINED> instruction: 0x67b466b4
4000fba8:	6ab469b4 	bvs	3ed2a280 <GPM4DAT+0x2dd29f9c>
4000fbac:	70b46bb4 	ldrhtvc	r6, [r4], r4
4000fbb0:	73b471b4 			; <UNDEFINED> instruction: 0x73b471b4
4000fbb4:	76b475b4 			; <UNDEFINED> instruction: 0x76b475b4
4000fbb8:	7bb477b4 	blvc	3ed2da90 <GPM4DAT+0x2dd2d7ac>
4000fbbc:	81b47cb4 			; <UNDEFINED> instruction: 0x81b47cb4
4000fbc0:	85b482b4 	ldrhi	r8, [r4, #692]!	; 0x2b4
4000fbc4:	91b489b4 			; <UNDEFINED> instruction: 0x91b489b4
4000fbc8:	95b493b4 	ldrls	r9, [r4, #948]!	; 0x3b4
4000fbcc:	97b496b4 			; <UNDEFINED> instruction: 0x97b496b4
4000fbd0:	a2b4a1b4 	adcsge	sl, r4, #180, 2	; 0x2d
4000fbd4:	a9b4a5b4 	ldmibge	r4!, {r2, r4, r5, r7, r8, sl, sp, pc}
4000fbd8:	b1b4acb4 			; <UNDEFINED> instruction: 0xb1b4acb4
4000fbdc:	b5b4b3b4 	ldrlt	fp, [r4, #948]!	; 0x3b4
4000fbe0:	bbb4b7b4 	bllt	3ed3dab8 <GPM4DAT+0x2dd3d7d4>
4000fbe4:	c1b4bdb4 			; <UNDEFINED> instruction: 0xc1b4bdb4
4000fbe8:	c9b4c5b4 	ldmibgt	r4!, {r2, r4, r5, r7, r8, sl, lr, pc}
4000fbec:	e1b4d3b4 			; <UNDEFINED> instruction: 0xe1b4d3b4
4000fbf0:	e5b4e2b4 	ldr	lr, [r4, #692]!	; 0x2b4
4000fbf4:	e8b4e6b4 	ldm	r4!, {r2, r4, r5, r7, r9, sl, sp, lr, pc}
4000fbf8:	eab4e9b4 	b	3ed4a2d0 <GPM4DAT+0x2dd49fec>
4000fbfc:	f1b4ebb4 			; <UNDEFINED> instruction: 0xf1b4ebb4
4000fc00:	f4b4f3b4 			; <UNDEFINED> instruction: 0xf4b4f3b4
4000fc04:	f6b4f5b4 			; <UNDEFINED> instruction: 0xf6b4f5b4
4000fc08:	f8b4f7b4 			; <UNDEFINED> instruction: 0xf8b4f7b4
4000fc0c:	fcb4fab4 	ldc2	10, cr15, [r4], #720	; 0x2d0
4000fc10:	42b541b5 	adcsmi	r4, r5, #1073741869	; 0x4000002d
4000fc14:	49b545b5 	ldmibmi	r5!, {r0, r2, r4, r5, r7, r8, sl, lr}
4000fc18:	53b551b5 			; <UNDEFINED> instruction: 0x53b551b5
4000fc1c:	57b555b5 			; <UNDEFINED> instruction: 0x57b555b5
4000fc20:	62b561b5 	adcsvs	r6, r5, #1073741869	; 0x4000002d
4000fc24:	65b563b5 	ldrvs	r6, [r5, #949]!	; 0x3b5
4000fc28:	6bb569b5 	blvs	3ed6a304 <GPM4DAT+0x2dd6a020>
4000fc2c:	71b56cb5 			; <UNDEFINED> instruction: 0x71b56cb5
4000fc30:	74b573b5 	ldrtvc	r7, [r5], #949	; 0x3b5
4000fc34:	76b575b5 			; <UNDEFINED> instruction: 0x76b575b5
4000fc38:	7bb577b5 	blvc	3ed6db14 <GPM4DAT+0x2dd6d830>
4000fc3c:	7db57cb5 	ldcvc	12, cr7, [r5, #724]!	; 0x2d4
4000fc40:	85b581b5 	ldrhi	r8, [r5, #437]!	; 0x1b5
4000fc44:	91b589b5 			; <UNDEFINED> instruction: 0x91b589b5
4000fc48:	95b593b5 	ldrls	r9, [r5, #949]!	; 0x3b5
4000fc4c:	a1b596b5 			; <UNDEFINED> instruction: 0xa1b596b5
4000fc50:	a5b5a2b5 	ldrge	sl, [r5, #693]!	; 0x2b5
4000fc54:	aab5a9b5 	bge	3ed7a330 <GPM4DAT+0x2dd7a04c>
4000fc58:	adb5abb5 	ldcge	11, cr10, [r5, #724]!	; 0x2d4
4000fc5c:	b1b5b0b5 	ldrhlt	fp, [r5, r5]!
4000fc60:	b5b5b3b5 	ldrlt	fp, [r5, #949]!	; 0x3b5
4000fc64:	b9b5b7b5 	ldmiblt	r5!, {r0, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
4000fc68:	c2b5c1b5 	adcsgt	ip, r5, #1073741869	; 0x4000002d
4000fc6c:	c9b5c5b5 	ldmibgt	r5!, {r0, r2, r4, r5, r7, r8, sl, lr, pc}
4000fc70:	d3b5d1b5 			; <UNDEFINED> instruction: 0xd3b5d1b5
4000fc74:	d6b5d5b5 			; <UNDEFINED> instruction: 0xd6b5d5b5
4000fc78:	e1b5d7b5 			; <UNDEFINED> instruction: 0xe1b5d7b5
4000fc7c:	e5b5e2b5 	ldr	lr, [r5, #693]!	; 0x2b5
4000fc80:	f5b5f1b5 			; <UNDEFINED> instruction: 0xf5b5f1b5
4000fc84:	41b6f7b5 			; <UNDEFINED> instruction: 0x41b6f7b5
4000fc88:	45b642b6 	ldrmi	r4, [r6, #694]!	; 0x2b6
4000fc8c:	51b649b6 			; <UNDEFINED> instruction: 0x51b649b6
4000fc90:	55b653b6 	ldrpl	r5, [r6, #950]!	; 0x3b6
4000fc94:	61b657b6 			; <UNDEFINED> instruction: 0x61b657b6
4000fc98:	65b662b6 	ldrvs	r6, [r6, #694]!	; 0x2b6
4000fc9c:	71b669b6 			; <UNDEFINED> instruction: 0x71b669b6
4000fca0:	75b673b6 	ldrvc	r7, [r6, #950]!	; 0x3b6
4000fca4:	81b677b6 			; <UNDEFINED> instruction: 0x81b677b6
4000fca8:	85b682b6 	ldrhi	r8, [r6, #694]!	; 0x2b6
4000fcac:	8ab689b6 	bhi	3edb238c <GPM4DAT+0x2ddb20a8>
4000fcb0:	91b68bb6 			; <UNDEFINED> instruction: 0x91b68bb6
4000fcb4:	95b693b6 	ldrls	r9, [r6, #950]!	; 0x3b6
4000fcb8:	a1b697b6 			; <UNDEFINED> instruction: 0xa1b697b6
4000fcbc:	a5b6a2b6 	ldrge	sl, [r6, #694]!	; 0x2b6
4000fcc0:	b1b6a9b6 			; <UNDEFINED> instruction: 0xb1b6a9b6
4000fcc4:	b6b6b3b6 			; <UNDEFINED> instruction: 0xb6b6b3b6
4000fcc8:	c1b6b7b6 			; <UNDEFINED> instruction: 0xc1b6b7b6
4000fccc:	c5b6c2b6 	ldrgt	ip, [r6, #694]!	; 0x2b6
4000fcd0:	d1b6c9b6 			; <UNDEFINED> instruction: 0xd1b6c9b6
4000fcd4:	d7b6d3b6 			; <UNDEFINED> instruction: 0xd7b6d3b6
4000fcd8:	e2b6e1b6 	adcs	lr, r6, #-2147483603	; 0x8000002d
4000fcdc:	e9b6e5b6 	ldmib	r6!, {r1, r2, r4, r5, r7, r8, sl, sp, lr, pc}
4000fce0:	f3b6f1b6 	vsra.u64	d15, d22, #10
4000fce4:	f7b6f5b6 			; <UNDEFINED> instruction: 0xf7b6f5b6
4000fce8:	42b741b7 	adcsmi	r4, r7, #-1073741779	; 0xc000002d
4000fcec:	49b745b7 	ldmibmi	r7!, {r0, r1, r2, r4, r5, r7, r8, sl, lr}
4000fcf0:	53b751b7 			; <UNDEFINED> instruction: 0x53b751b7
4000fcf4:	57b755b7 			; <UNDEFINED> instruction: 0x57b755b7
4000fcf8:	61b759b7 			; <UNDEFINED> instruction: 0x61b759b7
4000fcfc:	65b762b7 	ldrvs	r6, [r7, #695]!	; 0x2b7
4000fd00:	6fb769b7 	svcvs	0x00b769b7
4000fd04:	73b771b7 			; <UNDEFINED> instruction: 0x73b771b7
4000fd08:	77b775b7 			; <UNDEFINED> instruction: 0x77b775b7
4000fd0c:	79b778b7 	ldmibvc	r7!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr}
4000fd10:	7bb77ab7 	blvc	3edee7f4 <GPM4DAT+0x2ddee510>
4000fd14:	7db77cb7 	ldcvc	12, cr7, [r7, #732]!	; 0x2dc
4000fd18:	85b781b7 	ldrhi	r8, [r7, #439]!	; 0x1b7
4000fd1c:	91b789b7 			; <UNDEFINED> instruction: 0x91b789b7
4000fd20:	a1b795b7 			; <UNDEFINED> instruction: 0xa1b795b7
4000fd24:	a5b7a2b7 	ldrge	sl, [r7, #695]!	; 0x2b7
4000fd28:	aab7a9b7 	bge	3edfa40c <GPM4DAT+0x2ddfa128>
4000fd2c:	b0b7abb7 	ldrhtlt	sl, [r7], r7
4000fd30:	b3b7b1b7 			; <UNDEFINED> instruction: 0xb3b7b1b7
4000fd34:	b6b7b5b7 			; <UNDEFINED> instruction: 0xb6b7b5b7
4000fd38:	b8b7b7b7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
4000fd3c:	61b8bcb7 			; <UNDEFINED> instruction: 0x61b8bcb7
4000fd40:	65b862b8 	ldrvs	r6, [r8, #696]!	; 0x2b8
4000fd44:	68b867b8 	ldmvs	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, lr}
4000fd48:	6bb869b8 	blvs	3ee2a430 <GPM4DAT+0x2de2a14c>
4000fd4c:	73b871b8 			; <UNDEFINED> instruction: 0x73b871b8
4000fd50:	76b875b8 			; <UNDEFINED> instruction: 0x76b875b8
4000fd54:	78b877b8 	ldmvc	r8!, {r3, r4, r5, r7, r8, r9, sl, ip, sp, lr}
4000fd58:	82b881b8 	adcshi	r8, r8, #184, 2	; 0x2e
4000fd5c:	89b885b8 	ldmibhi	r8!, {r3, r4, r5, r7, r8, sl, pc}
4000fd60:	93b891b8 			; <UNDEFINED> instruction: 0x93b891b8
4000fd64:	96b895b8 			; <UNDEFINED> instruction: 0x96b895b8
4000fd68:	a1b897b8 			; <UNDEFINED> instruction: 0xa1b897b8
4000fd6c:	a5b8a2b8 	ldrge	sl, [r8, #696]!	; 0x2b8
4000fd70:	a9b8a7b8 	ldmibge	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, pc}
4000fd74:	b7b8b1b8 			; <UNDEFINED> instruction: 0xb7b8b1b8
4000fd78:	c5b8c1b8 	ldrgt	ip, [r8, #440]!	; 0x1b8
4000fd7c:	e1b8c9b8 			; <UNDEFINED> instruction: 0xe1b8c9b8
4000fd80:	e5b8e2b8 	ldr	lr, [r8, #696]!	; 0x2b8
4000fd84:	ebb8e9b8 	bl	3ee4a46c <GPM4DAT+0x2de4a188>
4000fd88:	f3b8f1b8 	vsra.u64	d15, d24, #8
4000fd8c:	f7b8f5b8 			; <UNDEFINED> instruction: 0xf7b8f5b8
4000fd90:	41b9f8b8 			; <UNDEFINED> instruction: 0x41b9f8b8
4000fd94:	45b942b9 	ldrmi	r4, [r9, #697]!	; 0x2b9
4000fd98:	51b949b9 			; <UNDEFINED> instruction: 0x51b949b9
4000fd9c:	55b953b9 	ldrpl	r5, [r9, #953]!	; 0x3b9
4000fda0:	61b957b9 			; <UNDEFINED> instruction: 0x61b957b9
4000fda4:	69b965b9 	ldmibvs	r9!, {r0, r3, r4, r5, r7, r8, sl, sp, lr}
4000fda8:	73b971b9 			; <UNDEFINED> instruction: 0x73b971b9
4000fdac:	77b976b9 			; <UNDEFINED> instruction: 0x77b976b9
4000fdb0:	a1b981b9 			; <UNDEFINED> instruction: 0xa1b981b9
4000fdb4:	a5b9a2b9 	ldrge	sl, [r9, #697]!	; 0x2b9
4000fdb8:	abb9a9b9 	blge	3ee7a4a4 <GPM4DAT+0x2de7a1c0>
4000fdbc:	b3b9b1b9 			; <UNDEFINED> instruction: 0xb3b9b1b9
4000fdc0:	b7b9b5b9 			; <UNDEFINED> instruction: 0xb7b9b5b9
4000fdc4:	b9b9b8b9 	ldmiblt	r9!, {r0, r3, r4, r5, r7, fp, ip, sp, pc}
4000fdc8:	c1b9bdb9 			; <UNDEFINED> instruction: 0xc1b9bdb9
4000fdcc:	c9b9c2b9 	ldmibgt	r9!, {r0, r3, r4, r5, r7, r9, lr, pc}
4000fdd0:	d5b9d3b9 	ldrle	sp, [r9, #953]!	; 0x3b9
4000fdd4:	e1b9d7b9 			; <UNDEFINED> instruction: 0xe1b9d7b9
4000fdd8:	f7b9f6b9 			; <UNDEFINED> instruction: 0xf7b9f6b9
4000fddc:	45ba41ba 	ldrmi	r4, [sl, #442]!	; 0x1ba
4000fde0:	51ba49ba 			; <UNDEFINED> instruction: 0x51ba49ba
4000fde4:	55ba53ba 	ldrpl	r5, [sl, #954]!	; 0x3ba
4000fde8:	61ba57ba 			; <UNDEFINED> instruction: 0x61ba57ba
4000fdec:	65ba62ba 	ldrvs	r6, [sl, #698]!	; 0x2ba
4000fdf0:	81ba77ba 			; <UNDEFINED> instruction: 0x81ba77ba
4000fdf4:	85ba82ba 	ldrhi	r8, [sl, #698]!	; 0x2ba
4000fdf8:	8aba89ba 	bhi	3eeb24e8 <GPM4DAT+0x2deb2204>
4000fdfc:	91ba8bba 			; <UNDEFINED> instruction: 0x91ba8bba
4000fe00:	95ba93ba 	ldrls	r9, [sl, #954]!	; 0x3ba
4000fe04:	a1ba97ba 			; <UNDEFINED> instruction: 0xa1ba97ba
4000fe08:	c1bab6ba 			; <UNDEFINED> instruction: 0xc1bab6ba
4000fe0c:	e2bae1ba 	adcs	lr, sl, #-2147483602	; 0x8000002e
4000fe10:	e9bae5ba 	ldmib	sl!, {r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}
4000fe14:	f3baf1ba 	vsra.u64	d15, d26, #6
4000fe18:	41bbf5ba 			; <UNDEFINED> instruction: 0x41bbf5ba
4000fe1c:	49bb45bb 	ldmibmi	fp!, {r0, r1, r3, r4, r5, r7, r8, sl, lr}
4000fe20:	61bb51bb 			; <UNDEFINED> instruction: 0x61bb51bb
4000fe24:	65bb62bb 	ldrvs	r6, [fp, #699]!	; 0x2bb
4000fe28:	71bb69bb 			; <UNDEFINED> instruction: 0x71bb69bb
4000fe2c:	75bb73bb 	ldrvc	r7, [fp, #955]!	; 0x3bb
4000fe30:	a1bb77bb 			; <UNDEFINED> instruction: 0xa1bb77bb
4000fe34:	a5bba2bb 	ldrge	sl, [fp, #699]!	; 0x2bb
4000fe38:	a9bba8bb 	ldmibge	fp!, {r0, r1, r3, r4, r5, r7, fp, sp, pc}
4000fe3c:	b1bbabbb 			; <UNDEFINED> instruction: 0xb1bbabbb
4000fe40:	b5bbb3bb 	ldrlt	fp, [fp, #955]!	; 0x3bb
4000fe44:	b8bbb7bb 	ldmlt	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, ip, sp, pc}
4000fe48:	bcbbbbbb 	fldmiaxlt	fp!, {d11-d103}	;@ Deprecated
4000fe4c:	62bc61bc 	adcsvs	r6, ip, #188, 2	; 0x2f
4000fe50:	67bc65bc 			; <UNDEFINED> instruction: 0x67bc65bc
4000fe54:	6cbc69bc 	ldcvs	9, cr6, [ip], #752	; 0x2f0
4000fe58:	73bc71bc 			; <UNDEFINED> instruction: 0x73bc71bc
4000fe5c:	76bc75bc 			; <UNDEFINED> instruction: 0x76bc75bc
4000fe60:	81bc77bc 			; <UNDEFINED> instruction: 0x81bc77bc
4000fe64:	85bc82bc 	ldrhi	r8, [ip, #700]!	; 0x2bc
4000fe68:	91bc89bc 			; <UNDEFINED> instruction: 0x91bc89bc
4000fe6c:	95bc93bc 	ldrls	r9, [ip, #956]!	; 0x3bc
4000fe70:	97bc96bc 			; <UNDEFINED> instruction: 0x97bc96bc
4000fe74:	a5bca1bc 	ldrge	sl, [ip, #444]!	; 0x1bc
4000fe78:	e1bcb7bc 			; <UNDEFINED> instruction: 0xe1bcb7bc
4000fe7c:	e5bce2bc 	ldr	lr, [ip, #700]!	; 0x2bc
4000fe80:	f1bce9bc 			; <UNDEFINED> instruction: 0xf1bce9bc
4000fe84:	f5bcf3bc 			; <UNDEFINED> instruction: 0xf5bcf3bc
4000fe88:	f7bcf6bc 			; <UNDEFINED> instruction: 0xf7bcf6bc
4000fe8c:	57bd41bd 			; <UNDEFINED> instruction: 0x57bd41bd
4000fe90:	76bd61bd 			; <UNDEFINED> instruction: 0x76bd61bd
4000fe94:	a2bda1bd 	adcsge	sl, sp, #1073741871	; 0x4000002f
4000fe98:	a9bda5bd 	ldmibge	sp!, {r0, r2, r3, r4, r5, r7, r8, sl, sp, pc}
4000fe9c:	b3bdb1bd 			; <UNDEFINED> instruction: 0xb3bdb1bd
4000fea0:	b7bdb5bd 			; <UNDEFINED> instruction: 0xb7bdb5bd
4000fea4:	c1bdb9bd 			; <UNDEFINED> instruction: 0xc1bdb9bd
4000fea8:	c9bdc2bd 	ldmibgt	sp!, {r0, r2, r3, r4, r5, r7, r9, lr, pc}
4000feac:	e1bdd6bd 			; <UNDEFINED> instruction: 0xe1bdd6bd
4000feb0:	41bef6bd 			; <UNDEFINED> instruction: 0x41bef6bd
4000feb4:	49be45be 	ldmibmi	lr!, {r1, r2, r3, r4, r5, r7, r8, sl, lr}
4000feb8:	53be51be 			; <UNDEFINED> instruction: 0x53be51be
4000febc:	81be77be 			; <UNDEFINED> instruction: 0x81be77be
4000fec0:	85be82be 	ldrhi	r8, [lr, #702]!	; 0x2be
4000fec4:	91be89be 			; <UNDEFINED> instruction: 0x91be89be
4000fec8:	97be93be 			; <UNDEFINED> instruction: 0x97be93be
4000fecc:	b6bea1be 			; <UNDEFINED> instruction: 0xb6bea1be
4000fed0:	e1beb7be 			; <UNDEFINED> instruction: 0xe1beb7be
4000fed4:	61bf41bf 			; <UNDEFINED> instruction: 0x61bf41bf
4000fed8:	75bf71bf 	ldrvc	r7, [pc, #447]!	; 4001009f <HanTable+0x1a97>
4000fedc:	a1bf77bf 			; <UNDEFINED> instruction: 0xa1bf77bf
4000fee0:	a5bfa2bf 	ldrge	sl, [pc, #703]!	; 400101a7 <HanTable+0x1b9f>
4000fee4:	b1bfa9bf 			; <UNDEFINED> instruction: 0xb1bfa9bf
4000fee8:	b7bfb3bf 			; <UNDEFINED> instruction: 0xb7bfb3bf
4000feec:	bdbfb8bf 	ldclt	8, cr11, [pc, #764]!	; 400101f0 <HanTable+0x1be8>
4000fef0:	62c061c0 	sbcvs	r6, r0, #192, 2	; 0x30
4000fef4:	67c065c0 	strbvs	r6, [r0, r0, asr #11]
4000fef8:	71c069c0 	bicvc	r6, r0, r0, asr #19
4000fefc:	75c073c0 	strbvc	r7, [r0, #960]	; 0x3c0
4000ff00:	77c076c0 	strbvc	r7, [r0, r0, asr #13]
4000ff04:	81c078c0 	bichi	r7, r0, r0, asr #17
4000ff08:	85c082c0 	strbhi	r8, [r0, #704]	; 0x2c0
4000ff0c:	91c089c0 	bicls	r8, r0, r0, asr #19
4000ff10:	95c093c0 	strbls	r9, [r0, #960]	; 0x3c0
4000ff14:	97c096c0 	strbls	r9, [r0, r0, asr #13]
4000ff18:	a5c0a1c0 	strbge	sl, [r0, #448]	; 0x1c0
4000ff1c:	a9c0a7c0 	stmibge	r0, {r6, r7, r8, r9, sl, sp, pc}^
4000ff20:	b7c0b1c0 	strblt	fp, [r0, r0, asr #3]
4000ff24:	e2c0e1c0 	sbc	lr, r0, #192, 2	; 0x30
4000ff28:	e9c0e5c0 	stmib	r0, {r6, r7, r8, sl, sp, lr, pc}^
4000ff2c:	f3c0f1c0 	vmla.f<illegal width 8>	<illegal reg q15.5>, q8, d0[0]
4000ff30:	f6c0f5c0 			; <UNDEFINED> instruction: 0xf6c0f5c0
4000ff34:	41c1f7c0 	bicmi	pc, r1, r0, asr #15
4000ff38:	45c142c1 	strbmi	r4, [r1, #705]	; 0x2c1
4000ff3c:	51c149c1 	bicpl	r4, r1, r1, asr #19
4000ff40:	55c153c1 	strbpl	r5, [r1, #961]	; 0x3c1
4000ff44:	61c157c1 	bicvs	r5, r1, r1, asr #15
4000ff48:	76c165c1 	strbvc	r6, [r1], r1, asr #11
4000ff4c:	85c181c1 	strbhi	r8, [r1, #449]	; 0x1c1
4000ff50:	a1c197c1 	bicge	r9, r1, r1, asr #15
4000ff54:	a5c1a2c1 	strbge	sl, [r1, #705]	; 0x2c1
4000ff58:	b1c1a9c1 	biclt	sl, r1, r1, asr #19
4000ff5c:	b5c1b3c1 	strblt	fp, [r1, #961]	; 0x3c1
4000ff60:	c1c1b7c1 	bicgt	fp, r1, r1, asr #15
4000ff64:	c9c1c5c1 	stmibgt	r1, {r0, r6, r7, r8, sl, lr, pc}^
4000ff68:	41c2d7c1 	bicmi	sp, r2, r1, asr #15
4000ff6c:	49c245c2 	stmibmi	r2, {r1, r6, r7, r8, sl, lr}^
4000ff70:	53c251c2 	bicpl	r5, r2, #-2147483600	; 0x80000030
4000ff74:	57c255c2 	strbpl	r5, [r2, r2, asr #11]
4000ff78:	71c261c2 	bicvc	r6, r2, r2, asr #3
4000ff7c:	82c281c2 	sbchi	r8, r2, #-2147483600	; 0x80000030
4000ff80:	89c285c2 	stmibhi	r2, {r1, r6, r7, r8, sl, pc}^
4000ff84:	93c291c2 	bicls	r9, r2, #-2147483600	; 0x80000030
4000ff88:	97c295c2 	strbls	r9, [r2, r2, asr #11]
4000ff8c:	b6c2a1c2 	strblt	sl, [r2], r2, asr #3
4000ff90:	c5c2c1c2 	strbgt	ip, [r2, #450]	; 0x1c2
4000ff94:	e5c2e1c2 	strb	lr, [r2, #450]	; 0x1c2
4000ff98:	f1c2e9c2 			; <UNDEFINED> instruction: 0xf1c2e9c2
4000ff9c:	f5c2f3c2 			; <UNDEFINED> instruction: 0xf5c2f3c2
4000ffa0:	41c3f7c2 	bicmi	pc, r3, r2, asr #15
4000ffa4:	49c345c3 	stmibmi	r3, {r0, r1, r6, r7, r8, sl, lr}^
4000ffa8:	57c351c3 	strbpl	r5, [r3, r3, asr #3]
4000ffac:	62c361c3 	sbcvs	r6, r3, #-1073741776	; 0xc0000030
4000ffb0:	69c365c3 	stmibvs	r3, {r0, r1, r6, r7, r8, sl, sp, lr}^
4000ffb4:	73c371c3 	bicvc	r7, r3, #-1073741776	; 0xc0000030
4000ffb8:	77c375c3 	strbvc	r7, [r3, r3, asr #11]
4000ffbc:	a2c3a1c3 	sbcge	sl, r3, #-1073741776	; 0xc0000030
4000ffc0:	a8c3a5c3 	stmiage	r3, {r0, r1, r6, r7, r8, sl, sp, pc}^
4000ffc4:	aac3a9c3 	bge	3f0fa6d8 <GPM4DAT+0x2e0fa3f4>
4000ffc8:	b3c3b1c3 	biclt	fp, r3, #-1073741776	; 0xc0000030
4000ffcc:	b7c3b5c3 	strblt	fp, [r3, r3, asr #11]
4000ffd0:	62c461c4 	sbcvs	r6, r4, #196, 2	; 0x31
4000ffd4:	69c465c4 	stmibvs	r4, {r2, r6, r7, r8, sl, sp, lr}^
4000ffd8:	73c471c4 	bicvc	r7, r4, #196, 2	; 0x31
4000ffdc:	77c475c4 	strbvc	r7, [r4, r4, asr #11]
4000ffe0:	82c481c4 	sbchi	r8, r4, #196, 2	; 0x31
4000ffe4:	89c485c4 	stmibhi	r4, {r2, r6, r7, r8, sl, pc}^
4000ffe8:	93c491c4 	bicls	r9, r4, #196, 2	; 0x31
4000ffec:	96c495c4 	strbls	r9, [r4], r4, asr #11
4000fff0:	a1c497c4 	bicge	r9, r4, r4, asr #15
4000fff4:	b7c4a2c4 	strblt	sl, [r4, r4, asr #5]
4000fff8:	e2c4e1c4 	sbc	lr, r4, #196, 2	; 0x31
4000fffc:	e8c4e5c4 	stmia	r4, {r2, r6, r7, r8, sl, sp, lr, pc}^
40010000:	f1c4e9c4 			; <UNDEFINED> instruction: 0xf1c4e9c4
40010004:	f5c4f3c4 			; <UNDEFINED> instruction: 0xf5c4f3c4
40010008:	f7c4f6c4 			; <UNDEFINED> instruction: 0xf7c4f6c4
4001000c:	42c541c5 	sbcmi	r4, r5, #1073741873	; 0x40000031
40010010:	49c545c5 	stmibmi	r5, {r0, r2, r6, r7, r8, sl, lr}^
40010014:	53c551c5 	bicpl	r5, r5, #1073741873	; 0x40000031
40010018:	57c555c5 	strbpl	r5, [r5, r5, asr #11]
4001001c:	65c561c5 	strbvs	r6, [r5, #453]	; 0x1c5
40010020:	71c569c5 	bicvc	r6, r5, r5, asr #19
40010024:	75c573c5 	strbvc	r7, [r5, #965]	; 0x3c5
40010028:	77c576c5 	strbvc	r7, [r5, r5, asr #13]
4001002c:	a1c581c5 	bicge	r8, r5, r5, asr #3
40010030:	a5c5a2c5 	strbge	sl, [r5, #709]	; 0x2c5
40010034:	b1c5a9c5 	biclt	sl, r5, r5, asr #19
40010038:	b5c5b3c5 	strblt	fp, [r5, #965]	; 0x3c5
4001003c:	c1c5b7c5 	bicgt	fp, r5, r5, asr #15
40010040:	c5c5c2c5 	strbgt	ip, [r5, #709]	; 0x2c5
40010044:	d1c5c9c5 	bicle	ip, r5, r5, asr #19
40010048:	e1c5d7c5 	bic	sp, r5, r5, asr #15
4001004c:	41c6f7c5 	bicmi	pc, r6, r5, asr #15
40010050:	61c649c6 	bicvs	r4, r6, r6, asr #19
40010054:	82c681c6 	sbchi	r8, r6, #-2147483599	; 0x80000031
40010058:	89c685c6 	stmibhi	r6, {r1, r2, r6, r7, r8, sl, pc}^
4001005c:	93c691c6 	bicls	r9, r6, #-2147483599	; 0x80000031
40010060:	97c695c6 	strbls	r9, [r6, r6, asr #11]
40010064:	a5c6a1c6 	strbge	sl, [r6, #454]	; 0x1c6
40010068:	b7c6a9c6 	strblt	sl, [r6, r6, asr #19]
4001006c:	d7c6c1c6 	strble	ip, [r6, r6, asr #3]
40010070:	e2c6e1c6 	sbc	lr, r6, #-2147483599	; 0x80000031
40010074:	e9c6e5c6 	stmib	r6, {r1, r2, r6, r7, r8, sl, sp, lr, pc}^
40010078:	f3c6f1c6 	vmla.f<illegal width 8>	<illegal reg q15.5>, q11, d2[1]
4001007c:	f7c6f5c6 			; <UNDEFINED> instruction: 0xf7c6f5c6
40010080:	45c741c7 	strbmi	r4, [r7, #455]	; 0x1c7
40010084:	51c749c7 	bicpl	r4, r7, r7, asr #19
40010088:	62c761c7 	sbcvs	r6, r7, #-1073741775	; 0xc0000031
4001008c:	69c765c7 	stmibvs	r7, {r0, r1, r2, r6, r7, r8, sl, sp, lr}^
40010090:	73c771c7 	bicvc	r7, r7, #-1073741775	; 0xc0000031
40010094:	a1c777c7 	bicge	r7, r7, r7, asr #15
40010098:	a5c7a2c7 	strbge	sl, [r7, #711]	; 0x2c7
4001009c:	b1c7a9c7 	biclt	sl, r7, r7, asr #19
400100a0:	b5c7b3c7 	strblt	fp, [r7, #967]	; 0x3c7
400100a4:	61c8b7c7 	bicvs	fp, r8, r7, asr #15
400100a8:	65c862c8 	strbvs	r6, [r8, #712]	; 0x2c8
400100ac:	6ac869c8 	bvs	3f22a7d4 <GPM4DAT+0x2e22a4f0>
400100b0:	73c871c8 	bicvc	r7, r8, #200, 2	; 0x32
400100b4:	76c875c8 	strbvc	r7, [r8], r8, asr #11
400100b8:	81c877c8 	bichi	r7, r8, r8, asr #15
400100bc:	85c882c8 	strbhi	r8, [r8, #712]	; 0x2c8
400100c0:	91c889c8 	bicls	r8, r8, r8, asr #19
400100c4:	95c893c8 	strbls	r9, [r8, #968]	; 0x3c8
400100c8:	97c896c8 	strbls	r9, [r8, r8, asr #13]
400100cc:	b7c8a1c8 	strblt	sl, [r8, r8, asr #3]
400100d0:	e2c8e1c8 	sbc	lr, r8, #200, 2	; 0x32
400100d4:	e9c8e5c8 	stmib	r8, {r3, r6, r7, r8, sl, sp, lr, pc}^
400100d8:	f1c8ebc8 			; <UNDEFINED> instruction: 0xf1c8ebc8
400100dc:	f5c8f3c8 			; <UNDEFINED> instruction: 0xf5c8f3c8
400100e0:	f7c8f6c8 			; <UNDEFINED> instruction: 0xf7c8f6c8
400100e4:	42c941c9 	sbcmi	r4, r9, #1073741874	; 0x40000032
400100e8:	49c945c9 	stmibmi	r9, {r0, r3, r6, r7, r8, sl, lr}^
400100ec:	53c951c9 	bicpl	r5, r9, #1073741874	; 0x40000032
400100f0:	57c955c9 	strbpl	r5, [r9, r9, asr #11]
400100f4:	65c961c9 	strbvs	r6, [r9, #457]	; 0x1c9
400100f8:	81c976c9 	bichi	r7, r9, r9, asr #13
400100fc:	a1c985c9 	bicge	r8, r9, r9, asr #11
40010100:	a5c9a2c9 	strbge	sl, [r9, #713]	; 0x2c9
40010104:	b1c9a9c9 	biclt	sl, r9, r9, asr #19
40010108:	b5c9b3c9 	strblt	fp, [r9, #969]	; 0x3c9
4001010c:	bcc9b7c9 	stcllt	7, cr11, [r9], {201}	; 0xc9
40010110:	c5c9c1c9 	strbgt	ip, [r9, #457]	; 0x1c9
40010114:	41cae1c9 	bicmi	lr, sl, r9, asr #3
40010118:	55ca45ca 	strbpl	r4, [sl, #1482]	; 0x5ca
4001011c:	61ca57ca 	bicvs	r5, sl, sl, asr #15
40010120:	82ca81ca 	sbchi	r8, sl, #-2147483598	; 0x80000032
40010124:	89ca85ca 	stmibhi	sl, {r1, r3, r6, r7, r8, sl, pc}^
40010128:	93ca91ca 	bicls	r9, sl, #-2147483598	; 0x80000032
4001012c:	97ca95ca 	strbls	r9, [sl, sl, asr #11]
40010130:	b6caa1ca 	strblt	sl, [sl], sl, asr #3
40010134:	e1cac1ca 	bic	ip, sl, sl, asr #3
40010138:	e5cae2ca 	strb	lr, [sl, #714]	; 0x2ca
4001013c:	f1cae9ca 			; <UNDEFINED> instruction: 0xf1cae9ca
40010140:	f7caf3ca 			; <UNDEFINED> instruction: 0xf7caf3ca
40010144:	45cb41cb 	strbmi	r4, [fp, #459]	; 0x1cb
40010148:	51cb49cb 	bicpl	r4, fp, fp, asr #19
4001014c:	61cb57cb 	bicvs	r5, fp, fp, asr #15
40010150:	65cb62cb 	strbvs	r6, [fp, #715]	; 0x2cb
40010154:	69cb68cb 	stmibvs	fp, {r0, r1, r3, r6, r7, fp, sp, lr}^
40010158:	71cb6bcb 	bicvc	r6, fp, fp, asr #23
4001015c:	75cb73cb 	strbvc	r7, [fp, #971]	; 0x3cb
40010160:	85cb81cb 	strbhi	r8, [fp, #459]	; 0x1cb
40010164:	91cb89cb 	bicls	r8, fp, fp, asr #19
40010168:	a1cb93cb 	bicge	r9, fp, fp, asr #7
4001016c:	a5cba2cb 	strbge	sl, [fp, #715]	; 0x2cb
40010170:	b1cba9cb 	biclt	sl, fp, fp, asr #19
40010174:	b5cbb3cb 	strblt	fp, [fp, #971]	; 0x3cb
40010178:	61ccb7cb 	bicvs	fp, ip, fp, asr #15
4001017c:	63cc62cc 	bicvs	r6, ip, #204, 4	; 0xc000000c
40010180:	69cc65cc 	stmibvs	ip, {r2, r3, r6, r7, r8, sl, sp, lr}^
40010184:	71cc6bcc 	bicvc	r6, ip, ip, asr #23
40010188:	75cc73cc 	strbvc	r7, [ip, #972]	; 0x3cc
4001018c:	77cc76cc 	strbvc	r7, [ip, ip, asr #13]
40010190:	81cc7bcc 	bichi	r7, ip, ip, asr #23
40010194:	85cc82cc 	strbhi	r8, [ip, #716]	; 0x2cc
40010198:	91cc89cc 	bicls	r8, ip, ip, asr #19
4001019c:	95cc93cc 	strbls	r9, [ip, #972]	; 0x3cc
400101a0:	97cc96cc 	strbls	r9, [ip, ip, asr #13]
400101a4:	a2cca1cc 	sbcge	sl, ip, #204, 2	; 0x33
400101a8:	e2cce1cc 	sbc	lr, ip, #204, 2	; 0x33
400101ac:	e9cce5cc 	stmib	ip, {r2, r3, r6, r7, r8, sl, sp, lr, pc}^
400101b0:	f3ccf1cc 	vmla.f<illegal width 8>	<illegal reg q15.5>, q14, d0[3]
400101b4:	f6ccf5cc 			; <UNDEFINED> instruction: 0xf6ccf5cc
400101b8:	41cdf7cc 	bicmi	pc, sp, ip, asr #15
400101bc:	45cd42cd 	strbmi	r4, [sp, #717]	; 0x2cd
400101c0:	51cd49cd 	bicpl	r4, sp, sp, asr #19
400101c4:	55cd53cd 	strbpl	r5, [sp, #973]	; 0x3cd
400101c8:	61cd57cd 	bicvs	r5, sp, sp, asr #15
400101cc:	69cd65cd 	stmibvs	sp, {r0, r2, r3, r6, r7, r8, sl, sp, lr}^
400101d0:	73cd71cd 	bicvc	r7, sp, #1073741875	; 0x40000033
400101d4:	77cd76cd 	strbvc	r7, [sp, sp, asr #13]
400101d8:	89cd81cd 	stmibhi	sp, {r0, r2, r3, r6, r7, r8, pc}^
400101dc:	95cd93cd 	strbls	r9, [sp, #973]	; 0x3cd
400101e0:	a2cda1cd 	sbcge	sl, sp, #1073741875	; 0x40000033
400101e4:	a9cda5cd 	stmibge	sp, {r0, r2, r3, r6, r7, r8, sl, sp, pc}^
400101e8:	b3cdb1cd 	biclt	fp, sp, #1073741875	; 0x40000033
400101ec:	b7cdb5cd 	strblt	fp, [sp, sp, asr #11]
400101f0:	d7cdc1cd 	strble	ip, [sp, sp, asr #3]
400101f4:	45ce41ce 	strbmi	r4, [lr, #462]	; 0x1ce
400101f8:	65ce61ce 	strbvs	r6, [lr, #462]	; 0x1ce
400101fc:	73ce69ce 	bicvc	r6, lr, #3375104	; 0x338000
40010200:	81ce75ce 	bichi	r7, lr, lr, asr #11
40010204:	85ce82ce 	strbhi	r8, [lr, #718]	; 0x2ce
40010208:	89ce88ce 	stmibhi	lr, {r1, r2, r3, r6, r7, fp, pc}^
4001020c:	91ce8bce 	bicls	r8, lr, lr, asr #23
40010210:	95ce93ce 	strbls	r9, [lr, #974]	; 0x3ce
40010214:	a1ce97ce 	bicge	r9, lr, lr, asr #15
40010218:	e1ceb7ce 	bic	fp, lr, lr, asr #15
4001021c:	e9cee5ce 	stmib	lr, {r1, r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40010220:	f5cef1ce 			; <UNDEFINED> instruction: 0xf5cef1ce
40010224:	45cf41cf 	strbmi	r4, [pc, #463]	; 400103fb <HanTable+0x1df3>
40010228:	51cf49cf 	bicpl	r4, pc, pc, asr #19
4001022c:	57cf55cf 	strbpl	r5, [pc, pc, asr #11]
40010230:	65cf61cf 	strbvs	r6, [pc, #463]	; 40010407 <HanTable+0x1dff>
40010234:	71cf69cf 	bicvc	r6, pc, pc, asr #19
40010238:	75cf73cf 	strbvc	r7, [pc, #975]	; 4001060f <HanTable+0x2007>
4001023c:	a2cfa1cf 	sbcge	sl, pc, #-1073741773	; 0xc0000033
40010240:	a9cfa5cf 	stmibge	pc, {r0, r1, r2, r3, r6, r7, r8, sl, sp, pc}^	; <UNPREDICTABLE>
40010244:	b3cfb1cf 	biclt	fp, pc, #-1073741773	; 0xc0000033
40010248:	b7cfb5cf 	strblt	fp, [pc, pc, asr #11]
4001024c:	62d061d0 	sbcsvs	r6, r0, #208, 2	; 0x34
40010250:	69d065d0 	ldmibvs	r0, {r4, r6, r7, r8, sl, sp, lr}^
40010254:	71d06ed0 	ldrsbvc	r6, [r0, #224]	; 0xe0
40010258:	75d073d0 	ldrbvc	r7, [r0, #976]	; 0x3d0
4001025c:	81d077d0 	ldrsbhi	r7, [r0, #112]	; 0x70
40010260:	85d082d0 	ldrbhi	r8, [r0, #720]	; 0x2d0
40010264:	91d089d0 	ldrsbls	r8, [r0, #144]	; 0x90
40010268:	95d093d0 	ldrbls	r9, [r0, #976]	; 0x3d0
4001026c:	97d096d0 			; <UNDEFINED> instruction: 0x97d096d0
40010270:	b7d0a1d0 			; <UNDEFINED> instruction: 0xb7d0a1d0
40010274:	e2d0e1d0 	sbcs	lr, r0, #208, 2	; 0x34
40010278:	e9d0e5d0 	ldmib	r0, {r4, r6, r7, r8, sl, sp, lr, pc}^
4001027c:	f1d0ebd0 			; <UNDEFINED> instruction: 0xf1d0ebd0
40010280:	f5d0f3d0 	pld	[r0, #976]	; 0x3d0
40010284:	41d1f7d0 	ldrsbmi	pc, [r1, #112]	; 0x70	; <UNPREDICTABLE>
40010288:	45d142d1 	ldrbmi	r4, [r1, #721]	; 0x2d1
4001028c:	51d149d1 	ldrsbpl	r4, [r1, #145]	; 0x91
40010290:	55d153d1 	ldrbpl	r5, [r1, #977]	; 0x3d1
40010294:	61d157d1 	ldrsbvs	r5, [r1, #113]	; 0x71
40010298:	65d162d1 	ldrbvs	r6, [r1, #721]	; 0x2d1
4001029c:	71d169d1 	ldrsbvc	r6, [r1, #145]	; 0x91
400102a0:	75d173d1 	ldrbvc	r7, [r1, #977]	; 0x3d1
400102a4:	77d176d1 			; <UNDEFINED> instruction: 0x77d176d1
400102a8:	85d181d1 	ldrbhi	r8, [r1, #465]	; 0x1d1
400102ac:	93d189d1 	bicsls	r8, r1, #3424256	; 0x344000
400102b0:	a2d1a1d1 	sbcsge	sl, r1, #1073741876	; 0x40000034
400102b4:	a9d1a5d1 	ldmibge	r1, {r0, r4, r6, r7, r8, sl, sp, pc}^
400102b8:	b1d1aed1 	ldrsblt	sl, [r1, #225]	; 0xe1
400102bc:	b5d1b3d1 	ldrblt	fp, [r1, #977]	; 0x3d1
400102c0:	bbd1b7d1 	bllt	3f47e20c <GPM4DAT+0x2e47df28>
400102c4:	c2d1c1d1 	sbcsgt	ip, r1, #1073741876	; 0x40000034
400102c8:	c9d1c5d1 	ldmibgt	r1, {r0, r4, r6, r7, r8, sl, lr, pc}^
400102cc:	d7d1d5d1 			; <UNDEFINED> instruction: 0xd7d1d5d1
400102d0:	e2d1e1d1 	sbcs	lr, r1, #1073741876	; 0x40000034
400102d4:	f5d1e5d1 			; <UNDEFINED> instruction: 0xf5d1e5d1
400102d8:	41d2f7d1 	ldrsbmi	pc, [r2, #113]	; 0x71	; <UNPREDICTABLE>
400102dc:	45d242d2 	ldrbmi	r4, [r2, #722]	; 0x2d2
400102e0:	53d249d2 	bicspl	r4, r2, #3440640	; 0x348000
400102e4:	57d255d2 			; <UNDEFINED> instruction: 0x57d255d2
400102e8:	65d261d2 	ldrbvs	r6, [r2, #466]	; 0x1d2
400102ec:	73d269d2 	bicsvc	r6, r2, #3440640	; 0x348000
400102f0:	81d275d2 	ldrsbhi	r7, [r2, #82]	; 0x52
400102f4:	85d282d2 	ldrbhi	r8, [r2, #722]	; 0x2d2
400102f8:	8ed289d2 	mrchi	9, 6, r8, cr2, cr2, {6}
400102fc:	95d291d2 	ldrbls	r9, [r2, #466]	; 0x1d2
40010300:	a1d297d2 	ldrsbge	r9, [r2, #114]	; 0x72
40010304:	a9d2a5d2 	ldmibge	r2, {r1, r4, r6, r7, r8, sl, sp, pc}^
40010308:	b7d2b1d2 			; <UNDEFINED> instruction: 0xb7d2b1d2
4001030c:	c2d2c1d2 	sbcsgt	ip, r2, #-2147483596	; 0x80000034
40010310:	c9d2c5d2 	ldmibgt	r2, {r1, r4, r6, r7, r8, sl, lr, pc}^
40010314:	e1d2d7d2 	ldrsb	sp, [r2, #114]	; 0x72
40010318:	e5d2e2d2 	ldrb	lr, [r2, #722]	; 0x2d2
4001031c:	f1d2e9d2 			; <UNDEFINED> instruction: 0xf1d2e9d2
40010320:	f5d2f3d2 	pld	[r2, #978]	; 0x3d2
40010324:	41d3f7d2 	ldrsbmi	pc, [r3, #114]	; 0x72	; <UNPREDICTABLE>
40010328:	45d342d3 	ldrbmi	r4, [r3, #723]	; 0x2d3
4001032c:	51d349d3 	ldrsbpl	r4, [r3, #147]	; 0x93
40010330:	57d355d3 			; <UNDEFINED> instruction: 0x57d355d3
40010334:	62d361d3 	sbcsvs	r6, r3, #-1073741772	; 0xc0000034
40010338:	67d365d3 			; <UNDEFINED> instruction: 0x67d365d3
4001033c:	69d368d3 	ldmibvs	r3, {r0, r1, r4, r6, r7, fp, sp, lr}^
40010340:	71d36ad3 	ldrsbvc	r6, [r3, #163]	; 0xa3
40010344:	75d373d3 	ldrbvc	r7, [r3, #979]	; 0x3d3
40010348:	7bd377d3 	blvc	3f4ee29c <GPM4DAT+0x2e4edfb8>
4001034c:	85d381d3 	ldrbhi	r8, [r3, #467]	; 0x1d3
40010350:	91d389d3 	ldrsbls	r8, [r3, #147]	; 0x93
40010354:	97d393d3 			; <UNDEFINED> instruction: 0x97d393d3
40010358:	a2d3a1d3 	sbcsge	sl, r3, #-1073741772	; 0xc0000034
4001035c:	a9d3a5d3 	ldmibge	r3, {r0, r1, r4, r6, r7, r8, sl, sp, pc}^
40010360:	b3d3b1d3 	bicslt	fp, r3, #-1073741772	; 0xc0000034
40010364:	b7d3b5d3 			; <UNDEFINED> instruction: 0xb7d3b5d3
40010368:	39f0398a 	ldmibcc	r0!, {r1, r3, r7, r8, fp, ip, sp}^
4001036c:	3aac3a5a 	bcc	3eb1ecdc <GPM4DAT+0x2db1e9f8>
40010370:	3b243ae0 	blcc	4091eef8 <__ZI_LIMIT__+0x907450>
40010374:	3ba63b64 	blcc	3e99f10c <GPM4DAT+0x2d99ee28>
40010378:	3c2a3bd0 	stccc	11, cr3, [sl], #-832	; 0xfffffcc0
4001037c:	3cac3c70 	stccc	12, cr3, [ip], #448	; 0x1c0
40010380:	3d3e3cea 	ldccc	12, cr3, [lr, #-936]!	; 0xfffffc58
40010384:	3db43d82 	ldccc	13, cr3, [r4, #520]!	; 0x208
40010388:	3e283dea 	cdpcc	13, 2, cr3, cr8, cr10, {7}
4001038c:	3e6e3e4e 	cdpcc	14, 6, cr3, cr14, cr14, {2}
40010390:	3ede3e96 	mrccc	14, 6, r3, cr14, cr6, {4}
40010394:	3f5e3f20 	svccc	0x005e3f20
40010398:	3fe43f94 	svccc	0x00e43f94
4001039c:	40684024 	rsbmi	r4, r8, r4, lsr #32
400103a0:	40e64096 	smlalmi	r4, r6, r6, r0
400103a4:	4168412c 	cmnmi	r8, ip, lsr #2
400103a8:	41d84198 			; <UNDEFINED> instruction: 0x41d84198
400103ac:	420c41f8 	andmi	r4, ip, #248, 2	; 0x3e
400103b0:	4290422a 	addsmi	r4, r0, #-1610612734	; 0xa0000002
400103b4:	433c42e8 	teqmi	ip, #232, 4	; 0x8000000e
400103b8:	43a84370 			; <UNDEFINED> instruction: 0x43a84370
400103bc:	43f243ce 	mvnsmi	r4, #939524099	; 0x38000003
400103c0:	448e441c 	strmi	r4, [lr], #1052	; 0x41c
400103c4:	45664504 	strbmi	r4, [r6, #-1284]!	; 0xfffffafc
400103c8:	461045bc 			; <UNDEFINED> instruction: 0x461045bc
400103cc:	4698465a 			; <UNDEFINED> instruction: 0x4698465a
400103d0:	470a46ca 	strmi	r4, [sl, -sl, asr #13]
400103d4:	47524730 	smmlarmi	r2, r0, r7, r4
400103d8:	47b4476e 	ldrmi	r4, [r4, lr, ror #14]!
400103dc:	482047e8 	stmdami	r0!, {r3, r5, r6, r7, r8, r9, sl, lr}
400103e0:	488a484e 	stmmi	sl, {r1, r2, r3, r6, fp, lr}
400103e4:	48fe48cc 	ldmmi	lr!, {r2, r3, r6, r7, fp, lr}^
400103e8:	49624924 	stmdbmi	r2!, {r2, r5, r8, fp, lr}^
400103ec:	49c24994 	stmibmi	r2, {r2, r4, r7, r8, fp, lr}^
400103f0:	4a3849f8 	bmi	40e22bd8 <__ZI_LIMIT__+0xe0b130>
400103f4:	4aa24a72 	bmi	3e8a2dc4 <GPM4DAT+0x2d8a2ae0>
400103f8:	4b044aca 	blmi	40122f28 <__ZI_LIMIT__+0x10b480>
400103fc:	4ba44b58 	blmi	3e923164 <GPM4DAT+0x2d922e80>
40010400:	4cea4be6 	vstmiami	sl!, {d20-<overflow reg d70>}
40010404:	4cf94cef 	ldclmi	12, cr4, [r9], #956	; 0x3bc
40010408:	4d0a4d02 	stcmi	13, cr4, [sl, #-8]
4001040c:	4d1d4d14 	ldcmi	13, cr4, [sp, #-80]	; 0xffffffb0
40010410:	4d334d28 	ldcmi	13, cr4, [r3, #-160]!	; 0xffffff60
40010414:	4d544d4b 	ldclmi	13, cr4, [r4, #-300]	; 0xfffffed4
40010418:	4d6c4d5e 	stclmi	13, cr4, [ip, #-376]!	; 0xfffffe88
4001041c:	4d874d78 	stcmi	13, cr4, [r7, #480]	; 0x1e0
40010420:	4d9e4d93 	ldcmi	13, cr4, [lr, #588]	; 0x24c
40010424:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
40010428:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
4001042c:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
40010430:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
40010434:	3ae039e0 	bcc	3f81ebbc <GPM4DAT+0x2e81e8d8>
40010438:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
4001043c:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
40010440:	40e03fe0 	rscmi	r3, r0, r0, ror #31
40010444:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
40010448:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
4001044c:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
40010450:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
40010454:	4ae049e0 	bmi	3f822bdc <GPM4DAT+0x2e8228f8>
40010458:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
4001045c:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
40010460:	50e04fe0 	rscpl	r4, r0, r0, ror #31
40010464:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
40010468:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
4001046c:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
40010470:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
40010474:	5ae059e0 	bpl	3f826bfc <GPM4DAT+0x2e826918>
40010478:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
4001047c:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
40010480:	60e05fe0 	rscvs	r5, r0, r0, ror #31
40010484:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
40010488:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
4001048c:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
40010490:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
40010494:	6ae069e0 	bvs	3f82ac1c <GPM4DAT+0x2e82a938>
40010498:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
4001049c:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
400104a0:	70e06fe0 	rscvc	r6, r0, r0, ror #31
400104a4:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
400104a8:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
400104ac:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
400104b0:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400104b4:	7ae079e0 	bvc	3f82ec3c <GPM4DAT+0x2e82e958>
400104b8:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
400104bc:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
400104c0:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
400104c4:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
400104c8:	96e095e0 	strbtls	r9, [r0], r0, ror #11
400104cc:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
400104d0:	9ae099e0 	bls	3f836c58 <GPM4DAT+0x2e836974>
400104d4:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
400104d8:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
400104dc:	a0e09fe0 	rscge	r9, r0, r0, ror #31
400104e0:	a2e0a1e0 	rscge	sl, r0, #224, 2	; 0x38
400104e4:	a4e0a3e0 	strbtge	sl, [r0], #992	; 0x3e0
400104e8:	a6e0a5e0 	strbtge	sl, [r0], r0, ror #11
400104ec:	a8e0a7e0 	stmiage	r0!, {r5, r6, r7, r8, r9, sl, sp, pc}^
400104f0:	aae0a9e0 	bge	3f83ac78 <GPM4DAT+0x2e83a994>
400104f4:	ace0abe0 	vstmiage	r0!, {d26-<overflow reg d73>}
400104f8:	aee0ade0 	cdpge	13, 14, cr10, cr0, cr0, {7}
400104fc:	b0e0afe0 	rsclt	sl, r0, r0, ror #31
40010500:	b2e0b1e0 	rsclt	fp, r0, #224, 2	; 0x38
40010504:	b4e0b3e0 	strbtlt	fp, [r0], #992	; 0x3e0
40010508:	b6e0b5e0 	strbtlt	fp, [r0], r0, ror #11
4001050c:	b8e0b7e0 	stmialt	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010510:	bae0b9e0 	blt	3f83ec98 <GPM4DAT+0x2e83e9b4>
40010514:	bce0bbe0 	vstmialt	r0!, {d27-<overflow reg d74>}
40010518:	bee0bde0 	cdplt	13, 14, cr11, cr0, cr0, {7}
4001051c:	c0e0bfe0 	rscgt	fp, r0, r0, ror #31
40010520:	c2e0c1e0 	rscgt	ip, r0, #224, 2	; 0x38
40010524:	c4e0c3e0 	strbtgt	ip, [r0], #992	; 0x3e0
40010528:	c6e0c5e0 	strbtgt	ip, [r0], r0, ror #11
4001052c:	c8e0c7e0 	stmiagt	r0!, {r5, r6, r7, r8, r9, sl, lr, pc}^
40010530:	cae0c9e0 	bgt	3f842cb8 <GPM4DAT+0x2e8429d4>
40010534:	cce0cbe0 	vstmiagt	r0!, {d28-<overflow reg d75>}
40010538:	cee0cde0 	cdpgt	13, 14, cr12, cr0, cr0, {7}
4001053c:	d0e0cfe0 	rscle	ip, r0, r0, ror #31
40010540:	d2e0d1e0 	rscle	sp, r0, #224, 2	; 0x38
40010544:	d4e0d3e0 	strbtle	sp, [r0], #992	; 0x3e0
40010548:	d6e0d5e0 	strbtle	sp, [r0], r0, ror #11
4001054c:	d8e0d7e0 	stmiale	r0!, {r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010550:	dae0d9e0 	ble	3f846cd8 <GPM4DAT+0x2e8469f4>
40010554:	dce0dbe0 	vstmiale	r0!, {d29-<overflow reg d76>}
40010558:	dee0dde0 	cdple	13, 14, cr13, cr0, cr0, {7}
4001055c:	e0e0dfe0 	rsc	sp, r0, r0, ror #31
40010560:	e2e0e1e0 	rsc	lr, r0, #224, 2	; 0x38
40010564:	e4e0e3e0 	strbt	lr, [r0], #992	; 0x3e0
40010568:	e6e0e5e0 	strbt	lr, [r0], r0, ror #11
4001056c:	e8e0e7e0 	stmia	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010570:	eae0e9e0 	b	3f84acf8 <GPM4DAT+0x2e84aa14>
40010574:	ece0ebe0 	vstmia	r0!, {d30-<overflow reg d77>}
40010578:	eee0ede0 	cdp	13, 14, cr14, cr0, cr0, {7}
4001057c:	f0e0efe0 			; <UNDEFINED> instruction: 0xf0e0efe0
40010580:	f2e0f1e0 	vmla.f32	d31, d16, d0[1]
40010584:	f4e0f3e0 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r0], r0
40010588:	f6e0f5e0 			; <UNDEFINED> instruction: 0xf6e0f5e0
4001058c:	f8e0f7e0 			; <UNDEFINED> instruction: 0xf8e0f7e0
40010590:	fae0f9e0 	blx	3f84ed18 <GPM4DAT+0x2e84ea34>
40010594:	fce0fbe0 	stc2l	11, cr15, [r0], #896	; 0x380
40010598:	fee0fde0 	cdp2	13, 14, cr15, cr0, cr0, {7}
4001059c:	32e131e1 	rsccc	r3, r1, #1073741880	; 0x40000038
400105a0:	34e133e1 	strbtcc	r3, [r1], #993	; 0x3e1
400105a4:	36e135e1 	strbtcc	r3, [r1], r1, ror #11
400105a8:	38e137e1 	stmiacc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp}^
400105ac:	3ae139e1 	bcc	3f85ed38 <GPM4DAT+0x2e85ea54>
400105b0:	3ce13be1 	fstmiaxcc	r1!, {d19-d130}	;@ Deprecated
400105b4:	3ee13de1 	cdpcc	13, 14, cr3, cr1, cr1, {7}
400105b8:	40e13fe1 	rscmi	r3, r1, r1, ror #31
400105bc:	42e141e1 	rscmi	r4, r1, #1073741880	; 0x40000038
400105c0:	44e143e1 	strbtmi	r4, [r1], #993	; 0x3e1
400105c4:	46e145e1 	strbtmi	r4, [r1], r1, ror #11
400105c8:	48e147e1 	stmiami	r1!, {r0, r5, r6, r7, r8, r9, sl, lr}^
400105cc:	4ae149e1 	bmi	3f862d58 <GPM4DAT+0x2e862a74>
400105d0:	4ce14be1 	fstmiaxmi	r1!, {d20-d131}	;@ Deprecated
400105d4:	4ee14de1 	cdpmi	13, 14, cr4, cr1, cr1, {7}
400105d8:	50e14fe1 	rscpl	r4, r1, r1, ror #31
400105dc:	52e151e1 	rscpl	r5, r1, #1073741880	; 0x40000038
400105e0:	54e153e1 	strbtpl	r5, [r1], #993	; 0x3e1
400105e4:	56e155e1 	strbtpl	r5, [r1], r1, ror #11
400105e8:	58e157e1 	stmiapl	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr}^
400105ec:	5ae159e1 	bpl	3f866d78 <GPM4DAT+0x2e866a94>
400105f0:	5ce15be1 	fstmiaxpl	r1!, {d21-d132}	;@ Deprecated
400105f4:	5ee15de1 	cdppl	13, 14, cr5, cr1, cr1, {7}
400105f8:	60e15fe1 	rscvs	r5, r1, r1, ror #31
400105fc:	62e161e1 	rscvs	r6, r1, #1073741880	; 0x40000038
40010600:	64e163e1 	strbtvs	r6, [r1], #993	; 0x3e1
40010604:	66e165e1 	strbtvs	r6, [r1], r1, ror #11
40010608:	68e167e1 	stmiavs	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr}^
4001060c:	6ae169e1 	bvs	3f86ad98 <GPM4DAT+0x2e86aab4>
40010610:	6ce16be1 	fstmiaxvs	r1!, {d22-d133}	;@ Deprecated
40010614:	6ee16de1 	cdpvs	13, 14, cr6, cr1, cr1, {7}
40010618:	70e16fe1 	rscvc	r6, r1, r1, ror #31
4001061c:	72e171e1 	rscvc	r7, r1, #1073741880	; 0x40000038
40010620:	74e173e1 	strbtvc	r7, [r1], #993	; 0x3e1
40010624:	76e175e1 	strbtvc	r7, [r1], r1, ror #11
40010628:	78e177e1 	stmiavc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001062c:	7ae179e1 	bvc	3f86edb8 <GPM4DAT+0x2e86ead4>
40010630:	7ce17be1 	fstmiaxvc	r1!, {d23-d134}	;@ Deprecated
40010634:	7ee17de1 	cdpvc	13, 14, cr7, cr1, cr1, {7}
40010638:	92e191e1 	rscls	r9, r1, #1073741880	; 0x40000038
4001063c:	94e193e1 	strbtls	r9, [r1], #993	; 0x3e1
40010640:	96e195e1 	strbtls	r9, [r1], r1, ror #11
40010644:	98e197e1 	stmials	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, pc}^
40010648:	9ae199e1 	bls	3f876dd4 <GPM4DAT+0x2e876af0>
4001064c:	9ce19be1 	fstmiaxls	r1!, {d25-d136}	;@ Deprecated
40010650:	9ee19de1 	cdpls	13, 14, cr9, cr1, cr1, {7}
40010654:	a0e19fe1 	rscge	r9, r1, r1, ror #31
40010658:	a2e1a1e1 	rscge	sl, r1, #1073741880	; 0x40000038
4001065c:	a4e1a3e1 	strbtge	sl, [r1], #993	; 0x3e1
40010660:	a6e1a5e1 	strbtge	sl, [r1], r1, ror #11
40010664:	a8e1a7e1 	stmiage	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, pc}^
40010668:	aae1a9e1 	bge	3f87adf4 <GPM4DAT+0x2e87ab10>
4001066c:	ace1abe1 	fstmiaxge	r1!, {d26-d137}	;@ Deprecated
40010670:	aee1ade1 	cdpge	13, 14, cr10, cr1, cr1, {7}
40010674:	b0e1afe1 	rsclt	sl, r1, r1, ror #31
40010678:	b2e1b1e1 	rsclt	fp, r1, #1073741880	; 0x40000038
4001067c:	b4e1b3e1 	strbtlt	fp, [r1], #993	; 0x3e1
40010680:	b6e1b5e1 	strbtlt	fp, [r1], r1, ror #11
40010684:	b8e1b7e1 	stmialt	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010688:	bae1b9e1 	blt	3f87ee14 <GPM4DAT+0x2e87eb30>
4001068c:	bce1bbe1 	fstmiaxlt	r1!, {d27-d138}	;@ Deprecated
40010690:	bee1bde1 	cdplt	13, 14, cr11, cr1, cr1, {7}
40010694:	c0e1bfe1 	rscgt	fp, r1, r1, ror #31
40010698:	c2e1c1e1 	rscgt	ip, r1, #1073741880	; 0x40000038
4001069c:	c4e1c3e1 	strbtgt	ip, [r1], #993	; 0x3e1
400106a0:	c6e1c5e1 	strbtgt	ip, [r1], r1, ror #11
400106a4:	c8e1c7e1 	stmiagt	r1!, {r0, r5, r6, r7, r8, r9, sl, lr, pc}^
400106a8:	cae1c9e1 	bgt	3f882e34 <GPM4DAT+0x2e882b50>
400106ac:	cce1cbe1 	fstmiaxgt	r1!, {d28-d139}	;@ Deprecated
400106b0:	cee1cde1 	cdpgt	13, 14, cr12, cr1, cr1, {7}
400106b4:	d0e1cfe1 	rscle	ip, r1, r1, ror #31
400106b8:	d2e1d1e1 	rscle	sp, r1, #1073741880	; 0x40000038
400106bc:	d4e1d3e1 	strbtle	sp, [r1], #993	; 0x3e1
400106c0:	d6e1d5e1 	strbtle	sp, [r1], r1, ror #11
400106c4:	d8e1d7e1 	stmiale	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400106c8:	dae1d9e1 	ble	3f886e54 <GPM4DAT+0x2e886b70>
400106cc:	dce1dbe1 	fstmiaxle	r1!, {d29-d140}	;@ Deprecated
400106d0:	dee1dde1 	cdple	13, 14, cr13, cr1, cr1, {7}
400106d4:	e0e1dfe1 	rsc	sp, r1, r1, ror #31
400106d8:	e2e1e1e1 	rsc	lr, r1, #1073741880	; 0x40000038
400106dc:	e4e1e3e1 	strbt	lr, [r1], #993	; 0x3e1
400106e0:	e6e1e5e1 	strbt	lr, [r1], r1, ror #11
400106e4:	e8e1e7e1 	stmia	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400106e8:	eae1e9e1 	b	3f88ae74 <GPM4DAT+0x2e88ab90>
400106ec:	ece1ebe1 	fstmiax	r1!, {d30-d141}	;@ Deprecated
400106f0:	eee1ede1 	cdp	13, 14, cr14, cr1, cr1, {7}
400106f4:	f0e1efe1 			; <UNDEFINED> instruction: 0xf0e1efe1
400106f8:	f2e1f1e1 	vmla.f32	d31, d17, d1[1]
400106fc:	f4e1f3e1 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r1], r1
40010700:	f6e1f5e1 			; <UNDEFINED> instruction: 0xf6e1f5e1
40010704:	f8e1f7e1 			; <UNDEFINED> instruction: 0xf8e1f7e1
40010708:	fae1f9e1 	blx	3f88ee94 <GPM4DAT+0x2e88ebb0>
4001070c:	fce1fbe1 	stc2l	11, cr15, [r1], #900	; 0x384
40010710:	fee1fde1 	cdp2	13, 14, cr15, cr1, cr1, {7}
40010714:	32e231e2 	rsccc	r3, r2, #-2147483592	; 0x80000038
40010718:	34e233e2 	strbtcc	r3, [r2], #994	; 0x3e2
4001071c:	36e235e2 	strbtcc	r3, [r2], r2, ror #11
40010720:	38e237e2 	stmiacc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp}^
40010724:	3ae239e2 	bcc	3f89eeb4 <GPM4DAT+0x2e89ebd0>
40010728:	3ce23be2 	vstmiacc	r2!, {d19-<overflow reg d67>}
4001072c:	3ee23de2 	cdpcc	13, 14, cr3, cr2, cr2, {7}
40010730:	40e23fe2 	rscmi	r3, r2, r2, ror #31
40010734:	42e241e2 	rscmi	r4, r2, #-2147483592	; 0x80000038
40010738:	44e243e2 	strbtmi	r4, [r2], #994	; 0x3e2
4001073c:	46e245e2 	strbtmi	r4, [r2], r2, ror #11
40010740:	48e247e2 	stmiami	r2!, {r1, r5, r6, r7, r8, r9, sl, lr}^
40010744:	4ae249e2 	bmi	3f8a2ed4 <GPM4DAT+0x2e8a2bf0>
40010748:	4ce24be2 	vstmiami	r2!, {d20-<overflow reg d68>}
4001074c:	4ee24de2 	cdpmi	13, 14, cr4, cr2, cr2, {7}
40010750:	50e24fe2 	rscpl	r4, r2, r2, ror #31
40010754:	52e251e2 	rscpl	r5, r2, #-2147483592	; 0x80000038
40010758:	54e253e2 	strbtpl	r5, [r2], #994	; 0x3e2
4001075c:	56e255e2 	strbtpl	r5, [r2], r2, ror #11
40010760:	58e257e2 	stmiapl	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr}^
40010764:	5ae259e2 	bpl	3f8a6ef4 <GPM4DAT+0x2e8a6c10>
40010768:	5ce25be2 	vstmiapl	r2!, {d21-<overflow reg d69>}
4001076c:	5ee25de2 	cdppl	13, 14, cr5, cr2, cr2, {7}
40010770:	60e25fe2 	rscvs	r5, r2, r2, ror #31
40010774:	62e261e2 	rscvs	r6, r2, #-2147483592	; 0x80000038
40010778:	64e263e2 	strbtvs	r6, [r2], #994	; 0x3e2
4001077c:	66e265e2 	strbtvs	r6, [r2], r2, ror #11
40010780:	68e267e2 	stmiavs	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr}^
40010784:	6ae269e2 	bvs	3f8aaf14 <GPM4DAT+0x2e8aac30>
40010788:	6ce26be2 	vstmiavs	r2!, {d22-<overflow reg d70>}
4001078c:	6ee26de2 	cdpvs	13, 14, cr6, cr2, cr2, {7}
40010790:	70e26fe2 	rscvc	r6, r2, r2, ror #31
40010794:	72e271e2 	rscvc	r7, r2, #-2147483592	; 0x80000038
40010798:	74e273e2 	strbtvc	r7, [r2], #994	; 0x3e2
4001079c:	76e275e2 	strbtvc	r7, [r2], r2, ror #11
400107a0:	78e277e2 	stmiavc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400107a4:	7ae279e2 	bvc	3f8aef34 <GPM4DAT+0x2e8aec50>
400107a8:	7ce27be2 	vstmiavc	r2!, {d23-<overflow reg d71>}
400107ac:	7ee27de2 	cdpvc	13, 14, cr7, cr2, cr2, {7}
400107b0:	92e291e2 	rscls	r9, r2, #-2147483592	; 0x80000038
400107b4:	94e293e2 	strbtls	r9, [r2], #994	; 0x3e2
400107b8:	96e295e2 	strbtls	r9, [r2], r2, ror #11
400107bc:	98e297e2 	stmials	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, pc}^
400107c0:	9ae299e2 	bls	3f8b6f50 <GPM4DAT+0x2e8b6c6c>
400107c4:	9ce29be2 	vstmials	r2!, {d25-<overflow reg d73>}
400107c8:	9ee29de2 	cdpls	13, 14, cr9, cr2, cr2, {7}
400107cc:	a0e29fe2 	rscge	r9, r2, r2, ror #31
400107d0:	a2e2a1e2 	rscge	sl, r2, #-2147483592	; 0x80000038
400107d4:	a4e2a3e2 	strbtge	sl, [r2], #994	; 0x3e2
400107d8:	a6e2a5e2 	strbtge	sl, [r2], r2, ror #11
400107dc:	a8e2a7e2 	stmiage	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, pc}^
400107e0:	aae2a9e2 	bge	3f8baf70 <GPM4DAT+0x2e8bac8c>
400107e4:	ace2abe2 	vstmiage	r2!, {d26-<overflow reg d74>}
400107e8:	aee2ade2 	cdpge	13, 14, cr10, cr2, cr2, {7}
400107ec:	b0e2afe2 	rsclt	sl, r2, r2, ror #31
400107f0:	b2e2b1e2 	rsclt	fp, r2, #-2147483592	; 0x80000038
400107f4:	b4e2b3e2 	strbtlt	fp, [r2], #994	; 0x3e2
400107f8:	b6e2b5e2 	strbtlt	fp, [r2], r2, ror #11
400107fc:	b8e2b7e2 	stmialt	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010800:	bae2b9e2 	blt	3f8bef90 <GPM4DAT+0x2e8becac>
40010804:	bce2bbe2 	vstmialt	r2!, {d27-<overflow reg d75>}
40010808:	bee2bde2 	cdplt	13, 14, cr11, cr2, cr2, {7}
4001080c:	c0e2bfe2 	rscgt	fp, r2, r2, ror #31
40010810:	c2e2c1e2 	rscgt	ip, r2, #-2147483592	; 0x80000038
40010814:	c4e2c3e2 	strbtgt	ip, [r2], #994	; 0x3e2
40010818:	c6e2c5e2 	strbtgt	ip, [r2], r2, ror #11
4001081c:	c8e2c7e2 	stmiagt	r2!, {r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40010820:	cae2c9e2 	bgt	3f8c2fb0 <GPM4DAT+0x2e8c2ccc>
40010824:	cce2cbe2 	vstmiagt	r2!, {d28-<overflow reg d76>}
40010828:	cee2cde2 	cdpgt	13, 14, cr12, cr2, cr2, {7}
4001082c:	d0e2cfe2 	rscle	ip, r2, r2, ror #31
40010830:	d2e2d1e2 	rscle	sp, r2, #-2147483592	; 0x80000038
40010834:	d4e2d3e2 	strbtle	sp, [r2], #994	; 0x3e2
40010838:	d6e2d5e2 	strbtle	sp, [r2], r2, ror #11
4001083c:	d8e2d7e2 	stmiale	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010840:	dae2d9e2 	ble	3f8c6fd0 <GPM4DAT+0x2e8c6cec>
40010844:	dce2dbe2 	vstmiale	r2!, {d29-<overflow reg d77>}
40010848:	dee2dde2 	cdple	13, 14, cr13, cr2, cr2, {7}
4001084c:	e0e2dfe2 	rsc	sp, r2, r2, ror #31
40010850:	e2e2e1e2 	rsc	lr, r2, #-2147483592	; 0x80000038
40010854:	e4e2e3e2 	strbt	lr, [r2], #994	; 0x3e2
40010858:	e6e2e5e2 	strbt	lr, [r2], r2, ror #11
4001085c:	e8e2e7e2 	stmia	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010860:	eae2e9e2 	b	3f8caff0 <GPM4DAT+0x2e8cad0c>
40010864:	ece2ebe2 	vstmia	r2!, {d30-<overflow reg d78>}
40010868:	eee2ede2 	cdp	13, 14, cr14, cr2, cr2, {7}
4001086c:	f0e2efe2 			; <UNDEFINED> instruction: 0xf0e2efe2
40010870:	f2e2f1e2 	vmla.f32	d31, d18, d2[1]
40010874:	f4e2f3e2 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r2], r2
40010878:	f6e2f5e2 			; <UNDEFINED> instruction: 0xf6e2f5e2
4001087c:	f8e2f7e2 			; <UNDEFINED> instruction: 0xf8e2f7e2
40010880:	fae2f9e2 	blx	3f8cf010 <GPM4DAT+0x2e8ced2c>
40010884:	fce2fbe2 	stc2l	11, cr15, [r2], #904	; 0x388
40010888:	fee2fde2 	cdp2	13, 14, cr15, cr2, cr2, {7}
4001088c:	32e331e3 	rsccc	r3, r3, #-1073741768	; 0xc0000038
40010890:	34e333e3 	strbtcc	r3, [r3], #995	; 0x3e3
40010894:	36e335e3 	strbtcc	r3, [r3], r3, ror #11
40010898:	38e337e3 	stmiacc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp}^
4001089c:	3ae339e3 	bcc	3f8df030 <GPM4DAT+0x2e8ded4c>
400108a0:	3ce33be3 	fstmiaxcc	r3!, {d19-d131}	;@ Deprecated
400108a4:	3ee33de3 	cdpcc	13, 14, cr3, cr3, cr3, {7}
400108a8:	40e33fe3 	rscmi	r3, r3, r3, ror #31
400108ac:	42e341e3 	rscmi	r4, r3, #-1073741768	; 0xc0000038
400108b0:	44e343e3 	strbtmi	r4, [r3], #995	; 0x3e3
400108b4:	46e345e3 	strbtmi	r4, [r3], r3, ror #11
400108b8:	48e347e3 	stmiami	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr}^
400108bc:	4ae349e3 	bmi	3f8e3050 <GPM4DAT+0x2e8e2d6c>
400108c0:	4ce34be3 	fstmiaxmi	r3!, {d20-d132}	;@ Deprecated
400108c4:	4ee34de3 	cdpmi	13, 14, cr4, cr3, cr3, {7}
400108c8:	50e34fe3 	rscpl	r4, r3, r3, ror #31
400108cc:	52e351e3 	rscpl	r5, r3, #-1073741768	; 0xc0000038
400108d0:	54e353e3 	strbtpl	r5, [r3], #995	; 0x3e3
400108d4:	56e355e3 	strbtpl	r5, [r3], r3, ror #11
400108d8:	58e357e3 	stmiapl	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr}^
400108dc:	5ae359e3 	bpl	3f8e7070 <GPM4DAT+0x2e8e6d8c>
400108e0:	5ce35be3 	fstmiaxpl	r3!, {d21-d133}	;@ Deprecated
400108e4:	5ee35de3 	cdppl	13, 14, cr5, cr3, cr3, {7}
400108e8:	60e35fe3 	rscvs	r5, r3, r3, ror #31
400108ec:	62e361e3 	rscvs	r6, r3, #-1073741768	; 0xc0000038
400108f0:	64e363e3 	strbtvs	r6, [r3], #995	; 0x3e3
400108f4:	66e365e3 	strbtvs	r6, [r3], r3, ror #11
400108f8:	68e367e3 	stmiavs	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr}^
400108fc:	6ae369e3 	bvs	3f8eb090 <GPM4DAT+0x2e8eadac>
40010900:	6ce36be3 	fstmiaxvs	r3!, {d22-d134}	;@ Deprecated
40010904:	6ee36de3 	cdpvs	13, 14, cr6, cr3, cr3, {7}
40010908:	70e36fe3 	rscvc	r6, r3, r3, ror #31
4001090c:	72e371e3 	rscvc	r7, r3, #-1073741768	; 0xc0000038
40010910:	74e373e3 	strbtvc	r7, [r3], #995	; 0x3e3
40010914:	76e375e3 	strbtvc	r7, [r3], r3, ror #11
40010918:	78e377e3 	stmiavc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001091c:	7ae379e3 	bvc	3f8ef0b0 <GPM4DAT+0x2e8eedcc>
40010920:	7ce37be3 	fstmiaxvc	r3!, {d23-d135}	;@ Deprecated
40010924:	7ee37de3 	cdpvc	13, 14, cr7, cr3, cr3, {7}
40010928:	92e391e3 	rscls	r9, r3, #-1073741768	; 0xc0000038
4001092c:	94e393e3 	strbtls	r9, [r3], #995	; 0x3e3
40010930:	96e395e3 	strbtls	r9, [r3], r3, ror #11
40010934:	98e397e3 	stmials	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, pc}^
40010938:	9ae399e3 	bls	3f8f70cc <GPM4DAT+0x2e8f6de8>
4001093c:	9ce39be3 	fstmiaxls	r3!, {d25-d137}	;@ Deprecated
40010940:	9ee39de3 	cdpls	13, 14, cr9, cr3, cr3, {7}
40010944:	a0e39fe3 	rscge	r9, r3, r3, ror #31
40010948:	a2e3a1e3 	rscge	sl, r3, #-1073741768	; 0xc0000038
4001094c:	a4e3a3e3 	strbtge	sl, [r3], #995	; 0x3e3
40010950:	a6e3a5e3 	strbtge	sl, [r3], r3, ror #11
40010954:	a8e3a7e3 	stmiage	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, pc}^
40010958:	aae3a9e3 	bge	3f8fb0ec <GPM4DAT+0x2e8fae08>
4001095c:	ace3abe3 	fstmiaxge	r3!, {d26-d138}	;@ Deprecated
40010960:	aee3ade3 	cdpge	13, 14, cr10, cr3, cr3, {7}
40010964:	b0e3afe3 	rsclt	sl, r3, r3, ror #31
40010968:	b2e3b1e3 	rsclt	fp, r3, #-1073741768	; 0xc0000038
4001096c:	b4e3b3e3 	strbtlt	fp, [r3], #995	; 0x3e3
40010970:	b6e3b5e3 	strbtlt	fp, [r3], r3, ror #11
40010974:	b8e3b7e3 	stmialt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010978:	bae3b9e3 	blt	3f8ff10c <GPM4DAT+0x2e8fee28>
4001097c:	bce3bbe3 	fstmiaxlt	r3!, {d27-d139}	;@ Deprecated
40010980:	bee3bde3 	cdplt	13, 14, cr11, cr3, cr3, {7}
40010984:	c0e3bfe3 	rscgt	fp, r3, r3, ror #31
40010988:	c2e3c1e3 	rscgt	ip, r3, #-1073741768	; 0xc0000038
4001098c:	c4e3c3e3 	strbtgt	ip, [r3], #995	; 0x3e3
40010990:	c6e3c5e3 	strbtgt	ip, [r3], r3, ror #11
40010994:	c8e3c7e3 	stmiagt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40010998:	cae3c9e3 	bgt	3f90312c <GPM4DAT+0x2e902e48>
4001099c:	cce3cbe3 	fstmiaxgt	r3!, {d28-d140}	;@ Deprecated
400109a0:	cee3cde3 	cdpgt	13, 14, cr12, cr3, cr3, {7}
400109a4:	d0e3cfe3 	rscle	ip, r3, r3, ror #31
400109a8:	d2e3d1e3 	rscle	sp, r3, #-1073741768	; 0xc0000038
400109ac:	d4e3d3e3 	strbtle	sp, [r3], #995	; 0x3e3
400109b0:	d6e3d5e3 	strbtle	sp, [r3], r3, ror #11
400109b4:	d8e3d7e3 	stmiale	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400109b8:	dae3d9e3 	ble	3f90714c <GPM4DAT+0x2e906e68>
400109bc:	dce3dbe3 	fstmiaxle	r3!, {d29-d141}	;@ Deprecated
400109c0:	dee3dde3 	cdple	13, 14, cr13, cr3, cr3, {7}
400109c4:	e0e3dfe3 	rsc	sp, r3, r3, ror #31
400109c8:	e2e3e1e3 	rsc	lr, r3, #-1073741768	; 0xc0000038
400109cc:	e4e3e3e3 	strbt	lr, [r3], #995	; 0x3e3
400109d0:	e6e3e5e3 	strbt	lr, [r3], r3, ror #11
400109d4:	e8e3e7e3 	stmia	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400109d8:	eae3e9e3 	b	3f90b16c <GPM4DAT+0x2e90ae88>
400109dc:	ece3ebe3 	fstmiax	r3!, {d30-d142}	;@ Deprecated
400109e0:	eee3ede3 	cdp	13, 14, cr14, cr3, cr3, {7}
400109e4:	f0e3efe3 			; <UNDEFINED> instruction: 0xf0e3efe3
400109e8:	f2e3f1e3 	vmla.f32	d31, d19, d3[1]
400109ec:	f4e3f3e3 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r3], r3
400109f0:	f6e3f5e3 			; <UNDEFINED> instruction: 0xf6e3f5e3
400109f4:	f8e3f7e3 			; <UNDEFINED> instruction: 0xf8e3f7e3
400109f8:	fae3f9e3 	blx	3f90f18c <GPM4DAT+0x2e90eea8>
400109fc:	fce3fbe3 	stc2l	11, cr15, [r3], #908	; 0x38c
40010a00:	fee3fde3 	cdp2	13, 14, cr15, cr3, cr3, {7}
40010a04:	32e431e4 	rsccc	r3, r4, #228, 2	; 0x39
40010a08:	34e433e4 	strbtcc	r3, [r4], #996	; 0x3e4
40010a0c:	36e435e4 	strbtcc	r3, [r4], r4, ror #11
40010a10:	38e437e4 	stmiacc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010a14:	3ae439e4 	bcc	3f91f1ac <GPM4DAT+0x2e91eec8>
40010a18:	3ce43be4 	vstmiacc	r4!, {d19-<overflow reg d68>}
40010a1c:	3ee43de4 	cdpcc	13, 14, cr3, cr4, cr4, {7}
40010a20:	40e43fe4 	rscmi	r3, r4, r4, ror #31
40010a24:	42e441e4 	rscmi	r4, r4, #228, 2	; 0x39
40010a28:	44e443e4 	strbtmi	r4, [r4], #996	; 0x3e4
40010a2c:	46e445e4 	strbtmi	r4, [r4], r4, ror #11
40010a30:	48e447e4 	stmiami	r4!, {r2, r5, r6, r7, r8, r9, sl, lr}^
40010a34:	4ae449e4 	bmi	3f9231cc <GPM4DAT+0x2e922ee8>
40010a38:	4ce44be4 	vstmiami	r4!, {d20-<overflow reg d69>}
40010a3c:	4ee44de4 	cdpmi	13, 14, cr4, cr4, cr4, {7}
40010a40:	50e44fe4 	rscpl	r4, r4, r4, ror #31
40010a44:	52e451e4 	rscpl	r5, r4, #228, 2	; 0x39
40010a48:	54e453e4 	strbtpl	r5, [r4], #996	; 0x3e4
40010a4c:	56e455e4 	strbtpl	r5, [r4], r4, ror #11
40010a50:	58e457e4 	stmiapl	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010a54:	5ae459e4 	bpl	3f9271ec <GPM4DAT+0x2e926f08>
40010a58:	5ce45be4 	vstmiapl	r4!, {d21-<overflow reg d70>}
40010a5c:	5ee45de4 	cdppl	13, 14, cr5, cr4, cr4, {7}
40010a60:	60e45fe4 	rscvs	r5, r4, r4, ror #31
40010a64:	62e461e4 	rscvs	r6, r4, #228, 2	; 0x39
40010a68:	64e463e4 	strbtvs	r6, [r4], #996	; 0x3e4
40010a6c:	66e465e4 	strbtvs	r6, [r4], r4, ror #11
40010a70:	68e467e4 	stmiavs	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010a74:	6ae469e4 	bvs	3f92b20c <GPM4DAT+0x2e92af28>
40010a78:	6ce46be4 	vstmiavs	r4!, {d22-<overflow reg d71>}
40010a7c:	6ee46de4 	cdpvs	13, 14, cr6, cr4, cr4, {7}
40010a80:	70e46fe4 	rscvc	r6, r4, r4, ror #31
40010a84:	72e471e4 	rscvc	r7, r4, #228, 2	; 0x39
40010a88:	74e473e4 	strbtvc	r7, [r4], #996	; 0x3e4
40010a8c:	76e475e4 	strbtvc	r7, [r4], r4, ror #11
40010a90:	78e477e4 	stmiavc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010a94:	7ae479e4 	bvc	3f92f22c <GPM4DAT+0x2e92ef48>
40010a98:	7ce47be4 	vstmiavc	r4!, {d23-<overflow reg d72>}
40010a9c:	7ee47de4 	cdpvc	13, 14, cr7, cr4, cr4, {7}
40010aa0:	92e491e4 	rscls	r9, r4, #228, 2	; 0x39
40010aa4:	94e493e4 	strbtls	r9, [r4], #996	; 0x3e4
40010aa8:	96e495e4 	strbtls	r9, [r4], r4, ror #11
40010aac:	98e497e4 	stmials	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010ab0:	9ae499e4 	bls	3f937248 <GPM4DAT+0x2e936f64>
40010ab4:	9ce49be4 	vstmials	r4!, {d25-<overflow reg d74>}
40010ab8:	9ee49de4 	cdpls	13, 14, cr9, cr4, cr4, {7}
40010abc:	a0e49fe4 	rscge	r9, r4, r4, ror #31
40010ac0:	a2e4a1e4 	rscge	sl, r4, #228, 2	; 0x39
40010ac4:	a4e4a3e4 	strbtge	sl, [r4], #996	; 0x3e4
40010ac8:	a6e4a5e4 	strbtge	sl, [r4], r4, ror #11
40010acc:	a8e4a7e4 	stmiage	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010ad0:	aae4a9e4 	bge	3f93b268 <GPM4DAT+0x2e93af84>
40010ad4:	ace4abe4 	vstmiage	r4!, {d26-<overflow reg d75>}
40010ad8:	aee4ade4 	cdpge	13, 14, cr10, cr4, cr4, {7}
40010adc:	b0e4afe4 	rsclt	sl, r4, r4, ror #31
40010ae0:	b2e4b1e4 	rsclt	fp, r4, #228, 2	; 0x39
40010ae4:	b4e4b3e4 	strbtlt	fp, [r4], #996	; 0x3e4
40010ae8:	b6e4b5e4 	strbtlt	fp, [r4], r4, ror #11
40010aec:	b8e4b7e4 	stmialt	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010af0:	bae4b9e4 	blt	3f93f288 <GPM4DAT+0x2e93efa4>
40010af4:	bce4bbe4 	vstmialt	r4!, {d27-<overflow reg d76>}
40010af8:	bee4bde4 	cdplt	13, 14, cr11, cr4, cr4, {7}
40010afc:	c0e4bfe4 	rscgt	fp, r4, r4, ror #31
40010b00:	c2e4c1e4 	rscgt	ip, r4, #228, 2	; 0x39
40010b04:	c4e4c3e4 	strbtgt	ip, [r4], #996	; 0x3e4
40010b08:	c6e4c5e4 	strbtgt	ip, [r4], r4, ror #11
40010b0c:	c8e4c7e4 	stmiagt	r4!, {r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010b10:	cae4c9e4 	bgt	3f9432a8 <GPM4DAT+0x2e942fc4>
40010b14:	cce4cbe4 	vstmiagt	r4!, {d28-<overflow reg d77>}
40010b18:	cee4cde4 	cdpgt	13, 14, cr12, cr4, cr4, {7}
40010b1c:	d0e4cfe4 	rscle	ip, r4, r4, ror #31
40010b20:	d2e4d1e4 	rscle	sp, r4, #228, 2	; 0x39
40010b24:	d4e4d3e4 	strbtle	sp, [r4], #996	; 0x3e4
40010b28:	d6e4d5e4 	strbtle	sp, [r4], r4, ror #11
40010b2c:	d8e4d7e4 	stmiale	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010b30:	dae4d9e4 	ble	3f9472c8 <GPM4DAT+0x2e946fe4>
40010b34:	dce4dbe4 	vstmiale	r4!, {d29-<overflow reg d78>}
40010b38:	dee4dde4 	cdple	13, 14, cr13, cr4, cr4, {7}
40010b3c:	e0e4dfe4 	rsc	sp, r4, r4, ror #31
40010b40:	e2e4e1e4 	rsc	lr, r4, #228, 2	; 0x39
40010b44:	e4e4e3e4 	strbt	lr, [r4], #996	; 0x3e4
40010b48:	e6e4e5e4 	strbt	lr, [r4], r4, ror #11
40010b4c:	e8e4e7e4 	stmia	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010b50:	eae4e9e4 	b	3f94b2e8 <GPM4DAT+0x2e94b004>
40010b54:	ece4ebe4 	vstmia	r4!, {d30-<overflow reg d79>}
40010b58:	eee4ede4 	cdp	13, 14, cr14, cr4, cr4, {7}
40010b5c:	f0e4efe4 			; <UNDEFINED> instruction: 0xf0e4efe4
40010b60:	f2e4f1e4 	vmla.f32	d31, d20, d4[1]
40010b64:	f4e4f3e4 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r4], r4
40010b68:	f6e4f5e4 			; <UNDEFINED> instruction: 0xf6e4f5e4
40010b6c:	f8e4f7e4 			; <UNDEFINED> instruction: 0xf8e4f7e4
40010b70:	fae4f9e4 	blx	3f94f308 <GPM4DAT+0x2e94f024>
40010b74:	fce4fbe4 	stc2l	11, cr15, [r4], #912	; 0x390
40010b78:	fee4fde4 	cdp2	13, 14, cr15, cr4, cr4, {7}
40010b7c:	32e531e5 	rsccc	r3, r5, #1073741881	; 0x40000039
40010b80:	34e533e5 	strbtcc	r3, [r5], #997	; 0x3e5
40010b84:	36e535e5 	strbtcc	r3, [r5], r5, ror #11
40010b88:	38e537e5 	stmiacc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010b8c:	3ae539e5 	bcc	3f95f328 <GPM4DAT+0x2e95f044>
40010b90:	3ce53be5 	fstmiaxcc	r5!, {d19-d132}	;@ Deprecated
40010b94:	3ee53de5 	cdpcc	13, 14, cr3, cr5, cr5, {7}
40010b98:	40e53fe5 	rscmi	r3, r5, r5, ror #31
40010b9c:	42e541e5 	rscmi	r4, r5, #1073741881	; 0x40000039
40010ba0:	44e543e5 	strbtmi	r4, [r5], #997	; 0x3e5
40010ba4:	46e545e5 	strbtmi	r4, [r5], r5, ror #11
40010ba8:	48e547e5 	stmiami	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr}^
40010bac:	4ae549e5 	bmi	3f963348 <GPM4DAT+0x2e963064>
40010bb0:	4ce54be5 	fstmiaxmi	r5!, {d20-d133}	;@ Deprecated
40010bb4:	4ee54de5 	cdpmi	13, 14, cr4, cr5, cr5, {7}
40010bb8:	50e54fe5 	rscpl	r4, r5, r5, ror #31
40010bbc:	52e551e5 	rscpl	r5, r5, #1073741881	; 0x40000039
40010bc0:	54e553e5 	strbtpl	r5, [r5], #997	; 0x3e5
40010bc4:	56e555e5 	strbtpl	r5, [r5], r5, ror #11
40010bc8:	58e557e5 	stmiapl	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010bcc:	5ae559e5 	bpl	3f967368 <GPM4DAT+0x2e967084>
40010bd0:	5ce55be5 	fstmiaxpl	r5!, {d21-d134}	;@ Deprecated
40010bd4:	5ee55de5 	cdppl	13, 14, cr5, cr5, cr5, {7}
40010bd8:	60e55fe5 	rscvs	r5, r5, r5, ror #31
40010bdc:	62e561e5 	rscvs	r6, r5, #1073741881	; 0x40000039
40010be0:	64e563e5 	strbtvs	r6, [r5], #997	; 0x3e5
40010be4:	66e565e5 	strbtvs	r6, [r5], r5, ror #11
40010be8:	68e567e5 	stmiavs	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010bec:	6ae569e5 	bvs	3f96b388 <GPM4DAT+0x2e96b0a4>
40010bf0:	6ce56be5 	fstmiaxvs	r5!, {d22-d135}	;@ Deprecated
40010bf4:	6ee56de5 	cdpvs	13, 14, cr6, cr5, cr5, {7}
40010bf8:	70e56fe5 	rscvc	r6, r5, r5, ror #31
40010bfc:	72e571e5 	rscvc	r7, r5, #1073741881	; 0x40000039
40010c00:	74e573e5 	strbtvc	r7, [r5], #997	; 0x3e5
40010c04:	76e575e5 	strbtvc	r7, [r5], r5, ror #11
40010c08:	78e577e5 	stmiavc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010c0c:	7ae579e5 	bvc	3f96f3a8 <GPM4DAT+0x2e96f0c4>
40010c10:	7ce57be5 	fstmiaxvc	r5!, {d23-d136}	;@ Deprecated
40010c14:	7ee57de5 	cdpvc	13, 14, cr7, cr5, cr5, {7}
40010c18:	92e591e5 	rscls	r9, r5, #1073741881	; 0x40000039
40010c1c:	94e593e5 	strbtls	r9, [r5], #997	; 0x3e5
40010c20:	96e595e5 	strbtls	r9, [r5], r5, ror #11
40010c24:	98e597e5 	stmials	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010c28:	9ae599e5 	bls	3f9773c4 <GPM4DAT+0x2e9770e0>
40010c2c:	9ce59be5 	fstmiaxls	r5!, {d25-d138}	;@ Deprecated
40010c30:	9ee59de5 	cdpls	13, 14, cr9, cr5, cr5, {7}
40010c34:	a0e59fe5 	rscge	r9, r5, r5, ror #31
40010c38:	a2e5a1e5 	rscge	sl, r5, #1073741881	; 0x40000039
40010c3c:	a4e5a3e5 	strbtge	sl, [r5], #997	; 0x3e5
40010c40:	a6e5a5e5 	strbtge	sl, [r5], r5, ror #11
40010c44:	a8e5a7e5 	stmiage	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010c48:	aae5a9e5 	bge	3f97b3e4 <GPM4DAT+0x2e97b100>
40010c4c:	ace5abe5 	fstmiaxge	r5!, {d26-d139}	;@ Deprecated
40010c50:	aee5ade5 	cdpge	13, 14, cr10, cr5, cr5, {7}
40010c54:	b0e5afe5 	rsclt	sl, r5, r5, ror #31
40010c58:	b2e5b1e5 	rsclt	fp, r5, #1073741881	; 0x40000039
40010c5c:	b4e5b3e5 	strbtlt	fp, [r5], #997	; 0x3e5
40010c60:	b6e5b5e5 	strbtlt	fp, [r5], r5, ror #11
40010c64:	b8e5b7e5 	stmialt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010c68:	bae5b9e5 	blt	3f97f404 <GPM4DAT+0x2e97f120>
40010c6c:	bce5bbe5 	fstmiaxlt	r5!, {d27-d140}	;@ Deprecated
40010c70:	bee5bde5 	cdplt	13, 14, cr11, cr5, cr5, {7}
40010c74:	c0e5bfe5 	rscgt	fp, r5, r5, ror #31
40010c78:	c2e5c1e5 	rscgt	ip, r5, #1073741881	; 0x40000039
40010c7c:	c4e5c3e5 	strbtgt	ip, [r5], #997	; 0x3e5
40010c80:	c6e5c5e5 	strbtgt	ip, [r5], r5, ror #11
40010c84:	c8e5c7e5 	stmiagt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010c88:	cae5c9e5 	bgt	3f983424 <GPM4DAT+0x2e983140>
40010c8c:	cce5cbe5 	fstmiaxgt	r5!, {d28-d141}	;@ Deprecated
40010c90:	cee5cde5 	cdpgt	13, 14, cr12, cr5, cr5, {7}
40010c94:	d0e5cfe5 	rscle	ip, r5, r5, ror #31
40010c98:	d2e5d1e5 	rscle	sp, r5, #1073741881	; 0x40000039
40010c9c:	d4e5d3e5 	strbtle	sp, [r5], #997	; 0x3e5
40010ca0:	d6e5d5e5 	strbtle	sp, [r5], r5, ror #11
40010ca4:	d8e5d7e5 	stmiale	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010ca8:	dae5d9e5 	ble	3f987444 <GPM4DAT+0x2e987160>
40010cac:	dce5dbe5 	fstmiaxle	r5!, {d29-d142}	;@ Deprecated
40010cb0:	dee5dde5 	cdple	13, 14, cr13, cr5, cr5, {7}
40010cb4:	e0e5dfe5 	rsc	sp, r5, r5, ror #31
40010cb8:	e2e5e1e5 	rsc	lr, r5, #1073741881	; 0x40000039
40010cbc:	e4e5e3e5 	strbt	lr, [r5], #997	; 0x3e5
40010cc0:	e6e5e5e5 	strbt	lr, [r5], r5, ror #11
40010cc4:	e8e5e7e5 	stmia	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010cc8:	eae5e9e5 	b	3f98b464 <GPM4DAT+0x2e98b180>
40010ccc:	ece5ebe5 	fstmiax	r5!, {d30-d143}	;@ Deprecated
40010cd0:	eee5ede5 	cdp	13, 14, cr14, cr5, cr5, {7}
40010cd4:	f0e5efe5 			; <UNDEFINED> instruction: 0xf0e5efe5
40010cd8:	f2e5f1e5 	vmla.f32	d31, d21, d5[1]
40010cdc:	f4e5f3e5 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r5], r5
40010ce0:	f6e5f5e5 			; <UNDEFINED> instruction: 0xf6e5f5e5
40010ce4:	f8e5f7e5 			; <UNDEFINED> instruction: 0xf8e5f7e5
40010ce8:	fae5f9e5 	blx	3f98f484 <GPM4DAT+0x2e98f1a0>
40010cec:	fce5fbe5 	stc2l	11, cr15, [r5], #916	; 0x394
40010cf0:	fee5fde5 	cdp2	13, 14, cr15, cr5, cr5, {7}
40010cf4:	32e631e6 	rsccc	r3, r6, #-2147483591	; 0x80000039
40010cf8:	34e633e6 	strbtcc	r3, [r6], #998	; 0x3e6
40010cfc:	36e635e6 	strbtcc	r3, [r6], r6, ror #11
40010d00:	38e637e6 	stmiacc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010d04:	3ae639e6 	bcc	3f99f4a4 <GPM4DAT+0x2e99f1c0>
40010d08:	3ce63be6 	vstmiacc	r6!, {d19-<overflow reg d69>}
40010d0c:	3ee63de6 	cdpcc	13, 14, cr3, cr6, cr6, {7}
40010d10:	40e63fe6 	rscmi	r3, r6, r6, ror #31
40010d14:	42e641e6 	rscmi	r4, r6, #-2147483591	; 0x80000039
40010d18:	44e643e6 	strbtmi	r4, [r6], #998	; 0x3e6
40010d1c:	46e645e6 	strbtmi	r4, [r6], r6, ror #11
40010d20:	48e647e6 	stmiami	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40010d24:	4ae649e6 	bmi	3f9a34c4 <GPM4DAT+0x2e9a31e0>
40010d28:	4ce64be6 	vstmiami	r6!, {d20-<overflow reg d70>}
40010d2c:	4ee64de6 	cdpmi	13, 14, cr4, cr6, cr6, {7}
40010d30:	50e64fe6 	rscpl	r4, r6, r6, ror #31
40010d34:	52e651e6 	rscpl	r5, r6, #-2147483591	; 0x80000039
40010d38:	54e653e6 	strbtpl	r5, [r6], #998	; 0x3e6
40010d3c:	56e655e6 	strbtpl	r5, [r6], r6, ror #11
40010d40:	58e657e6 	stmiapl	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010d44:	5ae659e6 	bpl	3f9a74e4 <GPM4DAT+0x2e9a7200>
40010d48:	5ce65be6 	vstmiapl	r6!, {d21-<overflow reg d71>}
40010d4c:	5ee65de6 	cdppl	13, 14, cr5, cr6, cr6, {7}
40010d50:	60e65fe6 	rscvs	r5, r6, r6, ror #31
40010d54:	62e661e6 	rscvs	r6, r6, #-2147483591	; 0x80000039
40010d58:	64e663e6 	strbtvs	r6, [r6], #998	; 0x3e6
40010d5c:	66e665e6 	strbtvs	r6, [r6], r6, ror #11
40010d60:	68e667e6 	stmiavs	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010d64:	6ae669e6 	bvs	3f9ab504 <GPM4DAT+0x2e9ab220>
40010d68:	6ce66be6 	vstmiavs	r6!, {d22-<overflow reg d72>}
40010d6c:	6ee66de6 	cdpvs	13, 14, cr6, cr6, cr6, {7}
40010d70:	70e66fe6 	rscvc	r6, r6, r6, ror #31
40010d74:	72e671e6 	rscvc	r7, r6, #-2147483591	; 0x80000039
40010d78:	74e673e6 	strbtvc	r7, [r6], #998	; 0x3e6
40010d7c:	76e675e6 	strbtvc	r7, [r6], r6, ror #11
40010d80:	78e677e6 	stmiavc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010d84:	7ae679e6 	bvc	3f9af524 <GPM4DAT+0x2e9af240>
40010d88:	7ce67be6 	vstmiavc	r6!, {d23-<overflow reg d73>}
40010d8c:	7ee67de6 	cdpvc	13, 14, cr7, cr6, cr6, {7}
40010d90:	92e691e6 	rscls	r9, r6, #-2147483591	; 0x80000039
40010d94:	94e693e6 	strbtls	r9, [r6], #998	; 0x3e6
40010d98:	96e695e6 	strbtls	r9, [r6], r6, ror #11
40010d9c:	98e697e6 	stmials	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010da0:	9ae699e6 	bls	3f9b7540 <GPM4DAT+0x2e9b725c>
40010da4:	9ce69be6 	vstmials	r6!, {d25-<overflow reg d75>}
40010da8:	9ee69de6 	cdpls	13, 14, cr9, cr6, cr6, {7}
40010dac:	a0e69fe6 	rscge	r9, r6, r6, ror #31
40010db0:	a2e6a1e6 	rscge	sl, r6, #-2147483591	; 0x80000039
40010db4:	a4e6a3e6 	strbtge	sl, [r6], #998	; 0x3e6
40010db8:	a6e6a5e6 	strbtge	sl, [r6], r6, ror #11
40010dbc:	a8e6a7e6 	stmiage	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010dc0:	aae6a9e6 	bge	3f9bb560 <GPM4DAT+0x2e9bb27c>
40010dc4:	ace6abe6 	vstmiage	r6!, {d26-<overflow reg d76>}
40010dc8:	aee6ade6 	cdpge	13, 14, cr10, cr6, cr6, {7}
40010dcc:	b0e6afe6 	rsclt	sl, r6, r6, ror #31
40010dd0:	b2e6b1e6 	rsclt	fp, r6, #-2147483591	; 0x80000039
40010dd4:	b4e6b3e6 	strbtlt	fp, [r6], #998	; 0x3e6
40010dd8:	b6e6b5e6 	strbtlt	fp, [r6], r6, ror #11
40010ddc:	b8e6b7e6 	stmialt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010de0:	bae6b9e6 	blt	3f9bf580 <GPM4DAT+0x2e9bf29c>
40010de4:	bce6bbe6 	vstmialt	r6!, {d27-<overflow reg d77>}
40010de8:	bee6bde6 	cdplt	13, 14, cr11, cr6, cr6, {7}
40010dec:	c0e6bfe6 	rscgt	fp, r6, r6, ror #31
40010df0:	c2e6c1e6 	rscgt	ip, r6, #-2147483591	; 0x80000039
40010df4:	c4e6c3e6 	strbtgt	ip, [r6], #998	; 0x3e6
40010df8:	c6e6c5e6 	strbtgt	ip, [r6], r6, ror #11
40010dfc:	c8e6c7e6 	stmiagt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010e00:	cae6c9e6 	bgt	3f9c35a0 <GPM4DAT+0x2e9c32bc>
40010e04:	cce6cbe6 	vstmiagt	r6!, {d28-<overflow reg d78>}
40010e08:	cee6cde6 	cdpgt	13, 14, cr12, cr6, cr6, {7}
40010e0c:	d0e6cfe6 	rscle	ip, r6, r6, ror #31
40010e10:	d2e6d1e6 	rscle	sp, r6, #-2147483591	; 0x80000039
40010e14:	d4e6d3e6 	strbtle	sp, [r6], #998	; 0x3e6
40010e18:	d6e6d5e6 	strbtle	sp, [r6], r6, ror #11
40010e1c:	d8e6d7e6 	stmiale	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010e20:	dae6d9e6 	ble	3f9c75c0 <GPM4DAT+0x2e9c72dc>
40010e24:	dce6dbe6 	vstmiale	r6!, {d29-<overflow reg d79>}
40010e28:	dee6dde6 	cdple	13, 14, cr13, cr6, cr6, {7}
40010e2c:	e0e6dfe6 	rsc	sp, r6, r6, ror #31
40010e30:	e2e6e1e6 	rsc	lr, r6, #-2147483591	; 0x80000039
40010e34:	e4e6e3e6 	strbt	lr, [r6], #998	; 0x3e6
40010e38:	e6e6e5e6 	strbt	lr, [r6], r6, ror #11
40010e3c:	e8e6e7e6 	stmia	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010e40:	eae6e9e6 	b	3f9cb5e0 <GPM4DAT+0x2e9cb2fc>
40010e44:	ece6ebe6 	vstmia	r6!, {d30-<overflow reg d80>}
40010e48:	eee6ede6 	cdp	13, 14, cr14, cr6, cr6, {7}
40010e4c:	f0e6efe6 			; <UNDEFINED> instruction: 0xf0e6efe6
40010e50:	f2e6f1e6 	vmla.f32	d31, d22, d6[1]
40010e54:	f4e6f3e6 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r6], r6
40010e58:	f6e6f5e6 			; <UNDEFINED> instruction: 0xf6e6f5e6
40010e5c:	f8e6f7e6 			; <UNDEFINED> instruction: 0xf8e6f7e6
40010e60:	fae6f9e6 	blx	3f9cf600 <GPM4DAT+0x2e9cf31c>
40010e64:	fce6fbe6 	stc2l	11, cr15, [r6], #920	; 0x398
40010e68:	fee6fde6 	cdp2	13, 14, cr15, cr6, cr6, {7}
40010e6c:	32e731e7 	rsccc	r3, r7, #-1073741767	; 0xc0000039
40010e70:	34e733e7 	strbtcc	r3, [r7], #999	; 0x3e7
40010e74:	36e735e7 	strbtcc	r3, [r7], r7, ror #11
40010e78:	38e737e7 	stmiacc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010e7c:	3ae739e7 	bcc	3f9df620 <GPM4DAT+0x2e9df33c>
40010e80:	3ce73be7 	fstmiaxcc	r7!, {d19-d133}	;@ Deprecated
40010e84:	3ee73de7 	cdpcc	13, 14, cr3, cr7, cr7, {7}
40010e88:	40e73fe7 	rscmi	r3, r7, r7, ror #31
40010e8c:	42e741e7 	rscmi	r4, r7, #-1073741767	; 0xc0000039
40010e90:	44e743e7 	strbtmi	r4, [r7], #999	; 0x3e7
40010e94:	46e745e7 	strbtmi	r4, [r7], r7, ror #11
40010e98:	48e747e7 	stmiami	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40010e9c:	4ae749e7 	bmi	3f9e3640 <GPM4DAT+0x2e9e335c>
40010ea0:	4ce74be7 	fstmiaxmi	r7!, {d20-d134}	;@ Deprecated
40010ea4:	4ee74de7 	cdpmi	13, 14, cr4, cr7, cr7, {7}
40010ea8:	50e74fe7 	rscpl	r4, r7, r7, ror #31
40010eac:	52e751e7 	rscpl	r5, r7, #-1073741767	; 0xc0000039
40010eb0:	54e753e7 	strbtpl	r5, [r7], #999	; 0x3e7
40010eb4:	56e755e7 	strbtpl	r5, [r7], r7, ror #11
40010eb8:	58e757e7 	stmiapl	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010ebc:	5ae759e7 	bpl	3f9e7660 <GPM4DAT+0x2e9e737c>
40010ec0:	5ce75be7 	fstmiaxpl	r7!, {d21-d135}	;@ Deprecated
40010ec4:	5ee75de7 	cdppl	13, 14, cr5, cr7, cr7, {7}
40010ec8:	60e75fe7 	rscvs	r5, r7, r7, ror #31
40010ecc:	62e761e7 	rscvs	r6, r7, #-1073741767	; 0xc0000039
40010ed0:	64e763e7 	strbtvs	r6, [r7], #999	; 0x3e7
40010ed4:	66e765e7 	strbtvs	r6, [r7], r7, ror #11
40010ed8:	68e767e7 	stmiavs	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010edc:	6ae769e7 	bvs	3f9eb680 <GPM4DAT+0x2e9eb39c>
40010ee0:	6ce76be7 	fstmiaxvs	r7!, {d22-d136}	;@ Deprecated
40010ee4:	6ee76de7 	cdpvs	13, 14, cr6, cr7, cr7, {7}
40010ee8:	70e76fe7 	rscvc	r6, r7, r7, ror #31
40010eec:	72e771e7 	rscvc	r7, r7, #-1073741767	; 0xc0000039
40010ef0:	74e773e7 	strbtvc	r7, [r7], #999	; 0x3e7
40010ef4:	76e775e7 	strbtvc	r7, [r7], r7, ror #11
40010ef8:	78e777e7 	stmiavc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010efc:	7ae779e7 	bvc	3f9ef6a0 <GPM4DAT+0x2e9ef3bc>
40010f00:	7ce77be7 	fstmiaxvc	r7!, {d23-d137}	;@ Deprecated
40010f04:	7ee77de7 	cdpvc	13, 14, cr7, cr7, cr7, {7}
40010f08:	92e791e7 	rscls	r9, r7, #-1073741767	; 0xc0000039
40010f0c:	94e793e7 	strbtls	r9, [r7], #999	; 0x3e7
40010f10:	96e795e7 	strbtls	r9, [r7], r7, ror #11
40010f14:	98e797e7 	stmials	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010f18:	9ae799e7 	bls	3f9f76bc <GPM4DAT+0x2e9f73d8>
40010f1c:	9ce79be7 	fstmiaxls	r7!, {d25-d139}	;@ Deprecated
40010f20:	9ee79de7 	cdpls	13, 14, cr9, cr7, cr7, {7}
40010f24:	a0e79fe7 	rscge	r9, r7, r7, ror #31
40010f28:	a2e7a1e7 	rscge	sl, r7, #-1073741767	; 0xc0000039
40010f2c:	a4e7a3e7 	strbtge	sl, [r7], #999	; 0x3e7
40010f30:	a6e7a5e7 	strbtge	sl, [r7], r7, ror #11
40010f34:	a8e7a7e7 	stmiage	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010f38:	aae7a9e7 	bge	3f9fb6dc <GPM4DAT+0x2e9fb3f8>
40010f3c:	ace7abe7 	fstmiaxge	r7!, {d26-d140}	;@ Deprecated
40010f40:	aee7ade7 	cdpge	13, 14, cr10, cr7, cr7, {7}
40010f44:	b0e7afe7 	rsclt	sl, r7, r7, ror #31
40010f48:	b2e7b1e7 	rsclt	fp, r7, #-1073741767	; 0xc0000039
40010f4c:	b4e7b3e7 	strbtlt	fp, [r7], #999	; 0x3e7
40010f50:	b6e7b5e7 	strbtlt	fp, [r7], r7, ror #11
40010f54:	b8e7b7e7 	stmialt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010f58:	bae7b9e7 	blt	3f9ff6fc <GPM4DAT+0x2e9ff418>
40010f5c:	bce7bbe7 	fstmiaxlt	r7!, {d27-d141}	;@ Deprecated
40010f60:	bee7bde7 	cdplt	13, 14, cr11, cr7, cr7, {7}
40010f64:	c0e7bfe7 	rscgt	fp, r7, r7, ror #31
40010f68:	c2e7c1e7 	rscgt	ip, r7, #-1073741767	; 0xc0000039
40010f6c:	c4e7c3e7 	strbtgt	ip, [r7], #999	; 0x3e7
40010f70:	c6e7c5e7 	strbtgt	ip, [r7], r7, ror #11
40010f74:	c8e7c7e7 	stmiagt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010f78:	cae7c9e7 	bgt	3fa0371c <GPM4DAT+0x2ea03438>
40010f7c:	cce7cbe7 	fstmiaxgt	r7!, {d28-d142}	;@ Deprecated
40010f80:	cee7cde7 	cdpgt	13, 14, cr12, cr7, cr7, {7}
40010f84:	d0e7cfe7 	rscle	ip, r7, r7, ror #31
40010f88:	d2e7d1e7 	rscle	sp, r7, #-1073741767	; 0xc0000039
40010f8c:	d4e7d3e7 	strbtle	sp, [r7], #999	; 0x3e7
40010f90:	d6e7d5e7 	strbtle	sp, [r7], r7, ror #11
40010f94:	d8e7d7e7 	stmiale	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010f98:	dae7d9e7 	ble	3fa0773c <GPM4DAT+0x2ea07458>
40010f9c:	dce7dbe7 	fstmiaxle	r7!, {d29-d143}	;@ Deprecated
40010fa0:	dee7dde7 	cdple	13, 14, cr13, cr7, cr7, {7}
40010fa4:	e0e7dfe7 	rsc	sp, r7, r7, ror #31
40010fa8:	e2e7e1e7 	rsc	lr, r7, #-1073741767	; 0xc0000039
40010fac:	e4e7e3e7 	strbt	lr, [r7], #999	; 0x3e7
40010fb0:	e6e7e5e7 	strbt	lr, [r7], r7, ror #11
40010fb4:	e8e7e7e7 	stmia	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010fb8:	eae7e9e7 	b	3fa0b75c <GPM4DAT+0x2ea0b478>
40010fbc:	ece7ebe7 	fstmiax	r7!, {d30-d144}	;@ Deprecated
40010fc0:	eee7ede7 	cdp	13, 14, cr14, cr7, cr7, {7}
40010fc4:	f0e7efe7 			; <UNDEFINED> instruction: 0xf0e7efe7
40010fc8:	f2e7f1e7 	vmla.f32	d31, d23, d7[1]
40010fcc:	f4e7f3e7 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r7], r7
40010fd0:	f6e7f5e7 			; <UNDEFINED> instruction: 0xf6e7f5e7
40010fd4:	f8e7f7e7 			; <UNDEFINED> instruction: 0xf8e7f7e7
40010fd8:	fae7f9e7 	blx	3fa0f77c <GPM4DAT+0x2ea0f498>
40010fdc:	fce7fbe7 	stc2l	11, cr15, [r7], #924	; 0x39c
40010fe0:	fee7fde7 	cdp2	13, 14, cr15, cr7, cr7, {7}
40010fe4:	32e831e8 	rsccc	r3, r8, #232, 2	; 0x3a
40010fe8:	34e833e8 	strbtcc	r3, [r8], #1000	; 0x3e8
40010fec:	36e835e8 	strbtcc	r3, [r8], r8, ror #11
40010ff0:	38e837e8 	stmiacc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40010ff4:	3ae839e8 	bcc	3fa1f79c <GPM4DAT+0x2ea1f4b8>
40010ff8:	3ce83be8 	vstmiacc	r8!, {d19-<overflow reg d70>}
40010ffc:	3ee83de8 	cdpcc	13, 14, cr3, cr8, cr8, {7}
40011000:	40e83fe8 	rscmi	r3, r8, r8, ror #31
40011004:	42e841e8 	rscmi	r4, r8, #232, 2	; 0x3a
40011008:	44e843e8 	strbtmi	r4, [r8], #1000	; 0x3e8
4001100c:	46e845e8 	strbtmi	r4, [r8], r8, ror #11
40011010:	48e847e8 	stmiami	r8!, {r3, r5, r6, r7, r8, r9, sl, lr}^
40011014:	4ae849e8 	bmi	3fa237bc <GPM4DAT+0x2ea234d8>
40011018:	4ce84be8 	vstmiami	r8!, {d20-<overflow reg d71>}
4001101c:	4ee84de8 	cdpmi	13, 14, cr4, cr8, cr8, {7}
40011020:	50e84fe8 	rscpl	r4, r8, r8, ror #31
40011024:	52e851e8 	rscpl	r5, r8, #232, 2	; 0x3a
40011028:	54e853e8 	strbtpl	r5, [r8], #1000	; 0x3e8
4001102c:	56e855e8 	strbtpl	r5, [r8], r8, ror #11
40011030:	58e857e8 	stmiapl	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011034:	5ae859e8 	bpl	3fa277dc <GPM4DAT+0x2ea274f8>
40011038:	5ce85be8 	vstmiapl	r8!, {d21-<overflow reg d72>}
4001103c:	5ee85de8 	cdppl	13, 14, cr5, cr8, cr8, {7}
40011040:	60e85fe8 	rscvs	r5, r8, r8, ror #31
40011044:	62e861e8 	rscvs	r6, r8, #232, 2	; 0x3a
40011048:	64e863e8 	strbtvs	r6, [r8], #1000	; 0x3e8
4001104c:	66e865e8 	strbtvs	r6, [r8], r8, ror #11
40011050:	68e867e8 	stmiavs	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011054:	6ae869e8 	bvs	3fa2b7fc <GPM4DAT+0x2ea2b518>
40011058:	6ce86be8 	vstmiavs	r8!, {d22-<overflow reg d73>}
4001105c:	6ee86de8 	cdpvs	13, 14, cr6, cr8, cr8, {7}
40011060:	70e86fe8 	rscvc	r6, r8, r8, ror #31
40011064:	72e871e8 	rscvc	r7, r8, #232, 2	; 0x3a
40011068:	74e873e8 	strbtvc	r7, [r8], #1000	; 0x3e8
4001106c:	76e875e8 	strbtvc	r7, [r8], r8, ror #11
40011070:	78e877e8 	stmiavc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011074:	7ae879e8 	bvc	3fa2f81c <GPM4DAT+0x2ea2f538>
40011078:	7ce87be8 	vstmiavc	r8!, {d23-<overflow reg d74>}
4001107c:	7ee87de8 	cdpvc	13, 14, cr7, cr8, cr8, {7}
40011080:	92e891e8 	rscls	r9, r8, #232, 2	; 0x3a
40011084:	94e893e8 	strbtls	r9, [r8], #1000	; 0x3e8
40011088:	96e895e8 	strbtls	r9, [r8], r8, ror #11
4001108c:	98e897e8 	stmials	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011090:	9ae899e8 	bls	3fa37838 <GPM4DAT+0x2ea37554>
40011094:	9ce89be8 	vstmials	r8!, {d25-<overflow reg d76>}
40011098:	9ee89de8 	cdpls	13, 14, cr9, cr8, cr8, {7}
4001109c:	a0e89fe8 	rscge	r9, r8, r8, ror #31
400110a0:	a2e8a1e8 	rscge	sl, r8, #232, 2	; 0x3a
400110a4:	a4e8a3e8 	strbtge	sl, [r8], #1000	; 0x3e8
400110a8:	a6e8a5e8 	strbtge	sl, [r8], r8, ror #11
400110ac:	a8e8a7e8 	stmiage	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, pc}^
400110b0:	aae8a9e8 	bge	3fa3b858 <GPM4DAT+0x2ea3b574>
400110b4:	ace8abe8 	vstmiage	r8!, {d26-<overflow reg d77>}
400110b8:	aee8ade8 	cdpge	13, 14, cr10, cr8, cr8, {7}
400110bc:	b0e8afe8 	rsclt	sl, r8, r8, ror #31
400110c0:	b2e8b1e8 	rsclt	fp, r8, #232, 2	; 0x3a
400110c4:	b4e8b3e8 	strbtlt	fp, [r8], #1000	; 0x3e8
400110c8:	b6e8b5e8 	strbtlt	fp, [r8], r8, ror #11
400110cc:	b8e8b7e8 	stmialt	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400110d0:	bae8b9e8 	blt	3fa3f878 <GPM4DAT+0x2ea3f594>
400110d4:	bce8bbe8 	vstmialt	r8!, {d27-<overflow reg d78>}
400110d8:	bee8bde8 	cdplt	13, 14, cr11, cr8, cr8, {7}
400110dc:	c0e8bfe8 	rscgt	fp, r8, r8, ror #31
400110e0:	c2e8c1e8 	rscgt	ip, r8, #232, 2	; 0x3a
400110e4:	c4e8c3e8 	strbtgt	ip, [r8], #1000	; 0x3e8
400110e8:	c6e8c5e8 	strbtgt	ip, [r8], r8, ror #11
400110ec:	c8e8c7e8 	stmiagt	r8!, {r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400110f0:	cae8c9e8 	bgt	3fa43898 <GPM4DAT+0x2ea435b4>
400110f4:	cce8cbe8 	vstmiagt	r8!, {d28-<overflow reg d79>}
400110f8:	cee8cde8 	cdpgt	13, 14, cr12, cr8, cr8, {7}
400110fc:	d0e8cfe8 	rscle	ip, r8, r8, ror #31
40011100:	d2e8d1e8 	rscle	sp, r8, #232, 2	; 0x3a
40011104:	d4e8d3e8 	strbtle	sp, [r8], #1000	; 0x3e8
40011108:	d6e8d5e8 	strbtle	sp, [r8], r8, ror #11
4001110c:	d8e8d7e8 	stmiale	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011110:	dae8d9e8 	ble	3fa478b8 <GPM4DAT+0x2ea475d4>
40011114:	dce8dbe8 	vstmiale	r8!, {d29-<overflow reg d80>}
40011118:	dee8dde8 	cdple	13, 14, cr13, cr8, cr8, {7}
4001111c:	e0e8dfe8 	rsc	sp, r8, r8, ror #31
40011120:	e2e8e1e8 	rsc	lr, r8, #232, 2	; 0x3a
40011124:	e4e8e3e8 	strbt	lr, [r8], #1000	; 0x3e8
40011128:	e6e8e5e8 	strbt	lr, [r8], r8, ror #11
4001112c:	e8e8e7e8 	stmia	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011130:	eae8e9e8 	b	3fa4b8d8 <GPM4DAT+0x2ea4b5f4>
40011134:	ece8ebe8 	vstmia	r8!, {d30-<overflow reg d81>}
40011138:	eee8ede8 	cdp	13, 14, cr14, cr8, cr8, {7}
4001113c:	f0e8efe8 			; <UNDEFINED> instruction: 0xf0e8efe8
40011140:	f2e8f1e8 	vmla.f32	d31, d24, d8[1]
40011144:	f4e8f3e8 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r8], r8
40011148:	f6e8f5e8 			; <UNDEFINED> instruction: 0xf6e8f5e8
4001114c:	f8e8f7e8 			; <UNDEFINED> instruction: 0xf8e8f7e8
40011150:	fae8f9e8 	blx	3fa4f8f8 <GPM4DAT+0x2ea4f614>
40011154:	fce8fbe8 	stc2l	11, cr15, [r8], #928	; 0x3a0
40011158:	fee8fde8 	cdp2	13, 14, cr15, cr8, cr8, {7}
4001115c:	32e931e9 	rsccc	r3, r9, #1073741882	; 0x4000003a
40011160:	34e933e9 	strbtcc	r3, [r9], #1001	; 0x3e9
40011164:	36e935e9 	strbtcc	r3, [r9], r9, ror #11
40011168:	38e937e9 	stmiacc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001116c:	3ae939e9 	bcc	3fa5f918 <GPM4DAT+0x2ea5f634>
40011170:	3ce93be9 	fstmiaxcc	r9!, {d19-d134}	;@ Deprecated
40011174:	3ee93de9 	cdpcc	13, 14, cr3, cr9, cr9, {7}
40011178:	40e93fe9 	rscmi	r3, r9, r9, ror #31
4001117c:	42e941e9 	rscmi	r4, r9, #1073741882	; 0x4000003a
40011180:	44e943e9 	strbtmi	r4, [r9], #1001	; 0x3e9
40011184:	46e945e9 	strbtmi	r4, [r9], r9, ror #11
40011188:	48e947e9 	stmiami	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr}^
4001118c:	4ae949e9 	bmi	3fa63938 <GPM4DAT+0x2ea63654>
40011190:	4ce94be9 	fstmiaxmi	r9!, {d20-d135}	;@ Deprecated
40011194:	4ee94de9 	cdpmi	13, 14, cr4, cr9, cr9, {7}
40011198:	50e94fe9 	rscpl	r4, r9, r9, ror #31
4001119c:	52e951e9 	rscpl	r5, r9, #1073741882	; 0x4000003a
400111a0:	54e953e9 	strbtpl	r5, [r9], #1001	; 0x3e9
400111a4:	56e955e9 	strbtpl	r5, [r9], r9, ror #11
400111a8:	58e957e9 	stmiapl	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
400111ac:	5ae959e9 	bpl	3fa67958 <GPM4DAT+0x2ea67674>
400111b0:	5ce95be9 	fstmiaxpl	r9!, {d21-d136}	;@ Deprecated
400111b4:	5ee95de9 	cdppl	13, 14, cr5, cr9, cr9, {7}
400111b8:	60e95fe9 	rscvs	r5, r9, r9, ror #31
400111bc:	62e961e9 	rscvs	r6, r9, #1073741882	; 0x4000003a
400111c0:	64e963e9 	strbtvs	r6, [r9], #1001	; 0x3e9
400111c4:	66e965e9 	strbtvs	r6, [r9], r9, ror #11
400111c8:	68e967e9 	stmiavs	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400111cc:	6ae969e9 	bvs	3fa6b978 <GPM4DAT+0x2ea6b694>
400111d0:	6ce96be9 	fstmiaxvs	r9!, {d22-d137}	;@ Deprecated
400111d4:	6ee96de9 	cdpvs	13, 14, cr6, cr9, cr9, {7}
400111d8:	70e96fe9 	rscvc	r6, r9, r9, ror #31
400111dc:	72e971e9 	rscvc	r7, r9, #1073741882	; 0x4000003a
400111e0:	74e973e9 	strbtvc	r7, [r9], #1001	; 0x3e9
400111e4:	76e975e9 	strbtvc	r7, [r9], r9, ror #11
400111e8:	78e977e9 	stmiavc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400111ec:	7ae979e9 	bvc	3fa6f998 <GPM4DAT+0x2ea6f6b4>
400111f0:	7ce97be9 	fstmiaxvc	r9!, {d23-d138}	;@ Deprecated
400111f4:	7ee97de9 	cdpvc	13, 14, cr7, cr9, cr9, {7}
400111f8:	92e991e9 	rscls	r9, r9, #1073741882	; 0x4000003a
400111fc:	94e993e9 	strbtls	r9, [r9], #1001	; 0x3e9
40011200:	96e995e9 	strbtls	r9, [r9], r9, ror #11
40011204:	98e997e9 	stmials	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011208:	9ae999e9 	bls	3fa779b4 <GPM4DAT+0x2ea776d0>
4001120c:	9ce99be9 	fstmiaxls	r9!, {d25-d140}	;@ Deprecated
40011210:	9ee99de9 	cdpls	13, 14, cr9, cr9, cr9, {7}
40011214:	a0e99fe9 	rscge	r9, r9, r9, ror #31
40011218:	a2e9a1e9 	rscge	sl, r9, #1073741882	; 0x4000003a
4001121c:	a4e9a3e9 	strbtge	sl, [r9], #1001	; 0x3e9
40011220:	a6e9a5e9 	strbtge	sl, [r9], r9, ror #11
40011224:	a8e9a7e9 	stmiage	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011228:	aae9a9e9 	bge	3fa7b9d4 <GPM4DAT+0x2ea7b6f0>
4001122c:	ace9abe9 	fstmiaxge	r9!, {d26-d141}	;@ Deprecated
40011230:	aee9ade9 	cdpge	13, 14, cr10, cr9, cr9, {7}
40011234:	b0e9afe9 	rsclt	sl, r9, r9, ror #31
40011238:	b2e9b1e9 	rsclt	fp, r9, #1073741882	; 0x4000003a
4001123c:	b4e9b3e9 	strbtlt	fp, [r9], #1001	; 0x3e9
40011240:	b6e9b5e9 	strbtlt	fp, [r9], r9, ror #11
40011244:	b8e9b7e9 	stmialt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011248:	bae9b9e9 	blt	3fa7f9f4 <GPM4DAT+0x2ea7f710>
4001124c:	bce9bbe9 	fstmiaxlt	r9!, {d27-d142}	;@ Deprecated
40011250:	bee9bde9 	cdplt	13, 14, cr11, cr9, cr9, {7}
40011254:	c0e9bfe9 	rscgt	fp, r9, r9, ror #31
40011258:	c2e9c1e9 	rscgt	ip, r9, #1073741882	; 0x4000003a
4001125c:	c4e9c3e9 	strbtgt	ip, [r9], #1001	; 0x3e9
40011260:	c6e9c5e9 	strbtgt	ip, [r9], r9, ror #11
40011264:	c8e9c7e9 	stmiagt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011268:	cae9c9e9 	bgt	3fa83a14 <GPM4DAT+0x2ea83730>
4001126c:	cce9cbe9 	fstmiaxgt	r9!, {d28-d143}	;@ Deprecated
40011270:	cee9cde9 	cdpgt	13, 14, cr12, cr9, cr9, {7}
40011274:	d0e9cfe9 	rscle	ip, r9, r9, ror #31
40011278:	d2e9d1e9 	rscle	sp, r9, #1073741882	; 0x4000003a
4001127c:	d4e9d3e9 	strbtle	sp, [r9], #1001	; 0x3e9
40011280:	d6e9d5e9 	strbtle	sp, [r9], r9, ror #11
40011284:	d8e9d7e9 	stmiale	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011288:	dae9d9e9 	ble	3fa87a34 <GPM4DAT+0x2ea87750>
4001128c:	dce9dbe9 	fstmiaxle	r9!, {d29-d144}	;@ Deprecated
40011290:	dee9dde9 	cdple	13, 14, cr13, cr9, cr9, {7}
40011294:	e0e9dfe9 	rsc	sp, r9, r9, ror #31
40011298:	e2e9e1e9 	rsc	lr, r9, #1073741882	; 0x4000003a
4001129c:	e4e9e3e9 	strbt	lr, [r9], #1001	; 0x3e9
400112a0:	e6e9e5e9 	strbt	lr, [r9], r9, ror #11
400112a4:	e8e9e7e9 	stmia	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400112a8:	eae9e9e9 	b	3fa8ba54 <GPM4DAT+0x2ea8b770>
400112ac:	ece9ebe9 	fstmiax	r9!, {d30-d145}	;@ Deprecated
400112b0:	eee9ede9 	cdp	13, 14, cr14, cr9, cr9, {7}
400112b4:	f0e9efe9 			; <UNDEFINED> instruction: 0xf0e9efe9
400112b8:	f2e9f1e9 	vmla.f32	d31, d25, d9[1]
400112bc:	f4e9f3e9 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r9], r9
400112c0:	f6e9f5e9 			; <UNDEFINED> instruction: 0xf6e9f5e9
400112c4:	f8e9f7e9 			; <UNDEFINED> instruction: 0xf8e9f7e9
400112c8:	fae9f9e9 	blx	3fa8fa74 <GPM4DAT+0x2ea8f790>
400112cc:	fce9fbe9 	stc2l	11, cr15, [r9], #932	; 0x3a4
400112d0:	fee9fde9 	cdp2	13, 14, cr15, cr9, cr9, {7}
400112d4:	32ea31ea 	rsccc	r3, sl, #-2147483590	; 0x8000003a
400112d8:	34ea33ea 	strbtcc	r3, [sl], #1002	; 0x3ea
400112dc:	36ea35ea 	strbtcc	r3, [sl], sl, ror #11
400112e0:	38ea37ea 	stmiacc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400112e4:	3aea39ea 	bcc	3fa9fa94 <GPM4DAT+0x2ea9f7b0>
400112e8:	3cea3bea 	vstmiacc	sl!, {d19-<overflow reg d71>}
400112ec:	3eea3dea 	cdpcc	13, 14, cr3, cr10, cr10, {7}
400112f0:	40ea3fea 	rscmi	r3, sl, sl, ror #31
400112f4:	42ea41ea 	rscmi	r4, sl, #-2147483590	; 0x8000003a
400112f8:	44ea43ea 	strbtmi	r4, [sl], #1002	; 0x3ea
400112fc:	46ea45ea 	strbtmi	r4, [sl], sl, ror #11
40011300:	48ea47ea 	stmiami	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr}^
40011304:	4aea49ea 	bmi	3faa3ab4 <GPM4DAT+0x2eaa37d0>
40011308:	4cea4bea 	vstmiami	sl!, {d20-<overflow reg d72>}
4001130c:	4eea4dea 	cdpmi	13, 14, cr4, cr10, cr10, {7}
40011310:	50ea4fea 	rscpl	r4, sl, sl, ror #31
40011314:	52ea51ea 	rscpl	r5, sl, #-2147483590	; 0x8000003a
40011318:	54ea53ea 	strbtpl	r5, [sl], #1002	; 0x3ea
4001131c:	56ea55ea 	strbtpl	r5, [sl], sl, ror #11
40011320:	58ea57ea 	stmiapl	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011324:	5aea59ea 	bpl	3faa7ad4 <GPM4DAT+0x2eaa77f0>
40011328:	5cea5bea 	vstmiapl	sl!, {d21-<overflow reg d73>}
4001132c:	5eea5dea 	cdppl	13, 14, cr5, cr10, cr10, {7}
40011330:	60ea5fea 	rscvs	r5, sl, sl, ror #31
40011334:	62ea61ea 	rscvs	r6, sl, #-2147483590	; 0x8000003a
40011338:	64ea63ea 	strbtvs	r6, [sl], #1002	; 0x3ea
4001133c:	66ea65ea 	strbtvs	r6, [sl], sl, ror #11
40011340:	68ea67ea 	stmiavs	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011344:	6aea69ea 	bvs	3faabaf4 <GPM4DAT+0x2eaab810>
40011348:	6cea6bea 	vstmiavs	sl!, {d22-<overflow reg d74>}
4001134c:	6eea6dea 	cdpvs	13, 14, cr6, cr10, cr10, {7}
40011350:	70ea6fea 	rscvc	r6, sl, sl, ror #31
40011354:	72ea71ea 	rscvc	r7, sl, #-2147483590	; 0x8000003a
40011358:	74ea73ea 	strbtvc	r7, [sl], #1002	; 0x3ea
4001135c:	76ea75ea 	strbtvc	r7, [sl], sl, ror #11
40011360:	78ea77ea 	stmiavc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011364:	7aea79ea 	bvc	3faafb14 <GPM4DAT+0x2eaaf830>
40011368:	7cea7bea 	vstmiavc	sl!, {d23-<overflow reg d75>}
4001136c:	7eea7dea 	cdpvc	13, 14, cr7, cr10, cr10, {7}
40011370:	92ea91ea 	rscls	r9, sl, #-2147483590	; 0x8000003a
40011374:	94ea93ea 	strbtls	r9, [sl], #1002	; 0x3ea
40011378:	96ea95ea 	strbtls	r9, [sl], sl, ror #11
4001137c:	98ea97ea 	stmials	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011380:	9aea99ea 	bls	3fab7b30 <GPM4DAT+0x2eab784c>
40011384:	9cea9bea 	vstmials	sl!, {d25-<overflow reg d77>}
40011388:	9eea9dea 	cdpls	13, 14, cr9, cr10, cr10, {7}
4001138c:	a0ea9fea 	rscge	r9, sl, sl, ror #31
40011390:	a2eaa1ea 	rscge	sl, sl, #-2147483590	; 0x8000003a
40011394:	a4eaa3ea 	strbtge	sl, [sl], #1002	; 0x3ea
40011398:	a6eaa5ea 	strbtge	sl, [sl], sl, ror #11
4001139c:	a8eaa7ea 	stmiage	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
400113a0:	aaeaa9ea 	bge	3fabbb50 <GPM4DAT+0x2eabb86c>
400113a4:	aceaabea 	vstmiage	sl!, {d26-<overflow reg d78>}
400113a8:	aeeaadea 	cdpge	13, 14, cr10, cr10, cr10, {7}
400113ac:	b0eaafea 	rsclt	sl, sl, sl, ror #31
400113b0:	b2eab1ea 	rsclt	fp, sl, #-2147483590	; 0x8000003a
400113b4:	b4eab3ea 	strbtlt	fp, [sl], #1002	; 0x3ea
400113b8:	b6eab5ea 	strbtlt	fp, [sl], sl, ror #11
400113bc:	b8eab7ea 	stmialt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400113c0:	baeab9ea 	blt	3fabfb70 <GPM4DAT+0x2eabf88c>
400113c4:	bceabbea 	vstmialt	sl!, {d27-<overflow reg d79>}
400113c8:	beeabdea 	cdplt	13, 14, cr11, cr10, cr10, {7}
400113cc:	c0eabfea 	rscgt	fp, sl, sl, ror #31
400113d0:	c2eac1ea 	rscgt	ip, sl, #-2147483590	; 0x8000003a
400113d4:	c4eac3ea 	strbtgt	ip, [sl], #1002	; 0x3ea
400113d8:	c6eac5ea 	strbtgt	ip, [sl], sl, ror #11
400113dc:	c8eac7ea 	stmiagt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400113e0:	caeac9ea 	bgt	3fac3b90 <GPM4DAT+0x2eac38ac>
400113e4:	cceacbea 	vstmiagt	sl!, {d28-<overflow reg d80>}
400113e8:	ceeacdea 	cdpgt	13, 14, cr12, cr10, cr10, {7}
400113ec:	d0eacfea 	rscle	ip, sl, sl, ror #31
400113f0:	d2ead1ea 	rscle	sp, sl, #-2147483590	; 0x8000003a
400113f4:	d4ead3ea 	strbtle	sp, [sl], #1002	; 0x3ea
400113f8:	d6ead5ea 	strbtle	sp, [sl], sl, ror #11
400113fc:	d8ead7ea 	stmiale	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011400:	daead9ea 	ble	3fac7bb0 <GPM4DAT+0x2eac78cc>
40011404:	dceadbea 	vstmiale	sl!, {d29-<overflow reg d81>}
40011408:	deeaddea 	cdple	13, 14, cr13, cr10, cr10, {7}
4001140c:	e0eadfea 	rsc	sp, sl, sl, ror #31
40011410:	e2eae1ea 	rsc	lr, sl, #-2147483590	; 0x8000003a
40011414:	e4eae3ea 	strbt	lr, [sl], #1002	; 0x3ea
40011418:	e6eae5ea 	strbt	lr, [sl], sl, ror #11
4001141c:	e8eae7ea 	stmia	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011420:	eaeae9ea 	b	3facbbd0 <GPM4DAT+0x2eacb8ec>
40011424:	eceaebea 	vstmia	sl!, {d30-<overflow reg d82>}
40011428:	eeeaedea 	cdp	13, 14, cr14, cr10, cr10, {7}
4001142c:	f0eaefea 			; <UNDEFINED> instruction: 0xf0eaefea
40011430:	f2eaf1ea 	vmla.f32	d31, d26, d10[1]
40011434:	f4eaf3ea 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sl], sl
40011438:	f6eaf5ea 			; <UNDEFINED> instruction: 0xf6eaf5ea
4001143c:	f8eaf7ea 			; <UNDEFINED> instruction: 0xf8eaf7ea
40011440:	faeaf9ea 	blx	3facfbf0 <GPM4DAT+0x2eacf90c>
40011444:	fceafbea 	stc2l	11, cr15, [sl], #936	; 0x3a8
40011448:	feeafdea 	cdp2	13, 14, cr15, cr10, cr10, {7}
4001144c:	32eb31eb 	rsccc	r3, fp, #-1073741766	; 0xc000003a
40011450:	34eb33eb 	strbtcc	r3, [fp], #1003	; 0x3eb
40011454:	36eb35eb 	strbtcc	r3, [fp], fp, ror #11
40011458:	38eb37eb 	stmiacc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001145c:	3aeb39eb 	bcc	3fadfc10 <GPM4DAT+0x2eadf92c>
40011460:	3ceb3beb 	fstmiaxcc	fp!, {d19-d135}	;@ Deprecated
40011464:	3eeb3deb 	cdpcc	13, 14, cr3, cr11, cr11, {7}
40011468:	40eb3feb 	rscmi	r3, fp, fp, ror #31
4001146c:	42eb41eb 	rscmi	r4, fp, #-1073741766	; 0xc000003a
40011470:	44eb43eb 	strbtmi	r4, [fp], #1003	; 0x3eb
40011474:	46eb45eb 	strbtmi	r4, [fp], fp, ror #11
40011478:	48eb47eb 	stmiami	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr}^
4001147c:	4aeb49eb 	bmi	3fae3c30 <GPM4DAT+0x2eae394c>
40011480:	4ceb4beb 	fstmiaxmi	fp!, {d20-d136}	;@ Deprecated
40011484:	4eeb4deb 	cdpmi	13, 14, cr4, cr11, cr11, {7}
40011488:	50eb4feb 	rscpl	r4, fp, fp, ror #31
4001148c:	52eb51eb 	rscpl	r5, fp, #-1073741766	; 0xc000003a
40011490:	54eb53eb 	strbtpl	r5, [fp], #1003	; 0x3eb
40011494:	56eb55eb 	strbtpl	r5, [fp], fp, ror #11
40011498:	58eb57eb 	stmiapl	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001149c:	5aeb59eb 	bpl	3fae7c50 <GPM4DAT+0x2eae796c>
400114a0:	5ceb5beb 	fstmiaxpl	fp!, {d21-d137}	;@ Deprecated
400114a4:	5eeb5deb 	cdppl	13, 14, cr5, cr11, cr11, {7}
400114a8:	60eb5feb 	rscvs	r5, fp, fp, ror #31
400114ac:	62eb61eb 	rscvs	r6, fp, #-1073741766	; 0xc000003a
400114b0:	64eb63eb 	strbtvs	r6, [fp], #1003	; 0x3eb
400114b4:	66eb65eb 	strbtvs	r6, [fp], fp, ror #11
400114b8:	68eb67eb 	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400114bc:	6aeb69eb 	bvs	3faebc70 <GPM4DAT+0x2eaeb98c>
400114c0:	6ceb6beb 	fstmiaxvs	fp!, {d22-d138}	;@ Deprecated
400114c4:	6eeb6deb 	cdpvs	13, 14, cr6, cr11, cr11, {7}
400114c8:	70eb6feb 	rscvc	r6, fp, fp, ror #31
400114cc:	72eb71eb 	rscvc	r7, fp, #-1073741766	; 0xc000003a
400114d0:	74eb73eb 	strbtvc	r7, [fp], #1003	; 0x3eb
400114d4:	76eb75eb 	strbtvc	r7, [fp], fp, ror #11
400114d8:	78eb77eb 	stmiavc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400114dc:	7aeb79eb 	bvc	3faefc90 <GPM4DAT+0x2eaef9ac>
400114e0:	7ceb7beb 	fstmiaxvc	fp!, {d23-d139}	;@ Deprecated
400114e4:	7eeb7deb 	cdpvc	13, 14, cr7, cr11, cr11, {7}
400114e8:	92eb91eb 	rscls	r9, fp, #-1073741766	; 0xc000003a
400114ec:	94eb93eb 	strbtls	r9, [fp], #1003	; 0x3eb
400114f0:	96eb95eb 	strbtls	r9, [fp], fp, ror #11
400114f4:	98eb97eb 	stmials	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400114f8:	9aeb99eb 	bls	3faf7cac <GPM4DAT+0x2eaf79c8>
400114fc:	9ceb9beb 	fstmiaxls	fp!, {d25-d141}	;@ Deprecated
40011500:	9eeb9deb 	cdpls	13, 14, cr9, cr11, cr11, {7}
40011504:	a0eb9feb 	rscge	r9, fp, fp, ror #31
40011508:	a2eba1eb 	rscge	sl, fp, #-1073741766	; 0xc000003a
4001150c:	a4eba3eb 	strbtge	sl, [fp], #1003	; 0x3eb
40011510:	a6eba5eb 	strbtge	sl, [fp], fp, ror #11
40011514:	a8eba7eb 	stmiage	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011518:	aaeba9eb 	bge	3fafbccc <GPM4DAT+0x2eafb9e8>
4001151c:	acebabeb 	fstmiaxge	fp!, {d26-d142}	;@ Deprecated
40011520:	aeebadeb 	cdpge	13, 14, cr10, cr11, cr11, {7}
40011524:	b0ebafeb 	rsclt	sl, fp, fp, ror #31
40011528:	b2ebb1eb 	rsclt	fp, fp, #-1073741766	; 0xc000003a
4001152c:	b4ebb3eb 	strbtlt	fp, [fp], #1003	; 0x3eb
40011530:	b6ebb5eb 	strbtlt	fp, [fp], fp, ror #11
40011534:	b8ebb7eb 	stmialt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011538:	baebb9eb 	blt	3faffcec <GPM4DAT+0x2eaffa08>
4001153c:	bcebbbeb 	fstmiaxlt	fp!, {d27-d143}	;@ Deprecated
40011540:	beebbdeb 	cdplt	13, 14, cr11, cr11, cr11, {7}
40011544:	c0ebbfeb 	rscgt	fp, fp, fp, ror #31
40011548:	c2ebc1eb 	rscgt	ip, fp, #-1073741766	; 0xc000003a
4001154c:	c4ebc3eb 	strbtgt	ip, [fp], #1003	; 0x3eb
40011550:	c6ebc5eb 	strbtgt	ip, [fp], fp, ror #11
40011554:	c8ebc7eb 	stmiagt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011558:	caebc9eb 	bgt	3fb03d0c <GPM4DAT+0x2eb03a28>
4001155c:	ccebcbeb 	fstmiaxgt	fp!, {d28-d144}	;@ Deprecated
40011560:	ceebcdeb 	cdpgt	13, 14, cr12, cr11, cr11, {7}
40011564:	d0ebcfeb 	rscle	ip, fp, fp, ror #31
40011568:	d2ebd1eb 	rscle	sp, fp, #-1073741766	; 0xc000003a
4001156c:	d4ebd3eb 	strbtle	sp, [fp], #1003	; 0x3eb
40011570:	d6ebd5eb 	strbtle	sp, [fp], fp, ror #11
40011574:	d8ebd7eb 	stmiale	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011578:	daebd9eb 	ble	3fb07d2c <GPM4DAT+0x2eb07a48>
4001157c:	dcebdbeb 	fstmiaxle	fp!, {d29-d145}	;@ Deprecated
40011580:	deebddeb 	cdple	13, 14, cr13, cr11, cr11, {7}
40011584:	e0ebdfeb 	rsc	sp, fp, fp, ror #31
40011588:	e2ebe1eb 	rsc	lr, fp, #-1073741766	; 0xc000003a
4001158c:	e4ebe3eb 	strbt	lr, [fp], #1003	; 0x3eb
40011590:	e6ebe5eb 	strbt	lr, [fp], fp, ror #11
40011594:	e8ebe7eb 	stmia	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011598:	eaebe9eb 	b	3fb0bd4c <GPM4DAT+0x2eb0ba68>
4001159c:	ecebebeb 	fstmiax	fp!, {d30-d146}	;@ Deprecated
400115a0:	eeebedeb 	cdp	13, 14, cr14, cr11, cr11, {7}
400115a4:	f0ebefeb 			; <UNDEFINED> instruction: 0xf0ebefeb
400115a8:	f2ebf1eb 	vmla.f32	d31, d27, d11[1]
400115ac:	f4ebf3eb 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [fp], fp
400115b0:	f6ebf5eb 			; <UNDEFINED> instruction: 0xf6ebf5eb
400115b4:	f8ebf7eb 			; <UNDEFINED> instruction: 0xf8ebf7eb
400115b8:	faebf9eb 	blx	3fb0fd6c <GPM4DAT+0x2eb0fa88>
400115bc:	fcebfbeb 	stc2l	11, cr15, [fp], #940	; 0x3ac
400115c0:	feebfdeb 	cdp2	13, 14, cr15, cr11, cr11, {7}
400115c4:	32ec31ec 	rsccc	r3, ip, #236, 2	; 0x3b
400115c8:	34ec33ec 	strbtcc	r3, [ip], #1004	; 0x3ec
400115cc:	36ec35ec 	strbtcc	r3, [ip], ip, ror #11
400115d0:	38ec37ec 	stmiacc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400115d4:	3aec39ec 	bcc	3fb1fd8c <GPM4DAT+0x2eb1faa8>
400115d8:	3cec3bec 	vstmiacc	ip!, {d19-<overflow reg d72>}
400115dc:	3eec3dec 	cdpcc	13, 14, cr3, cr12, cr12, {7}
400115e0:	40ec3fec 	rscmi	r3, ip, ip, ror #31
400115e4:	42ec41ec 	rscmi	r4, ip, #236, 2	; 0x3b
400115e8:	44ec43ec 	strbtmi	r4, [ip], #1004	; 0x3ec
400115ec:	46ec45ec 	strbtmi	r4, [ip], ip, ror #11
400115f0:	48ec47ec 	stmiami	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr}^
400115f4:	4aec49ec 	bmi	3fb23dac <GPM4DAT+0x2eb23ac8>
400115f8:	4cec4bec 	vstmiami	ip!, {d20-<overflow reg d73>}
400115fc:	4eec4dec 	cdpmi	13, 14, cr4, cr12, cr12, {7}
40011600:	50ec4fec 	rscpl	r4, ip, ip, ror #31
40011604:	52ec51ec 	rscpl	r5, ip, #236, 2	; 0x3b
40011608:	54ec53ec 	strbtpl	r5, [ip], #1004	; 0x3ec
4001160c:	56ec55ec 	strbtpl	r5, [ip], ip, ror #11
40011610:	58ec57ec 	stmiapl	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011614:	5aec59ec 	bpl	3fb27dcc <GPM4DAT+0x2eb27ae8>
40011618:	5cec5bec 	vstmiapl	ip!, {d21-<overflow reg d74>}
4001161c:	5eec5dec 	cdppl	13, 14, cr5, cr12, cr12, {7}
40011620:	60ec5fec 	rscvs	r5, ip, ip, ror #31
40011624:	62ec61ec 	rscvs	r6, ip, #236, 2	; 0x3b
40011628:	64ec63ec 	strbtvs	r6, [ip], #1004	; 0x3ec
4001162c:	66ec65ec 	strbtvs	r6, [ip], ip, ror #11
40011630:	68ec67ec 	stmiavs	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011634:	6aec69ec 	bvs	3fb2bdec <GPM4DAT+0x2eb2bb08>
40011638:	6cec6bec 	vstmiavs	ip!, {d22-<overflow reg d75>}
4001163c:	6eec6dec 	cdpvs	13, 14, cr6, cr12, cr12, {7}
40011640:	70ec6fec 	rscvc	r6, ip, ip, ror #31
40011644:	72ec71ec 	rscvc	r7, ip, #236, 2	; 0x3b
40011648:	74ec73ec 	strbtvc	r7, [ip], #1004	; 0x3ec
4001164c:	76ec75ec 	strbtvc	r7, [ip], ip, ror #11
40011650:	78ec77ec 	stmiavc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011654:	7aec79ec 	bvc	3fb2fe0c <GPM4DAT+0x2eb2fb28>
40011658:	7cec7bec 	vstmiavc	ip!, {d23-<overflow reg d76>}
4001165c:	7eec7dec 	cdpvc	13, 14, cr7, cr12, cr12, {7}
40011660:	92ec91ec 	rscls	r9, ip, #236, 2	; 0x3b
40011664:	94ec93ec 	strbtls	r9, [ip], #1004	; 0x3ec
40011668:	96ec95ec 	strbtls	r9, [ip], ip, ror #11
4001166c:	98ec97ec 	stmials	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011670:	9aec99ec 	bls	3fb37e28 <GPM4DAT+0x2eb37b44>
40011674:	9cec9bec 	vstmials	ip!, {d25-<overflow reg d78>}
40011678:	9eec9dec 	cdpls	13, 14, cr9, cr12, cr12, {7}
4001167c:	a0ec9fec 	rscge	r9, ip, ip, ror #31
40011680:	a2eca1ec 	rscge	sl, ip, #236, 2	; 0x3b
40011684:	a4eca3ec 	strbtge	sl, [ip], #1004	; 0x3ec
40011688:	a6eca5ec 	strbtge	sl, [ip], ip, ror #11
4001168c:	a8eca7ec 	stmiage	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011690:	aaeca9ec 	bge	3fb3be48 <GPM4DAT+0x2eb3bb64>
40011694:	acecabec 	vstmiage	ip!, {d26-<overflow reg d79>}
40011698:	aeecadec 	cdpge	13, 14, cr10, cr12, cr12, {7}
4001169c:	b0ecafec 	rsclt	sl, ip, ip, ror #31
400116a0:	b2ecb1ec 	rsclt	fp, ip, #236, 2	; 0x3b
400116a4:	b4ecb3ec 	strbtlt	fp, [ip], #1004	; 0x3ec
400116a8:	b6ecb5ec 	strbtlt	fp, [ip], ip, ror #11
400116ac:	b8ecb7ec 	stmialt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400116b0:	baecb9ec 	blt	3fb3fe68 <GPM4DAT+0x2eb3fb84>
400116b4:	bcecbbec 	vstmialt	ip!, {d27-<overflow reg d80>}
400116b8:	beecbdec 	cdplt	13, 14, cr11, cr12, cr12, {7}
400116bc:	c0ecbfec 	rscgt	fp, ip, ip, ror #31
400116c0:	c2ecc1ec 	rscgt	ip, ip, #236, 2	; 0x3b
400116c4:	c4ecc3ec 	strbtgt	ip, [ip], #1004	; 0x3ec
400116c8:	c6ecc5ec 	strbtgt	ip, [ip], ip, ror #11
400116cc:	c8ecc7ec 	stmiagt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400116d0:	caecc9ec 	bgt	3fb43e88 <GPM4DAT+0x2eb43ba4>
400116d4:	cceccbec 	vstmiagt	ip!, {d28-<overflow reg d81>}
400116d8:	ceeccdec 	cdpgt	13, 14, cr12, cr12, cr12, {7}
400116dc:	d0eccfec 	rscle	ip, ip, ip, ror #31
400116e0:	d2ecd1ec 	rscle	sp, ip, #236, 2	; 0x3b
400116e4:	d4ecd3ec 	strbtle	sp, [ip], #1004	; 0x3ec
400116e8:	d6ecd5ec 	strbtle	sp, [ip], ip, ror #11
400116ec:	d8ecd7ec 	stmiale	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400116f0:	daecd9ec 	ble	3fb47ea8 <GPM4DAT+0x2eb47bc4>
400116f4:	dcecdbec 	vstmiale	ip!, {d29-<overflow reg d82>}
400116f8:	deecddec 	cdple	13, 14, cr13, cr12, cr12, {7}
400116fc:	e0ecdfec 	rsc	sp, ip, ip, ror #31
40011700:	e2ece1ec 	rsc	lr, ip, #236, 2	; 0x3b
40011704:	e4ece3ec 	strbt	lr, [ip], #1004	; 0x3ec
40011708:	e6ece5ec 	strbt	lr, [ip], ip, ror #11
4001170c:	e8ece7ec 	stmia	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011710:	eaece9ec 	b	3fb4bec8 <GPM4DAT+0x2eb4bbe4>
40011714:	ececebec 	vstmia	ip!, {d30-<overflow reg d83>}
40011718:	eeecedec 	cdp	13, 14, cr14, cr12, cr12, {7}
4001171c:	f0ecefec 			; <UNDEFINED> instruction: 0xf0ecefec
40011720:	f2ecf1ec 	vmla.f32	d31, d28, d12[1]
40011724:	f4ecf3ec 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [ip], ip
40011728:	f6ecf5ec 			; <UNDEFINED> instruction: 0xf6ecf5ec
4001172c:	f8ecf7ec 			; <UNDEFINED> instruction: 0xf8ecf7ec
40011730:	faecf9ec 	blx	3fb4fee8 <GPM4DAT+0x2eb4fc04>
40011734:	fcecfbec 	stc2l	11, cr15, [ip], #944	; 0x3b0
40011738:	feecfdec 	cdp2	13, 14, cr15, cr12, cr12, {7}
4001173c:	32ed31ed 	rsccc	r3, sp, #1073741883	; 0x4000003b
40011740:	34ed33ed 	strbtcc	r3, [sp], #1005	; 0x3ed
40011744:	36ed35ed 	strbtcc	r3, [sp], sp, ror #11
40011748:	38ed37ed 	stmiacc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
4001174c:	3aed39ed 	bcc	3fb5ff08 <GPM4DAT+0x2eb5fc24>
40011750:	3ced3bed 	fstmiaxcc	sp!, {d19-d136}	;@ Deprecated
40011754:	3eed3ded 	cdpcc	13, 14, cr3, cr13, cr13, {7}
40011758:	40ed3fed 	rscmi	r3, sp, sp, ror #31
4001175c:	42ed41ed 	rscmi	r4, sp, #1073741883	; 0x4000003b
40011760:	44ed43ed 	strbtmi	r4, [sp], #1005	; 0x3ed
40011764:	46ed45ed 	strbtmi	r4, [sp], sp, ror #11
40011768:	48ed47ed 	stmiami	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
4001176c:	4aed49ed 	bmi	3fb63f28 <GPM4DAT+0x2eb63c44>
40011770:	4ced4bed 	fstmiaxmi	sp!, {d20-d137}	;@ Deprecated
40011774:	4eed4ded 	cdpmi	13, 14, cr4, cr13, cr13, {7}
40011778:	50ed4fed 	rscpl	r4, sp, sp, ror #31
4001177c:	52ed51ed 	rscpl	r5, sp, #1073741883	; 0x4000003b
40011780:	54ed53ed 	strbtpl	r5, [sp], #1005	; 0x3ed
40011784:	56ed55ed 	strbtpl	r5, [sp], sp, ror #11
40011788:	58ed57ed 	stmiapl	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001178c:	5aed59ed 	bpl	3fb67f48 <GPM4DAT+0x2eb67c64>
40011790:	5ced5bed 	fstmiaxpl	sp!, {d21-d138}	;@ Deprecated
40011794:	5eed5ded 	cdppl	13, 14, cr5, cr13, cr13, {7}
40011798:	60ed5fed 	rscvs	r5, sp, sp, ror #31
4001179c:	62ed61ed 	rscvs	r6, sp, #1073741883	; 0x4000003b
400117a0:	64ed63ed 	strbtvs	r6, [sp], #1005	; 0x3ed
400117a4:	66ed65ed 	strbtvs	r6, [sp], sp, ror #11
400117a8:	68ed67ed 	stmiavs	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400117ac:	6aed69ed 	bvs	3fb6bf68 <GPM4DAT+0x2eb6bc84>
400117b0:	6ced6bed 	fstmiaxvs	sp!, {d22-d139}	;@ Deprecated
400117b4:	6eed6ded 	cdpvs	13, 14, cr6, cr13, cr13, {7}
400117b8:	70ed6fed 	rscvc	r6, sp, sp, ror #31
400117bc:	72ed71ed 	rscvc	r7, sp, #1073741883	; 0x4000003b
400117c0:	74ed73ed 	strbtvc	r7, [sp], #1005	; 0x3ed
400117c4:	76ed75ed 	strbtvc	r7, [sp], sp, ror #11
400117c8:	78ed77ed 	stmiavc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400117cc:	7aed79ed 	bvc	3fb6ff88 <GPM4DAT+0x2eb6fca4>
400117d0:	7ced7bed 	fstmiaxvc	sp!, {d23-d140}	;@ Deprecated
400117d4:	7eed7ded 	cdpvc	13, 14, cr7, cr13, cr13, {7}
400117d8:	92ed91ed 	rscls	r9, sp, #1073741883	; 0x4000003b
400117dc:	94ed93ed 	strbtls	r9, [sp], #1005	; 0x3ed
400117e0:	96ed95ed 	strbtls	r9, [sp], sp, ror #11
400117e4:	98ed97ed 	stmials	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400117e8:	9aed99ed 	bls	3fb77fa4 <GPM4DAT+0x2eb77cc0>
400117ec:	9ced9bed 	fstmiaxls	sp!, {d25-d142}	;@ Deprecated
400117f0:	9eed9ded 	cdpls	13, 14, cr9, cr13, cr13, {7}
400117f4:	a0ed9fed 	rscge	r9, sp, sp, ror #31
400117f8:	a2eda1ed 	rscge	sl, sp, #1073741883	; 0x4000003b
400117fc:	a4eda3ed 	strbtge	sl, [sp], #1005	; 0x3ed
40011800:	a6eda5ed 	strbtge	sl, [sp], sp, ror #11
40011804:	a8eda7ed 	stmiage	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011808:	aaeda9ed 	bge	3fb7bfc4 <GPM4DAT+0x2eb7bce0>
4001180c:	acedabed 	fstmiaxge	sp!, {d26-d143}	;@ Deprecated
40011810:	aeedaded 	cdpge	13, 14, cr10, cr13, cr13, {7}
40011814:	b0edafed 	rsclt	sl, sp, sp, ror #31
40011818:	b2edb1ed 	rsclt	fp, sp, #1073741883	; 0x4000003b
4001181c:	b4edb3ed 	strbtlt	fp, [sp], #1005	; 0x3ed
40011820:	b6edb5ed 	strbtlt	fp, [sp], sp, ror #11
40011824:	b8edb7ed 	stmialt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011828:	baedb9ed 	blt	3fb7ffe4 <GPM4DAT+0x2eb7fd00>
4001182c:	bcedbbed 	fstmiaxlt	sp!, {d27-d144}	;@ Deprecated
40011830:	beedbded 	cdplt	13, 14, cr11, cr13, cr13, {7}
40011834:	c0edbfed 	rscgt	fp, sp, sp, ror #31
40011838:	c2edc1ed 	rscgt	ip, sp, #1073741883	; 0x4000003b
4001183c:	c4edc3ed 	strbtgt	ip, [sp], #1005	; 0x3ed
40011840:	c6edc5ed 	strbtgt	ip, [sp], sp, ror #11
40011844:	c8edc7ed 	stmiagt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011848:	caedc9ed 	bgt	3fb84004 <GPM4DAT+0x2eb83d20>
4001184c:	ccedcbed 	fstmiaxgt	sp!, {d28-d145}	;@ Deprecated
40011850:	ceedcded 	cdpgt	13, 14, cr12, cr13, cr13, {7}
40011854:	d0edcfed 	rscle	ip, sp, sp, ror #31
40011858:	d2edd1ed 	rscle	sp, sp, #1073741883	; 0x4000003b
4001185c:	d4edd3ed 	strbtle	sp, [sp], #1005	; 0x3ed
40011860:	d6edd5ed 	strbtle	sp, [sp], sp, ror #11
40011864:	d8edd7ed 	stmiale	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011868:	daedd9ed 	ble	3fb88024 <GPM4DAT+0x2eb87d40>
4001186c:	dceddbed 	fstmiaxle	sp!, {d29-d146}	;@ Deprecated
40011870:	deeddded 	cdple	13, 14, cr13, cr13, cr13, {7}
40011874:	e0eddfed 	rsc	sp, sp, sp, ror #31
40011878:	e2ede1ed 	rsc	lr, sp, #1073741883	; 0x4000003b
4001187c:	e4ede3ed 	strbt	lr, [sp], #1005	; 0x3ed
40011880:	e6ede5ed 	strbt	lr, [sp], sp, ror #11
40011884:	e8ede7ed 	stmia	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011888:	eaede9ed 	b	3fb8c044 <GPM4DAT+0x2eb8bd60>
4001188c:	ecedebed 	fstmiax	sp!, {d30-d147}	;@ Deprecated
40011890:	eeededed 	cdp	13, 14, cr14, cr13, cr13, {7}
40011894:	f0edefed 			; <UNDEFINED> instruction: 0xf0edefed
40011898:	f2edf1ed 	vmla.f32	d31, d29, d13[1]
4001189c:	f4edf3ed 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sp]!
400118a0:	f6edf5ed 			; <UNDEFINED> instruction: 0xf6edf5ed
400118a4:	f8edf7ed 			; <UNDEFINED> instruction: 0xf8edf7ed
400118a8:	faedf9ed 	blx	3fb90064 <GPM4DAT+0x2eb8fd80>
400118ac:	fcedfbed 	stc2l	11, cr15, [sp], #948	; 0x3b4
400118b0:	feedfded 	cdp2	13, 14, cr15, cr13, cr13, {7}
400118b4:	32ee31ee 	rsccc	r3, lr, #-2147483589	; 0x8000003b
400118b8:	34ee33ee 	strbtcc	r3, [lr], #1006	; 0x3ee
400118bc:	36ee35ee 	strbtcc	r3, [lr], lr, ror #11
400118c0:	38ee37ee 	stmiacc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400118c4:	3aee39ee 	bcc	3fba0084 <GPM4DAT+0x2eb9fda0>
400118c8:	3cee3bee 	vstmiacc	lr!, {d19-<overflow reg d73>}
400118cc:	3eee3dee 	cdpcc	13, 14, cr3, cr14, cr14, {7}
400118d0:	40ee3fee 	rscmi	r3, lr, lr, ror #31
400118d4:	42ee41ee 	rscmi	r4, lr, #-2147483589	; 0x8000003b
400118d8:	44ee43ee 	strbtmi	r4, [lr], #1006	; 0x3ee
400118dc:	46ee45ee 	strbtmi	r4, [lr], lr, ror #11
400118e0:	48ee47ee 	stmiami	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
400118e4:	4aee49ee 	bmi	3fba40a4 <GPM4DAT+0x2eba3dc0>
400118e8:	4cee4bee 	vstmiami	lr!, {d20-<overflow reg d74>}
400118ec:	4eee4dee 	cdpmi	13, 14, cr4, cr14, cr14, {7}
400118f0:	50ee4fee 	rscpl	r4, lr, lr, ror #31
400118f4:	52ee51ee 	rscpl	r5, lr, #-2147483589	; 0x8000003b
400118f8:	54ee53ee 	strbtpl	r5, [lr], #1006	; 0x3ee
400118fc:	56ee55ee 	strbtpl	r5, [lr], lr, ror #11
40011900:	58ee57ee 	stmiapl	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011904:	5aee59ee 	bpl	3fba80c4 <GPM4DAT+0x2eba7de0>
40011908:	5cee5bee 	vstmiapl	lr!, {d21-<overflow reg d75>}
4001190c:	5eee5dee 	cdppl	13, 14, cr5, cr14, cr14, {7}
40011910:	60ee5fee 	rscvs	r5, lr, lr, ror #31
40011914:	62ee61ee 	rscvs	r6, lr, #-2147483589	; 0x8000003b
40011918:	64ee63ee 	strbtvs	r6, [lr], #1006	; 0x3ee
4001191c:	66ee65ee 	strbtvs	r6, [lr], lr, ror #11
40011920:	68ee67ee 	stmiavs	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011924:	6aee69ee 	bvs	3fbac0e4 <GPM4DAT+0x2ebabe00>
40011928:	6cee6bee 	vstmiavs	lr!, {d22-<overflow reg d76>}
4001192c:	6eee6dee 	cdpvs	13, 14, cr6, cr14, cr14, {7}
40011930:	70ee6fee 	rscvc	r6, lr, lr, ror #31
40011934:	72ee71ee 	rscvc	r7, lr, #-2147483589	; 0x8000003b
40011938:	74ee73ee 	strbtvc	r7, [lr], #1006	; 0x3ee
4001193c:	76ee75ee 	strbtvc	r7, [lr], lr, ror #11
40011940:	78ee77ee 	stmiavc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011944:	7aee79ee 	bvc	3fbb0104 <GPM4DAT+0x2ebafe20>
40011948:	7cee7bee 	vstmiavc	lr!, {d23-<overflow reg d77>}
4001194c:	7eee7dee 	cdpvc	13, 14, cr7, cr14, cr14, {7}
40011950:	92ee91ee 	rscls	r9, lr, #-2147483589	; 0x8000003b
40011954:	94ee93ee 	strbtls	r9, [lr], #1006	; 0x3ee
40011958:	96ee95ee 	strbtls	r9, [lr], lr, ror #11
4001195c:	98ee97ee 	stmials	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011960:	9aee99ee 	bls	3fbb8120 <GPM4DAT+0x2ebb7e3c>
40011964:	9cee9bee 	vstmials	lr!, {d25-<overflow reg d79>}
40011968:	9eee9dee 	cdpls	13, 14, cr9, cr14, cr14, {7}
4001196c:	a0ee9fee 	rscge	r9, lr, lr, ror #31
40011970:	a2eea1ee 	rscge	sl, lr, #-2147483589	; 0x8000003b
40011974:	a4eea3ee 	strbtge	sl, [lr], #1006	; 0x3ee
40011978:	a6eea5ee 	strbtge	sl, [lr], lr, ror #11
4001197c:	a8eea7ee 	stmiage	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011980:	aaeea9ee 	bge	3fbbc140 <GPM4DAT+0x2ebbbe5c>
40011984:	aceeabee 	vstmiage	lr!, {d26-<overflow reg d80>}
40011988:	aeeeadee 	cdpge	13, 14, cr10, cr14, cr14, {7}
4001198c:	b0eeafee 	rsclt	sl, lr, lr, ror #31
40011990:	b2eeb1ee 	rsclt	fp, lr, #-2147483589	; 0x8000003b
40011994:	b4eeb3ee 	strbtlt	fp, [lr], #1006	; 0x3ee
40011998:	b6eeb5ee 	strbtlt	fp, [lr], lr, ror #11
4001199c:	b8eeb7ee 	stmialt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400119a0:	baeeb9ee 	blt	3fbc0160 <GPM4DAT+0x2ebbfe7c>
400119a4:	bceebbee 	vstmialt	lr!, {d27-<overflow reg d81>}
400119a8:	beeebdee 	cdplt	13, 14, cr11, cr14, cr14, {7}
400119ac:	c0eebfee 	rscgt	fp, lr, lr, ror #31
400119b0:	c2eec1ee 	rscgt	ip, lr, #-2147483589	; 0x8000003b
400119b4:	c4eec3ee 	strbtgt	ip, [lr], #1006	; 0x3ee
400119b8:	c6eec5ee 	strbtgt	ip, [lr], lr, ror #11
400119bc:	c8eec7ee 	stmiagt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400119c0:	caeec9ee 	bgt	3fbc4180 <GPM4DAT+0x2ebc3e9c>
400119c4:	cceecbee 	vstmiagt	lr!, {d28-<overflow reg d82>}
400119c8:	ceeecdee 	cdpgt	13, 14, cr12, cr14, cr14, {7}
400119cc:	d0eecfee 	rscle	ip, lr, lr, ror #31
400119d0:	d2eed1ee 	rscle	sp, lr, #-2147483589	; 0x8000003b
400119d4:	d4eed3ee 	strbtle	sp, [lr], #1006	; 0x3ee
400119d8:	d6eed5ee 	strbtle	sp, [lr], lr, ror #11
400119dc:	d8eed7ee 	stmiale	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400119e0:	daeed9ee 	ble	3fbc81a0 <GPM4DAT+0x2ebc7ebc>
400119e4:	dceedbee 	vstmiale	lr!, {d29-<overflow reg d83>}
400119e8:	deeeddee 	cdple	13, 14, cr13, cr14, cr14, {7}
400119ec:	e0eedfee 	rsc	sp, lr, lr, ror #31
400119f0:	e2eee1ee 	rsc	lr, lr, #-2147483589	; 0x8000003b
400119f4:	e4eee3ee 	strbt	lr, [lr], #1006	; 0x3ee
400119f8:	e6eee5ee 	strbt	lr, [lr], lr, ror #11
400119fc:	e8eee7ee 	stmia	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011a00:	eaeee9ee 	b	3fbcc1c0 <GPM4DAT+0x2ebcbedc>
40011a04:	eceeebee 	vstmia	lr!, {d30-<overflow reg d84>}
40011a08:	eeeeedee 	cdp	13, 14, cr14, cr14, cr14, {7}
40011a0c:	f0eeefee 			; <UNDEFINED> instruction: 0xf0eeefee
40011a10:	f2eef1ee 	vmla.f32	d31, d30, d14[1]
40011a14:	f4eef3ee 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [lr], lr
40011a18:	f6eef5ee 			; <UNDEFINED> instruction: 0xf6eef5ee
40011a1c:	f8eef7ee 			; <UNDEFINED> instruction: 0xf8eef7ee
40011a20:	faeef9ee 	blx	3fbd01e0 <GPM4DAT+0x2ebcfefc>
40011a24:	fceefbee 	stc2l	11, cr15, [lr], #952	; 0x3b8
40011a28:	feeefdee 	cdp2	13, 14, cr15, cr14, cr14, {7}
40011a2c:	32ef31ef 	rsccc	r3, pc, #-1073741765	; 0xc000003b
40011a30:	34ef33ef 	strbtcc	r3, [pc], #1007	; 40011a38 <HanTable+0x3430>
40011a34:	36ef35ef 	strbtcc	r3, [pc], pc, ror #11
40011a38:	38ef37ef 	stmiacc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
40011a3c:	3aef39ef 	bcc	3fbe0200 <GPM4DAT+0x2ebdff1c>
40011a40:	3cef3bef 	fstmiaxcc	pc!, {d19-d137}	;@ Deprecated
40011a44:	3eef3def 	cdpcc	13, 14, cr3, cr15, cr15, {7}
40011a48:	40ef3fef 	rscmi	r3, pc, pc, ror #31
40011a4c:	42ef41ef 	rscmi	r4, pc, #-1073741765	; 0xc000003b
40011a50:	44ef43ef 	strbtmi	r4, [pc], #1007	; 40011a58 <HanTable+0x3450>
40011a54:	46ef45ef 	strbtmi	r4, [pc], pc, ror #11
40011a58:	48ef47ef 	stmiami	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
40011a5c:	4aef49ef 	bmi	3fbe4220 <GPM4DAT+0x2ebe3f3c>
40011a60:	4cef4bef 	fstmiaxmi	pc!, {d20-d138}	;@ Deprecated
40011a64:	4eef4def 	cdpmi	13, 14, cr4, cr15, cr15, {7}
40011a68:	50ef4fef 	rscpl	r4, pc, pc, ror #31
40011a6c:	52ef51ef 	rscpl	r5, pc, #-1073741765	; 0xc000003b
40011a70:	54ef53ef 	strbtpl	r5, [pc], #1007	; 40011a78 <HanTable+0x3470>
40011a74:	56ef55ef 	strbtpl	r5, [pc], pc, ror #11
40011a78:	58ef57ef 	stmiapl	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
40011a7c:	5aef59ef 	bpl	3fbe8240 <GPM4DAT+0x2ebe7f5c>
40011a80:	5cef5bef 	fstmiaxpl	pc!, {d21-d139}	;@ Deprecated
40011a84:	5eef5def 	cdppl	13, 14, cr5, cr15, cr15, {7}
40011a88:	60ef5fef 	rscvs	r5, pc, pc, ror #31
40011a8c:	62ef61ef 	rscvs	r6, pc, #-1073741765	; 0xc000003b
40011a90:	64ef63ef 	strbtvs	r6, [pc], #1007	; 40011a98 <HanTable+0x3490>
40011a94:	66ef65ef 	strbtvs	r6, [pc], pc, ror #11
40011a98:	68ef67ef 	stmiavs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
40011a9c:	6aef69ef 	bvs	3fbec260 <GPM4DAT+0x2ebebf7c>
40011aa0:	6cef6bef 	fstmiaxvs	pc!, {d22-d140}	;@ Deprecated
40011aa4:	6eef6def 	cdpvs	13, 14, cr6, cr15, cr15, {7}
40011aa8:	70ef6fef 	rscvc	r6, pc, pc, ror #31
40011aac:	72ef71ef 	rscvc	r7, pc, #-1073741765	; 0xc000003b
40011ab0:	74ef73ef 	strbtvc	r7, [pc], #1007	; 40011ab8 <HanTable+0x34b0>
40011ab4:	76ef75ef 	strbtvc	r7, [pc], pc, ror #11
40011ab8:	78ef77ef 	stmiavc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
40011abc:	7aef79ef 	bvc	3fbf0280 <GPM4DAT+0x2ebeff9c>
40011ac0:	7cef7bef 	fstmiaxvc	pc!, {d23-d141}	;@ Deprecated
40011ac4:	7eef7def 	cdpvc	13, 14, cr7, cr15, cr15, {7}
40011ac8:	92ef91ef 	rscls	r9, pc, #-1073741765	; 0xc000003b
40011acc:	94ef93ef 	strbtls	r9, [pc], #1007	; 40011ad4 <HanTable+0x34cc>
40011ad0:	96ef95ef 	strbtls	r9, [pc], pc, ror #11
40011ad4:	98ef97ef 	stmials	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
40011ad8:	9aef99ef 	bls	3fbf829c <GPM4DAT+0x2ebf7fb8>
40011adc:	9cef9bef 	fstmiaxls	pc!, {d25-d143}	;@ Deprecated
40011ae0:	9eef9def 	cdpls	13, 14, cr9, cr15, cr15, {7}
40011ae4:	a0ef9fef 	rscge	r9, pc, pc, ror #31
40011ae8:	a2efa1ef 	rscge	sl, pc, #-1073741765	; 0xc000003b
40011aec:	a4efa3ef 	strbtge	sl, [pc], #1007	; 40011af4 <HanTable+0x34ec>
40011af0:	a6efa5ef 	strbtge	sl, [pc], pc, ror #11
40011af4:	a8efa7ef 	stmiage	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
40011af8:	aaefa9ef 	bge	3fbfc2bc <GPM4DAT+0x2ebfbfd8>
40011afc:	acefabef 	fstmiaxge	pc!, {d26-d144}	;@ Deprecated
40011b00:	aeefadef 	cdpge	13, 14, cr10, cr15, cr15, {7}
40011b04:	b0efafef 	rsclt	sl, pc, pc, ror #31
40011b08:	b2efb1ef 	rsclt	fp, pc, #-1073741765	; 0xc000003b
40011b0c:	b4efb3ef 	strbtlt	fp, [pc], #1007	; 40011b14 <HanTable+0x350c>
40011b10:	b6efb5ef 	strbtlt	fp, [pc], pc, ror #11
40011b14:	b8efb7ef 	stmialt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
40011b18:	baefb9ef 	blt	3fc002dc <GPM4DAT+0x2ebffff8>
40011b1c:	bcefbbef 	fstmiaxlt	pc!, {d27-d145}	;@ Deprecated
40011b20:	beefbdef 	cdplt	13, 14, cr11, cr15, cr15, {7}
40011b24:	c0efbfef 	rscgt	fp, pc, pc, ror #31
40011b28:	c2efc1ef 	rscgt	ip, pc, #-1073741765	; 0xc000003b
40011b2c:	c4efc3ef 	strbtgt	ip, [pc], #1007	; 40011b34 <HanTable+0x352c>
40011b30:	c6efc5ef 	strbtgt	ip, [pc], pc, ror #11
40011b34:	c8efc7ef 	stmiagt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
40011b38:	caefc9ef 	bgt	3fc042fc <GPM4DAT+0x2ec04018>
40011b3c:	ccefcbef 	fstmiaxgt	pc!, {d28-d146}	;@ Deprecated
40011b40:	ceefcdef 	cdpgt	13, 14, cr12, cr15, cr15, {7}
40011b44:	d0efcfef 	rscle	ip, pc, pc, ror #31
40011b48:	d2efd1ef 	rscle	sp, pc, #-1073741765	; 0xc000003b
40011b4c:	d4efd3ef 	strbtle	sp, [pc], #1007	; 40011b54 <HanTable+0x354c>
40011b50:	d6efd5ef 	strbtle	sp, [pc], pc, ror #11
40011b54:	d8efd7ef 	stmiale	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
40011b58:	daefd9ef 	ble	3fc0831c <GPM4DAT+0x2ec08038>
40011b5c:	dcefdbef 	fstmiaxle	pc!, {d29-d147}	;@ Deprecated
40011b60:	deefddef 	cdple	13, 14, cr13, cr15, cr15, {7}
40011b64:	e0efdfef 	rsc	sp, pc, pc, ror #31
40011b68:	e2efe1ef 	rsc	lr, pc, #-1073741765	; 0xc000003b
40011b6c:	e4efe3ef 	strbt	lr, [pc], #1007	; 40011b74 <HanTable+0x356c>
40011b70:	e6efe5ef 	strbt	lr, [pc], pc, ror #11
40011b74:	e8efe7ef 	stmia	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
40011b78:	eaefe9ef 	b	3fc0c33c <GPM4DAT+0x2ec0c058>
40011b7c:	ecefebef 	fstmiax	pc!, {d30-d148}	;@ Deprecated
40011b80:	eeefedef 	cdp	13, 14, cr14, cr15, cr15, {7}
40011b84:	f0efefef 			; <UNDEFINED> instruction: 0xf0efefef
40011b88:	f2eff1ef 	vmla.f32	d31, d31, d15[1]
40011b8c:	f4eff3ef 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [pc]
40011b90:	f6eff5ef 			; <UNDEFINED> instruction: 0xf6eff5ef
40011b94:	f8eff7ef 			; <UNDEFINED> instruction: 0xf8eff7ef
40011b98:	faeff9ef 	blx	3fc1035c <GPM4DAT+0x2ec10078>
40011b9c:	fceffbef 	stc2l	11, cr15, [pc], #956	; 40011f60 <HanTable+0x3958>
40011ba0:	feeffdef 	cdp2	13, 14, cr15, cr15, cr15, {7}
40011ba4:	32f031f0 	rscscc	r3, r0, #240, 2	; 0x3c
40011ba8:	34f033f0 	ldrbtcc	r3, [r0], #1008	; 0x3f0
40011bac:	36f035f0 			; <UNDEFINED> instruction: 0x36f035f0
40011bb0:	38f037f0 	ldmcc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011bb4:	3af039f0 	bcc	3fc2037c <GPM4DAT+0x2ec20098>
40011bb8:	3cf03bf0 	vldmiacc	r0!, {d19-<overflow reg d74>}
40011bbc:	3ef03df0 	mrccc	13, 7, r3, cr0, cr0, {7}
40011bc0:	40f03ff0 	ldrshtmi	r3, [r0], #240	; 0xf0
40011bc4:	42f041f0 	rscsmi	r4, r0, #240, 2	; 0x3c
40011bc8:	44f043f0 	ldrbtmi	r4, [r0], #1008	; 0x3f0
40011bcc:	46f045f0 			; <UNDEFINED> instruction: 0x46f045f0
40011bd0:	48f047f0 	ldmmi	r0!, {r4, r5, r6, r7, r8, r9, sl, lr}^
40011bd4:	4af049f0 	bmi	3fc2439c <GPM4DAT+0x2ec240b8>
40011bd8:	4cf04bf0 	vldmiami	r0!, {d20-<overflow reg d75>}
40011bdc:	4ef04df0 	mrcmi	13, 7, r4, cr0, cr0, {7}
40011be0:	50f04ff0 	ldrshtpl	r4, [r0], #240	; 0xf0
40011be4:	52f051f0 	rscspl	r5, r0, #240, 2	; 0x3c
40011be8:	54f053f0 	ldrbtpl	r5, [r0], #1008	; 0x3f0
40011bec:	56f055f0 			; <UNDEFINED> instruction: 0x56f055f0
40011bf0:	58f057f0 	ldmpl	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011bf4:	5af059f0 	bpl	3fc283bc <GPM4DAT+0x2ec280d8>
40011bf8:	5cf05bf0 	vldmiapl	r0!, {d21-<overflow reg d76>}
40011bfc:	5ef05df0 	mrcpl	13, 7, r5, cr0, cr0, {7}
40011c00:	60f05ff0 	ldrshtvs	r5, [r0], #240	; 0xf0
40011c04:	62f061f0 	rscsvs	r6, r0, #240, 2	; 0x3c
40011c08:	64f063f0 	ldrbtvs	r6, [r0], #1008	; 0x3f0
40011c0c:	66f065f0 			; <UNDEFINED> instruction: 0x66f065f0
40011c10:	68f067f0 	ldmvs	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40011c14:	6af069f0 	bvs	3fc2c3dc <GPM4DAT+0x2ec2c0f8>
40011c18:	6cf06bf0 	vldmiavs	r0!, {d22-<overflow reg d77>}
40011c1c:	6ef06df0 	mrcvs	13, 7, r6, cr0, cr0, {7}
40011c20:	70f06ff0 	ldrshtvc	r6, [r0], #240	; 0xf0
40011c24:	72f071f0 	rscsvc	r7, r0, #240, 2	; 0x3c
40011c28:	74f073f0 	ldrbtvc	r7, [r0], #1008	; 0x3f0
40011c2c:	76f075f0 			; <UNDEFINED> instruction: 0x76f075f0
40011c30:	78f077f0 	ldmvc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011c34:	7af079f0 	bvc	3fc303fc <GPM4DAT+0x2ec30118>
40011c38:	7cf07bf0 	vldmiavc	r0!, {d23-<overflow reg d78>}
40011c3c:	7ef07df0 	mrcvc	13, 7, r7, cr0, cr0, {7}
40011c40:	92f091f0 	rscsls	r9, r0, #240, 2	; 0x3c
40011c44:	94f093f0 	ldrbtls	r9, [r0], #1008	; 0x3f0
40011c48:	96f095f0 			; <UNDEFINED> instruction: 0x96f095f0
40011c4c:	98f097f0 	ldmls	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40011c50:	9af099f0 	bls	3fc38418 <GPM4DAT+0x2ec38134>
40011c54:	9cf09bf0 	vldmials	r0!, {d25-<overflow reg d80>}
40011c58:	9ef09df0 	mrcls	13, 7, r9, cr0, cr0, {7}
40011c5c:	a0f09ff0 	ldrshtge	r9, [r0], #240	; 0xf0
40011c60:	a2f0a1f0 	rscsge	sl, r0, #240, 2	; 0x3c
40011c64:	a4f0a3f0 	ldrbtge	sl, [r0], #1008	; 0x3f0
40011c68:	a6f0a5f0 			; <UNDEFINED> instruction: 0xa6f0a5f0
40011c6c:	a8f0a7f0 	ldmge	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40011c70:	aaf0a9f0 	bge	3fc3c438 <GPM4DAT+0x2ec3c154>
40011c74:	acf0abf0 	vldmiage	r0!, {d26-<overflow reg d81>}
40011c78:	aef0adf0 	mrcge	13, 7, sl, cr0, cr0, {7}
40011c7c:	b0f0aff0 	ldrshtlt	sl, [r0], #240	; 0xf0
40011c80:	b2f0b1f0 	rscslt	fp, r0, #240, 2	; 0x3c
40011c84:	b4f0b3f0 	ldrbtlt	fp, [r0], #1008	; 0x3f0
40011c88:	b6f0b5f0 			; <UNDEFINED> instruction: 0xb6f0b5f0
40011c8c:	b8f0b7f0 	ldmlt	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011c90:	baf0b9f0 	blt	3fc40458 <GPM4DAT+0x2ec40174>
40011c94:	bcf0bbf0 	vldmialt	r0!, {d27-<overflow reg d82>}
40011c98:	bef0bdf0 	mrclt	13, 7, fp, cr0, cr0, {7}
40011c9c:	c0f0bff0 	ldrshtgt	fp, [r0], #240	; 0xf0
40011ca0:	c2f0c1f0 	rscsgt	ip, r0, #240, 2	; 0x3c
40011ca4:	c4f0c3f0 	ldrbtgt	ip, [r0], #1008	; 0x3f0
40011ca8:	c6f0c5f0 			; <UNDEFINED> instruction: 0xc6f0c5f0
40011cac:	c8f0c7f0 	ldmgt	r0!, {r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40011cb0:	caf0c9f0 	bgt	3fc44478 <GPM4DAT+0x2ec44194>
40011cb4:	ccf0cbf0 	vldmiagt	r0!, {d28-<overflow reg d83>}
40011cb8:	cef0cdf0 	mrcgt	13, 7, ip, cr0, cr0, {7}
40011cbc:	d0f0cff0 	ldrshtle	ip, [r0], #240	; 0xf0
40011cc0:	d2f0d1f0 	rscsle	sp, r0, #240, 2	; 0x3c
40011cc4:	d4f0d3f0 	ldrbtle	sp, [r0], #1008	; 0x3f0
40011cc8:	d6f0d5f0 			; <UNDEFINED> instruction: 0xd6f0d5f0
40011ccc:	d8f0d7f0 	ldmle	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011cd0:	daf0d9f0 	ble	3fc48498 <GPM4DAT+0x2ec481b4>
40011cd4:	dcf0dbf0 	vldmiale	r0!, {d29-<overflow reg d84>}
40011cd8:	def0ddf0 	mrcle	13, 7, sp, cr0, cr0, {7}
40011cdc:	e0f0dff0 	ldrsht	sp, [r0], #240	; 0xf0
40011ce0:	e2f0e1f0 	rscs	lr, r0, #240, 2	; 0x3c
40011ce4:	e4f0e3f0 	ldrbt	lr, [r0], #1008	; 0x3f0
40011ce8:	e6f0e5f0 			; <UNDEFINED> instruction: 0xe6f0e5f0
40011cec:	e8f0e7f0 	ldm	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011cf0:	eaf0e9f0 	b	3fc4c4b8 <GPM4DAT+0x2ec4c1d4>
40011cf4:	ecf0ebf0 	vldmia	r0!, {d30-<overflow reg d85>}
40011cf8:	eef0edf0 	mrc	13, 7, lr, cr0, cr0, {7}
40011cfc:	f0f0eff0 			; <UNDEFINED> instruction: 0xf0f0eff0
40011d00:	f2f0f1f0 	vsra.s64	<illegal reg q15.5>, q8, #16
40011d04:	f4f0f3f0 			; <UNDEFINED> instruction: 0xf4f0f3f0
40011d08:	f6f0f5f0 			; <UNDEFINED> instruction: 0xf6f0f5f0
40011d0c:	f8f0f7f0 			; <UNDEFINED> instruction: 0xf8f0f7f0
40011d10:	faf0f9f0 	blx	3fc504d8 <GPM4DAT+0x2ec501f4>
40011d14:	fcf0fbf0 	ldc2l	11, cr15, [r0], #960	; 0x3c0
40011d18:	fef0fdf0 	mrc2	13, 7, pc, cr0, cr0, {7}
40011d1c:	32f131f1 	rscscc	r3, r1, #1073741884	; 0x4000003c
40011d20:	34f133f1 	ldrbtcc	r3, [r1], #1009	; 0x3f1
40011d24:	36f135f1 			; <UNDEFINED> instruction: 0x36f135f1
40011d28:	38f137f1 	ldmcc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011d2c:	3af139f1 	bcc	3fc604f8 <GPM4DAT+0x2ec60214>
40011d30:	3cf13bf1 	fldmiaxcc	r1!, {d19-d138}	;@ Deprecated
40011d34:	3ef13df1 	mrccc	13, 7, r3, cr1, cr1, {7}
40011d38:	40f13ff1 	ldrshtmi	r3, [r1], #241	; 0xf1
40011d3c:	42f141f1 	rscsmi	r4, r1, #1073741884	; 0x4000003c
40011d40:	44f143f1 	ldrbtmi	r4, [r1], #1009	; 0x3f1
40011d44:	46f145f1 			; <UNDEFINED> instruction: 0x46f145f1
40011d48:	48f147f1 	ldmmi	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr}^
40011d4c:	4af149f1 	bmi	3fc64518 <GPM4DAT+0x2ec64234>
40011d50:	4cf14bf1 	fldmiaxmi	r1!, {d20-d139}	;@ Deprecated
40011d54:	4ef14df1 	mrcmi	13, 7, r4, cr1, cr1, {7}
40011d58:	50f14ff1 	ldrshtpl	r4, [r1], #241	; 0xf1
40011d5c:	52f151f1 	rscspl	r5, r1, #1073741884	; 0x4000003c
40011d60:	54f153f1 	ldrbtpl	r5, [r1], #1009	; 0x3f1
40011d64:	56f155f1 			; <UNDEFINED> instruction: 0x56f155f1
40011d68:	58f157f1 	ldmpl	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011d6c:	5af159f1 	bpl	3fc68538 <GPM4DAT+0x2ec68254>
40011d70:	5cf15bf1 	fldmiaxpl	r1!, {d21-d140}	;@ Deprecated
40011d74:	5ef15df1 	mrcpl	13, 7, r5, cr1, cr1, {7}
40011d78:	60f15ff1 	ldrshtvs	r5, [r1], #241	; 0xf1
40011d7c:	62f161f1 	rscsvs	r6, r1, #1073741884	; 0x4000003c
40011d80:	64f163f1 	ldrbtvs	r6, [r1], #1009	; 0x3f1
40011d84:	66f165f1 			; <UNDEFINED> instruction: 0x66f165f1
40011d88:	68f167f1 	ldmvs	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40011d8c:	6af169f1 	bvs	3fc6c558 <GPM4DAT+0x2ec6c274>
40011d90:	6cf16bf1 	fldmiaxvs	r1!, {d22-d141}	;@ Deprecated
40011d94:	6ef16df1 	mrcvs	13, 7, r6, cr1, cr1, {7}
40011d98:	70f16ff1 	ldrshtvc	r6, [r1], #241	; 0xf1
40011d9c:	72f171f1 	rscsvc	r7, r1, #1073741884	; 0x4000003c
40011da0:	74f173f1 	ldrbtvc	r7, [r1], #1009	; 0x3f1
40011da4:	76f175f1 			; <UNDEFINED> instruction: 0x76f175f1
40011da8:	78f177f1 	ldmvc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011dac:	7af179f1 	bvc	3fc70578 <GPM4DAT+0x2ec70294>
40011db0:	7cf17bf1 	fldmiaxvc	r1!, {d23-d142}	;@ Deprecated
40011db4:	7ef17df1 	mrcvc	13, 7, r7, cr1, cr1, {7}
40011db8:	92f191f1 	rscsls	r9, r1, #1073741884	; 0x4000003c
40011dbc:	94f193f1 	ldrbtls	r9, [r1], #1009	; 0x3f1
40011dc0:	96f195f1 			; <UNDEFINED> instruction: 0x96f195f1
40011dc4:	98f197f1 	ldmls	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40011dc8:	9af199f1 	bls	3fc78594 <GPM4DAT+0x2ec782b0>
40011dcc:	9cf19bf1 	fldmiaxls	r1!, {d25-d144}	;@ Deprecated
40011dd0:	9ef19df1 	mrcls	13, 7, r9, cr1, cr1, {7}
40011dd4:	a0f19ff1 	ldrshtge	r9, [r1], #241	; 0xf1
40011dd8:	a2f1a1f1 	rscsge	sl, r1, #1073741884	; 0x4000003c
40011ddc:	a4f1a3f1 	ldrbtge	sl, [r1], #1009	; 0x3f1
40011de0:	a6f1a5f1 			; <UNDEFINED> instruction: 0xa6f1a5f1
40011de4:	a8f1a7f1 	ldmge	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40011de8:	aaf1a9f1 	bge	3fc7c5b4 <GPM4DAT+0x2ec7c2d0>
40011dec:	acf1abf1 	fldmiaxge	r1!, {d26-d145}	;@ Deprecated
40011df0:	aef1adf1 	mrcge	13, 7, sl, cr1, cr1, {7}
40011df4:	b0f1aff1 	ldrshtlt	sl, [r1], #241	; 0xf1
40011df8:	b2f1b1f1 	rscslt	fp, r1, #1073741884	; 0x4000003c
40011dfc:	b4f1b3f1 	ldrbtlt	fp, [r1], #1009	; 0x3f1
40011e00:	b6f1b5f1 			; <UNDEFINED> instruction: 0xb6f1b5f1
40011e04:	b8f1b7f1 	ldmlt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011e08:	baf1b9f1 	blt	3fc805d4 <GPM4DAT+0x2ec802f0>
40011e0c:	bcf1bbf1 	fldmiaxlt	r1!, {d27-d146}	;@ Deprecated
40011e10:	bef1bdf1 	mrclt	13, 7, fp, cr1, cr1, {7}
40011e14:	c0f1bff1 	ldrshtgt	fp, [r1], #241	; 0xf1
40011e18:	c2f1c1f1 	rscsgt	ip, r1, #1073741884	; 0x4000003c
40011e1c:	c4f1c3f1 	ldrbtgt	ip, [r1], #1009	; 0x3f1
40011e20:	c6f1c5f1 			; <UNDEFINED> instruction: 0xc6f1c5f1
40011e24:	c8f1c7f1 	ldmgt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40011e28:	caf1c9f1 	bgt	3fc845f4 <GPM4DAT+0x2ec84310>
40011e2c:	ccf1cbf1 	fldmiaxgt	r1!, {d28-d147}	;@ Deprecated
40011e30:	cef1cdf1 	mrcgt	13, 7, ip, cr1, cr1, {7}
40011e34:	d0f1cff1 	ldrshtle	ip, [r1], #241	; 0xf1
40011e38:	d2f1d1f1 	rscsle	sp, r1, #1073741884	; 0x4000003c
40011e3c:	d4f1d3f1 	ldrbtle	sp, [r1], #1009	; 0x3f1
40011e40:	d6f1d5f1 			; <UNDEFINED> instruction: 0xd6f1d5f1
40011e44:	d8f1d7f1 	ldmle	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011e48:	daf1d9f1 	ble	3fc88614 <GPM4DAT+0x2ec88330>
40011e4c:	dcf1dbf1 	fldmiaxle	r1!, {d29-d148}	;@ Deprecated
40011e50:	def1ddf1 	mrcle	13, 7, sp, cr1, cr1, {7}
40011e54:	e0f1dff1 	ldrsht	sp, [r1], #241	; 0xf1
40011e58:	e2f1e1f1 	rscs	lr, r1, #1073741884	; 0x4000003c
40011e5c:	e4f1e3f1 	ldrbt	lr, [r1], #1009	; 0x3f1
40011e60:	e6f1e5f1 			; <UNDEFINED> instruction: 0xe6f1e5f1
40011e64:	e8f1e7f1 	ldm	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011e68:	eaf1e9f1 	b	3fc8c634 <GPM4DAT+0x2ec8c350>
40011e6c:	ecf1ebf1 	fldmiax	r1!, {d30-d149}	;@ Deprecated
40011e70:	eef1edf1 	mrc	13, 7, lr, cr1, cr1, {7}
40011e74:	f0f1eff1 			; <UNDEFINED> instruction: 0xf0f1eff1
40011e78:	f2f1f1f1 	vsra.s64	<illegal reg q15.5>, <illegal reg q8.5>, #15
40011e7c:	f4f1f3f1 			; <UNDEFINED> instruction: 0xf4f1f3f1
40011e80:	f6f1f5f1 			; <UNDEFINED> instruction: 0xf6f1f5f1
40011e84:	f8f1f7f1 			; <UNDEFINED> instruction: 0xf8f1f7f1
40011e88:	faf1f9f1 	blx	3fc90654 <GPM4DAT+0x2ec90370>
40011e8c:	fcf1fbf1 	ldc2l	11, cr15, [r1], #964	; 0x3c4
40011e90:	fef1fdf1 	mrc2	13, 7, pc, cr1, cr1, {7}
40011e94:	32f231f2 	rscscc	r3, r2, #-2147483588	; 0x8000003c
40011e98:	34f233f2 	ldrbtcc	r3, [r2], #1010	; 0x3f2
40011e9c:	36f235f2 			; <UNDEFINED> instruction: 0x36f235f2
40011ea0:	38f237f2 	ldmcc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011ea4:	3af239f2 	bcc	3fca0674 <GPM4DAT+0x2eca0390>
40011ea8:	3cf23bf2 	vldmiacc	r2!, {d19-<overflow reg d75>}
40011eac:	3ef23df2 	mrccc	13, 7, r3, cr2, cr2, {7}
40011eb0:	40f23ff2 	ldrshtmi	r3, [r2], #242	; 0xf2
40011eb4:	42f241f2 	rscsmi	r4, r2, #-2147483588	; 0x8000003c
40011eb8:	44f243f2 	ldrbtmi	r4, [r2], #1010	; 0x3f2
40011ebc:	46f245f2 			; <UNDEFINED> instruction: 0x46f245f2
40011ec0:	48f247f2 	ldmmi	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr}^
40011ec4:	4af249f2 	bmi	3fca4694 <GPM4DAT+0x2eca43b0>
40011ec8:	4cf24bf2 	vldmiami	r2!, {d20-<overflow reg d76>}
40011ecc:	4ef24df2 	mrcmi	13, 7, r4, cr2, cr2, {7}
40011ed0:	50f24ff2 	ldrshtpl	r4, [r2], #242	; 0xf2
40011ed4:	52f251f2 	rscspl	r5, r2, #-2147483588	; 0x8000003c
40011ed8:	54f253f2 	ldrbtpl	r5, [r2], #1010	; 0x3f2
40011edc:	56f255f2 			; <UNDEFINED> instruction: 0x56f255f2
40011ee0:	58f257f2 	ldmpl	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011ee4:	5af259f2 	bpl	3fca86b4 <GPM4DAT+0x2eca83d0>
40011ee8:	5cf25bf2 	vldmiapl	r2!, {d21-<overflow reg d77>}
40011eec:	5ef25df2 	mrcpl	13, 7, r5, cr2, cr2, {7}
40011ef0:	60f25ff2 	ldrshtvs	r5, [r2], #242	; 0xf2
40011ef4:	62f261f2 	rscsvs	r6, r2, #-2147483588	; 0x8000003c
40011ef8:	64f263f2 	ldrbtvs	r6, [r2], #1010	; 0x3f2
40011efc:	66f265f2 			; <UNDEFINED> instruction: 0x66f265f2
40011f00:	68f267f2 	ldmvs	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40011f04:	6af269f2 	bvs	3fcac6d4 <GPM4DAT+0x2ecac3f0>
40011f08:	6cf26bf2 	vldmiavs	r2!, {d22-<overflow reg d78>}
40011f0c:	6ef26df2 	mrcvs	13, 7, r6, cr2, cr2, {7}
40011f10:	70f26ff2 	ldrshtvc	r6, [r2], #242	; 0xf2
40011f14:	72f271f2 	rscsvc	r7, r2, #-2147483588	; 0x8000003c
40011f18:	74f273f2 	ldrbtvc	r7, [r2], #1010	; 0x3f2
40011f1c:	76f275f2 			; <UNDEFINED> instruction: 0x76f275f2
40011f20:	78f277f2 	ldmvc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011f24:	7af279f2 	bvc	3fcb06f4 <GPM4DAT+0x2ecb0410>
40011f28:	7cf27bf2 	vldmiavc	r2!, {d23-<overflow reg d79>}
40011f2c:	7ef27df2 	mrcvc	13, 7, r7, cr2, cr2, {7}
40011f30:	92f291f2 	rscsls	r9, r2, #-2147483588	; 0x8000003c
40011f34:	94f293f2 	ldrbtls	r9, [r2], #1010	; 0x3f2
40011f38:	96f295f2 			; <UNDEFINED> instruction: 0x96f295f2
40011f3c:	98f297f2 	ldmls	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40011f40:	9af299f2 	bls	3fcb8710 <GPM4DAT+0x2ecb842c>
40011f44:	9cf29bf2 	vldmials	r2!, {d25-<overflow reg d81>}
40011f48:	9ef29df2 	mrcls	13, 7, r9, cr2, cr2, {7}
40011f4c:	a0f29ff2 	ldrshtge	r9, [r2], #242	; 0xf2
40011f50:	a2f2a1f2 	rscsge	sl, r2, #-2147483588	; 0x8000003c
40011f54:	a4f2a3f2 	ldrbtge	sl, [r2], #1010	; 0x3f2
40011f58:	a6f2a5f2 			; <UNDEFINED> instruction: 0xa6f2a5f2
40011f5c:	a8f2a7f2 	ldmge	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40011f60:	aaf2a9f2 	bge	3fcbc730 <GPM4DAT+0x2ecbc44c>
40011f64:	acf2abf2 	vldmiage	r2!, {d26-<overflow reg d82>}
40011f68:	aef2adf2 	mrcge	13, 7, sl, cr2, cr2, {7}
40011f6c:	b0f2aff2 	ldrshtlt	sl, [r2], #242	; 0xf2
40011f70:	b2f2b1f2 	rscslt	fp, r2, #-2147483588	; 0x8000003c
40011f74:	b4f2b3f2 	ldrbtlt	fp, [r2], #1010	; 0x3f2
40011f78:	b6f2b5f2 			; <UNDEFINED> instruction: 0xb6f2b5f2
40011f7c:	b8f2b7f2 	ldmlt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011f80:	baf2b9f2 	blt	3fcc0750 <GPM4DAT+0x2ecc046c>
40011f84:	bcf2bbf2 	vldmialt	r2!, {d27-<overflow reg d83>}
40011f88:	bef2bdf2 	mrclt	13, 7, fp, cr2, cr2, {7}
40011f8c:	c0f2bff2 	ldrshtgt	fp, [r2], #242	; 0xf2
40011f90:	c2f2c1f2 	rscsgt	ip, r2, #-2147483588	; 0x8000003c
40011f94:	c4f2c3f2 	ldrbtgt	ip, [r2], #1010	; 0x3f2
40011f98:	c6f2c5f2 			; <UNDEFINED> instruction: 0xc6f2c5f2
40011f9c:	c8f2c7f2 	ldmgt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40011fa0:	caf2c9f2 	bgt	3fcc4770 <GPM4DAT+0x2ecc448c>
40011fa4:	ccf2cbf2 	vldmiagt	r2!, {d28-<overflow reg d84>}
40011fa8:	cef2cdf2 	mrcgt	13, 7, ip, cr2, cr2, {7}
40011fac:	d0f2cff2 	ldrshtle	ip, [r2], #242	; 0xf2
40011fb0:	d2f2d1f2 	rscsle	sp, r2, #-2147483588	; 0x8000003c
40011fb4:	d4f2d3f2 	ldrbtle	sp, [r2], #1010	; 0x3f2
40011fb8:	d6f2d5f2 			; <UNDEFINED> instruction: 0xd6f2d5f2
40011fbc:	d8f2d7f2 	ldmle	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011fc0:	daf2d9f2 	ble	3fcc8790 <GPM4DAT+0x2ecc84ac>
40011fc4:	dcf2dbf2 	vldmiale	r2!, {d29-<overflow reg d85>}
40011fc8:	def2ddf2 	mrcle	13, 7, sp, cr2, cr2, {7}
40011fcc:	e0f2dff2 	ldrsht	sp, [r2], #242	; 0xf2
40011fd0:	e2f2e1f2 	rscs	lr, r2, #-2147483588	; 0x8000003c
40011fd4:	e4f2e3f2 	ldrbt	lr, [r2], #1010	; 0x3f2
40011fd8:	e6f2e5f2 			; <UNDEFINED> instruction: 0xe6f2e5f2
40011fdc:	e8f2e7f2 	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011fe0:	eaf2e9f2 	b	3fccc7b0 <GPM4DAT+0x2eccc4cc>
40011fe4:	ecf2ebf2 	vldmia	r2!, {d30-<overflow reg d86>}
40011fe8:	eef2edf2 	mrc	13, 7, lr, cr2, cr2, {7}
40011fec:	f0f2eff2 			; <UNDEFINED> instruction: 0xf0f2eff2
40011ff0:	f2f2f1f2 	vsra.s64	<illegal reg q15.5>, q9, #14
40011ff4:	f4f2f3f2 			; <UNDEFINED> instruction: 0xf4f2f3f2
40011ff8:	f6f2f5f2 			; <UNDEFINED> instruction: 0xf6f2f5f2
40011ffc:	f8f2f7f2 			; <UNDEFINED> instruction: 0xf8f2f7f2
40012000:	faf2f9f2 	blx	3fcd07d0 <GPM4DAT+0x2ecd04ec>
40012004:	fcf2fbf2 	ldc2l	11, cr15, [r2], #968	; 0x3c8
40012008:	fef2fdf2 	mrc2	13, 7, pc, cr2, cr2, {7}
4001200c:	32f331f3 	rscscc	r3, r3, #-1073741764	; 0xc000003c
40012010:	34f333f3 	ldrbtcc	r3, [r3], #1011	; 0x3f3
40012014:	36f335f3 			; <UNDEFINED> instruction: 0x36f335f3
40012018:	38f337f3 	ldmcc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001201c:	3af339f3 	bcc	3fce07f0 <GPM4DAT+0x2ece050c>
40012020:	3cf33bf3 	fldmiaxcc	r3!, {d19-d139}	;@ Deprecated
40012024:	3ef33df3 	mrccc	13, 7, r3, cr3, cr3, {7}
40012028:	40f33ff3 	ldrshtmi	r3, [r3], #243	; 0xf3
4001202c:	42f341f3 	rscsmi	r4, r3, #-1073741764	; 0xc000003c
40012030:	44f343f3 	ldrbtmi	r4, [r3], #1011	; 0x3f3
40012034:	46f345f3 			; <UNDEFINED> instruction: 0x46f345f3
40012038:	48f347f3 	ldmmi	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}^
4001203c:	4af349f3 	bmi	3fce4810 <GPM4DAT+0x2ece452c>
40012040:	4cf34bf3 	fldmiaxmi	r3!, {d20-d140}	;@ Deprecated
40012044:	4ef34df3 	mrcmi	13, 7, r4, cr3, cr3, {7}
40012048:	50f34ff3 	ldrshtpl	r4, [r3], #243	; 0xf3
4001204c:	52f351f3 	rscspl	r5, r3, #-1073741764	; 0xc000003c
40012050:	54f353f3 	ldrbtpl	r5, [r3], #1011	; 0x3f3
40012054:	56f355f3 			; <UNDEFINED> instruction: 0x56f355f3
40012058:	58f357f3 	ldmpl	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001205c:	5af359f3 	bpl	3fce8830 <GPM4DAT+0x2ece854c>
40012060:	5cf35bf3 	fldmiaxpl	r3!, {d21-d141}	;@ Deprecated
40012064:	5ef35df3 	mrcpl	13, 7, r5, cr3, cr3, {7}
40012068:	60f35ff3 	ldrshtvs	r5, [r3], #243	; 0xf3
4001206c:	62f361f3 	rscsvs	r6, r3, #-1073741764	; 0xc000003c
40012070:	64f363f3 	ldrbtvs	r6, [r3], #1011	; 0x3f3
40012074:	66f365f3 			; <UNDEFINED> instruction: 0x66f365f3
40012078:	68f367f3 	ldmvs	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001207c:	6af369f3 	bvs	3fcec850 <GPM4DAT+0x2ecec56c>
40012080:	6cf36bf3 	fldmiaxvs	r3!, {d22-d142}	;@ Deprecated
40012084:	6ef36df3 	mrcvs	13, 7, r6, cr3, cr3, {7}
40012088:	70f36ff3 	ldrshtvc	r6, [r3], #243	; 0xf3
4001208c:	72f371f3 	rscsvc	r7, r3, #-1073741764	; 0xc000003c
40012090:	74f373f3 	ldrbtvc	r7, [r3], #1011	; 0x3f3
40012094:	76f375f3 			; <UNDEFINED> instruction: 0x76f375f3
40012098:	78f377f3 	ldmvc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001209c:	7af379f3 	bvc	3fcf0870 <GPM4DAT+0x2ecf058c>
400120a0:	7cf37bf3 	fldmiaxvc	r3!, {d23-d143}	;@ Deprecated
400120a4:	7ef37df3 	mrcvc	13, 7, r7, cr3, cr3, {7}
400120a8:	92f391f3 	rscsls	r9, r3, #-1073741764	; 0xc000003c
400120ac:	94f393f3 	ldrbtls	r9, [r3], #1011	; 0x3f3
400120b0:	96f395f3 			; <UNDEFINED> instruction: 0x96f395f3
400120b4:	98f397f3 	ldmls	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400120b8:	9af399f3 	bls	3fcf888c <GPM4DAT+0x2ecf85a8>
400120bc:	9cf39bf3 	fldmiaxls	r3!, {d25-d145}	;@ Deprecated
400120c0:	9ef39df3 	mrcls	13, 7, r9, cr3, cr3, {7}
400120c4:	a0f39ff3 	ldrshtge	r9, [r3], #243	; 0xf3
400120c8:	a2f3a1f3 	rscsge	sl, r3, #-1073741764	; 0xc000003c
400120cc:	a4f3a3f3 	ldrbtge	sl, [r3], #1011	; 0x3f3
400120d0:	a6f3a5f3 			; <UNDEFINED> instruction: 0xa6f3a5f3
400120d4:	a8f3a7f3 	ldmge	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400120d8:	aaf3a9f3 	bge	3fcfc8ac <GPM4DAT+0x2ecfc5c8>
400120dc:	acf3abf3 	fldmiaxge	r3!, {d26-d146}	;@ Deprecated
400120e0:	aef3adf3 	mrcge	13, 7, sl, cr3, cr3, {7}
400120e4:	b0f3aff3 	ldrshtlt	sl, [r3], #243	; 0xf3
400120e8:	b2f3b1f3 	rscslt	fp, r3, #-1073741764	; 0xc000003c
400120ec:	b4f3b3f3 	ldrbtlt	fp, [r3], #1011	; 0x3f3
400120f0:	b6f3b5f3 			; <UNDEFINED> instruction: 0xb6f3b5f3
400120f4:	b8f3b7f3 	ldmlt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400120f8:	baf3b9f3 	blt	3fd008cc <GPM4DAT+0x2ed005e8>
400120fc:	bcf3bbf3 	fldmiaxlt	r3!, {d27-d147}	;@ Deprecated
40012100:	bef3bdf3 	mrclt	13, 7, fp, cr3, cr3, {7}
40012104:	c0f3bff3 	ldrshtgt	fp, [r3], #243	; 0xf3
40012108:	c2f3c1f3 	rscsgt	ip, r3, #-1073741764	; 0xc000003c
4001210c:	c4f3c3f3 	ldrbtgt	ip, [r3], #1011	; 0x3f3
40012110:	c6f3c5f3 			; <UNDEFINED> instruction: 0xc6f3c5f3
40012114:	c8f3c7f3 	ldmgt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012118:	caf3c9f3 	bgt	3fd048ec <GPM4DAT+0x2ed04608>
4001211c:	ccf3cbf3 	fldmiaxgt	r3!, {d28-d148}	;@ Deprecated
40012120:	cef3cdf3 	mrcgt	13, 7, ip, cr3, cr3, {7}
40012124:	d0f3cff3 	ldrshtle	ip, [r3], #243	; 0xf3
40012128:	d2f3d1f3 	rscsle	sp, r3, #-1073741764	; 0xc000003c
4001212c:	d4f3d3f3 	ldrbtle	sp, [r3], #1011	; 0x3f3
40012130:	d6f3d5f3 			; <UNDEFINED> instruction: 0xd6f3d5f3
40012134:	d8f3d7f3 	ldmle	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012138:	daf3d9f3 	ble	3fd0890c <GPM4DAT+0x2ed08628>
4001213c:	dcf3dbf3 	fldmiaxle	r3!, {d29-d149}	;@ Deprecated
40012140:	def3ddf3 	mrcle	13, 7, sp, cr3, cr3, {7}
40012144:	e0f3dff3 	ldrsht	sp, [r3], #243	; 0xf3
40012148:	e2f3e1f3 	rscs	lr, r3, #-1073741764	; 0xc000003c
4001214c:	e4f3e3f3 	ldrbt	lr, [r3], #1011	; 0x3f3
40012150:	e6f3e5f3 			; <UNDEFINED> instruction: 0xe6f3e5f3
40012154:	e8f3e7f3 	ldm	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012158:	eaf3e9f3 	b	3fd0c92c <GPM4DAT+0x2ed0c648>
4001215c:	ecf3ebf3 	fldmiax	r3!, {d30-d150}	;@ Deprecated
40012160:	eef3edf3 	mrc	13, 7, lr, cr3, cr3, {7}
40012164:	f0f3eff3 			; <UNDEFINED> instruction: 0xf0f3eff3
40012168:	f2f3f1f3 	vsra.s64	<illegal reg q15.5>, <illegal reg q9.5>, #13
4001216c:	f4f3f3f3 			; <UNDEFINED> instruction: 0xf4f3f3f3
40012170:	f6f3f5f3 			; <UNDEFINED> instruction: 0xf6f3f5f3
40012174:	f8f3f7f3 			; <UNDEFINED> instruction: 0xf8f3f7f3
40012178:	faf3f9f3 	blx	3fd1094c <GPM4DAT+0x2ed10668>
4001217c:	fcf3fbf3 	ldc2l	11, cr15, [r3], #972	; 0x3cc
40012180:	fef3fdf3 	mrc2	13, 7, pc, cr3, cr3, {7}
40012184:	32f431f4 	rscscc	r3, r4, #244, 2	; 0x3d
40012188:	34f433f4 	ldrbtcc	r3, [r4], #1012	; 0x3f4
4001218c:	36f435f4 			; <UNDEFINED> instruction: 0x36f435f4
40012190:	38f437f4 	ldmcc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012194:	3af439f4 	bcc	3fd2096c <GPM4DAT+0x2ed20688>
40012198:	3cf43bf4 	vldmiacc	r4!, {d19-<overflow reg d76>}
4001219c:	3ef43df4 	mrccc	13, 7, r3, cr4, cr4, {7}
400121a0:	40f43ff4 	ldrshtmi	r3, [r4], #244	; 0xf4
400121a4:	42f441f4 	rscsmi	r4, r4, #244, 2	; 0x3d
400121a8:	44f443f4 	ldrbtmi	r4, [r4], #1012	; 0x3f4
400121ac:	46f445f4 			; <UNDEFINED> instruction: 0x46f445f4
400121b0:	48f447f4 	ldmmi	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr}^
400121b4:	4af449f4 	bmi	3fd2498c <GPM4DAT+0x2ed246a8>
400121b8:	4cf44bf4 	vldmiami	r4!, {d20-<overflow reg d77>}
400121bc:	4ef44df4 	mrcmi	13, 7, r4, cr4, cr4, {7}
400121c0:	50f44ff4 	ldrshtpl	r4, [r4], #244	; 0xf4
400121c4:	52f451f4 	rscspl	r5, r4, #244, 2	; 0x3d
400121c8:	54f453f4 	ldrbtpl	r5, [r4], #1012	; 0x3f4
400121cc:	56f455f4 			; <UNDEFINED> instruction: 0x56f455f4
400121d0:	58f457f4 	ldmpl	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400121d4:	5af459f4 	bpl	3fd289ac <GPM4DAT+0x2ed286c8>
400121d8:	5cf45bf4 	vldmiapl	r4!, {d21-<overflow reg d78>}
400121dc:	5ef45df4 	mrcpl	13, 7, r5, cr4, cr4, {7}
400121e0:	60f45ff4 	ldrshtvs	r5, [r4], #244	; 0xf4
400121e4:	62f461f4 	rscsvs	r6, r4, #244, 2	; 0x3d
400121e8:	64f463f4 	ldrbtvs	r6, [r4], #1012	; 0x3f4
400121ec:	66f465f4 			; <UNDEFINED> instruction: 0x66f465f4
400121f0:	68f467f4 	ldmvs	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400121f4:	6af469f4 	bvs	3fd2c9cc <GPM4DAT+0x2ed2c6e8>
400121f8:	6cf46bf4 	vldmiavs	r4!, {d22-<overflow reg d79>}
400121fc:	6ef46df4 	mrcvs	13, 7, r6, cr4, cr4, {7}
40012200:	70f46ff4 	ldrshtvc	r6, [r4], #244	; 0xf4
40012204:	72f471f4 	rscsvc	r7, r4, #244, 2	; 0x3d
40012208:	74f473f4 	ldrbtvc	r7, [r4], #1012	; 0x3f4
4001220c:	76f475f4 			; <UNDEFINED> instruction: 0x76f475f4
40012210:	78f477f4 	ldmvc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012214:	7af479f4 	bvc	3fd309ec <GPM4DAT+0x2ed30708>
40012218:	7cf47bf4 	vldmiavc	r4!, {d23-<overflow reg d80>}
4001221c:	7ef47df4 	mrcvc	13, 7, r7, cr4, cr4, {7}
40012220:	92f491f4 	rscsls	r9, r4, #244, 2	; 0x3d
40012224:	94f493f4 	ldrbtls	r9, [r4], #1012	; 0x3f4
40012228:	96f495f4 			; <UNDEFINED> instruction: 0x96f495f4
4001222c:	98f497f4 	ldmls	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012230:	9af499f4 	bls	3fd38a08 <GPM4DAT+0x2ed38724>
40012234:	9cf49bf4 	vldmials	r4!, {d25-<overflow reg d82>}
40012238:	9ef49df4 	mrcls	13, 7, r9, cr4, cr4, {7}
4001223c:	a0f49ff4 	ldrshtge	r9, [r4], #244	; 0xf4
40012240:	a2f4a1f4 	rscsge	sl, r4, #244, 2	; 0x3d
40012244:	a4f4a3f4 	ldrbtge	sl, [r4], #1012	; 0x3f4
40012248:	a6f4a5f4 			; <UNDEFINED> instruction: 0xa6f4a5f4
4001224c:	a8f4a7f4 	ldmge	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012250:	aaf4a9f4 	bge	3fd3ca28 <GPM4DAT+0x2ed3c744>
40012254:	acf4abf4 	vldmiage	r4!, {d26-<overflow reg d83>}
40012258:	aef4adf4 	mrcge	13, 7, sl, cr4, cr4, {7}
4001225c:	b0f4aff4 	ldrshtlt	sl, [r4], #244	; 0xf4
40012260:	b2f4b1f4 	rscslt	fp, r4, #244, 2	; 0x3d
40012264:	b4f4b3f4 	ldrbtlt	fp, [r4], #1012	; 0x3f4
40012268:	b6f4b5f4 			; <UNDEFINED> instruction: 0xb6f4b5f4
4001226c:	b8f4b7f4 	ldmlt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012270:	baf4b9f4 	blt	3fd40a48 <GPM4DAT+0x2ed40764>
40012274:	bcf4bbf4 	vldmialt	r4!, {d27-<overflow reg d84>}
40012278:	bef4bdf4 	mrclt	13, 7, fp, cr4, cr4, {7}
4001227c:	c0f4bff4 	ldrshtgt	fp, [r4], #244	; 0xf4
40012280:	c2f4c1f4 	rscsgt	ip, r4, #244, 2	; 0x3d
40012284:	c4f4c3f4 	ldrbtgt	ip, [r4], #1012	; 0x3f4
40012288:	c6f4c5f4 			; <UNDEFINED> instruction: 0xc6f4c5f4
4001228c:	c8f4c7f4 	ldmgt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012290:	caf4c9f4 	bgt	3fd44a68 <GPM4DAT+0x2ed44784>
40012294:	ccf4cbf4 	vldmiagt	r4!, {d28-<overflow reg d85>}
40012298:	cef4cdf4 	mrcgt	13, 7, ip, cr4, cr4, {7}
4001229c:	d0f4cff4 	ldrshtle	ip, [r4], #244	; 0xf4
400122a0:	d2f4d1f4 	rscsle	sp, r4, #244, 2	; 0x3d
400122a4:	d4f4d3f4 	ldrbtle	sp, [r4], #1012	; 0x3f4
400122a8:	d6f4d5f4 			; <UNDEFINED> instruction: 0xd6f4d5f4
400122ac:	d8f4d7f4 	ldmle	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400122b0:	daf4d9f4 	ble	3fd48a88 <GPM4DAT+0x2ed487a4>
400122b4:	dcf4dbf4 	vldmiale	r4!, {d29-<overflow reg d86>}
400122b8:	def4ddf4 	mrcle	13, 7, sp, cr4, cr4, {7}
400122bc:	e0f4dff4 	ldrsht	sp, [r4], #244	; 0xf4
400122c0:	e2f4e1f4 	rscs	lr, r4, #244, 2	; 0x3d
400122c4:	e4f4e3f4 	ldrbt	lr, [r4], #1012	; 0x3f4
400122c8:	e6f4e5f4 			; <UNDEFINED> instruction: 0xe6f4e5f4
400122cc:	e8f4e7f4 	ldm	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400122d0:	eaf4e9f4 	b	3fd4caa8 <GPM4DAT+0x2ed4c7c4>
400122d4:	ecf4ebf4 	vldmia	r4!, {d30-<overflow reg d87>}
400122d8:	eef4edf4 	mrc	13, 7, lr, cr4, cr4, {7}
400122dc:	f0f4eff4 			; <UNDEFINED> instruction: 0xf0f4eff4
400122e0:	f2f4f1f4 	vsra.s64	<illegal reg q15.5>, q10, #12
400122e4:	f4f4f3f4 			; <UNDEFINED> instruction: 0xf4f4f3f4
400122e8:	f6f4f5f4 			; <UNDEFINED> instruction: 0xf6f4f5f4
400122ec:	f8f4f7f4 			; <UNDEFINED> instruction: 0xf8f4f7f4
400122f0:	faf4f9f4 	blx	3fd50ac8 <GPM4DAT+0x2ed507e4>
400122f4:	fcf4fbf4 	ldc2l	11, cr15, [r4], #976	; 0x3d0
400122f8:	fef4fdf4 	mrc2	13, 7, pc, cr4, cr4, {7}
400122fc:	32f531f5 	rscscc	r3, r5, #1073741885	; 0x4000003d
40012300:	34f533f5 	ldrbtcc	r3, [r5], #1013	; 0x3f5
40012304:	36f535f5 			; <UNDEFINED> instruction: 0x36f535f5
40012308:	38f537f5 	ldmcc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001230c:	3af539f5 	bcc	3fd60ae8 <GPM4DAT+0x2ed60804>
40012310:	3cf53bf5 	fldmiaxcc	r5!, {d19-d140}	;@ Deprecated
40012314:	3ef53df5 	mrccc	13, 7, r3, cr5, cr5, {7}
40012318:	40f53ff5 	ldrshtmi	r3, [r5], #245	; 0xf5
4001231c:	42f541f5 	rscsmi	r4, r5, #1073741885	; 0x4000003d
40012320:	44f543f5 	ldrbtmi	r4, [r5], #1013	; 0x3f5
40012324:	46f545f5 			; <UNDEFINED> instruction: 0x46f545f5
40012328:	48f547f5 	ldmmi	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
4001232c:	4af549f5 	bmi	3fd64b08 <GPM4DAT+0x2ed64824>
40012330:	4cf54bf5 	fldmiaxmi	r5!, {d20-d141}	;@ Deprecated
40012334:	4ef54df5 	mrcmi	13, 7, r4, cr5, cr5, {7}
40012338:	50f54ff5 	ldrshtpl	r4, [r5], #245	; 0xf5
4001233c:	52f551f5 	rscspl	r5, r5, #1073741885	; 0x4000003d
40012340:	54f553f5 	ldrbtpl	r5, [r5], #1013	; 0x3f5
40012344:	56f555f5 			; <UNDEFINED> instruction: 0x56f555f5
40012348:	58f557f5 	ldmpl	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001234c:	5af559f5 	bpl	3fd68b28 <GPM4DAT+0x2ed68844>
40012350:	5cf55bf5 	fldmiaxpl	r5!, {d21-d142}	;@ Deprecated
40012354:	5ef55df5 	mrcpl	13, 7, r5, cr5, cr5, {7}
40012358:	60f55ff5 	ldrshtvs	r5, [r5], #245	; 0xf5
4001235c:	62f561f5 	rscsvs	r6, r5, #1073741885	; 0x4000003d
40012360:	64f563f5 	ldrbtvs	r6, [r5], #1013	; 0x3f5
40012364:	66f565f5 			; <UNDEFINED> instruction: 0x66f565f5
40012368:	68f567f5 	ldmvs	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001236c:	6af569f5 	bvs	3fd6cb48 <GPM4DAT+0x2ed6c864>
40012370:	6cf56bf5 	fldmiaxvs	r5!, {d22-d143}	;@ Deprecated
40012374:	6ef56df5 	mrcvs	13, 7, r6, cr5, cr5, {7}
40012378:	70f56ff5 	ldrshtvc	r6, [r5], #245	; 0xf5
4001237c:	72f571f5 	rscsvc	r7, r5, #1073741885	; 0x4000003d
40012380:	74f573f5 	ldrbtvc	r7, [r5], #1013	; 0x3f5
40012384:	76f575f5 			; <UNDEFINED> instruction: 0x76f575f5
40012388:	78f577f5 	ldmvc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001238c:	7af579f5 	bvc	3fd70b68 <GPM4DAT+0x2ed70884>
40012390:	7cf57bf5 	fldmiaxvc	r5!, {d23-d144}	;@ Deprecated
40012394:	7ef57df5 	mrcvc	13, 7, r7, cr5, cr5, {7}
40012398:	92f591f5 	rscsls	r9, r5, #1073741885	; 0x4000003d
4001239c:	94f593f5 	ldrbtls	r9, [r5], #1013	; 0x3f5
400123a0:	96f595f5 			; <UNDEFINED> instruction: 0x96f595f5
400123a4:	98f597f5 	ldmls	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400123a8:	9af599f5 	bls	3fd78b84 <GPM4DAT+0x2ed788a0>
400123ac:	9cf59bf5 	fldmiaxls	r5!, {d25-d146}	;@ Deprecated
400123b0:	9ef59df5 	mrcls	13, 7, r9, cr5, cr5, {7}
400123b4:	a0f59ff5 	ldrshtge	r9, [r5], #245	; 0xf5
400123b8:	a2f5a1f5 	rscsge	sl, r5, #1073741885	; 0x4000003d
400123bc:	a4f5a3f5 	ldrbtge	sl, [r5], #1013	; 0x3f5
400123c0:	a6f5a5f5 			; <UNDEFINED> instruction: 0xa6f5a5f5
400123c4:	a8f5a7f5 	ldmge	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400123c8:	aaf5a9f5 	bge	3fd7cba4 <GPM4DAT+0x2ed7c8c0>
400123cc:	acf5abf5 	fldmiaxge	r5!, {d26-d147}	;@ Deprecated
400123d0:	aef5adf5 	mrcge	13, 7, sl, cr5, cr5, {7}
400123d4:	b0f5aff5 	ldrshtlt	sl, [r5], #245	; 0xf5
400123d8:	b2f5b1f5 	rscslt	fp, r5, #1073741885	; 0x4000003d
400123dc:	b4f5b3f5 	ldrbtlt	fp, [r5], #1013	; 0x3f5
400123e0:	b6f5b5f5 			; <UNDEFINED> instruction: 0xb6f5b5f5
400123e4:	b8f5b7f5 	ldmlt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400123e8:	baf5b9f5 	blt	3fd80bc4 <GPM4DAT+0x2ed808e0>
400123ec:	bcf5bbf5 	fldmiaxlt	r5!, {d27-d148}	;@ Deprecated
400123f0:	bef5bdf5 	mrclt	13, 7, fp, cr5, cr5, {7}
400123f4:	c0f5bff5 	ldrshtgt	fp, [r5], #245	; 0xf5
400123f8:	c2f5c1f5 	rscsgt	ip, r5, #1073741885	; 0x4000003d
400123fc:	c4f5c3f5 	ldrbtgt	ip, [r5], #1013	; 0x3f5
40012400:	c6f5c5f5 			; <UNDEFINED> instruction: 0xc6f5c5f5
40012404:	c8f5c7f5 	ldmgt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012408:	caf5c9f5 	bgt	3fd84be4 <GPM4DAT+0x2ed84900>
4001240c:	ccf5cbf5 	fldmiaxgt	r5!, {d28-d149}	;@ Deprecated
40012410:	cef5cdf5 	mrcgt	13, 7, ip, cr5, cr5, {7}
40012414:	d0f5cff5 	ldrshtle	ip, [r5], #245	; 0xf5
40012418:	d2f5d1f5 	rscsle	sp, r5, #1073741885	; 0x4000003d
4001241c:	d4f5d3f5 	ldrbtle	sp, [r5], #1013	; 0x3f5
40012420:	d6f5d5f5 			; <UNDEFINED> instruction: 0xd6f5d5f5
40012424:	d8f5d7f5 	ldmle	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012428:	daf5d9f5 	ble	3fd88c04 <GPM4DAT+0x2ed88920>
4001242c:	dcf5dbf5 	fldmiaxle	r5!, {d29-d150}	;@ Deprecated
40012430:	def5ddf5 	mrcle	13, 7, sp, cr5, cr5, {7}
40012434:	e0f5dff5 	ldrsht	sp, [r5], #245	; 0xf5
40012438:	e2f5e1f5 	rscs	lr, r5, #1073741885	; 0x4000003d
4001243c:	e4f5e3f5 	ldrbt	lr, [r5], #1013	; 0x3f5
40012440:	e6f5e5f5 			; <UNDEFINED> instruction: 0xe6f5e5f5
40012444:	e8f5e7f5 	ldm	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012448:	eaf5e9f5 	b	3fd8cc24 <GPM4DAT+0x2ed8c940>
4001244c:	ecf5ebf5 	fldmiax	r5!, {d30-d151}	;@ Deprecated
40012450:	eef5edf5 	mrc	13, 7, lr, cr5, cr5, {7}
40012454:	f0f5eff5 			; <UNDEFINED> instruction: 0xf0f5eff5
40012458:	f2f5f1f5 	vsra.s64	<illegal reg q15.5>, <illegal reg q10.5>, #11
4001245c:	f4f5f3f5 			; <UNDEFINED> instruction: 0xf4f5f3f5
40012460:	f6f5f5f5 			; <UNDEFINED> instruction: 0xf6f5f5f5
40012464:	f8f5f7f5 			; <UNDEFINED> instruction: 0xf8f5f7f5
40012468:	faf5f9f5 	blx	3fd90c44 <GPM4DAT+0x2ed90960>
4001246c:	fcf5fbf5 	ldc2l	11, cr15, [r5], #980	; 0x3d4
40012470:	fef5fdf5 	mrc2	13, 7, pc, cr5, cr5, {7}
40012474:	32f631f6 	rscscc	r3, r6, #-2147483587	; 0x8000003d
40012478:	34f633f6 	ldrbtcc	r3, [r6], #1014	; 0x3f6
4001247c:	36f635f6 			; <UNDEFINED> instruction: 0x36f635f6
40012480:	38f637f6 	ldmcc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012484:	3af639f6 	bcc	3fda0c64 <GPM4DAT+0x2eda0980>
40012488:	3cf63bf6 	vldmiacc	r6!, {d19-<overflow reg d77>}
4001248c:	3ef63df6 	mrccc	13, 7, r3, cr6, cr6, {7}
40012490:	40f63ff6 	ldrshtmi	r3, [r6], #246	; 0xf6
40012494:	42f641f6 	rscsmi	r4, r6, #-2147483587	; 0x8000003d
40012498:	44f643f6 	ldrbtmi	r4, [r6], #1014	; 0x3f6
4001249c:	46f645f6 			; <UNDEFINED> instruction: 0x46f645f6
400124a0:	48f647f6 	ldmmi	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
400124a4:	4af649f6 	bmi	3fda4c84 <GPM4DAT+0x2eda49a0>
400124a8:	4cf64bf6 	vldmiami	r6!, {d20-<overflow reg d78>}
400124ac:	4ef64df6 	mrcmi	13, 7, r4, cr6, cr6, {7}
400124b0:	50f64ff6 	ldrshtpl	r4, [r6], #246	; 0xf6
400124b4:	52f651f6 	rscspl	r5, r6, #-2147483587	; 0x8000003d
400124b8:	54f653f6 	ldrbtpl	r5, [r6], #1014	; 0x3f6
400124bc:	56f655f6 			; <UNDEFINED> instruction: 0x56f655f6
400124c0:	58f657f6 	ldmpl	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400124c4:	5af659f6 	bpl	3fda8ca4 <GPM4DAT+0x2eda89c0>
400124c8:	5cf65bf6 	vldmiapl	r6!, {d21-<overflow reg d79>}
400124cc:	5ef65df6 	mrcpl	13, 7, r5, cr6, cr6, {7}
400124d0:	60f65ff6 	ldrshtvs	r5, [r6], #246	; 0xf6
400124d4:	62f661f6 	rscsvs	r6, r6, #-2147483587	; 0x8000003d
400124d8:	64f663f6 	ldrbtvs	r6, [r6], #1014	; 0x3f6
400124dc:	66f665f6 			; <UNDEFINED> instruction: 0x66f665f6
400124e0:	68f667f6 	ldmvs	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400124e4:	6af669f6 	bvs	3fdaccc4 <GPM4DAT+0x2edac9e0>
400124e8:	6cf66bf6 	vldmiavs	r6!, {d22-<overflow reg d80>}
400124ec:	6ef66df6 	mrcvs	13, 7, r6, cr6, cr6, {7}
400124f0:	70f66ff6 	ldrshtvc	r6, [r6], #246	; 0xf6
400124f4:	72f671f6 	rscsvc	r7, r6, #-2147483587	; 0x8000003d
400124f8:	74f673f6 	ldrbtvc	r7, [r6], #1014	; 0x3f6
400124fc:	76f675f6 			; <UNDEFINED> instruction: 0x76f675f6
40012500:	78f677f6 	ldmvc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012504:	7af679f6 	bvc	3fdb0ce4 <GPM4DAT+0x2edb0a00>
40012508:	7cf67bf6 	vldmiavc	r6!, {d23-<overflow reg d81>}
4001250c:	7ef67df6 	mrcvc	13, 7, r7, cr6, cr6, {7}
40012510:	92f691f6 	rscsls	r9, r6, #-2147483587	; 0x8000003d
40012514:	94f693f6 	ldrbtls	r9, [r6], #1014	; 0x3f6
40012518:	96f695f6 			; <UNDEFINED> instruction: 0x96f695f6
4001251c:	98f697f6 	ldmls	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012520:	9af699f6 	bls	3fdb8d00 <GPM4DAT+0x2edb8a1c>
40012524:	9cf69bf6 	vldmials	r6!, {d25-<overflow reg d83>}
40012528:	9ef69df6 	mrcls	13, 7, r9, cr6, cr6, {7}
4001252c:	a0f69ff6 	ldrshtge	r9, [r6], #246	; 0xf6
40012530:	a2f6a1f6 	rscsge	sl, r6, #-2147483587	; 0x8000003d
40012534:	a4f6a3f6 	ldrbtge	sl, [r6], #1014	; 0x3f6
40012538:	a6f6a5f6 			; <UNDEFINED> instruction: 0xa6f6a5f6
4001253c:	a8f6a7f6 	ldmge	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012540:	aaf6a9f6 	bge	3fdbcd20 <GPM4DAT+0x2edbca3c>
40012544:	acf6abf6 	vldmiage	r6!, {d26-<overflow reg d84>}
40012548:	aef6adf6 	mrcge	13, 7, sl, cr6, cr6, {7}
4001254c:	b0f6aff6 	ldrshtlt	sl, [r6], #246	; 0xf6
40012550:	b2f6b1f6 	rscslt	fp, r6, #-2147483587	; 0x8000003d
40012554:	b4f6b3f6 	ldrbtlt	fp, [r6], #1014	; 0x3f6
40012558:	b6f6b5f6 			; <UNDEFINED> instruction: 0xb6f6b5f6
4001255c:	b8f6b7f6 	ldmlt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012560:	baf6b9f6 	blt	3fdc0d40 <GPM4DAT+0x2edc0a5c>
40012564:	bcf6bbf6 	vldmialt	r6!, {d27-<overflow reg d85>}
40012568:	bef6bdf6 	mrclt	13, 7, fp, cr6, cr6, {7}
4001256c:	c0f6bff6 	ldrshtgt	fp, [r6], #246	; 0xf6
40012570:	c2f6c1f6 	rscsgt	ip, r6, #-2147483587	; 0x8000003d
40012574:	c4f6c3f6 	ldrbtgt	ip, [r6], #1014	; 0x3f6
40012578:	c6f6c5f6 			; <UNDEFINED> instruction: 0xc6f6c5f6
4001257c:	c8f6c7f6 	ldmgt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012580:	caf6c9f6 	bgt	3fdc4d60 <GPM4DAT+0x2edc4a7c>
40012584:	ccf6cbf6 	vldmiagt	r6!, {d28-<overflow reg d86>}
40012588:	cef6cdf6 	mrcgt	13, 7, ip, cr6, cr6, {7}
4001258c:	d0f6cff6 	ldrshtle	ip, [r6], #246	; 0xf6
40012590:	d2f6d1f6 	rscsle	sp, r6, #-2147483587	; 0x8000003d
40012594:	d4f6d3f6 	ldrbtle	sp, [r6], #1014	; 0x3f6
40012598:	d6f6d5f6 			; <UNDEFINED> instruction: 0xd6f6d5f6
4001259c:	d8f6d7f6 	ldmle	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400125a0:	daf6d9f6 	ble	3fdc8d80 <GPM4DAT+0x2edc8a9c>
400125a4:	dcf6dbf6 	vldmiale	r6!, {d29-<overflow reg d87>}
400125a8:	def6ddf6 	mrcle	13, 7, sp, cr6, cr6, {7}
400125ac:	e0f6dff6 	ldrsht	sp, [r6], #246	; 0xf6
400125b0:	e2f6e1f6 	rscs	lr, r6, #-2147483587	; 0x8000003d
400125b4:	e4f6e3f6 	ldrbt	lr, [r6], #1014	; 0x3f6
400125b8:	e6f6e5f6 			; <UNDEFINED> instruction: 0xe6f6e5f6
400125bc:	e8f6e7f6 	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400125c0:	eaf6e9f6 	b	3fdccda0 <GPM4DAT+0x2edccabc>
400125c4:	ecf6ebf6 	vldmia	r6!, {d30-<overflow reg d88>}
400125c8:	eef6edf6 	mrc	13, 7, lr, cr6, cr6, {7}
400125cc:	f0f6eff6 			; <UNDEFINED> instruction: 0xf0f6eff6
400125d0:	f2f6f1f6 	vsra.s64	<illegal reg q15.5>, q11, #10
400125d4:	f4f6f3f6 			; <UNDEFINED> instruction: 0xf4f6f3f6
400125d8:	f6f6f5f6 			; <UNDEFINED> instruction: 0xf6f6f5f6
400125dc:	f8f6f7f6 			; <UNDEFINED> instruction: 0xf8f6f7f6
400125e0:	faf6f9f6 	blx	3fdd0dc0 <GPM4DAT+0x2edd0adc>
400125e4:	fcf6fbf6 	ldc2l	11, cr15, [r6], #984	; 0x3d8
400125e8:	fef6fdf6 	mrc2	13, 7, pc, cr6, cr6, {7}
400125ec:	32f731f7 	rscscc	r3, r7, #-1073741763	; 0xc000003d

400125f0 <.LANCHOR1>:
400125f0:	34f733f7 	ldrbtcc	r3, [r7], #1015	; 0x3f7
400125f4:	36f735f7 			; <UNDEFINED> instruction: 0x36f735f7
400125f8:	38f737f7 	ldmcc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400125fc:	3af739f7 	bcc	3fde0de0 <GPM4DAT+0x2ede0afc>
40012600:	3cf73bf7 	fldmiaxcc	r7!, {d19-d141}	;@ Deprecated
40012604:	3ef73df7 	mrccc	13, 7, r3, cr7, cr7, {7}
40012608:	40f73ff7 	ldrshtmi	r3, [r7], #247	; 0xf7
4001260c:	42f741f7 	rscsmi	r4, r7, #-1073741763	; 0xc000003d
40012610:	44f743f7 	ldrbtmi	r4, [r7], #1015	; 0x3f7
40012614:	46f745f7 			; <UNDEFINED> instruction: 0x46f745f7
40012618:	48f747f7 	ldmmi	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
4001261c:	4af749f7 	bmi	3fde4e00 <GPM4DAT+0x2ede4b1c>
40012620:	4cf74bf7 	fldmiaxmi	r7!, {d20-d142}	;@ Deprecated
40012624:	4ef74df7 	mrcmi	13, 7, r4, cr7, cr7, {7}
40012628:	50f74ff7 	ldrshtpl	r4, [r7], #247	; 0xf7
4001262c:	52f751f7 	rscspl	r5, r7, #-1073741763	; 0xc000003d
40012630:	54f753f7 	ldrbtpl	r5, [r7], #1015	; 0x3f7
40012634:	56f755f7 			; <UNDEFINED> instruction: 0x56f755f7
40012638:	58f757f7 	ldmpl	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001263c:	5af759f7 	bpl	3fde8e20 <GPM4DAT+0x2ede8b3c>
40012640:	5cf75bf7 	fldmiaxpl	r7!, {d21-d143}	;@ Deprecated
40012644:	5ef75df7 	mrcpl	13, 7, r5, cr7, cr7, {7}
40012648:	60f75ff7 	ldrshtvs	r5, [r7], #247	; 0xf7
4001264c:	62f761f7 	rscsvs	r6, r7, #-1073741763	; 0xc000003d
40012650:	64f763f7 	ldrbtvs	r6, [r7], #1015	; 0x3f7
40012654:	66f765f7 			; <UNDEFINED> instruction: 0x66f765f7
40012658:	68f767f7 	ldmvs	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001265c:	6af769f7 	bvs	3fdece40 <GPM4DAT+0x2edecb5c>
40012660:	6cf76bf7 	fldmiaxvs	r7!, {d22-d144}	;@ Deprecated
40012664:	6ef76df7 	mrcvs	13, 7, r6, cr7, cr7, {7}
40012668:	70f76ff7 	ldrshtvc	r6, [r7], #247	; 0xf7
4001266c:	72f771f7 	rscsvc	r7, r7, #-1073741763	; 0xc000003d
40012670:	74f773f7 	ldrbtvc	r7, [r7], #1015	; 0x3f7
40012674:	76f775f7 			; <UNDEFINED> instruction: 0x76f775f7
40012678:	78f777f7 	ldmvc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001267c:	7af779f7 	bvc	3fdf0e60 <GPM4DAT+0x2edf0b7c>
40012680:	7cf77bf7 	fldmiaxvc	r7!, {d23-d145}	;@ Deprecated
40012684:	7ef77df7 	mrcvc	13, 7, r7, cr7, cr7, {7}
40012688:	92f791f7 	rscsls	r9, r7, #-1073741763	; 0xc000003d
4001268c:	94f793f7 	ldrbtls	r9, [r7], #1015	; 0x3f7
40012690:	96f795f7 			; <UNDEFINED> instruction: 0x96f795f7
40012694:	98f797f7 	ldmls	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012698:	9af799f7 	bls	3fdf8e7c <GPM4DAT+0x2edf8b98>
4001269c:	9cf79bf7 	fldmiaxls	r7!, {d25-d147}	;@ Deprecated
400126a0:	9ef79df7 	mrcls	13, 7, r9, cr7, cr7, {7}
400126a4:	a0f79ff7 	ldrshtge	r9, [r7], #247	; 0xf7
400126a8:	a2f7a1f7 	rscsge	sl, r7, #-1073741763	; 0xc000003d
400126ac:	a4f7a3f7 	ldrbtge	sl, [r7], #1015	; 0x3f7
400126b0:	a6f7a5f7 			; <UNDEFINED> instruction: 0xa6f7a5f7
400126b4:	a8f7a7f7 	ldmge	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400126b8:	aaf7a9f7 	bge	3fdfce9c <GPM4DAT+0x2edfcbb8>
400126bc:	acf7abf7 	fldmiaxge	r7!, {d26-d148}	;@ Deprecated
400126c0:	aef7adf7 	mrcge	13, 7, sl, cr7, cr7, {7}
400126c4:	b0f7aff7 	ldrshtlt	sl, [r7], #247	; 0xf7
400126c8:	b2f7b1f7 	rscslt	fp, r7, #-1073741763	; 0xc000003d
400126cc:	b4f7b3f7 	ldrbtlt	fp, [r7], #1015	; 0x3f7
400126d0:	b6f7b5f7 			; <UNDEFINED> instruction: 0xb6f7b5f7
400126d4:	b8f7b7f7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400126d8:	baf7b9f7 	blt	3fe00ebc <GPM4DAT+0x2ee00bd8>
400126dc:	bcf7bbf7 	fldmiaxlt	r7!, {d27-d149}	;@ Deprecated
400126e0:	bef7bdf7 	mrclt	13, 7, fp, cr7, cr7, {7}
400126e4:	c0f7bff7 	ldrshtgt	fp, [r7], #247	; 0xf7
400126e8:	c2f7c1f7 	rscsgt	ip, r7, #-1073741763	; 0xc000003d
400126ec:	c4f7c3f7 	ldrbtgt	ip, [r7], #1015	; 0x3f7
400126f0:	c6f7c5f7 			; <UNDEFINED> instruction: 0xc6f7c5f7
400126f4:	c8f7c7f7 	ldmgt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400126f8:	caf7c9f7 	bgt	3fe04edc <GPM4DAT+0x2ee04bf8>
400126fc:	ccf7cbf7 	fldmiaxgt	r7!, {d28-d150}	;@ Deprecated
40012700:	cef7cdf7 	mrcgt	13, 7, ip, cr7, cr7, {7}
40012704:	d0f7cff7 	ldrshtle	ip, [r7], #247	; 0xf7
40012708:	d2f7d1f7 	rscsle	sp, r7, #-1073741763	; 0xc000003d
4001270c:	d4f7d3f7 	ldrbtle	sp, [r7], #1015	; 0x3f7
40012710:	d6f7d5f7 			; <UNDEFINED> instruction: 0xd6f7d5f7
40012714:	d8f7d7f7 	ldmle	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012718:	daf7d9f7 	ble	3fe08efc <GPM4DAT+0x2ee08c18>
4001271c:	dcf7dbf7 	fldmiaxle	r7!, {d29-d151}	;@ Deprecated
40012720:	def7ddf7 	mrcle	13, 7, sp, cr7, cr7, {7}
40012724:	e0f7dff7 	ldrsht	sp, [r7], #247	; 0xf7
40012728:	e2f7e1f7 	rscs	lr, r7, #-1073741763	; 0xc000003d
4001272c:	e4f7e3f7 	ldrbt	lr, [r7], #1015	; 0x3f7
40012730:	e6f7e5f7 			; <UNDEFINED> instruction: 0xe6f7e5f7
40012734:	e8f7e7f7 	ldm	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012738:	eaf7e9f7 	b	3fe0cf1c <GPM4DAT+0x2ee0cc38>
4001273c:	ecf7ebf7 	fldmiax	r7!, {d30-d152}	;@ Deprecated
40012740:	eef7edf7 	mrc	13, 7, lr, cr7, cr7, {7}
40012744:	f0f7eff7 			; <UNDEFINED> instruction: 0xf0f7eff7
40012748:	f2f7f1f7 	vsra.s64	<illegal reg q15.5>, <illegal reg q11.5>, #9
4001274c:	f4f7f3f7 			; <UNDEFINED> instruction: 0xf4f7f3f7
40012750:	f6f7f5f7 			; <UNDEFINED> instruction: 0xf6f7f5f7
40012754:	f8f7f7f7 			; <UNDEFINED> instruction: 0xf8f7f7f7
40012758:	faf7f9f7 	blx	3fe10f3c <GPM4DAT+0x2ee10c58>
4001275c:	fcf7fbf7 	ldc2l	11, cr15, [r7], #988	; 0x3dc
40012760:	fef7fdf7 	mrc2	13, 7, pc, cr7, cr7, {7}
40012764:	32f831f8 	rscscc	r3, r8, #248, 2	; 0x3e
40012768:	34f833f8 	ldrbtcc	r3, [r8], #1016	; 0x3f8
4001276c:	36f835f8 			; <UNDEFINED> instruction: 0x36f835f8
40012770:	38f837f8 	ldmcc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012774:	3af839f8 	bcc	3fe20f5c <GPM4DAT+0x2ee20c78>
40012778:	3cf83bf8 	vldmiacc	r8!, {d19-<overflow reg d78>}
4001277c:	3ef83df8 	mrccc	13, 7, r3, cr8, cr8, {7}
40012780:	40f83ff8 	ldrshtmi	r3, [r8], #248	; 0xf8
40012784:	42f841f8 	rscsmi	r4, r8, #248, 2	; 0x3e
40012788:	44f843f8 	ldrbtmi	r4, [r8], #1016	; 0x3f8
4001278c:	46f845f8 			; <UNDEFINED> instruction: 0x46f845f8
40012790:	48f847f8 	ldmmi	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}^
40012794:	4af849f8 	bmi	3fe24f7c <GPM4DAT+0x2ee24c98>
40012798:	4cf84bf8 	vldmiami	r8!, {d20-<overflow reg d79>}
4001279c:	4ef84df8 	mrcmi	13, 7, r4, cr8, cr8, {7}
400127a0:	50f84ff8 	ldrshtpl	r4, [r8], #248	; 0xf8
400127a4:	52f851f8 	rscspl	r5, r8, #248, 2	; 0x3e
400127a8:	54f853f8 	ldrbtpl	r5, [r8], #1016	; 0x3f8
400127ac:	56f855f8 			; <UNDEFINED> instruction: 0x56f855f8
400127b0:	58f857f8 	ldmpl	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400127b4:	5af859f8 	bpl	3fe28f9c <GPM4DAT+0x2ee28cb8>
400127b8:	5cf85bf8 	vldmiapl	r8!, {d21-<overflow reg d80>}
400127bc:	5ef85df8 	mrcpl	13, 7, r5, cr8, cr8, {7}
400127c0:	60f85ff8 	ldrshtvs	r5, [r8], #248	; 0xf8
400127c4:	62f861f8 	rscsvs	r6, r8, #248, 2	; 0x3e
400127c8:	64f863f8 	ldrbtvs	r6, [r8], #1016	; 0x3f8
400127cc:	66f865f8 			; <UNDEFINED> instruction: 0x66f865f8
400127d0:	68f867f8 	ldmvs	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400127d4:	6af869f8 	bvs	3fe2cfbc <GPM4DAT+0x2ee2ccd8>
400127d8:	6cf86bf8 	vldmiavs	r8!, {d22-<overflow reg d81>}
400127dc:	6ef86df8 	mrcvs	13, 7, r6, cr8, cr8, {7}
400127e0:	70f86ff8 	ldrshtvc	r6, [r8], #248	; 0xf8
400127e4:	72f871f8 	rscsvc	r7, r8, #248, 2	; 0x3e
400127e8:	74f873f8 	ldrbtvc	r7, [r8], #1016	; 0x3f8
400127ec:	76f875f8 			; <UNDEFINED> instruction: 0x76f875f8
400127f0:	78f877f8 	ldmvc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400127f4:	7af879f8 	bvc	3fe30fdc <GPM4DAT+0x2ee30cf8>
400127f8:	7cf87bf8 	vldmiavc	r8!, {d23-<overflow reg d82>}
400127fc:	7ef87df8 	mrcvc	13, 7, r7, cr8, cr8, {7}
40012800:	92f891f8 	rscsls	r9, r8, #248, 2	; 0x3e
40012804:	94f893f8 	ldrbtls	r9, [r8], #1016	; 0x3f8
40012808:	96f895f8 			; <UNDEFINED> instruction: 0x96f895f8
4001280c:	98f897f8 	ldmls	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012810:	9af899f8 	bls	3fe38ff8 <GPM4DAT+0x2ee38d14>
40012814:	9cf89bf8 	vldmials	r8!, {d25-<overflow reg d84>}
40012818:	9ef89df8 	mrcls	13, 7, r9, cr8, cr8, {7}
4001281c:	a0f89ff8 	ldrshtge	r9, [r8], #248	; 0xf8
40012820:	a2f8a1f8 	rscsge	sl, r8, #248, 2	; 0x3e
40012824:	a4f8a3f8 	ldrbtge	sl, [r8], #1016	; 0x3f8
40012828:	a6f8a5f8 			; <UNDEFINED> instruction: 0xa6f8a5f8
4001282c:	a8f8a7f8 	ldmge	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012830:	aaf8a9f8 	bge	3fe3d018 <GPM4DAT+0x2ee3cd34>
40012834:	acf8abf8 	vldmiage	r8!, {d26-<overflow reg d85>}
40012838:	aef8adf8 	mrcge	13, 7, sl, cr8, cr8, {7}
4001283c:	b0f8aff8 	ldrshtlt	sl, [r8], #248	; 0xf8
40012840:	b2f8b1f8 	rscslt	fp, r8, #248, 2	; 0x3e
40012844:	b4f8b3f8 	ldrbtlt	fp, [r8], #1016	; 0x3f8
40012848:	b6f8b5f8 			; <UNDEFINED> instruction: 0xb6f8b5f8
4001284c:	b8f8b7f8 	ldmlt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012850:	baf8b9f8 	blt	3fe41038 <GPM4DAT+0x2ee40d54>
40012854:	bcf8bbf8 	vldmialt	r8!, {d27-<overflow reg d86>}
40012858:	bef8bdf8 	mrclt	13, 7, fp, cr8, cr8, {7}
4001285c:	c0f8bff8 	ldrshtgt	fp, [r8], #248	; 0xf8
40012860:	c2f8c1f8 	rscsgt	ip, r8, #248, 2	; 0x3e
40012864:	c4f8c3f8 	ldrbtgt	ip, [r8], #1016	; 0x3f8
40012868:	c6f8c5f8 			; <UNDEFINED> instruction: 0xc6f8c5f8
4001286c:	c8f8c7f8 	ldmgt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012870:	caf8c9f8 	bgt	3fe45058 <GPM4DAT+0x2ee44d74>
40012874:	ccf8cbf8 	vldmiagt	r8!, {d28-<overflow reg d87>}
40012878:	cef8cdf8 	mrcgt	13, 7, ip, cr8, cr8, {7}
4001287c:	d0f8cff8 	ldrshtle	ip, [r8], #248	; 0xf8
40012880:	d2f8d1f8 	rscsle	sp, r8, #248, 2	; 0x3e
40012884:	d4f8d3f8 	ldrbtle	sp, [r8], #1016	; 0x3f8
40012888:	d6f8d5f8 			; <UNDEFINED> instruction: 0xd6f8d5f8
4001288c:	d8f8d7f8 	ldmle	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012890:	daf8d9f8 	ble	3fe49078 <GPM4DAT+0x2ee48d94>
40012894:	dcf8dbf8 	vldmiale	r8!, {d29-<overflow reg d88>}
40012898:	def8ddf8 	mrcle	13, 7, sp, cr8, cr8, {7}
4001289c:	e0f8dff8 	ldrsht	sp, [r8], #248	; 0xf8
400128a0:	e2f8e1f8 	rscs	lr, r8, #248, 2	; 0x3e
400128a4:	e4f8e3f8 	ldrbt	lr, [r8], #1016	; 0x3f8
400128a8:	e6f8e5f8 			; <UNDEFINED> instruction: 0xe6f8e5f8
400128ac:	e8f8e7f8 	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400128b0:	eaf8e9f8 	b	3fe4d098 <GPM4DAT+0x2ee4cdb4>
400128b4:	ecf8ebf8 	vldmia	r8!, {d30-<overflow reg d89>}
400128b8:	eef8edf8 	mrc	13, 7, lr, cr8, cr8, {7}
400128bc:	f0f8eff8 			; <UNDEFINED> instruction: 0xf0f8eff8
400128c0:	f2f8f1f8 	vsra.s64	<illegal reg q15.5>, q12, #8
400128c4:	f4f8f3f8 			; <UNDEFINED> instruction: 0xf4f8f3f8
400128c8:	f6f8f5f8 			; <UNDEFINED> instruction: 0xf6f8f5f8
400128cc:	f8f8f7f8 			; <UNDEFINED> instruction: 0xf8f8f7f8
400128d0:	faf8f9f8 	blx	3fe510b8 <GPM4DAT+0x2ee50dd4>
400128d4:	fcf8fbf8 	ldc2l	11, cr15, [r8], #992	; 0x3e0
400128d8:	fef8fdf8 	mrc2	13, 7, pc, cr8, cr8, {7}
400128dc:	32f931f9 	rscscc	r3, r9, #1073741886	; 0x4000003e
400128e0:	34f933f9 	ldrbtcc	r3, [r9], #1017	; 0x3f9
400128e4:	36f935f9 			; <UNDEFINED> instruction: 0x36f935f9
400128e8:	38f937f9 	ldmcc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400128ec:	3af939f9 	bcc	3fe610d8 <GPM4DAT+0x2ee60df4>
400128f0:	3cf93bf9 	fldmiaxcc	r9!, {d19-d142}	;@ Deprecated
400128f4:	3ef93df9 	mrccc	13, 7, r3, cr9, cr9, {7}
400128f8:	40f93ff9 	ldrshtmi	r3, [r9], #249	; 0xf9
400128fc:	42f941f9 	rscsmi	r4, r9, #1073741886	; 0x4000003e
40012900:	44f943f9 	ldrbtmi	r4, [r9], #1017	; 0x3f9
40012904:	46f945f9 			; <UNDEFINED> instruction: 0x46f945f9
40012908:	48f947f9 	ldmmi	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr}^
4001290c:	4af949f9 	bmi	3fe650f8 <GPM4DAT+0x2ee64e14>
40012910:	4cf94bf9 	fldmiaxmi	r9!, {d20-d143}	;@ Deprecated
40012914:	4ef94df9 	mrcmi	13, 7, r4, cr9, cr9, {7}
40012918:	50f94ff9 	ldrshtpl	r4, [r9], #249	; 0xf9
4001291c:	52f951f9 	rscspl	r5, r9, #1073741886	; 0x4000003e
40012920:	54f953f9 	ldrbtpl	r5, [r9], #1017	; 0x3f9
40012924:	56f955f9 			; <UNDEFINED> instruction: 0x56f955f9
40012928:	58f957f9 	ldmpl	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
4001292c:	5af959f9 	bpl	3fe69118 <GPM4DAT+0x2ee68e34>
40012930:	5cf95bf9 	fldmiaxpl	r9!, {d21-d144}	;@ Deprecated
40012934:	5ef95df9 	mrcpl	13, 7, r5, cr9, cr9, {7}
40012938:	60f95ff9 	ldrshtvs	r5, [r9], #249	; 0xf9
4001293c:	62f961f9 	rscsvs	r6, r9, #1073741886	; 0x4000003e
40012940:	64f963f9 	ldrbtvs	r6, [r9], #1017	; 0x3f9
40012944:	66f965f9 			; <UNDEFINED> instruction: 0x66f965f9
40012948:	68f967f9 	ldmvs	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001294c:	6af969f9 	bvs	3fe6d138 <GPM4DAT+0x2ee6ce54>
40012950:	6cf96bf9 	fldmiaxvs	r9!, {d22-d145}	;@ Deprecated
40012954:	6ef96df9 	mrcvs	13, 7, r6, cr9, cr9, {7}
40012958:	70f96ff9 	ldrshtvc	r6, [r9], #249	; 0xf9
4001295c:	72f971f9 	rscsvc	r7, r9, #1073741886	; 0x4000003e
40012960:	74f973f9 	ldrbtvc	r7, [r9], #1017	; 0x3f9
40012964:	76f975f9 			; <UNDEFINED> instruction: 0x76f975f9
40012968:	78f977f9 	ldmvc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001296c:	7af979f9 	bvc	3fe71158 <GPM4DAT+0x2ee70e74>
40012970:	7cf97bf9 	fldmiaxvc	r9!, {d23-d146}	;@ Deprecated
40012974:	7ef97df9 	mrcvc	13, 7, r7, cr9, cr9, {7}
40012978:	92f991f9 	rscsls	r9, r9, #1073741886	; 0x4000003e
4001297c:	94f993f9 	ldrbtls	r9, [r9], #1017	; 0x3f9
40012980:	96f995f9 			; <UNDEFINED> instruction: 0x96f995f9
40012984:	98f997f9 	ldmls	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012988:	9af999f9 	bls	3fe79174 <GPM4DAT+0x2ee78e90>
4001298c:	9cf99bf9 	fldmiaxls	r9!, {d25-d148}	;@ Deprecated
40012990:	9ef99df9 	mrcls	13, 7, r9, cr9, cr9, {7}
40012994:	a0f99ff9 	ldrshtge	r9, [r9], #249	; 0xf9
40012998:	a2f9a1f9 	rscsge	sl, r9, #1073741886	; 0x4000003e
4001299c:	a4f9a3f9 	ldrbtge	sl, [r9], #1017	; 0x3f9
400129a0:	a6f9a5f9 			; <UNDEFINED> instruction: 0xa6f9a5f9
400129a4:	a8f9a7f9 	ldmge	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400129a8:	aaf9a9f9 	bge	3fe7d194 <GPM4DAT+0x2ee7ceb0>
400129ac:	acf9abf9 	fldmiaxge	r9!, {d26-d149}	;@ Deprecated
400129b0:	aef9adf9 	mrcge	13, 7, sl, cr9, cr9, {7}
400129b4:	b0f9aff9 	ldrshtlt	sl, [r9], #249	; 0xf9
400129b8:	b2f9b1f9 	rscslt	fp, r9, #1073741886	; 0x4000003e
400129bc:	b4f9b3f9 	ldrbtlt	fp, [r9], #1017	; 0x3f9
400129c0:	b6f9b5f9 			; <UNDEFINED> instruction: 0xb6f9b5f9
400129c4:	b8f9b7f9 	ldmlt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400129c8:	baf9b9f9 	blt	3fe811b4 <GPM4DAT+0x2ee80ed0>
400129cc:	bcf9bbf9 	fldmiaxlt	r9!, {d27-d150}	;@ Deprecated
400129d0:	bef9bdf9 	mrclt	13, 7, fp, cr9, cr9, {7}
400129d4:	c0f9bff9 	ldrshtgt	fp, [r9], #249	; 0xf9
400129d8:	c2f9c1f9 	rscsgt	ip, r9, #1073741886	; 0x4000003e
400129dc:	c4f9c3f9 	ldrbtgt	ip, [r9], #1017	; 0x3f9
400129e0:	c6f9c5f9 			; <UNDEFINED> instruction: 0xc6f9c5f9
400129e4:	c8f9c7f9 	ldmgt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400129e8:	caf9c9f9 	bgt	3fe851d4 <GPM4DAT+0x2ee84ef0>
400129ec:	ccf9cbf9 	fldmiaxgt	r9!, {d28-d151}	;@ Deprecated
400129f0:	cef9cdf9 	mrcgt	13, 7, ip, cr9, cr9, {7}
400129f4:	d0f9cff9 	ldrshtle	ip, [r9], #249	; 0xf9
400129f8:	d2f9d1f9 	rscsle	sp, r9, #1073741886	; 0x4000003e
400129fc:	d4f9d3f9 	ldrbtle	sp, [r9], #1017	; 0x3f9
40012a00:	d6f9d5f9 			; <UNDEFINED> instruction: 0xd6f9d5f9
40012a04:	d8f9d7f9 	ldmle	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012a08:	daf9d9f9 	ble	3fe891f4 <GPM4DAT+0x2ee88f10>
40012a0c:	dcf9dbf9 	fldmiaxle	r9!, {d29-d152}	;@ Deprecated
40012a10:	def9ddf9 	mrcle	13, 7, sp, cr9, cr9, {7}
40012a14:	e0f9dff9 	ldrsht	sp, [r9], #249	; 0xf9
40012a18:	e2f9e1f9 	rscs	lr, r9, #1073741886	; 0x4000003e
40012a1c:	e4f9e3f9 	ldrbt	lr, [r9], #1017	; 0x3f9
40012a20:	e6f9e5f9 			; <UNDEFINED> instruction: 0xe6f9e5f9
40012a24:	e8f9e7f9 	ldm	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012a28:	eaf9e9f9 	b	3fe8d214 <GPM4DAT+0x2ee8cf30>
40012a2c:	ecf9ebf9 	fldmiax	r9!, {d30-d153}	;@ Deprecated
40012a30:	eef9edf9 	mrc	13, 7, lr, cr9, cr9, {7}
40012a34:	f0f9eff9 			; <UNDEFINED> instruction: 0xf0f9eff9
40012a38:	f2f9f1f9 	vsra.s64	<illegal reg q15.5>, <illegal reg q12.5>, #7
40012a3c:	f4f9f3f9 			; <UNDEFINED> instruction: 0xf4f9f3f9
40012a40:	f6f9f5f9 			; <UNDEFINED> instruction: 0xf6f9f5f9
40012a44:	f8f9f7f9 			; <UNDEFINED> instruction: 0xf8f9f7f9
40012a48:	faf9f9f9 	blx	3fe91234 <GPM4DAT+0x2ee90f50>
40012a4c:	fcf9fbf9 	ldc2l	11, cr15, [r9], #996	; 0x3e4
40012a50:	fef9fdf9 	mrc2	13, 7, pc, cr9, cr9, {7}
40012a54:	d9a0d9fe 	stmible	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
40012a58:	daa0dafe 	ble	3e849658 <GPM4DAT+0x2d849374>
40012a5c:	dba0dbfe 	blle	3e849a5c <GPM4DAT+0x2d849778>
40012a60:	dca0dcfe 	stcle	12, cr13, [r0], #1016	; 0x3f8
40012a64:	dda0ddfe 	stcle	13, cr13, [r0, #1016]!	; 0x3f8
40012a68:	dea0defe 	mcrle	14, 5, sp, cr0, cr14, {7}
40012a6c:	dfa0dffe 	svcle	0x00a0dffe
40012a70:	89a0e0fe 	stmibhi	r0!, {r1, r2, r3, r4, r5, r6, r7, sp, lr, pc}
40012a74:	8f918ccb 	svchi	0x00918ccb
40012a78:	94539277 	ldrbls	r9, [r3], #-631	; 0xfffffd89
40012a7c:	9c6998f3 	stclls	8, cr9, [r9], #-972	; 0xfffffc34
40012a80:	a2539f7d 	subsge	r9, r3, #500	; 0x1f4
40012a84:	a8f5a441 	ldmge	r5!, {r0, r6, sl, sp, pc}^
40012a88:	aea1ac65 	cdpge	12, 10, cr10, cr1, cr5, {3}
40012a8c:	b445b297 	strblt	fp, [r5], #-663	; 0xfffffd69
40012a90:	b8c1b6fc 	stmialt	r1, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, pc}^
40012a94:	c0b5bbeb 	adcsgt	fp, r5, fp, ror #23
40012a98:	c677c375 			; <UNDEFINED> instruction: 0xc677c375
40012a9c:	cdb6cae9 	ldcgt	10, cr12, [r6, #932]!	; 0x3a4
40012aa0:	d385d1b7 	orrle	sp, r5, #-1073741779	; 0xc000002d
40012aa4:	e04d9eb7 	strh	r9, [sp], #-231	; 0xffffff19
40012aa8:	e1fee0a0 	mvns	lr, r0, lsr #1
40012aac:	e2fee1a0 	rscs	lr, lr, #160, 2	; 0x28
40012ab0:	e3fee2a0 	mvns	lr, #160, 4
40012ab4:	e4fee3a0 	ldrbt	lr, [lr], #928	; 0x3a0
40012ab8:	e5fee4a0 	ldrb	lr, [lr, #1184]!	; 0x4a0
40012abc:	e6fee5a0 	ldrbt	lr, [lr], r0, lsr #11
40012ac0:	e7fee6a0 	ldrb	lr, [lr, r0, lsr #13]!
40012ac4:	e8fee7a0 	ldm	lr!, {r5, r7, r8, r9, sl, sp, lr, pc}^
40012ac8:	e9fee8a0 	ldmib	lr!, {r5, r7, fp, sp, lr, pc}^
40012acc:	eafee9a0 	b	3ffcd154 <GPM4DAT+0x2efcce70>
40012ad0:	ebfeeaa0 	bl	3ffcd558 <GPM4DAT+0x2efcd274>
40012ad4:	ecfeeba0 	vldmia	lr!, {d30-<overflow reg d45>}
40012ad8:	edfeeca0 	ldcl	12, cr14, [lr, #640]!	; 0x280
40012adc:	eefeeda0 	cdp	13, 15, cr14, cr14, cr0, {5}
40012ae0:	effeeea0 	svc	0x00feeea0
40012ae4:	f0feefa0 			; <UNDEFINED> instruction: 0xf0feefa0
40012ae8:	f1fef0a0 			; <UNDEFINED> instruction: 0xf1fef0a0
40012aec:	f2fef1a0 	vext.8	d31, d30, d16, #1
40012af0:	f3fef2a0 	vqmovn.s<illegal width 128>	d31, q8
40012af4:	f4fef3a0 			; <UNDEFINED> instruction: 0xf4fef3a0
40012af8:	f5fef4a0 			; <UNDEFINED> instruction: 0xf5fef4a0
40012afc:	f6fef5a0 			; <UNDEFINED> instruction: 0xf6fef5a0
40012b00:	f7fef6a0 			; <UNDEFINED> instruction: 0xf7fef6a0
40012b04:	f8fef7a0 			; <UNDEFINED> instruction: 0xf8fef7a0
40012b08:	f9fef8a0 			; <UNDEFINED> instruction: 0xf9fef8a0
40012b0c:	fefef9a0 	cdp2	9, 15, cr15, cr14, cr0, {5}

40012b10 <_first>:
40012b10:	02010000 	andeq	r0, r1, #0
40012b14:	06050403 	streq	r0, [r5], -r3, lsl #8
40012b18:	0a090807 	beq	40254b3c <__ZI_LIMIT__+0x23d094>
40012b1c:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40012b20:	1211100f 	andsne	r1, r1, #15
40012b24:	00000013 	andeq	r0, r0, r3, lsl r0

40012b28 <_middle>:
40012b28:	01000000 	mrseq	r0, (UNDEF: 0)
40012b2c:	05040302 	streq	r0, [r4, #-770]	; 0xfffffcfe
40012b30:	07060000 	streq	r0, [r6, -r0]
40012b34:	0b0a0908 	bleq	40294f5c <__ZI_LIMIT__+0x27d4b4>
40012b38:	0d0c0000 	stceq	0, cr0, [ip, #-0]
40012b3c:	11100f0e 	tstne	r0, lr, lsl #30
40012b40:	13120000 	tstne	r2, #0
40012b44:	00001514 	andeq	r1, r0, r4, lsl r5

40012b48 <_last>:
40012b48:	02010000 	andeq	r0, r1, #0
40012b4c:	06050403 	streq	r0, [r5], -r3, lsl #8
40012b50:	0a090807 	beq	40254b74 <__ZI_LIMIT__+0x23d0cc>
40012b54:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40012b58:	1100100f 	tstne	r0, pc
40012b5c:	15141312 	ldrne	r1, [r4, #-786]	; 0xfffffcee
40012b60:	19181716 	ldmdbne	r8, {r1, r2, r4, r8, r9, sl, ip}
40012b64:	00001b1a 	andeq	r1, r0, sl, lsl fp

40012b68 <han16x16>:
	...
40012b8c:	803f0000 	eorshi	r0, pc, r0
40012b90:	80018001 	andhi	r8, r1, r1
40012b94:	00060003 	andeq	r0, r6, r3
40012b98:	0030000c 	eorseq	r0, r0, ip
	...
40012bac:	807f0000 	rsbshi	r0, pc, r0
40012bb0:	800d800d 	andhi	r8, sp, sp
40012bb4:	001b001b 	andseq	r0, fp, fp, lsl r0
40012bb8:	00480036 	subeq	r0, r8, r6, lsr r0
	...
40012bcc:	00700000 	rsbseq	r0, r0, r0
40012bd0:	00300030 	eorseq	r0, r0, r0, lsr r0
40012bd4:	00300030 	eorseq	r0, r0, r0, lsr r0
40012bd8:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012bec:	007f0000 	rsbseq	r0, pc, r0
40012bf0:	00300030 	eorseq	r0, r0, r0, lsr r0
40012bf4:	00300030 	eorseq	r0, r0, r0, lsr r0
40012bf8:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012c0c:	807f0000 	rsbshi	r0, pc, r0
40012c10:	00360036 	eorseq	r0, r6, r6, lsr r0
40012c14:	00360036 	eorseq	r0, r6, r6, lsr r0
40012c18:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40012c2c:	803f0000 	eorshi	r0, pc, r0
40012c30:	80018001 	andhi	r8, r1, r1
40012c34:	0030803f 	eorseq	r8, r0, pc, lsr r0
40012c38:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012c4c:	807f0000 	rsbshi	r0, pc, r0
40012c50:	80318031 	eorshi	r8, r1, r1, lsr r0
40012c54:	80318031 	eorshi	r8, r1, r1, lsr r0
40012c58:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012c6c:	80030000 	andhi	r0, r3, r0
40012c70:	80318071 	eorshi	r8, r1, r1, ror r0
40012c74:	8031803f 	eorshi	r8, r1, pc, lsr r0
40012c78:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012c8c:	80030000 	andhi	r0, r3, r0
40012c90:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40012c94:	806d807f 	rsbhi	r8, sp, pc, ror r0
40012c98:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40012cac:	0006000e 	andeq	r0, r6, lr
40012cb0:	00060006 	andeq	r0, r6, r6
40012cb4:	000b000e 	andeq	r0, fp, lr
40012cb8:	c0608019 	rsbgt	r8, r0, r9, lsl r0
	...
40012ccc:	00330000 	eorseq	r0, r3, r0
40012cd0:	00330033 	eorseq	r0, r3, r3, lsr r0
40012cd4:	002d0033 	eoreq	r0, sp, r3, lsr r0
40012cd8:	c0cc806d 	sbcgt	r8, ip, sp, rrx
	...
40012cec:	001e0000 	andseq	r0, lr, r0
40012cf0:	80610033 	rsbhi	r0, r1, r3, lsr r0
40012cf4:	80618061 	rsbhi	r8, r1, r1, rrx
40012cf8:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40012d0c:	007f0000 	rsbseq	r0, pc, r0
40012d10:	00030003 	andeq	r0, r3, r3
40012d14:	000c0006 	andeq	r0, ip, r6
40012d18:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40012d2c:	807f0000 	rsbshi	r0, pc, r0
40012d30:	800d800d 	andhi	r8, sp, sp
40012d34:	003f001b 	eorseq	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40012d38:	c0d8806d 	sbcsgt	r8, r8, sp, rrx
	...
40012d4c:	0000001e 	andeq	r0, r0, lr, lsl r0
40012d50:	0003007f 	andeq	r0, r3, pc, ror r0
40012d54:	000e0006 	andeq	r0, lr, r6
40012d58:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40012d6c:	807f0000 	rsbshi	r0, pc, r0
40012d70:	807f8001 	rsbshi	r8, pc, r1
40012d74:	00060003 	andeq	r0, r6, r3
40012d78:	0070000c 	rsbseq	r0, r0, ip
	...
40012d8c:	807f0000 	rsbshi	r0, pc, r0
40012d90:	00300030 	eorseq	r0, r0, r0, lsr r0
40012d94:	0030803f 	eorseq	r8, r0, pc, lsr r0
40012d98:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012dac:	c0ff0000 	rscsgt	r0, pc, r0
40012db0:	00330033 	eorseq	r0, r3, r3, lsr r0
40012db4:	00330033 	eorseq	r0, r3, r3, lsr r0
40012db8:	c0ff0033 	rscsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40012dcc:	c07f000e 	rsbsgt	r0, pc, lr
40012dd0:	001f0000 	andseq	r0, pc, r0
40012dd4:	80318031 	eorshi	r8, r1, r1, lsr r0
40012dd8:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012e0c:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40012e10:	30003000 	andcc	r3, r0, r0
40012e14:	20003000 	andcs	r3, r0, r0
	...
40012e2c:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012e30:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40012e34:	10021803 	andne	r1, r2, r3, lsl #16
	...
40012e4c:	00180038 	andseq	r0, r8, r8, lsr r0
40012e50:	00180018 	andseq	r0, r8, r8, lsl r0
40012e54:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40012e6c:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40012e70:	00180018 	andseq	r0, r8, r8, lsl r0
40012e74:	0000f00f 	andeq	pc, r0, pc
	...
40012e8c:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40012e90:	c018c018 	andsgt	ip, r8, r8, lsl r0
40012e94:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
40012eac:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012eb0:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40012eb4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40012ecc:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40012ed0:	30183018 	andscc	r3, r8, r8, lsl r0
40012ed4:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40012eec:	30187038 	andscc	r7, r8, r8, lsr r0
40012ef0:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
40012ef4:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40012f0c:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40012f10:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012f14:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40012f2c:	80018003 	andhi	r8, r1, r3
40012f30:	3006c003 	andcc	ip, r6, r3
40012f34:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
40012f4c:	600c600c 	andvs	r6, ip, ip
40012f50:	f01a600e 			; <UNDEFINED> instruction: 0xf01a600e
40012f54:	0c639831 	stcleq	8, cr9, [r3], #-196	; 0xffffff3c
	...
40012f6c:	3018e00f 	andscc	lr, r8, pc
40012f70:	30183018 	andscc	r3, r8, r8, lsl r0
40012f74:	0000e00f 	andeq	lr, r0, pc
	...
40012f8c:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40012f90:	6003c000 	andvs	ip, r3, r0
40012f94:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
40012fac:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40012fb0:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40012fb4:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40012fc8:	c0030000 	andgt	r0, r3, r0
40012fcc:	f81f0000 			; <UNDEFINED> instruction: 0xf81f0000
40012fd0:	6003c001 	andvs	ip, r3, r1
40012fd4:	0c30180e 	ldceq	8, cr1, [r0], #-56	; 0xffffffc8
	...
40012fec:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40012ff0:	f81f1800 			; <UNDEFINED> instruction: 0xf81f1800
40012ff4:	18001800 	stmdane	r0, {fp, ip}
40012ff8:	00001000 	andeq	r1, r0, r0
	...
4001300c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013010:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013014:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001302c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40013030:	60066006 	andvs	r6, r6, r6
40013034:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013048:	c0030000 	andgt	r0, r3, r0
4001304c:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40013050:	300c300c 	andcc	r3, ip, ip
40013054:	0000e007 	andeq	lr, r0, r7
	...
4001308c:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013090:	30003000 	andcc	r3, r0, r0
40013094:	20003000 	andcs	r3, r0, r0
	...
400130ac:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400130b0:	18031803 	stmdane	r3, {r0, r1, fp, ip}
400130b4:	00001002 	andeq	r1, r0, r2
	...
400130cc:	00180038 	andseq	r0, r8, r8, lsr r0
400130d0:	00180018 	andseq	r0, r8, r8, lsl r0
400130d4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400130ec:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400130f0:	00180018 	andseq	r0, r8, r8, lsl r0
400130f4:	0000f00f 	andeq	pc, r0, pc
	...
4001310c:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013110:	c018c018 	andsgt	ip, r8, r8, lsl r0
40013114:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
4001312c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013130:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013134:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001314c:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40013150:	30183018 	andscc	r3, r8, r8, lsl r0
40013154:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
4001316c:	30187038 	andscc	r7, r8, r8, lsr r0
40013170:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
40013174:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
4001318c:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013190:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013194:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400131a8:	80030000 	andhi	r0, r3, r0
400131ac:	c0038001 	andgt	r8, r3, r1
400131b0:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
400131b4:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
400131c8:	600c0000 	andvs	r0, ip, r0
400131cc:	e00e600c 	and	r6, lr, ip
400131d0:	1831b01a 	ldmdane	r1!, {r1, r3, r4, ip, sp, pc}
400131d4:	00000c61 	andeq	r0, r0, r1, ror #24
	...
400131e8:	e0070000 	and	r0, r7, r0
400131ec:	300c300c 	andcc	r3, ip, ip
400131f0:	e007300c 	and	r3, r7, ip
	...
40013208:	f01f0000 			; <UNDEFINED> instruction: 0xf01f0000
4001320c:	c0006000 	andgt	r6, r0, r0
40013210:	180c6003 	stmdane	ip, {r0, r1, sp, lr}
40013214:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
4001322c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40013230:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40013234:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40013248:	c0030000 	andgt	r0, r3, r0
4001324c:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40013250:	180e6003 	stmdane	lr, {r0, r1, sp, lr}
40013254:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
4001326c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013270:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013274:	10001800 	andne	r1, r0, r0, lsl #16
	...
4001328c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013290:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013294:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400132ac:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
400132b0:	60066006 	andvs	r6, r6, r6
400132b4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400132c8:	c0030000 	andgt	r0, r3, r0
400132cc:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
400132d0:	300c300c 	andcc	r3, ip, ip
400132d4:	0000e007 	andeq	lr, r0, r7
	...
4001330c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013310:	80018001 	andhi	r8, r1, r1
40013314:	00018001 	andeq	r8, r1, r1
	...
4001332c:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40013330:	c00cc00c 	andgt	ip, ip, ip
40013334:	8008c00c 	andhi	ip, r8, ip
	...
4001334c:	00300070 	eorseq	r0, r0, r0, ror r0
40013350:	00300030 	eorseq	r0, r0, r0, lsr r0
40013354:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
4001336c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013370:	00300030 	eorseq	r0, r0, r0, lsr r0
40013374:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001338c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013390:	00330033 	eorseq	r0, r3, r3, lsr r0
40013394:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
400133ac:	8001803f 	andhi	r8, r1, pc, lsr r0
400133b0:	0030803f 	eorseq	r8, r0, pc, lsr r0
400133b4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400133cc:	8031807f 	eorshi	r8, r1, pc, ror r0
400133d0:	80318031 	eorshi	r8, r1, r1, lsr r0
400133d4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400133ec:	80318073 	eorshi	r8, r1, r3, ror r0
400133f0:	8031803f 	eorshi	r8, r1, pc, lsr r0
400133f4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001340c:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013410:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013414:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
4001342c:	0006000e 	andeq	r0, r6, lr
40013430:	8019000e 	andshi	r0, r9, lr
40013434:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
4001344c:	80198019 	andshi	r8, r9, r9, lsl r0
40013450:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
40013454:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
4001346c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013470:	80318031 	eorshi	r8, r1, r1, lsr r0
40013474:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001348c:	0003803f 	andeq	r8, r3, pc, lsr r0
40013490:	800d0006 	andhi	r0, sp, r6
40013494:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
400134ac:	800dc03f 	andhi	ip, sp, pc, lsr r0
400134b0:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
400134b4:	0000c064 	andeq	ip, r0, r4, rrx
	...
400134cc:	803f000e 	eorshi	r0, pc, lr
400134d0:	00060003 	andeq	r0, r6, r3
400134d4:	c030800d 	eorsgt	r8, r0, sp
	...
400134ec:	c000c03f 	andgt	ip, r0, pc, lsr r0
400134f0:	c000c03f 	andgt	ip, r0, pc, lsr r0
400134f4:	8000c000 	andhi	ip, r0, r0
	...
4001350c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013510:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013514:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001352c:	8019c03f 	andshi	ip, r9, pc, lsr r0
40013530:	80198019 	andshi	r8, r9, r9, lsl r0
40013534:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013548:	000e0000 	andeq	r0, lr, r0
4001354c:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40013550:	80318031 	eorshi	r8, r1, r1, lsr r0
40013554:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001358c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013590:	80018001 	andhi	r8, r1, r1
40013594:	00018001 	andeq	r8, r1, r1
	...
400135ac:	c00cc03f 	andgt	ip, ip, pc, lsr r0
400135b0:	c00cc00c 	andgt	ip, ip, ip
400135b4:	8008c00c 	andhi	ip, r8, ip
	...
400135cc:	00300070 	eorseq	r0, r0, r0, ror r0
400135d0:	00300030 	eorseq	r0, r0, r0, lsr r0
400135d4:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
400135ec:	0030807f 	eorseq	r8, r0, pc, ror r0
400135f0:	00300030 	eorseq	r0, r0, r0, lsr r0
400135f4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001360c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013610:	00330033 	eorseq	r0, r3, r3, lsr r0
40013614:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
4001362c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013630:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013634:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001364c:	8031807f 	eorshi	r8, r1, pc, ror r0
40013650:	80318031 	eorshi	r8, r1, r1, lsr r0
40013654:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001366c:	80318073 	eorshi	r8, r1, r3, ror r0
40013670:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013674:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001368c:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013690:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013694:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
400136ac:	0006000e 	andeq	r0, r6, lr
400136b0:	8019000e 	andshi	r0, r9, lr
400136b4:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
400136cc:	80198019 	andshi	r8, r9, r9, lsl r0
400136d0:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
400136d4:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
400136ec:	8031001f 	eorshi	r0, r1, pc, lsl r0
400136f0:	80318031 	eorshi	r8, r1, r1, lsr r0
400136f4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001370c:	0003803f 	andeq	r8, r3, pc, lsr r0
40013710:	800d0006 	andhi	r0, sp, r6
40013714:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
4001372c:	800dc03f 	andhi	ip, sp, pc, lsr r0
40013730:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013734:	0000c064 	andeq	ip, r0, r4, rrx
	...
4001374c:	803f000e 	eorshi	r0, pc, lr
40013750:	00060003 	andeq	r0, r6, r3
40013754:	c030800d 	eorsgt	r8, r0, sp
	...
4001376c:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013770:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013774:	8000c000 	andhi	ip, r0, r0
	...
4001378c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013790:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013794:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400137ac:	8019c03f 	andshi	ip, r9, pc, lsr r0
400137b0:	80198019 	andshi	r8, r9, r9, lsl r0
400137b4:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
400137c8:	000e0000 	andeq	r0, lr, r0
400137cc:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
400137d0:	80318031 	eorshi	r8, r1, r1, lsr r0
400137d4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001380c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013810:	00038001 	andeq	r8, r3, r1
40013814:	000c0006 	andeq	r0, ip, r6
40013818:	00000030 	andeq	r0, r0, r0, lsr r0
	...
4001382c:	800d807f 	andhi	r8, sp, pc, ror r0
40013830:	001b800d 	andseq	r8, fp, sp
40013834:	0036001b 	eorseq	r0, r6, fp, lsl r0
40013838:	00000048 	andeq	r0, r0, r8, asr #32
	...
4001384c:	00300070 	eorseq	r0, r0, r0, ror r0
40013850:	00300030 	eorseq	r0, r0, r0, lsr r0
40013854:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
4001386c:	0030007f 	eorseq	r0, r0, pc, ror r0
40013870:	00300030 	eorseq	r0, r0, r0, lsr r0
40013874:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
4001388c:	0036807f 	eorseq	r8, r6, pc, ror r0
40013890:	00360036 	eorseq	r0, r6, r6, lsr r0
40013894:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
400138ac:	8001803f 	andhi	r8, r1, pc, lsr r0
400138b0:	803f8001 	eorshi	r8, pc, r1
400138b4:	00300030 	eorseq	r0, r0, r0, lsr r0
400138b8:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
400138cc:	8031807f 	eorshi	r8, r1, pc, ror r0
400138d0:	80318031 	eorshi	r8, r1, r1, lsr r0
400138d4:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
400138ec:	80318073 	eorshi	r8, r1, r3, ror r0
400138f0:	8031803f 	eorshi	r8, r1, pc, lsr r0
400138f4:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
4001390c:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40013910:	806d807f 	rsbhi	r8, sp, pc, ror r0
40013914:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
4001392c:	0006000e 	andeq	r0, r6, lr
40013930:	000e0006 	andeq	r0, lr, r6
40013934:	8019000b 	andshi	r0, r9, fp
40013938:	0000c060 	andeq	ip, r0, r0, rrx
	...
4001394c:	001b001b 	andseq	r0, fp, fp, lsl r0
40013950:	0015001b 	andseq	r0, r5, fp, lsl r0
40013954:	c0648035 	rsbgt	r8, r4, r5, lsr r0
	...
4001396c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013970:	80318031 	eorshi	r8, r1, r1, lsr r0
40013974:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
4001398c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013990:	00060003 	andeq	r0, r6, r3
40013994:	c030800d 	eorsgt	r8, r0, sp
	...
400139ac:	800d807f 	andhi	r8, sp, pc, ror r0
400139b0:	001b800d 	andseq	r8, fp, sp
400139b4:	806d003f 	rsbhi	r0, sp, pc, lsr r0
400139b8:	0000c018 	andeq	ip, r0, r8, lsl r0
	...
400139cc:	007f001c 	rsbseq	r0, pc, ip, lsl r0	; <UNPREDICTABLE>
400139d0:	00060003 	andeq	r0, r6, r3
400139d4:	001b000e 	andseq	r0, fp, lr
400139d8:	00008061 	andeq	r8, r0, r1, rrx
	...
400139ec:	8001803f 	andhi	r8, r1, pc, lsr r0
400139f0:	0003803f 	andeq	r8, r3, pc, lsr r0
400139f4:	000c0006 	andeq	r0, ip, r6
400139f8:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40013a0c:	0030007f 	eorseq	r0, r0, pc, ror r0
40013a10:	003f0030 	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
40013a14:	00300030 	eorseq	r0, r0, r0, lsr r0
40013a18:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013a2c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013a30:	00330033 	eorseq	r0, r3, r3, lsr r0
40013a34:	c07f0033 	rsbsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40013a48:	000c0000 	andeq	r0, ip, r0
40013a4c:	001e807f 	andseq	r8, lr, pc, ror r0
40013a50:	00330033 	eorseq	r0, r3, r3, lsr r0
40013a54:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40013a8c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013a90:	18001800 	stmdane	r0, {fp, ip}
40013a94:	00001000 	andeq	r1, r0, r0
	...
40013aac:	1806f83f 	stmdane	r6, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40013ab0:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40013ab4:	00001004 	andeq	r1, r0, r4
	...
40013acc:	00180038 	andseq	r0, r8, r8, lsr r0
40013ad0:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40013aec:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013af0:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40013b0c:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013b10:	780fc018 	stmdavc	pc, {r3, r4, lr, pc}	; <UNPREDICTABLE>
	...
40013b2c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013b30:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013b34:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013b4c:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013b50:	f80f180c 			; <UNDEFINED> instruction: 0xf80f180c
	...
40013b6c:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40013b70:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013b74:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013b8c:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013b90:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013b94:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013ba8:	80030000 	andhi	r0, r3, r0
40013bac:	c0038001 	andgt	r8, r3, r1
40013bb0:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
40013bb4:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013bc8:	600c0000 	andvs	r0, ip, r0
40013bcc:	600e600c 	andvs	r6, lr, ip
40013bd0:	9831f01b 	ldmdals	r1!, {r0, r1, r3, r4, ip, sp, lr, pc}
40013bd4:	00008c61 	andeq	r8, r0, r1, ror #24
	...
40013bec:	300ce007 	andcc	lr, ip, r7
40013bf0:	300c300c 	andcc	r3, ip, ip
40013bf4:	0000e007 	andeq	lr, r0, r7
	...
40013c0c:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013c10:	6003c000 	andvs	ip, r3, r0
40013c14:	0000181c 	andeq	r1, r0, ip, lsl r8
	...
40013c2c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40013c30:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40013c34:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40013c48:	c0010000 	andgt	r0, r1, r0
40013c4c:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40013c50:	30066003 	andcc	r6, r6, r3
40013c54:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
40013c6c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013c70:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013c74:	00001000 	andeq	r1, r0, r0
	...
40013c8c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013c90:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013c94:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013cac:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40013cb0:	60066006 	andvs	r6, r6, r6
40013cb4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013cc8:	c0030000 	andgt	r0, r3, r0
40013ccc:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40013cd0:	300c300c 	andcc	r3, ip, ip
40013cd4:	0000e007 	andeq	lr, r0, r7
	...
40013d0c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013d10:	80018001 	andhi	r8, r1, r1
40013d14:	00000001 	andeq	r0, r0, r1
	...
40013d2c:	8019807f 	andshi	r8, r9, pc, ror r0
40013d30:	80198019 	andshi	r8, r9, r9, lsl r0
40013d34:	00000011 	andeq	r0, r0, r1, lsl r0
	...
40013d4c:	00300070 	eorseq	r0, r0, r0, ror r0
40013d50:	00300030 	eorseq	r0, r0, r0, lsr r0
40013d54:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013d6c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013d70:	00300030 	eorseq	r0, r0, r0, lsr r0
40013d74:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013d8c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013d90:	00330033 	eorseq	r0, r3, r3, lsr r0
40013d94:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40013dac:	8001803f 	andhi	r8, r1, pc, lsr r0
40013db0:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013db4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013dcc:	8031807f 	eorshi	r8, r1, pc, ror r0
40013dd0:	80318031 	eorshi	r8, r1, r1, lsr r0
40013dd4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013dec:	80318073 	eorshi	r8, r1, r3, ror r0
40013df0:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013df4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013e0c:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013e10:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013e14:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013e28:	000e0000 	andeq	r0, lr, r0
40013e2c:	000e0006 	andeq	r0, lr, r6
40013e30:	c0308019 	eorsgt	r8, r0, r9, lsl r0
40013e34:	00004040 	andeq	r4, r0, r0, asr #32
	...
40013e4c:	80198019 	andshi	r8, r9, r9, lsl r0
40013e50:	c036801f 	eorsgt	r8, r6, pc, lsl r0
40013e54:	00006066 	andeq	r6, r0, r6, rrx
	...
40013e6c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013e70:	80318031 	eorshi	r8, r1, r1, lsr r0
40013e74:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013e8c:	0003803f 	andeq	r8, r3, pc, lsr r0
40013e90:	80190006 	andshi	r0, r9, r6
40013e94:	0000c060 	andeq	ip, r0, r0, rrx
	...
40013eac:	800dc07f 	andhi	ip, sp, pc, ror r0
40013eb0:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013eb4:	0000c064 	andeq	ip, r0, r4, rrx
	...
40013ec8:	000e0000 	andeq	r0, lr, r0
40013ecc:	0003807f 	andeq	r8, r3, pc, ror r0
40013ed0:	80190006 	andshi	r0, r9, r6
40013ed4:	0000c060 	andeq	ip, r0, r0, rrx
	...
40013eec:	8001803f 	andhi	r8, r1, pc, lsr r0
40013ef0:	8001803f 	andhi	r8, r1, pc, lsr r0
40013ef4:	00018001 	andeq	r8, r1, r1
	...
40013f0c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013f10:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013f14:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013f2c:	0033807f 	eorseq	r8, r3, pc, ror r0
40013f30:	00330033 	eorseq	r0, r3, r3, lsr r0
40013f34:	0000807f 	andeq	r8, r0, pc, ror r0
	...
40013f48:	000e0000 	andeq	r0, lr, r0
40013f4c:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40013f50:	80318031 	eorshi	r8, r1, r1, lsr r0
40013f54:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013f88:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40013f8c:	18001800 	stmdane	r0, {fp, ip}
40013f90:	18001800 	stmdane	r0, {fp, ip}
40013f94:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40013f98:	18001800 	stmdane	r0, {fp, ip}
40013f9c:	18001800 	stmdane	r0, {fp, ip}
40013fa0:	18001800 	stmdane	r0, {fp, ip}
40013fa4:	00001000 	andeq	r1, r0, r0
40013fa8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40013fac:	36007600 	strcc	r7, [r0], -r0, lsl #12
40013fb0:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013fb4:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40013fb8:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013fbc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013fc0:	26003600 	strcs	r3, [r0], -r0, lsl #12
40013fc4:	00000400 	andeq	r0, r0, r0, lsl #8
40013fc8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40013fcc:	18001800 	stmdane	r0, {fp, ip}
40013fd0:	1f001800 	svcne	0x00001800
40013fd4:	18001800 	stmdane	r0, {fp, ip}
40013fd8:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40013fdc:	18001800 	stmdane	r0, {fp, ip}
40013fe0:	18001800 	stmdane	r0, {fp, ip}
40013fe4:	00001000 	andeq	r1, r0, r0
40013fe8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40013fec:	36007600 	strcc	r7, [r0], -r0, lsl #12
40013ff0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40013ff4:	36003600 	strcc	r3, [r0], -r0, lsl #12
40013ff8:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40013ffc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014000:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014004:	00000400 	andeq	r0, r0, r0, lsl #8
40014008:	1c000000 	stcne	0, cr0, [r0], {-0}
4001400c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014010:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014014:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014018:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001401c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014020:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014024:	00000800 	andeq	r0, r0, r0, lsl #16
40014028:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001402c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014030:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014034:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40014038:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001403c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014040:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014044:	00000400 	andeq	r0, r0, r0, lsl #8
40014048:	1c000000 	stcne	0, cr0, [r0], {-0}
4001404c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014050:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014054:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014058:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001405c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014060:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014064:	00000800 	andeq	r0, r0, r0, lsl #16
40014068:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001406c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014070:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40014074:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40014078:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001407c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014080:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014084:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40014098:	80018001 	andhi	r8, r1, r1
4001409c:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
400140a8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400140ac:	18001800 	stmdane	r0, {fp, ip}
400140b0:	18001800 	stmdane	r0, {fp, ip}
400140b4:	1f001800 	svcne	0x00001800
400140b8:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400140bc:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
400140c0:	18001800 	stmdane	r0, {fp, ip}
400140c4:	00001000 	andeq	r1, r0, r0
400140c8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400140cc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400140d0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400140d4:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400140d8:	36183618 			; <UNDEFINED> instruction: 0x36183618
400140dc:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
400140e0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400140e4:	00000400 	andeq	r0, r0, r0, lsl #8
400140e8:	1c000000 	stcne	0, cr0, [r0], {-0}
400140ec:	0c000c00 	stceq	12, cr0, [r0], {-0}
400140f0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400140f4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400140f8:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400140fc:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
40014100:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014104:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014118:	600ce00c 	andvs	lr, ip, ip
4001411c:	fe7f600c 	cdp2	0, 7, cr6, cr15, cr12, {0}
	...
40014138:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
4001413c:	80018001 	andhi	r8, r1, r1
40014140:	80018001 	andhi	r8, r1, r1
40014144:	00000001 	andeq	r0, r0, r1
40014148:	1c000000 	stcne	0, cr0, [r0], {-0}
4001414c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014150:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014154:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014158:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001415c:	0c067c06 	stceq	12, cr7, [r6], {6}
40014160:	0c040c06 	stceq	12, cr0, [r4], {6}
40014164:	00000800 	andeq	r0, r0, r0, lsl #16
40014168:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001416c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014170:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014174:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014178:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
4001417c:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40014180:	2608360c 	strcs	r3, [r8], -ip, lsl #12
40014184:	00000400 	andeq	r0, r0, r0, lsl #8
40014188:	1c000000 	stcne	0, cr0, [r0], {-0}
4001418c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014190:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014194:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014198:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001419c:	0c060c06 	stceq	12, cr0, [r6], {6}
400141a0:	0c040c06 	stceq	12, cr0, [r4], {6}
400141a4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400141b8:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
400141bc:	60066006 	andvs	r6, r6, r6
400141c0:	60066006 	andvs	r6, r6, r6
400141c4:	00004004 	andeq	r4, r0, r4
	...
400141dc:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
400141e8:	1c000000 	stcne	0, cr0, [r0], {-0}
400141ec:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141f0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141f4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400141f8:	ec000c00 	stc	12, cr0, [r0], {-0}
400141fc:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
40014200:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014204:	00000800 	andeq	r0, r0, r0, lsl #16
40014208:	1c000000 	stcne	0, cr0, [r0], {-0}
4001420c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014210:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014214:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014218:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001421c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014220:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014224:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014248:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001424c:	18001800 	stmdane	r0, {fp, ip}
40014250:	18001800 	stmdane	r0, {fp, ip}
40014254:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014258:	18001800 	stmdane	r0, {fp, ip}
4001425c:	18001800 	stmdane	r0, {fp, ip}
40014260:	18001800 	stmdane	r0, {fp, ip}
40014264:	00001000 	andeq	r1, r0, r0
40014268:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001426c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014270:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014274:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014278:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001427c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014280:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014284:	00000400 	andeq	r0, r0, r0, lsl #8
40014288:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001428c:	18001800 	stmdane	r0, {fp, ip}
40014290:	1f001800 	svcne	0x00001800
40014294:	18001800 	stmdane	r0, {fp, ip}
40014298:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
4001429c:	18001800 	stmdane	r0, {fp, ip}
400142a0:	18001800 	stmdane	r0, {fp, ip}
400142a4:	00001000 	andeq	r1, r0, r0
400142a8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400142ac:	36007600 	strcc	r7, [r0], -r0, lsl #12
400142b0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400142b4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400142b8:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400142bc:	36003600 	strcc	r3, [r0], -r0, lsl #12
400142c0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400142c4:	00000400 	andeq	r0, r0, r0, lsl #8
400142c8:	1c000000 	stcne	0, cr0, [r0], {-0}
400142cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142d0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142d4:	0c007c00 	stceq	12, cr7, [r0], {-0}
400142d8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142dc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142e0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400142e4:	00000800 	andeq	r0, r0, r0, lsl #16
400142e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400142ec:	36007600 	strcc	r7, [r0], -r0, lsl #12
400142f0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400142f4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400142f8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400142fc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014300:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014304:	00000400 	andeq	r0, r0, r0, lsl #8
40014308:	1c000000 	stcne	0, cr0, [r0], {-0}
4001430c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014310:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014314:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014318:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001431c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014320:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014324:	00000800 	andeq	r0, r0, r0, lsl #16
40014328:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001432c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014330:	76003600 	strvc	r3, [r0], -r0, lsl #12
40014334:	76003600 	strvc	r3, [r0], -r0, lsl #12
40014338:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001433c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014340:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014344:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40014358:	80018001 	andhi	r8, r1, r1
4001435c:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40014368:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001436c:	18001800 	stmdane	r0, {fp, ip}
40014370:	18001800 	stmdane	r0, {fp, ip}
40014374:	1f001800 	svcne	0x00001800
40014378:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
4001437c:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40014380:	18001800 	stmdane	r0, {fp, ip}
40014384:	00001000 	andeq	r1, r0, r0
40014388:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001438c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014390:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014394:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014398:	360c360c 	strcc	r3, [ip], -ip, lsl #12
4001439c:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
400143a0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400143a4:	00000400 	andeq	r0, r0, r0, lsl #8
400143a8:	1c000000 	stcne	0, cr0, [r0], {-0}
400143ac:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143b0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143b4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143b8:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400143bc:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
400143c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143c4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400143d8:	60066006 	andvs	r6, r6, r6
400143dc:	fe7f6006 	cdp2	0, 7, cr6, cr15, cr6, {0}
	...
400143f8:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
400143fc:	80018001 	andhi	r8, r1, r1
40014400:	80018001 	andhi	r8, r1, r1
40014404:	00000001 	andeq	r0, r0, r1
40014408:	1c000000 	stcne	0, cr0, [r0], {-0}
4001440c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014410:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014414:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014418:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001441c:	0c067c06 	stceq	12, cr7, [r6], {6}
40014420:	0c040c06 	stceq	12, cr0, [r4], {6}
40014424:	00000800 	andeq	r0, r0, r0, lsl #16
40014428:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001442c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014430:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014434:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014438:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
4001443c:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40014440:	26003618 			; <UNDEFINED> instruction: 0x26003618
40014444:	00000400 	andeq	r0, r0, r0, lsl #8
40014448:	1c000000 	stcne	0, cr0, [r0], {-0}
4001444c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014450:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014454:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014458:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001445c:	0c060c06 	stceq	12, cr0, [r6], {6}
40014460:	0c040c06 	stceq	12, cr0, [r4], {6}
40014464:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014478:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
4001447c:	60066006 	andvs	r6, r6, r6
40014480:	60066006 	andvs	r6, r6, r6
40014484:	00004004 	andeq	r4, r0, r4
	...
4001449c:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
400144a8:	1c000000 	stcne	0, cr0, [r0], {-0}
400144ac:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144b0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144b4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144b8:	ec000c00 	stc	12, cr0, [r0], {-0}
400144bc:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
400144c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144c4:	00000800 	andeq	r0, r0, r0, lsl #16
400144c8:	1c000000 	stcne	0, cr0, [r0], {-0}
400144cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144d0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144d4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144d8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144dc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144e0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144e4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014508:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001450c:	18001800 	stmdane	r0, {fp, ip}
40014510:	1f001800 	svcne	0x00001800
40014514:	18001800 	stmdane	r0, {fp, ip}
40014518:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014528:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001452c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014530:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014534:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014538:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014548:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001454c:	18001800 	stmdane	r0, {fp, ip}
40014550:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014554:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014558:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014568:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001456c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014570:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014574:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014578:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014588:	1c000000 	stcne	0, cr0, [r0], {-0}
4001458c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014590:	fc000c00 	stc2	12, cr0, [r0], {-0}
40014594:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014598:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400145a8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400145ac:	36007600 	strcc	r7, [r0], -r0, lsl #12
400145b0:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
400145b4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400145b8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400145c8:	1c000000 	stcne	0, cr0, [r0], {-0}
400145cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400145d0:	0c007c00 	stceq	12, cr7, [r0], {-0}
400145d4:	0c007c00 	stceq	12, cr7, [r0], {-0}
400145d8:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400145e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400145ec:	36007600 	strcc	r7, [r0], -r0, lsl #12
400145f0:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400145f4:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400145f8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014614:	80018001 	andhi	r8, r1, r1
40014618:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014628:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001462c:	18001800 	stmdane	r0, {fp, ip}
40014630:	1f001800 	svcne	0x00001800
40014634:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40014638:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40014648:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001464c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014650:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014654:	36183618 			; <UNDEFINED> instruction: 0x36183618
40014658:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40014668:	1c000000 	stcne	0, cr0, [r0], {-0}
4001466c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014670:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014674:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40014678:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014694:	600c600c 	andvs	r6, ip, ip
40014698:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
400146b4:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
400146b8:	00018001 	andeq	r8, r1, r1
	...
400146cc:	0c001c00 	stceq	12, cr1, [r0], {-0}
400146d0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400146d4:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
400146d8:	0c067c06 	stceq	12, cr7, [r6], {6}
400146dc:	00000804 	andeq	r0, r0, r4, lsl #16
	...
400146e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400146ec:	36007600 	strcc	r7, [r0], -r0, lsl #12
400146f0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400146f4:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400146f8:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
400146fc:	00002408 	andeq	r2, r0, r8, lsl #8
	...
40014708:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001470c:	06000600 	streq	r0, [r0], -r0, lsl #12
40014710:	06000600 	streq	r0, [r0], -r0, lsl #12
40014714:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40014718:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40014738:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40014758:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014768:	1c000000 	stcne	0, cr0, [r0], {-0}
4001476c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014770:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014774:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014778:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014788:	1c000000 	stcne	0, cr0, [r0], {-0}
4001478c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014790:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014794:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014798:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400147c8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400147cc:	18001800 	stmdane	r0, {fp, ip}
400147d0:	1f001800 	svcne	0x00001800
400147d4:	18001800 	stmdane	r0, {fp, ip}
400147d8:	10001800 	andne	r1, r0, r0, lsl #16
	...
400147e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400147ec:	36007600 	strcc	r7, [r0], -r0, lsl #12
400147f0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400147f4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400147f8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014808:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001480c:	18001800 	stmdane	r0, {fp, ip}
40014810:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014814:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014818:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014828:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001482c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014830:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014834:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014838:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014848:	1c000000 	stcne	0, cr0, [r0], {-0}
4001484c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014850:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014854:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014858:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014868:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001486c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014870:	76003600 	strvc	r3, [r0], -r0, lsl #12
40014874:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014878:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014888:	1c000000 	stcne	0, cr0, [r0], {-0}
4001488c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014890:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014894:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014898:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400148a8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400148ac:	36007600 	strcc	r7, [r0], -r0, lsl #12
400148b0:	36007600 	strcc	r7, [r0], -r0, lsl #12
400148b4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400148b8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400148d4:	80018001 	andhi	r8, r1, r1
400148d8:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
400148e8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400148ec:	18001800 	stmdane	r0, {fp, ip}
400148f0:	1f001800 	svcne	0x00001800
400148f4:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400148f8:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40014908:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001490c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014910:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014914:	360c360c 	strcc	r3, [ip], -ip, lsl #12
40014918:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40014928:	1c000000 	stcne	0, cr0, [r0], {-0}
4001492c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014930:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014934:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40014938:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014954:	60066006 	andvs	r6, r6, r6
40014958:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014978:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
	...
40014988:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001498c:	06000600 	streq	r0, [r0], -r0, lsl #12
40014990:	06000600 	streq	r0, [r0], -r0, lsl #12
40014994:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40014998:	06061e06 	streq	r1, [r6], -r6, lsl #28
	...
400149a8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400149ac:	36007600 	strcc	r7, [r0], -r0, lsl #12
400149b0:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
400149b4:	b67f3600 	ldrbtlt	r3, [pc], -r0, lsl #12
400149b8:	2408360c 	strcs	r3, [r8], #-1548	; 0xfffff9f4
	...
400149c8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400149cc:	06000600 	streq	r0, [r0], -r0, lsl #12
400149d0:	06000600 	streq	r0, [r0], -r0, lsl #12
400149d4:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
400149d8:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
400149f8:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40014a18:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014a28:	1c000000 	stcne	0, cr0, [r0], {-0}
40014a2c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a30:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a34:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a38:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014a48:	1c000000 	stcne	0, cr0, [r0], {-0}
40014a4c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a50:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a54:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a58:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014a9c:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014aa0:	18001800 	stmdane	r0, {fp, ip}
40014aa4:	00001000 	andeq	r1, r0, r0
	...
40014abc:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014ac0:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40014ac4:	00001002 	andeq	r1, r0, r2
	...
40014adc:	3003301f 	andcc	r3, r3, pc, lsl r0
40014ae0:	6c033803 	stcvs	8, cr3, [r3], {3}
40014ae4:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40014afc:	00030007 	andeq	r0, r3, r7
40014b00:	00030003 	andeq	r0, r3, r3
40014b04:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014b1c:	300cfc1c 	andcc	pc, ip, ip, lsl ip	; <UNPREDICTABLE>
40014b20:	780c300c 	stmdavc	ip, {r2, r3, ip, sp}
40014b24:	0000cc07 	andeq	ip, r0, r7, lsl #24
	...
40014b3c:	fc0c301c 	stc2	0, cr3, [ip], {28}
40014b40:	cc0c780c 	stcgt	8, cr7, [ip], {12}
40014b44:	00007807 	andeq	r7, r0, r7, lsl #16
	...
40014b5c:	0006f80f 	andeq	pc, r6, pc, lsl #16
40014b60:	00060006 	andeq	r0, r6, r6
40014b64:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40014b7c:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014b80:	000cf80f 	andeq	pc, ip, pc, lsl #16
40014b84:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40014b9c:	1803781f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr}
40014ba0:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40014ba4:	0000100f 	andeq	r1, r0, pc
	...
40014bbc:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40014bc0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014bc4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014bdc:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40014be0:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40014be4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014bfc:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40014c00:	3c0c980f 	stccc	8, cr9, [ip], {15}
40014c04:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
40014c1c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40014c20:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40014c24:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014c3c:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40014c40:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014c44:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40014c5c:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40014c60:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40014c64:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40014c7c:	1806f80f 	stmdane	r6, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014c80:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40014c84:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40014c9c:	1806380e 	stmdane	r6, {r1, r2, r3, fp, ip, sp}
40014ca0:	1806f807 	stmdane	r6, {r0, r1, r2, fp, ip, sp, lr, pc}
40014ca4:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40014cbc:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40014cc0:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40014cc4:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
40014cdc:	c000c000 	andgt	ip, r0, r0
40014ce0:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40014ce4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014cfc:	30033003 	andcc	r3, r3, r3
40014d00:	cc0cf807 	stcgt	8, cr15, [ip], {7}
40014d04:	00008619 	andeq	r8, r0, r9, lsl r6
	...
40014d1c:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40014d20:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40014d24:	0000f003 	andeq	pc, r0, r3
	...
40014d3c:	c000fc0f 	andgt	pc, r0, pc, lsl #24
40014d40:	3003e001 	andcc	lr, r3, r1
40014d44:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014d5c:	fc0fc000 	stc2	0, cr12, [pc], {-0}
40014d60:	3003e001 	andcc	lr, r3, r1
40014d64:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40014d7c:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40014d80:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40014d84:	00001000 	andeq	r1, r0, r0
	...
40014d9c:	0006f80f 	andeq	pc, r6, pc, lsl #16
40014da0:	0006f807 	andeq	pc, r6, r7, lsl #16
40014da4:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40014dbc:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40014dc0:	30033003 	andcc	r3, r3, r3
40014dc4:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
40014ddc:	fc0fe001 	stc2	0, cr14, [pc], {1}
40014de0:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40014de4:	0000f003 	andeq	pc, r0, r3
	...
40014e1c:	0c00fc07 	stceq	12, cr15, [r0], {7}
40014e20:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014e24:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014e3c:	8c01fc0f 	stchi	12, cr15, [r1], {15}
40014e40:	8c018c01 	stchi	12, cr8, [r1], {1}
40014e44:	00000801 	andeq	r0, r0, r1, lsl #16
	...
40014e5c:	3003301f 	andcc	r3, r3, pc, lsl r0
40014e60:	6c033803 	stcvs	8, cr3, [r3], {3}
40014e64:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40014e7c:	00030007 	andeq	r0, r3, r7
40014e80:	00030003 	andeq	r0, r3, r3
40014e84:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014e9c:	18067e0e 	stmdane	r6, {r1, r2, r3, r9, sl, fp, ip, sp, lr}
40014ea0:	3c061806 	stccc	8, cr1, [r6], {6}
40014ea4:	0000e603 	andeq	lr, r0, r3, lsl #12
	...
40014ebc:	7e06180e 	cdpvc	8, 0, cr1, cr6, cr14, {0}
40014ec0:	66063c06 	strvs	r3, [r6], -r6, lsl #24
40014ec4:	0000bc03 	andeq	fp, r0, r3, lsl #24
	...
40014edc:	0003fc07 	andeq	pc, r3, r7, lsl #24
40014ee0:	00030003 	andeq	r0, r3, r3
40014ee4:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014efc:	0c00fc07 	stceq	12, cr15, [r0], {7}
40014f00:	0006fc07 	andeq	pc, r6, r7, lsl #24
40014f04:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
40014f1c:	8c01bc0f 	stchi	12, cr11, [r1], {15}
40014f20:	0c0c8c0f 	stceq	12, cr8, [ip], {15}
40014f24:	00008807 	andeq	r8, r0, r7, lsl #16
	...
40014f3c:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40014f40:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014f44:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014f5c:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40014f60:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40014f64:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014f7c:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40014f80:	3c0c980f 	stccc	8, cr9, [ip], {15}
40014f84:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
40014f9c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40014fa0:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40014fa4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014fbc:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40014fc0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014fc4:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40014fdc:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40014fe0:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40014fe4:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40014ffc:	0c03fc07 	stceq	12, cr15, [r3], {7}
40015000:	0c030c03 	stceq	12, cr0, [r3], {3}
40015004:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
4001501c:	0c031c07 	stceq	12, cr1, [r3], {7}
40015020:	0c03fc03 	stceq	12, cr15, [r3], {3}
40015024:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
4001503c:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40015040:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40015044:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
4001505c:	c000c000 	andgt	ip, r0, r0
40015060:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40015064:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
4001507c:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015080:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
40015084:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
4001509c:	0c03f801 	stceq	8, cr15, [r3], {1}
400150a0:	0c030c03 	stceq	12, cr0, [r3], {3}
400150a4:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
400150bc:	c000fc0f 	andgt	pc, r0, pc, lsl #24
400150c0:	3003e001 	andcc	lr, r3, r1
400150c4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400150dc:	fc0fc000 	stc2	0, cr12, [pc], {-0}
400150e0:	3003e001 	andcc	lr, r3, r1
400150e4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400150fc:	0c00fc03 	stceq	12, cr15, [r0], {3}
40015100:	0c00fc03 	stceq	12, cr15, [r0], {3}
40015104:	00000800 	andeq	r0, r0, r0, lsl #16
	...
4001511c:	0003fc07 	andeq	pc, r3, r7, lsl #24
40015120:	0003fc03 	andeq	pc, r3, r3, lsl #24
40015124:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
4001513c:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40015140:	30033003 	andcc	r3, r3, r3
40015144:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
4001515c:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
40015160:	0c03f801 	stceq	8, cr15, [r3], {1}
40015164:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
4001519c:	0600fe07 	streq	pc, [r0], -r7, lsl #28
400151a0:	06000600 	streq	r0, [r0], -r0, lsl #12
400151a4:	00000400 	andeq	r0, r0, r0, lsl #8
	...
400151bc:	c600fe0f 	strgt	pc, [r0], -pc, lsl #28
400151c0:	c600c600 	strgt	ip, [r0], -r0, lsl #12
400151c4:	00008400 	andeq	r8, r0, r0, lsl #8
	...
400151dc:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
400151e0:	b6019c01 	strlt	r9, [r1], -r1, lsl #24
400151e4:	00006601 	andeq	r6, r0, r1, lsl #12
	...
400151fc:	00030007 	andeq	r0, r3, r7
40015200:	00030003 	andeq	r0, r3, r3
40015204:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
4001521c:	180c7e1c 	stmdane	ip, {r2, r3, r4, r9, sl, fp, ip, sp, lr}
40015220:	3c0c180c 	stccc	8, cr1, [ip], {12}
40015224:	00006607 	andeq	r6, r0, r7, lsl #12
	...
4001523c:	7e0c181c 	mcrvc	8, 0, r1, cr12, cr12, {0}
40015240:	660c3c0c 	strvs	r3, [ip], -ip, lsl #24
40015244:	0000bc07 	andeq	fp, r0, r7, lsl #24
	...
4001525c:	0003fc07 	andeq	pc, r3, r7, lsl #24
40015260:	00030003 	andeq	r0, r3, r3
40015264:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
4001527c:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015280:	0003fe03 	andeq	pc, r3, r3, lsl #28
40015284:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
4001529c:	c600de07 	strgt	sp, [r0], -r7, lsl #28
400152a0:	0606c607 	streq	ip, [r6], -r7, lsl #12
400152a4:	0000c403 	andeq	ip, r0, r3, lsl #8
	...
400152bc:	b601be0f 	strlt	fp, [r1], -pc, lsl #28
400152c0:	360cb60f 	strcc	fp, [ip], -pc, lsl #12
400152c4:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400152dc:	b601b60f 	strlt	fp, [r1], -pc, lsl #12
400152e0:	360cbe0f 	strcc	fp, [ip], -pc, lsl #28
400152e4:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400152fc:	cc00cc07 	stcgt	12, cr12, [r0], {7}
40015300:	1e06cc07 	cdpne	12, 0, cr12, cr6, cr7, {0}
40015304:	0000d303 	andeq	sp, r0, r3, lsl #6
	...
4001531c:	b001be0f 	andlt	fp, r1, pc, lsl #28
40015320:	300cbe0f 	andcc	fp, ip, pc, lsl #28
40015324:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
4001533c:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015340:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015344:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
4001535c:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40015360:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40015364:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
4001537c:	0603fe07 	streq	pc, [r3], -r7, lsl #28
40015380:	06030603 	streq	r0, [r3], -r3, lsl #12
40015384:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
4001539c:	06030e07 	streq	r0, [r3], -r7, lsl #28
400153a0:	0603fe03 	streq	pc, [r3], -r3, lsl #28
400153a4:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
400153bc:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
400153c0:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
400153c4:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
400153dc:	60006000 	andvs	r6, r0, r0
400153e0:	8c01d800 	stchi	8, cr13, [r1], {-0}
400153e4:	00000606 	andeq	r0, r0, r6, lsl #12
	...
400153fc:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015400:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
40015404:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
4001541c:	8601fc00 	strhi	pc, [r1], -r0, lsl #24
40015420:	86018601 	strhi	r8, [r1], -r1, lsl #12
40015424:	0000fc00 	andeq	pc, r0, r0, lsl #24
	...
4001543c:	6000fe07 	andvs	pc, r0, r7, lsl #28
40015440:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
40015444:	00000606 	andeq	r0, r0, r6, lsl #12
	...
4001545c:	fe076000 	cdp2	0, 0, cr6, cr7, cr0, {0}
40015460:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
40015464:	00000606 	andeq	r0, r0, r6, lsl #12
	...
4001547c:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015480:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015484:	00000400 	andeq	r0, r0, r0, lsl #8
	...
4001549c:	8001fe03 	andhi	pc, r1, r3, lsl #28
400154a0:	8001fe01 	andhi	pc, r1, r1, lsl #28
400154a4:	0000fe00 	andeq	pc, r0, r0, lsl #28
	...
400154bc:	9801fe07 	stmdals	r1, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
400154c0:	98019801 	stmdals	r1, {r0, fp, ip, pc}
400154c4:	0000fe07 	andeq	pc, r0, r7, lsl #28
	...
400154dc:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
400154e0:	0c03f801 	stceq	8, cr15, [r3], {1}
400154e4:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
4001551c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015520:	18001800 	stmdane	r0, {fp, ip}
40015524:	00001000 	andeq	r1, r0, r0
	...
4001553c:	1806f83e 	stmdane	r6, {r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40015540:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40015544:	00001004 	andeq	r1, r0, r4
	...
4001555c:	cc00cc0f 	stcgt	12, cr12, [r0], {15}
40015560:	db00ce00 	blle	40048d68 <__ZI_LIMIT__+0x312c0>
40015564:	0000b300 	andeq	fp, r0, r0, lsl #6
	...
4001557c:	00180038 	andseq	r0, r8, r8, lsr r0
40015580:	00180018 	andseq	r0, r8, r8, lsl r0
40015584:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001559c:	3018fc38 	andscc	pc, r8, r8, lsr ip	; <UNPREDICTABLE>
400155a0:	78183018 	ldmdavc	r8, {r3, r4, ip, sp}
400155a4:	0000cc0e 	andeq	ip, r0, lr, lsl #24
	...
400155bc:	fc183038 	ldc2	0, cr3, [r8], {56}	; 0x38
400155c0:	cc187818 	ldcgt	8, cr7, [r8], {24}
400155c4:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
400155dc:	f83f0000 			; <UNDEFINED> instruction: 0xf83f0000
400155e0:	00180018 	andseq	r0, r8, r8, lsl r0
400155e4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400155fc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015600:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40015604:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001561c:	0c037c1f 	stceq	12, cr7, [r3], {31}
40015620:	0c180c1f 	ldceq	12, cr0, [r8], {31}
40015624:	0000080f 	andeq	r0, r0, pc, lsl #16
	...
4001563c:	cc06fc3e 	stcgt	12, cr15, [r6], {62}	; 0x3e
40015640:	cc30cc3e 	ldcgt	12, cr12, [r0], #-248	; 0xffffff08
40015644:	0000fc1e 	andeq	pc, r0, lr, lsl ip	; <UNPREDICTABLE>
	...
4001565c:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40015660:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40015664:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
4001567c:	1803181f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip}
40015680:	3c18181f 	ldccc	8, cr1, [r8], {31}
40015684:	0000660f 	andeq	r6, r0, pc, lsl #12
	...
4001569c:	60037c1f 	andvs	r7, r3, pc, lsl ip
400156a0:	60187c1f 	andsvs	r7, r8, pc, lsl ip
400156a4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400156bc:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
400156c0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400156c4:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
400156dc:	fc06303e 	stc2	0, cr3, [r6], {62}	; 0x3e
400156e0:	cc30783e 	ldcgt	8, cr7, [r0], #-248	; 0xffffff08
400156e4:	0000781e 	andeq	r7, r0, lr, lsl r8
	...
400156fc:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015700:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40015704:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001571c:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40015720:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015724:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
4001573c:	301b301b 	andscc	r3, fp, fp, lsl r0
40015740:	7c1b301f 	ldcvc	0, cr3, [fp], {31}
40015744:	0000cc1f 	andeq	ip, r0, pc, lsl ip
	...
4001575c:	80018001 	andhi	r8, r1, r1
40015760:	30066003 	andcc	r6, r6, r3
40015764:	00001818 	andeq	r1, r0, r8, lsl r8
	...
4001577c:	300c300c 	andcc	r3, ip, ip
40015780:	cc33781e 	ldcgt	8, cr7, [r3], #-120	; 0xffffff88
40015784:	00008661 	andeq	r8, r0, r1, ror #12
	...
4001579c:	300ce007 	andcc	lr, ip, r7
400157a0:	300c300c 	andcc	r3, ip, ip
400157a4:	0000e007 	andeq	lr, r0, r7
	...
400157bc:	8001f81f 	andhi	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
400157c0:	6006c003 	andvs	ip, r6, r3
400157c4:	00001818 	andeq	r1, r0, r8, lsl r8
	...
400157dc:	f81f8001 			; <UNDEFINED> instruction: 0xf81f8001
400157e0:	6006c003 	andvs	ip, r6, r3
400157e4:	00001818 	andeq	r1, r0, r8, lsl r8
	...
400157fc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015800:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015804:	00001000 	andeq	r1, r0, r0
	...
4001581c:	000cf81f 	andeq	pc, ip, pc, lsl r8	; <UNPREDICTABLE>
40015820:	000cf80f 	andeq	pc, ip, pc, lsl #16
40015824:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
4001583c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40015840:	60066006 	andvs	r6, r6, r6
40015844:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
4001585c:	f81fc003 			; <UNDEFINED> instruction: 0xf81fc003
40015860:	300ce007 	andcc	lr, ip, r7
40015864:	0000e007 	andeq	lr, r0, r7
40015868:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001586c:	00000000 	andeq	r0, r0, r0

40015870 <cho>:
	...
40015878:	03030100 	movweq	r0, #12544	; 0x3100
4001587c:	04020103 	streq	r0, [r2], #-259	; 0xfffffefd
40015880:	01020404 	tsteq	r2, r4, lsl #8
40015884:	00000003 	andeq	r0, r0, r3

40015888 <cho2>:
40015888:	05050500 	streq	r0, [r5, #-1280]	; 0xfffffb00
4001588c:	05050505 	streq	r0, [r5, #-1285]	; 0xfffffafb
40015890:	07070605 	streq	r0, [r7, -r5, lsl #12]
40015894:	07060607 	streq	r0, [r6, -r7, lsl #12]
40015898:	06060707 	streq	r0, [r6], -r7, lsl #14
4001589c:	00000507 	andeq	r0, r0, r7, lsl #10

400158a0 <jong>:
400158a0:	00020000 	andeq	r0, r2, r0
400158a4:	01020102 	tsteq	r2, r2, lsl #2
400158a8:	02000302 	andeq	r0, r0, #134217728	; 0x8000000
400158ac:	01030301 	tsteq	r3, r1, lsl #6
400158b0:	03030102 	movweq	r0, #12546	; 0x3102
400158b4:	00000101 	andeq	r0, r0, r1, lsl #2

400158b8 <eng8x16>:
	...
400158c8:	423c0000 	eorsmi	r0, ip, #0
400158cc:	81a5a581 			; <UNDEFINED> instruction: 0x81a5a581
400158d0:	4299bda5 	addsmi	fp, r9, #10560	; 0x2940
400158d4:	0000003c 	andeq	r0, r0, ip, lsr r0
400158d8:	7e3c0000 	cdpvc	0, 3, cr0, cr12, cr0, {0}
400158dc:	ffdbdbff 			; <UNDEFINED> instruction: 0xffdbdbff
400158e0:	7ee7c3db 	mcrvc	3, 7, ip, cr7, cr11, {6}
400158e4:	0000003c 	andeq	r0, r0, ip, lsr r0
400158e8:	7f360000 	svcvc	0x00360000
400158ec:	3e7f7f7f 	mrccc	15, 3, r7, cr15, cr15, {3}
400158f0:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
400158f4:	00000008 	andeq	r0, r0, r8
400158f8:	1c080000 	stcne	0, cr0, [r8], {-0}
400158fc:	7f3e3e1c 	svcvc	0x003e3e1c
40015900:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
40015904:	00000008 	andeq	r0, r0, r8
40015908:	1c1c0000 	ldcne	0, cr0, [ip], {-0}
4001590c:	7f7f1c1c 	svcvc	0x007f1c1c
40015910:	08086b7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr}
40015914:	0000003e 	andeq	r0, r0, lr, lsr r0
40015918:	1c080000 	stcne	0, cr0, [r8], {-0}
4001591c:	7f7f3e3e 	svcvc	0x007f3e3e
40015920:	08083e7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
40015924:	0000003e 	andeq	r0, r0, lr, lsr r0
40015928:	00000000 	andeq	r0, r0, r0
4001592c:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40015930:	0000183c 	andeq	r1, r0, ip, lsr r8
40015934:	00000000 	andeq	r0, r0, r0
40015938:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
4001593c:	c3c3e7ff 	bicgt	lr, r3, #66846720	; 0x3fc0000
40015940:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
40015944:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015948:	00000000 	andeq	r0, r0, r0
4001594c:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40015950:	003c6666 	eorseq	r6, ip, r6, ror #12
40015954:	00000000 	andeq	r0, r0, r0
40015958:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
4001595c:	999999c3 	ldmibls	r9, {r0, r1, r6, r7, r8, fp, ip, pc}
40015960:	ffc39999 			; <UNDEFINED> instruction: 0xffc39999
40015964:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015968:	3c180000 	ldccc	0, cr0, [r8], {-0}
4001596c:	3c18187e 	ldccc	8, cr1, [r8], {126}	; 0x7e
40015970:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40015974:	0000003c 	andeq	r0, r0, ip, lsr r0
40015978:	663c0000 	ldrtvs	r0, [ip], -r0
4001597c:	3c666666 	stclcc	6, cr6, [r6], #-408	; 0xfffffe68
40015980:	18187e18 	ldmdane	r8, {r3, r4, r9, sl, fp, ip, sp, lr}
40015984:	00000018 	andeq	r0, r0, r8, lsl r0
40015988:	1b1e0000 	blne	40795990 <__ZI_LIMIT__+0x77dee8>
4001598c:	181b1b1b 	ldmdane	fp, {r0, r1, r3, r4, r8, r9, fp, ip}
40015990:	78783818 	ldmdavc	r8!, {r3, r4, fp, ip, sp}^
40015994:	00000030 	andeq	r0, r0, r0, lsr r0
40015998:	333f0000 	teqcc	pc, #0
4001599c:	3333333f 	teqcc	r3, #-67108864	; 0xfc000000
400159a0:	6ff77333 	svcvs	0x00f77333
400159a4:	00000006 	andeq	r0, r0, r6
400159a8:	db180000 	blle	406159b0 <__ZI_LIMIT__+0x5fdf08>
400159ac:	e7663c7e 			; <UNDEFINED> instruction: 0xe7663c7e
400159b0:	db7e3c66 	blle	41fa4b50 <__ZI_LIMIT__+0x1f8d0a8>
400159b4:	00000018 	andeq	r0, r0, r8, lsl r0
400159b8:	60400000 	subvs	r0, r0, r0
400159bc:	7f7c7870 	svcvc	0x007c7870
400159c0:	6070787c 	rsbsvs	r7, r0, ip, ror r8
400159c4:	00000040 	andeq	r0, r0, r0, asr #32
400159c8:	03010000 	movweq	r0, #4096	; 0x1000
400159cc:	7f1f0f07 	svcvc	0x001f0f07
400159d0:	03070f1f 	movweq	r0, #32543	; 0x7f1f
400159d4:	00000001 	andeq	r0, r0, r1
400159d8:	3c180000 	ldccc	0, cr0, [r8], {-0}
400159dc:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
400159e0:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
400159e4:	00000018 	andeq	r0, r0, r8, lsl r0
400159e8:	66660000 	strbtvs	r0, [r6], -r0
400159ec:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400159f0:	66006666 	strvs	r6, [r0], -r6, ror #12
400159f4:	00000066 	andeq	r0, r0, r6, rrx
400159f8:	db7f0000 	blle	41fd5a00 <__ZI_LIMIT__+0x1fbdf58>
400159fc:	7bdbdbdb 	blvc	3f70c970 <GPM4DAT+0x2e70c68c>
40015a00:	1b1b1b1b 	blne	406dc674 <__ZI_LIMIT__+0x6c4bcc>
40015a04:	0000001b 	andeq	r0, r0, fp, lsl r0
40015a08:	60633e00 	rsbvs	r3, r3, r0, lsl #28
40015a0c:	63633e60 	cmnvs	r3, #96, 28	; 0x600
40015a10:	03033e63 	movweq	r3, #15971	; 0x3e63
40015a14:	00003e63 	andeq	r3, r0, r3, ror #28
	...
40015a20:	7f7f7f7f 	svcvc	0x007f7f7f
40015a24:	0000007f 	andeq	r0, r0, pc, ror r0
40015a28:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015a2c:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40015a30:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40015a34:	00007e18 	andeq	r7, r0, r8, lsl lr
40015a38:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015a3c:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40015a40:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015a44:	00000018 	andeq	r0, r0, r8, lsl r0
40015a48:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015a4c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015a50:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40015a54:	00000018 	andeq	r0, r0, r8, lsl r0
40015a58:	00000000 	andeq	r0, r0, r0
40015a5c:	7f0e0c08 	svcvc	0x000e0c08
40015a60:	00080c0e 	andeq	r0, r8, lr, lsl #24
	...
40015a6c:	7f381808 	svcvc	0x00381808
40015a70:	00081838 	andeq	r1, r8, r8, lsr r8
	...
40015a80:	60606060 	rsbvs	r6, r0, r0, rrx
40015a84:	0000007f 	andeq	r0, r0, pc, ror r0
40015a88:	00000000 	andeq	r0, r0, r0
40015a8c:	ff763410 			; <UNDEFINED> instruction: 0xff763410
40015a90:	00082c6e 	andeq	r2, r8, lr, ror #24
40015a94:	00000000 	andeq	r0, r0, r0
40015a98:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
40015a9c:	1c1c1c08 	ldcne	12, cr1, [ip], {8}
40015aa0:	7f3e3e3e 	svcvc	0x003e3e3e
40015aa4:	0000007f 	andeq	r0, r0, pc, ror r0
40015aa8:	7f7f0000 	svcvc	0x007f0000
40015aac:	1c3e3e3e 	ldcne	14, cr3, [lr], #-248	; 0xffffff08
40015ab0:	08081c1c 	stmdaeq	r8, {r2, r3, r4, sl, fp, ip}
40015ab4:	00000008 	andeq	r0, r0, r8
	...
40015ac8:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015acc:	183c3c3c 	ldmdane	ip!, {r2, r3, r4, r5, sl, fp, ip, sp}
40015ad0:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40015ad4:	00000018 	andeq	r0, r0, r8, lsl r0
40015ad8:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40015adc:	00000066 	andeq	r0, r0, r6, rrx
	...
40015ae8:	36360000 	ldrtcc	r0, [r6], -r0
40015aec:	36367f36 	shasxcc	r7, r6, r6
40015af0:	36367f36 	shasxcc	r7, r6, r6
40015af4:	00000036 	andeq	r0, r0, r6, lsr r0
40015af8:	3e1c1c00 	cdpcc	12, 1, cr1, cr12, cr0, {0}
40015afc:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40015b00:	3e630303 	cdpcc	3, 6, cr0, cr3, cr3, {0}
40015b04:	00001c1c 	andeq	r1, r0, ip, lsl ip
40015b08:	63630000 	cmnvs	r3, #0
40015b0c:	0c0c6666 	stceq	6, cr6, [ip], {102}	; 0x66
40015b10:	63333318 	teqvs	r3, #24, 6	; 0x60000000
40015b14:	00000063 	andeq	r0, r0, r3, rrx
40015b18:	6c380000 	ldcvs	0, cr0, [r8], #-0
40015b1c:	3b386c6c 	blcc	40e30cd4 <__ZI_LIMIT__+0xe1922c>
40015b20:	6f66666f 	svcvs	0x0066666f
40015b24:	0000003b 	andeq	r0, r0, fp, lsr r0
40015b28:	18181800 	ldmdane	r8, {fp, ip}
40015b2c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
40015b38:	180c0600 	stmdane	ip, {r9, sl}
40015b3c:	30303018 	eorscc	r3, r0, r8, lsl r0
40015b40:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40015b44:	0000060c 	andeq	r0, r0, ip, lsl #12
40015b48:	0c183000 	ldceq	0, cr3, [r8], {-0}
40015b4c:	0606060c 	streq	r0, [r6], -ip, lsl #12
40015b50:	0c0c0606 	stceq	6, cr0, [ip], {6}
40015b54:	00003018 	andeq	r3, r0, r8, lsl r0
40015b58:	00000000 	andeq	r0, r0, r0
40015b5c:	7f1c3663 	svcvc	0x001c3663
40015b60:	0063361c 	rsbeq	r3, r3, ip, lsl r6
	...
40015b6c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40015b70:	00181818 	andseq	r1, r8, r8, lsl r8
	...
40015b80:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015b84:	00301818 	eorseq	r1, r0, r8, lsl r8
40015b88:	00000000 	andeq	r0, r0, r0
40015b8c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40015ba0:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015ba4:	00000018 	andeq	r0, r0, r8, lsl r0
40015ba8:	03030000 	movweq	r0, #12288	; 0x3000
40015bac:	0c0c0606 	stceq	6, cr0, [ip], {6}
40015bb0:	30301818 	eorscc	r1, r0, r8, lsl r8
40015bb4:	00000060 	andeq	r0, r0, r0, rrx
40015bb8:	633e0000 	teqvs	lr, #0
40015bbc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015bc0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015bc4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015bc8:	1c0c0000 	stcne	0, cr0, [ip], {-0}
40015bcc:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015bd0:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015bd4:	0000001e 	andeq	r0, r0, lr, lsl r0
40015bd8:	633e0000 	teqvs	lr, #0
40015bdc:	0c060303 	stceq	3, cr0, [r6], {3}
40015be0:	60603018 	rsbvs	r3, r0, r8, lsl r0
40015be4:	0000007f 	andeq	r0, r0, pc, ror r0
40015be8:	633e0000 	teqvs	lr, #0
40015bec:	1e060303 	cdpne	3, 0, cr0, cr6, cr3, {0}
40015bf0:	63030303 	movwvs	r0, #13059	; 0x3303
40015bf4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015bf8:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
40015bfc:	6666361e 			; <UNDEFINED> instruction: 0x6666361e
40015c00:	067f6666 	ldrbteq	r6, [pc], -r6, ror #12
40015c04:	00000006 	andeq	r0, r0, r6
40015c08:	607f0000 	rsbsvs	r0, pc, r0
40015c0c:	037e6060 	cmneq	lr, #96	; 0x60
40015c10:	63030303 	movwvs	r0, #13059	; 0x3303
40015c14:	0000003e 	andeq	r0, r0, lr, lsr r0
40015c18:	603e0000 	eorsvs	r0, lr, r0
40015c1c:	7e606060 	cdpvc	0, 6, cr6, cr0, cr0, {3}
40015c20:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015c24:	0000003e 	andeq	r0, r0, lr, lsr r0
40015c28:	637f0000 	cmnvs	pc, #0
40015c2c:	0c060303 	stceq	3, cr0, [r6], {3}
40015c30:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015c34:	00000018 	andeq	r0, r0, r8, lsl r0
40015c38:	633e0000 	teqvs	lr, #0
40015c3c:	3e636363 	cdpcc	3, 6, cr6, cr3, cr3, {3}
40015c40:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015c44:	0000003e 	andeq	r0, r0, lr, lsr r0
40015c48:	633e0000 	teqvs	lr, #0
40015c4c:	3f636363 	svccc	0x00636363
40015c50:	63030303 	movwvs	r0, #13059	; 0x3303
40015c54:	0000003e 	andeq	r0, r0, lr, lsr r0
40015c58:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40015c5c:	00001818 	andeq	r1, r0, r8, lsl r8
40015c60:	18181800 	ldmdane	r8, {fp, ip}
40015c64:	00000000 	andeq	r0, r0, r0
40015c68:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40015c6c:	00001818 	andeq	r1, r0, r8, lsl r8
40015c70:	18181800 	ldmdane	r8, {fp, ip}
40015c74:	00003018 	andeq	r3, r0, r8, lsl r0
40015c78:	06030000 	streq	r0, [r3], -r0
40015c7c:	6030180c 	eorsvs	r1, r0, ip, lsl #16
40015c80:	060c1830 			; <UNDEFINED> instruction: 0x060c1830
40015c84:	00000003 	andeq	r0, r0, r3
40015c88:	00000000 	andeq	r0, r0, r0
40015c8c:	007f0000 	rsbseq	r0, pc, r0
40015c90:	00007f00 	andeq	r7, r0, r0, lsl #30
40015c94:	00000000 	andeq	r0, r0, r0
40015c98:	30600000 	rsbcc	r0, r0, r0
40015c9c:	03060c18 	movweq	r0, #27672	; 0x6c18
40015ca0:	30180c06 	andscc	r0, r8, r6, lsl #24
40015ca4:	00000060 	andeq	r0, r0, r0, rrx
40015ca8:	633e0000 	teqvs	lr, #0
40015cac:	0c060363 	stceq	3, cr0, [r6], {99}	; 0x63
40015cb0:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40015cb4:	00000018 	andeq	r0, r0, r8, lsl r0
40015cb8:	633e0000 	teqvs	lr, #0
40015cbc:	6f6f6f63 	svcvs	0x006f6f63
40015cc0:	60606e6e 	rsbvs	r6, r0, lr, ror #28
40015cc4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015cc8:	1c080000 	stcne	0, cr0, [r8], {-0}
40015ccc:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40015cd0:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40015cd4:	00000063 	andeq	r0, r0, r3, rrx
40015cd8:	637e0000 	cmnvs	lr, #0
40015cdc:	7e666363 	cdpvc	3, 6, cr6, cr6, cr3, {3}
40015ce0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015ce4:	0000007e 	andeq	r0, r0, lr, ror r0
40015ce8:	633e0000 	teqvs	lr, #0
40015cec:	60606063 	rsbvs	r6, r0, r3, rrx
40015cf0:	63636060 	cmnvs	r3, #96	; 0x60
40015cf4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015cf8:	667c0000 	ldrbtvs	r0, [ip], -r0
40015cfc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015d00:	66636363 	strbtvs	r6, [r3], -r3, ror #6
40015d04:	0000007c 	andeq	r0, r0, ip, ror r0
40015d08:	607f0000 	rsbsvs	r0, pc, r0
40015d0c:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40015d10:	60606060 	rsbvs	r6, r0, r0, rrx
40015d14:	0000007f 	andeq	r0, r0, pc, ror r0
40015d18:	607f0000 	rsbsvs	r0, pc, r0
40015d1c:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40015d20:	60606060 	rsbvs	r6, r0, r0, rrx
40015d24:	00000060 	andeq	r0, r0, r0, rrx
40015d28:	633e0000 	teqvs	lr, #0
40015d2c:	60606063 	rsbvs	r6, r0, r3, rrx
40015d30:	6763636f 	strbvs	r6, [r3, -pc, ror #6]!
40015d34:	0000003b 	andeq	r0, r0, fp, lsr r0
40015d38:	63630000 	cmnvs	r3, #0
40015d3c:	7f636363 	svcvc	0x00636363
40015d40:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015d44:	00000063 	andeq	r0, r0, r3, rrx
40015d48:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015d4c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015d50:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015d54:	00000018 	andeq	r0, r0, r8, lsl r0
40015d58:	03030000 	movweq	r0, #12288	; 0x3000
40015d5c:	03030303 	movweq	r0, #13059	; 0x3303
40015d60:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40015d64:	0000003e 	andeq	r0, r0, lr, lsr r0
40015d68:	63630000 	cmnvs	r3, #0
40015d6c:	786c6663 	stmdavc	ip!, {r0, r1, r5, r6, r9, sl, sp, lr}^
40015d70:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40015d74:	00000063 	andeq	r0, r0, r3, rrx
40015d78:	60600000 	rsbvs	r0, r0, r0
40015d7c:	60606060 	rsbvs	r6, r0, r0, rrx
40015d80:	60606060 	rsbvs	r6, r0, r0, rrx
40015d84:	0000007f 	andeq	r0, r0, pc, ror r0
40015d88:	63630000 	cmnvs	r3, #0
40015d8c:	6b7f7f77 	blvs	41ff5b70 <__ZI_LIMIT__+0x1fde0c8>
40015d90:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015d94:	00000063 	andeq	r0, r0, r3, rrx
40015d98:	63630000 	cmnvs	r3, #0
40015d9c:	6b7b7373 	blvs	41ef2b70 <__ZI_LIMIT__+0x1edb0c8>
40015da0:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40015da4:	00000063 	andeq	r0, r0, r3, rrx
40015da8:	633e0000 	teqvs	lr, #0
40015dac:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015db0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015db4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015db8:	337e0000 	cmncc	lr, #0
40015dbc:	3e333333 	mrccc	3, 1, r3, cr3, cr3, {1}
40015dc0:	30303030 	eorscc	r3, r0, r0, lsr r0
40015dc4:	00000078 	andeq	r0, r0, r8, ror r0
40015dc8:	633e0000 	teqvs	lr, #0
40015dcc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015dd0:	67636363 	strbvs	r6, [r3, -r3, ror #6]!
40015dd4:	0007063e 	andeq	r0, r7, lr, lsr r6
40015dd8:	637e0000 	cmnvs	lr, #0
40015ddc:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40015de0:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40015de4:	00000063 	andeq	r0, r0, r3, rrx
40015de8:	633e0000 	teqvs	lr, #0
40015dec:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40015df0:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40015df4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015df8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
40015dfc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015e00:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015e04:	00000018 	andeq	r0, r0, r8, lsl r0
40015e08:	63630000 	cmnvs	r3, #0
40015e0c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015e10:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015e14:	0000003e 	andeq	r0, r0, lr, lsr r0
40015e18:	63630000 	cmnvs	r3, #0
40015e1c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015e20:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40015e24:	00000008 	andeq	r0, r0, r8
40015e28:	63630000 	cmnvs	r3, #0
40015e2c:	6b636363 	blvs	418eebc0 <__ZI_LIMIT__+0x18d7118>
40015e30:	63777f7f 	cmnvs	r7, #508	; 0x1fc
40015e34:	00000063 	andeq	r0, r0, r3, rrx
40015e38:	63630000 	cmnvs	r3, #0
40015e3c:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40015e40:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40015e44:	00000063 	andeq	r0, r0, r3, rrx
40015e48:	c3c30000 	bicgt	r0, r3, #0
40015e4c:	183c66c3 	ldmdane	ip!, {r0, r1, r6, r7, r9, sl, sp, lr}
40015e50:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015e54:	0000003c 	andeq	r0, r0, ip, lsr r0
40015e58:	437f0000 	cmnmi	pc, #0
40015e5c:	180c0603 	stmdane	ip, {r0, r1, r9, sl}
40015e60:	7f606030 	svcvc	0x00606030
40015e64:	0000007f 	andeq	r0, r0, pc, ror r0
40015e68:	303e0000 	eorscc	r0, lr, r0
40015e6c:	30303030 	eorscc	r3, r0, r0, lsr r0
40015e70:	30303030 	eorscc	r3, r0, r0, lsr r0
40015e74:	0000003e 	andeq	r0, r0, lr, lsr r0
40015e78:	60600000 	rsbvs	r0, r0, r0
40015e7c:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40015e80:	06060c0c 	streq	r0, [r6], -ip, lsl #24
40015e84:	00000003 	andeq	r0, r0, r3
40015e88:	063e0000 	ldrteq	r0, [lr], -r0
40015e8c:	06060606 	streq	r0, [r6], -r6, lsl #12
40015e90:	06060606 	streq	r0, [r6], -r6, lsl #12
40015e94:	0000003e 	andeq	r0, r0, lr, lsr r0
40015e98:	1c080000 	stcne	0, cr0, [r8], {-0}
40015e9c:	00006336 	andeq	r6, r0, r6, lsr r3
	...
40015eb4:	0000ff00 	andeq	pc, r0, r0, lsl #30
40015eb8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015ebc:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
40015ecc:	03633e00 	cmneq	r3, #0, 28
40015ed0:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40015ed4:	0000003f 	andeq	r0, r0, pc, lsr r0
40015ed8:	60600000 	rsbvs	r0, r0, r0
40015edc:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40015ee0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015ee4:	0000007e 	andeq	r0, r0, lr, ror r0
40015ee8:	00000000 	andeq	r0, r0, r0
40015eec:	63633e00 	cmnvs	r3, #0, 28
40015ef0:	63636060 	cmnvs	r3, #96	; 0x60
40015ef4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015ef8:	03030000 	movweq	r0, #12288	; 0x3000
40015efc:	63633f03 	cmnvs	r3, #3, 30
40015f00:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015f04:	0000003f 	andeq	r0, r0, pc, lsr r0
40015f08:	00000000 	andeq	r0, r0, r0
40015f0c:	63633e00 	cmnvs	r3, #0, 28
40015f10:	6363607f 	cmnvs	r3, #127	; 0x7f
40015f14:	0000003e 	andeq	r0, r0, lr, lsr r0
40015f18:	331e0000 	tstcc	lr, #0
40015f1c:	7e303033 	mrcvc	0, 1, r3, cr0, cr3, {1}
40015f20:	30303030 	eorscc	r3, r0, r0, lsr r0
40015f24:	00000030 	andeq	r0, r0, r0, lsr r0
40015f28:	00000000 	andeq	r0, r0, r0
40015f2c:	63633e00 	cmnvs	r3, #0, 28
40015f30:	3f636363 	svccc	0x00636363
40015f34:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40015f38:	60600000 	rsbvs	r0, r0, r0
40015f3c:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40015f40:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015f44:	00000063 	andeq	r0, r0, r3, rrx
40015f48:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015f4c:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015f50:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015f54:	00000018 	andeq	r0, r0, r8, lsl r0
40015f58:	06060000 	streq	r0, [r6], -r0
40015f5c:	06060000 	streq	r0, [r6], -r0
40015f60:	06060606 	streq	r0, [r6], -r6, lsl #12
40015f64:	3c666606 	stclcc	6, cr6, [r6], #-24	; 0xffffffe8
40015f68:	60600000 	rsbvs	r0, r0, r0
40015f6c:	6c666360 	stclvs	3, cr6, [r6], #-384	; 0xfffffe80
40015f70:	666c7878 			; <UNDEFINED> instruction: 0x666c7878
40015f74:	00000063 	andeq	r0, r0, r3, rrx
40015f78:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015f7c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015f80:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015f84:	00000018 	andeq	r0, r0, r8, lsl r0
40015f88:	00000000 	andeq	r0, r0, r0
40015f8c:	6b7f7600 	blvs	41ff3794 <__ZI_LIMIT__+0x1fdbcec>
40015f90:	636b6b6b 	cmnvs	fp, #109568	; 0x1ac00
40015f94:	00000063 	andeq	r0, r0, r3, rrx
40015f98:	00000000 	andeq	r0, r0, r0
40015f9c:	63637e00 	cmnvs	r3, #0, 28
40015fa0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015fa4:	00000063 	andeq	r0, r0, r3, rrx
40015fa8:	00000000 	andeq	r0, r0, r0
40015fac:	63633e00 	cmnvs	r3, #0, 28
40015fb0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015fb4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015fb8:	00000000 	andeq	r0, r0, r0
40015fbc:	63637e00 	cmnvs	r3, #0, 28
40015fc0:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40015fc4:	60606060 	rsbvs	r6, r0, r0, rrx
40015fc8:	00000000 	andeq	r0, r0, r0
40015fcc:	63633f00 	cmnvs	r3, #0, 30
40015fd0:	3f636363 	svccc	0x00636363
40015fd4:	03030303 	movweq	r0, #13059	; 0x3303
40015fd8:	00000000 	andeq	r0, r0, r0
40015fdc:	70786f00 	rsbsvc	r6, r8, r0, lsl #30
40015fe0:	60606060 	rsbvs	r6, r0, r0, rrx
40015fe4:	00000060 	andeq	r0, r0, r0, rrx
40015fe8:	00000000 	andeq	r0, r0, r0
40015fec:	63633e00 	cmnvs	r3, #0, 28
40015ff0:	63630e38 	cmnvs	r3, #56, 28	; 0x380
40015ff4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015ff8:	30300000 	eorscc	r0, r0, r0
40015ffc:	30307e30 	eorscc	r7, r0, r0, lsr lr
40016000:	33333030 	teqcc	r3, #48	; 0x30
40016004:	0000001e 	andeq	r0, r0, lr, lsl r0
40016008:	00000000 	andeq	r0, r0, r0
4001600c:	63636300 	cmnvs	r3, #0, 6
40016010:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016014:	0000003f 	andeq	r0, r0, pc, lsr r0
40016018:	00000000 	andeq	r0, r0, r0
4001601c:	63636300 	cmnvs	r3, #0, 6
40016020:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40016024:	00000008 	andeq	r0, r0, r8
40016028:	00000000 	andeq	r0, r0, r0
4001602c:	63636300 	cmnvs	r3, #0, 6
40016030:	777f7f6b 	ldrbvc	r7, [pc, -fp, ror #30]!
40016034:	00000063 	andeq	r0, r0, r3, rrx
40016038:	00000000 	andeq	r0, r0, r0
4001603c:	36636300 	strbtcc	r6, [r3], -r0, lsl #6
40016040:	63361c1c 	teqvs	r6, #28, 24	; 0x1c00
40016044:	00000063 	andeq	r0, r0, r3, rrx
40016048:	00000000 	andeq	r0, r0, r0
4001604c:	63636300 	cmnvs	r3, #0, 6
40016050:	3f636363 	svccc	0x00636363
40016054:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40016058:	00000000 	andeq	r0, r0, r0
4001605c:	06437f00 	strbeq	r7, [r3], -r0, lsl #30
40016060:	6130180c 	teqvs	r0, ip, lsl #16
40016064:	0000007f 	andeq	r0, r0, pc, ror r0
40016068:	18180e00 	ldmdane	r8, {r9, sl, fp}
4001606c:	70181818 	andsvc	r1, r8, r8, lsl r8
40016070:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016074:	00000e18 	andeq	r0, r0, r8, lsl lr
40016078:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001607c:	00181818 	andseq	r1, r8, r8, lsl r8
40016080:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016084:	00000018 	andeq	r0, r0, r8, lsl r0
40016088:	18187000 	ldmdane	r8, {ip, sp, lr}
4001608c:	0e181818 	mrceq	8, 0, r1, cr8, cr8, {0}
40016090:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016094:	00007018 	andeq	r7, r0, r8, lsl r0
40016098:	00000000 	andeq	r0, r0, r0
4001609c:	0edb7000 	cdpeq	0, 13, cr7, cr11, cr0, {0}
	...
400160a8:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
400160ac:	36361c1c 			; <UNDEFINED> instruction: 0x36361c1c
400160b0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400160b4:	0000007f 	andeq	r0, r0, pc, ror r0
400160b8:	633e0000 	teqvs	lr, #0
400160bc:	60606063 	rsbvs	r6, r0, r3, rrx
400160c0:	63636060 	cmnvs	r3, #96	; 0x60
400160c4:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
400160c8:	63630000 	cmnvs	r3, #0
400160cc:	63636300 	cmnvs	r3, #0, 6
400160d0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400160d4:	0000003f 	andeq	r0, r0, pc, lsr r0
400160d8:	180c0600 	stmdane	ip, {r9, sl}
400160dc:	63633e00 	cmnvs	r3, #0, 28
400160e0:	6360607f 	cmnvs	r0, #127	; 0x7f
400160e4:	0000003e 	andeq	r0, r0, lr, lsr r0
400160e8:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400160ec:	03633e00 	cmneq	r3, #0, 28
400160f0:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400160f4:	0000003f 	andeq	r0, r0, pc, lsr r0
400160f8:	36360000 	ldrtcc	r0, [r6], -r0
400160fc:	03633e00 	cmneq	r3, #0, 28
40016100:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016104:	0000003f 	andeq	r0, r0, pc, lsr r0
40016108:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001610c:	03633e00 	cmneq	r3, #0, 28
40016110:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016114:	0000003f 	andeq	r0, r0, pc, lsr r0
40016118:	1c361c00 	ldcne	12, cr1, [r6], #-0
4001611c:	03633e00 	cmneq	r3, #0, 28
40016120:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016124:	0000003f 	andeq	r0, r0, pc, lsr r0
40016128:	00000000 	andeq	r0, r0, r0
4001612c:	63633e00 	cmnvs	r3, #0, 28
40016130:	63606060 	cmnvs	r0, #96	; 0x60
40016134:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
40016138:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
4001613c:	63633e00 	cmnvs	r3, #0, 28
40016140:	6360607f 	cmnvs	r0, #127	; 0x7f
40016144:	0000003e 	andeq	r0, r0, lr, lsr r0
40016148:	36360000 	ldrtcc	r0, [r6], -r0
4001614c:	63633e00 	cmnvs	r3, #0, 28
40016150:	6360607f 	cmnvs	r0, #127	; 0x7f
40016154:	0000003e 	andeq	r0, r0, lr, lsr r0
40016158:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001615c:	63633e00 	cmnvs	r3, #0, 28
40016160:	6360607f 	cmnvs	r0, #127	; 0x7f
40016164:	0000003e 	andeq	r0, r0, lr, lsr r0
40016168:	66660000 	strbtvs	r0, [r6], -r0
4001616c:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016170:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016174:	00000018 	andeq	r0, r0, r8, lsl r0
40016178:	3c180000 	ldccc	0, cr0, [r8], {-0}
4001617c:	18180066 	ldmdane	r8, {r1, r2, r5, r6}
40016180:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016184:	00000018 	andeq	r0, r0, r8, lsl r0
40016188:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
4001618c:	1818000c 	ldmdane	r8, {r2, r3}
40016190:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016194:	00000018 	andeq	r0, r0, r8, lsl r0
40016198:	361c6b63 	ldrcc	r6, [ip], -r3, ror #22
4001619c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400161a0:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
400161a4:	00000063 	andeq	r0, r0, r3, rrx
400161a8:	361c361c 			; <UNDEFINED> instruction: 0x361c361c
400161ac:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400161b0:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
400161b4:	00000063 	andeq	r0, r0, r3, rrx
400161b8:	637f180c 	cmnvs	pc, #12, 16	; 0xc0000
400161bc:	7c606063 	stclvc	0, cr6, [r0], #-396	; 0xfffffe74
400161c0:	63636060 	cmnvs	r3, #96	; 0x60
400161c4:	0000007f 	andeq	r0, r0, pc, ror r0
400161c8:	00000000 	andeq	r0, r0, r0
400161cc:	1b3b6e00 	blne	40ef19d4 <__ZI_LIMIT__+0xed9f2c>
400161d0:	dcd8de7b 	ldclle	14, cr13, [r8], {123}	; 0x7b
400161d4:	00000077 	andeq	r0, r0, r7, ror r0
400161d8:	3d1f0000 	ldccc	0, cr0, [pc, #-0]	; 400161e0 <eng8x16+0x928>
400161dc:	6e6c6c6d 	cdpvs	12, 6, cr6, cr12, cr13, {3}
400161e0:	6d6d6c7c 	stclvs	12, cr6, [sp, #-496]!	; 0xfffffe10
400161e4:	0000006f 	andeq	r0, r0, pc, rrx
400161e8:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400161ec:	63633e00 	cmnvs	r3, #0, 28
400161f0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400161f4:	0000003e 	andeq	r0, r0, lr, lsr r0
400161f8:	36360000 	ldrtcc	r0, [r6], -r0
400161fc:	63633e00 	cmnvs	r3, #0, 28
40016200:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016204:	0000003e 	andeq	r0, r0, lr, lsr r0
40016208:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001620c:	63633e00 	cmnvs	r3, #0, 28
40016210:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016214:	0000003e 	andeq	r0, r0, lr, lsr r0
40016218:	663c1800 	ldrtvs	r1, [ip], -r0, lsl #16
4001621c:	63636300 	cmnvs	r3, #0, 6
40016220:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016224:	0000003f 	andeq	r0, r0, pc, lsr r0
40016228:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001622c:	63636300 	cmnvs	r3, #0, 6
40016230:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016234:	0000003f 	andeq	r0, r0, pc, lsr r0
40016238:	36360000 	ldrtcc	r0, [r6], -r0
4001623c:	63636300 	cmnvs	r3, #0, 6
40016240:	3f636363 	svccc	0x00636363
40016244:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40016248:	3e006363 	cdpcc	3, 0, cr6, cr0, cr3, {3}
4001624c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016250:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016254:	0000003e 	andeq	r0, r0, lr, lsr r0
40016258:	63006363 	movwvs	r6, #867	; 0x363
4001625c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016260:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016264:	0000003f 	andeq	r0, r0, pc, lsr r0
40016268:	0c0c0000 	stceq	0, cr0, [ip], {-0}
4001626c:	6063633e 	rsbvs	r6, r3, lr, lsr r3
40016270:	0c3e6360 	ldceq	3, cr6, [lr], #-384	; 0xfffffe80
40016274:	0000000c 	andeq	r0, r0, ip
40016278:	361c0000 	ldrcc	r0, [ip], -r0
4001627c:	7c303030 	ldcvc	0, cr3, [r0], #-192	; 0xffffff40
40016280:	73303030 	teqvc	r0, #48	; 0x30
40016284:	0000007e 	andeq	r0, r0, lr, ror r0
40016288:	c3c30000 	bicgt	r0, r3, #0
4001628c:	ff3c66c3 			; <UNDEFINED> instruction: 0xff3c66c3
40016290:	1818ff18 	ldmdane	r8, {r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
40016294:	0000003c 	andeq	r0, r0, ip, lsr r0
40016298:	66fc0000 	ldrbtvs	r0, [ip], r0
4001629c:	786c6666 	stmdavc	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}^
400162a0:	66666f66 	strbtvs	r6, [r6], -r6, ror #30
400162a4:	000000f3 	strdeq	r0, [r0], -r3
400162a8:	1b0e0000 	blne	403962b0 <__ZI_LIMIT__+0x37e808>
400162ac:	187e1818 	ldmdane	lr!, {r3, r4, fp, ip}^
400162b0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162b4:	00000070 	andeq	r0, r0, r0, ror r0
400162b8:	30180c00 	andscc	r0, r8, r0, lsl #24
400162bc:	06663c00 	strbteq	r3, [r6], -r0, lsl #24
400162c0:	6666663e 			; <UNDEFINED> instruction: 0x6666663e
400162c4:	0000003b 	andeq	r0, r0, fp, lsr r0
400162c8:	30180c00 	andscc	r0, r8, r0, lsl #24
400162cc:	18183800 	ldmdane	r8, {fp, ip, sp}
400162d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162d4:	0000003c 	andeq	r0, r0, ip, lsr r0
400162d8:	180c0600 	stmdane	ip, {r9, sl}
400162dc:	63633e00 	cmnvs	r3, #0, 28
400162e0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400162e4:	0000003e 	andeq	r0, r0, lr, lsr r0
400162e8:	30180c00 	andscc	r0, r8, r0, lsl #24
400162ec:	63636300 	cmnvs	r3, #0, 6
400162f0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400162f4:	0000003f 	andeq	r0, r0, pc, lsr r0
400162f8:	3b6e0000 	blcc	41b96300 <__ZI_LIMIT__+0x1b7e858>
400162fc:	63637e00 	cmnvs	r3, #0, 28
40016300:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016304:	00000063 	andeq	r0, r0, r3, rrx
40016308:	63006e3b 	movwvs	r6, #3643	; 0xe3b
4001630c:	6b7b7373 	blvs	41ef30e0 <__ZI_LIMIT__+0x1edb638>
40016310:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40016314:	00000063 	andeq	r0, r0, r3, rrx
40016318:	6c6c3c00 	stclvs	12, cr3, [ip], #-0
4001631c:	7e00366c 	cfmadd32vc	mvax3, mvfx3, mvfx0, mvfx12
	...
40016328:	6c6c3800 	stclvs	8, cr3, [ip], #-0
4001632c:	7c00386c 	stcvc	8, cr3, [r0], {108}	; 0x6c
	...
40016338:	0c0c0000 	stceq	0, cr0, [ip], {-0}
4001633c:	180c0c00 	stmdane	ip, {sl, fp}
40016340:	63636030 	cmnvs	r3, #48	; 0x30
40016344:	0000003e 	andeq	r0, r0, lr, lsr r0
40016348:	00000000 	andeq	r0, r0, r0
4001634c:	7f000000 	svcvc	0x00000000
40016350:	60606060 	rsbvs	r6, r0, r0, rrx
40016354:	00000060 	andeq	r0, r0, r0, rrx
40016358:	00000000 	andeq	r0, r0, r0
4001635c:	7f000000 	svcvc	0x00000000
40016360:	03030303 	movweq	r0, #13059	; 0x3303
40016364:	00000003 	andeq	r0, r0, r3
40016368:	63e06000 	mvnvs	r6, #0
4001636c:	3e186c66 	cdpcc	12, 1, cr6, cr8, cr6, {3}
40016370:	180ec373 	stmdane	lr, {r0, r1, r4, r5, r6, r8, r9, lr, pc}
40016374:	0000001f 	andeq	r0, r0, pc, lsl r0
40016378:	63e06000 	mvnvs	r6, #0
4001637c:	36186c66 	ldrcc	r6, [r8], -r6, ror #24
40016380:	3f36de6e 	svccc	0x0036de6e
40016384:	00000006 	andeq	r0, r0, r6
40016388:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001638c:	18181800 	ldmdane	r8, {fp, ip}
40016390:	3c3c3c18 	ldccc	12, cr3, [ip], #-96	; 0xffffffa0
40016394:	00000018 	andeq	r0, r0, r8, lsl r0
40016398:	1b090000 	blne	402563a0 <__ZI_LIMIT__+0x23e8f8>
4001639c:	6c36361b 	ldcvs	6, cr3, [r6], #-108	; 0xffffff94
400163a0:	1b1b3636 	blne	406e3c80 <__ZI_LIMIT__+0x6cc1d8>
400163a4:	00000009 	andeq	r0, r0, r9
400163a8:	6c480000 	marvs	acc0, r0, r8
400163ac:	1b36366c 	blne	40da3d64 <__ZI_LIMIT__+0xd8c2bc>
400163b0:	6c6c3636 	stclvs	6, cr3, [ip], #-216	; 0xffffff28
400163b4:	00000048 	andeq	r0, r0, r8, asr #32
400163b8:	11441144 	cmpne	r4, r4, asr #2
400163bc:	11441144 	cmpne	r4, r4, asr #2
400163c0:	11441144 	cmpne	r4, r4, asr #2
400163c4:	11441144 	cmpne	r4, r4, asr #2
400163c8:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400163cc:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400163d0:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400163d4:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
400163d8:	bbeebbee 	bllt	3fbc5398 <GPM4DAT+0x2ebc50b4>
400163dc:	bbeebbee 	bllt	3fbc539c <GPM4DAT+0x2ebc50b8>
400163e0:	bbeebbee 	bllt	3fbc53a0 <GPM4DAT+0x2ebc50bc>
400163e4:	bbeebbee 	bllt	3fbc53a4 <GPM4DAT+0x2ebc50c0>
400163e8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163ec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163f4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163f8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163fc:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
40016400:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016404:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016408:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001640c:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40016410:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
40016414:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016418:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001641c:	f6363636 			; <UNDEFINED> instruction: 0xf6363636
40016420:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016424:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016428:	00000000 	andeq	r0, r0, r0
4001642c:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
40016430:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016434:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016438:	00000000 	andeq	r0, r0, r0
4001643c:	18f80000 	ldmne	r8!, {}^	; <UNPREDICTABLE>
40016440:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
40016444:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016448:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001644c:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40016450:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
40016454:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016458:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001645c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016460:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016464:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016468:	00000000 	andeq	r0, r0, r0
4001646c:	06fe0000 	ldrbteq	r0, [lr], r0
40016470:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
40016474:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016478:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001647c:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40016480:	000000fe 	strdeq	r0, [r0], -lr
40016484:	00000000 	andeq	r0, r0, r0
40016488:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001648c:	fe363636 	mrc2	6, 1, r3, cr6, cr6, {1}
	...
40016498:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001649c:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
400164a0:	000000f8 	strdeq	r0, [r0], -r8
	...
400164ac:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
400164b0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164b4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164b8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164bc:	1f181818 	svcne	0x00181818
	...
400164c8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164cc:	ff181818 			; <UNDEFINED> instruction: 0xff181818
	...
400164dc:	ff000000 			; <UNDEFINED> instruction: 0xff000000
400164e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164e4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164e8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164ec:	1f181818 	svcne	0x00181818
400164f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164f4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164f8:	00000000 	andeq	r0, r0, r0
400164fc:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40016508:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001650c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40016510:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016514:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016518:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001651c:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40016520:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40016524:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016528:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001652c:	37363636 			; <UNDEFINED> instruction: 0x37363636
40016530:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016534:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016538:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001653c:	30373636 	eorscc	r3, r7, r6, lsr r6
40016540:	0000003f 	andeq	r0, r0, pc, lsr r0
	...
4001654c:	303f0000 	eorscc	r0, pc, r0
40016550:	36363637 			; <UNDEFINED> instruction: 0x36363637
40016554:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016558:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001655c:	00f73636 	rscseq	r3, r7, r6, lsr r6
40016560:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
4001656c:	00ff0000 	rscseq	r0, pc, r0
40016570:	363636f7 			; <UNDEFINED> instruction: 0x363636f7
40016574:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016578:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001657c:	36373636 			; <UNDEFINED> instruction: 0x36373636
40016580:	36363637 			; <UNDEFINED> instruction: 0x36363637
40016584:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016588:	00000000 	andeq	r0, r0, r0
4001658c:	00ff0000 	rscseq	r0, pc, r0
40016590:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016594:	00000000 	andeq	r0, r0, r0
40016598:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001659c:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
400165a0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165a4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165a8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165ac:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
400165b0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400165b4:	00000000 	andeq	r0, r0, r0
400165b8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165bc:	ff363636 			; <UNDEFINED> instruction: 0xff363636
	...
400165cc:	00ff0000 	rscseq	r0, pc, r0
400165d0:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
400165d4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165d8:	00000000 	andeq	r0, r0, r0
400165dc:	ff000000 			; <UNDEFINED> instruction: 0xff000000

400165e0 <.LANCHOR2>:
400165e0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165e4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165e8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400165ec:	3f363636 	svccc	0x00363636
	...
400165f8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400165fc:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40016600:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001660c:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
40016610:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40016614:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016618:	00000000 	andeq	r0, r0, r0
4001661c:	3f000000 	svccc	0x00000000
40016620:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016624:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016628:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001662c:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40016630:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016634:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016638:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001663c:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40016640:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
40016644:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016648:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001664c:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
	...
4001665c:	1f000000 	svcne	0x00000000
40016660:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016664:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016668:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001666c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016670:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016674:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016680:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016684:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016688:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
4001668c:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016690:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016694:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016698:	0f0f0f0f 	svceq	0x000f0f0f
4001669c:	0f0f0f0f 	svceq	0x000f0f0f
400166a0:	0f0f0f0f 	svceq	0x000f0f0f
400166a4:	0f0f0f0f 	svceq	0x000f0f0f
400166a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400166ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400166bc:	666e3b00 	strbtvs	r3, [lr], -r0, lsl #22
400166c0:	6e666666 	cdpvs	6, 6, cr6, cr6, cr6, {3}
400166c4:	0000003b 	andeq	r0, r0, fp, lsr r0
400166c8:	663c0000 	ldrtvs	r0, [ip], -r0
400166cc:	7c666666 	stclvc	6, cr6, [r6], #-408	; 0xfffffe68
400166d0:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400166d4:	6060607c 	rsbvs	r6, r0, ip, ror r0
400166d8:	637f0000 	cmnvs	pc, #0
400166dc:	60606063 	rsbvs	r6, r0, r3, rrx
400166e0:	60606060 	rsbvs	r6, r0, r0, rrx
400166e4:	00000060 	andeq	r0, r0, r0, rrx
400166e8:	00000000 	andeq	r0, r0, r0
400166ec:	36367f00 	ldrtcc	r7, [r6], -r0, lsl #30
400166f0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400166f4:	00000036 	andeq	r0, r0, r6, lsr r0
400166f8:	637f0000 	cmnvs	pc, #0
400166fc:	060c1831 			; <UNDEFINED> instruction: 0x060c1831
40016700:	6331180c 	teqvs	r1, #12, 16	; 0xc0000
40016704:	0000007f 	andeq	r0, r0, pc, ror r0
40016708:	00000000 	andeq	r0, r0, r0
4001670c:	666c3f00 	strbtvs	r3, [ip], -r0, lsl #30
40016710:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016714:	0000003c 	andeq	r0, r0, ip, lsr r0
40016718:	00000000 	andeq	r0, r0, r0
4001671c:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40016720:	76666666 	strbtvc	r6, [r6], -r6, ror #12
40016724:	6060607f 	rsbvs	r6, r0, pc, ror r0
40016728:	00000000 	andeq	r0, r0, r0
4001672c:	6c6c3f00 	stclvs	15, cr3, [ip], #-0
40016730:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40016734:	0000000c 	andeq	r0, r0, ip
40016738:	187e0000 	ldmdane	lr!, {}^	; <UNPREDICTABLE>
4001673c:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40016740:	183c6666 	ldmdane	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}
40016744:	0000007e 	andeq	r0, r0, lr, ror r0
40016748:	663c0000 	ldrtvs	r0, [ip], -r0
4001674c:	7e666666 	cdpvc	6, 6, cr6, cr6, cr6, {3}
40016750:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016754:	0000003c 	andeq	r0, r0, ip, lsr r0
40016758:	633e0000 	teqvs	lr, #0
4001675c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016760:	36363677 			; <UNDEFINED> instruction: 0x36363677
40016764:	00000077 	andeq	r0, r0, r7, ror r0
40016768:	1b0e0000 	blne	40396770 <__ZI_LIMIT__+0x37ecc8>
4001676c:	663c181b 			; <UNDEFINED> instruction: 0x663c181b
40016770:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016774:	0000003c 	andeq	r0, r0, ip, lsr r0
40016778:	00000000 	andeq	r0, r0, r0
4001677c:	6b7f3600 	blvs	41fe3f84 <__ZI_LIMIT__+0x1fcc4dc>
40016780:	0000367f 	andeq	r3, r0, pc, ror r6
40016784:	00000000 	andeq	r0, r0, r0
40016788:	06060000 	streq	r0, [r6], -r0
4001678c:	6f673e1e 	svcvs	0x00673e1e
40016790:	3e737b7f 	vmovcc.s8	r7, d3[7]
40016794:	0030303c 	eorseq	r3, r0, ip, lsr r0
40016798:	1f000000 	svcne	0x00000000
4001679c:	7f606030 	svcvc	0x00606030
400167a0:	1f306060 	svcne	0x00306060
400167a4:	00000000 	andeq	r0, r0, r0
400167a8:	633e0000 	teqvs	lr, #0
400167ac:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400167b0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400167b4:	00000063 	andeq	r0, r0, r3, rrx
400167b8:	00000000 	andeq	r0, r0, r0
400167bc:	7f00007f 	svcvc	0x0000007f
400167c0:	007f0000 	rsbseq	r0, pc, r0
	...
400167cc:	ff181818 			; <UNDEFINED> instruction: 0xff181818
400167d0:	00181818 	andseq	r1, r8, r8, lsl r8
400167d4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400167d8:	30600000 	rsbcc	r0, r0, r0
400167dc:	0c060c18 	stceq	12, cr0, [r6], {24}
400167e0:	00603018 	rsbeq	r3, r0, r8, lsl r0
400167e4:	0000007e 	andeq	r0, r0, lr, ror r0
400167e8:	0c060000 	stceq	0, cr0, [r6], {-0}
400167ec:	30603018 	rsbcc	r3, r0, r8, lsl r0
400167f0:	00060c18 	andeq	r0, r6, r8, lsl ip
400167f4:	0000007e 	andeq	r0, r0, lr, ror r0
400167f8:	1b0e0000 	blne	40396800 <__ZI_LIMIT__+0x37ed58>
400167fc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016800:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016804:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016808:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001680c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016810:	d8181818 	ldmdale	r8, {r3, r4, fp, ip}
40016814:	00000070 	andeq	r0, r0, r0, ror r0
40016818:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
4001681c:	ff000018 			; <UNDEFINED> instruction: 0xff000018
40016820:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
	...
4001682c:	700edb70 	andvc	sp, lr, r0, ror fp
40016830:	00000edb 	ldrdeq	r0, [r0], -fp
40016834:	00000000 	andeq	r0, r0, r0
40016838:	361c0000 	ldrcc	r0, [ip], -r0
4001683c:	00001c36 	andeq	r1, r0, r6, lsr ip
	...
4001684c:	3e3e1c00 	cdpcc	12, 3, cr1, cr14, cr0, {0}
40016850:	00001c3e 	andeq	r1, r0, lr, lsr ip
	...
4001685c:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40016860:	00000018 	andeq	r0, r0, r8, lsl r0
40016864:	00000000 	andeq	r0, r0, r0
40016868:	0c0c0f00 	stceq	15, cr0, [ip], {-0}
4001686c:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40016870:	1c3c6ccc 	ldcne	12, cr6, [ip], #-816	; 0xfffffcd0
40016874:	0000000c 	andeq	r0, r0, ip
40016878:	66667c00 	strbtvs	r7, [r6], -r0, lsl #24
4001687c:	00666666 	rsbeq	r6, r6, r6, ror #12
	...
40016888:	0c6c3800 	stcleq	8, cr3, [ip], #-0
4001688c:	007c3018 	rsbseq	r3, ip, r8, lsl r0
	...
4001689c:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
400168a0:	007e7e7e 	rsbseq	r7, lr, lr, ror lr
	...

400168b8 <_ctype_>:
400168b8:	20202000 	eorcs	r2, r0, r0
400168bc:	20202020 	eorcs	r2, r0, r0, lsr #32
400168c0:	28282020 	stmdacs	r8!, {r5, sp}
400168c4:	20282828 	eorcs	r2, r8, r8, lsr #16
400168c8:	20202020 	eorcs	r2, r0, r0, lsr #32
400168cc:	20202020 	eorcs	r2, r0, r0, lsr #32
400168d0:	20202020 	eorcs	r2, r0, r0, lsr #32
400168d4:	20202020 	eorcs	r2, r0, r0, lsr #32
400168d8:	10108820 	andsne	r8, r0, r0, lsr #16
400168dc:	10101010 	andsne	r1, r0, r0, lsl r0
400168e0:	10101010 	andsne	r1, r0, r0, lsl r0
400168e4:	10101010 	andsne	r1, r0, r0, lsl r0
400168e8:	04040410 	streq	r0, [r4], #-1040	; 0xfffffbf0
400168ec:	04040404 	streq	r0, [r4], #-1028	; 0xfffffbfc
400168f0:	10040404 	andne	r0, r4, r4, lsl #8
400168f4:	10101010 	andsne	r1, r0, r0, lsl r0
400168f8:	41411010 	cmpmi	r1, r0, lsl r0
400168fc:	41414141 	cmpmi	r1, r1, asr #2
40016900:	01010101 	tsteq	r1, r1, lsl #2
40016904:	01010101 	tsteq	r1, r1, lsl #2
40016908:	01010101 	tsteq	r1, r1, lsl #2
4001690c:	01010101 	tsteq	r1, r1, lsl #2
40016910:	01010101 	tsteq	r1, r1, lsl #2
40016914:	10101010 	andsne	r1, r0, r0, lsl r0
40016918:	42421010 	submi	r1, r2, #16
4001691c:	42424242 	submi	r4, r2, #536870916	; 0x20000004
40016920:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016924:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016928:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001692c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016930:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016934:	10101010 	andsne	r1, r0, r0, lsl r0
40016938:	00000020 	andeq	r0, r0, r0, lsr #32
	...

400169bc <_global_impure_ptr>:
400169bc:	400170d8 	ldrdmi	r7, [r1], -r8

400169c0 <blanks.6744>:
400169c0:	20202020 	eorcs	r2, r0, r0, lsr #32
400169c4:	20202020 	eorcs	r2, r0, r0, lsr #32
400169c8:	20202020 	eorcs	r2, r0, r0, lsr #32
400169cc:	20202020 	eorcs	r2, r0, r0, lsr #32

400169d0 <zeroes.6745>:
400169d0:	30303030 	eorscc	r3, r0, r0, lsr r0
400169d4:	30303030 	eorscc	r3, r0, r0, lsr r0
400169d8:	30303030 	eorscc	r3, r0, r0, lsr r0
400169dc:	30303030 	eorscc	r3, r0, r0, lsr r0

400169e0 <p05.5289>:
400169e0:	00000005 	andeq	r0, r0, r5
400169e4:	00000019 	andeq	r0, r0, r9, lsl r0
400169e8:	0000007d 	andeq	r0, r0, sp, ror r0
400169ec:	00000000 	andeq	r0, r0, r0

400169f0 <__mprec_tens>:
400169f0:	00000000 	andeq	r0, r0, r0
400169f4:	3ff00000 	svccc	0x00f00000	; IMB
400169f8:	00000000 	andeq	r0, r0, r0
400169fc:	40240000 	eormi	r0, r4, r0
40016a00:	00000000 	andeq	r0, r0, r0
40016a04:	40590000 	subsmi	r0, r9, r0
40016a08:	00000000 	andeq	r0, r0, r0
40016a0c:	408f4000 	addmi	r4, pc, r0
40016a10:	00000000 	andeq	r0, r0, r0
40016a14:	40c38800 	sbcmi	r8, r3, r0, lsl #16
40016a18:	00000000 	andeq	r0, r0, r0
40016a1c:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
40016a20:	00000000 	andeq	r0, r0, r0
40016a24:	412e8480 	smlawbmi	lr, r0, r4, r8
40016a28:	00000000 	andeq	r0, r0, r0
40016a2c:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
40016a30:	00000000 	andeq	r0, r0, r0
40016a34:	4197d784 	orrsmi	sp, r7, r4, lsl #15
40016a38:	00000000 	andeq	r0, r0, r0
40016a3c:	41cdcd65 	bicmi	ip, sp, r5, ror #26
40016a40:	20000000 	andcs	r0, r0, r0
40016a44:	4202a05f 	andmi	sl, r2, #95	; 0x5f
40016a48:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
40016a4c:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
40016a50:	a2000000 	andge	r0, r0, #0
40016a54:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
40016a58:	e5400000 	strb	r0, [r0, #-0]
40016a5c:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
40016a60:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
40016a64:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
40016a68:	26340000 	ldrtcs	r0, [r4], -r0
40016a6c:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
40016a70:	37e08000 	strbcc	r8, [r0, r0]!
40016a74:	4341c379 	movtmi	ip, #4985	; 0x1379
40016a78:	85d8a000 	ldrbhi	sl, [r8]
40016a7c:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
40016a80:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
40016a84:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
40016a88:	60913d00 	addsvs	r3, r1, r0, lsl #26
40016a8c:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
40016a90:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
40016a94:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
40016a98:	d6e2ef50 	usatle	lr, #2, r0, asr #30
40016a9c:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
40016aa0:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
40016aa4:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
40016aa8:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
40016aac:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
40016ab0:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
40016ab4:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

40016ab8 <__mprec_tinytens>:
40016ab8:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
40016abc:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
40016ac0:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
40016ac4:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
40016ac8:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
40016acc:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
40016ad0:	cf8c979d 	svcgt	0x008c979d
40016ad4:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
40016ad8:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
40016adc:	0ac80628 	beq	3f218384 <GPM4DAT+0x2e2180a0>

40016ae0 <__mprec_bigtens>:
40016ae0:	37e08000 	strbcc	r8, [r0, r0]!
40016ae4:	4341c379 	movtmi	ip, #4985	; 0x1379
40016ae8:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
40016aec:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
40016af0:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
40016af4:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
40016af8:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
40016afc:	5a827748 	bpl	3e0b4824 <GPM4DAT+0x2d0b4540>
40016b00:	7f73bf3c 	svcvc	0x0073bf3c
40016b04:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

40016b08 <blanks.6688>:
40016b08:	20202020 	eorcs	r2, r0, r0, lsr #32
40016b0c:	20202020 	eorcs	r2, r0, r0, lsr #32
40016b10:	20202020 	eorcs	r2, r0, r0, lsr #32
40016b14:	20202020 	eorcs	r2, r0, r0, lsr #32

40016b18 <zeroes.6689>:
40016b18:	30303030 	eorscc	r3, r0, r0, lsr r0
40016b1c:	30303030 	eorscc	r3, r0, r0, lsr r0
40016b20:	30303030 	eorscc	r3, r0, r0, lsr r0
40016b24:	30303030 	eorscc	r3, r0, r0, lsr r0
40016b28:	61766e49 	cmnvs	r6, r9, asr #28
40016b2c:	5f64696c 	svcpl	0x0064696c
40016b30:	0a525349 	beq	414ab85c <__ZI_LIMIT__+0x1493db4>
40016b34:	00000000 	andeq	r0, r0, r0
40016b38:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
40016b3c:	3e3d2031 	mrccc	0, 1, r2, cr13, cr1, {1}
40016b40:	0a632520 	beq	418dffc8 <__ZI_LIMIT__+0x18c8520>
40016b44:	00000000 	andeq	r0, r0, r0
40016b48:	3379654b 	cmncc	r9, #314572800	; 0x12c00000
40016b4c:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
40016b50:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40016b54:	0000000a 	andeq	r0, r0, sl
40016b58:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
40016b5c:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
40016b60:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
40016b64:	0000000a 	andeq	r0, r0, sl
40016b68:	2d444e55 	stclcs	14, cr4, [r4, #-340]	; 0xfffffeac
40016b6c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40016b70:	6f697470 	svcvs	0x00697470
40016b74:	5b40206e 	blpl	4101ed34 <__ZI_LIMIT__+0x100728c>
40016b78:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016b7c:	6f4d0a5d 	svcvs	0x004d0a5d
40016b80:	305b6564 	subscc	r6, fp, r4, ror #10
40016b84:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016b88:	0000000a 	andeq	r0, r0, sl
40016b8c:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
40016b90:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
40016b94:	6f432064 	svcvs	0x00432064
40016b98:	56206564 	strtpl	r6, [r0], -r4, ror #10
40016b9c:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
40016ba0:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40016ba4:	000a5d58 	andeq	r5, sl, r8, asr sp
40016ba8:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40016bac:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40016bb0:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40016bb4:	40206e6f 	eormi	r6, r0, pc, ror #28
40016bb8:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40016bbc:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40016bc0:	5b65646f 	blpl	4196fd84 <__ZI_LIMIT__+0x19582dc>
40016bc4:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016bc8:	00000a5d 	andeq	r0, r0, sp, asr sl
40016bcc:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40016bd0:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40016bd4:	4120746c 	teqmi	r0, ip, ror #8
40016bd8:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40016bdc:	305b7373 	subscc	r7, fp, r3, ror r3
40016be0:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016be4:	0000000a 	andeq	r0, r0, sl
40016be8:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40016bec:	305b6e6f 	subscc	r6, fp, pc, ror #28
40016bf0:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016bf4:	6d6f440a 	cfstrdvs	mvd4, [pc, #-40]!	; 40016bd4 <zeroes.6689+0xbc>
40016bf8:	5b6e6961 	blpl	41bb1184 <__ZI_LIMIT__+0x1b996dc>
40016bfc:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016c00:	65520a5d 	ldrbvs	r0, [r2, #-2653]	; 0xfffff5a3
40016c04:	30286461 	eorcc	r6, r8, r1, ror #8
40016c08:	72572f29 	subsvc	r2, r7, #41, 30	; 0xa4
40016c0c:	28657469 	stmdacs	r5!, {r0, r3, r5, r6, sl, ip, sp, lr}^
40016c10:	255b2931 	ldrbcs	r2, [fp, #-2353]	; 0xfffff6cf
40016c14:	410a5d64 	tstmi	sl, r4, ror #26
40016c18:	442d4958 	strtmi	r4, [sp], #-2392	; 0xfffff6a8
40016c1c:	646f6365 	strbtvs	r6, [pc], #-869	; 40016c24 <zeroes.6689+0x10c>
40016c20:	29302865 	ldmdbcs	r0!, {r0, r2, r5, r6, fp, sp}
40016c24:	616c532f 	cmnvs	ip, pc, lsr #6
40016c28:	31286576 	teqcc	r8, r6, ror r5
40016c2c:	64255b29 	strtvs	r5, [r5], #-2857	; 0xfffff4d7
40016c30:	00000a5d 	andeq	r0, r0, sp, asr sl
40016c34:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40016c38:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40016c3c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40016c40:	40206e6f 	eormi	r6, r0, pc, ror #28
40016c44:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40016c48:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40016c4c:	5b65646f 	blpl	4196fe10 <__ZI_LIMIT__+0x1958368>
40016c50:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016c54:	00000a5d 	andeq	r0, r0, sp, asr sl
40016c58:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40016c5c:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40016c60:	4120746c 	teqmi	r0, ip, ror #8
40016c64:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40016c68:	305b7373 	subscc	r7, fp, r3, ror r3
40016c6c:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016c70:	0000000a 	andeq	r0, r0, sl
40016c74:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40016c78:	305b6e6f 	subscc	r6, fp, pc, ror #28
40016c7c:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016c80:	4958410a 	ldmdbmi	r8, {r1, r3, r8, lr}^
40016c84:	6365442d 	cmnvs	r5, #754974720	; 0x2d000000
40016c88:	2865646f 	stmdacs	r5!, {r0, r1, r2, r3, r5, r6, sl, sp, lr}^
40016c8c:	532f2930 	teqpl	pc, #48, 18	; 0xc0000
40016c90:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0xfffffe94
40016c94:	5b293128 	blpl	40a6313c <__ZI_LIMIT__+0xa4b694>
40016c98:	0a5d6425 	beq	4176fd34 <__ZI_LIMIT__+0x175828c>
40016c9c:	00000000 	andeq	r0, r0, r0
40016ca0:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
40016ca4:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40016ca8:	6f697470 	svcvs	0x00697470
40016cac:	5b40206e 	blpl	4101ee6c <__ZI_LIMIT__+0x10073c4>
40016cb0:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016cb4:	6f4d0a5d 	svcvs	0x004d0a5d
40016cb8:	305b6564 	subscc	r6, fp, r4, ror #10
40016cbc:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016cc0:	0000000a 	andeq	r0, r0, sl
40016cc4:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
40016cc8:	255b4449 	ldrbcs	r4, [fp, #-1097]	; 0xfffffbb7
40016ccc:	000a5d75 	andeq	r5, sl, r5, ror sp
40016cd0:	495b200a 	ldmdbmi	fp, {r1, r3, sp}^
40016cd4:	5d4f464e 	stclpl	6, cr4, [pc, #-312]	; 40016ba4 <zeroes.6689+0x8c>
40016cd8:	494e4920 	stmdbmi	lr, {r5, r8, fp, lr}^
40016cdc:	50412054 	subpl	r2, r1, r4, asr r0
40016ce0:	000a2050 	andeq	r2, sl, r0, asr r0
40016ce4:	5050410a 	subspl	r4, r0, sl, lsl #2
40016ce8:	72206425 	eorvc	r6, r0, #620756992	; 0x25000000
40016cec:	000a6e75 	andeq	r6, sl, r5, ror lr
40016cf0:	30505041 	subscc	r5, r0, r1, asr #32
40016cf4:	41545320 	cmpmi	r4, r0, lsr #6
40016cf8:	74204b43 	strtvc	r4, [r0], #-2883	; 0xfffff4bd
40016cfc:	00747365 	rsbseq	r7, r4, r5, ror #6
40016d00:	253d7066 	ldrcs	r7, [sp, #-102]!	; 0xffffff9a
40016d04:	202c7823 	eorcs	r7, ip, r3, lsr #16
40016d08:	3d776172 	ldfcce	f6, [r7, #-456]!	; 0xfffffe38
40016d0c:	2c782325 	ldclcs	3, cr2, [r8], #-148	; 0xffffff6c
40016d10:	253d7720 	ldrcs	r7, [sp, #-1824]!	; 0xfffff8e0
40016d14:	68202c64 	stmdavs	r0!, {r2, r5, r6, sl, fp, sp}
40016d18:	0a64253d 	beq	41920214 <__ZI_LIMIT__+0x190876c>
40016d1c:	00000000 	andeq	r0, r0, r0
40016d20:	20534f0a 	subscs	r4, r3, sl, lsl #30
40016d24:	706d6554 	rsbvc	r6, sp, r4, asr r5
40016d28:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
40016d2c:	0000000a 	andeq	r0, r0, sl
40016d30:	7061200a 	rsbvc	r2, r1, sl
40016d34:	72203070 	eorvc	r3, r0, #112	; 0x70
40016d38:	3a206425 	bcc	4082fdd4 <__ZI_LIMIT__+0x81832c>
40016d3c:	25783020 	ldrbcs	r3, [r8, #-32]!	; 0xffffffe0
40016d40:	61202c78 	teqvs	r0, r8, ror ip
40016d44:	20317070 	eorscs	r7, r1, r0, ror r0
40016d48:	20642572 	rsbcs	r2, r4, r2, ror r5
40016d4c:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
40016d50:	0a207825 	beq	40834dec <__ZI_LIMIT__+0x81d344>
40016d54:	00000000 	andeq	r0, r0, r0
40016d58:	2d2d2d0a 	stccs	13, cr2, [sp, #-40]!	; 0xffffffd8
40016d5c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40016d60:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40016d64:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40016d68:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40016d6c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40016d70:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40016d74:	0a2d2d2d 	beq	40b62230 <__ZI_LIMIT__+0xb4a788>
40016d78:	00000000 	andeq	r0, r0, r0
40016d7c:	00082008 	andeq	r2, r8, r8
40016d80:	00000043 	andeq	r0, r0, r3, asr #32
40016d84:	00464e49 	subeq	r4, r6, r9, asr #28
40016d88:	00666e69 	rsbeq	r6, r6, r9, ror #28
40016d8c:	004e414e 	subeq	r4, lr, lr, asr #2
40016d90:	006e616e 	rsbeq	r6, lr, lr, ror #2
40016d94:	33323130 	teqcc	r2, #48, 2
40016d98:	37363534 			; <UNDEFINED> instruction: 0x37363534
40016d9c:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
40016da0:	46454443 	strbmi	r4, [r5], -r3, asr #8
40016da4:	00000000 	andeq	r0, r0, r0
40016da8:	33323130 	teqcc	r2, #48, 2
40016dac:	37363534 			; <UNDEFINED> instruction: 0x37363534
40016db0:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
40016db4:	66656463 	strbtvs	r6, [r5], -r3, ror #8
40016db8:	00000000 	andeq	r0, r0, r0
40016dbc:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
40016dc0:	0000296c 	andeq	r2, r0, ip, ror #18
40016dc4:	00000030 	andeq	r0, r0, r0, lsr r0
40016dc8:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
40016dcc:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40016dd0:	00000000 	andeq	r0, r0, r0
40016dd4:	004e614e 	subeq	r6, lr, lr, asr #2
40016dd8:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
40016ddc:	00000058 	andeq	r0, r0, r8, asr r0
40016de0:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .ARM.exidx:

40016de4 <.ARM.exidx>:
40016de4:	7fff6e94 	svcvc	0x00ff6e94
40016de8:	00000001 	andeq	r0, r0, r1

Disassembly of section .data:

40016df0 <ISR_Vector>:
40016df0:	40000194 	mulmi	r0, r4, r1
40016df4:	40000194 	mulmi	r0, r4, r1
40016df8:	40000194 	mulmi	r0, r4, r1
40016dfc:	40000194 	mulmi	r0, r4, r1
40016e00:	40000194 	mulmi	r0, r4, r1
40016e04:	40000194 	mulmi	r0, r4, r1
40016e08:	40000194 	mulmi	r0, r4, r1
40016e0c:	40000194 	mulmi	r0, r4, r1
40016e10:	40000194 	mulmi	r0, r4, r1
40016e14:	40000194 	mulmi	r0, r4, r1
40016e18:	40000194 	mulmi	r0, r4, r1
40016e1c:	40000194 	mulmi	r0, r4, r1
40016e20:	40000194 	mulmi	r0, r4, r1
40016e24:	40000194 	mulmi	r0, r4, r1
40016e28:	40000194 	mulmi	r0, r4, r1
40016e2c:	40000194 	mulmi	r0, r4, r1
40016e30:	40000194 	mulmi	r0, r4, r1
40016e34:	40000194 	mulmi	r0, r4, r1
40016e38:	40000194 	mulmi	r0, r4, r1
40016e3c:	40000194 	mulmi	r0, r4, r1
40016e40:	40000194 	mulmi	r0, r4, r1
40016e44:	40000194 	mulmi	r0, r4, r1
40016e48:	40000194 	mulmi	r0, r4, r1
40016e4c:	40000194 	mulmi	r0, r4, r1
40016e50:	40000194 	mulmi	r0, r4, r1
40016e54:	40000194 	mulmi	r0, r4, r1
40016e58:	40000194 	mulmi	r0, r4, r1
40016e5c:	40000194 	mulmi	r0, r4, r1
40016e60:	40000194 	mulmi	r0, r4, r1
40016e64:	40000194 	mulmi	r0, r4, r1
40016e68:	40000194 	mulmi	r0, r4, r1
40016e6c:	40000194 	mulmi	r0, r4, r1
40016e70:	40000194 	mulmi	r0, r4, r1
40016e74:	40000194 	mulmi	r0, r4, r1
40016e78:	40000194 	mulmi	r0, r4, r1
40016e7c:	40000194 	mulmi	r0, r4, r1
40016e80:	40000194 	mulmi	r0, r4, r1
40016e84:	40000194 	mulmi	r0, r4, r1
40016e88:	40000194 	mulmi	r0, r4, r1
40016e8c:	40000194 	mulmi	r0, r4, r1
40016e90:	40000194 	mulmi	r0, r4, r1
40016e94:	40000194 	mulmi	r0, r4, r1
40016e98:	40000194 	mulmi	r0, r4, r1
40016e9c:	40000194 	mulmi	r0, r4, r1
40016ea0:	40000194 	mulmi	r0, r4, r1
40016ea4:	40000194 	mulmi	r0, r4, r1
40016ea8:	40000194 	mulmi	r0, r4, r1
40016eac:	40000194 	mulmi	r0, r4, r1
40016eb0:	40000194 	mulmi	r0, r4, r1
40016eb4:	40000194 	mulmi	r0, r4, r1
40016eb8:	40000194 	mulmi	r0, r4, r1
40016ebc:	40000314 	andmi	r0, r0, r4, lsl r3
40016ec0:	40000364 	andmi	r0, r0, r4, ror #6
40016ec4:	40000194 	mulmi	r0, r4, r1
40016ec8:	40000194 	mulmi	r0, r4, r1
40016ecc:	40000194 	mulmi	r0, r4, r1
40016ed0:	40000194 	mulmi	r0, r4, r1
40016ed4:	40000194 	mulmi	r0, r4, r1
40016ed8:	40000194 	mulmi	r0, r4, r1
40016edc:	40000194 	mulmi	r0, r4, r1
40016ee0:	40000194 	mulmi	r0, r4, r1
40016ee4:	40000194 	mulmi	r0, r4, r1
40016ee8:	40000194 	mulmi	r0, r4, r1
40016eec:	40000194 	mulmi	r0, r4, r1
40016ef0:	40000194 	mulmi	r0, r4, r1
40016ef4:	40000194 	mulmi	r0, r4, r1
40016ef8:	40000194 	mulmi	r0, r4, r1
40016efc:	40000194 	mulmi	r0, r4, r1
40016f00:	40000194 	mulmi	r0, r4, r1
40016f04:	400055d0 	ldrdmi	r5, [r0], -r0
40016f08:	40000194 	mulmi	r0, r4, r1
40016f0c:	40000194 	mulmi	r0, r4, r1
40016f10:	40000194 	mulmi	r0, r4, r1
40016f14:	40000194 	mulmi	r0, r4, r1
40016f18:	40000194 	mulmi	r0, r4, r1
40016f1c:	40000194 	mulmi	r0, r4, r1
40016f20:	40000194 	mulmi	r0, r4, r1
40016f24:	40000194 	mulmi	r0, r4, r1
40016f28:	40000194 	mulmi	r0, r4, r1
40016f2c:	40000194 	mulmi	r0, r4, r1
40016f30:	40000194 	mulmi	r0, r4, r1
40016f34:	40000194 	mulmi	r0, r4, r1
40016f38:	40000194 	mulmi	r0, r4, r1
40016f3c:	40000194 	mulmi	r0, r4, r1
40016f40:	40000194 	mulmi	r0, r4, r1
40016f44:	400002b8 			; <UNDEFINED> instruction: 0x400002b8
40016f48:	40000194 	mulmi	r0, r4, r1
40016f4c:	40000194 	mulmi	r0, r4, r1
40016f50:	40000194 	mulmi	r0, r4, r1
40016f54:	40000194 	mulmi	r0, r4, r1
40016f58:	40000194 	mulmi	r0, r4, r1
40016f5c:	40000194 	mulmi	r0, r4, r1
40016f60:	40000194 	mulmi	r0, r4, r1
40016f64:	40000194 	mulmi	r0, r4, r1
40016f68:	40000194 	mulmi	r0, r4, r1
40016f6c:	40000194 	mulmi	r0, r4, r1
40016f70:	40000194 	mulmi	r0, r4, r1
40016f74:	40000194 	mulmi	r0, r4, r1
40016f78:	40000194 	mulmi	r0, r4, r1
40016f7c:	40000194 	mulmi	r0, r4, r1
40016f80:	40000194 	mulmi	r0, r4, r1
40016f84:	40000194 	mulmi	r0, r4, r1
40016f88:	40000194 	mulmi	r0, r4, r1
40016f8c:	40000194 	mulmi	r0, r4, r1
40016f90:	40000194 	mulmi	r0, r4, r1
40016f94:	40000194 	mulmi	r0, r4, r1
40016f98:	40000194 	mulmi	r0, r4, r1
40016f9c:	400001c0 	andmi	r0, r0, r0, asr #3
40016fa0:	40000194 	mulmi	r0, r4, r1
40016fa4:	40000194 	mulmi	r0, r4, r1
40016fa8:	40000194 	mulmi	r0, r4, r1
40016fac:	40000194 	mulmi	r0, r4, r1
40016fb0:	40000194 	mulmi	r0, r4, r1
40016fb4:	40000194 	mulmi	r0, r4, r1
40016fb8:	40000194 	mulmi	r0, r4, r1
40016fbc:	40000194 	mulmi	r0, r4, r1
40016fc0:	40000194 	mulmi	r0, r4, r1
40016fc4:	40000194 	mulmi	r0, r4, r1
40016fc8:	40000194 	mulmi	r0, r4, r1
40016fcc:	40000194 	mulmi	r0, r4, r1

40016fd0 <stackBase>:
40016fd0:	44a00000 	strtmi	r0, [r0], #0
40016fd4:	44b00000 	ldrtmi	r0, [r0], #0

40016fd8 <sizeApp>:
40016fd8:	00400000 	subeq	r0, r0, r0
40016fdc:	00400000 	subeq	r0, r0, r0

40016fe0 <ram>:
40016fe0:	44100000 	ldrmi	r0, [r0], #-0
40016fe4:	44500000 	ldrbmi	r0, [r0], #-0

40016fe8 <stackLimit>:
40016fe8:	44900000 	ldrmi	r0, [r0], #0
40016fec:	44a00000 	strtmi	r0, [r0], #0

40016ff0 <ICCICR>:
40016ff0:	10480000 	subne	r0, r8, r0
40016ff4:	10484000 	subne	r4, r8, r0
40016ff8:	10488000 	subne	r8, r8, r0
40016ffc:	1048c000 	subne	ip, r8, r0

40017000 <ICCPMR>:
40017000:	10480004 	subne	r0, r8, r4
40017004:	10484004 	subne	r4, r8, r4
40017008:	10488004 	subne	r8, r8, r4
4001700c:	1048c004 	subne	ip, r8, r4

40017010 <ICDISER0>:
40017010:	10490100 	subne	r0, r9, r0, lsl #2
40017014:	10494100 	subne	r4, r9, r0, lsl #2
40017018:	10498100 	subne	r8, r9, r0, lsl #2
4001701c:	1049c100 	subne	ip, r9, r0, lsl #2

40017020 <ICDISERn>:
40017020:	00000000 	andeq	r0, r0, r0
40017024:	10490104 	subne	r0, r9, r4, lsl #2
40017028:	10490108 	subne	r0, r9, r8, lsl #2
4001702c:	1049010c 	subne	r0, r9, ip, lsl #2

40017030 <ICDICER0>:
40017030:	10490180 	subne	r0, r9, r0, lsl #3
40017034:	10494180 	subne	r4, r9, r0, lsl #3
40017038:	10498180 	subne	r8, r9, r0, lsl #3
4001703c:	1049c180 	subne	ip, r9, r0, lsl #3

40017040 <ICDICERn>:
40017040:	00000000 	andeq	r0, r0, r0
40017044:	10490184 	subne	r0, r9, r4, lsl #3
40017048:	10490188 	subne	r0, r9, r8, lsl #3
4001704c:	1049018c 	subne	r0, r9, ip, lsl #3

40017050 <ICDIPR0>:
40017050:	10490400 	subne	r0, r9, r0, lsl #8
40017054:	10494400 	subne	r4, r9, r0, lsl #8
40017058:	10498400 	subne	r8, r9, r0, lsl #8
4001705c:	1049c400 	subne	ip, r9, r0, lsl #8

40017060 <ICDIPTR0>:
40017060:	10490800 	subne	r0, r9, r0, lsl #16
40017064:	10494800 	subne	r4, r9, r0, lsl #16
40017068:	10498800 	subne	r8, r9, r0, lsl #16
4001706c:	1049c800 	subne	ip, r9, r0, lsl #16

40017070 <ICDICPR0>:
40017070:	10490280 	subne	r0, r9, r0, lsl #5
40017074:	10494280 	subne	r4, r9, r0, lsl #5
40017078:	10498280 	subne	r8, r9, r0, lsl #5
4001707c:	1049c280 	subne	ip, r9, r0, lsl #5

40017080 <ICCIAR>:
40017080:	1048000c 	subne	r0, r8, ip
40017084:	1048400c 	subne	r4, r8, ip
40017088:	1048800c 	subne	r8, r8, ip
4001708c:	1048c00c 	subne	ip, r8, ip

40017090 <ICCEOIR>:
40017090:	10480010 	subne	r0, r8, r0, lsl r0
40017094:	10484010 	subne	r4, r8, r0, lsl r0
40017098:	10488010 	subne	r8, r8, r0, lsl r0
4001709c:	1048c010 	subne	ip, r8, r0, lsl r0

400170a0 <ArrFbSel>:
400170a0:	4b000000 	blmi	400170a8 <ArrFbSel+0x8>
400170a4:	4b400000 	blmi	410170ac <__ZI_LIMIT__+0xfff604>
400170a8:	4b800000 	blmi	3e0170b0 <GPM4DAT+0x2d016dcc>
400170ac:	4bc00000 	blmi	3f0170b4 <GPM4DAT+0x2e016dd0>
400170b0:	4c000000 	stcmi	0, cr0, [r0], {-0}
400170b4:	4c400000 	marmi	acc0, r0, r0
400170b8:	4c800000 	stcmi	0, cr0, [r0], {0}
400170bc:	4cc00000 	stclmi	0, cr0, [r0], {0}
400170c0:	4d000000 	stcmi	0, cr0, [r0, #-0]
400170c4:	4d400000 	stclmi	0, cr0, [r0, #-0]

400170c8 <__ctype_ptr__>:
400170c8:	400168b8 			; <UNDEFINED> instruction: 0x400168b8
400170cc:	00000000 	andeq	r0, r0, r0

400170d0 <_impure_ptr>:
400170d0:	400170d8 	ldrdmi	r7, [r1], -r8
400170d4:	00000000 	andeq	r0, r0, r0

400170d8 <impure_data>:
400170d8:	00000000 	andeq	r0, r0, r0
400170dc:	400173c4 	andmi	r7, r1, r4, asr #7
400170e0:	4001742c 	andmi	r7, r1, ip, lsr #8
400170e4:	40017494 	mulmi	r1, r4, r4
	...
4001710c:	40016d80 	andmi	r6, r1, r0, lsl #27
	...
40017180:	00000001 	andeq	r0, r0, r1
40017184:	00000000 	andeq	r0, r0, r0
40017188:	abcd330e 	blge	3f363dc8 <GPM4DAT+0x2e363ae4>
4001718c:	e66d1234 			; <UNDEFINED> instruction: 0xe66d1234
40017190:	0005deec 	andeq	sp, r5, ip, ror #29
40017194:	0000000b 	andeq	r0, r0, fp
	...

40017500 <lc_ctype_charset>:
40017500:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40017504:	00000049 	andeq	r0, r0, r9, asr #32
	...

40017520 <__mb_cur_max>:
40017520:	00000001 	andeq	r0, r0, r1

40017524 <lc_message_charset>:
40017524:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40017528:	00000049 	andeq	r0, r0, r9, asr #32
	...

40017544 <lconv>:
40017544:	40016de0 	andmi	r6, r1, r0, ror #27
40017548:	40016d54 	andmi	r6, r1, r4, asr sp
4001754c:	40016d54 	andmi	r6, r1, r4, asr sp
40017550:	40016d54 	andmi	r6, r1, r4, asr sp
40017554:	40016d54 	andmi	r6, r1, r4, asr sp
40017558:	40016d54 	andmi	r6, r1, r4, asr sp
4001755c:	40016d54 	andmi	r6, r1, r4, asr sp
40017560:	40016d54 	andmi	r6, r1, r4, asr sp
40017564:	40016d54 	andmi	r6, r1, r4, asr sp
40017568:	40016d54 	andmi	r6, r1, r4, asr sp
4001756c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017570:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017574:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017578:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

4001757c <__malloc_av_>:
	...
40017584:	4001757c 	andmi	r7, r1, ip, ror r5
40017588:	4001757c 	andmi	r7, r1, ip, ror r5
4001758c:	40017584 	andmi	r7, r1, r4, lsl #11
40017590:	40017584 	andmi	r7, r1, r4, lsl #11
40017594:	4001758c 	andmi	r7, r1, ip, lsl #11
40017598:	4001758c 	andmi	r7, r1, ip, lsl #11
4001759c:	40017594 	mulmi	r1, r4, r5
400175a0:	40017594 	mulmi	r1, r4, r5
400175a4:	4001759c 	mulmi	r1, ip, r5
400175a8:	4001759c 	mulmi	r1, ip, r5
400175ac:	400175a4 	andmi	r7, r1, r4, lsr #11
400175b0:	400175a4 	andmi	r7, r1, r4, lsr #11
400175b4:	400175ac 	andmi	r7, r1, ip, lsr #11
400175b8:	400175ac 	andmi	r7, r1, ip, lsr #11
400175bc:	400175b4 			; <UNDEFINED> instruction: 0x400175b4
400175c0:	400175b4 			; <UNDEFINED> instruction: 0x400175b4
400175c4:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
400175c8:	400175bc 			; <UNDEFINED> instruction: 0x400175bc
400175cc:	400175c4 	andmi	r7, r1, r4, asr #11
400175d0:	400175c4 	andmi	r7, r1, r4, asr #11
400175d4:	400175cc 	andmi	r7, r1, ip, asr #11
400175d8:	400175cc 	andmi	r7, r1, ip, asr #11
400175dc:	400175d4 	ldrdmi	r7, [r1], -r4
400175e0:	400175d4 	ldrdmi	r7, [r1], -r4
400175e4:	400175dc 	ldrdmi	r7, [r1], -ip
400175e8:	400175dc 	ldrdmi	r7, [r1], -ip
400175ec:	400175e4 	andmi	r7, r1, r4, ror #11
400175f0:	400175e4 	andmi	r7, r1, r4, ror #11
400175f4:	400175ec 	andmi	r7, r1, ip, ror #11
400175f8:	400175ec 	andmi	r7, r1, ip, ror #11
400175fc:	400175f4 	strdmi	r7, [r1], -r4
40017600:	400175f4 	strdmi	r7, [r1], -r4
40017604:	400175fc 	strdmi	r7, [r1], -ip
40017608:	400175fc 	strdmi	r7, [r1], -ip
4001760c:	40017604 	andmi	r7, r1, r4, lsl #12
40017610:	40017604 	andmi	r7, r1, r4, lsl #12
40017614:	4001760c 	andmi	r7, r1, ip, lsl #12
40017618:	4001760c 	andmi	r7, r1, ip, lsl #12
4001761c:	40017614 	andmi	r7, r1, r4, lsl r6
40017620:	40017614 	andmi	r7, r1, r4, lsl r6
40017624:	4001761c 	andmi	r7, r1, ip, lsl r6
40017628:	4001761c 	andmi	r7, r1, ip, lsl r6
4001762c:	40017624 	andmi	r7, r1, r4, lsr #12
40017630:	40017624 	andmi	r7, r1, r4, lsr #12
40017634:	4001762c 	andmi	r7, r1, ip, lsr #12
40017638:	4001762c 	andmi	r7, r1, ip, lsr #12
4001763c:	40017634 	andmi	r7, r1, r4, lsr r6
40017640:	40017634 	andmi	r7, r1, r4, lsr r6
40017644:	4001763c 	andmi	r7, r1, ip, lsr r6
40017648:	4001763c 	andmi	r7, r1, ip, lsr r6
4001764c:	40017644 	andmi	r7, r1, r4, asr #12
40017650:	40017644 	andmi	r7, r1, r4, asr #12
40017654:	4001764c 	andmi	r7, r1, ip, asr #12
40017658:	4001764c 	andmi	r7, r1, ip, asr #12
4001765c:	40017654 	andmi	r7, r1, r4, asr r6
40017660:	40017654 	andmi	r7, r1, r4, asr r6
40017664:	4001765c 	andmi	r7, r1, ip, asr r6
40017668:	4001765c 	andmi	r7, r1, ip, asr r6
4001766c:	40017664 	andmi	r7, r1, r4, ror #12
40017670:	40017664 	andmi	r7, r1, r4, ror #12
40017674:	4001766c 	andmi	r7, r1, ip, ror #12
40017678:	4001766c 	andmi	r7, r1, ip, ror #12
4001767c:	40017674 	andmi	r7, r1, r4, ror r6
40017680:	40017674 	andmi	r7, r1, r4, ror r6
40017684:	4001767c 	andmi	r7, r1, ip, ror r6
40017688:	4001767c 	andmi	r7, r1, ip, ror r6
4001768c:	40017684 	andmi	r7, r1, r4, lsl #13
40017690:	40017684 	andmi	r7, r1, r4, lsl #13
40017694:	4001768c 	andmi	r7, r1, ip, lsl #13
40017698:	4001768c 	andmi	r7, r1, ip, lsl #13
4001769c:	40017694 	mulmi	r1, r4, r6
400176a0:	40017694 	mulmi	r1, r4, r6
400176a4:	4001769c 	mulmi	r1, ip, r6
400176a8:	4001769c 	mulmi	r1, ip, r6
400176ac:	400176a4 	andmi	r7, r1, r4, lsr #13
400176b0:	400176a4 	andmi	r7, r1, r4, lsr #13
400176b4:	400176ac 	andmi	r7, r1, ip, lsr #13
400176b8:	400176ac 	andmi	r7, r1, ip, lsr #13
400176bc:	400176b4 			; <UNDEFINED> instruction: 0x400176b4
400176c0:	400176b4 			; <UNDEFINED> instruction: 0x400176b4
400176c4:	400176bc 			; <UNDEFINED> instruction: 0x400176bc
400176c8:	400176bc 			; <UNDEFINED> instruction: 0x400176bc
400176cc:	400176c4 	andmi	r7, r1, r4, asr #13
400176d0:	400176c4 	andmi	r7, r1, r4, asr #13
400176d4:	400176cc 	andmi	r7, r1, ip, asr #13
400176d8:	400176cc 	andmi	r7, r1, ip, asr #13
400176dc:	400176d4 	ldrdmi	r7, [r1], -r4
400176e0:	400176d4 	ldrdmi	r7, [r1], -r4
400176e4:	400176dc 	ldrdmi	r7, [r1], -ip
400176e8:	400176dc 	ldrdmi	r7, [r1], -ip
400176ec:	400176e4 	andmi	r7, r1, r4, ror #13
400176f0:	400176e4 	andmi	r7, r1, r4, ror #13
400176f4:	400176ec 	andmi	r7, r1, ip, ror #13
400176f8:	400176ec 	andmi	r7, r1, ip, ror #13
400176fc:	400176f4 	strdmi	r7, [r1], -r4
40017700:	400176f4 	strdmi	r7, [r1], -r4
40017704:	400176fc 	strdmi	r7, [r1], -ip
40017708:	400176fc 	strdmi	r7, [r1], -ip
4001770c:	40017704 	andmi	r7, r1, r4, lsl #14
40017710:	40017704 	andmi	r7, r1, r4, lsl #14
40017714:	4001770c 	andmi	r7, r1, ip, lsl #14
40017718:	4001770c 	andmi	r7, r1, ip, lsl #14
4001771c:	40017714 	andmi	r7, r1, r4, lsl r7
40017720:	40017714 	andmi	r7, r1, r4, lsl r7
40017724:	4001771c 	andmi	r7, r1, ip, lsl r7
40017728:	4001771c 	andmi	r7, r1, ip, lsl r7
4001772c:	40017724 	andmi	r7, r1, r4, lsr #14
40017730:	40017724 	andmi	r7, r1, r4, lsr #14
40017734:	4001772c 	andmi	r7, r1, ip, lsr #14
40017738:	4001772c 	andmi	r7, r1, ip, lsr #14
4001773c:	40017734 	andmi	r7, r1, r4, lsr r7
40017740:	40017734 	andmi	r7, r1, r4, lsr r7
40017744:	4001773c 	andmi	r7, r1, ip, lsr r7
40017748:	4001773c 	andmi	r7, r1, ip, lsr r7
4001774c:	40017744 	andmi	r7, r1, r4, asr #14
40017750:	40017744 	andmi	r7, r1, r4, asr #14
40017754:	4001774c 	andmi	r7, r1, ip, asr #14
40017758:	4001774c 	andmi	r7, r1, ip, asr #14
4001775c:	40017754 	andmi	r7, r1, r4, asr r7
40017760:	40017754 	andmi	r7, r1, r4, asr r7
40017764:	4001775c 	andmi	r7, r1, ip, asr r7
40017768:	4001775c 	andmi	r7, r1, ip, asr r7
4001776c:	40017764 	andmi	r7, r1, r4, ror #14
40017770:	40017764 	andmi	r7, r1, r4, ror #14
40017774:	4001776c 	andmi	r7, r1, ip, ror #14
40017778:	4001776c 	andmi	r7, r1, ip, ror #14
4001777c:	40017774 	andmi	r7, r1, r4, ror r7
40017780:	40017774 	andmi	r7, r1, r4, ror r7
40017784:	4001777c 	andmi	r7, r1, ip, ror r7
40017788:	4001777c 	andmi	r7, r1, ip, ror r7
4001778c:	40017784 	andmi	r7, r1, r4, lsl #15
40017790:	40017784 	andmi	r7, r1, r4, lsl #15
40017794:	4001778c 	andmi	r7, r1, ip, lsl #15
40017798:	4001778c 	andmi	r7, r1, ip, lsl #15
4001779c:	40017794 	mulmi	r1, r4, r7
400177a0:	40017794 	mulmi	r1, r4, r7
400177a4:	4001779c 	mulmi	r1, ip, r7
400177a8:	4001779c 	mulmi	r1, ip, r7
400177ac:	400177a4 	andmi	r7, r1, r4, lsr #15
400177b0:	400177a4 	andmi	r7, r1, r4, lsr #15
400177b4:	400177ac 	andmi	r7, r1, ip, lsr #15
400177b8:	400177ac 	andmi	r7, r1, ip, lsr #15
400177bc:	400177b4 			; <UNDEFINED> instruction: 0x400177b4
400177c0:	400177b4 			; <UNDEFINED> instruction: 0x400177b4
400177c4:	400177bc 			; <UNDEFINED> instruction: 0x400177bc
400177c8:	400177bc 			; <UNDEFINED> instruction: 0x400177bc
400177cc:	400177c4 	andmi	r7, r1, r4, asr #15
400177d0:	400177c4 	andmi	r7, r1, r4, asr #15
400177d4:	400177cc 	andmi	r7, r1, ip, asr #15
400177d8:	400177cc 	andmi	r7, r1, ip, asr #15
400177dc:	400177d4 	ldrdmi	r7, [r1], -r4
400177e0:	400177d4 	ldrdmi	r7, [r1], -r4
400177e4:	400177dc 	ldrdmi	r7, [r1], -ip
400177e8:	400177dc 	ldrdmi	r7, [r1], -ip
400177ec:	400177e4 	andmi	r7, r1, r4, ror #15
400177f0:	400177e4 	andmi	r7, r1, r4, ror #15
400177f4:	400177ec 	andmi	r7, r1, ip, ror #15
400177f8:	400177ec 	andmi	r7, r1, ip, ror #15
400177fc:	400177f4 	strdmi	r7, [r1], -r4
40017800:	400177f4 	strdmi	r7, [r1], -r4
40017804:	400177fc 	strdmi	r7, [r1], -ip
40017808:	400177fc 	strdmi	r7, [r1], -ip
4001780c:	40017804 	andmi	r7, r1, r4, lsl #16
40017810:	40017804 	andmi	r7, r1, r4, lsl #16
40017814:	4001780c 	andmi	r7, r1, ip, lsl #16
40017818:	4001780c 	andmi	r7, r1, ip, lsl #16
4001781c:	40017814 	andmi	r7, r1, r4, lsl r8
40017820:	40017814 	andmi	r7, r1, r4, lsl r8
40017824:	4001781c 	andmi	r7, r1, ip, lsl r8
40017828:	4001781c 	andmi	r7, r1, ip, lsl r8
4001782c:	40017824 	andmi	r7, r1, r4, lsr #16
40017830:	40017824 	andmi	r7, r1, r4, lsr #16
40017834:	4001782c 	andmi	r7, r1, ip, lsr #16
40017838:	4001782c 	andmi	r7, r1, ip, lsr #16
4001783c:	40017834 	andmi	r7, r1, r4, lsr r8
40017840:	40017834 	andmi	r7, r1, r4, lsr r8
40017844:	4001783c 	andmi	r7, r1, ip, lsr r8
40017848:	4001783c 	andmi	r7, r1, ip, lsr r8
4001784c:	40017844 	andmi	r7, r1, r4, asr #16
40017850:	40017844 	andmi	r7, r1, r4, asr #16
40017854:	4001784c 	andmi	r7, r1, ip, asr #16
40017858:	4001784c 	andmi	r7, r1, ip, asr #16
4001785c:	40017854 	andmi	r7, r1, r4, asr r8
40017860:	40017854 	andmi	r7, r1, r4, asr r8
40017864:	4001785c 	andmi	r7, r1, ip, asr r8
40017868:	4001785c 	andmi	r7, r1, ip, asr r8
4001786c:	40017864 	andmi	r7, r1, r4, ror #16
40017870:	40017864 	andmi	r7, r1, r4, ror #16
40017874:	4001786c 	andmi	r7, r1, ip, ror #16
40017878:	4001786c 	andmi	r7, r1, ip, ror #16
4001787c:	40017874 	andmi	r7, r1, r4, ror r8
40017880:	40017874 	andmi	r7, r1, r4, ror r8
40017884:	4001787c 	andmi	r7, r1, ip, ror r8
40017888:	4001787c 	andmi	r7, r1, ip, ror r8
4001788c:	40017884 	andmi	r7, r1, r4, lsl #17
40017890:	40017884 	andmi	r7, r1, r4, lsl #17
40017894:	4001788c 	andmi	r7, r1, ip, lsl #17
40017898:	4001788c 	andmi	r7, r1, ip, lsl #17
4001789c:	40017894 	mulmi	r1, r4, r8
400178a0:	40017894 	mulmi	r1, r4, r8
400178a4:	4001789c 	mulmi	r1, ip, r8
400178a8:	4001789c 	mulmi	r1, ip, r8
400178ac:	400178a4 	andmi	r7, r1, r4, lsr #17
400178b0:	400178a4 	andmi	r7, r1, r4, lsr #17
400178b4:	400178ac 	andmi	r7, r1, ip, lsr #17
400178b8:	400178ac 	andmi	r7, r1, ip, lsr #17
400178bc:	400178b4 			; <UNDEFINED> instruction: 0x400178b4
400178c0:	400178b4 			; <UNDEFINED> instruction: 0x400178b4
400178c4:	400178bc 			; <UNDEFINED> instruction: 0x400178bc
400178c8:	400178bc 			; <UNDEFINED> instruction: 0x400178bc
400178cc:	400178c4 	andmi	r7, r1, r4, asr #17
400178d0:	400178c4 	andmi	r7, r1, r4, asr #17
400178d4:	400178cc 	andmi	r7, r1, ip, asr #17
400178d8:	400178cc 	andmi	r7, r1, ip, asr #17
400178dc:	400178d4 	ldrdmi	r7, [r1], -r4
400178e0:	400178d4 	ldrdmi	r7, [r1], -r4
400178e4:	400178dc 	ldrdmi	r7, [r1], -ip
400178e8:	400178dc 	ldrdmi	r7, [r1], -ip
400178ec:	400178e4 	andmi	r7, r1, r4, ror #17
400178f0:	400178e4 	andmi	r7, r1, r4, ror #17
400178f4:	400178ec 	andmi	r7, r1, ip, ror #17
400178f8:	400178ec 	andmi	r7, r1, ip, ror #17
400178fc:	400178f4 	strdmi	r7, [r1], -r4
40017900:	400178f4 	strdmi	r7, [r1], -r4
40017904:	400178fc 	strdmi	r7, [r1], -ip
40017908:	400178fc 	strdmi	r7, [r1], -ip
4001790c:	40017904 	andmi	r7, r1, r4, lsl #18
40017910:	40017904 	andmi	r7, r1, r4, lsl #18
40017914:	4001790c 	andmi	r7, r1, ip, lsl #18
40017918:	4001790c 	andmi	r7, r1, ip, lsl #18
4001791c:	40017914 	andmi	r7, r1, r4, lsl r9
40017920:	40017914 	andmi	r7, r1, r4, lsl r9
40017924:	4001791c 	andmi	r7, r1, ip, lsl r9
40017928:	4001791c 	andmi	r7, r1, ip, lsl r9
4001792c:	40017924 	andmi	r7, r1, r4, lsr #18
40017930:	40017924 	andmi	r7, r1, r4, lsr #18
40017934:	4001792c 	andmi	r7, r1, ip, lsr #18
40017938:	4001792c 	andmi	r7, r1, ip, lsr #18
4001793c:	40017934 	andmi	r7, r1, r4, lsr r9
40017940:	40017934 	andmi	r7, r1, r4, lsr r9
40017944:	4001793c 	andmi	r7, r1, ip, lsr r9
40017948:	4001793c 	andmi	r7, r1, ip, lsr r9
4001794c:	40017944 	andmi	r7, r1, r4, asr #18
40017950:	40017944 	andmi	r7, r1, r4, asr #18
40017954:	4001794c 	andmi	r7, r1, ip, asr #18
40017958:	4001794c 	andmi	r7, r1, ip, asr #18
4001795c:	40017954 	andmi	r7, r1, r4, asr r9
40017960:	40017954 	andmi	r7, r1, r4, asr r9
40017964:	4001795c 	andmi	r7, r1, ip, asr r9
40017968:	4001795c 	andmi	r7, r1, ip, asr r9
4001796c:	40017964 	andmi	r7, r1, r4, ror #18
40017970:	40017964 	andmi	r7, r1, r4, ror #18
40017974:	4001796c 	andmi	r7, r1, ip, ror #18
40017978:	4001796c 	andmi	r7, r1, ip, ror #18
4001797c:	40017974 	andmi	r7, r1, r4, ror r9
40017980:	40017974 	andmi	r7, r1, r4, ror r9

40017984 <__malloc_sbrk_base>:
40017984:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

40017988 <__malloc_trim_threshold>:
40017988:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

40017990 <__ZI_BASE__>:
40017990:	00000000 	andeq	r0, r0, r0

40017994 <sd_rd_buffer_flag>:
40017994:	00000000 	andeq	r0, r0, r0

40017998 <sd_wr_buffer_flag>:
40017998:	00000000 	andeq	r0, r0, r0

4001799c <sd_tr_flag>:
4001799c:	00000000 	andeq	r0, r0, r0

400179a0 <sd_command_complete_flag>:
400179a0:	00000000 	andeq	r0, r0, r0

400179a4 <curAppNum>:
400179a4:	00000000 	andeq	r0, r0, r0

400179a8 <pLcdFb>:
400179a8:	00000000 	andeq	r0, r0, r0

400179ac <ArrWinInfo>:
	...

40017a4c <Selected_win>:
40017a4c:	00000000 	andeq	r0, r0, r0

40017a50 <Selected_frame>:
	...

40017a58 <Display_frame>:
	...

40017a60 <heap>:
40017a60:	00000000 	andeq	r0, r0, r0

40017a64 <sd_rca>:
40017a64:	00000000 	andeq	r0, r0, r0

40017a68 <_PathLocale>:
40017a68:	00000000 	andeq	r0, r0, r0

40017a6c <__mlocale_changed>:
40017a6c:	00000000 	andeq	r0, r0, r0

40017a70 <__nlocale_changed>:
40017a70:	00000000 	andeq	r0, r0, r0

40017a74 <__malloc_top_pad>:
40017a74:	00000000 	andeq	r0, r0, r0

40017a78 <__malloc_current_mallinfo>:
	...

40017aa0 <__malloc_max_sbrked_mem>:
40017aa0:	00000000 	andeq	r0, r0, r0

40017aa4 <__malloc_max_total_mem>:
40017aa4:	00000000 	andeq	r0, r0, r0

40017aa8 <__ZI_LIMIT__>:
40017aa8:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000626 	andeq	r0, r0, r6, lsr #12
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000152 	andeq	r0, r0, r2, asr r1
      10:	0000a501 	andeq	sl, r0, r1, lsl #10
      14:	00012500 	andeq	r2, r1, r0, lsl #10
      18:	00019400 	andeq	r9, r1, r0, lsl #8
      1c:	0003e040 	andeq	lr, r3, r0, asr #32
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	00000072 	andeq	r0, r0, r2, ror r0
      2c:	70080102 	andvc	r0, r8, r2, lsl #2
      30:	02000000 	andeq	r0, r0, #0
      34:	02580502 	subseq	r0, r8, #8388608	; 0x800000
      38:	02020000 	andeq	r0, r2, #0
      3c:	00002707 	andeq	r2, r0, r7, lsl #14
      40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
      44:	00746e69 	rsbseq	r6, r4, r9, ror #28
      48:	18070402 	stmdane	r7, {r1, sl}
      4c:	02000001 	andeq	r0, r0, #1
      50:	021f0508 	andseq	r0, pc, #8, 10	; 0x2000000
      54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      58:	00010e07 	andeq	r0, r1, r7, lsl #28
      5c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      60:	00000224 	andeq	r0, r0, r4, lsr #4
      64:	0b070402 	bleq	1c1074 <IRQ_STACK_SIZE+0x1b9074>
      68:	02000002 	andeq	r0, r0, #2
      6c:	01130704 	tsteq	r3, r4, lsl #14
      70:	04040000 	streq	r0, [r4], #-0
      74:	00000078 	andeq	r0, r0, r8, ror r0
      78:	08010205 	stmdaeq	r1, {r0, r2, r9}
      7c:	00000079 	andeq	r0, r0, r9, ror r0
      80:	00860404 	addeq	r0, r6, r4, lsl #8
      84:	79060000 	stmdbvc	r6, {}	; <UNPREDICTABLE>
      88:	07000000 	streq	r0, [r0, -r0]
      8c:	0000023a 	andeq	r0, r0, sl, lsr r2
      90:	0194b801 	orrseq	fp, r4, r1, lsl #16
      94:	002c4000 	eoreq	r4, ip, r0
      98:	9c010000 	stcls	0, cr0, [r1], {-0}
      9c:	000000b4 	strheq	r0, [r0], -r4
      a0:	0001b008 	andeq	fp, r1, r8
      a4:	00058140 	andeq	r8, r5, r0, asr #2
      a8:	50010900 	andpl	r0, r1, r0, lsl #18
      ac:	6b280305 	blvs	a00cc8 <STACK_SIZE+0x200cc8>
      b0:	00004001 	andeq	r4, r0, r1
      b4:	0002ac07 	andeq	sl, r2, r7, lsl #24
      b8:	c0c30100 	sbcgt	r0, r3, r0, lsl #2
      bc:	f8400001 			; <UNDEFINED> instruction: 0xf8400001
      c0:	01000000 	mrseq	r0, (UNDEF: 0)
      c4:	0001069c 	muleq	r1, ip, r6
      c8:	6d740a00 	vldmdbvs	r4!, {s1-s0}
      cc:	c5010070 	strgt	r0, [r1, #-112]	; 0xffffff90
      d0:	00000106 	andeq	r0, r0, r6, lsl #2
      d4:	0b5c9102 	bleq	17244e4 <STACK_SIZE+0xf244e4>
      d8:	4000029c 	mulmi	r0, ip, r2
      dc:	00000593 	muleq	r0, r3, r5
      e0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      e4:	02510109 	subseq	r0, r1, #1073741826	; 0x40000002
      e8:	01096b08 	tsteq	r9, r8, lsl #22
      ec:	00300150 	eorseq	r0, r0, r0, asr r1
      f0:	0002a808 	andeq	sl, r2, r8, lsl #16
      f4:	0005a940 	andeq	sl, r5, r0, asr #18
      f8:	51010900 	tstpl	r1, r0, lsl #18
      fc:	096b0802 	stmdbeq	fp!, {r1, fp}^
     100:	30015001 	andcc	r5, r1, r1
     104:	480c0000 	stmdami	ip, {}	; <UNPREDICTABLE>
     108:	07000000 	streq	r0, [r0, -r0]
     10c:	00000000 	andeq	r0, r0, r0
     110:	02b8da01 	adcseq	sp, r8, #4096	; 0x1000
     114:	005c4000 	subseq	r4, ip, r0
     118:	9c010000 	stcls	0, cr0, [r1], {-0}
     11c:	00000166 	andeq	r0, r0, r6, ror #2
     120:	0002e80b 	andeq	lr, r2, fp, lsl #16
     124:	00059340 	andeq	r9, r5, r0, asr #6
     128:	00013900 	andeq	r3, r1, r0, lsl #18
     12c:	51010900 	tstpl	r1, r0, lsl #18
     130:	09550802 	ldmdbeq	r5, {r1, fp}^
     134:	30015001 	andcc	r5, r1, r1
     138:	02f40b00 	rscseq	r0, r4, #0, 22
     13c:	05a94000 	streq	r4, [r9, #0]!
     140:	01520000 	cmpeq	r2, r0
     144:	01090000 	mrseq	r0, (UNDEF: 9)
     148:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
     14c:	01500109 	cmpeq	r0, r9, lsl #2
     150:	04080030 	streq	r0, [r8], #-48	; 0xffffffd0
     154:	81400003 	cmphi	r0, r3
     158:	09000005 	stmdbeq	r0, {r0, r2}
     15c:	03055001 	movweq	r5, #20481	; 0x5001
     160:	40016b38 	andmi	r6, r1, r8, lsr fp
     164:	87070000 	strhi	r0, [r7, -r0]
     168:	01000002 	tsteq	r0, r2
     16c:	000314e5 	andeq	r1, r3, r5, ror #9
     170:	00005040 	andeq	r5, r0, r0, asr #32
     174:	c19c0100 	orrsgt	r0, ip, r0, lsl #2
     178:	0b000001 	bleq	184 <NOINT+0xc4>
     17c:	4000033c 	andmi	r0, r0, ip, lsr r3
     180:	00000581 	andeq	r0, r0, r1, lsl #11
     184:	00000192 	muleq	r0, r2, r1
     188:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     18c:	016b4803 	cmneq	fp, r3, lsl #16
     190:	480b0040 	stmdami	fp, {r6}
     194:	93400003 	movtls	r0, #3
     198:	ab000005 	blge	1b4 <NOINT+0xf4>
     19c:	09000001 	stmdbeq	r0, {r0}
     1a0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     1a4:	50010933 	andpl	r0, r1, r3, lsr r9
     1a8:	08003001 	stmdaeq	r0, {r0, ip, sp}
     1ac:	40000354 	andmi	r0, r0, r4, asr r3
     1b0:	000005a9 	andeq	r0, r0, r9, lsr #11
     1b4:	02510109 	subseq	r0, r1, #1073741826	; 0x40000002
     1b8:	01093308 	tsteq	r9, r8, lsl #6
     1bc:	00300150 	eorseq	r0, r0, r0, asr r1
     1c0:	00ce0700 	sbceq	r0, lr, r0, lsl #14
     1c4:	ef010000 	svc	0x00010000
     1c8:	40000364 	andmi	r0, r0, r4, ror #6
     1cc:	00000050 	andeq	r0, r0, r0, asr r0
     1d0:	021c9c01 	andseq	r9, ip, #256	; 0x100
     1d4:	8c0b0000 	stchi	0, cr0, [fp], {-0}
     1d8:	81400003 	cmphi	r0, r3
     1dc:	ed000005 	stc	0, cr0, [r0, #-20]	; 0xffffffec
     1e0:	09000001 	stmdbeq	r0, {r0}
     1e4:	03055001 	movweq	r5, #20481	; 0x5001
     1e8:	40016b58 	andmi	r6, r1, r8, asr fp
     1ec:	03980b00 	orrseq	r0, r8, #0, 22
     1f0:	05934000 	ldreq	r4, [r3]
     1f4:	02060000 	andeq	r0, r6, #0
     1f8:	01090000 	mrseq	r0, (UNDEF: 9)
     1fc:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
     200:	01500109 	cmpeq	r0, r9, lsl #2
     204:	a4080030 	strge	r0, [r8], #-48	; 0xffffffd0
     208:	a9400003 	stmdbge	r0, {r0, r1}^
     20c:	09000005 	stmdbeq	r0, {r0, r2}
     210:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     214:	50010934 	andpl	r0, r1, r4, lsr r9
     218:	00003001 	andeq	r3, r0, r1
     21c:	00006207 	andeq	r6, r0, r7, lsl #4
     220:	b4050100 	strlt	r0, [r5], #-256	; 0xffffff00
     224:	38400003 	stmdacc	r0, {r0, r1}^
     228:	01000000 	mrseq	r0, (UNDEF: 0)
     22c:	0002879c 	muleq	r2, ip, r7
     230:	00a00d00 	adceq	r0, r0, r0, lsl #26
     234:	05010000 	streq	r0, [r1, #-0]
     238:	00000048 	andeq	r0, r0, r8, asr #32
     23c:	00000000 	andeq	r0, r0, r0
     240:	000a630d 	andeq	r6, sl, sp, lsl #6
     244:	48050100 	stmdami	r5, {r8}
     248:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     24c:	0b000000 	bleq	254 <NOINT+0x194>
     250:	400003d8 	ldrdmi	r0, [r0], -r8
     254:	00000581 	andeq	r0, r0, r1, lsl #11
     258:	00000273 	andeq	r0, r0, r3, ror r2
     25c:	03520109 	cmpeq	r2, #1073741826	; 0x40000002
     260:	095101f3 	ldmdbeq	r1, {r0, r1, r4, r5, r6, r7, r8}^
     264:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
     268:	50010900 	andpl	r0, r1, r0, lsl #18
     26c:	6b680305 	blvs	1a00e88 <STACK_SIZE+0x1200e88>
     270:	08004001 	stmdaeq	r0, {r0, lr}
     274:	400003e8 	andmi	r0, r0, r8, ror #7
     278:	00000581 	andeq	r0, r0, r1, lsl #11
     27c:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     280:	016b8c03 	cmneq	fp, r3, lsl #24
     284:	07000040 	streq	r0, [r0, -r0, asr #32]
     288:	0000003a 	andeq	r0, r0, sl, lsr r0
     28c:	03ec0c01 	mvneq	r0, #256	; 0x100
     290:	00744000 	rsbseq	r4, r4, r0
     294:	9c010000 	stcls	0, cr0, [r1], {-0}
     298:	0000035e 	andeq	r0, r0, lr, asr r3
     29c:	0000a00d 	andeq	sl, r0, sp
     2a0:	480c0100 	stmdami	ip, {r8}
     2a4:	4a000000 	bmi	2ac <NOINT+0x1ec>
     2a8:	0d000000 	stceq	0, cr0, [r0, #-0]
     2ac:	00000a63 	andeq	r0, r0, r3, ror #20
     2b0:	00480c01 	subeq	r0, r8, r1, lsl #24
     2b4:	00760000 	rsbseq	r0, r6, r0
     2b8:	720e0000 	andvc	r0, lr, #0
     2bc:	480e0100 	stmdami	lr, {r8}
     2c0:	a2000000 	andge	r0, r0, #0
     2c4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     2c8:	0e010064 	cdpeq	0, 0, cr0, cr1, cr4, {3}
     2cc:	00000048 	andeq	r0, r0, r8, asr #32
     2d0:	000000d8 	ldrdeq	r0, [r0], -r8
     2d4:	0100730e 	tsteq	r0, lr, lsl #6
     2d8:	0000480e 	andeq	r4, r0, lr, lsl #16
     2dc:	0000f100 	andeq	pc, r0, r0, lsl #2
     2e0:	00770e00 	rsbseq	r0, r7, r0, lsl #28
     2e4:	00480e01 	subeq	r0, r8, r1, lsl #28
     2e8:	010a0000 	mrseq	r0, (UNDEF: 10)
     2ec:	730e0000 	movwvc	r0, #57344	; 0xe000
     2f0:	0e010064 	cdpeq	0, 0, cr0, cr1, cr4, {3}
     2f4:	00000048 	andeq	r0, r0, r8, asr #32
     2f8:	00000123 	andeq	r0, r0, r3, lsr #2
     2fc:	0004140b 	andeq	r1, r4, fp, lsl #8
     300:	00058140 	andeq	r8, r5, r0, asr #2
     304:	00032100 	andeq	r2, r3, r0, lsl #2
     308:	52010900 	andpl	r0, r1, #0, 18
     30c:	5101f303 	tstpl	r1, r3, lsl #6
     310:	03510109 	cmpeq	r1, #1073741826	; 0x40000002
     314:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
     318:	03055001 	movweq	r5, #20481	; 0x5001
     31c:	40016ba8 	andmi	r6, r1, r8, lsr #23
     320:	04180f00 	ldreq	r0, [r8], #-3840	; 0xfffff100
     324:	05bf4000 	ldreq	r4, [pc, #0]!	; 32c <NOINT+0x26c>
     328:	280b0000 	stmdacs	fp, {}	; <UNPREDICTABLE>
     32c:	81400004 	cmphi	r0, r4
     330:	41000005 	tstmi	r0, r5
     334:	09000003 	stmdbeq	r0, {r0, r1}
     338:	03055001 	movweq	r5, #20481	; 0x5001
     33c:	40016bcc 	andmi	r6, r1, ip, asr #23
     340:	042c0f00 	strteq	r0, [ip], #-3840	; 0xfffff100
     344:	05ca4000 	strbeq	r4, [sl]
     348:	58080000 	stmdapl	r8, {}	; <UNPREDICTABLE>
     34c:	81400004 	cmphi	r0, r4
     350:	09000005 	stmdbeq	r0, {r0, r2}
     354:	03055001 	movweq	r5, #20481	; 0x5001
     358:	40016be8 	andmi	r6, r1, r8, ror #23
     35c:	90070000 	andls	r0, r7, r0
     360:	01000002 	tsteq	r0, r2
     364:	00046020 	andeq	r6, r4, r0, lsr #32
     368:	00006040 	andeq	r6, r0, r0, asr #32
     36c:	1b9c0100 	blne	fe700774 <PCB_BASE_APP1+0xb9c00574>
     370:	0d000004 	stceq	0, cr0, [r0, #-16]
     374:	000000a0 	andeq	r0, r0, r0, lsr #1
     378:	00482001 	subeq	r2, r8, r1
     37c:	01520000 	cmpeq	r2, r0
     380:	630d0000 	movwvs	r0, #53248	; 0xd000
     384:	0100000a 	tsteq	r0, sl
     388:	00004820 	andeq	r4, r0, r0, lsr #16
     38c:	00017e00 	andeq	r7, r1, r0, lsl #28
     390:	00720e00 	rsbseq	r0, r2, r0, lsl #28
     394:	00482201 	subeq	r2, r8, r1, lsl #4
     398:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
     39c:	730e0000 	movwvc	r0, #57344	; 0xe000
     3a0:	48220100 	stmdami	r2!, {r8}
     3a4:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     3a8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
     3ac:	01006473 	tsteq	r0, r3, ror r4
     3b0:	00004822 	andeq	r4, r0, r2, lsr #16
     3b4:	0001e100 	andeq	lr, r1, r0, lsl #2
     3b8:	04840b00 	streq	r0, [r4], #2816	; 0xb00
     3bc:	05814000 	streq	r4, [r1]
     3c0:	03de0000 	bicseq	r0, lr, #0
     3c4:	01090000 	mrseq	r0, (UNDEF: 9)
     3c8:	01f30352 	mvnseq	r0, r2, asr r3
     3cc:	51010951 	tstpl	r1, r1, asr r9
     3d0:	5001f303 	andpl	pc, r1, r3, lsl #6
     3d4:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     3d8:	016c3403 	cmneq	ip, r3, lsl #8
     3dc:	880f0040 	stmdahi	pc, {r6}	; <UNPREDICTABLE>
     3e0:	d5400004 	strble	r0, [r0, #-4]
     3e4:	0b000005 	bleq	400 <ABORT_STACK_SIZE>
     3e8:	40000498 	mulmi	r0, r8, r4
     3ec:	00000581 	andeq	r0, r0, r1, lsl #11
     3f0:	000003fe 	strdeq	r0, [r0], -lr
     3f4:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     3f8:	016c5803 	cmneq	ip, r3, lsl #16
     3fc:	9c0f0040 	stcls	0, cr0, [pc], {64}	; 0x40
     400:	e0400004 	sub	r0, r0, r4
     404:	08000005 	stmdaeq	r0, {r0, r2}
     408:	400004bc 			; <UNDEFINED> instruction: 0x400004bc
     40c:	00000581 	andeq	r0, r0, r1, lsl #11
     410:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     414:	016c7403 	cmneq	ip, r3, lsl #8
     418:	07000040 	streq	r0, [r0, -r0, asr #32]
     41c:	000000d7 	ldrdeq	r0, [r0], -r7
     420:	04c02f01 	strbeq	r2, [r0], #3841	; 0xf01
     424:	00404000 	subeq	r4, r0, r0
     428:	9c010000 	stcls	0, cr0, [r1], {-0}
     42c:	00000486 	andeq	r0, r0, r6, lsl #9
     430:	0000a00d 	andeq	sl, r0, sp
     434:	482f0100 	stmdami	pc!, {r8}	; <UNPREDICTABLE>
     438:	10000000 	andne	r0, r0, r0
     43c:	0d000002 	stceq	0, cr0, [r0, #-8]
     440:	00000a63 	andeq	r0, r0, r3, ror #20
     444:	00482f01 	subeq	r2, r8, r1, lsl #30
     448:	023c0000 	eorseq	r0, ip, #0
     44c:	e40b0000 	str	r0, [fp], #-0
     450:	81400004 	cmphi	r0, r4
     454:	72000005 	andvc	r0, r0, #5
     458:	09000004 	stmdbeq	r0, {r2}
     45c:	f3035201 	vhsub.u8	d5, d3, d1
     460:	01095101 	tsteq	r9, r1, lsl #2
     464:	00740251 	rsbseq	r0, r4, r1, asr r2
     468:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     46c:	016ca003 	cmneq	ip, r3
     470:	00100040 	andseq	r0, r0, r0, asr #32
     474:	81400005 	cmphi	r0, r5
     478:	09000005 	stmdbeq	r0, {r0, r2}
     47c:	03055001 	movweq	r5, #20481	; 0x5001
     480:	40016cc4 	andmi	r6, r1, r4, asr #25
     484:	b1070000 	mrslt	r0, (UNDEF: 7)
     488:	01000000 	mrseq	r0, (UNDEF: 0)
     48c:	000500fa 	strdeq	r0, [r5], -sl
     490:	00007440 	andeq	r7, r0, r0, asr #8
     494:	0b9c0100 	bleq	fe70089c <PCB_BASE_APP1+0xb9c0069c>
     498:	11000005 	tstne	r0, r5
     49c:	0000001c 	andeq	r0, r0, ip, lsl r0
     4a0:	41010101 	tstmi	r1, r1, lsl #2
     4a4:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
     4a8:	0b000002 	bleq	4b8 <ABORT_STACK_SIZE+0xb8>
     4ac:	40000530 	andmi	r0, r0, r0, lsr r5
     4b0:	00000593 	muleq	r0, r3, r5
     4b4:	000004c4 	andeq	r0, r0, r4, asr #9
     4b8:	02510109 	subseq	r0, r1, #1073741826	; 0x40000002
     4bc:	01094508 	tsteq	r9, r8, lsl #10
     4c0:	00300150 	eorseq	r0, r0, r0, asr r1
     4c4:	00053c0b 	andeq	r3, r5, fp, lsl #24
     4c8:	0005a940 	andeq	sl, r5, r0, asr #18
     4cc:	0004dd00 	andeq	sp, r4, r0, lsl #26
     4d0:	51010900 	tstpl	r1, r0, lsl #18
     4d4:	09450802 	stmdbeq	r5, {r1, fp}^
     4d8:	30015001 	andcc	r5, r1, r1
     4dc:	05400f00 	strbeq	r0, [r0, #-3840]	; 0xfffff100
     4e0:	05eb4000 	strbeq	r4, [fp, #0]!
     4e4:	580f0000 	stmdapl	pc, {}	; <UNPREDICTABLE>
     4e8:	f6400005 			; <UNDEFINED> instruction: 0xf6400005
     4ec:	0f000005 	svceq	0x00000005
     4f0:	4000055c 	andmi	r0, r0, ip, asr r5
     4f4:	000005eb 	andeq	r0, r0, fp, ror #11
     4f8:	0005600f 	andeq	r6, r5, pc
     4fc:	00060b40 	andeq	r0, r6, r0, asr #22
     500:	05640f00 	strbeq	r0, [r4, #-3840]!	; 0xfffff100
     504:	06204000 	strteq	r4, [r0], -r0
     508:	12000000 	andne	r0, r0, #0
     50c:	00000072 	andeq	r0, r0, r2, ror r0
     510:	0000051b 	andeq	r0, r0, fp, lsl r5
     514:	00006413 	andeq	r6, r0, r3, lsl r4
     518:	14007700 	strne	r7, [r0], #-1792	; 0xfffff900
     51c:	0000026f 	andeq	r0, r0, pc, ror #4
     520:	050b3c01 	streq	r3, [fp, #-3073]	; 0xfffff3ff
     524:	03050000 	movweq	r0, #20480	; 0x5000
     528:	40016df0 	strdmi	r6, [r1], -r0
     52c:	00009114 	andeq	r9, r0, r4, lsl r1
     530:	06bd0100 	ldrteq	r0, [sp], r0, lsl #2
     534:	05000001 	streq	r0, [r0, #-1]
     538:	01799003 	cmneq	r9, r3
     53c:	02c31440 	sbceq	r1, r3, #64, 8	; 0x40000000
     540:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
     544:	00000106 	andeq	r0, r0, r6, lsl #2
     548:	79a00305 	stmibvc	r0!, {r0, r2, r8, r9}
     54c:	49144001 	ldmdbmi	r4, {r0, lr}
     550:	01000000 	mrseq	r0, (UNDEF: 0)
     554:	000106bf 			; <UNDEFINED> instruction: 0x000106bf
     558:	94030500 	strls	r0, [r3], #-1280	; 0xfffffb00
     55c:	14400179 	strbne	r0, [r0], #-377	; 0xfffffe87
     560:	000000bc 	strheq	r0, [r0], -ip
     564:	0106c001 	tsteq	r6, r1
     568:	03050000 	movweq	r0, #20480	; 0x5000
     56c:	40017998 	mulmi	r1, r8, r9
     570:	00021414 	andeq	r1, r2, r4, lsl r4
     574:	06c10100 	strbeq	r0, [r1], r0, lsl #2
     578:	05000001 	streq	r0, [r0, #-1]
     57c:	01799c03 	cmneq	r9, r3, lsl #24
     580:	029f1540 	addseq	r1, pc, #64, 10	; 0x10000000
     584:	23020000 	movwcs	r0, #8192	; 0x2000
     588:	00000593 	muleq	r0, r3, r5
     58c:	00008016 	andeq	r8, r0, r6, lsl r0
     590:	15001700 	strne	r1, [r0, #-1792]	; 0xfffff900
     594:	000000f6 	strdeq	r0, [r0], -r6
     598:	05a94a02 	streq	r4, [r9, #2562]!	; 0xa02
     59c:	41160000 	tstmi	r6, r0
     5a0:	16000000 	strne	r0, [r0], -r0
     5a4:	00000041 	andeq	r0, r0, r1, asr #32
     5a8:	02b51500 	adcseq	r1, r5, #0, 10
     5ac:	4d020000 	stcmi	0, cr0, [r2, #-0]
     5b0:	000005bf 			; <UNDEFINED> instruction: 0x000005bf
     5b4:	00004116 	andeq	r4, r0, r6, lsl r1
     5b8:	00411600 	subeq	r1, r1, r0, lsl #12
     5bc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     5c0:	0000007e 	andeq	r0, r0, lr, ror r0
     5c4:	00482d02 	subeq	r2, r8, r2, lsl #26
     5c8:	0a180000 	beq	6005d0 <IRQ_STACK_SIZE+0x5f85d0>
     5cc:	02000000 	andeq	r0, r0, #0
     5d0:	0000482c 	andeq	r4, r0, ip, lsr #16
     5d4:	00e31800 	rsceq	r1, r3, r0, lsl #16
     5d8:	2b020000 	blcs	805e0 <IRQ_STACK_SIZE+0x785e0>
     5dc:	00000048 	andeq	r0, r0, r8, asr #32
     5e0:	00024618 	andeq	r4, r2, r8, lsl r6
     5e4:	482a0200 	stmdami	sl!, {r9}
     5e8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     5ec:	0000027a 	andeq	r0, r0, sl, ror r2
     5f0:	00411703 	subeq	r1, r1, r3, lsl #14
     5f4:	62190000 	andsvs	r0, r9, #0
     5f8:	03000002 	movweq	r0, #2
     5fc:	00004118 	andeq	r4, r0, r8, lsl r1
     600:	00060b00 	andeq	r0, r6, r0, lsl #22
     604:	00411600 	subeq	r1, r1, r0, lsl #12
     608:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     60c:	0000005b 	andeq	r0, r0, fp, asr r0
     610:	00411603 	subeq	r1, r1, r3, lsl #12
     614:	06200000 	strteq	r0, [r0], -r0
     618:	41160000 	tstmi	r6, r0
     61c:	00000000 	andeq	r0, r0, r0
     620:	00022d1a 	andeq	r2, r2, sl, lsl sp
     624:	17330200 	ldrne	r0, [r3, -r0, lsl #4]!
     628:	00df0000 	sbcseq	r0, pc, r0
     62c:	00040000 	andeq	r0, r4, r0
     630:	00000154 	andeq	r0, r0, r4, asr r1
     634:	01520104 	cmpeq	r2, r4, lsl #2
     638:	eb010000 	bl	40640 <IRQ_STACK_SIZE+0x38640>
     63c:	25000002 	strcs	r0, [r0, #-2]
     640:	74000001 	strvc	r0, [r0], #-1
     644:	28400005 	stmdacs	r0, {r0, r2}^
     648:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
     64c:	02000000 	andeq	r0, r0, #0
     650:	00720601 	rsbseq	r0, r2, r1, lsl #12
     654:	01020000 	mrseq	r0, (UNDEF: 2)
     658:	00007008 	andeq	r7, r0, r8
     65c:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
     660:	00000258 	andeq	r0, r0, r8, asr r2
     664:	27070202 	strcs	r0, [r7, -r2, lsl #4]
     668:	03000000 	movweq	r0, #0
     66c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     670:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     674:	00011807 	andeq	r1, r1, r7, lsl #16
     678:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     67c:	0000021f 	andeq	r0, r0, pc, lsl r2
     680:	0e070802 	cdpeq	8, 0, cr0, cr7, cr2, {0}
     684:	02000001 	andeq	r0, r0, #1
     688:	02240504 	eoreq	r0, r4, #4, 10	; 0x1000000
     68c:	04020000 	streq	r0, [r2], #-0
     690:	00020b07 	andeq	r0, r2, r7, lsl #22
     694:	07040200 	streq	r0, [r4, -r0, lsl #4]
     698:	00000113 	andeq	r0, r0, r3, lsl r1
     69c:	79080102 	stmdbvc	r8, {r1, r8}
     6a0:	04000000 	streq	r0, [r0], #-0
     6a4:	00007f04 	andeq	r7, r0, r4, lsl #30
     6a8:	00720500 	rsbseq	r0, r2, r0, lsl #10
     6ac:	dc060000 	stcle	0, cr0, [r6], {-0}
     6b0:	01000002 	tsteq	r0, r2
     6b4:	00004106 	andeq	r4, r0, r6, lsl #2
     6b8:	00057400 	andeq	r7, r5, r0, lsl #8
     6bc:	00002840 	andeq	r2, r0, r0, asr #16
     6c0:	c99c0100 	ldmibgt	ip, {r8}
     6c4:	07000000 	streq	r0, [r0, -r0]
     6c8:	000002e4 	andeq	r0, r0, r4, ror #5
     6cc:	00410801 	subeq	r0, r1, r1, lsl #16
     6d0:	02960000 	addseq	r0, r6, #0
     6d4:	84080000 	strhi	r0, [r8], #-0
     6d8:	c9400005 	stmdbgt	r0, {r0, r2}^
     6dc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     6e0:	40000594 	mulmi	r0, r4, r5
     6e4:	000000d4 	ldrdeq	r0, [r0], -r4
     6e8:	0550010a 	ldrbeq	r0, [r0, #-266]	; 0xfffffef6
     6ec:	016cd003 	cmneq	ip, r3
     6f0:	0b000040 	bleq	7f8 <ABORT_STACK_SIZE+0x3f8>
     6f4:	000002fc 	strdeq	r0, [r0], -ip
     6f8:	00411502 	subeq	r1, r1, r2, lsl #10
     6fc:	9f0c0000 	svcls	0x000c0000
     700:	03000002 	movweq	r0, #2
     704:	00790d23 	rsbseq	r0, r9, r3, lsr #26
     708:	000e0000 	andeq	r0, lr, r0
     70c:	00022a00 	andeq	r2, r2, r0, lsl #20
     710:	0b000400 	bleq	1718 <ABORT_STACK_SIZE+0x1318>
     714:	04000002 	streq	r0, [r0], #-2
     718:	00015201 	andeq	r5, r1, r1, lsl #4
     71c:	03480100 	movteq	r0, #33024	; 0x8100
     720:	01250000 	teqeq	r5, r0
     724:	059c0000 	ldreq	r0, [ip]
     728:	00bc4000 	adcseq	r4, ip, r0
     72c:	013e0000 	teqeq	lr, r0
     730:	01020000 	mrseq	r0, (UNDEF: 2)
     734:	00007206 	andeq	r7, r0, r6, lsl #4
     738:	08010200 	stmdaeq	r1, {r9}
     73c:	00000070 	andeq	r0, r0, r0, ror r0
     740:	58050202 	stmdapl	r5, {r1, r9}
     744:	02000002 	andeq	r0, r0, #2
     748:	00270702 	eoreq	r0, r7, r2, lsl #14
     74c:	04030000 	streq	r0, [r3], #-0
     750:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     754:	07040200 	streq	r0, [r4, -r0, lsl #4]
     758:	00000118 	andeq	r0, r0, r8, lsl r1
     75c:	1f050802 	svcne	0x00050802
     760:	02000002 	andeq	r0, r0, #2
     764:	010e0708 	tsteq	lr, r8, lsl #14
     768:	04020000 	streq	r0, [r2], #-0
     76c:	00022405 	andeq	r2, r2, r5, lsl #8
     770:	07040200 	streq	r0, [r4, -r0, lsl #4]
     774:	0000020b 	andeq	r0, r0, fp, lsl #4
     778:	13070402 	movwne	r0, #29698	; 0x7402
     77c:	02000001 	andeq	r0, r0, #1
     780:	00790801 	rsbseq	r0, r9, r1, lsl #16
     784:	04040000 	streq	r0, [r4], #-0
     788:	0000007f 	andeq	r0, r0, pc, ror r0
     78c:	00007205 	andeq	r7, r0, r5, lsl #4
     790:	02fc0600 	rscseq	r0, ip, #0, 12
     794:	10010000 	andne	r0, r1, r0
     798:	00000041 	andeq	r0, r0, r1, asr #32
     79c:	4000059c 	mulmi	r0, ip, r5
     7a0:	0000002c 	andeq	r0, r0, ip, lsr #32
     7a4:	00b39c01 	adcseq	r9, r3, r1, lsl #24
     7a8:	e4070000 	str	r0, [r7], #-0
     7ac:	01000002 	tsteq	r0, r2
     7b0:	00004112 	andeq	r4, r0, r2, lsl r1
     7b4:	c0080000 	andgt	r0, r8, r0
     7b8:	d9400005 	stmdble	r0, {r0, r2}^
     7bc:	00000001 	andeq	r0, r0, r1
     7c0:	00005b06 	andeq	r5, r0, r6, lsl #22
     7c4:	411a0100 	tstmi	sl, r0, lsl #2
     7c8:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     7cc:	70400005 	subvc	r0, r0, r5
     7d0:	01000000 	mrseq	r0, (UNDEF: 0)
     7d4:	0001389c 	muleq	r1, ip, r8
     7d8:	03560900 	cmpeq	r6, #0, 18
     7dc:	1a010000 	bne	407e4 <IRQ_STACK_SIZE+0x387e4>
     7e0:	00000041 	andeq	r0, r0, r1, asr #32
     7e4:	000002c0 	andeq	r0, r0, r0, asr #5
     7e8:	0002e407 	andeq	lr, r2, r7, lsl #8
     7ec:	411c0100 	tstmi	ip, r0, lsl #2
     7f0:	00000000 	andeq	r0, r0, r0
     7f4:	0005e80a 	andeq	lr, r5, sl, lsl #16
     7f8:	0001f440 	andeq	pc, r1, r0, asr #8
     7fc:	00010400 	andeq	r0, r1, r0, lsl #8
     800:	51010b00 	tstpl	r1, r0, lsl #22
     804:	0b007402 	bleq	1d814 <IRQ_STACK_SIZE+0x15814>
     808:	03055001 	movweq	r5, #20481	; 0x5001
     80c:	40016ce4 	andmi	r6, r1, r4, ror #25
     810:	06140a00 	ldreq	r0, [r4], -r0, lsl #20
     814:	02064000 	andeq	r4, r6, #0
     818:	01190000 	tsteq	r9, r0
     81c:	010b0000 	mrseq	r0, (UNDEF: 11)
     820:	0e0a0353 	mcreq	3, 0, r0, cr10, cr3, {2}
     824:	2c0a001c 	stccs	0, cr0, [sl], {28}
     828:	06400006 	strbeq	r0, [r0], -r6
     82c:	2e000002 	cdpcs	0, 0, cr0, cr0, cr2, {0}
     830:	0b000001 	bleq	83c <ABORT_STACK_SIZE+0x43c>
     834:	0a035301 	beq	d5440 <IRQ_STACK_SIZE+0xcd440>
     838:	08001c0e 	stmdaeq	r0, {r1, r2, r3, sl, fp, ip}
     83c:	40000630 	andmi	r0, r0, r0, lsr r6
     840:	00000226 	andeq	r0, r0, r6, lsr #4
     844:	027a0c00 	rsbseq	r0, sl, #0, 24
     848:	26010000 	strcs	r0, [r1], -r0
     84c:	00000041 	andeq	r0, r0, r1, asr #32
     850:	40000638 	andmi	r0, r0, r8, lsr r6
     854:	00000010 	andeq	r0, r0, r0, lsl r0
     858:	62069c01 	andvs	r9, r6, #256	; 0x100
     85c:	01000002 	tsteq	r0, r2
     860:	0000412b 	andeq	r4, r0, fp, lsr #2
     864:	00064800 	andeq	r4, r6, r0, lsl #16
     868:	00001040 	andeq	r1, r0, r0, asr #32
     86c:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
     870:	0d000001 	stceq	0, cr0, [r0, #-4]
     874:	006d756e 	rsbeq	r7, sp, lr, ror #10
     878:	00412b01 	subeq	r2, r1, r1, lsl #22
     87c:	50010000 	andpl	r0, r1, r0
     880:	030c0e00 	movweq	r0, #52736	; 0xce00
     884:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
     888:	00000041 	andeq	r0, r0, r1, asr #32
     88c:	79a40305 	stmibvc	r4!, {r0, r2, r8, r9}
     890:	480f4001 	stmdami	pc, {r0, lr}	; <UNPREDICTABLE>
     894:	95000000 	strls	r0, [r0, #-0]
     898:	10000001 	andne	r0, r0, r1
     89c:	00000064 	andeq	r0, r0, r4, rrx
     8a0:	72110001 	andsvc	r0, r1, #1
     8a4:	01006d61 	tsteq	r0, r1, ror #26
     8a8:	0001850b 	andeq	r8, r1, fp, lsl #10
     8ac:	e0030500 	and	r0, r3, r0, lsl #10
     8b0:	0e40016f 	dvfeqsz	f0, f0, #10.0
     8b4:	00000304 	andeq	r0, r0, r4, lsl #6
     8b8:	01850c01 	orreq	r0, r5, r1, lsl #24
     8bc:	03050000 	movweq	r0, #20480	; 0x5000
     8c0:	40016fd8 	ldrdmi	r6, [r1], -r8
     8c4:	0003290e 	andeq	r2, r3, lr, lsl #18
     8c8:	850d0100 	strhi	r0, [sp, #-256]	; 0xffffff00
     8cc:	05000001 	streq	r0, [r0, #-1]
     8d0:	016fe803 	cmneq	pc, r3, lsl #16
     8d4:	03160e40 	tsteq	r6, #64, 28	; 0x400
     8d8:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
     8dc:	00000185 	andeq	r0, r0, r5, lsl #3
     8e0:	6fd00305 	svcvs	0x00d00305
     8e4:	20124001 	andscs	r4, r2, r1
     8e8:	02000003 	andeq	r0, r0, #3
     8ec:	0001f431 	andeq	pc, r1, r1, lsr r4	; <UNPREDICTABLE>
     8f0:	00481300 	subeq	r1, r8, r0, lsl #6
     8f4:	48130000 	ldmdami	r3, {}	; <UNPREDICTABLE>
     8f8:	13000000 	movwne	r0, #0
     8fc:	00000048 	andeq	r0, r0, r8, asr #32
     900:	029f1200 	addseq	r1, pc, #0, 4
     904:	23020000 	movwcs	r0, #8192	; 0x2000
     908:	00000206 	andeq	r0, r0, r6, lsl #4
     90c:	00007913 	andeq	r7, r0, r3, lsl r9
     910:	12001400 	andne	r1, r0, #0, 8
     914:	0000035c 	andeq	r0, r0, ip, asr r3
     918:	0226c403 	eoreq	ip, r6, #50331648	; 0x3000000
     91c:	48130000 	ldmdami	r3, {}	; <UNPREDICTABLE>
     920:	13000000 	movwne	r0, #0
     924:	00000048 	andeq	r0, r0, r8, asr #32
     928:	00004813 	andeq	r4, r0, r3, lsl r8
     92c:	00481300 	subeq	r1, r8, r0, lsl #6
     930:	15000000 	strne	r0, [r0, #-0]
     934:	00000334 	andeq	r0, r0, r4, lsr r3
     938:	2100b103 	tstcs	r0, r3, lsl #2
     93c:	04000016 	streq	r0, [r0], #-22	; 0xffffffea
     940:	00033000 	andeq	r3, r3, r0
     944:	52010400 	andpl	r0, r1, #0, 8
     948:	01000001 	tsteq	r0, r1
     94c:	000004f5 	strdeq	r0, [r0], -r5
     950:	00000125 	andeq	r0, r0, r5, lsr #2
     954:	40000658 	andmi	r0, r0, r8, asr r6
     958:	00001844 	andeq	r1, r0, r4, asr #16
     95c:	000001af 	andeq	r0, r0, pc, lsr #3
     960:	0005ae02 	andeq	sl, r5, r2, lsl #28
     964:	01500100 	cmpeq	r0, r0, lsl #2
     968:	0000003c 	andeq	r0, r0, ip, lsr r0
     96c:	00617003 	rsbeq	r7, r1, r3
     970:	003c5001 	eorseq	r5, ip, r1
     974:	04000000 	streq	r0, [r0], #-0
     978:	01180704 	tsteq	r8, r4, lsl #14
     97c:	5c020000 	stcpl	0, cr0, [r2], {-0}
     980:	01000004 	tsteq	r0, r4
     984:	005a0164 	subseq	r0, sl, r4, ror #2
     988:	70030000 	andvc	r0, r3, r0
     98c:	64010061 	strvs	r0, [r1], #-97	; 0xffffff9f
     990:	0000003c 	andeq	r0, r0, ip, lsr r0
     994:	03e60200 	mvneq	r0, #0, 4
     998:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
     99c:	00007101 	andeq	r7, r0, r1, lsl #2
     9a0:	61700300 	cmnvs	r0, r0, lsl #6
     9a4:	3c7e0100 	ldfcce	f0, [lr], #-0
     9a8:	00000000 	andeq	r0, r0, r0
     9ac:	00035c02 	andeq	r5, r3, r2, lsl #24
     9b0:	01910100 	orrseq	r0, r1, r0, lsl #2
     9b4:	000000c9 	andeq	r0, r0, r9, asr #1
     9b8:	00043b05 	andeq	r3, r4, r5, lsl #22
     9bc:	3c910100 	ldfccs	f0, [r1], {0}
     9c0:	05000000 	streq	r0, [r0, #-0]
     9c4:	00000481 	andeq	r0, r0, r1, lsl #9
     9c8:	003c9101 	eorseq	r9, ip, r1, lsl #2
     9cc:	7e050000 	cdpvc	0, 0, cr0, cr5, cr0, {0}
     9d0:	01000005 	tsteq	r0, r5
     9d4:	00003c91 	muleq	r0, r1, ip
     9d8:	047c0500 	ldrbteq	r0, [ip], #-1280	; 0xfffffb00
     9dc:	91010000 	mrsls	r0, (UNDEF: 1)
     9e0:	0000003c 	andeq	r0, r0, ip, lsr r0
     9e4:	01006906 	tsteq	r0, r6, lsl #18
     9e8:	0000c993 	muleq	r0, r3, r9
     9ec:	54700600 	ldrbtpl	r0, [r0], #-1536	; 0xfffffa00
     9f0:	94010054 	strls	r0, [r1], #-84	; 0xffffffac
     9f4:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     9f8:	0003dc07 	andeq	sp, r3, r7, lsl #24
     9fc:	3c950100 	ldfccs	f0, [r5], {0}
     a00:	00000000 	andeq	r0, r0, r0
     a04:	69050408 	stmdbvs	r5, {r3, sl}
     a08:	0900746e 	stmdbeq	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     a0c:	00003c04 	andeq	r3, r0, r4, lsl #24
     a10:	05ea0a00 	strbeq	r0, [sl, #2560]!	; 0xa00
     a14:	77010000 	strvc	r0, [r1, -r0]
     a18:	042e0b01 	strteq	r0, [lr], #-2817	; 0xfffff4ff
     a1c:	41010000 	mrsmi	r0, (UNDEF: 1)
     a20:	00065801 	andeq	r5, r6, r1, lsl #16
     a24:	00084440 	andeq	r4, r8, r0, asr #8
     a28:	0d9c0100 	ldfeqs	f0, [ip]
     a2c:	0c000006 	stceq	0, cr0, [r0], {6}
     a30:	00000071 	andeq	r0, r0, r1, ror r0
     a34:	4000066c 	andmi	r0, r0, ip, ror #12
     a38:	00000000 	andeq	r0, r0, r0
     a3c:	43014301 	movwmi	r4, #4865	; 0x1301
     a40:	0d000001 	stceq	0, cr0, [r0, #-4]
     a44:	0000009e 	muleq	r0, lr, r0
     a48:	930e0c22 	movwls	r0, #60450	; 0xec22
     a4c:	00000000 	andeq	r0, r0, r0
     a50:	0000880f 	andeq	r8, r0, pc, lsl #16
     a54:	dfffff00 	svcle	0x00ffff00
     a58:	007d0e0c 	rsbseq	r0, sp, ip, lsl #28
     a5c:	10000000 	andne	r0, r0, r0
     a60:	00000000 	andeq	r0, r0, r0
     a64:	0000a911 	andeq	sl, r0, r1, lsl r9
     a68:	0002ec00 	andeq	lr, r2, r0, lsl #24
     a6c:	00b21100 	adcseq	r1, r2, r0, lsl #2
     a70:	033b0000 	teqeq	fp, #0
     a74:	bd120000 	ldclt	0, cr0, [r2, #-0]
     a78:	cd000000 	stcgt	0, cr0, [r0, #-0]
     a7c:	71130000 	tstvc	r3, r0
     a80:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     a84:	ec400007 	mcrr	0, 0, r0, r0, cr7
     a88:	01000000 	mrseq	r0, (UNDEF: 0)
     a8c:	018d0144 	orreq	r0, sp, r4, asr #2
     a90:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     a94:	14000000 	strne	r0, [r0], #-0
     a98:	00000093 	muleq	r0, r3, r0
     a9c:	00008814 	andeq	r8, r0, r4, lsl r8
     aa0:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     aa4:	58150000 	ldmdapl	r5, {}	; <UNPREDICTABLE>
     aa8:	ec400007 	mcrr	0, 0, r0, r0, cr7
     aac:	11000000 	mrsne	r0, (UNDEF: 0)
     ab0:	000000a9 	andeq	r0, r0, r9, lsr #1
     ab4:	00000376 	andeq	r0, r0, r6, ror r3
     ab8:	0000b211 	andeq	fp, r0, r1, lsl r2
     abc:	0003b900 	andeq	fp, r3, r0, lsl #18
     ac0:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     ac4:	00000000 	andeq	r0, r0, r0
     ac8:	0000710c 	andeq	r7, r0, ip, lsl #2
     acc:	00084400 	andeq	r4, r8, r0, lsl #8
     ad0:	00001840 	andeq	r1, r0, r0, asr #16
     ad4:	01450100 	mrseq	r0, (UNDEF: 85)
     ad8:	000001d3 	ldrdeq	r0, [r0], -r3
     adc:	00009e14 	andeq	r9, r0, r4, lsl lr
     ae0:	00931400 	addseq	r1, r3, r0, lsl #8
     ae4:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     ae8:	14000000 	strne	r0, [r0], #-0
     aec:	0000007d 	andeq	r0, r0, sp, ror r0
     af0:	00001810 	andeq	r1, r0, r0, lsl r8
     af4:	00a91100 	adceq	r1, r9, r0, lsl #2
     af8:	040d0000 	streq	r0, [sp], #-0
     afc:	b2110000 	andslt	r0, r1, #0
     b00:	50000000 	andpl	r0, r0, r0
     b04:	16000004 	strne	r0, [r0], -r4
     b08:	000000bd 	strheq	r0, [r0], -sp
     b0c:	710c0000 	mrsvc	r0, (UNDEF: 12)
     b10:	40000000 	andmi	r0, r0, r0
     b14:	38400009 	stmdacc	r0, {r0, r3}^
     b18:	01000000 	mrseq	r0, (UNDEF: 0)
     b1c:	02190146 	andseq	r0, r9, #-2147483631	; 0x80000011
     b20:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     b24:	14000000 	strne	r0, [r0], #-0
     b28:	00000093 	muleq	r0, r3, r0
     b2c:	00008814 	andeq	r8, r0, r4, lsl r8
     b30:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     b34:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
     b38:	11000000 	mrsne	r0, (UNDEF: 0)
     b3c:	000000a9 	andeq	r0, r0, r9, lsr #1
     b40:	0000047d 	andeq	r0, r0, sp, ror r4
     b44:	0000b211 	andeq	fp, r0, r1, lsl r2
     b48:	0004a800 	andeq	sl, r4, r0, lsl #16
     b4c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     b50:	00000000 	andeq	r0, r0, r0
     b54:	00007113 	andeq	r7, r0, r3, lsl r1
     b58:	00097000 	andeq	r7, r9, r0
     b5c:	00002040 	andeq	r2, r0, r0, asr #32
     b60:	01470100 	mrseq	r0, (UNDEF: 87)
     b64:	00000263 	andeq	r0, r0, r3, ror #4
     b68:	00009e14 	andeq	r9, r0, r4, lsl lr
     b6c:	00931400 	addseq	r1, r3, r0, lsl #8
     b70:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     b74:	14000000 	strne	r0, [r0], #-0
     b78:	0000007d 	andeq	r0, r0, sp, ror r0
     b7c:	00097015 	andeq	r7, r9, r5, lsl r0
     b80:	00002040 	andeq	r2, r0, r0, asr #32
     b84:	00a91100 	adceq	r1, r9, r0, lsl #2
     b88:	04bb0000 	ldrteq	r0, [fp], #0
     b8c:	b2170000 	andslt	r0, r7, #0
     b90:	04000000 	streq	r0, [r0], #-0
     b94:	16440011 			; <UNDEFINED> instruction: 0x16440011
     b98:	000000bd 	strheq	r0, [r0], -sp
     b9c:	71130000 	tstvc	r3, r0
     ba0:	90000000 	andls	r0, r0, r0
     ba4:	e8400009 	stmda	r0, {r0, r3}^
     ba8:	01000000 	mrseq	r0, (UNDEF: 0)
     bac:	02ad014a 	adceq	r0, sp, #-2147483630	; 0x80000012
     bb0:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     bb4:	14000000 	strne	r0, [r0], #-0
     bb8:	00000093 	muleq	r0, r3, r0
     bbc:	00008814 	andeq	r8, r0, r4, lsl r8
     bc0:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     bc4:	90150000 	andsls	r0, r5, r0
     bc8:	e8400009 	stmda	r0, {r0, r3}^
     bcc:	11000000 	mrsne	r0, (UNDEF: 0)
     bd0:	000000a9 	andeq	r0, r0, r9, lsr #1
     bd4:	000004db 	ldrdeq	r0, [r0], -fp
     bd8:	0000b211 	andeq	fp, r0, r1, lsl r2
     bdc:	00052a00 	andeq	r2, r5, r0, lsl #20
     be0:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     be4:	00000000 	andeq	r0, r0, r0
     be8:	0000710c 	andeq	r7, r0, ip, lsl #2
     bec:	000a7800 	andeq	r7, sl, r0, lsl #16
     bf0:	00005840 	andeq	r5, r0, r0, asr #16
     bf4:	01560100 	cmpeq	r6, r0, lsl #2
     bf8:	000002f3 	strdeq	r0, [r0], -r3
     bfc:	00009e14 	andeq	r9, r0, r4, lsl lr
     c00:	00931400 	addseq	r1, r3, r0, lsl #8
     c04:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     c08:	14000000 	strne	r0, [r0], #-0
     c0c:	0000007d 	andeq	r0, r0, sp, ror r0
     c10:	00005810 	andeq	r5, r0, r0, lsl r8
     c14:	00a91100 	adceq	r1, r9, r0, lsl #2
     c18:	059b0000 	ldreq	r0, [fp]
     c1c:	b2110000 	andslt	r0, r1, #0
     c20:	df000000 	svcle	0x00000000
     c24:	16000005 	strne	r0, [r0], -r5
     c28:	000000bd 	strheq	r0, [r0], -sp
     c2c:	710c0000 	mrsvc	r0, (UNDEF: 12)
     c30:	7c000000 	stcvc	0, cr0, [r0], {-0}
     c34:	b040000a 	sublt	r0, r0, sl
     c38:	01000000 	mrseq	r0, (UNDEF: 0)
     c3c:	0339014d 	teqeq	r9, #1073741843	; 0x40000013
     c40:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     c44:	14000000 	strne	r0, [r0], #-0
     c48:	00000093 	muleq	r0, r3, r0
     c4c:	00008814 	andeq	r8, r0, r4, lsl r8
     c50:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     c54:	b0100000 	andslt	r0, r0, r0
     c58:	11000000 	mrsne	r0, (UNDEF: 0)
     c5c:	000000a9 	andeq	r0, r0, r9, lsr #1
     c60:	00000627 	andeq	r0, r0, r7, lsr #12
     c64:	0000b211 	andeq	fp, r0, r1, lsl r2
     c68:	00065f00 	andeq	r5, r6, r0, lsl #30
     c6c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     c70:	00000000 	andeq	r0, r0, r0
     c74:	0000710c 	andeq	r7, r0, ip, lsl #2
     c78:	000a9c00 	andeq	r9, sl, r0, lsl #24
     c7c:	0000f840 	andeq	pc, r0, r0, asr #16
     c80:	014e0100 	mrseq	r0, (UNDEF: 94)
     c84:	0000037f 	andeq	r0, r0, pc, ror r3
     c88:	00009e14 	andeq	r9, r0, r4, lsl lr
     c8c:	00931400 	addseq	r1, r3, r0, lsl #8
     c90:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     c94:	14000000 	strne	r0, [r0], #-0
     c98:	0000007d 	andeq	r0, r0, sp, ror r0
     c9c:	0000f810 	andeq	pc, r0, r0, lsl r8	; <UNPREDICTABLE>
     ca0:	00a91100 	adceq	r1, r9, r0, lsl #2
     ca4:	06a70000 	strteq	r0, [r7], r0
     ca8:	b2110000 	andslt	r0, r1, #0
     cac:	c7000000 	strgt	r0, [r0, -r0]
     cb0:	16000006 	strne	r0, [r0], -r6
     cb4:	000000bd 	strheq	r0, [r0], -sp
     cb8:	710c0000 	mrsvc	r0, (UNDEF: 12)
     cbc:	ac000000 	stcge	0, cr0, [r0], {-0}
     cc0:	3840000a 	stmdacc	r0, {r1, r3}^
     cc4:	01000001 	tsteq	r0, r1
     cc8:	03c5014f 	biceq	r0, r5, #-1073741805	; 0xc0000013
     ccc:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     cd0:	14000000 	strne	r0, [r0], #-0
     cd4:	00000093 	muleq	r0, r3, r0
     cd8:	00008814 	andeq	r8, r0, r4, lsl r8
     cdc:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     ce0:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
     ce4:	11000001 	tstne	r0, r1
     ce8:	000000a9 	andeq	r0, r0, r9, lsr #1
     cec:	000006ef 	andeq	r0, r0, pc, ror #13
     cf0:	0000b211 	andeq	fp, r0, r1, lsl r2
     cf4:	00071b00 	andeq	r1, r7, r0, lsl #22
     cf8:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     cfc:	00000000 	andeq	r0, r0, r0
     d00:	0000710c 	andeq	r7, r0, ip, lsl #2
     d04:	000acc00 	andeq	ip, sl, r0, lsl #24
     d08:	00018040 	andeq	r8, r1, r0, asr #32
     d0c:	01500100 	cmpeq	r0, r0, lsl #2
     d10:	0000040b 	andeq	r0, r0, fp, lsl #8
     d14:	00009e14 	andeq	r9, r0, r4, lsl lr
     d18:	00931400 	addseq	r1, r3, r0, lsl #8
     d1c:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     d20:	14000000 	strne	r0, [r0], #-0
     d24:	0000007d 	andeq	r0, r0, sp, ror r0
     d28:	00018010 	andeq	r8, r1, r0, lsl r0
     d2c:	00a91100 	adceq	r1, r9, r0, lsl #2
     d30:	07530000 	ldrbeq	r0, [r3, -r0]
     d34:	b2110000 	andslt	r0, r1, #0
     d38:	8b000000 	blhi	d40 <ABORT_STACK_SIZE+0x940>
     d3c:	16000007 	strne	r0, [r0], -r7
     d40:	000000bd 	strheq	r0, [r0], -sp
     d44:	710c0000 	mrsvc	r0, (UNDEF: 12)
     d48:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
     d4c:	c840000a 	stmdagt	r0, {r1, r3}^
     d50:	01000001 	tsteq	r0, r1
     d54:	04510151 	ldrbeq	r0, [r1], #-337	; 0xfffffeaf
     d58:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     d5c:	14000000 	strne	r0, [r0], #-0
     d60:	00000093 	muleq	r0, r3, r0
     d64:	00008814 	andeq	r8, r0, r4, lsl r8
     d68:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     d6c:	c8100000 	ldmdagt	r0, {}	; <UNPREDICTABLE>
     d70:	11000001 	tstne	r0, r1
     d74:	000000a9 	andeq	r0, r0, r9, lsr #1
     d78:	000007c3 	andeq	r0, r0, r3, asr #15
     d7c:	0000b211 	andeq	fp, r0, r1, lsl r2
     d80:	0007fb00 	andeq	pc, r7, r0, lsl #22
     d84:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     d88:	00000000 	andeq	r0, r0, r0
     d8c:	0000710c 	andeq	r7, r0, ip, lsl #2
     d90:	000af400 	andeq	pc, sl, r0, lsl #8
     d94:	00021840 	andeq	r1, r2, r0, asr #16
     d98:	01520100 	cmpeq	r2, r0, lsl #2
     d9c:	00000497 	muleq	r0, r7, r4
     da0:	00009e14 	andeq	r9, r0, r4, lsl lr
     da4:	00931400 	addseq	r1, r3, r0, lsl #8
     da8:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     dac:	14000000 	strne	r0, [r0], #-0
     db0:	0000007d 	andeq	r0, r0, sp, ror r0
     db4:	00021810 	andeq	r1, r2, r0, lsl r8
     db8:	00a91100 	adceq	r1, r9, r0, lsl #2
     dbc:	08330000 	ldmdaeq	r3!, {}	; <UNPREDICTABLE>
     dc0:	b2110000 	andslt	r0, r1, #0
     dc4:	77000000 	strvc	r0, [r0, -r0]
     dc8:	16000008 	strne	r0, [r0], -r8
     dcc:	000000bd 	strheq	r0, [r0], -sp
     dd0:	710c0000 	mrsvc	r0, (UNDEF: 12)
     dd4:	34000000 	strcc	r0, [r0], #-0
     dd8:	7040000b 	subvc	r0, r0, fp
     ddc:	01000002 	tsteq	r0, r2
     de0:	04da0153 	ldrbeq	r0, [sl], #339	; 0x153
     de4:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     de8:	14000000 	strne	r0, [r0], #-0
     dec:	00000093 	muleq	r0, r3, r0
     df0:	00008814 	andeq	r8, r0, r4, lsl r8
     df4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     df8:	70100000 	andsvc	r0, r0, r0
     dfc:	12000002 	andne	r0, r0, #2
     e00:	000000a9 	andeq	r0, r0, r9, lsr #1
     e04:	00b21704 	adcseq	r1, r2, r4, lsl #14
     e08:	13300000 	teqne	r0, #0
     e0c:	bd164400 	cfldrslt	mvf4, [r6, #-0]
     e10:	00000000 	andeq	r0, r0, r0
     e14:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     e18:	0b640000 	bleq	1900e20 <STACK_SIZE+0x1100e20>
     e1c:	02d84000 	sbcseq	r4, r8, #0
     e20:	54010000 	strpl	r0, [r1], #-0
     e24:	00052001 	andeq	r2, r5, r1
     e28:	009e1400 	addseq	r1, lr, r0, lsl #8
     e2c:	93140000 	tstls	r4, #0
     e30:	14000000 	strne	r0, [r0], #-0
     e34:	00000088 	andeq	r0, r0, r8, lsl #1
     e38:	00007d14 	andeq	r7, r0, r4, lsl sp
     e3c:	02d81000 	sbcseq	r1, r8, #0
     e40:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     e44:	bf000000 	svclt	0x00000000
     e48:	11000008 	tstne	r0, r8
     e4c:	000000b2 	strheq	r0, [r0], -r2
     e50:	000008f7 	strdeq	r0, [r0], -r7
     e54:	0000bd16 	andeq	fp, r0, r6, lsl sp
     e58:	0c000000 	stceq	0, cr0, [r0], {-0}
     e5c:	00000071 	andeq	r0, r0, r1, ror r0
     e60:	40000bec 	andmi	r0, r0, ip, ror #23
     e64:	00000338 	andeq	r0, r0, r8, lsr r3
     e68:	66015501 	strvs	r5, [r1], -r1, lsl #10
     e6c:	14000005 	strne	r0, [r0], #-5
     e70:	0000009e 	muleq	r0, lr, r0
     e74:	00009314 	andeq	r9, r0, r4, lsl r3
     e78:	00881400 	addeq	r1, r8, r0, lsl #8
     e7c:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     e80:	10000000 	andne	r0, r0, r0
     e84:	00000338 	andeq	r0, r0, r8, lsr r3
     e88:	0000a911 	andeq	sl, r0, r1, lsl r9
     e8c:	00092f00 	andeq	r2, r9, r0, lsl #30
     e90:	00b21100 	adcseq	r1, r2, r0, lsl #2
     e94:	09730000 	ldmdbeq	r3!, {}^	; <UNPREDICTABLE>
     e98:	bd160000 	ldclt	0, cr0, [r6, #-0]
     e9c:	00000000 	andeq	r0, r0, r0
     ea0:	00711300 	rsbseq	r1, r1, r0, lsl #6
     ea4:	0c840000 	stceq	0, cr0, [r4], {0}
     ea8:	01144000 	tsteq	r4, r0
     eac:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
     eb0:	0005b001 	andeq	fp, r5, r1
     eb4:	009e1400 	addseq	r1, lr, r0, lsl #8
     eb8:	93140000 	tstls	r4, #0
     ebc:	14000000 	strne	r0, [r0], #-0
     ec0:	00000088 	andeq	r0, r0, r8, lsl #1
     ec4:	00007d14 	andeq	r7, r0, r4, lsl sp
     ec8:	0c841500 	cfstr32eq	mvfx1, [r4], {0}
     ecc:	01144000 	tsteq	r4, r0
     ed0:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     ed4:	bb000000 	bllt	edc <ABORT_STACK_SIZE+0xadc>
     ed8:	11000009 	tstne	r0, r9
     edc:	000000b2 	strheq	r0, [r0], -r2
     ee0:	00000a0a 	andeq	r0, r0, sl, lsl #20
     ee4:	0000bd16 	andeq	fp, r0, r6, lsl sp
     ee8:	13000000 	movwne	r0, #0
     eec:	00000071 	andeq	r0, r0, r1, ror r0
     ef0:	40000d98 	mulmi	r0, r8, sp
     ef4:	000000e4 	andeq	r0, r0, r4, ror #1
     ef8:	fa015901 	blx	57304 <IRQ_STACK_SIZE+0x4f304>
     efc:	14000005 	strne	r0, [r0], #-5
     f00:	0000009e 	muleq	r0, lr, r0
     f04:	00009314 	andeq	r9, r0, r4, lsl r3
     f08:	00881400 	addeq	r1, r8, r0, lsl #8
     f0c:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     f10:	15000000 	strne	r0, [r0, #-0]
     f14:	40000d98 	mulmi	r0, r8, sp
     f18:	000000e4 	andeq	r0, r0, r4, ror #1
     f1c:	0000a911 	andeq	sl, r0, r1, lsl r9
     f20:	000a7b00 	andeq	r7, sl, r0, lsl #22
     f24:	00b21100 	adcseq	r1, r2, r0, lsl #2
     f28:	0abe0000 	beq	fef80f30 <PCB_BASE_APP1+0xba480d30>
     f2c:	bd160000 	ldclt	0, cr0, [r6, #-0]
     f30:	00000000 	andeq	r0, r0, r0
     f34:	0e881800 	cdpeq	8, 8, cr1, cr8, cr0, {0}
     f38:	151c4000 	ldrne	r4, [ip, #-0]
     f3c:	9c190000 	ldcls	0, cr0, [r9], {-0}
     f40:	2d40000e 	stclcs	0, cr0, [r0, #-56]	; 0xffffffc8
     f44:	00000015 	andeq	r0, r0, r5, lsl r0
     f48:	00039e1a 	andeq	r9, r3, sl, lsl lr
     f4c:	3c060100 	stfccs	f0, [r6], {-0}
     f50:	01000000 	mrseq	r0, (UNDEF: 0)
     f54:	0000063c 	andeq	r0, r0, ip, lsr r6
     f58:	00617603 	rsbeq	r7, r1, r3, lsl #12
     f5c:	003c0601 	eorseq	r0, ip, r1, lsl #12
     f60:	63050000 	movwvs	r0, #20480	; 0x5000
     f64:	0100000a 	tsteq	r0, sl
     f68:	0000c906 	andeq	ip, r0, r6, lsl #18
     f6c:	00720600 	rsbseq	r0, r2, r0, lsl #12
     f70:	003c0801 	eorseq	r0, ip, r1, lsl #16
     f74:	1b000000 	blne	f7c <ABORT_STACK_SIZE+0xb7c>
     f78:	0000060d 	andeq	r0, r0, sp, lsl #12
     f7c:	40000e9c 	mulmi	r0, ip, lr
     f80:	00000080 	andeq	r0, r0, r0, lsl #1
     f84:	068f9c01 	streq	r9, [pc], r1, lsl #24
     f88:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
     f8c:	eb000006 	bl	fac <ABORT_STACK_SIZE+0xbac>
     f90:	1c00000a 	stcne	0, cr0, [r0], {10}
     f94:	00000627 	andeq	r0, r0, r7, lsr #12
     f98:	00000b6f 	andeq	r0, r0, pc, ror #22
     f9c:	00063211 	andeq	r3, r6, r1, lsl r2
     fa0:	000be600 	andeq	lr, fp, r0, lsl #12
     fa4:	0ecc1800 	cdpeq	8, 12, cr1, cr12, cr0, {0}
     fa8:	153e4000 	ldrne	r4, [lr, #-0]!
     fac:	e8180000 	ldmda	r8, {}	; <UNPREDICTABLE>
     fb0:	5340000e 	movtpl	r0, #14
     fb4:	18000015 	stmdane	r0, {r0, r2, r4}
     fb8:	40000f08 	andmi	r0, r0, r8, lsl #30
     fbc:	00001568 	andeq	r1, r0, r8, ror #10
     fc0:	000f1018 	andeq	r1, pc, r8, lsl r0	; <UNPREDICTABLE>
     fc4:	00157d40 	andseq	r7, r5, r0, asr #26
     fc8:	5a1d0000 	bpl	740fd0 <IRQ_STACK_SIZE+0x738fd0>
     fcc:	01000006 	tsteq	r0, r6
     fd0:	000f1c16 	andeq	r1, pc, r6, lsl ip	; <UNPREDICTABLE>
     fd4:	00008840 	andeq	r8, r0, r0, asr #16
     fd8:	399c0100 	ldmibcc	ip, {r8}
     fdc:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
     fe0:	01006176 	tsteq	r0, r6, ror r1
     fe4:	00003c16 	andeq	r3, r0, r6, lsl ip
     fe8:	000c5600 	andeq	r5, ip, r0, lsl #12
     fec:	0a631f00 	beq	18c8bf4 <STACK_SIZE+0x10c8bf4>
     ff0:	16010000 	strne	r0, [r1], -r0
     ff4:	000000c9 	andeq	r0, r0, r9, asr #1
     ff8:	00000cda 	ldrdeq	r0, [r0], -sl
     ffc:	01007206 	tsteq	r0, r6, lsl #4
    1000:	00003c18 	andeq	r3, r0, r8, lsl ip
    1004:	060d2000 	streq	r2, [sp], -r0
    1008:	0f2c0000 	svceq	0x002c0000
    100c:	03704000 	cmneq	r0, #0
    1010:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    1014:	00000723 	andeq	r0, r0, r3, lsr #14
    1018:	0006271c 	andeq	r2, r6, ip, lsl r7
    101c:	000d5100 	andeq	r5, sp, r0, lsl #2
    1020:	061d1c00 	ldreq	r1, [sp], -r0, lsl #24
    1024:	0dc80000 	stcleq	0, cr0, [r8]
    1028:	70100000 	andsvc	r0, r0, r0
    102c:	11000003 	tstne	r0, r3
    1030:	00000632 	andeq	r0, r0, r2, lsr r6
    1034:	00000e4c 	andeq	r0, r0, ip, asr #28
    1038:	000f4c18 	andeq	r4, pc, r8, lsl ip	; <UNPREDICTABLE>
    103c:	00153e40 	andseq	r3, r5, r0, asr #28
    1040:	0f881800 	svceq	0x00881800
    1044:	15534000 	ldrbne	r4, [r3, #-0]
    1048:	90180000 	andsls	r0, r8, r0
    104c:	7d40000f 	stclvc	0, cr0, [r0, #-60]	; 0xffffffc4
    1050:	18000015 	stmdane	r0, {r0, r2, r4}
    1054:	40000f98 	mulmi	r0, r8, pc	; <UNPREDICTABLE>
    1058:	00001568 	andeq	r1, r0, r8, ror #10
    105c:	25210000 	strcs	r0, [r1, #-0]!
    1060:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    1064:	1c40000f 	mcrrne	0, 0, r0, r0, cr15
    1068:	01000000 	mrseq	r0, (UNDEF: 0)
    106c:	0031141b 	eorseq	r1, r1, fp, lsl r4
    1070:	00000000 	andeq	r0, r0, r0
    1074:	00069e1d 	andeq	r9, r6, sp, lsl lr
    1078:	a41e0100 	ldrge	r0, [lr], #-256	; 0xffffff00
    107c:	8840000f 	stmdahi	r0, {r0, r1, r2, r3}^
    1080:	01000000 	mrseq	r0, (UNDEF: 0)
    1084:	0007e39c 	muleq	r7, ip, r3
    1088:	61761e00 	cmnvs	r6, r0, lsl #28
    108c:	3c1e0100 	ldfccs	f0, [lr], {-0}
    1090:	bc000000 	stclt	0, cr0, [r0], {-0}
    1094:	1f00000e 	svcne	0x0000000e
    1098:	00000a63 	andeq	r0, r0, r3, ror #20
    109c:	00c91e01 	sbceq	r1, r9, r1, lsl #28
    10a0:	0f400000 	svceq	0x00400000
    10a4:	72060000 	andvc	r0, r6, #0
    10a8:	3c200100 	stfccs	f0, [r0], #-0
    10ac:	20000000 	andcs	r0, r0, r0
    10b0:	0000060d 	andeq	r0, r0, sp, lsl #12
    10b4:	40000fb4 			; <UNDEFINED> instruction: 0x40000fb4
    10b8:	00000388 	andeq	r0, r0, r8, lsl #7
    10bc:	07cd2001 	strbeq	r2, [sp, r1]
    10c0:	271c0000 	ldrcs	r0, [ip, -r0]
    10c4:	b7000006 	strlt	r0, [r0, -r6]
    10c8:	1c00000f 	stcne	0, cr0, [r0], {15}
    10cc:	0000061d 	andeq	r0, r0, sp, lsl r6
    10d0:	0000102e 	andeq	r1, r0, lr, lsr #32
    10d4:	00038810 	andeq	r8, r3, r0, lsl r8
    10d8:	06321100 	ldrteq	r1, [r2], -r0, lsl #2
    10dc:	10b20000 	adcsne	r0, r2, r0
    10e0:	d4180000 	ldrle	r0, [r8], #-0
    10e4:	3e40000f 	cdpcc	0, 4, cr0, cr0, cr15, {0}
    10e8:	18000015 	stmdane	r0, {r0, r2, r4}
    10ec:	40001010 	andmi	r1, r0, r0, lsl r0
    10f0:	00001553 	andeq	r1, r0, r3, asr r5
    10f4:	00101818 	andseq	r1, r0, r8, lsl r8
    10f8:	00157d40 	andseq	r7, r5, r0, asr #26
    10fc:	10201800 	eorne	r1, r0, r0, lsl #16
    1100:	15684000 	strbne	r4, [r8, #-0]!
    1104:	00000000 	andeq	r0, r0, r0
    1108:	00004321 	andeq	r4, r0, r1, lsr #6
    110c:	000ff000 	andeq	pc, pc, r0
    1110:	00001c40 	andeq	r1, r0, r0, asr #24
    1114:	14230100 	strtne	r0, [r3], #-256	; 0xffffff00
    1118:	0000004f 	andeq	r0, r0, pc, asr #32
    111c:	9f1d0000 	svcls	0x001d0000
    1120:	01000004 	tsteq	r0, r4
    1124:	00102c26 	andseq	r2, r0, r6, lsr #24
    1128:	00008840 	andeq	r8, r0, r0, asr #16
    112c:	8d9c0100 	ldfhis	f0, [ip]
    1130:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
    1134:	01006176 	tsteq	r0, r6, ror r1
    1138:	00003c26 	andeq	r3, r0, r6, lsr #24
    113c:	00112200 	andseq	r2, r1, r0, lsl #4
    1140:	0a631f00 	beq	18c8d48 <STACK_SIZE+0x10c8d48>
    1144:	26010000 	strcs	r0, [r1], -r0
    1148:	000000c9 	andeq	r0, r0, r9, asr #1
    114c:	000011a6 	andeq	r1, r0, r6, lsr #3
    1150:	01007206 	tsteq	r0, r6, lsl #4
    1154:	00003c28 	andeq	r3, r0, r8, lsr #24
    1158:	060d2000 	streq	r2, [sp], -r0
    115c:	103c0000 	eorsne	r0, ip, r0
    1160:	03a04000 	moveq	r4, #0
    1164:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    1168:	00000877 	andeq	r0, r0, r7, ror r8
    116c:	0006271c 	andeq	r2, r6, ip, lsl r7
    1170:	00121d00 	andseq	r1, r2, r0, lsl #26
    1174:	061d1c00 	ldreq	r1, [sp], -r0, lsl #24
    1178:	12940000 	addsne	r0, r4, #0
    117c:	a0100000 	andsge	r0, r0, r0
    1180:	11000003 	tstne	r0, r3
    1184:	00000632 	andeq	r0, r0, r2, lsr r6
    1188:	00001318 	andeq	r1, r0, r8, lsl r3
    118c:	00105c18 	andseq	r5, r0, r8, lsl ip
    1190:	00153e40 	andseq	r3, r5, r0, asr #28
    1194:	10981800 	addsne	r1, r8, r0, lsl #16
    1198:	15534000 	ldrbne	r4, [r3, #-0]
    119c:	a0180000 	andsge	r0, r8, r0
    11a0:	7d400010 	stclvc	0, cr0, [r0, #-64]	; 0xffffffc0
    11a4:	18000015 	stmdane	r0, {r0, r2, r4}
    11a8:	400010a8 	andmi	r1, r0, r8, lsr #1
    11ac:	00001568 	andeq	r1, r0, r8, ror #10
    11b0:	5a210000 	bpl	8411b8 <STACK_SIZE+0x411b8>
    11b4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    11b8:	1c400010 	mcrrne	0, 1, r0, r0, cr0
    11bc:	01000000 	mrseq	r0, (UNDEF: 0)
    11c0:	0066142b 	rsbeq	r1, r6, fp, lsr #8
    11c4:	00000000 	andeq	r0, r0, r0
    11c8:	0003ac0a 	andeq	sl, r3, sl, lsl #24
    11cc:	012e0100 	teqeq	lr, r0, lsl #2
    11d0:	00088d1b 	andeq	r8, r8, fp, lsl sp
    11d4:	0010b400 	andseq	fp, r0, r0, lsl #8
    11d8:	00005c40 	andeq	r5, r0, r0, asr #24
    11dc:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    11e0:	22000009 	andcs	r0, r0, #9
    11e4:	400010d8 	ldrdmi	r1, [r0], -r8
    11e8:	00001592 	muleq	r0, r2, r5
    11ec:	000008ca 	andeq	r0, r0, sl, asr #17
    11f0:	03520123 	cmpeq	r2, #-1073741816	; 0xc0000008
    11f4:	2301200a 	movwcs	r2, #4106	; 0x100a
    11f8:	0a035101 	beq	d5604 <IRQ_STACK_SIZE+0xcd604>
    11fc:	01230110 	teqeq	r3, r0, lsl r1
    1200:	ea090250 	b	241b48 <IRQ_STACK_SIZE+0x239b48>
    1204:	10f02200 	rscsne	r2, r0, r0, lsl #4
    1208:	15924000 	ldrne	r4, [r2]
    120c:	08e80000 	stmiaeq	r8!, {}^	; <UNPREDICTABLE>
    1210:	01230000 	teqeq	r3, r0
    1214:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1218:	30015101 	andcc	r5, r1, r1, lsl #2
    121c:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1220:	2200e909 	andcs	lr, r0, #147456	; 0x24000
    1224:	40001104 	andmi	r1, r0, r4, lsl #2
    1228:	00001592 	muleq	r0, r2, r5
    122c:	0000090b 	andeq	r0, r0, fp, lsl #18
    1230:	01530123 	cmpeq	r3, r3, lsr #2
    1234:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    1238:	01233001 	teqeq	r3, r1
    123c:	23310151 	teqcs	r1, #1073741844	; 0x40000014
    1240:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1244:	101900eb 	andsne	r0, r9, fp, ror #1
    1248:	b2400011 	sublt	r0, r0, #17
    124c:	00000015 	andeq	r0, r0, r5, lsl r0
    1250:	0004e90a 	andeq	lr, r4, sl, lsl #18
    1254:	013e0100 	teqeq	lr, r0, lsl #2
    1258:	0009151b 	andeq	r1, r9, fp, lsl r5
    125c:	00111000 	andseq	r1, r1, r0
    1260:	00002c40 	andeq	r2, r0, r0, asr #24
    1264:	599c0100 	ldmibpl	ip, {r8}
    1268:	18000009 	stmdane	r0, {r0, r3}
    126c:	40001120 	andmi	r1, r0, r0, lsr #2
    1270:	000015b9 			; <UNDEFINED> instruction: 0x000015b9
    1274:	00113c24 	andseq	r3, r1, r4, lsr #24
    1278:	00159240 	andseq	r9, r5, r0, asr #4
    127c:	53012300 	movwpl	r2, #4864	; 0x1300
    1280:	01233001 	teqeq	r3, r1
    1284:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    1288:	30015101 	andcc	r5, r1, r1, lsl #2
    128c:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1290:	0000eb09 	andeq	lr, r0, r9, lsl #22
    1294:	00046925 	andeq	r6, r4, r5, lsr #18
    1298:	3c490100 	stfcce	f0, [r9], {-0}
    129c:	30400011 	subcc	r0, r0, r1, lsl r0
    12a0:	01000000 	mrseq	r0, (UNDEF: 0)
    12a4:	00251b9c 	mlaeq	r5, ip, fp, r1
    12a8:	116c0000 	cmnne	ip, r0
    12ac:	001c4000 	andseq	r4, ip, r0
    12b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    12b4:	00000987 	andeq	r0, r0, r7, lsl #19
    12b8:	0000311c 	andeq	r3, r0, ip, lsl r1
    12bc:	00138800 	andseq	r8, r3, r0, lsl #16
    12c0:	d71d0000 	ldrle	r0, [sp, -r0]
    12c4:	01000005 	tsteq	r0, r5
    12c8:	00118856 	andseq	r8, r1, r6, asr r8
    12cc:	00003440 	andeq	r3, r0, r0, asr #8
    12d0:	ac9c0100 	ldfges	f0, [ip], {0}
    12d4:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    12d8:	00796177 	rsbseq	r6, r9, r7, ror r1
    12dc:	003c5601 	eorseq	r5, ip, r1, lsl #12
    12e0:	13a90000 			; <UNDEFINED> instruction: 0x13a90000
    12e4:	25000000 	strcs	r0, [r0, #-0]
    12e8:	00000619 	andeq	r0, r0, r9, lsl r6
    12ec:	11bc5d01 			; <UNDEFINED> instruction: 0x11bc5d01
    12f0:	00304000 	eorseq	r4, r0, r0
    12f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    12f8:	0000431b 	andeq	r4, r0, fp, lsl r3
    12fc:	0011ec00 	andseq	lr, r1, r0, lsl #24
    1300:	00001c40 	andeq	r1, r0, r0, asr #24
    1304:	da9c0100 	ble	fe70170c <PCB_BASE_APP1+0xb9c0150c>
    1308:	1c000009 	stcne	0, cr0, [r0], {9}
    130c:	0000004f 	andeq	r0, r0, pc, asr #32
    1310:	000013ca 	andeq	r1, r0, sl, asr #7
    1314:	05871d00 	streq	r1, [r7, #3328]	; 0xd00
    1318:	6a010000 	bvs	41320 <IRQ_STACK_SIZE+0x39320>
    131c:	40001208 	andmi	r1, r0, r8, lsl #4
    1320:	00000020 	andeq	r0, r0, r0, lsr #32
    1324:	0a0e9c01 	beq	3a8330 <IRQ_STACK_SIZE+0x3a0330>
    1328:	731e0000 	tstvc	lr, #0
    132c:	01007465 	tsteq	r0, r5, ror #8
    1330:	00003c6a 	andeq	r3, r0, sl, ror #24
    1334:	0013eb00 	andseq	lr, r3, r0, lsl #22
    1338:	61771e00 	cmnvs	r7, r0, lsl #28
    133c:	6a010079 	bvs	41528 <IRQ_STACK_SIZE+0x39528>
    1340:	0000003c 	andeq	r0, r0, ip, lsr r0
    1344:	0000140c 	andeq	r1, r0, ip, lsl #8
    1348:	05391d00 	ldreq	r1, [r9, #-3328]!	; 0xfffff300
    134c:	70010000 	andvc	r0, r1, r0
    1350:	40001228 	andmi	r1, r0, r8, lsr #4
    1354:	00000034 	andeq	r0, r0, r4, lsr r0
    1358:	0a339c01 	beq	ce8364 <STACK_SIZE+0x4e8364>
    135c:	771e0000 	ldrvc	r0, [lr, -r0]
    1360:	01007961 	tsteq	r0, r1, ror #18
    1364:	00003c70 	andeq	r3, r0, r0, ror ip
    1368:	00142d00 	andseq	r2, r4, r0, lsl #26
    136c:	d6260000 	strtle	r0, [r6], -r0
    1370:	5c000000 	stcpl	0, cr0, [r0], {-0}
    1374:	30400012 	subcc	r0, r0, r2, lsl r0
    1378:	01000000 	mrseq	r0, (UNDEF: 0)
    137c:	005a1b9c 			; <UNDEFINED> instruction: 0x005a1b9c
    1380:	128c0000 	addne	r0, ip, #0
    1384:	001c4000 	andseq	r4, ip, r0
    1388:	9c010000 	stcls	0, cr0, [r1], {-0}
    138c:	00000a5f 	andeq	r0, r0, pc, asr sl
    1390:	0000661c 	andeq	r6, r0, ip, lsl r6
    1394:	00144e00 	andseq	r4, r4, r0, lsl #28
    1398:	6a1d0000 	bvs	7413a0 <IRQ_STACK_SIZE+0x7393a0>
    139c:	01000003 	tsteq	r0, r3
    13a0:	0012a884 	andseq	sl, r2, r4, lsl #17
    13a4:	00002040 	andeq	r2, r0, r0, asr #32
    13a8:	939c0100 	orrsls	r0, ip, #0, 2
    13ac:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    13b0:	00746573 	rsbseq	r6, r4, r3, ror r5
    13b4:	003c8401 	eorseq	r8, ip, r1, lsl #8
    13b8:	146f0000 	strbtne	r0, [pc], #-0	; 13c0 <ABORT_STACK_SIZE+0xfc0>
    13bc:	771e0000 	ldrvc	r0, [lr, -r0]
    13c0:	01007961 	tsteq	r0, r1, ror #18
    13c4:	00003c84 	andeq	r3, r0, r4, lsl #25
    13c8:	00149000 	andseq	r9, r4, r0
    13cc:	631d0000 	tstvs	sp, #0
    13d0:	01000005 	tsteq	r0, r5
    13d4:	0012c88a 	andseq	ip, r2, sl, lsl #17
    13d8:	00003440 	andeq	r3, r0, r0, asr #8
    13dc:	b89c0100 	ldmlt	ip, {r8}
    13e0:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    13e4:	00796177 	rsbseq	r6, r9, r7, ror r1
    13e8:	003c8a01 	eorseq	r8, ip, r1, lsl #20
    13ec:	14b10000 	ldrtne	r0, [r1], #0
    13f0:	1b000000 	blne	13f8 <ABORT_STACK_SIZE+0xff8>
    13f4:	00000071 	andeq	r0, r0, r1, ror r0
    13f8:	400012fc 	strdmi	r1, [r0], -ip
    13fc:	00000044 	andeq	r0, r0, r4, asr #32
    1400:	0b059c01 	bleq	16840c <IRQ_STACK_SIZE+0x16040c>
    1404:	7d1c0000 	ldcvc	0, cr0, [ip, #-0]
    1408:	d2000000 	andle	r0, r0, #0
    140c:	1c000014 	stcne	0, cr0, [r0], {20}
    1410:	00000088 	andeq	r0, r0, r8, lsl #1
    1414:	00001506 	andeq	r1, r0, r6, lsl #10
    1418:	0000931c 	andeq	r9, r0, ip, lsl r3
    141c:	00152700 	andseq	r2, r5, r0, lsl #14
    1420:	009e2700 	addseq	r2, lr, r0, lsl #14
    1424:	53010000 	movwpl	r0, #4096	; 0x1000
    1428:	0000a911 	andeq	sl, r0, r1, lsl r9
    142c:	00156500 	andseq	r6, r5, r0, lsl #10
    1430:	00b22800 	adcseq	r2, r2, r0, lsl #16
    1434:	51010000 	mrspl	r0, (UNDEF: 1)
    1438:	0000bd28 	andeq	fp, r0, r8, lsr #26
    143c:	005c0100 	subseq	r0, ip, r0, lsl #2
    1440:	0005981d 	andeq	r9, r5, sp, lsl r8
    1444:	40a60100 	adcmi	r0, r6, r0, lsl #2
    1448:	a8400013 	stmdage	r0, {r0, r1, r4}^
    144c:	01000000 	mrseq	r0, (UNDEF: 0)
    1450:	000bea9c 	muleq	fp, ip, sl
    1454:	00692900 	rsbeq	r2, r9, r0, lsl #18
    1458:	00c9a801 	sbceq	sl, r9, r1, lsl #16
    145c:	159c0000 	ldrne	r0, [ip]
    1460:	6a290000 	bvs	a41468 <STACK_SIZE+0x241468>
    1464:	c9a80100 	stmibgt	r8!, {r8}
    1468:	af000000 	svcge	0x00000000
    146c:	2a000015 	bcs	14c8 <ABORT_STACK_SIZE+0x10c8>
    1470:	00000915 	andeq	r0, r0, r5, lsl r9
    1474:	40001384 	andmi	r1, r0, r4, lsl #7
    1478:	00000018 	andeq	r0, r0, r8, lsl r0
    147c:	0b70b601 	bleq	1c2ec88 <STACK_SIZE+0x142ec88>
    1480:	88180000 	ldmdahi	r8, {}	; <UNPREDICTABLE>
    1484:	b9400013 	stmdblt	r0, {r0, r1, r4}^
    1488:	2b000015 	blcs	14e4 <ABORT_STACK_SIZE+0x10e4>
    148c:	4000139c 	mulmi	r0, ip, r3
    1490:	00001592 	muleq	r0, r2, r5
    1494:	01530123 	cmpeq	r3, r3, lsr #2
    1498:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    149c:	01233001 	teqeq	r3, r1
    14a0:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    14a4:	09025001 	stmdbeq	r2, {r0, ip, lr}
    14a8:	2c0000eb 	stccs	0, cr0, [r0], {235}	; 0xeb
    14ac:	000000d6 	ldrdeq	r0, [r0], -r6
    14b0:	4000139c 	mulmi	r0, ip, r3
    14b4:	0000002c 	andeq	r0, r0, ip, lsr #32
    14b8:	5018b701 	andspl	fp, r8, r1, lsl #14
    14bc:	c0400013 	subgt	r0, r0, r3, lsl r0
    14c0:	18000015 	stmdane	r0, {r0, r2, r4}
    14c4:	40001358 	andmi	r1, r0, r8, asr r3
    14c8:	000015c7 	andeq	r1, r0, r7, asr #11
    14cc:	00136c22 	andseq	r6, r3, r2, lsr #24
    14d0:	0015ce40 	andseq	ip, r5, r0, asr #28
    14d4:	000baa00 	andeq	sl, fp, r0, lsl #20
    14d8:	50012300 	andpl	r2, r1, r0, lsl #6
    14dc:	357f7407 	ldrbcc	r7, [pc, #-1031]!	; 10dd <ABORT_STACK_SIZE+0xcdd>
    14e0:	21007524 	tstcs	r0, r4, lsr #10
    14e4:	13841800 	orrne	r1, r4, #0, 16
    14e8:	15df4000 	ldrbne	r4, [pc]	; 14f0 <ABORT_STACK_SIZE+0x10f0>
    14ec:	cc180000 	ldcgt	0, cr0, [r8], {-0}
    14f0:	e6400013 			; <UNDEFINED> instruction: 0xe6400013
    14f4:	18000015 	stmdane	r0, {r0, r2, r4}
    14f8:	400013d0 	ldrdmi	r1, [r0], -r0
    14fc:	000015ed 	andeq	r1, r0, sp, ror #11
    1500:	0013d418 	andseq	sp, r3, r8, lsl r4
    1504:	0015f440 	andseq	pc, r5, r0, asr #8
    1508:	13d81800 	bicsne	r1, r8, #0, 16
    150c:	15fb4000 	ldrbne	r4, [fp, #0]!
    1510:	dc180000 	ldcle	0, cr0, [r8], {-0}
    1514:	02400013 	subeq	r0, r0, #19
    1518:	19000016 	stmdbne	r0, {r1, r2, r4}
    151c:	400013e8 	andmi	r1, r0, r8, ror #7
    1520:	00001609 	andeq	r1, r0, r9, lsl #12
    1524:	05152d00 	ldreq	r2, [r5, #-3328]	; 0xfffff300
    1528:	23010000 	movwcs	r0, #4096	; 0x1000
    152c:	051d0101 	ldreq	r0, [sp, #-257]	; 0xfffffeff
    1530:	01000006 	tsteq	r0, r6
    1534:	0013e8c1 	andseq	lr, r3, r1, asr #17
    1538:	0008dc40 	andeq	sp, r8, r0, asr #24
    153c:	109c0100 	addsne	r0, ip, r0, lsl #2
    1540:	29000012 	stmdbcs	r0, {r1, r4}
    1544:	c3010069 	movwgt	r0, #4201	; 0x1069
    1548:	000000c9 	andeq	r0, r0, r9, asr #1
    154c:	000015e6 	andeq	r1, r0, r6, ror #11
    1550:	01006a29 	tsteq	r0, r9, lsr #20
    1554:	0000c9c3 	andeq	ip, r0, r3, asr #19
    1558:	0015f900 	andseq	pc, r5, r0, lsl #18
    155c:	09152a00 	ldmdbeq	r5, {r9, fp, sp}
    1560:	14300000 	ldrtne	r0, [r0], #-0
    1564:	00184000 	andseq	r4, r8, r0
    1568:	d1010000 	mrsle	r0, (UNDEF: 1)
    156c:	00000c5e 	andeq	r0, r0, lr, asr ip
    1570:	00143418 	andseq	r3, r4, r8, lsl r4
    1574:	0015b940 	andseq	fp, r5, r0, asr #18
    1578:	14482b00 	strbne	r2, [r8], #-2816	; 0xfffff500
    157c:	15924000 	ldrne	r4, [r2]
    1580:	01230000 	teqeq	r3, r0
    1584:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1588:	30015201 	andcc	r5, r1, r1, lsl #4
    158c:	01510123 	cmpeq	r1, r3, lsr #2
    1590:	50012330 	andpl	r2, r1, r0, lsr r3
    1594:	00eb0902 	rsceq	r0, fp, r2, lsl #18
    1598:	00d62c00 	sbcseq	r2, r6, r0, lsl #24
    159c:	14480000 	strbne	r0, [r8], #-0
    15a0:	002c4000 	eoreq	r4, ip, r0
    15a4:	d2010000 	andle	r0, r1, #0
    15a8:	000bea20 	andeq	lr, fp, r0, lsr #20
    15ac:	00148400 	andseq	r8, r4, r0, lsl #8
    15b0:	0003b840 	andeq	fp, r3, r0, asr #16
    15b4:	9cd70100 	ldflse	f0, [r7], {0}
    15b8:	0c000011 	stceq	0, cr0, [r0], {17}
    15bc:	00000071 	andeq	r0, r0, r1, ror r0
    15c0:	40001484 	andmi	r1, r0, r4, lsl #9
    15c4:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    15c8:	cf012501 	svcgt	0x00012501
    15cc:	0d00000c 	stceq	0, cr0, [r0, #-48]	; 0xffffffd0
    15d0:	0000009e 	muleq	r0, lr, r0
    15d4:	930e0c22 	movwls	r0, #60450	; 0xec22
    15d8:	00000000 	andeq	r0, r0, r0
    15dc:	0000880f 	andeq	r8, r0, pc, lsl #16
    15e0:	dfffff00 	svcle	0x00ffff00
    15e4:	007d0e0c 	rsbseq	r0, sp, ip, lsl #28
    15e8:	10000000 	andne	r0, r0, r0
    15ec:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    15f0:	0000a911 	andeq	sl, r0, r1, lsl r9
    15f4:	00163000 	andseq	r3, r6, r0
    15f8:	00b21100 	adcseq	r1, r2, r0, lsl #2
    15fc:	167f0000 	ldrbtne	r0, [pc], -r0
    1600:	bd120000 	ldclt	0, cr0, [r2, #-0]
    1604:	cd000000 	stcgt	0, cr0, [r0, #-0]
    1608:	71130000 	tstvc	r3, r0
    160c:	70000000 	andvc	r0, r0, r0
    1610:	ec400015 	mcrr	0, 1, r0, r0, cr5
    1614:	01000000 	mrseq	r0, (UNDEF: 0)
    1618:	0d190126 	ldfeqs	f0, [r9, #-152]	; 0xffffff68
    161c:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1620:	14000000 	strne	r0, [r0], #-0
    1624:	00000093 	muleq	r0, r3, r0
    1628:	00008814 	andeq	r8, r0, r4, lsl r8
    162c:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1630:	70150000 	andsvc	r0, r5, r0
    1634:	ec400015 	mcrr	0, 1, r0, r0, cr5
    1638:	11000000 	mrsne	r0, (UNDEF: 0)
    163c:	000000a9 	andeq	r0, r0, r9, lsr #1
    1640:	000016ba 			; <UNDEFINED> instruction: 0x000016ba
    1644:	0000b211 	andeq	fp, r0, r1, lsl r2
    1648:	0016fd00 	andseq	pc, r6, r0, lsl #26
    164c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1650:	00000000 	andeq	r0, r0, r0
    1654:	0000710c 	andeq	r7, r0, ip, lsl #2
    1658:	00165c00 	andseq	r5, r6, r0, lsl #24
    165c:	0003e840 	andeq	lr, r3, r0, asr #16
    1660:	01270100 	teqeq	r7, r0, lsl #2
    1664:	00000d5f 	andeq	r0, r0, pc, asr sp
    1668:	00009e14 	andeq	r9, r0, r4, lsl lr
    166c:	00931400 	addseq	r1, r3, r0, lsl #8
    1670:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1674:	14000000 	strne	r0, [r0], #-0
    1678:	0000007d 	andeq	r0, r0, sp, ror r0
    167c:	0003e810 	andeq	lr, r3, r0, lsl r8
    1680:	00a91100 	adceq	r1, r9, r0, lsl #2
    1684:	17510000 	ldrbne	r0, [r1, -r0]
    1688:	b2110000 	andslt	r0, r1, #0
    168c:	94000000 	strls	r0, [r0], #-0
    1690:	16000017 			; <UNDEFINED> instruction: 0x16000017
    1694:	000000bd 	strheq	r0, [r0], -sp
    1698:	710c0000 	mrsvc	r0, (UNDEF: 12)
    169c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    16a0:	08400017 	stmdaeq	r0, {r0, r1, r2, r4}^
    16a4:	01000004 	tsteq	r0, r4
    16a8:	0da50128 	stfeqs	f0, [r5, #160]!	; 0xa0
    16ac:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    16b0:	14000000 	strne	r0, [r0], #-0
    16b4:	00000093 	muleq	r0, r3, r0
    16b8:	00008814 	andeq	r8, r0, r4, lsl r8
    16bc:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    16c0:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    16c4:	11000004 	tstne	r0, r4
    16c8:	000000a9 	andeq	r0, r0, r9, lsr #1
    16cc:	000017c1 	andeq	r1, r0, r1, asr #15
    16d0:	0000b211 	andeq	fp, r0, r1, lsl r2
    16d4:	0017ec00 	andseq	lr, r7, r0, lsl #24
    16d8:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    16dc:	00000000 	andeq	r0, r0, r0
    16e0:	00007113 	andeq	r7, r0, r3, lsl r1
    16e4:	00178800 	andseq	r8, r7, r0, lsl #16
    16e8:	00002040 	andeq	r2, r0, r0, asr #32
    16ec:	01290100 	teqeq	r9, r0, lsl #2
    16f0:	00000def 	andeq	r0, r0, pc, ror #27
    16f4:	00009e14 	andeq	r9, r0, r4, lsl lr
    16f8:	00931400 	addseq	r1, r3, r0, lsl #8
    16fc:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1700:	14000000 	strne	r0, [r0], #-0
    1704:	0000007d 	andeq	r0, r0, sp, ror r0
    1708:	00178815 	andseq	r8, r7, r5, lsl r8
    170c:	00002040 	andeq	r2, r0, r0, asr #32
    1710:	00a91100 	adceq	r1, r9, r0, lsl #2
    1714:	17ff0000 	ldrbne	r0, [pc, r0]!
    1718:	b2170000 	andslt	r0, r7, #0
    171c:	04000000 	streq	r0, [r0], #-0
    1720:	16440011 			; <UNDEFINED> instruction: 0x16440011
    1724:	000000bd 	strheq	r0, [r0], -sp
    1728:	71130000 	tstvc	r3, r0
    172c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    1730:	e8400017 	stmda	r0, {r0, r1, r2, r4}^
    1734:	01000000 	mrseq	r0, (UNDEF: 0)
    1738:	0e39012c 	rsfeqep	f0, f1, #4.0
    173c:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1740:	14000000 	strne	r0, [r0], #-0
    1744:	00000093 	muleq	r0, r3, r0
    1748:	00008814 	andeq	r8, r0, r4, lsl r8
    174c:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1750:	a8150000 	ldmdage	r5, {}	; <UNPREDICTABLE>
    1754:	e8400017 	stmda	r0, {r0, r1, r2, r4}^
    1758:	11000000 	mrsne	r0, (UNDEF: 0)
    175c:	000000a9 	andeq	r0, r0, r9, lsr #1
    1760:	0000181f 	andeq	r1, r0, pc, lsl r8
    1764:	0000b211 	andeq	fp, r0, r1, lsl r2
    1768:	00186e00 	andseq	r6, r8, r0, lsl #28
    176c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1770:	00000000 	andeq	r0, r0, r0
    1774:	0000710c 	andeq	r7, r0, ip, lsl #2
    1778:	00189000 	andseq	r9, r8, r0
    177c:	00042840 	andeq	r2, r4, r0, asr #16
    1780:	01380100 	teqeq	r8, r0, lsl #2
    1784:	00000e7f 	andeq	r0, r0, pc, ror lr
    1788:	00009e14 	andeq	r9, r0, r4, lsl lr
    178c:	00931400 	addseq	r1, r3, r0, lsl #8
    1790:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1794:	14000000 	strne	r0, [r0], #-0
    1798:	0000007d 	andeq	r0, r0, sp, ror r0
    179c:	00042810 	andeq	r2, r4, r0, lsl r8
    17a0:	00a91100 	adceq	r1, r9, r0, lsl #2
    17a4:	18df0000 	ldmne	pc, {}^	; <UNPREDICTABLE>
    17a8:	b2110000 	andslt	r0, r1, #0
    17ac:	23000000 	movwcs	r0, #0
    17b0:	16000019 			; <UNDEFINED> instruction: 0x16000019
    17b4:	000000bd 	strheq	r0, [r0], -sp
    17b8:	710c0000 	mrsvc	r0, (UNDEF: 12)
    17bc:	94000000 	strls	r0, [r0], #-0
    17c0:	80400018 	subhi	r0, r0, r8, lsl r0
    17c4:	01000004 	tsteq	r0, r4
    17c8:	0ec5012f 	poleqsp	f0, f5, #10.0
    17cc:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    17d0:	14000000 	strne	r0, [r0], #-0
    17d4:	00000093 	muleq	r0, r3, r0
    17d8:	00008814 	andeq	r8, r0, r4, lsl r8
    17dc:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    17e0:	80100000 	andshi	r0, r0, r0
    17e4:	11000004 	tstne	r0, r4
    17e8:	000000a9 	andeq	r0, r0, r9, lsr #1
    17ec:	0000196b 	andeq	r1, r0, fp, ror #18
    17f0:	0000b211 	andeq	fp, r0, r1, lsl r2
    17f4:	0019af00 	andseq	sl, r9, r0, lsl #30
    17f8:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    17fc:	00000000 	andeq	r0, r0, r0
    1800:	0000710c 	andeq	r7, r0, ip, lsl #2
    1804:	0018b400 	andseq	fp, r8, r0, lsl #8
    1808:	0004d040 	andeq	sp, r4, r0, asr #32
    180c:	01300100 	teqeq	r0, r0, lsl #2
    1810:	00000f0b 	andeq	r0, r0, fp, lsl #30
    1814:	00009e14 	andeq	r9, r0, r4, lsl lr
    1818:	00931400 	addseq	r1, r3, r0, lsl #8
    181c:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1820:	14000000 	strne	r0, [r0], #-0
    1824:	0000007d 	andeq	r0, r0, sp, ror r0
    1828:	0004d010 	andeq	sp, r4, r0, lsl r0
    182c:	00a91100 	adceq	r1, r9, r0, lsl #2
    1830:	19f70000 	ldmibne	r7!, {}^	; <UNPREDICTABLE>
    1834:	b2110000 	andslt	r0, r1, #0
    1838:	23000000 	movwcs	r0, #0
    183c:	1600001a 			; <UNDEFINED> instruction: 0x1600001a
    1840:	000000bd 	strheq	r0, [r0], -sp
    1844:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1848:	c4000000 	strgt	r0, [r0], #-0
    184c:	10400018 	subne	r0, r0, r8, lsl r0
    1850:	01000005 	tsteq	r0, r5
    1854:	0f510131 	svceq	0x00510131
    1858:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    185c:	14000000 	strne	r0, [r0], #-0
    1860:	00000093 	muleq	r0, r3, r0
    1864:	00008814 	andeq	r8, r0, r4, lsl r8
    1868:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    186c:	10100000 	andsne	r0, r0, r0
    1870:	11000005 	tstne	r0, r5
    1874:	000000a9 	andeq	r0, r0, r9, lsr #1
    1878:	00001a4b 	andeq	r1, r0, fp, asr #20
    187c:	0000b211 	andeq	fp, r0, r1, lsl r2
    1880:	001a8300 	andseq	r8, sl, r0, lsl #6
    1884:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1888:	00000000 	andeq	r0, r0, r0
    188c:	0000710c 	andeq	r7, r0, ip, lsl #2
    1890:	0018e400 	andseq	lr, r8, r0, lsl #8
    1894:	00055040 	andeq	r5, r5, r0, asr #32
    1898:	01320100 	teqeq	r2, r0, lsl #2
    189c:	00000f97 	muleq	r0, r7, pc	; <UNPREDICTABLE>
    18a0:	00009e14 	andeq	r9, r0, r4, lsl lr
    18a4:	00931400 	addseq	r1, r3, r0, lsl #8
    18a8:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    18ac:	14000000 	strne	r0, [r0], #-0
    18b0:	0000007d 	andeq	r0, r0, sp, ror r0
    18b4:	00055010 	andeq	r5, r5, r0, lsl r0
    18b8:	00a91100 	adceq	r1, r9, r0, lsl #2
    18bc:	1acb0000 	bne	ff2c18c4 <PCB_BASE_APP1+0xba7c16c4>
    18c0:	b2110000 	andslt	r0, r1, #0
    18c4:	03000000 	movweq	r0, #0
    18c8:	1600001b 			; <UNDEFINED> instruction: 0x1600001b
    18cc:	000000bd 	strheq	r0, [r0], -sp
    18d0:	710c0000 	mrsvc	r0, (UNDEF: 12)
    18d4:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    18d8:	b0400018 	sublt	r0, r0, r8, lsl r0
    18dc:	01000005 	tsteq	r0, r5
    18e0:	0fdd0133 	svceq	0x00dd0133
    18e4:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    18e8:	14000000 	strne	r0, [r0], #-0
    18ec:	00000093 	muleq	r0, r3, r0
    18f0:	00008814 	andeq	r8, r0, r4, lsl r8
    18f4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    18f8:	b0100000 	andslt	r0, r0, r0
    18fc:	11000005 	tstne	r0, r5
    1900:	000000a9 	andeq	r0, r0, r9, lsr #1
    1904:	00001b3b 	andeq	r1, r0, fp, lsr fp
    1908:	0000b211 	andeq	fp, r0, r1, lsl r2
    190c:	001b7300 	andseq	r7, fp, r0, lsl #6
    1910:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1914:	00000000 	andeq	r0, r0, r0
    1918:	0000710c 	andeq	r7, r0, ip, lsl #2
    191c:	0018fc00 	andseq	pc, r8, r0, lsl #24
    1920:	00060840 	andeq	r0, r6, r0, asr #16
    1924:	01340100 	teqeq	r4, r0, lsl #2
    1928:	00001023 	andeq	r1, r0, r3, lsr #32
    192c:	00009e14 	andeq	r9, r0, r4, lsl lr
    1930:	00931400 	addseq	r1, r3, r0, lsl #8
    1934:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1938:	14000000 	strne	r0, [r0], #-0
    193c:	0000007d 	andeq	r0, r0, sp, ror r0
    1940:	00060810 	andeq	r0, r6, r0, lsl r8
    1944:	00a91100 	adceq	r1, r9, r0, lsl #2
    1948:	1bab0000 	blne	feac1950 <PCB_BASE_APP1+0xb9fc1750>
    194c:	b2110000 	andslt	r0, r1, #0
    1950:	ef000000 	svc	0x00000000
    1954:	1600001b 			; <UNDEFINED> instruction: 0x1600001b
    1958:	000000bd 	strheq	r0, [r0], -sp
    195c:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1960:	2c000000 	stccs	0, cr0, [r0], {-0}
    1964:	68400019 	stmdavs	r0, {r0, r3, r4}^
    1968:	01000006 	tsteq	r0, r6
    196c:	10690135 	rsbne	r0, r9, r5, lsr r1
    1970:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1974:	14000000 	strne	r0, [r0], #-0
    1978:	00000093 	muleq	r0, r3, r0
    197c:	00008814 	andeq	r8, r0, r4, lsl r8
    1980:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1984:	68100000 	ldmdavs	r0, {}	; <UNPREDICTABLE>
    1988:	11000006 	tstne	r0, r6
    198c:	000000a9 	andeq	r0, r0, r9, lsr #1
    1990:	00001c37 	andeq	r1, r0, r7, lsr ip
    1994:	0000b211 	andeq	fp, r0, r1, lsl r2
    1998:	001c6f00 	andseq	r6, ip, r0, lsl #30
    199c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    19a0:	00000000 	andeq	r0, r0, r0
    19a4:	0000710c 	andeq	r7, r0, ip, lsl #2
    19a8:	00198400 	andseq	r8, r9, r0, lsl #8
    19ac:	0006d040 	andeq	sp, r6, r0, asr #32
    19b0:	01360100 	teqeq	r6, r0, lsl #2
    19b4:	000010af 	andeq	r1, r0, pc, lsr #1
    19b8:	00009e14 	andeq	r9, r0, r4, lsl lr
    19bc:	00931400 	addseq	r1, r3, r0, lsl #8
    19c0:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    19c4:	14000000 	strne	r0, [r0], #-0
    19c8:	0000007d 	andeq	r0, r0, sp, ror r0
    19cc:	0006d010 	andeq	sp, r6, r0, lsl r0
    19d0:	00a91100 	adceq	r1, r9, r0, lsl #2
    19d4:	1ca70000 	stcne	0, cr0, [r7]
    19d8:	b2110000 	andslt	r0, r1, #0
    19dc:	eb000000 	bl	19e4 <ABORT_STACK_SIZE+0x15e4>
    19e0:	1600001c 			; <UNDEFINED> instruction: 0x1600001c
    19e4:	000000bd 	strheq	r0, [r0], -sp
    19e8:	710c0000 	mrsvc	r0, (UNDEF: 12)
    19ec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    19f0:	2840001a 	stmdacs	r0, {r1, r3, r4}^
    19f4:	01000007 	tsteq	r0, r7
    19f8:	10f50137 	rscsne	r0, r5, r7, lsr r1
    19fc:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1a00:	14000000 	strne	r0, [r0], #-0
    1a04:	00000093 	muleq	r0, r3, r0
    1a08:	00008814 	andeq	r8, r0, r4, lsl r8
    1a0c:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1a10:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    1a14:	11000007 	tstne	r0, r7
    1a18:	000000a9 	andeq	r0, r0, r9, lsr #1
    1a1c:	00001d33 	andeq	r1, r0, r3, lsr sp
    1a20:	0000b211 	andeq	fp, r0, r1, lsl r2
    1a24:	001d7700 	andseq	r7, sp, r0, lsl #14
    1a28:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1a2c:	00000000 	andeq	r0, r0, r0
    1a30:	00007113 	andeq	r7, r0, r3, lsl r1
    1a34:	001a9c00 	andseq	r9, sl, r0, lsl #24
    1a38:	00011440 	andeq	r1, r1, r0, asr #8
    1a3c:	013a0100 	teqeq	sl, r0, lsl #2
    1a40:	0000113f 	andeq	r1, r0, pc, lsr r1
    1a44:	00009e14 	andeq	r9, r0, r4, lsl lr
    1a48:	00931400 	addseq	r1, r3, r0, lsl #8
    1a4c:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1a50:	14000000 	strne	r0, [r0], #-0
    1a54:	0000007d 	andeq	r0, r0, sp, ror r0
    1a58:	001a9c15 	andseq	r9, sl, r5, lsl ip
    1a5c:	00011440 	andeq	r1, r1, r0, asr #8
    1a60:	00a91100 	adceq	r1, r9, r0, lsl #2
    1a64:	1dbf0000 	ldcne	0, cr0, [pc]	; 1a6c <ABORT_STACK_SIZE+0x166c>
    1a68:	b2110000 	andslt	r0, r1, #0
    1a6c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1a70:	1600001e 			; <UNDEFINED> instruction: 0x1600001e
    1a74:	000000bd 	strheq	r0, [r0], -sp
    1a78:	71130000 	tstvc	r3, r0
    1a7c:	b0000000 	andlt	r0, r0, r0
    1a80:	e440001b 	strb	r0, [r0], #-27	; 0xffffffe5
    1a84:	01000000 	mrseq	r0, (UNDEF: 0)
    1a88:	1189013b 	orrne	r0, r9, fp, lsr r1
    1a8c:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1a90:	14000000 	strne	r0, [r0], #-0
    1a94:	00000093 	muleq	r0, r3, r0
    1a98:	00008814 	andeq	r8, r0, r4, lsl r8
    1a9c:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1aa0:	b0150000 	andslt	r0, r5, r0
    1aa4:	e440001b 	strb	r0, [r0], #-27	; 0xffffffe5
    1aa8:	11000000 	mrsne	r0, (UNDEF: 0)
    1aac:	000000a9 	andeq	r0, r0, r9, lsr #1
    1ab0:	00001e7f 	andeq	r1, r0, pc, ror lr
    1ab4:	0000b211 	andeq	fp, r0, r1, lsl r2
    1ab8:	001ec200 	andseq	ip, lr, r0, lsl #4
    1abc:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1ac0:	00000000 	andeq	r0, r0, r0
    1ac4:	001ca018 	andseq	sl, ip, r8, lsl r0
    1ac8:	00151c40 	andseq	r1, r5, r0, asr #24
    1acc:	1cac1800 	stcne	8, cr1, [ip]
    1ad0:	152d4000 	strne	r4, [sp, #-0]!
    1ad4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1ad8:	40001400 	andmi	r1, r0, r0, lsl #8
    1adc:	000015c0 	andeq	r1, r0, r0, asr #11
    1ae0:	00140418 	andseq	r0, r4, r8, lsl r4
    1ae4:	0015c740 	andseq	ip, r5, r0, asr #14
    1ae8:	14182200 	ldrne	r2, [r8], #-512	; 0xfffffe00
    1aec:	15ce4000 	strbne	r4, [lr]
    1af0:	11c70000 	bicne	r0, r7, r0
    1af4:	01230000 	teqeq	r3, r0
    1af8:	7f740750 	svcvc	0x00740750
    1afc:	00752435 	rsbseq	r2, r5, r5, lsr r4
    1b00:	30180021 	andscc	r0, r8, r1, lsr #32
    1b04:	df400014 	svcle	0x00400014
    1b08:	18000015 	stmdane	r0, {r0, r2, r4}
    1b0c:	40001478 	andmi	r1, r0, r8, ror r4
    1b10:	000015e6 	andeq	r1, r0, r6, ror #11
    1b14:	00147c18 	andseq	r7, r4, r8, lsl ip
    1b18:	0015ed40 	andseq	lr, r5, r0, asr #26
    1b1c:	14801800 	strne	r1, [r0], #2048	; 0x800
    1b20:	15f44000 	ldrbne	r4, [r4, #0]!
    1b24:	b0180000 	andslt	r0, r8, r0
    1b28:	fb40001c 	blx	1001ba2 <STACK_SIZE+0x801ba2>
    1b2c:	18000015 	stmdane	r0, {r0, r2, r4}
    1b30:	40001cb4 			; <UNDEFINED> instruction: 0x40001cb4
    1b34:	00001602 	andeq	r1, r0, r2, lsl #12
    1b38:	001cb818 	andseq	fp, ip, r8, lsl r8
    1b3c:	00161040 	andseq	r1, r6, r0, asr #32
    1b40:	1cc41900 	stclne	9, cr1, [r4], {0}
    1b44:	16094000 	strne	r4, [r9], -r0
    1b48:	1d000000 	stcne	0, cr0, [r0, #-0]
    1b4c:	00000388 	andeq	r0, r0, r8, lsl #7
    1b50:	1cc4df01 	stclne	15, cr13, [r4], {1}
    1b54:	00e04000 	rsceq	r4, r0, r0
    1b58:	9c010000 	stcls	0, cr0, [r1], {-0}
    1b5c:	0000139b 	muleq	r0, fp, r3
    1b60:	01006929 	tsteq	r0, r9, lsr #18
    1b64:	0000c9e1 	andeq	ip, r0, r1, ror #19
    1b68:	001eef00 	andseq	lr, lr, r0, lsl #30
    1b6c:	006a2900 	rsbeq	r2, sl, r0, lsl #18
    1b70:	00c9e101 	sbceq	lr, r9, r1, lsl #2
    1b74:	1f020000 	svcne	0x00020000
    1b78:	152a0000 	strne	r0, [sl, #-0]!
    1b7c:	0c000009 	stceq	0, cr0, [r0], {9}
    1b80:	1840001d 	stmdane	r0, {r0, r2, r3, r4}^
    1b84:	01000000 	mrseq	r0, (UNDEF: 0)
    1b88:	00127bf0 			; <UNDEFINED> instruction: 0x00127bf0
    1b8c:	1d101800 	ldcne	8, cr1, [r0, #-0]
    1b90:	15b94000 	ldrne	r4, [r9, #0]!
    1b94:	242b0000 	strtcs	r0, [fp], #-0
    1b98:	9240001d 	subls	r0, r0, #29
    1b9c:	23000015 	movwcs	r0, #21
    1ba0:	30015301 	andcc	r5, r1, r1, lsl #6
    1ba4:	01520123 	cmpeq	r2, r3, lsr #2
    1ba8:	51012330 	tstpl	r1, r0, lsr r3
    1bac:	01233001 	teqeq	r3, r1
    1bb0:	eb090250 	bl	2424f8 <IRQ_STACK_SIZE+0x23a4f8>
    1bb4:	8d2a0000 	stchi	0, cr0, [sl, #-0]
    1bb8:	48000008 	stmdami	r0, {r3}
    1bbc:	4840001d 	stmdami	r0, {r0, r2, r3, r4}^
    1bc0:	01000000 	mrseq	r0, (UNDEF: 0)
    1bc4:	0012fbfe 			; <UNDEFINED> instruction: 0x0012fbfe
    1bc8:	1d602200 	sfmne	f2, 2, [r0, #-0]
    1bcc:	15924000 	ldrne	r4, [r2]
    1bd0:	12b00000 	adcsne	r0, r0, #0
    1bd4:	01230000 	teqeq	r3, r0
    1bd8:	200a0352 	andcs	r0, sl, r2, asr r3
    1bdc:	51012301 	tstpl	r1, r1, lsl #6
    1be0:	01100a03 	tsteq	r0, r3, lsl #20
    1be4:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1be8:	2200ea09 	andcs	lr, r0, #36864	; 0x9000
    1bec:	40001d78 	andmi	r1, r0, r8, ror sp
    1bf0:	00001592 	muleq	r0, r2, r5
    1bf4:	000012ce 	andeq	r1, r0, lr, asr #5
    1bf8:	01530123 	cmpeq	r3, r3, lsr #2
    1bfc:	51012330 	tstpl	r1, r0, lsr r3
    1c00:	01233001 	teqeq	r3, r1
    1c04:	e9090250 	stmdb	r9, {r4, r6, r9}
    1c08:	1d8c2200 	sfmne	f2, 4, [ip]
    1c0c:	15924000 	ldrne	r4, [r2]
    1c10:	12f10000 	rscsne	r0, r1, #0
    1c14:	01230000 	teqeq	r3, r0
    1c18:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1c1c:	30015201 	andcc	r5, r1, r1, lsl #4
    1c20:	01510123 	cmpeq	r1, r3, lsr #2
    1c24:	50012331 	andpl	r2, r1, r1, lsr r3
    1c28:	00eb0902 	rsceq	r0, fp, r2, lsl #18
    1c2c:	001d9018 	andseq	r9, sp, r8, lsl r0
    1c30:	0015b240 	andseq	fp, r5, r0, asr #4
    1c34:	d4180000 	ldrle	r0, [r8], #-0
    1c38:	c040001c 	subgt	r0, r0, ip, lsl r0
    1c3c:	18000015 	stmdane	r0, {r0, r2, r4}
    1c40:	40001cdc 	ldrdmi	r1, [r0], -ip
    1c44:	000015c7 	andeq	r1, r0, r7, asr #11
    1c48:	001ce018 	andseq	lr, ip, r8, lsl r0
    1c4c:	0015e640 	andseq	lr, r5, r0, asr #12
    1c50:	1cf42200 	lfmne	f2, 2, [r4]
    1c54:	16174000 	ldrne	r4, [r7], -r0
    1c58:	132f0000 	teqne	pc, #0
    1c5c:	01230000 	teqeq	r3, r0
    1c60:	7f740750 	svcvc	0x00740750
    1c64:	00752435 	rsbseq	r2, r5, r5, lsr r4
    1c68:	0c180021 	ldceq	0, cr0, [r8], {33}	; 0x21
    1c6c:	df40001d 	svcle	0x0040001d
    1c70:	22000015 	andcs	r0, r0, #21
    1c74:	40001d38 	andmi	r1, r0, r8, lsr sp
    1c78:	00001592 	muleq	r0, r2, r5
    1c7c:	0000135b 	andeq	r1, r0, fp, asr r3
    1c80:	01530123 	cmpeq	r3, r3, lsr #2
    1c84:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    1c88:	01233001 	teqeq	r3, r1
    1c8c:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    1c90:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1c94:	3c1800e8 	ldccc	0, cr0, [r8], {232}	; 0xe8
    1c98:	ed40001d 	stcl	0, cr0, [r0, #-116]	; 0xffffff8c
    1c9c:	18000015 	stmdane	r0, {r0, r2, r4}
    1ca0:	40001d40 	andmi	r1, r0, r0, asr #26
    1ca4:	000015f4 	strdeq	r1, [r0], -r4
    1ca8:	001d4418 	andseq	r4, sp, r8, lsl r4
    1cac:	0000de40 	andeq	sp, r0, r0, asr #28
    1cb0:	1d481800 	stclne	8, cr1, [r8, #-0]
    1cb4:	15fb4000 	ldrbne	r4, [fp, #0]!
    1cb8:	94180000 	ldrls	r0, [r8], #-0
    1cbc:	0240001d 	subeq	r0, r0, #29
    1cc0:	18000016 	stmdane	r0, {r1, r2, r4}
    1cc4:	40001d98 	mulmi	r0, r8, sp
    1cc8:	00001610 	andeq	r1, r0, r0, lsl r6
    1ccc:	001da419 	andseq	sl, sp, r9, lsl r4
    1cd0:	00160940 	andseq	r0, r6, r0, asr #18
    1cd4:	c02e0000 	eorgt	r0, lr, r0
    1cd8:	01000005 	tsteq	r0, r5
    1cdc:	1da40104 	stfnes	f0, [r4, #16]!
    1ce0:	00f84000 	rscseq	r4, r8, r0
    1ce4:	9c010000 	stcls	0, cr0, [r1], {-0}
    1ce8:	0000151c 	andeq	r1, r0, ip, lsl r5
    1cec:	0100692f 	tsteq	r0, pc, lsr #18
    1cf0:	00c90106 	sbceq	r0, r9, r6, lsl #2
    1cf4:	1f390000 	svcne	0x00390000
    1cf8:	6a2f0000 	bvs	bc1d00 <STACK_SIZE+0x3c1d00>
    1cfc:	01060100 	mrseq	r0, (UNDEF: 22)
    1d00:	000000c9 	andeq	r0, r0, r9, asr #1
    1d04:	00001f4c 	andeq	r1, r0, ip, asr #30
    1d08:	00091513 	andeq	r1, r9, r3, lsl r5
    1d0c:	001de800 	andseq	lr, sp, r0, lsl #16
    1d10:	00001840 	andeq	r1, r0, r0, asr #16
    1d14:	01140100 	tsteq	r4, r0, lsl #2
    1d18:	0000140a 	andeq	r1, r0, sl, lsl #8
    1d1c:	001dec18 	andseq	lr, sp, r8, lsl ip
    1d20:	0015b940 	andseq	fp, r5, r0, asr #18
    1d24:	1e002b00 	vmlane.f64	d2, d0, d0
    1d28:	15924000 	ldrne	r4, [r2]
    1d2c:	01230000 	teqeq	r3, r0
    1d30:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1d34:	30015201 	andcc	r5, r1, r1, lsl #4
    1d38:	01510123 	cmpeq	r1, r3, lsr #2
    1d3c:	50012330 	andpl	r2, r1, r0, lsr r3
    1d40:	00eb0902 	rsceq	r0, fp, r2, lsl #18
    1d44:	00d63000 	sbcseq	r3, r6, r0
    1d48:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1d4c:	002c4000 	eoreq	r4, ip, r0
    1d50:	15010000 	strne	r0, [r1, #-0]
    1d54:	088d1301 	stmeq	sp, {r0, r8, r9, ip}
    1d58:	1e400000 	cdpne	0, 4, cr0, cr0, cr0, {0}
    1d5c:	00484000 	subeq	r4, r8, r0
    1d60:	1d010000 	stcne	0, cr0, [r1, #-0]
    1d64:	00149f01 	andseq	r9, r4, r1, lsl #30
    1d68:	1e582200 	cdpne	2, 5, cr2, cr8, cr0, {0}
    1d6c:	15924000 	ldrne	r4, [r2]
    1d70:	14500000 	ldrbne	r0, [r0], #-0
    1d74:	01230000 	teqeq	r3, r0
    1d78:	200a0352 	andcs	r0, sl, r2, asr r3
    1d7c:	51012301 	tstpl	r1, r1, lsl #6
    1d80:	01100a03 	tsteq	r0, r3, lsl #20
    1d84:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1d88:	2200ea09 	andcs	lr, r0, #36864	; 0x9000
    1d8c:	40001e70 	andmi	r1, r0, r0, ror lr
    1d90:	00001592 	muleq	r0, r2, r5
    1d94:	00001470 	andeq	r1, r0, r0, ror r4
    1d98:	02530123 	subseq	r0, r3, #-1073741816	; 0xc0000008
    1d9c:	01230074 	teqeq	r3, r4, ror r0
    1da0:	00740251 	rsbseq	r0, r4, r1, asr r2
    1da4:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1da8:	2200e909 	andcs	lr, r0, #147456	; 0x24000
    1dac:	40001e84 	andmi	r1, r0, r4, lsl #29
    1db0:	00001592 	muleq	r0, r2, r5
    1db4:	00001495 	muleq	r0, r5, r4
    1db8:	02530123 	subseq	r0, r3, #-1073741816	; 0xc0000008
    1dbc:	01230074 	teqeq	r3, r4, ror r0
    1dc0:	00740252 	rsbseq	r0, r4, r2, asr r2
    1dc4:	01510123 	cmpeq	r1, r3, lsr #2
    1dc8:	50012331 	andpl	r2, r1, r1, lsr r3
    1dcc:	00eb0902 	rsceq	r0, fp, r2, lsl #18
    1dd0:	001e8818 	andseq	r8, lr, r8, lsl r8
    1dd4:	0015b240 	andseq	fp, r5, r0, asr #4
    1dd8:	b4180000 	ldrlt	r0, [r8], #-0
    1ddc:	c040001d 	subgt	r0, r0, sp, lsl r0
    1de0:	18000015 	stmdane	r0, {r0, r2, r4}
    1de4:	40001dbc 			; <UNDEFINED> instruction: 0x40001dbc
    1de8:	000015c7 	andeq	r1, r0, r7, asr #11
    1dec:	001dd022 	andseq	sp, sp, r2, lsr #32
    1df0:	0015ce40 	andseq	ip, r5, r0, asr #28
    1df4:	0014ca00 	andseq	ip, r4, r0, lsl #20
    1df8:	50012300 	andpl	r2, r1, r0, lsl #6
    1dfc:	357f7407 	ldrbcc	r7, [pc, #-1031]!	; 19fd <ABORT_STACK_SIZE+0x15fd>
    1e00:	21007524 	tstcs	r0, r4, lsr #10
    1e04:	1de81800 	stclne	8, cr1, [r8]
    1e08:	15df4000 	ldrbne	r4, [pc]	; 1e10 <ABORT_STACK_SIZE+0x1a10>
    1e0c:	30180000 	andscc	r0, r8, r0
    1e10:	e640001e 			; <UNDEFINED> instruction: 0xe640001e
    1e14:	18000015 	stmdane	r0, {r0, r2, r4}
    1e18:	40001e34 	andmi	r1, r0, r4, lsr lr
    1e1c:	000015ed 	andeq	r1, r0, sp, ror #11
    1e20:	001e3818 	andseq	r3, lr, r8, lsl r8
    1e24:	0015f440 	andseq	pc, r5, r0, asr #8
    1e28:	1e3c1800 	cdpne	8, 3, cr1, cr12, cr0, {0}
    1e2c:	00de4000 	sbcseq	r4, lr, r0
    1e30:	40180000 	andsmi	r0, r8, r0
    1e34:	fb40001e 	blx	1001eb6 <STACK_SIZE+0x801eb6>
    1e38:	18000015 	stmdane	r0, {r0, r2, r4}
    1e3c:	40001e8c 	andmi	r1, r0, ip, lsl #29
    1e40:	00001602 	andeq	r1, r0, r2, lsl #12
    1e44:	001e9018 	andseq	r9, lr, r8, lsl r0
    1e48:	00161040 	andseq	r1, r6, r0, asr #32
    1e4c:	1e9c1900 	cdpne	9, 9, cr1, cr12, cr0, {0}
    1e50:	16094000 	strne	r4, [r9], -r0
    1e54:	31000000 	mrscc	r0, (UNDEF: 0)
    1e58:	0000052d 	andeq	r0, r0, sp, lsr #10
    1e5c:	152da702 	strne	sl, [sp, #-1794]!	; 0xfffff8fe
    1e60:	3c320000 	ldccc	0, cr0, [r2], #-0
    1e64:	00000000 	andeq	r0, r0, r0
    1e68:	00063f31 	andeq	r3, r6, r1, lsr pc
    1e6c:	3eaa0200 	cdpcc	2, 10, cr0, cr10, cr0, {0}
    1e70:	32000015 	andcc	r0, r0, #21
    1e74:	0000003c 	andeq	r0, r0, ip, lsr r0
    1e78:	040e3300 	streq	r3, [lr], #-768	; 0xfffffd00
    1e7c:	cb020000 	blgt	81e84 <IRQ_STACK_SIZE+0x79e84>
    1e80:	0000003c 	andeq	r0, r0, ip, lsr r0
    1e84:	00001553 	andeq	r1, r0, r3, asr r5
    1e88:	00003c32 	andeq	r3, r0, r2, lsr ip
    1e8c:	47330000 	ldrmi	r0, [r3, -r0]!
    1e90:	02000005 	andeq	r0, r0, #5
    1e94:	00003cca 	andeq	r3, r0, sl, asr #25
    1e98:	00156800 	andseq	r6, r5, r0, lsl #16
    1e9c:	003c3200 	eorseq	r3, ip, r0, lsl #4
    1ea0:	33000000 	movwcc	r0, #0
    1ea4:	00000400 	andeq	r0, r0, r0, lsl #8
    1ea8:	003cc802 	eorseq	ip, ip, r2, lsl #16
    1eac:	157d0000 	ldrbne	r0, [sp, #-0]!
    1eb0:	3c320000 	ldccc	0, cr0, [r2], #-0
    1eb4:	00000000 	andeq	r0, r0, r0
    1eb8:	00066c33 	andeq	r6, r6, r3, lsr ip
    1ebc:	3cc90200 	sfmcc	f0, 2, [r9], {0}
    1ec0:	92000000 	andls	r0, r0, #0
    1ec4:	32000015 	andcc	r0, r0, #21
    1ec8:	0000003c 	andeq	r0, r0, ip, lsr r0
    1ecc:	03b73100 			; <UNDEFINED> instruction: 0x03b73100
    1ed0:	41020000 	mrsmi	r0, (UNDEF: 2)
    1ed4:	000015b2 			; <UNDEFINED> instruction: 0x000015b2
    1ed8:	00003c32 	andeq	r3, r0, r2, lsr ip
    1edc:	00c93200 	sbceq	r3, r9, r0, lsl #4
    1ee0:	c9320000 	ldmdbgt	r2!, {}	; <UNPREDICTABLE>
    1ee4:	32000000 	andcc	r0, r0, #0
    1ee8:	000000c9 	andeq	r0, r0, r9, asr #1
    1eec:	04883400 	streq	r3, [r8], #1024	; 0x400
    1ef0:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
    1ef4:	00044434 	andeq	r4, r4, r4, lsr r4
    1ef8:	346f0200 	strbtcc	r0, [pc], #-512	; 1f00 <ABORT_STACK_SIZE+0x1b00>
    1efc:	000004d9 	ldrdeq	r0, [r0], -r9
    1f00:	7b348d02 	blvc	d25310 <STACK_SIZE+0x525310>
    1f04:	02000006 	andeq	r0, r0, #6
    1f08:	04b9318c 	ldrteq	r3, [r9], #396	; 0x18c
    1f0c:	9d020000 	stcls	0, cr0, [r2, #-0]
    1f10:	000015df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    1f14:	00003c32 	andeq	r3, r0, r2, lsr ip
    1f18:	8b340000 	blhi	d01f20 <STACK_SIZE+0x501f20>
    1f1c:	02000006 	andeq	r0, r0, #6
    1f20:	05203494 	streq	r3, [r0, #-1172]!	; 0xfffffb6c
    1f24:	a6020000 	strge	r0, [r2], -r0
    1f28:	00033434 	andeq	r3, r3, r4, lsr r4
    1f2c:	34b10200 	ldrtcc	r0, [r1], #512	; 0x200
    1f30:	000003c2 	andeq	r0, r0, r2, asr #7
    1f34:	57349302 	ldrpl	r9, [r4, -r2, lsl #6]!
    1f38:	02000005 	andeq	r0, r0, #5
    1f3c:	064b34a5 	strbeq	r3, [fp], -r5, lsr #9
    1f40:	8a020000 	bhi	81f48 <IRQ_STACK_SIZE+0x79f48>
    1f44:	0004fc34 	andeq	pc, r4, r4, lsr ip	; <UNPREDICTABLE>
    1f48:	34920200 	ldrcc	r0, [r2], #512	; 0x200
    1f4c:	0000041f 	andeq	r0, r0, pc, lsl r4
    1f50:	27358b02 	ldrcs	r8, [r5, -r2, lsl #22]!
    1f54:	02000006 	andeq	r0, r0, #6
    1f58:	003c3298 	mlaseq	ip, r8, r2, r3
    1f5c:	00000000 	andeq	r0, r0, r0
    1f60:	0000038c 	andeq	r0, r0, ip, lsl #7
    1f64:	061d0004 	ldreq	r0, [sp], -r4
    1f68:	01040000 	mrseq	r0, (UNDEF: 4)
    1f6c:	00000152 	andeq	r0, r0, r2, asr r1
    1f70:	00079701 	andeq	r9, r7, r1, lsl #14
    1f74:	00012500 	andeq	r2, r1, r0, lsl #10
    1f78:	001e9c00 	andseq	r9, lr, r0, lsl #24
    1f7c:	00028040 	andeq	r8, r2, r0, asr #32
    1f80:	00043800 	andeq	r3, r4, r0, lsl #16
    1f84:	06010200 	streq	r0, [r1], -r0, lsl #4
    1f88:	00000072 	andeq	r0, r0, r2, ror r0
    1f8c:	70080102 	andvc	r0, r8, r2, lsl #2
    1f90:	02000000 	andeq	r0, r0, #0
    1f94:	02580502 	subseq	r0, r8, #8388608	; 0x800000
    1f98:	02020000 	andeq	r0, r2, #0
    1f9c:	00002707 	andeq	r2, r0, r7, lsl #14
    1fa0:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    1fa4:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1fa8:	18070402 	stmdane	r7, {r1, sl}
    1fac:	02000001 	andeq	r0, r0, #1
    1fb0:	021f0508 	andseq	r0, pc, #8, 10	; 0x2000000
    1fb4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1fb8:	00010e07 	andeq	r0, r1, r7, lsl #28
    1fbc:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    1fc0:	00000224 	andeq	r0, r0, r4, lsr #4
    1fc4:	0b070402 	bleq	1c2fd4 <IRQ_STACK_SIZE+0x1bafd4>
    1fc8:	02000002 	andeq	r0, r0, #2
    1fcc:	01130704 	tsteq	r3, r4, lsl #14
    1fd0:	01020000 	mrseq	r0, (UNDEF: 2)
    1fd4:	00007908 	andeq	r7, r0, r8, lsl #18
    1fd8:	07be0400 	ldreq	r0, [lr, r0, lsl #8]!
    1fdc:	15010000 	strne	r0, [r1, #-0]
    1fe0:	40001e9c 	mulmi	r0, ip, lr
    1fe4:	00000018 	andeq	r0, r0, r8, lsl r0
    1fe8:	009d9c01 	addseq	r9, sp, r1, lsl #24
    1fec:	65050000 	strvs	r0, [r5, #-0]
    1ff0:	1501006e 	strne	r0, [r1, #-110]	; 0xffffff92
    1ff4:	00000041 	andeq	r0, r0, r1, asr #32
    1ff8:	00001f83 	andeq	r1, r0, r3, lsl #31
    1ffc:	07ef0400 	strbeq	r0, [pc, r0, lsl #8]!
    2000:	1a010000 	bne	42008 <IRQ_STACK_SIZE+0x3a008>
    2004:	40001eb4 			; <UNDEFINED> instruction: 0x40001eb4
    2008:	00000014 	andeq	r0, r0, r4, lsl r0
    200c:	00cd9c01 	sbceq	r9, sp, r1, lsl #24
    2010:	63060000 	movwvs	r0, #24576	; 0x6000
    2014:	01000007 	tsteq	r0, r7
    2018:	0000411a 	andeq	r4, r0, sl, lsl r1
    201c:	06500100 	ldrbeq	r0, [r0], -r0, lsl #2
    2020:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2024:	00411a01 	subeq	r1, r1, r1, lsl #20
    2028:	51010000 	mrspl	r0, (UNDEF: 1)
    202c:	06b70400 	ldrteq	r0, [r7], r0, lsl #8
    2030:	1f010000 	svcne	0x00010000
    2034:	40001ec8 	andmi	r1, r0, r8, asr #29
    2038:	00000018 	andeq	r0, r0, r8, lsl r0
    203c:	00ff9c01 	rscseq	r9, pc, r1, lsl #24
    2040:	63070000 	movwvs	r0, #28672	; 0x7000
    2044:	01000007 	tsteq	r0, r7
    2048:	0000411f 	andeq	r4, r0, pc, lsl r1
    204c:	001fa400 	andseq	sl, pc, r0, lsl #8
    2050:	06ab0600 	strteq	r0, [fp], r0, lsl #12
    2054:	1f010000 	svcne	0x00010000
    2058:	00000041 	andeq	r0, r0, r1, asr #32
    205c:	04005101 	streq	r5, [r0], #-257	; 0xfffffeff
    2060:	00000769 	andeq	r0, r0, r9, ror #14
    2064:	1ee02401 	cdpne	4, 14, cr2, cr0, cr1, {0}
    2068:	004c4000 	subeq	r4, ip, r0
    206c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2070:	00000131 	andeq	r0, r0, r1, lsr r1
    2074:	00076306 	andeq	r6, r7, r6, lsl #6
    2078:	41240100 	teqmi	r4, r0, lsl #2
    207c:	01000000 	mrseq	r0, (UNDEF: 0)
    2080:	07dc0750 			; <UNDEFINED> instruction: 0x07dc0750
    2084:	24010000 	strcs	r0, [r1], #-0
    2088:	00000041 	andeq	r0, r0, r1, asr #32
    208c:	00001fc5 	andeq	r1, r0, r5, asr #31
    2090:	071b0400 	ldreq	r0, [fp, -r0, lsl #8]
    2094:	30010000 	andcc	r0, r1, r0
    2098:	40001f2c 	andmi	r1, r0, ip, lsr #30
    209c:	0000004c 	andeq	r0, r0, ip, asr #32
    20a0:	01639c01 	cmneq	r3, r1, lsl #24
    20a4:	63060000 	movwvs	r0, #24576	; 0x6000
    20a8:	01000007 	tsteq	r0, r7
    20ac:	00004130 	andeq	r4, r0, r0, lsr r1
    20b0:	07500100 	ldrbeq	r0, [r0, -r0, lsl #2]
    20b4:	000007dc 	ldrdeq	r0, [r0], -ip
    20b8:	00413001 	subeq	r3, r1, r1
    20bc:	1fff0000 	svcne	0x00ff0000
    20c0:	04000000 	streq	r0, [r0], #-0
    20c4:	000006f7 	strdeq	r0, [r0], -r7
    20c8:	1f783c01 	svcne	0x00783c01
    20cc:	00844000 	addeq	r4, r4, r0
    20d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    20d4:	000001a6 	andeq	r0, r0, r6, lsr #3
    20d8:	00076307 	andeq	r6, r7, r7, lsl #6
    20dc:	413c0100 	teqmi	ip, r0, lsl #2
    20e0:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    20e4:	07000020 	streq	r0, [r0, -r0, lsr #32]
    20e8:	000007dc 	ldrdeq	r0, [r0], -ip
    20ec:	00413c01 	subeq	r3, r1, r1, lsl #24
    20f0:	20730000 	rsbscs	r0, r3, r0
    20f4:	ab070000 	blge	1c20fc <IRQ_STACK_SIZE+0x1ba0fc>
    20f8:	01000006 	tsteq	r0, r6
    20fc:	0000413c 	andeq	r4, r0, ip, lsr r1
    2100:	0020ad00 	eoreq	sl, r0, r0, lsl #26
    2104:	31040000 	mrscc	r0, (UNDEF: 4)
    2108:	01000007 	tsteq	r0, r7
    210c:	001ffc48 	andseq	pc, pc, r8, asr #24
    2110:	00008c40 	andeq	r8, r0, r0, asr #24
    2114:	e99c0100 	ldmib	ip, {r8}
    2118:	07000001 	streq	r0, [r0, -r1]
    211c:	00000763 	andeq	r0, r0, r3, ror #14
    2120:	00414801 	subeq	r4, r1, r1, lsl #16
    2124:	20e70000 	rsccs	r0, r7, r0
    2128:	dc070000 	stcle	0, cr0, [r7], {-0}
    212c:	01000007 	tsteq	r0, r7
    2130:	00004148 	andeq	r4, r0, r8, asr #2
    2134:	00212100 	eoreq	r2, r1, r0, lsl #2
    2138:	07d50700 	ldrbeq	r0, [r5, r0, lsl #14]
    213c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    2140:	00000041 	andeq	r0, r0, r1, asr #32
    2144:	0000215b 	andeq	r2, r0, fp, asr r1
    2148:	00f60400 	rscseq	r0, r6, r0, lsl #8
    214c:	54010000 	strpl	r0, [r1], #-0
    2150:	40002088 	andmi	r2, r0, r8, lsl #1
    2154:	00000048 	andeq	r0, r0, r8, asr #32
    2158:	021d9c01 	andseq	r9, sp, #256	; 0x100
    215c:	63070000 	movwvs	r0, #28672	; 0x7000
    2160:	01000007 	tsteq	r0, r7
    2164:	00004154 	andeq	r4, r0, r4, asr r1
    2168:	00219500 	eoreq	r9, r1, r0, lsl #10
    216c:	07dc0700 	ldrbeq	r0, [ip, r0, lsl #14]
    2170:	54010000 	strpl	r0, [r1], #-0
    2174:	00000041 	andeq	r0, r0, r1, asr #32
    2178:	000021c1 	andeq	r2, r0, r1, asr #3
    217c:	077e0800 	ldrbeq	r0, [lr, -r0, lsl #16]!
    2180:	60010000 	andvs	r0, r1, r0
    2184:	00000048 	andeq	r0, r0, r8, asr #32
    2188:	400020d0 	ldrdmi	r2, [r0], -r0
    218c:	0000001c 	andeq	r0, r0, ip, lsl r0
    2190:	02469c01 	subeq	r9, r6, #256	; 0x100
    2194:	63070000 	movwvs	r0, #28672	; 0x7000
    2198:	01000007 	tsteq	r0, r7
    219c:	00004160 	andeq	r4, r0, r0, ror #2
    21a0:	0021fb00 	eoreq	pc, r1, r0, lsl #22
    21a4:	b5040000 	strlt	r0, [r4, #-0]
    21a8:	01000002 	tsteq	r0, r2
    21ac:	0020ec65 	eoreq	lr, r0, r5, ror #24
    21b0:	00001840 	andeq	r1, r0, r0, asr #16
    21b4:	789c0100 	ldmvc	ip, {r8}
    21b8:	07000002 	streq	r0, [r0, -r2]
    21bc:	00000763 	andeq	r0, r0, r3, ror #14
    21c0:	00416501 	subeq	r6, r1, r1, lsl #10
    21c4:	221c0000 	andscs	r0, ip, #0
    21c8:	cd060000 	stcgt	0, cr0, [r6, #-0]
    21cc:	01000006 	tsteq	r0, r6
    21d0:	00004165 	andeq	r4, r0, r5, ror #2
    21d4:	00510100 	subseq	r0, r1, r0, lsl #2
    21d8:	0007a604 	andeq	sl, r7, r4, lsl #12
    21dc:	046a0100 	strbteq	r0, [sl], #-256	; 0xffffff00
    21e0:	18400021 	stmdane	r0, {r0, r5}^
    21e4:	01000000 	mrseq	r0, (UNDEF: 0)
    21e8:	0002b99c 	muleq	r2, ip, r9
    21ec:	07e20700 	strbeq	r0, [r2, r0, lsl #14]!
    21f0:	6a010000 	bvs	421f8 <IRQ_STACK_SIZE+0x3a1f8>
    21f4:	00000041 	andeq	r0, r0, r1, asr #32
    21f8:	0000223d 	andeq	r2, r0, sp, lsr r2
    21fc:	0007d506 	andeq	sp, r7, r6, lsl #10
    2200:	416a0100 	cmnmi	sl, r0, lsl #2
    2204:	01000000 	mrseq	r0, (UNDEF: 0)
    2208:	07dc0751 			; <UNDEFINED> instruction: 0x07dc0751
    220c:	6a010000 	bvs	42214 <IRQ_STACK_SIZE+0x3a214>
    2210:	00000041 	andeq	r0, r0, r1, asr #32
    2214:	0000225e 	andeq	r2, r0, lr, asr r2
    2218:	02c90900 	sbceq	r0, r9, #0, 18
    221c:	02c90000 	sbceq	r0, r9, #0
    2220:	640a0000 	strvs	r0, [sl], #-0
    2224:	03000000 	movweq	r0, #0
    2228:	cf040b00 	svcgt	0x00040b00
    222c:	0c000002 	stceq	0, cr0, [r0], {2}
    2230:	0000006b 	andeq	r0, r0, fp, rrx
    2234:	0006d80d 	andeq	sp, r6, sp, lsl #16
    2238:	b9030100 	stmdblt	r3, {r8}
    223c:	05000002 	streq	r0, [r0, #-2]
    2240:	016ff003 	msreq	SPSR_fsxc, r3
    2244:	06e50d40 	strbteq	r0, [r5], r0, asr #26
    2248:	05010000 	streq	r0, [r1, #-0]
    224c:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2250:	70100305 	andsvc	r0, r0, r5, lsl #6
    2254:	8e0d4001 	cdphi	0, 0, cr4, cr13, cr1, {0}
    2258:	01000007 	tsteq	r0, r7
    225c:	0002b906 	andeq	fp, r2, r6, lsl #18
    2260:	20030500 	andcs	r0, r3, r0, lsl #10
    2264:	0d400170 	stfeqe	f0, [r0, #-448]	; 0xfffffe40
    2268:	0000079d 	muleq	r0, sp, r7
    226c:	02b90801 	adcseq	r0, r9, #65536	; 0x10000
    2270:	03050000 	movweq	r0, #20480	; 0x5000
    2274:	40017030 	andmi	r7, r1, r0, lsr r0
    2278:	0006ee0d 	andeq	lr, r6, sp, lsl #28
    227c:	b9090100 	stmdblt	r9, {r8}
    2280:	05000002 	streq	r0, [r0, #-2]
    2284:	01704003 	cmneq	r0, r3
    2288:	07520d40 	ldrbeq	r0, [r2, -r0, asr #26]
    228c:	0b010000 	bleq	42294 <IRQ_STACK_SIZE+0x3a294>
    2290:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2294:	70600305 	rsbvc	r0, r0, r5, lsl #6
    2298:	120d4001 	andne	r4, sp, #1
    229c:	01000007 	tsteq	r0, r7
    22a0:	0002b90d 	andeq	fp, r2, sp, lsl #18
    22a4:	70030500 	andvc	r0, r3, r0, lsl #10
    22a8:	0d400170 	stfeqe	f0, [r0, #-448]	; 0xfffffe40
    22ac:	0000074a 	andeq	r0, r0, sl, asr #14
    22b0:	02b90f01 	adcseq	r0, r9, #1, 30
    22b4:	03050000 	movweq	r0, #20480	; 0x5000
    22b8:	40017050 	andmi	r7, r1, r0, asr r0
    22bc:	0007b70d 	andeq	fp, r7, sp, lsl #14
    22c0:	b9100100 	ldmdblt	r0, {r8}
    22c4:	05000002 	streq	r0, [r0, #-2]
    22c8:	01700003 	cmneq	r0, r3
    22cc:	075b0d40 	ldrbeq	r0, [fp, -r0, asr #26]
    22d0:	12010000 	andne	r0, r1, #0
    22d4:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    22d8:	70900305 	addsvc	r0, r0, r5, lsl #6
    22dc:	b00d4001 	andlt	r4, sp, r1
    22e0:	01000006 	tsteq	r0, r6
    22e4:	0002b913 	andeq	fp, r2, r3, lsl r9
    22e8:	80030500 	andhi	r0, r3, r0, lsl #10
    22ec:	00400170 	subeq	r0, r0, r0, ror r1
    22f0:	00001637 	andeq	r1, r0, r7, lsr r6
    22f4:	06dd0004 	ldrbeq	r0, [sp], r4
    22f8:	01040000 	mrseq	r0, (UNDEF: 4)
    22fc:	00000152 	andeq	r0, r0, r2, asr r1
    2300:	0008c801 	andeq	ip, r8, r1, lsl #16
    2304:	00012500 	andeq	r2, r1, r0, lsl #10
    2308:	00211c00 	eoreq	r1, r1, r0, lsl #24
    230c:	001c3440 	andseq	r3, ip, r0, asr #8
    2310:	0004ad00 	andeq	sl, r4, r0, lsl #26
    2314:	04080200 	streq	r0, [r8], #-512	; 0xfffffe00
    2318:	00000aed 	andeq	r0, r0, sp, ror #21
    231c:	69050403 	stmdbvs	r5, {r0, r1, sl}
    2320:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    2324:	00720601 	rsbseq	r0, r2, r1, lsl #12
    2328:	01020000 	mrseq	r0, (UNDEF: 2)
    232c:	00007008 	andeq	r7, r0, r8
    2330:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    2334:	00000258 	andeq	r0, r0, r8, asr r2
    2338:	27070202 	strcs	r0, [r7, -r2, lsl #4]
    233c:	02000000 	andeq	r0, r0, #0
    2340:	01180704 	tsteq	r8, r4, lsl #14
    2344:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2348:	00021f05 	andeq	r1, r2, r5, lsl #30
    234c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    2350:	0000010e 	andeq	r0, r0, lr, lsl #2
    2354:	24050402 	strcs	r0, [r5], #-1026	; 0xfffffbfe
    2358:	02000002 	andeq	r0, r0, #2
    235c:	020b0704 	andeq	r0, fp, #4, 14	; 0x100000
    2360:	04040000 	streq	r0, [r4], #-0
    2364:	13070402 	movwne	r0, #29698	; 0x7402
    2368:	05000001 	streq	r0, [r0, #-1]
    236c:	00003a04 	andeq	r3, r0, r4, lsl #20
    2370:	87040500 	strhi	r0, [r4, -r0, lsl #10]
    2374:	02000000 	andeq	r0, r0, #0
    2378:	00790801 	rsbseq	r0, r9, r1, lsl #16
    237c:	04050000 	streq	r0, [r5], #-0
    2380:	00000094 	muleq	r0, r4, r0
    2384:	00008706 	andeq	r8, r0, r6, lsl #14
    2388:	092a0700 	stmdbeq	sl!, {r8, r9, sl}
    238c:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
    2390:	000000a4 	andeq	r0, r0, r4, lsr #1
    2394:	000a4608 	andeq	r4, sl, r8, lsl #12
    2398:	00080400 	andeq	r0, r8, r0, lsl #8
    239c:	000000bb 	strheq	r0, [r0], -fp
    23a0:	0009b909 	andeq	fp, r9, r9, lsl #18
    23a4:	00007200 	andeq	r7, r0, r0, lsl #4
    23a8:	07000000 	streq	r0, [r0, -r0]
    23ac:	00000a48 	andeq	r0, r0, r8, asr #20
    23b0:	00996202 	addseq	r6, r9, r2, lsl #4
    23b4:	200a0000 	andcs	r0, sl, r0
    23b8:	012f5903 	teqeq	pc, r3, lsl #18
    23bc:	bd0b0000 	stclt	0, cr0, [fp, #-0]
    23c0:	0300000a 	movweq	r0, #10
    23c4:	00004f5a 	andeq	r4, r0, sl, asr pc
    23c8:	c20b0000 	andgt	r0, fp, #0
    23cc:	0300000a 	movweq	r0, #10
    23d0:	00004f5b 	andeq	r4, r0, fp, asr pc
    23d4:	390b0400 	stmdbcc	fp, {sl}
    23d8:	03000008 	movweq	r0, #8
    23dc:	00004f5c 	andeq	r4, r0, ip, asr pc
    23e0:	410b0800 	tstmi	fp, r0, lsl #16
    23e4:	03000008 	movweq	r0, #8
    23e8:	00004f5d 	andeq	r4, r0, sp, asr pc
    23ec:	920b0c00 	andls	r0, fp, #0, 24
    23f0:	03000009 	movweq	r0, #9
    23f4:	00004f5e 	andeq	r4, r0, lr, asr pc
    23f8:	9a0b1000 	bls	2c6400 <IRQ_STACK_SIZE+0x2be400>
    23fc:	03000009 	movweq	r0, #9
    2400:	00004f5f 	andeq	r4, r0, pc, asr pc
    2404:	b80b1400 	stmdalt	fp, {sl, ip}
    2408:	03000008 	movweq	r0, #8
    240c:	00004f60 	andeq	r4, r0, r0, ror #30
    2410:	5f0b1800 	svcpl	0x000b1800
    2414:	0300000a 	movweq	r0, #10
    2418:	00004f61 	andeq	r4, r0, r1, ror #30
    241c:	07001c00 	streq	r1, [r0, -r0, lsl #24]
    2420:	00000940 	andeq	r0, r0, r0, asr #18
    2424:	00c66203 	sbceq	r6, r6, r3, lsl #4
    2428:	be0c0000 	cdplt	0, 0, cr0, cr12, cr0, {0}
    242c:	01000009 	tsteq	r0, r9
    2430:	016401a2 	smultbeq	r4, r2, r1
    2434:	780d0000 	stmdavc	sp, {}	; <UNPREDICTABLE>
    2438:	2ca20100 	stfcss	f0, [r2]
    243c:	0d000000 	stceq	0, cr0, [r0, #-0]
    2440:	a2010079 	andge	r0, r1, #121	; 0x79
    2444:	0000002c 	andeq	r0, r0, ip, lsr #32
    2448:	000a220e 	andeq	r2, sl, lr, lsl #4
    244c:	48a20100 	stmiami	r2!, {r8}
    2450:	00000000 	andeq	r0, r0, r0
    2454:	0008340f 	andeq	r3, r8, pc, lsl #8
    2458:	01020100 	mrseq	r0, (UNDEF: 18)
    245c:	00000025 	andeq	r0, r0, r5, lsr #32
    2460:	00018203 	andeq	r8, r1, r3, lsl #4
    2464:	09a21000 	stmibeq	r2!, {ip}
    2468:	02010000 	andeq	r0, r1, #0
    246c:	00002501 	andeq	r2, r0, r1, lsl #10
    2470:	f4110000 			; <UNDEFINED> instruction: 0xf4110000
    2474:	0100000a 	tsteq	r0, sl
    2478:	6a010150 	bvs	429c0 <IRQ_STACK_SIZE+0x3a9c0>
    247c:	12000002 	andne	r0, r0, #2
    2480:	50010078 	andpl	r0, r1, r8, ror r0
    2484:	00002c01 	andeq	r2, r0, r1, lsl #24
    2488:	00791200 	rsbseq	r1, r9, r0, lsl #4
    248c:	2c015001 	stccs	0, cr5, [r1], {1}
    2490:	10000000 	andne	r0, r0, r0
    2494:	00000a22 	andeq	r0, r0, r2, lsr #20
    2498:	2c015001 	stccs	0, cr5, [r1], {1}
    249c:	10000000 	andne	r0, r0, r0
    24a0:	00000a20 	andeq	r0, r0, r0, lsr #20
    24a4:	2c015001 	stccs	0, cr5, [r1], {1}
    24a8:	10000000 	andne	r0, r0, r0
    24ac:	000009a2 	andeq	r0, r0, r2, lsr #19
    24b0:	2c015001 	stccs	0, cr5, [r1], {1}
    24b4:	12000000 	andne	r0, r0, #0
    24b8:	0100787a 	tsteq	r0, sl, ror r8
    24bc:	002c0150 	eoreq	r0, ip, r0, asr r1
    24c0:	7a120000 	bvc	4824c8 <IRQ_STACK_SIZE+0x47a4c8>
    24c4:	50010079 	andpl	r0, r1, r9, ror r0
    24c8:	00002c01 	andeq	r2, r0, r1, lsl #24
    24cc:	0ac81300 	beq	ff2070d4 <PCB_BASE_APP1+0xba706ed4>
    24d0:	52010000 	andpl	r0, r1, #0
    24d4:	00004f01 	andeq	r4, r0, r1, lsl #30
    24d8:	097d1300 	ldmdbeq	sp!, {r8, r9, ip}^
    24dc:	52010000 	andpl	r0, r1, #0
    24e0:	00004f01 	andeq	r4, r0, r1, lsl #30
    24e4:	09141300 	ldmdbeq	r4, {r8, r9, ip}
    24e8:	52010000 	andpl	r0, r1, #0
    24ec:	00004f01 	andeq	r4, r0, r1, lsl #30
    24f0:	09391300 	ldmdbeq	r9!, {r8, r9, ip}
    24f4:	53010000 	movwpl	r0, #4096	; 0x1000
    24f8:	00004f01 	andeq	r4, r0, r1, lsl #30
    24fc:	09191300 	ldmdbeq	r9, {r8, r9, ip}
    2500:	53010000 	movwpl	r0, #4096	; 0x1000
    2504:	00004f01 	andeq	r4, r0, r1, lsl #30
    2508:	73781400 	cmnvc	r8, #0, 8
    250c:	01540100 	cmpeq	r4, r0, lsl #2
    2510:	0000003a 	andeq	r0, r0, sl, lsr r0
    2514:	00737914 	rsbseq	r7, r3, r4, lsl r9
    2518:	3a015401 	bcc	57524 <IRQ_STACK_SIZE+0x4f524>
    251c:	14000000 	strne	r0, [r0], #-0
    2520:	01007863 	tsteq	r0, r3, ror #16
    2524:	003a0154 	eorseq	r0, sl, r4, asr r1
    2528:	63140000 	tstvs	r4, #0
    252c:	54010079 	strpl	r0, [r1], #-121	; 0xffffff87
    2530:	00003a01 	andeq	r3, r0, r1, lsl #20
    2534:	0a381300 	beq	e0713c <STACK_SIZE+0x60713c>
    2538:	55010000 	strpl	r0, [r1, #-0]
    253c:	00026a01 	andeq	r6, r2, r1, lsl #20
    2540:	090b1300 	stmdbeq	fp, {r8, r9, ip}
    2544:	56010000 	strpl	r0, [r1], -r0
    2548:	00027a01 	andeq	r7, r2, r1, lsl #20
    254c:	0a3d1300 	beq	f47154 <STACK_SIZE+0x747154>
    2550:	57010000 	strpl	r0, [r1, -r0]
    2554:	00002c01 	andeq	r2, r0, r1, lsl #24
    2558:	3a150000 	bcc	542560 <IRQ_STACK_SIZE+0x53a560>
    255c:	7a000000 	bvc	2564 <ABORT_STACK_SIZE+0x2164>
    2560:	16000002 	strne	r0, [r0], -r2
    2564:	0000006b 	andeq	r0, r0, fp, rrx
    2568:	3a15001f 	bcc	5425ec <IRQ_STACK_SIZE+0x53a5ec>
    256c:	8a000000 	bhi	2574 <ABORT_STACK_SIZE+0x2174>
    2570:	16000002 	strne	r0, [r0], -r2
    2574:	0000006b 	andeq	r0, r0, fp, rrx
    2578:	80110007 	andshi	r0, r1, r7
    257c:	0100000a 	tsteq	r0, sl
    2580:	4e010199 	mcrmi	1, 0, r0, cr1, cr9, {4}
    2584:	12000003 	andne	r0, r0, #3
    2588:	99010078 	stmdbls	r1, {r3, r4, r5, r6}
    258c:	00002c01 	andeq	r2, r0, r1, lsl #24
    2590:	00791200 	rsbseq	r1, r9, r0, lsl #4
    2594:	2c019901 	stccs	9, cr9, [r1], {1}
    2598:	10000000 	andne	r0, r0, r0
    259c:	00000a22 	andeq	r0, r0, r2, lsr #20
    25a0:	2c019901 	stccs	9, cr9, [r1], {1}
    25a4:	10000000 	andne	r0, r0, r0
    25a8:	00000a20 	andeq	r0, r0, r0, lsr #20
    25ac:	2c019901 	stccs	9, cr9, [r1], {1}
    25b0:	10000000 	andne	r0, r0, r0
    25b4:	000009a2 	andeq	r0, r0, r2, lsr #19
    25b8:	2c019901 	stccs	9, cr9, [r1], {1}
    25bc:	12000000 	andne	r0, r0, #0
    25c0:	0100787a 	tsteq	r0, sl, ror r8
    25c4:	002c0199 	mlaeq	ip, r9, r1, r0
    25c8:	7a120000 	bvc	4825d0 <IRQ_STACK_SIZE+0x47a5d0>
    25cc:	99010079 	stmdbls	r1, {r0, r3, r4, r5, r6}
    25d0:	00002c01 	andeq	r2, r0, r1, lsl #24
    25d4:	09391300 	ldmdbeq	r9!, {r8, r9, ip}
    25d8:	9b010000 	blls	425e0 <IRQ_STACK_SIZE+0x3a5e0>
    25dc:	00004f01 	andeq	r4, r0, r1, lsl #30
    25e0:	09191300 	ldmdbeq	r9, {r8, r9, ip}
    25e4:	9b010000 	blls	425ec <IRQ_STACK_SIZE+0x3a5ec>
    25e8:	00004f01 	andeq	r4, r0, r1, lsl #30
    25ec:	73791400 	cmnvc	r9, #0, 8
    25f0:	019c0100 	orrseq	r0, ip, r0, lsl #2
    25f4:	0000003a 	andeq	r0, r0, sl, lsr r0
    25f8:	00737814 	rsbseq	r7, r3, r4, lsl r8
    25fc:	3a019c01 	bcc	69608 <IRQ_STACK_SIZE+0x61608>
    2600:	14000000 	strne	r0, [r0], #-0
    2604:	01007963 	tsteq	r0, r3, ror #18
    2608:	003a019c 	mlaseq	sl, ip, r1, r0
    260c:	63140000 	tstvs	r4, #0
    2610:	9c010078 	stcls	0, cr0, [r1], {120}	; 0x78
    2614:	00003a01 	andeq	r3, r0, r1, lsl #20
    2618:	0a381300 	beq	e07220 <STACK_SIZE+0x607220>
    261c:	9d010000 	stcls	0, cr0, [r1, #-0]
    2620:	00026a01 	andeq	r6, r2, r1, lsl #20
    2624:	090b1300 	stmdbeq	fp, {r8, r9, ip}
    2628:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    262c:	00027a01 	andeq	r7, r2, r1, lsl #20
    2630:	0a3d1300 	beq	f47238 <STACK_SIZE+0x747238>
    2634:	9f010000 	svcls	0x00010000
    2638:	00002c01 	andeq	r2, r0, r1, lsl #24
    263c:	08110000 	ldmdaeq	r1, {}	; <UNPREDICTABLE>
    2640:	01000008 	tsteq	r0, r8
    2644:	b60101b4 			; <UNDEFINED> instruction: 0xb60101b4
    2648:	12000003 	andne	r0, r0, #3
    264c:	b4010078 	strlt	r0, [r1], #-120	; 0xffffff88
    2650:	00002c01 	andeq	r2, r0, r1, lsl #24
    2654:	00791200 	rsbseq	r1, r9, r0, lsl #4
    2658:	2c01b401 	cfstrscs	mvf11, [r1], {1}
    265c:	10000000 	andne	r0, r0, r0
    2660:	00000a22 	andeq	r0, r0, r2, lsr #20
    2664:	2c01b401 	cfstrscs	mvf11, [r1], {1}
    2668:	10000000 	andne	r0, r0, r0
    266c:	00000a20 	andeq	r0, r0, r0, lsr #20
    2670:	2c01b401 	cfstrscs	mvf11, [r1], {1}
    2674:	12000000 	andne	r0, r0, #0
    2678:	00727473 	rsbseq	r7, r2, r3, ror r4
    267c:	8101b401 	tsthi	r1, r1, lsl #8
    2680:	12000000 	andne	r0, r0, #0
    2684:	0100787a 	tsteq	r0, sl, ror r8
    2688:	002c01b4 	strhteq	r0, [ip], -r4
    268c:	7a120000 	bvc	482694 <IRQ_STACK_SIZE+0x47a694>
    2690:	b4010079 	strlt	r0, [r1], #-121	; 0xffffff87
    2694:	00002c01 	andeq	r2, r0, r1, lsl #24
    2698:	09a21300 	stmibeq	r2!, {r8, r9, ip}
    269c:	b6010000 	strlt	r0, [r1], -r0
    26a0:	00004f01 	andeq	r4, r0, r1, lsl #30
    26a4:	cc110000 	ldcgt	0, cr0, [r1], {-0}
    26a8:	01000009 	tsteq	r0, r9
    26ac:	2a010212 	bcs	42efc <IRQ_STACK_SIZE+0x3aefc>
    26b0:	12000004 	andne	r0, r0, #4
    26b4:	12010078 	andne	r0, r1, #120	; 0x78
    26b8:	00002c02 	andeq	r2, r0, r2, lsl #24
    26bc:	00791200 	rsbseq	r1, r9, r0, lsl #4
    26c0:	2c021201 	sfmcs	f1, 4, [r2], {1}
    26c4:	10000000 	andne	r0, r0, r0
    26c8:	00000a22 	andeq	r0, r0, r2, lsr #20
    26cc:	2c021201 	sfmcs	f1, 4, [r2], {1}
    26d0:	10000000 	andne	r0, r0, r0
    26d4:	00000a20 	andeq	r0, r0, r0, lsr #20
    26d8:	2c021201 	sfmcs	f1, 4, [r2], {1}
    26dc:	12000000 	andne	r0, r0, #0
    26e0:	0100787a 	tsteq	r0, sl, ror r8
    26e4:	002c0212 	eoreq	r0, ip, r2, lsl r2
    26e8:	7a120000 	bvc	4826f0 <IRQ_STACK_SIZE+0x47a6f0>
    26ec:	12010079 	andne	r0, r1, #121	; 0x79
    26f0:	00002c02 	andeq	r2, r0, r2, lsl #24
    26f4:	6d661200 	sfmvs	f1, 2, [r6, #-0]
    26f8:	12010074 	andne	r0, r1, #116	; 0x74
    26fc:	00008102 	andeq	r8, r0, r2, lsl #2
    2700:	61141700 	tstvs	r4, r0, lsl #14
    2704:	14010070 	strne	r0, [r1], #-112	; 0xffffff90
    2708:	0000bb02 	andeq	fp, r0, r2, lsl #22
    270c:	09841300 	stmibeq	r4, {r8, r9, ip}
    2710:	15010000 	strne	r0, [r1, #-0]
    2714:	00042a02 	andeq	r2, r4, r2, lsl #20
    2718:	87150000 	ldrhi	r0, [r5, -r0]
    271c:	3a000000 	bcc	2724 <ABORT_STACK_SIZE+0x2324>
    2720:	16000004 	strne	r0, [r0], -r4
    2724:	0000006b 	andeq	r0, r0, fp, rrx
    2728:	b61800ff 			; <UNDEFINED> instruction: 0xb61800ff
    272c:	1c000003 	stcne	0, cr0, [r0], {3}
    2730:	c4400021 	strbgt	r0, [r0], #-33	; 0xffffffdf
    2734:	01000007 	tsteq	r0, r7
    2738:	00072c9c 	muleq	r7, ip, ip
    273c:	03c31900 	biceq	r1, r3, #0, 18
    2740:	227f0000 	rsbscs	r0, pc, #0
    2744:	cd190000 	ldcgt	0, cr0, [r9, #-0]
    2748:	a0000003 	andge	r0, r0, r3
    274c:	19000022 	stmdbne	r0, {r1, r5}
    2750:	000003d7 	ldrdeq	r0, [r0], -r7
    2754:	000022c1 	andeq	r2, r0, r1, asr #5
    2758:	0003e319 	andeq	lr, r3, r9, lsl r3
    275c:	0022e200 	eoreq	lr, r2, r0, lsl #4
    2760:	03ef1900 	mvneq	r1, #0, 18
    2764:	23030000 	movwcs	r0, #12288	; 0x3000
    2768:	fa1a0000 	blx	682770 <IRQ_STACK_SIZE+0x67a770>
    276c:	02000003 	andeq	r0, r0, #3
    2770:	051a0491 	ldreq	r0, [sl, #-1169]	; 0xfffffb6f
    2774:	02000004 	andeq	r0, r0, #4
    2778:	1b170891 	blne	5c49c4 <IRQ_STACK_SIZE+0x5bc9c4>
    277c:	00000412 	andeq	r0, r0, r2, lsl r4
    2780:	7da49103 	stfvcd	f1, [r4, #12]!
    2784:	00041d1b 	andeq	r1, r4, fp, lsl sp
    2788:	d0910300 	addsle	r0, r1, r0, lsl #6
    278c:	04051a7d 	streq	r1, [r5], #-2685	; 0xfffff583
    2790:	03060000 	movweq	r0, #24576	; 0x6000
    2794:	40016cf0 	strdmi	r6, [r1], -r0
    2798:	03fa1c9f 	mvnseq	r1, #40704	; 0x9f00
    279c:	1c030000 	stcne	0, cr0, [r3], {-0}
    27a0:	000003ef 	andeq	r0, r0, pc, ror #7
    27a4:	03e31c03 	mvneq	r1, #768	; 0x300
    27a8:	1d000000 	stcne	0, cr0, [r0, #-0]
    27ac:	000003d7 	ldrdeq	r0, [r0], -r7
    27b0:	cd1cffff 	ldcgt	15, cr15, [ip, #-1020]	; 0xfffffc04
    27b4:	00000003 	andeq	r0, r0, r3
    27b8:	0003c31c 	andeq	ip, r3, ip, lsl r3
    27bc:	4e1e0000 	cdpmi	0, 1, cr0, cr14, cr0, {0}
    27c0:	38000003 	stmdacc	r0, {r0, r1}
    27c4:	58400021 	stmdapl	r0, {r0, r5}^
    27c8:	01000007 	tsteq	r0, r7
    27cc:	070c0219 	smladeq	ip, r9, r2, r0
    27d0:	5b190000 	blpl	6427d8 <IRQ_STACK_SIZE+0x63a7d8>
    27d4:	2f000003 	svccs	0x00000003
    27d8:	1c000023 	stcne	0, cr0, [r0], {35}	; 0x23
    27dc:	00000365 	andeq	r0, r0, r5, ror #6
    27e0:	036f1d00 	cmneq	pc, #0, 26
    27e4:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    27e8:	00037b1c 	andeq	r7, r3, ip, lsl fp
    27ec:	931c0000 	tstls	ip, #0
    27f0:	03000003 	movweq	r0, #3
    27f4:	00039e1c 	andeq	r9, r3, ip, lsl lr
    27f8:	87190300 	ldrhi	r0, [r9, -r0, lsl #6]
    27fc:	80000003 	andhi	r0, r0, r3
    2800:	1f000023 	svcne	0x00000023
    2804:	00000758 	andeq	r0, r0, r8, asr r7
    2808:	0003a920 	andeq	sl, r3, r0, lsr #18
    280c:	0023fe00 	eoreq	pc, r3, r0, lsl #28
    2810:	01821e00 	orreq	r1, r2, r0, lsl #28
    2814:	21380000 	teqcs	r8, r0
    2818:	07904000 	ldreq	r4, [r0, r0]
    281c:	bf010000 	svclt	0x00010000
    2820:	00063f01 	andeq	r3, r6, r1, lsl #30
    2824:	01991900 	orrseq	r1, r9, r0, lsl #18
    2828:	24480000 	strbcs	r0, [r8], #-0
    282c:	a3190000 	tstge	r9, #0
    2830:	68000001 	stmdavs	r0, {r0}
    2834:	19000024 	stmdbne	r0, {r2, r5}
    2838:	000001af 	andeq	r0, r0, pc, lsr #3
    283c:	00002448 	andeq	r2, r0, r8, asr #8
    2840:	0001c719 	andeq	ip, r1, r9, lsl r7
    2844:	00248c00 	eoreq	r8, r4, r0, lsl #24
    2848:	01d21900 	bicseq	r1, r2, r0, lsl #18
    284c:	248c0000 	strcs	r0, [ip], #0
    2850:	bb190000 	bllt	642858 <IRQ_STACK_SIZE+0x63a858>
    2854:	ac000001 	stcge	0, cr0, [r0], {1}
    2858:	19000024 	stmdbne	r0, {r2, r5}
    285c:	0000018f 	andeq	r0, r0, pc, lsl #3
    2860:	000024dc 	ldrdeq	r2, [r0], -ip
    2864:	0007901f 	andeq	r9, r7, pc, lsl r0
    2868:	01dd2000 	bicseq	r2, sp, r0
    286c:	24fe0000 	ldrbtcs	r0, [lr], #0
    2870:	e9200000 	stmdb	r0!, {}	; <UNPREDICTABLE>
    2874:	36000001 	strcc	r0, [r0], -r1
    2878:	20000025 	andcs	r0, r0, r5, lsr #32
    287c:	000001f5 	strdeq	r0, [r0], -r5
    2880:	0000256e 	andeq	r2, r0, lr, ror #10
    2884:	00020120 	andeq	r0, r2, r0, lsr #2
    2888:	00259600 	eoreq	r9, r5, r0, lsl #12
    288c:	020d2000 	andeq	r2, sp, #0
    2890:	26040000 	strcs	r0, [r4], -r0
    2894:	19200000 	stmdbne	r0!, {}	; <UNPREDICTABLE>
    2898:	24000002 	strcs	r0, [r0], #-2
    289c:	20000026 	andcs	r0, r0, r6, lsr #32
    28a0:	00000224 	andeq	r0, r0, r4, lsr #4
    28a4:	00002662 	andeq	r2, r0, r2, ror #12
    28a8:	00022f20 	andeq	r2, r2, r0, lsr #30
    28ac:	00267600 	eoreq	r7, r6, r0, lsl #12
    28b0:	023a2000 	eorseq	r2, sl, #0
    28b4:	27620000 	strbcs	r0, [r2, -r0]!
    28b8:	451b0000 	ldrmi	r0, [fp, #-0]
    28bc:	03000002 	movweq	r0, #2
    28c0:	1b7db091 	blne	1f6eb0c <STACK_SIZE+0x176eb0c>
    28c4:	00000251 	andeq	r0, r0, r1, asr r2
    28c8:	7da89103 	stfvcd	f1, [r8, #12]!
    28cc:	00025d21 	andeq	r5, r2, r1, lsr #26
    28d0:	013a1e00 	teqeq	sl, r0, lsl #28
    28d4:	23640000 	cmncs	r4, #0
    28d8:	07c84000 	strbeq	r4, [r8, r0]
    28dc:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    28e0:	00061101 	andeq	r1, r6, r1, lsl #2
    28e4:	01581900 	cmpeq	r8, r0, lsl #18
    28e8:	27be0000 	ldrcs	r0, [lr, r0]!
    28ec:	4f190000 	svcmi	0x00190000
    28f0:	ed000001 	stc	0, cr0, [r0, #-4]
    28f4:	19000027 	stmdbne	r0, {r0, r1, r2, r5}
    28f8:	00000146 	andeq	r0, r0, r6, asr #2
    28fc:	00002827 	andeq	r2, r0, r7, lsr #16
    2900:	013a2200 	teqeq	sl, r0, lsl #4
    2904:	24d40000 	ldrbcs	r0, [r4], #0
    2908:	01084000 	mrseq	r4, (UNDEF: 8)
    290c:	92010000 	andls	r0, r1, #0
    2910:	01581901 	cmpeq	r8, r1, lsl #18
    2914:	28b10000 	ldmcs	r1!, {}	; <UNPREDICTABLE>
    2918:	4f190000 	svcmi	0x00190000
    291c:	c4000001 	strgt	r0, [r0], #-1
    2920:	19000028 	stmdbne	r0, {r3, r5}
    2924:	00000146 	andeq	r0, r0, r6, asr #2
    2928:	000028fe 	strdeq	r2, [r0], -lr
    292c:	23000000 	movwcs	r0, #0
    2930:	0000028a 	andeq	r0, r0, sl, lsl #5
    2934:	40002164 	andmi	r2, r0, r4, ror #2
    2938:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    293c:	1901c401 	stmdbne	r1, {r0, sl, lr, pc}
    2940:	000002a1 	andeq	r0, r0, r1, lsr #5
    2944:	00002968 	andeq	r2, r0, r8, ror #18
    2948:	0002ab19 	andeq	sl, r2, r9, lsl fp
    294c:	00297c00 	eoreq	r7, r9, r0, lsl #24
    2950:	02b71900 	adcseq	r1, r7, #0, 18
    2954:	29680000 	stmdbcs	r8!, {}^	; <UNPREDICTABLE>
    2958:	cf190000 	svcgt	0x00190000
    295c:	92000002 	andls	r0, r0, #2
    2960:	19000029 	stmdbne	r0, {r0, r3, r5}
    2964:	000002da 	ldrdeq	r0, [r0], -sl
    2968:	00002992 	muleq	r0, r2, r9
    296c:	0002c319 	andeq	ip, r2, r9, lsl r3
    2970:	0029a600 	eoreq	sl, r9, r0, lsl #12
    2974:	02971900 	addseq	r1, r7, #0, 18
    2978:	29b90000 	ldmibcs	r9!, {}	; <UNPREDICTABLE>
    297c:	f01f0000 			; <UNDEFINED> instruction: 0xf01f0000
    2980:	21000007 	tstcs	r0, r7
    2984:	000002e5 	andeq	r0, r0, r5, ror #5
    2988:	0002f120 	andeq	pc, r2, r0, lsr #2
    298c:	0029df00 	eoreq	sp, r9, r0, lsl #30
    2990:	02fd2000 	rscseq	r2, sp, #0
    2994:	29f30000 	ldmibcs	r3!, {}^	; <UNPREDICTABLE>
    2998:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    299c:	25000003 	strcs	r0, [r0, #-3]
    29a0:	2000002a 	andcs	r0, r0, sl, lsr #32
    29a4:	00000313 	andeq	r0, r0, r3, lsl r3
    29a8:	00002a6f 	andeq	r2, r0, pc, ror #20
    29ac:	00031e20 	andeq	r1, r3, r0, lsr #28
    29b0:	002aa700 	eoreq	sl, sl, r0, lsl #14
    29b4:	03291b00 	teqeq	r9, #0, 22
    29b8:	91030000 	mrsls	r0, (UNDEF: 3)
    29bc:	351b7db0 	ldrcc	r7, [fp, #-3504]	; 0xfffff250
    29c0:	03000003 	movweq	r0, #3
    29c4:	217da891 			; <UNDEFINED> instruction: 0x217da891
    29c8:	00000341 	andeq	r0, r0, r1, asr #6
    29cc:	00013a23 	andeq	r3, r1, r3, lsr #20
    29d0:	0026cc00 	eoreq	ip, r6, r0, lsl #24
    29d4:	00081040 	andeq	r1, r8, r0, asr #32
    29d8:	01ad0100 			; <UNDEFINED> instruction: 0x01ad0100
    29dc:	00015819 	andeq	r5, r1, r9, lsl r8
    29e0:	002b2700 	eoreq	r2, fp, r0, lsl #14
    29e4:	014f1900 	cmpeq	pc, r0, lsl #18
    29e8:	2b3a0000 	blcs	e829f0 <STACK_SIZE+0x6829f0>
    29ec:	46190000 	ldrmi	r0, [r9], -r0
    29f0:	81000001 	tsthi	r0, r1
    29f4:	0000002b 	andeq	r0, r0, fp, lsr #32
    29f8:	00000000 	andeq	r0, r0, r0
    29fc:	00215c24 	eoreq	r5, r1, r4, lsr #24
    2a00:	00160d40 	andseq	r0, r6, r0, asr #26
    2a04:	52012500 	andpl	r2, r1, #0, 10
    2a08:	250c9102 	strcs	r9, [ip, #-258]	; 0xfffffefe
    2a0c:	03055101 	movweq	r5, #20737	; 0x5101
    2a10:	40016cf0 	strdmi	r6, [r1], -r0
    2a14:	02500125 	subseq	r0, r0, #1073741833	; 0x40000009
    2a18:	00000074 	andeq	r0, r0, r4, ror r0
    2a1c:	000a9426 	andeq	r9, sl, r6, lsr #8
    2a20:	e03a0100 	eors	r0, sl, r0, lsl #2
    2a24:	04400028 	strbeq	r0, [r0], #-40	; 0xffffffd8
    2a28:	01000000 	mrseq	r0, (UNDEF: 0)
    2a2c:	00075a9c 	muleq	r7, ip, sl
    2a30:	09252700 	stmdbeq	r5!, {r8, r9, sl, sp}
    2a34:	3a010000 	bcc	42a3c <IRQ_STACK_SIZE+0x3aa3c>
    2a38:	00000074 	andeq	r0, r0, r4, ror r0
    2a3c:	8e285001 	cdphi	0, 2, cr5, cr8, cr1, {0}
    2a40:	0100000a 	tsteq	r0, sl
    2a44:	0000743c 	andeq	r7, r0, ip, lsr r4
    2a48:	64290000 	strtvs	r0, [r9], #-0
    2a4c:	01000009 	tsteq	r0, r9
    2a50:	5a2a0143 	bpl	a82f64 <STACK_SIZE+0x282f64>
    2a54:	e4000007 	str	r0, [r0], #-7
    2a58:	68400028 	stmdavs	r0, {r3, r5}^
    2a5c:	01000000 	mrseq	r0, (UNDEF: 0)
    2a60:	09a7269c 	stmibeq	r7!, {r2, r3, r4, r7, r9, sl, sp}
    2a64:	4f010000 	svcmi	0x00010000
    2a68:	4000294c 	andmi	r2, r0, ip, asr #18
    2a6c:	000001c8 	andeq	r0, r0, r8, asr #3
    2a70:	07969c01 	ldreq	r9, [r6, r1, lsl #24]
    2a74:	5a2b0000 	bpl	ac2a7c <STACK_SIZE+0x2c2a7c>
    2a78:	4c000007 	stcmi	0, cr0, [r0], {7}
    2a7c:	40400029 	submi	r0, r0, r9, lsr #32
    2a80:	01000008 	tsteq	r0, r8
    2a84:	4e260051 	mcrmi	0, 1, r0, cr6, cr1, {2}
    2a88:	01000008 	tsteq	r0, r8
    2a8c:	002b147c 	eoreq	r1, fp, ip, ror r4
    2a90:	00017c40 	andeq	r7, r1, r0, asr #24
    2a94:	f39c0100 	vaddw.u16	q0, q6, d0
    2a98:	2c000007 	stccs	0, cr0, [r0], {7}
    2a9c:	01006469 	tsteq	r0, r9, ror #8
    2aa0:	00002c7c 	andeq	r2, r0, ip, ror ip
    2aa4:	002beb00 	eoreq	lr, fp, r0, lsl #22
    2aa8:	6e652d00 	cdpvs	13, 6, cr2, cr5, cr0, {0}
    2aac:	2c7c0100 	ldfcse	f0, [ip], #-0
    2ab0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ab4:	0a302e51 	beq	c0e400 <STACK_SIZE+0x40e400>
    2ab8:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    2abc:	0000002c 	andeq	r0, r0, ip, lsr #32
    2ac0:	00002c37 	andeq	r2, r0, r7, lsr ip
    2ac4:	0009732e 	andeq	r7, r9, lr, lsr #6
    2ac8:	2c7f0100 	ldfcse	f0, [pc], #-0	; 2ad0 <ABORT_STACK_SIZE+0x26d0>
    2acc:	55000000 	strpl	r0, [r0, #-0]
    2ad0:	2e00002c 	cdpcs	0, 0, cr0, cr0, cr12, {1}
    2ad4:	0000094c 	andeq	r0, r0, ip, asr #18
    2ad8:	002c8001 	eoreq	r8, ip, r1
    2adc:	2c690000 	stclcs	0, cr0, [r9], #-0
    2ae0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    2ae4:	0000013a 	andeq	r0, r0, sl, lsr r1
    2ae8:	40002c90 	mulmi	r0, r0, ip
    2aec:	00000030 	andeq	r0, r0, r0, lsr r0
    2af0:	081e9c01 	ldmdaeq	lr, {r0, sl, fp, ip, pc}
    2af4:	461a0000 	ldrmi	r0, [sl], -r0
    2af8:	01000001 	tsteq	r0, r1
    2afc:	014f1950 	cmpeq	pc, r0, asr r9	; <UNPREDICTABLE>
    2b00:	2c870000 	stccs	0, cr0, [r7], {0}
    2b04:	581a0000 	ldmdapl	sl, {}	; <UNPREDICTABLE>
    2b08:	01000001 	tsteq	r0, r1
    2b0c:	9b2f0052 	blls	bc2c5c <STACK_SIZE+0x3c2c5c>
    2b10:	01000008 	tsteq	r0, r8
    2b14:	00004fa7 	andeq	r4, r0, r7, lsr #31
    2b18:	002cc000 	eoreq	ip, ip, r0
    2b1c:	00002840 	andeq	r2, r0, r0, asr #16
    2b20:	529c0100 	addspl	r0, ip, #0, 2
    2b24:	2c000008 	stccs	0, cr0, [r0], {8}
    2b28:	a7010078 	smlsdxge	r1, r8, r0, r0
    2b2c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2b30:	00002ca8 	andeq	r2, r0, r8, lsr #25
    2b34:	0100792c 	tsteq	r0, ip, lsr #18
    2b38:	00002ca7 	andeq	r2, r0, r7, lsr #25
    2b3c:	002cc900 	eoreq	ip, ip, r0, lsl #18
    2b40:	d72f0000 	strle	r0, [pc, -r0]!
    2b44:	0100000a 	tsteq	r0, sl
    2b48:	000072ac 	andeq	r7, r0, ip, lsr #5
    2b4c:	002ce800 	eoreq	lr, ip, r0, lsl #16
    2b50:	00002440 	andeq	r2, r0, r0, asr #8
    2b54:	849c0100 	ldrhi	r0, [ip], #256	; 0x100
    2b58:	2c000008 	stccs	0, cr0, [r0], {8}
    2b5c:	ac010078 	stcge	0, cr0, [r1], {120}	; 0x78
    2b60:	0000002c 	andeq	r0, r0, ip, lsr #32
    2b64:	00002cea 	andeq	r2, r0, sl, ror #25
    2b68:	0100792d 	tsteq	r0, sp, lsr #18
    2b6c:	00002cac 	andeq	r2, r0, ip, lsr #25
    2b70:	00510100 	subseq	r0, r1, r0, lsl #2
    2b74:	00082526 	andeq	r2, r8, r6, lsr #10
    2b78:	0cb10100 	ldfeqs	f0, [r1]
    2b7c:	8840002d 	stmdahi	r0, {r0, r2, r3, r5}^
    2b80:	01000000 	mrseq	r0, (UNDEF: 0)
    2b84:	0008db9c 	muleq	r8, ip, fp
    2b88:	00783000 	rsbseq	r3, r8, r0
    2b8c:	002cb301 	eoreq	fp, ip, r1, lsl #6
    2b90:	2d0b0000 	stccs	0, cr0, [fp, #-0]
    2b94:	79300000 	ldmdbvc	r0!, {}	; <UNPREDICTABLE>
    2b98:	2cb30100 	ldfcss	f0, [r3]
    2b9c:	2a000000 	bcs	2ba4 <ABORT_STACK_SIZE+0x27a4>
    2ba0:	3100002d 	tstcc	r0, sp, lsr #32
    2ba4:	0000013a 	andeq	r0, r0, sl, lsr r1
    2ba8:	40002d4c 	andmi	r2, r0, ip, asr #26
    2bac:	00000868 	andeq	r0, r0, r8, ror #16
    2bb0:	5819b901 	ldmdapl	r9, {r0, r8, fp, ip, sp, pc}
    2bb4:	49000001 	stmdbmi	r0, {r0}
    2bb8:	3200002d 	andcc	r0, r0, #45	; 0x2d
    2bbc:	0000014f 	andeq	r0, r0, pc, asr #2
    2bc0:	00014619 	andeq	r4, r1, r9, lsl r6
    2bc4:	002d5d00 	eoreq	r5, sp, r0, lsl #26
    2bc8:	26000000 	strcs	r0, [r0], -r0
    2bcc:	0000085b 	andeq	r0, r0, fp, asr r8
    2bd0:	2d94be01 	ldccs	14, cr11, [r4, #4]
    2bd4:	00884000 	addeq	r4, r8, r0
    2bd8:	9c010000 	stcls	0, cr0, [r1], {-0}
    2bdc:	0000093d 	andeq	r0, r0, sp, lsr r9
    2be0:	000a2233 	andeq	r2, sl, r3, lsr r2
    2be4:	2cbe0100 	ldfcss	f0, [lr]
    2be8:	7d000000 	stcvc	0, cr0, [r0, #-0]
    2bec:	3000002d 	andcc	r0, r0, sp, lsr #32
    2bf0:	c0010078 	andgt	r0, r1, r8, ror r0
    2bf4:	0000002c 	andeq	r0, r0, ip, lsr #32
    2bf8:	00002d9e 	muleq	r0, lr, sp
    2bfc:	01007930 	tsteq	r0, r0, lsr r9
    2c00:	00002cc0 	andeq	r2, r0, r0, asr #25
    2c04:	002dbd00 	eoreq	fp, sp, r0, lsl #26
    2c08:	013a3100 	teqeq	sl, r0, lsl #2
    2c0c:	2dd40000 	ldclcs	0, cr0, [r4]
    2c10:	08804000 	stmeq	r0, {lr}
    2c14:	c6010000 	strgt	r0, [r1], -r0
    2c18:	00015832 	andeq	r5, r1, r2, lsr r8
    2c1c:	014f3200 	mrseq	r3, (UNDEF: 111)
    2c20:	46190000 	ldrmi	r0, [r9], -r0
    2c24:	dc000001 	stcle	0, cr0, [r0], {1}
    2c28:	0000002d 	andeq	r0, r0, sp, lsr #32
    2c2c:	09d72600 	ldmibeq	r7, {r9, sl, sp}^
    2c30:	cb010000 	blgt	42c38 <IRQ_STACK_SIZE+0x3ac38>
    2c34:	40002e1c 	andmi	r2, r0, ip, lsl lr
    2c38:	00000014 	andeq	r0, r0, r4, lsl r0
    2c3c:	09759c01 	ldmdbeq	r5!, {r0, sl, fp, ip, pc}^
    2c40:	782d0000 	stmdavc	sp!, {}	; <UNPREDICTABLE>
    2c44:	75cb0100 	strbvc	r0, [fp, #256]	; 0x100
    2c48:	01000009 	tsteq	r0, r9
    2c4c:	00792d50 	rsbseq	r2, r9, r0, asr sp
    2c50:	0975cb01 	ldmdbeq	r5!, {r0, r8, r9, fp, lr, pc}^
    2c54:	51010000 	mrspl	r0, (UNDEF: 1)
    2c58:	0070662d 	rsbseq	r6, r0, sp, lsr #12
    2c5c:	097bcb01 	ldmdbeq	fp!, {r0, r8, r9, fp, lr, pc}^
    2c60:	52010000 	andpl	r0, r1, #0
    2c64:	2c040500 	cfstr32cs	mvfx0, [r4], {-0}
    2c68:	05000000 	streq	r0, [r0, #-0]
    2c6c:	00098104 	andeq	r8, r9, r4, lsl #2
    2c70:	00480600 	subeq	r0, r8, r0, lsl #12
    2c74:	f9260000 			; <UNDEFINED> instruction: 0xf9260000
    2c78:	01000008 	tsteq	r0, r8
    2c7c:	002e30d1 	ldrdeq	r3, [lr], -r1	; <UNPREDICTABLE>
    2c80:	0000a440 	andeq	sl, r0, r0, asr #8
    2c84:	239c0100 	orrscs	r0, ip, #0, 2
    2c88:	2d00000a 	stccs	0, cr0, [r0, #-40]	; 0xffffffd8
    2c8c:	d1010078 	tstle	r1, r8, ror r0
    2c90:	0000002c 	andeq	r0, r0, ip, lsr #32
    2c94:	792c5001 	stmdbvc	ip!, {r0, ip, lr}
    2c98:	2cd10100 	ldfcse	f0, [r1], {0}
    2c9c:	fc000000 	stc2	0, cr0, [r0], {-0}
    2ca0:	2c00002d 	stccs	0, cr0, [r0], {45}	; 0x2d
    2ca4:	01007066 	tsteq	r0, r6, rrx
    2ca8:	00097bd1 	ldrdeq	r7, [r9], -r1
    2cac:	002e1b00 	eoreq	r1, lr, r0, lsl #22
    2cb0:	09512e00 	ldmdbeq	r1, {r9, sl, fp, sp}^
    2cb4:	d3010000 	movwle	r0, #4096	; 0x1000
    2cb8:	0000002c 	andeq	r0, r0, ip, lsr #32
    2cbc:	00002e3c 	andeq	r2, r0, ip, lsr lr
    2cc0:	0009e82e 	andeq	lr, r9, lr, lsr #16
    2cc4:	2cd30100 	ldfcse	f0, [r3], {0}
    2cc8:	4f000000 	svcmi	0x00000000
    2ccc:	3000002e 	andcc	r0, r0, lr, lsr #32
    2cd0:	01007878 	tsteq	r0, r8, ror r8
    2cd4:	00002cd4 	ldrdeq	r2, [r0], -r4
    2cd8:	002e6200 	eoreq	r6, lr, r0, lsl #4
    2cdc:	79793000 	ldmdbvc	r9!, {ip, sp}^
    2ce0:	2cd40100 	ldfcse	f0, [r4], {0}
    2ce4:	81000000 	mrshi	r0, (UNDEF: 0)
    2ce8:	3100002e 	tstcc	r0, lr, lsr #32
    2cec:	0000013a 	andeq	r0, r0, sl, lsr r1
    2cf0:	40002e7c 	andmi	r2, r0, ip, ror lr
    2cf4:	00000898 	muleq	r0, r8, r8
    2cf8:	5819da01 	ldmdapl	r9, {r0, r9, fp, ip, lr, pc}
    2cfc:	a0000001 	andge	r0, r0, r1
    2d00:	3200002e 	andcc	r0, r0, #46	; 0x2e
    2d04:	0000014f 	andeq	r0, r0, pc, asr #2
    2d08:	00014619 	andeq	r4, r1, r9, lsl r6
    2d0c:	002ecb00 	eoreq	ip, lr, r0, lsl #22
    2d10:	26000000 	strcs	r0, [r0], -r0
    2d14:	000008a9 	andeq	r0, r0, r9, lsr #17
    2d18:	2ed4df01 	cdpcs	15, 13, cr13, cr4, cr1, {0}
    2d1c:	008c4000 	addeq	r4, ip, r0
    2d20:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d24:	00000ac3 	andeq	r0, r0, r3, asr #21
    2d28:	0100782d 	tsteq	r0, sp, lsr #16
    2d2c:	00002cdf 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    2d30:	2c500100 	ldfcse	f0, [r0], {-0}
    2d34:	df010079 	svcle	0x00010079
    2d38:	0000002c 	andeq	r0, r0, ip, lsr #32
    2d3c:	00002ef0 	strdeq	r2, [r0], -r0
    2d40:	0070662c 	rsbseq	r6, r0, ip, lsr #12
    2d44:	097bdf01 	ldmdbeq	fp!, {r0, r8, r9, sl, fp, ip, lr, pc}^
    2d48:	2f110000 	svccs	0x00110000
    2d4c:	51330000 	teqpl	r3, r0
    2d50:	01000009 	tsteq	r0, r9
    2d54:	00002cdf 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    2d58:	002f3200 	eoreq	r3, pc, r0, lsl #4
    2d5c:	09e82700 	stmibeq	r8!, {r8, r9, sl, sp}^
    2d60:	df010000 	svcle	0x00010000
    2d64:	0000002c 	andeq	r0, r0, ip, lsr #32
    2d68:	30009102 	andcc	r9, r0, r2, lsl #2
    2d6c:	01007878 	tsteq	r0, r8, ror r8
    2d70:	00002ce1 	andeq	r2, r0, r1, ror #25
    2d74:	002f5300 	eoreq	r5, pc, r0, lsl #6
    2d78:	79793000 	ldmdbvc	r9!, {ip, sp}^
    2d7c:	2ce10100 	stfcse	f0, [r1]
    2d80:	67000000 	strvs	r0, [r0, -r0]
    2d84:	3100002f 	tstcc	r0, pc, lsr #32
    2d88:	0000013a 	andeq	r0, r0, sl, lsr r1
    2d8c:	40002f14 	andmi	r2, r0, r4, lsl pc
    2d90:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
    2d94:	5819e701 	ldmdapl	r9, {r0, r8, r9, sl, sp, lr, pc}
    2d98:	b0000001 	andlt	r0, r0, r1
    2d9c:	1900002f 	stmdbne	r0, {r0, r1, r2, r3, r5}
    2da0:	0000014f 	andeq	r0, r0, pc, asr #2
    2da4:	00002fcf 	andeq	r2, r0, pc, asr #31
    2da8:	00014619 	andeq	r4, r1, r9, lsl r6
    2dac:	002fe200 	eoreq	lr, pc, r0, lsl #4
    2db0:	26000000 	strcs	r0, [r0], -r0
    2db4:	00000875 	andeq	r0, r0, r5, ror r8
    2db8:	2f60ec01 	svccs	0x0060ec01
    2dbc:	00284000 	eoreq	r4, r8, r0
    2dc0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2dc4:	00000af3 	strdeq	r0, [r0], -r3
    2dc8:	00098b27 	andeq	r8, r9, r7, lsr #22
    2dcc:	2cec0100 	stfcse	f0, [ip]
    2dd0:	01000000 	mrseq	r0, (UNDEF: 0)
    2dd4:	0a0a2750 	beq	28cb1c <IRQ_STACK_SIZE+0x284b1c>
    2dd8:	ec010000 	stc	0, cr0, [r1], {-0}
    2ddc:	0000002c 	andeq	r0, r0, ip, lsr #32
    2de0:	26005101 	strcs	r5, [r0], -r1, lsl #2
    2de4:	00000a9d 	muleq	r0, sp, sl
    2de8:	2f88f401 	svccs	0x0088f401
    2dec:	00344000 	eorseq	r4, r4, r0
    2df0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2df4:	00000b23 	andeq	r0, r0, r3, lsr #22
    2df8:	00098b27 	andeq	r8, r9, r7, lsr #22
    2dfc:	2cf40100 	ldfcse	f0, [r4]
    2e00:	01000000 	mrseq	r0, (UNDEF: 0)
    2e04:	0a0a2750 	beq	28cb4c <IRQ_STACK_SIZE+0x284b4c>
    2e08:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    2e0c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2e10:	18005101 	stmdane	r0, {r0, r8, ip, lr}
    2e14:	00000164 	andeq	r0, r0, r4, ror #2
    2e18:	40002fbc 			; <UNDEFINED> instruction: 0x40002fbc
    2e1c:	0000001c 	andeq	r0, r0, ip, lsl r0
    2e20:	0b409c01 	bleq	1029e2c <STACK_SIZE+0x829e2c>
    2e24:	75190000 	ldrvc	r0, [r9, #-0]
    2e28:	02000001 	andeq	r0, r0, #1
    2e2c:	00000030 	andeq	r0, r0, r0, lsr r0
    2e30:	0008e234 	andeq	lr, r8, r4, lsr r2
    2e34:	01070100 	mrseq	r0, (UNDEF: 23)
    2e38:	40002fd8 	ldrdmi	r2, [r0], -r8
    2e3c:	00000024 	andeq	r0, r0, r4, lsr #32
    2e40:	0b659c01 	bleq	1969e4c <STACK_SIZE+0x1169e4c>
    2e44:	6f350000 	svcvs	0x00350000
    2e48:	01000008 	tsteq	r0, r8
    2e4c:	002c0107 	eoreq	r0, ip, r7, lsl #2
    2e50:	50010000 	andpl	r0, r1, r0
    2e54:	0a683400 	beq	1a0fe5c <STACK_SIZE+0x120fe5c>
    2e58:	1a010000 	bne	42e60 <IRQ_STACK_SIZE+0x3ae60>
    2e5c:	002ffc01 	eoreq	pc, pc, r1, lsl #24
    2e60:	00014440 	andeq	r4, r1, r0, asr #8
    2e64:	709c0100 	addsvc	r0, ip, r0, lsl #2
    2e68:	3600000c 	strcc	r0, [r0], -ip
    2e6c:	1a010078 	bne	43054 <IRQ_STACK_SIZE+0x3b054>
    2e70:	00002c01 	andeq	r2, r0, r1, lsl #24
    2e74:	00302900 	eorseq	r2, r0, r0, lsl #18
    2e78:	00793600 	rsbseq	r3, r9, r0, lsl #12
    2e7c:	2c011a01 	stccs	10, cr1, [r1], {1}
    2e80:	47000000 	strmi	r0, [r0, -r0]
    2e84:	36000030 			; <UNDEFINED> instruction: 0x36000030
    2e88:	01007066 	tsteq	r0, r6, rrx
    2e8c:	0072011a 	rsbseq	r0, r2, sl, lsl r1
    2e90:	30660000 	rsbcc	r0, r6, r0
    2e94:	78370000 	ldmdavc	r7!, {}	; <UNPREDICTABLE>
    2e98:	1d010078 	stcne	0, cr0, [r1, #-480]	; 0xfffffe20
    2e9c:	00002c01 	andeq	r2, r0, r1, lsl #24
    2ea0:	00309200 	eorseq	r9, r0, r0, lsl #4
    2ea4:	79793700 	ldmdbvc	r9!, {r8, r9, sl, ip, sp}^
    2ea8:	011d0100 	tsteq	sp, r0, lsl #2
    2eac:	0000002c 	andeq	r0, r0, ip, lsr #32
    2eb0:	000030c9 	andeq	r3, r0, r9, asr #1
    2eb4:	01007037 	tsteq	r0, r7, lsr r0
    2eb8:	002c011d 	eoreq	r0, ip, sp, lsl r1
    2ebc:	30f60000 	rscscc	r0, r6, r0
    2ec0:	74370000 	ldrtvc	r0, [r7], #-0
    2ec4:	011e0100 	tsteq	lr, r0, lsl #2
    2ec8:	0000007b 	andeq	r0, r0, fp, ror r0
    2ecc:	0000315a 	andeq	r3, r0, sl, asr r1
    2ed0:	77617237 			; <UNDEFINED> instruction: 0x77617237
    2ed4:	01200100 	teqeq	r0, r0, lsl #2
    2ed8:	0000007b 	andeq	r0, r0, fp, ror r0
    2edc:	00003199 	muleq	r0, r9, r1
    2ee0:	01007738 	tsteq	r0, r8, lsr r7
    2ee4:	004f0121 	subeq	r0, pc, r1, lsr #2
    2ee8:	57010000 	strpl	r0, [r1, -r0]
    2eec:	01006837 	tsteq	r0, r7, lsr r8
    2ef0:	004f0122 	subeq	r0, pc, r2, lsr #2
    2ef4:	31da0000 	bicscc	r0, sl, r0
    2ef8:	70370000 	eorsvc	r0, r7, r0
    2efc:	01006461 	tsteq	r0, r1, ror #8
    2f00:	004f0123 	subeq	r0, pc, r3, lsr #2
    2f04:	31fa0000 	mvnscc	r0, r0
    2f08:	3a1e0000 	bcc	782f10 <IRQ_STACK_SIZE+0x77af10>
    2f0c:	c8000001 	stmdagt	r0, {r0}
    2f10:	d0400030 	suble	r0, r0, r0, lsr r0
    2f14:	01000008 	tsteq	r0, r8
    2f18:	0c420137 	stfeqe	f0, [r2], {55}	; 0x37
    2f1c:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    2f20:	19000001 	stmdbne	r0, {r0}
    2f24:	32000032 	andcc	r0, r0, #50	; 0x32
    2f28:	0000014f 	andeq	r0, r0, pc, asr #2
    2f2c:	00014632 	andeq	r4, r1, r2, lsr r6
    2f30:	9c240000 	stcls	0, cr0, [r4], #-0
    2f34:	2c400030 	mcrrcs	0, 3, r0, r0, cr0
    2f38:	25000016 	strcs	r0, [r0, #-22]	; 0xffffffea
    2f3c:	77025301 	strvc	r5, [r2, -r1, lsl #6]
    2f40:	52012500 	andpl	r2, r1, #0, 10
    2f44:	25007902 	strcs	r7, [r0, #-2306]	; 0xfffff6fe
    2f48:	f3035101 	vrhadd.u8	d5, d3, d1
    2f4c:	01255201 	teqeq	r5, r1, lsl #4
    2f50:	00030550 	andeq	r0, r3, r0, asr r5
    2f54:	2540016d 	strbcs	r0, [r0, #-365]	; 0xfffffe93
    2f58:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    2f5c:	0000007a 	andeq	r0, r0, sl, ror r0
    2f60:	00018218 	andeq	r8, r1, r8, lsl r2
    2f64:	00314000 	eorseq	r4, r1, r0
    2f68:	0003c840 	andeq	ip, r3, r0, asr #16
    2f6c:	789c0100 	ldmvc	ip, {r8}
    2f70:	1900000d 	stmdbne	r0, {r0, r2, r3}
    2f74:	0000018f 	andeq	r0, r0, pc, lsl #3
    2f78:	0000322c 	andeq	r3, r0, ip, lsr #4
    2f7c:	00019919 	andeq	r9, r1, r9, lsl r9
    2f80:	00324c00 	eorseq	r4, r2, r0, lsl #24
    2f84:	01a31900 			; <UNDEFINED> instruction: 0x01a31900
    2f88:	32830000 	addcc	r0, r3, #0
    2f8c:	af190000 	svcge	0x00190000
    2f90:	a3000001 	movwge	r0, #1
    2f94:	19000032 	stmdbne	r0, {r1, r4, r5}
    2f98:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
    2f9c:	000032c3 	andeq	r3, r0, r3, asr #5
    2fa0:	0001c71a 	andeq	ip, r1, sl, lsl r7
    2fa4:	04910200 	ldreq	r0, [r1], #512	; 0x200
    2fa8:	0001d21a 	andeq	sp, r1, sl, lsl r2
    2fac:	08910200 	ldmeq	r1, {r9}
    2fb0:	0001dd20 	andeq	sp, r1, r0, lsr #26
    2fb4:	0033ca00 	eorseq	ip, r3, r0, lsl #20
    2fb8:	01e92000 	mvneq	r2, r0
    2fbc:	359d0000 	ldrcc	r0, [sp]
    2fc0:	f5200000 			; <UNDEFINED> instruction: 0xf5200000
    2fc4:	d9000001 	stmdble	r0, {r0}
    2fc8:	20000037 	andcs	r0, r0, r7, lsr r0
    2fcc:	00000201 	andeq	r0, r0, r1, lsl #4
    2fd0:	00003930 	andeq	r3, r0, r0, lsr r9
    2fd4:	00020d20 	andeq	r0, r2, r0, lsr #26
    2fd8:	003c9300 	eorseq	r9, ip, r0, lsl #6
    2fdc:	02192000 	andseq	r2, r9, #0
    2fe0:	3cb30000 	ldccc	0, cr0, [r3]
    2fe4:	24200000 	strtcs	r0, [r0], #-0
    2fe8:	f1000002 	cps	#2
    2fec:	2000003c 	andcs	r0, r0, ip, lsr r0
    2ff0:	0000022f 	andeq	r0, r0, pc, lsr #4
    2ff4:	00003d05 	andeq	r3, r0, r5, lsl #26
    2ff8:	00023a20 	andeq	r3, r2, r0, lsr #20
    2ffc:	003d6b00 	eorseq	r6, sp, r0, lsl #22
    3000:	02451b00 	subeq	r1, r5, #0, 22
    3004:	91020000 	mrsls	r0, (UNDEF: 2)
    3008:	02511b40 	subseq	r1, r1, #64, 22	; 0x10000
    300c:	91030000 	mrsls	r0, (UNDEF: 3)
    3010:	5d207fb8 	stcpl	15, cr7, [r0, #-736]!	; 0xfffffd20
    3014:	d1000002 	tstle	r0, r2
    3018:	1e00003d 	mcrne	0, 0, r0, cr0, cr13, {1}
    301c:	0000013a 	andeq	r0, r0, sl, lsr r1
    3020:	4000330c 	andmi	r3, r0, ip, lsl #6
    3024:	00000910 	andeq	r0, r0, r0, lsl r9
    3028:	53018901 	movwpl	r8, #6401	; 0x1901
    302c:	3200000d 	andcc	r0, r0, #13
    3030:	00000158 	andeq	r0, r0, r8, asr r1
    3034:	00014f32 	andeq	r4, r1, r2, lsr pc
    3038:	01461900 	cmpeq	r6, r0, lsl #18
    303c:	3e590000 	cdpcc	0, 5, cr0, cr9, cr0, {0}
    3040:	23000000 	movwcs	r0, #0
    3044:	0000013a 	andeq	r0, r0, sl, lsr r1
    3048:	400033a8 	andmi	r3, r0, r8, lsr #7
    304c:	00000930 	andeq	r0, r0, r0, lsr r9
    3050:	32019201 	andcc	r9, r1, #268435456	; 0x10000000
    3054:	00000158 	andeq	r0, r0, r8, asr r1
    3058:	00014f32 	andeq	r4, r1, r2, lsr pc
    305c:	01461900 	cmpeq	r6, r0, lsl #18
    3060:	3e7c0000 	cdpcc	0, 7, cr0, cr12, cr0, {0}
    3064:	00000000 	andeq	r0, r0, r0
    3068:	00028a18 	andeq	r8, r2, r8, lsl sl
    306c:	00350800 	eorseq	r0, r5, r0, lsl #16
    3070:	00017440 	andeq	r7, r1, r0, asr #8
    3074:	399c0100 	ldmibcc	ip, {r8}
    3078:	1900000e 	stmdbne	r0, {r1, r2, r3}
    307c:	00000297 	muleq	r0, r7, r2
    3080:	00003e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    3084:	0002a119 	andeq	sl, r2, r9, lsl r1
    3088:	003ebf00 	eorseq	fp, lr, r0, lsl #30
    308c:	02ab1900 	adceq	r1, fp, #0, 18
    3090:	3ef60000 	cdpcc	0, 15, cr0, cr6, cr0, {0}
    3094:	b7190000 	ldrlt	r0, [r9, -r0]
    3098:	16000002 	strne	r0, [r0], -r2
    309c:	1a00003f 	bne	31a0 <ABORT_STACK_SIZE+0x2da0>
    30a0:	000002c3 	andeq	r0, r0, r3, asr #5
    30a4:	1a009102 	bne	274b4 <IRQ_STACK_SIZE+0x1f4b4>
    30a8:	000002cf 	andeq	r0, r0, pc, asr #5
    30ac:	1a049102 	bne	1274bc <IRQ_STACK_SIZE+0x11f4bc>
    30b0:	000002da 	ldrdeq	r0, [r0], -sl
    30b4:	20089102 	andcs	r9, r8, r2, lsl #2
    30b8:	000002e5 	andeq	r0, r0, r5, ror #5
    30bc:	00003f36 	andeq	r3, r0, r6, lsr pc
    30c0:	0002f139 	andeq	pc, r2, r9, lsr r1	; <UNPREDICTABLE>
    30c4:	fd200000 	stc2	0, cr0, [r0, #-0]
    30c8:	5e000002 	cdppl	0, 0, cr0, cr0, cr2, {0}
    30cc:	2000003f 	andcs	r0, r0, pc, lsr r0
    30d0:	00000308 	andeq	r0, r0, r8, lsl #6
    30d4:	00003f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
    30d8:	00031320 	andeq	r1, r3, r0, lsr #6
    30dc:	003fce00 	eorseq	ip, pc, r0, lsl #28
    30e0:	031e2000 	tsteq	lr, #0
    30e4:	40050000 	andmi	r0, r5, r0
    30e8:	291b0000 	ldmdbcs	fp, {}	; <UNPREDICTABLE>
    30ec:	02000003 	andeq	r0, r0, #3
    30f0:	351b4091 	ldrcc	r4, [fp, #-145]	; 0xffffff6f
    30f4:	03000003 	movweq	r0, #3
    30f8:	207fb891 			; <UNDEFINED> instruction: 0x207fb891
    30fc:	00000341 	andeq	r0, r0, r1, asr #6
    3100:	0000403c 	andeq	r4, r0, ip, lsr r0
    3104:	00013a23 	andeq	r3, r1, r3, lsr #20
    3108:	00360000 	eorseq	r0, r6, r0
    310c:	00095040 	andeq	r5, r9, r0, asr #32
    3110:	01ad0100 			; <UNDEFINED> instruction: 0x01ad0100
    3114:	00015832 	andeq	r5, r1, r2, lsr r8
    3118:	014f3200 	mrseq	r3, (UNDEF: 111)
    311c:	46190000 	ldrmi	r0, [r9], -r0
    3120:	94000001 	strls	r0, [r0], #-1
    3124:	00000040 	andeq	r0, r0, r0, asr #32
    3128:	034e1800 	movteq	r1, #59392	; 0xe800
    312c:	367c0000 	ldrbtcc	r0, [ip], -r0
    3130:	021c4000 	andseq	r4, ip, #0
    3134:	9c010000 	stcls	0, cr0, [r1], {-0}
    3138:	00000f7b 	andeq	r0, r0, fp, ror pc
    313c:	00035b19 	andeq	r5, r3, r9, lsl fp
    3140:	0040b700 	subeq	fp, r0, r0, lsl #14
    3144:	03651900 	cmneq	r5, #0, 18
    3148:	40ef0000 	rscmi	r0, pc, r0
    314c:	6f190000 	svcvs	0x00190000
    3150:	0f000003 	svceq	0x00000003
    3154:	19000041 	stmdbne	r0, {r0, r6}
    3158:	0000037b 	andeq	r0, r0, fp, ror r3
    315c:	0000412f 	andeq	r4, r0, pc, lsr #2
    3160:	00038719 	andeq	r8, r3, r9, lsl r7
    3164:	00414f00 	subeq	r4, r1, r0, lsl #30
    3168:	03931a00 	orrseq	r1, r3, #0, 20
    316c:	91020000 	mrsls	r0, (UNDEF: 2)
    3170:	039e1a04 	orrseq	r1, lr, #4, 20	; 0x4000
    3174:	91020000 	mrsls	r0, (UNDEF: 2)
    3178:	03a92008 			; <UNDEFINED> instruction: 0x03a92008
    317c:	41cc0000 	bicmi	r0, ip, r0
    3180:	8a1e0000 	bhi	783188 <IRQ_STACK_SIZE+0x77b188>
    3184:	bc000002 	stclt	0, cr0, [r0], {2}
    3188:	70400036 	subvc	r0, r0, r6, lsr r0
    318c:	01000009 	tsteq	r0, r9
    3190:	0f4a01c4 	svceq	0x004a01c4
    3194:	da320000 	ble	c8319c <STACK_SIZE+0x48319c>
    3198:	32000002 	andcc	r0, r0, #2
    319c:	000002cf 	andeq	r0, r0, pc, asr #5
    31a0:	0002c319 	andeq	ip, r2, r9, lsl r3
    31a4:	00421000 	subeq	r1, r2, r0
    31a8:	02b73200 	adcseq	r3, r7, #0, 4
    31ac:	ab320000 	blge	c831b4 <STACK_SIZE+0x4831b4>
    31b0:	1a000002 	bne	31c0 <ABORT_STACK_SIZE+0x2dc0>
    31b4:	000002a1 	andeq	r0, r0, r1, lsr #5
    31b8:	7efc9103 	nrmvce	f1, f3
    31bc:	00029719 	andeq	r9, r2, r9, lsl r7
    31c0:	00422300 	subeq	r2, r2, r0, lsl #6
    31c4:	09701f00 	ldmdbeq	r0!, {r8, r9, sl, fp, ip}^
    31c8:	e5210000 	str	r0, [r1, #-0]!
    31cc:	39000002 	stmdbcc	r0, {r1}
    31d0:	000002f1 	strdeq	r0, [r0], -r1
    31d4:	02fd2000 	rscseq	r2, sp, #0
    31d8:	42380000 	eorsmi	r0, r8, #0
    31dc:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    31e0:	6a000003 	bvs	31f4 <ABORT_STACK_SIZE+0x2df4>
    31e4:	20000042 	andcs	r0, r0, r2, asr #32
    31e8:	00000313 	andeq	r0, r0, r3, lsl r3
    31ec:	000042a8 	andeq	r4, r0, r8, lsr #5
    31f0:	00031e20 	andeq	r1, r3, r0, lsr #28
    31f4:	0042df00 	subeq	sp, r2, r0, lsl #30
    31f8:	03291b00 	teqeq	r9, #0, 22
    31fc:	91030000 	mrsls	r0, (UNDEF: 3)
    3200:	351b7fb0 	ldrcc	r7, [fp, #-4016]	; 0xfffff050
    3204:	03000003 	movweq	r0, #3
    3208:	207fa891 			; <UNDEFINED> instruction: 0x207fa891
    320c:	00000341 	andeq	r0, r0, r1, asr #6
    3210:	00004316 	andeq	r4, r0, r6, lsl r3
    3214:	00013a23 	andeq	r3, r1, r3, lsr #20
    3218:	00381000 	eorseq	r1, r8, r0
    321c:	00099040 	andeq	r9, r9, r0, asr #32
    3220:	01ad0100 			; <UNDEFINED> instruction: 0x01ad0100
    3224:	00015832 	andeq	r5, r1, r2, lsr r8
    3228:	014f3200 	mrseq	r3, (UNDEF: 111)
    322c:	46190000 	ldrmi	r0, [r9], -r0
    3230:	6e000001 	cdpvs	0, 0, cr0, cr0, cr1, {0}
    3234:	00000043 	andeq	r0, r0, r3, asr #32
    3238:	34240000 	strtcc	r0, [r4], #-0
    323c:	82400037 	subhi	r0, r0, #55	; 0x37
    3240:	25000001 	strcs	r0, [r0, #-1]
    3244:	91045301 	tstls	r4, r1, lsl #6
    3248:	25067f94 	strcs	r7, [r6, #-3988]	; 0xfffff06c
    324c:	91045201 	tstls	r4, r1, lsl #4
    3250:	25067f98 	strcs	r7, [r6, #-3992]	; 0xfffff068
    3254:	91045101 	tstls	r4, r1, lsl #2
    3258:	25067efc 	strcs	r7, [r6, #-3836]	; 0xfffff104
    325c:	02087d02 	andeq	r7, r8, #2, 26	; 0x80
    3260:	02250079 	eoreq	r0, r5, #121	; 0x79
    3264:	7a02047d 	bvc	84460 <IRQ_STACK_SIZE+0x7c460>
    3268:	34000000 	strcc	r0, [r0], #-0
    326c:	000009fd 	strdeq	r0, [r0], -sp
    3270:	9801ca01 	stmdals	r1, {r0, r9, fp, lr, pc}
    3274:	80400038 	subhi	r0, r0, r8, lsr r0
    3278:	01000000 	mrseq	r0, (UNDEF: 0)
    327c:	0010599c 	mulseq	r0, ip, r9
    3280:	31783600 	cmncc	r8, r0, lsl #12
    3284:	01ca0100 	biceq	r0, sl, r0, lsl #2
    3288:	0000002c 	andeq	r0, r0, ip, lsr #32
    328c:	00004391 	muleq	r0, r1, r3
    3290:	00317936 	eorseq	r7, r1, r6, lsr r9
    3294:	2c01ca01 	stccs	10, cr12, [r1], {1}
    3298:	b2000000 	andlt	r0, r0, #0
    329c:	36000043 	strcc	r0, [r0], -r3, asr #32
    32a0:	01003278 	tsteq	r0, r8, ror r2
    32a4:	002c01ca 	eoreq	r0, ip, sl, asr #3
    32a8:	43de0000 	bicsmi	r0, lr, #0
    32ac:	79360000 	ldmdbvc	r6!, {}	; <UNPREDICTABLE>
    32b0:	ca010032 	bgt	43380 <IRQ_STACK_SIZE+0x3b380>
    32b4:	00002c01 	andeq	r2, r0, r1, lsl #24
    32b8:	0043ff00 	subeq	pc, r3, r0, lsl #30
    32bc:	0a223500 	beq	8906c4 <STACK_SIZE+0x906c4>
    32c0:	ca010000 	bgt	432c8 <IRQ_STACK_SIZE+0x3b2c8>
    32c4:	00002c01 	andeq	r2, r0, r1, lsl #24
    32c8:	00910200 	addseq	r0, r1, r0, lsl #4
    32cc:	01006938 	tsteq	r0, r8, lsr r9
    32d0:	002c01cc 	eoreq	r0, ip, ip, asr #3
    32d4:	51010000 	mrspl	r0, (UNDEF: 1)
    32d8:	01006a37 	tsteq	r0, r7, lsr sl
    32dc:	002c01cc 	eoreq	r0, ip, ip, asr #3
    32e0:	44200000 	strtmi	r0, [r0], #-0
    32e4:	78380000 	ldmdavc	r8!, {}	; <UNPREDICTABLE>
    32e8:	01003178 	tsteq	r0, r8, ror r1
    32ec:	002c01cd 	eoreq	r0, ip, sp, asr #3
    32f0:	50010000 	andpl	r0, r1, r0
    32f4:	31797937 	cmncc	r9, r7, lsr r9
    32f8:	01cd0100 	biceq	r0, sp, r0, lsl #2
    32fc:	0000002c 	andeq	r0, r0, ip, lsr #32
    3300:	0000443e 	andeq	r4, r0, lr, lsr r4
    3304:	32787838 	rsbscc	r7, r8, #56, 16	; 0x380000
    3308:	01cd0100 	biceq	r0, sp, r0, lsl #2
    330c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3310:	79385201 	ldmdbvc	r8!, {r0, r9, ip, lr}
    3314:	01003279 	tsteq	r0, r9, ror r2
    3318:	002c01cd 	eoreq	r0, ip, sp, asr #3
    331c:	53010000 	movwpl	r0, #4096	; 0x1000
    3320:	00013a23 	andeq	r3, r1, r3, lsr #20
    3324:	0038dc00 	eorseq	sp, r8, r0, lsl #24
    3328:	0009b040 	andeq	fp, r9, r0, asr #32
    332c:	01e90100 	mvneq	r0, r0, lsl #2
    3330:	00015832 	andeq	r5, r1, r2, lsr r8
    3334:	014f1900 	cmpeq	pc, r0, lsl #18
    3338:	44510000 	ldrbmi	r0, [r1], #-0
    333c:	46190000 	ldrmi	r0, [r9], -r0
    3340:	64000001 	strvs	r0, [r0], #-1
    3344:	00000044 	andeq	r0, r0, r4, asr #32
    3348:	0a123400 	beq	490350 <IRQ_STACK_SIZE+0x488350>
    334c:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    3350:	00391801 	eorseq	r1, r9, r1, lsl #16
    3354:	0001b440 	andeq	fp, r1, r0, asr #8
    3358:	1a9c0100 	bne	fe703760 <PCB_BASE_APP1+0xb9c03560>
    335c:	36000012 			; <UNDEFINED> instruction: 0x36000012
    3360:	01003178 	tsteq	r0, r8, ror r1
    3364:	002c01ee 	eoreq	r0, ip, lr, ror #3
    3368:	44840000 	strmi	r0, [r4], #0
    336c:	79360000 	ldmdbvc	r6!, {}	; <UNPREDICTABLE>
    3370:	ee010031 	mcr	0, 0, r0, cr1, cr1, {1}
    3374:	00002c01 	andeq	r2, r0, r1, lsl #24
    3378:	0044c900 	subeq	ip, r4, r0, lsl #18
    337c:	32783600 	rsbscc	r3, r8, #0, 12
    3380:	01ee0100 	mvneq	r0, r0, lsl #2
    3384:	0000002c 	andeq	r0, r0, ip, lsr #32
    3388:	0000450e 	andeq	r4, r0, lr, lsl #10
    338c:	00327936 	eorseq	r7, r2, r6, lsr r9
    3390:	2c01ee01 	stccs	14, cr14, [r1], {1}
    3394:	5f000000 	svcpl	0x00000000
    3398:	3a000045 	bcc	34b4 <ABORT_STACK_SIZE+0x30b4>
    339c:	00000a22 	andeq	r0, r0, r2, lsr #20
    33a0:	2c01ee01 	stccs	14, cr14, [r1], {1}
    33a4:	b0000000 	andlt	r0, r0, r0
    33a8:	37000045 	strcc	r0, [r0, -r5, asr #32]
    33ac:	f0010079 			; <UNDEFINED> instruction: 0xf0010079
    33b0:	00002501 	andeq	r2, r0, r1, lsl #10
    33b4:	0045dc00 	subeq	sp, r5, r0, lsl #24
    33b8:	00783800 	rsbseq	r3, r8, r0, lsl #16
    33bc:	2501f001 	strcs	pc, [r1, #-1]
    33c0:	05000000 	streq	r0, [r0, #-0]
    33c4:	93029190 	movwls	r9, #8592	; 0x2190
    33c8:	79643708 	stmdbvc	r4!, {r3, r8, r9, sl, ip, sp}^
    33cc:	01f10100 	mvnseq	r0, r0, lsl #2
    33d0:	00000025 	andeq	r0, r0, r5, lsr #32
    33d4:	00004602 	andeq	r4, r0, r2, lsl #12
    33d8:	00786437 	rsbseq	r6, r8, r7, lsr r4
    33dc:	2501f101 	strcs	pc, [r1, #-257]	; 0xfffffeff
    33e0:	b5000000 	strlt	r0, [r0, #-0]
    33e4:	37000046 	strcc	r0, [r0, -r6, asr #32]
    33e8:	01007965 	tsteq	r0, r5, ror #18
    33ec:	002501f2 	strdeq	r0, [r5], -r2	; <UNPREDICTABLE>
    33f0:	47270000 	strmi	r0, [r7, -r0]!
    33f4:	65370000 	ldrvs	r0, [r7, #-0]!
    33f8:	f2010078 	vqadd.s8	q0, <illegal reg q0.5>, q12
    33fc:	00002501 	andeq	r2, r0, r1, lsl #10
    3400:	00475200 	subeq	r5, r7, r0, lsl #4
    3404:	01641e00 	cmneq	r4, r0, lsl #28
    3408:	393c0000 	ldmdbcc	ip!, {}	; <UNPREDICTABLE>
    340c:	09c84000 	stmibeq	r8, {lr}^
    3410:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    3414:	00113301 	andseq	r3, r1, r1, lsl #6
    3418:	01751900 	cmneq	r5, r0, lsl #18
    341c:	46020000 	strmi	r0, [r2], -r0
    3420:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3424:	00000164 	andeq	r0, r0, r4, ror #2
    3428:	40003948 	andmi	r3, r0, r8, asr #18
    342c:	000009e0 	andeq	r0, r0, r0, ror #19
    3430:	5101f401 	tstpl	r1, r1, lsl #8
    3434:	19000011 	stmdbne	r0, {r0, r4}
    3438:	00000175 	andeq	r0, r0, r5, ror r1
    343c:	000046b5 			; <UNDEFINED> instruction: 0x000046b5
    3440:	01641e00 	cmneq	r4, r0, lsl #28
    3444:	396c0000 	stmdbcc	ip!, {}^	; <UNPREDICTABLE>
    3448:	0a084000 	beq	213450 <IRQ_STACK_SIZE+0x20b450>
    344c:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    3450:	00116f01 	andseq	r6, r1, r1, lsl #30
    3454:	01751900 	cmneq	r5, r0, lsl #18
    3458:	47780000 	ldrbmi	r0, [r8, -r0]!
    345c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3460:	0000013a 	andeq	r0, r0, sl, lsr r1
    3464:	400039c0 	andmi	r3, r0, r0, asr #19
    3468:	00000a20 	andeq	r0, r0, r0, lsr #20
    346c:	9f020901 	svcls	0x00020901
    3470:	19000011 	stmdbne	r0, {r0, r4}
    3474:	00000158 	andeq	r0, r0, r8, asr r1
    3478:	0000478f 	andeq	r4, r0, pc, lsl #15
    347c:	00014f19 	andeq	r4, r1, r9, lsl pc
    3480:	0047a200 	subeq	sl, r7, r0, lsl #4
    3484:	01461900 	cmpeq	r6, r0, lsl #18
    3488:	47bd0000 	ldrmi	r0, [sp, r0]!
    348c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3490:	0000013a 	andeq	r0, r0, sl, lsr r1
    3494:	400039fc 	strdmi	r3, [r0], -ip
    3498:	00000a50 	andeq	r0, r0, r0, asr sl
    349c:	cf020d01 	svcgt	0x00020d01
    34a0:	19000011 	stmdbne	r0, {r0, r4}
    34a4:	00000158 	andeq	r0, r0, r8, asr r1
    34a8:	000047d8 	ldrdeq	r4, [r0], -r8
    34ac:	00014f19 	andeq	r4, r1, r9, lsl pc
    34b0:	0047eb00 	subeq	lr, r7, r0, lsl #22
    34b4:	01461900 	cmpeq	r6, r0, lsl #18
    34b8:	48060000 	stmdami	r6, {}	; <UNPREDICTABLE>
    34bc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    34c0:	0000013a 	andeq	r0, r0, sl, lsr r1
    34c4:	40003a80 	andmi	r3, r0, r0, lsl #21
    34c8:	00000a78 	andeq	r0, r0, r8, ror sl
    34cc:	ff01fb01 			; <UNDEFINED> instruction: 0xff01fb01
    34d0:	19000011 	stmdbne	r0, {r0, r4}
    34d4:	00000158 	andeq	r0, r0, r8, asr r1
    34d8:	00004821 	andeq	r4, r0, r1, lsr #16
    34dc:	00014f19 	andeq	r4, r1, r9, lsl pc
    34e0:	00483400 	subeq	r3, r8, r0, lsl #8
    34e4:	01461900 	cmpeq	r6, r0, lsl #18
    34e8:	484f0000 	stmdami	pc, {}^	; <UNPREDICTABLE>
    34ec:	22000000 	andcs	r0, r0, #0
    34f0:	00000164 	andeq	r0, r0, r4, ror #2
    34f4:	40003ac0 	andmi	r3, r0, r0, asr #21
    34f8:	00000004 	andeq	r0, r0, r4
    34fc:	19020501 	stmdbne	r2, {r0, r8, sl}
    3500:	00000175 	andeq	r0, r0, r5, ror r1
    3504:	0000486a 	andeq	r4, r0, sl, ror #16
    3508:	b6180000 	ldrlt	r0, [r8], -r0
    350c:	cc000003 	stcgt	0, cr0, [r0], {3}
    3510:	3840003a 	stmdacc	r0, {r1, r3, r4, r5}^
    3514:	01000002 	tsteq	r0, r2
    3518:	0013ea9c 	mulseq	r3, ip, sl
    351c:	03c31900 	biceq	r1, r3, #0, 18
    3520:	48950000 	ldmmi	r5, {}	; <UNPREDICTABLE>
    3524:	cd190000 	ldcgt	0, cr0, [r9, #-0]
    3528:	c3000003 	movwgt	r0, #3
    352c:	19000048 	stmdbne	r0, {r3, r6}
    3530:	000003d7 	ldrdeq	r0, [r0], -r7
    3534:	000048e3 	andeq	r4, r0, r3, ror #17
    3538:	0003e319 	andeq	lr, r3, r9, lsl r3
    353c:	00490300 	subeq	r0, r9, r0, lsl #6
    3540:	03ef1900 	mvneq	r1, #0, 18
    3544:	49230000 	stmdbmi	r3!, {}	; <UNPREDICTABLE>
    3548:	fa1a0000 	blx	683550 <IRQ_STACK_SIZE+0x67b550>
    354c:	02000003 	andeq	r0, r0, #3
    3550:	051a0491 	ldreq	r0, [sl, #-1169]	; 0xfffffb6f
    3554:	02000004 	andeq	r0, r0, #4
    3558:	1b170891 	blne	5c57a4 <IRQ_STACK_SIZE+0x5bd7a4>
    355c:	00000412 	andeq	r0, r0, r2, lsl r4
    3560:	7da49103 	stfvcd	f1, [r4, #12]!
    3564:	00041d1b 	andeq	r1, r4, fp, lsl sp
    3568:	d0910300 	addsle	r0, r1, r0, lsl #6
    356c:	034e1e7d 	movteq	r1, #61053	; 0xee7d
    3570:	3af80000 	bcc	ffe03578 <PCB_BASE_APP1+0xbb303378>
    3574:	0aa84000 	beq	fea1357c <PCB_BASE_APP1+0xb9f1337c>
    3578:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    357c:	0013cb02 	andseq	ip, r3, r2, lsl #22
    3580:	039e1a00 	orrseq	r1, lr, #0, 20
    3584:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    3588:	0003931a 	andeq	r9, r3, sl, lsl r3
    358c:	195a0100 	ldmdbne	sl, {r8}^
    3590:	00000387 	andeq	r0, r0, r7, lsl #7
    3594:	0000494f 	andeq	r4, r0, pc, asr #18
    3598:	00037b1a 	andeq	r7, r3, sl, lsl fp
    359c:	94910300 	ldrls	r0, [r1], #768	; 0x300
    35a0:	036f1a7d 	cmneq	pc, #512000	; 0x7d000
    35a4:	91030000 	mrsls	r0, (UNDEF: 3)
    35a8:	651a7d98 	ldrvs	r7, [sl, #-3480]	; 0xfffff268
    35ac:	03000003 	movweq	r0, #3
    35b0:	197cf891 	ldmdbne	ip!, {r0, r4, r7, fp, ip, sp, lr, pc}^
    35b4:	0000035b 	andeq	r0, r0, fp, asr r3
    35b8:	0000499e 	muleq	r0, lr, r9
    35bc:	000aa81f 	andeq	sl, sl, pc, lsl r8
    35c0:	03a92000 			; <UNDEFINED> instruction: 0x03a92000
    35c4:	49cb0000 	stmibmi	fp, {}^	; <UNPREDICTABLE>
    35c8:	8a1e0000 	bhi	7835d0 <IRQ_STACK_SIZE+0x77b5d0>
    35cc:	f8000002 			; <UNDEFINED> instruction: 0xf8000002
    35d0:	d040003a 	suble	r0, r0, sl, lsr r0
    35d4:	0100000a 	tsteq	r0, sl
    35d8:	139201c4 	orrsne	r0, r2, #196, 2	; 0x31
    35dc:	da320000 	ble	c835e4 <STACK_SIZE+0x4835e4>
    35e0:	32000002 	andcc	r0, r0, #2
    35e4:	000002cf 	andeq	r0, r0, pc, asr #5
    35e8:	0002c319 	andeq	ip, r2, r9, lsl r3
    35ec:	004a0f00 	subeq	r0, sl, r0, lsl #30
    35f0:	02b73200 	adcseq	r3, r7, #0, 4
    35f4:	ab320000 	blge	c835fc <STACK_SIZE+0x4835fc>
    35f8:	1a000002 	bne	3608 <ABORT_STACK_SIZE+0x3208>
    35fc:	000002a1 	andeq	r0, r0, r1, lsr #5
    3600:	7cf89103 	ldfvcp	f1, [r8], #12
    3604:	00029719 	andeq	r9, r2, r9, lsl r7
    3608:	004a2200 	subeq	r2, sl, r0, lsl #4
    360c:	0ad01f00 	beq	ff40b214 <PCB_BASE_APP1+0xba90b014>
    3610:	e5210000 	str	r0, [r1, #-0]!
    3614:	39000002 	stmdbcc	r0, {r1}
    3618:	000002f1 	strdeq	r0, [r0], -r1
    361c:	02fd2000 	rscseq	r2, sp, #0
    3620:	4a370000 	bmi	dc3628 <STACK_SIZE+0x5c3628>
    3624:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    3628:	69000003 	stmdbvs	r0, {r0, r1}
    362c:	2000004a 	andcs	r0, r0, sl, asr #32
    3630:	00000313 	andeq	r0, r0, r3, lsl r3
    3634:	00004aa7 	andeq	r4, r0, r7, lsr #21
    3638:	00031e20 	andeq	r1, r3, r0, lsr #28
    363c:	004ade00 	subeq	sp, sl, r0, lsl #28
    3640:	03291b00 	teqeq	r9, #0, 22
    3644:	91030000 	mrsls	r0, (UNDEF: 3)
    3648:	351b7db0 	ldrcc	r7, [fp, #-3504]	; 0xfffff250
    364c:	03000003 	movweq	r0, #3
    3650:	207da891 			; <UNDEFINED> instruction: 0x207da891
    3654:	00000341 	andeq	r0, r0, r1, asr #6
    3658:	00004b15 	andeq	r4, r0, r5, lsl fp
    365c:	00013a23 	andeq	r3, r1, r3, lsr #20
    3660:	003c7c00 	eorseq	r7, ip, r0, lsl #24
    3664:	000af040 	andeq	pc, sl, r0, asr #32
    3668:	01ad0100 			; <UNDEFINED> instruction: 0x01ad0100
    366c:	00015832 	andeq	r5, r1, r2, lsr r8
    3670:	014f3200 	mrseq	r3, (UNDEF: 111)
    3674:	46190000 	ldrmi	r0, [r9], -r0
    3678:	6d000001 	stcvs	0, cr0, [r0, #-4]
    367c:	0000004b 	andeq	r0, r0, fp, asr #32
    3680:	9c240000 	stcls	0, cr0, [r4], #-0
    3684:	8240003b 	subhi	r0, r0, #59	; 0x3b
    3688:	25000001 	strcs	r0, [r0, #-1]
    368c:	91045301 	tstls	r4, r1, lsl #6
    3690:	25067d94 	strcs	r7, [r6, #-3476]	; 0xfffff26c
    3694:	91045201 	tstls	r4, r1, lsl #4
    3698:	25067d98 	strcs	r7, [r6, #-3480]	; 0xfffff268
    369c:	91045101 	tstls	r4, r1, lsl #2
    36a0:	25067cf8 	strcs	r7, [r6, #-3320]	; 0xfffff308
    36a4:	02087d02 	andeq	r7, r8, #2, 26	; 0x80
    36a8:	02250079 	eoreq	r0, r5, #121	; 0x79
    36ac:	7a02047d 	bvc	848a8 <IRQ_STACK_SIZE+0x7c8a8>
    36b0:	7d022500 	cfstr32vc	mvfx2, [r2, #-0]
    36b4:	00750200 	rsbseq	r0, r5, r0, lsl #4
    36b8:	24000000 	strcs	r0, [r0], #-0
    36bc:	40003b2c 	andmi	r3, r0, ip, lsr #22
    36c0:	0000160d 	andeq	r1, r0, sp, lsl #12
    36c4:	02520125 	subseq	r0, r2, #1073741833	; 0x40000009
    36c8:	01250c91 			; <UNDEFINED> instruction: 0x01250c91
    36cc:	08910351 	ldmeq	r1, {r0, r4, r6, r8, r9}
    36d0:	50012506 	andpl	r2, r1, r6, lsl #10
    36d4:	7dd09103 	ldfvcp	f1, [r0, #12]
    36d8:	d3340000 	teqle	r4, #0
    36dc:	01000008 	tsteq	r0, r8
    36e0:	3d04021d 	sfmcc	f0, 4, [r4, #-116]	; 0xffffff8c
    36e4:	004c4000 	subeq	r4, ip, r0
    36e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    36ec:	0000143d 	andeq	r1, r0, sp, lsr r4
    36f0:	003d4824 	eorseq	r4, sp, r4, lsr #16
    36f4:	00043a40 	andeq	r3, r4, r0, asr #20
    36f8:	53012500 	movwpl	r2, #5376	; 0x1500
    36fc:	01253001 	teqeq	r5, r1
    3700:	ff0a0352 			; <UNDEFINED> instruction: 0xff0a0352
    3704:	510125ff 	strdpl	r2, [r1, -pc]
    3708:	01253001 	teqeq	r5, r1
    370c:	25300150 	ldrcs	r0, [r0, #-336]!	; 0xfffffeb0
    3710:	010c7d02 	tsteq	ip, r2, lsl #26
    3714:	7d022531 	cfstr32vc	mvfx2, [r2, #-196]	; 0xffffff3c
    3718:	f0030508 			; <UNDEFINED> instruction: 0xf0030508
    371c:	2540016c 	strbcs	r0, [r0, #-364]	; 0xfffffe94
    3720:	01047d02 	tsteq	r4, r2, lsl #26
    3724:	7d022533 	cfstr32vc	mvfx2, [r2, #-204]	; 0xffffff34
    3728:	00330100 	eorseq	r0, r3, r0, lsl #2
    372c:	003a1500 	eorseq	r1, sl, r0, lsl #10
    3730:	144d0000 	strbne	r0, [sp], #-0
    3734:	6b160000 	blvs	58373c <IRQ_STACK_SIZE+0x57b73c>
    3738:	14000000 	strne	r0, [r0], #-0
    373c:	0ac73b00 	beq	ff1d2344 <PCB_BASE_APP1+0xba6d2144>
    3740:	3f010000 	svccc	0x00010000
    3744:	00145f01 	andseq	r5, r4, r1, lsl #30
    3748:	10030500 	andne	r0, r3, r0, lsl #10
    374c:	0640012b 	strbeq	r0, [r0], -fp, lsr #2
    3750:	0000143d 	andeq	r1, r0, sp, lsr r4
    3754:	00003a15 	andeq	r3, r0, r5, lsl sl
    3758:	00147400 	andseq	r7, r4, r0, lsl #8
    375c:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    3760:	001d0000 	andseq	r0, sp, r0
    3764:	00097c3b 	andeq	r7, r9, fp, lsr ip
    3768:	01400100 	mrseq	r0, (UNDEF: 80)
    376c:	00001486 	andeq	r1, r0, r6, lsl #9
    3770:	2b280305 	blcs	a0438c <STACK_SIZE+0x20438c>
    3774:	64064001 	strvs	r4, [r6], #-1
    3778:	3b000014 	blcc	37d0 <ABORT_STACK_SIZE+0x33d0>
    377c:	00000913 	andeq	r0, r0, r3, lsl r9
    3780:	9d014101 	stflss	f4, [r1, #-4]
    3784:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    3788:	012b4803 	teqeq	fp, r3, lsl #16
    378c:	14640640 	strbtne	r0, [r4], #-1600	; 0xfffff9c0
    3790:	3a150000 	bcc	543798 <IRQ_STACK_SIZE+0x53b798>
    3794:	b2000000 	andlt	r0, r0, #0
    3798:	16000014 			; <UNDEFINED> instruction: 0x16000014
    379c:	0000006b 	andeq	r0, r0, fp, rrx
    37a0:	63380015 	teqvs	r8, #21
    37a4:	01006f68 	tsteq	r0, r8, ror #30
    37a8:	14c40142 	strbne	r0, [r4], #322	; 0x142
    37ac:	03050000 	movweq	r0, #20480	; 0x5000
    37b0:	40015870 	andmi	r5, r1, r0, ror r8
    37b4:	0014a206 	andseq	sl, r4, r6, lsl #4
    37b8:	09063b00 	stmdbeq	r6, {r8, r9, fp, ip, sp}
    37bc:	43010000 	movwmi	r0, #4096	; 0x1000
    37c0:	0014db01 	andseq	sp, r4, r1, lsl #22
    37c4:	88030500 	stmdahi	r3, {r8, sl}
    37c8:	06400158 			; <UNDEFINED> instruction: 0x06400158
    37cc:	000014a2 	andeq	r1, r0, r2, lsr #9
    37d0:	0008493b 	andeq	r4, r8, fp, lsr r9
    37d4:	01440100 	mrseq	r0, (UNDEF: 84)
    37d8:	000014f2 	strdeq	r1, [r0], -r2
    37dc:	58a00305 	stmiapl	r0!, {r0, r2, r8, r9}
    37e0:	a2064001 	andge	r4, r6, #1
    37e4:	15000014 	strne	r0, [r0, #-20]	; 0xffffffec
    37e8:	0000004f 	andeq	r0, r0, pc, asr #32
    37ec:	00001507 	andeq	r1, r0, r7, lsl #10
    37f0:	00006b16 	andeq	r6, r0, r6, lsl fp
    37f4:	3c000900 	stccc	9, cr0, [r0], {-0}
    37f8:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
    37fc:	14f72301 	ldrbtne	r2, [r7], #769	; 0x301
    3800:	03050000 	movweq	r0, #20480	; 0x5000
    3804:	400170a0 	andmi	r7, r1, r0, lsr #1
    3808:	00012f15 	andeq	r2, r1, r5, lsl pc
    380c:	00152800 	andseq	r2, r5, r0, lsl #16
    3810:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    3814:	00040000 	andeq	r0, r4, r0
    3818:	00081a3c 	andeq	r1, r8, ip, lsr sl
    381c:	18240100 	stmdane	r4!, {r8}
    3820:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    3824:	0179ac03 	cmneq	r9, r3, lsl #24
    3828:	09573c40 	ldmdbeq	r7, {r6, sl, fp, ip, sp}^
    382c:	26010000 	strcs	r0, [r1], -r0
    3830:	0000004f 	andeq	r0, r0, pc, asr #32
    3834:	7a4c0305 	bvc	1304450 <STACK_SIZE+0xb04450>
    3838:	503c4001 	eorspl	r4, ip, r1
    383c:	0100000a 	tsteq	r0, sl
    3840:	00004f27 	andeq	r4, r0, r7, lsr #30
    3844:	50030500 	andpl	r0, r3, r0, lsl #10
    3848:	1540017a 	strbne	r0, [r0, #-378]	; 0xfffffe86
    384c:	0000004f 	andeq	r0, r0, pc, asr #32
    3850:	0000156b 	andeq	r1, r0, fp, ror #10
    3854:	00006b16 	andeq	r6, r0, r6, lsl fp
    3858:	3c000100 	stfccs	f0, [r0], {-0}
    385c:	000009ef 	andeq	r0, r0, pc, ror #19
    3860:	155b2801 	ldrbne	r2, [fp, #-2049]	; 0xfffff7ff
    3864:	03050000 	movweq	r0, #20480	; 0x5000
    3868:	40017a58 	andmi	r7, r1, r8, asr sl
    386c:	00091e3c 	andeq	r1, r9, ip, lsr lr
    3870:	8d410100 	stfhie	f0, [r1, #-0]
    3874:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    3878:	0179a803 	cmneq	r9, r3, lsl #16
    387c:	93040540 	movwls	r0, #17728	; 0x4540
    3880:	3d000015 	stccc	0, cr0, [r0, #-84]	; 0xffffffac
    3884:	00000048 	andeq	r0, r0, r8, asr #32
    3888:	00003a15 	andeq	r3, r0, r5, lsl sl
    388c:	0015a900 	andseq	sl, r5, r0, lsl #18
    3890:	006b3e00 	rsbeq	r3, fp, r0, lsl #28
    3894:	0fff0000 	svceq	0x00ff0000
    3898:	0a283c00 	beq	a128a0 <STACK_SIZE+0x2128a0>
    389c:	01040000 	mrseq	r0, (UNDEF: 4)
    38a0:	000015ba 			; <UNDEFINED> instruction: 0x000015ba
    38a4:	58b80305 	ldmpl	r8!, {r0, r2, r8, r9}
    38a8:	98064001 	stmdals	r6, {r0, lr}
    38ac:	15000015 	strne	r0, [r0, #-21]	; 0xffffffeb
    38b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    38b4:	000015d0 	ldrdeq	r1, [r0], -r0
    38b8:	00006b3e 	andeq	r6, r0, lr, lsr fp
    38bc:	002d0000 	eoreq	r0, sp, r0
    38c0:	000ace3c 	andeq	ip, sl, ip, lsr lr
    38c4:	e1010500 	tst	r1, r0, lsl #10
    38c8:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    38cc:	012b6803 	teqeq	fp, r3, lsl #16
    38d0:	15bf0640 	ldrne	r0, [pc, #1600]!	; 3f18 <ABORT_STACK_SIZE+0x3b18>
    38d4:	3a150000 	bcc	5438dc <IRQ_STACK_SIZE+0x53b8dc>
    38d8:	f7000000 			; <UNDEFINED> instruction: 0xf7000000
    38dc:	3e000015 	mcrcc	0, 0, r0, cr0, cr5, {0}
    38e0:	0000006b 	andeq	r0, r0, fp, rrx
    38e4:	3c004507 	cfstr32cc	mvfx4, [r0], {7}
    38e8:	00000811 	andeq	r0, r0, r1, lsl r8
    38ec:	16080106 	strne	r0, [r8], -r6, lsl #2
    38f0:	03050000 	movweq	r0, #20480	; 0x5000
    38f4:	4000e608 	andmi	lr, r0, r8, lsl #12
    38f8:	0015e606 	andseq	lr, r5, r6, lsl #12
    38fc:	08923f00 	ldmeq	r2, {r8, r9, sl, fp, ip, sp}
    3900:	dc070000 	stcle	0, cr0, [r7], {-0}
    3904:	0000002c 	andeq	r0, r0, ip, lsr #32
    3908:	0000162c 	andeq	r1, r0, ip, lsr #12
    390c:	00008140 	andeq	r8, r0, r0, asr #2
    3910:	008e4000 	addeq	r4, lr, r0
    3914:	99400000 	stmdbls	r0, {}^	; <UNPREDICTABLE>
    3918:	00000000 	andeq	r0, r0, r0
    391c:	00029f41 	andeq	r9, r2, r1, asr #30
    3920:	40230300 	eormi	r0, r3, r0, lsl #6
    3924:	0000008e 	andeq	r0, r0, lr, lsl #1
    3928:	40000017 	andmi	r0, r0, r7, lsl r0
    392c:	04000002 	streq	r0, [r0], #-2
    3930:	000a4d00 	andeq	r4, sl, r0, lsl #26
    3934:	52010400 	andpl	r0, r1, #0, 8
    3938:	01000001 	tsteq	r0, r1
    393c:	00000b38 	andeq	r0, r0, r8, lsr fp
    3940:	00000125 	andeq	r0, r0, r5, lsr #2
    3944:	40003d50 	andmi	r3, r0, r0, asr sp
    3948:	00000134 	andeq	r0, r0, r4, lsr r1
    394c:	00000c08 	andeq	r0, r0, r8, lsl #24
    3950:	72060102 	andvc	r0, r6, #-2147483648	; 0x80000000
    3954:	02000000 	andeq	r0, r0, #0
    3958:	00700801 	rsbseq	r0, r0, r1, lsl #16
    395c:	02020000 	andeq	r0, r2, #0
    3960:	00025805 	andeq	r5, r2, r5, lsl #16
    3964:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3968:	00000027 	andeq	r0, r0, r7, lsr #32
    396c:	69050403 	stmdbvs	r5, {r0, r1, sl}
    3970:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    3974:	01180704 	tsteq	r8, r4, lsl #14
    3978:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    397c:	00021f05 	andeq	r1, r2, r5, lsl #30
    3980:	07080200 	streq	r0, [r8, -r0, lsl #4]
    3984:	0000010e 	andeq	r0, r0, lr, lsl #2
    3988:	24050402 	strcs	r0, [r5], #-1026	; 0xfffffbfe
    398c:	02000002 	andeq	r0, r0, #2
    3990:	020b0704 	andeq	r0, fp, #4, 14	; 0x100000
    3994:	04020000 	streq	r0, [r2], #-0
    3998:	00011307 	andeq	r1, r1, r7, lsl #6
    399c:	08010200 	stmdaeq	r1, {r9}
    39a0:	00000079 	andeq	r0, r0, r9, ror r0
    39a4:	000b3e04 	andeq	r3, fp, r4, lsl #28
    39a8:	50070100 	andpl	r0, r7, r0, lsl #2
    39ac:	1440003d 	strbne	r0, [r0], #-61	; 0xffffffc3
    39b0:	01000000 	mrseq	r0, (UNDEF: 0)
    39b4:	0b17059c 	bleq	5c502c <IRQ_STACK_SIZE+0x5bd02c>
    39b8:	0c010000 	stceq	0, cr0, [r1], {-0}
    39bc:	00000041 	andeq	r0, r0, r1, asr #32
    39c0:	40003d64 	andmi	r3, r0, r4, ror #26
    39c4:	00000014 	andeq	r0, r0, r4, lsl r0
    39c8:	4c049c01 	stcmi	12, cr9, [r4], {1}
    39cc:	0100000b 	tsteq	r0, fp
    39d0:	003d7811 	eorseq	r7, sp, r1, lsl r8
    39d4:	00001840 	andeq	r1, r0, r0, asr #16
    39d8:	069c0100 	ldreq	r0, [ip], r0, lsl #2
    39dc:	00000b02 	andeq	r0, r0, r2, lsl #22
    39e0:	00411601 	subeq	r1, r1, r1, lsl #12
    39e4:	3d900000 	ldccc	0, cr0, [r0]
    39e8:	001c4000 	andseq	r4, ip, r0
    39ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    39f0:	000000d5 	ldrdeq	r0, [r0], -r5
    39f4:	01007807 	tsteq	r0, r7, lsl #16
    39f8:	00004118 	andeq	r4, r0, r8, lsl r1
    39fc:	00500100 	subseq	r0, r0, r0, lsl #2
    3a00:	000b2b04 	andeq	r2, fp, r4, lsl #22
    3a04:	ac1e0100 	ldfges	f0, [lr], {-0}
    3a08:	3040003d 	subcc	r0, r0, sp, lsr r0
    3a0c:	01000000 	mrseq	r0, (UNDEF: 0)
    3a10:	0b62089c 	bleq	1885c88 <STACK_SIZE+0x1085c88>
    3a14:	26010000 	strcs	r0, [r1], -r0
    3a18:	40003ddc 	ldrdmi	r3, [r0], -ip
    3a1c:	000000a8 	andeq	r0, r0, r8, lsr #1
    3a20:	01e59c01 	mvneq	r9, r1, lsl #24
    3a24:	65090000 	strvs	r0, [r9, #-0]
    3a28:	2601006e 	strcs	r0, [r1], -lr, rrx
    3a2c:	00000041 	andeq	r0, r0, r1, asr #32
    3a30:	00004b90 	muleq	r0, r0, fp
    3a34:	003df80a 	eorseq	pc, sp, sl, lsl #16
    3a38:	0001e540 	andeq	lr, r1, r0, asr #10
    3a3c:	00012300 	andeq	r2, r1, r0, lsl #6
    3a40:	51010b00 	tstpl	r1, r0, lsl #22
    3a44:	0b330802 	bleq	cc5a54 <STACK_SIZE+0x4c5a54>
    3a48:	74025001 	strvc	r5, [r2], #-1
    3a4c:	0c0c0000 	stceq	0, cr0, [ip], {-0}
    3a50:	e540003e 	strb	r0, [r0, #-62]	; 0xffffffc2
    3a54:	3e000001 	cdpcc	0, 0, cr0, cr0, cr1, {0}
    3a58:	0b000001 	bleq	3a64 <ABORT_STACK_SIZE+0x3664>
    3a5c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3a60:	50010b34 	andpl	r0, r1, r4, lsr fp
    3a64:	5001f303 	andpl	pc, r1, r3, lsl #6
    3a68:	3e340a00 	vaddcc.f32	s0, s8, s0
    3a6c:	01fb4000 	mvnseq	r4, r0
    3a70:	015c0000 	cmpeq	ip, r0
    3a74:	010b0000 	mrseq	r0, (UNDEF: 11)
    3a78:	0b300152 	bleq	c03fc8 <STACK_SIZE+0x403fc8>
    3a7c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3a80:	50010b33 	andpl	r0, r1, r3, lsr fp
    3a84:	0a003001 	beq	fa90 <IRQ_STACK_SIZE+0x7a90>
    3a88:	40003e40 	andmi	r3, r0, r0, asr #28
    3a8c:	00000216 	andeq	r0, r0, r6, lsl r2
    3a90:	00000175 	andeq	r0, r0, r5, ror r1
    3a94:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    3a98:	010b3308 	tsteq	fp, r8, lsl #6
    3a9c:	00300150 	eorseq	r0, r0, r0, asr r1
    3aa0:	003e500a 	eorseq	r5, lr, sl
    3aa4:	00022c40 	andeq	r2, r2, r0, asr #24
    3aa8:	00019300 	andeq	r9, r1, r0, lsl #6
    3aac:	52010b00 	andpl	r0, r1, #0, 22
    3ab0:	010b3101 	tsteq	fp, r1, lsl #2
    3ab4:	33080251 	movwcc	r0, #33361	; 0x8251
    3ab8:	0150010b 	cmpeq	r0, fp, lsl #2
    3abc:	600a0030 	andvs	r0, sl, r0, lsr r0
    3ac0:	fb40003e 	blx	1003bc2 <STACK_SIZE+0x803bc2>
    3ac4:	b1000001 	tstlt	r0, r1
    3ac8:	0b000001 	bleq	3ad4 <ABORT_STACK_SIZE+0x36d4>
    3acc:	30015201 	andcc	r5, r1, r1, lsl #4
    3ad0:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    3ad4:	010b3408 	tsteq	fp, r8, lsl #8
    3ad8:	00300150 	eorseq	r0, r0, r0, asr r1
    3adc:	003e6c0a 	eorseq	r6, lr, sl, lsl #24
    3ae0:	00021640 	andeq	r1, r2, r0, asr #12
    3ae4:	0001ca00 	andeq	ip, r1, r0, lsl #20
    3ae8:	51010b00 	tstpl	r1, r0, lsl #22
    3aec:	0b340802 	bleq	d05afc <STACK_SIZE+0x505afc>
    3af0:	30015001 	andcc	r5, r1, r1
    3af4:	3e840d00 	cdpcc	13, 8, cr0, cr4, cr0, {0}
    3af8:	022c4000 	eoreq	r4, ip, #0
    3afc:	010b0000 	mrseq	r0, (UNDEF: 11)
    3b00:	0b310152 	bleq	c44050 <STACK_SIZE+0x444050>
    3b04:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3b08:	50010b34 	andpl	r0, r1, r4, lsr fp
    3b0c:	00003001 	andeq	r3, r0, r1
    3b10:	00071b0e 	andeq	r1, r7, lr, lsl #22
    3b14:	fb460200 	blx	118431e <STACK_SIZE+0x98431e>
    3b18:	0f000001 	svceq	0x00000001
    3b1c:	00000041 	andeq	r0, r0, r1, asr #32
    3b20:	0000410f 	andeq	r4, r0, pc, lsl #2
    3b24:	f70e0000 			; <UNDEFINED> instruction: 0xf70e0000
    3b28:	02000006 	andeq	r0, r0, #6
    3b2c:	00021647 	andeq	r1, r2, r7, asr #12
    3b30:	00410f00 	subeq	r0, r1, r0, lsl #30
    3b34:	410f0000 	mrsmi	r0, CPSR
    3b38:	0f000000 	svceq	0x00000000
    3b3c:	00000041 	andeq	r0, r0, r1, asr #32
    3b40:	07690e00 	strbeq	r0, [r9, -r0, lsl #28]!
    3b44:	45020000 	strmi	r0, [r2, #-0]
    3b48:	0000022c 	andeq	r0, r0, ip, lsr #4
    3b4c:	0000410f 	andeq	r4, r0, pc, lsl #2
    3b50:	00410f00 	subeq	r0, r1, r0, lsl #30
    3b54:	10000000 	andne	r0, r0, r0
    3b58:	00000731 	andeq	r0, r0, r1, lsr r7
    3b5c:	410f4902 	tstmi	pc, r2, lsl #18
    3b60:	0f000000 	svceq	0x00000000
    3b64:	00000041 	andeq	r0, r0, r1, asr #32
    3b68:	0000410f 	andeq	r4, r0, pc, lsl #2
    3b6c:	d3000000 	movwle	r0, #0
    3b70:	04000000 	streq	r0, [r0], #-0
    3b74:	000b5f00 	andeq	r5, fp, r0, lsl #30
    3b78:	52010400 	andpl	r0, r1, #0, 8
    3b7c:	01000001 	tsteq	r0, r1
    3b80:	00000b86 	andeq	r0, r0, r6, lsl #23
    3b84:	00000125 	andeq	r0, r0, r5, lsr #2
    3b88:	40003e84 	andmi	r3, r0, r4, lsl #29
    3b8c:	00000040 	andeq	r0, r0, r0, asr #32
    3b90:	00000c85 	andeq	r0, r0, r5, lsl #25
    3b94:	72060102 	andvc	r0, r6, #-2147483648	; 0x80000000
    3b98:	02000000 	andeq	r0, r0, #0
    3b9c:	00700801 	rsbseq	r0, r0, r1, lsl #16
    3ba0:	02020000 	andeq	r0, r2, #0
    3ba4:	00025805 	andeq	r5, r2, r5, lsl #16
    3ba8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3bac:	00000027 	andeq	r0, r0, r7, lsr #32
    3bb0:	69050403 	stmdbvs	r5, {r0, r1, sl}
    3bb4:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    3bb8:	01180704 	tsteq	r8, r4, lsl #14
    3bbc:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3bc0:	00021f05 	andeq	r1, r2, r5, lsl #30
    3bc4:	07080200 	streq	r0, [r8, -r0, lsl #4]
    3bc8:	0000010e 	andeq	r0, r0, lr, lsl #2
    3bcc:	24050402 	strcs	r0, [r5], #-1026	; 0xfffffbfe
    3bd0:	02000002 	andeq	r0, r0, #2
    3bd4:	020b0704 	andeq	r0, fp, #4, 14	; 0x100000
    3bd8:	04020000 	streq	r0, [r2], #-0
    3bdc:	00011307 	andeq	r1, r1, r7, lsl #6
    3be0:	08010200 	stmdaeq	r1, {r9}
    3be4:	00000079 	andeq	r0, r0, r9, ror r0
    3be8:	000b7104 	andeq	r7, fp, r4, lsl #2
    3bec:	01090100 	mrseq	r0, (UNDEF: 25)
    3bf0:	00000091 	muleq	r0, r1, r0
    3bf4:	64656c05 	strbtvs	r6, [r5], #-3077	; 0xfffff3fb
    3bf8:	41090100 	mrsmi	r0, (UNDEF: 25)
    3bfc:	00000000 	andeq	r0, r0, r0
    3c00:	000b7d06 	andeq	r7, fp, r6, lsl #26
    3c04:	84030100 	strhi	r0, [r3], #-256	; 0xffffff00
    3c08:	2440003e 	strbcs	r0, [r0], #-62	; 0xffffffc2
    3c0c:	01000000 	mrseq	r0, (UNDEF: 0)
    3c10:	0000bd9c 	muleq	r0, ip, sp
    3c14:	00790700 	rsbseq	r0, r9, r0, lsl #14
    3c18:	3e980000 	cdpcc	0, 9, cr0, cr8, cr0, {0}
    3c1c:	00104000 	andseq	r4, r0, r0
    3c20:	06010000 	streq	r0, [r1], -r0
    3c24:	00008508 	andeq	r8, r0, r8, lsl #10
    3c28:	00000000 	andeq	r0, r0, r0
    3c2c:	00007909 	andeq	r7, r0, r9, lsl #18
    3c30:	003ea800 	eorseq	sl, lr, r0, lsl #16
    3c34:	00001c40 	andeq	r1, r0, r0, asr #24
    3c38:	0a9c0100 	beq	fe704040 <PCB_BASE_APP1+0xb9c03e40>
    3c3c:	00000085 	andeq	r0, r0, r5, lsl #1
    3c40:	00004beb 	andeq	r4, r0, fp, ror #23
    3c44:	043f0000 	ldrteq	r0, [pc], #-0	; 3c4c <ABORT_STACK_SIZE+0x384c>
    3c48:	00040000 	andeq	r0, r4, r0
    3c4c:	00000bf4 	strdeq	r0, [r0], -r4
    3c50:	01520104 	cmpeq	r2, r4, lsl #2
    3c54:	9c010000 	stcls	0, cr0, [r1], {-0}
    3c58:	2500000b 	strcs	r0, [r0, #-11]
    3c5c:	c4000001 	strgt	r0, [r0], #-1
    3c60:	4040003e 	submi	r0, r0, lr, lsr r0
    3c64:	bc000001 	stclt	0, cr0, [r0], {1}
    3c68:	0200000c 	andeq	r0, r0, #12
    3c6c:	00720601 	rsbseq	r0, r2, r1, lsl #12
    3c70:	01020000 	mrseq	r0, (UNDEF: 2)
    3c74:	00007008 	andeq	r7, r0, r8
    3c78:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    3c7c:	00000258 	andeq	r0, r0, r8, asr r2
    3c80:	27070202 	strcs	r0, [r7, -r2, lsl #4]
    3c84:	03000000 	movweq	r0, #0
    3c88:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    3c8c:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    3c90:	00011807 	andeq	r1, r1, r7, lsl #16
    3c94:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    3c98:	0000021f 	andeq	r0, r0, pc, lsl r2
    3c9c:	0e070802 	cdpeq	8, 0, cr0, cr7, cr2, {0}
    3ca0:	02000001 	andeq	r0, r0, #1
    3ca4:	02240504 	eoreq	r0, r4, #4, 10	; 0x1000000
    3ca8:	04020000 	streq	r0, [r2], #-0
    3cac:	00020b07 	andeq	r0, r2, r7, lsl #22
    3cb0:	02040400 	andeq	r0, r4, #0, 8
    3cb4:	01130704 	tsteq	r3, r4, lsl #14
    3cb8:	01020000 	mrseq	r0, (UNDEF: 2)
    3cbc:	00007908 	andeq	r7, r0, r8, lsl #18
    3cc0:	81040500 	tsthi	r4, r0, lsl #10
    3cc4:	06000000 	streq	r0, [r0], -r0
    3cc8:	00000074 	andeq	r0, r0, r4, ror r0
    3ccc:	59022007 	stmdbpl	r2, {r0, r1, r2, sp}
    3cd0:	000000ef 	andeq	r0, r0, pc, ror #1
    3cd4:	000abd08 	andeq	fp, sl, r8, lsl #26
    3cd8:	485a0200 	ldmdami	sl, {r9}^
    3cdc:	00000000 	andeq	r0, r0, r0
    3ce0:	000ac208 	andeq	ip, sl, r8, lsl #4
    3ce4:	485b0200 	ldmdami	fp, {r9}^
    3ce8:	04000000 	streq	r0, [r0], #-0
    3cec:	00083908 	andeq	r3, r8, r8, lsl #18
    3cf0:	485c0200 	ldmdami	ip, {r9}^
    3cf4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3cf8:	00084108 	andeq	r4, r8, r8, lsl #2
    3cfc:	485d0200 	ldmdami	sp, {r9}^
    3d00:	0c000000 	stceq	0, cr0, [r0], {-0}
    3d04:	00099208 	andeq	r9, r9, r8, lsl #4
    3d08:	485e0200 	ldmdami	lr, {r9}^
    3d0c:	10000000 	andne	r0, r0, r0
    3d10:	00099a08 	andeq	r9, r9, r8, lsl #20
    3d14:	485f0200 	ldmdami	pc, {r9}^	; <UNPREDICTABLE>
    3d18:	14000000 	strne	r0, [r0], #-0
    3d1c:	0008b808 	andeq	fp, r8, r8, lsl #16
    3d20:	48600200 	stmdami	r0!, {r9}^
    3d24:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3d28:	000a5f08 	andeq	r5, sl, r8, lsl #30
    3d2c:	48610200 	stmdami	r1!, {r9}^
    3d30:	1c000000 	stcne	0, cr0, [r0], {-0}
    3d34:	09400900 	stmdbeq	r0, {r8, fp}^
    3d38:	62020000 	andvs	r0, r2, #0
    3d3c:	00000086 	andeq	r0, r0, r6, lsl #1
    3d40:	000ba30a 	andeq	sl, fp, sl, lsl #6
    3d44:	c4100100 	ldrgt	r0, [r0], #-256	; 0xffffff00
    3d48:	4c40003e 	mcrrmi	0, 3, r0, r0, cr14
    3d4c:	01000000 	mrseq	r0, (UNDEF: 0)
    3d50:	0001659c 	muleq	r1, ip, r5
    3d54:	0bac0b00 	bleq	feb0695c <PCB_BASE_APP1+0xba00675c>
    3d58:	10010000 	andne	r0, r1, r0
    3d5c:	00000048 	andeq	r0, r0, r8, asr #32
    3d60:	00004c0c 	andeq	r4, r0, ip, lsl #24
    3d64:	000a330b 	andeq	r3, sl, fp, lsl #6
    3d68:	48100100 	ldmdami	r0, {r8}
    3d6c:	2d000000 	stccs	0, cr0, [r0, #-0]
    3d70:	0b00004c 	bleq	3ea8 <ABORT_STACK_SIZE+0x3aa8>
    3d74:	000000a0 	andeq	r0, r0, r0, lsr #1
    3d78:	00481001 	subeq	r1, r8, r1
    3d7c:	4c6a0000 	stclmi	0, cr0, [sl], #-0
    3d80:	690c0000 	stmdbvs	ip, {}	; <UNPREDICTABLE>
    3d84:	41120100 	tstmi	r2, r0, lsl #2
    3d88:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    3d8c:	0d00004c 	stceq	0, cr0, [r0, #-304]	; 0xfffffed0
    3d90:	40003f00 	andmi	r3, r0, r0, lsl #30
    3d94:	000002f3 	strdeq	r0, [r0], -r3
    3d98:	0252010e 	subseq	r0, r2, #-2147483645	; 0x80000003
    3d9c:	010e0075 	tsteq	lr, r5, ror r0
    3da0:	0e310151 	mrceq	1, 1, r0, cr1, cr1, {2}
    3da4:	74025001 	strvc	r5, [r2], #-1
    3da8:	0a00007f 	beq	3fac <ABORT_STACK_SIZE+0x3bac>
    3dac:	00000b8c 	andeq	r0, r0, ip, lsl #23
    3db0:	3f101b01 	svccc	0x00101b01
    3db4:	00f44000 	rscseq	r4, r4, r0
    3db8:	9c010000 	stcls	0, cr0, [r1], {-0}
    3dbc:	000002d8 	ldrdeq	r0, [r0], -r8
    3dc0:	003f240f 	eorseq	r2, pc, pc, lsl #8
    3dc4:	00030e40 	andeq	r0, r3, r0, asr #28
    3dc8:	3f300f00 	svccc	0x00300f00
    3dcc:	03154000 	tsteq	r5, #0
    3dd0:	340f0000 	strcc	r0, [pc], #-0	; 3dd8 <ABORT_STACK_SIZE+0x39d8>
    3dd4:	2640003f 			; <UNDEFINED> instruction: 0x2640003f
    3dd8:	0f000003 	svceq	0x00000003
    3ddc:	40003f38 	andmi	r3, r0, r8, lsr pc
    3de0:	0000032d 	andeq	r0, r0, sp, lsr #6
    3de4:	003f3c0f 	eorseq	r3, pc, pc, lsl #24
    3de8:	00033440 	andeq	r3, r3, r0, asr #8
    3dec:	3f481000 	svccc	0x00481000
    3df0:	033b4000 	teqeq	fp, #0
    3df4:	01be0000 			; <UNDEFINED> instruction: 0x01be0000
    3df8:	010e0000 	mrseq	r0, (UNDEF: 14)
    3dfc:	20030550 	andcs	r0, r3, r0, asr r5
    3e00:	0040016d 	subeq	r0, r0, sp, ror #2
    3e04:	003f840f 	eorseq	r8, pc, pc, lsl #8
    3e08:	00034d40 	andeq	r4, r3, r0, asr #26
    3e0c:	3f901000 	svccc	0x00901000
    3e10:	03544000 	cmpeq	r4, #0
    3e14:	01e00000 	mvneq	r0, r0
    3e18:	010e0000 	mrseq	r0, (UNDEF: 14)
    3e1c:	0e310151 	mrceq	1, 1, r0, cr1, cr1, {2}
    3e20:	74025001 	strvc	r5, [r2], #-1
    3e24:	98100000 	ldmdals	r0, {}	; <UNPREDICTABLE>
    3e28:	6a40003f 	bvs	1003f2c <STACK_SIZE+0x803f2c>
    3e2c:	f3000003 	vhadd.u8	d0, d0, d3
    3e30:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    3e34:	38015001 	stmdacc	r1, {r0, ip, lr}
    3e38:	3fa41000 	svccc	0x00a41000
    3e3c:	037b4000 	cmneq	fp, #0
    3e40:	020d0000 	andeq	r0, sp, #0
    3e44:	010e0000 	mrseq	r0, (UNDEF: 14)
    3e48:	00740251 	rsbseq	r0, r4, r1, asr r2
    3e4c:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
    3e50:	10000074 	andne	r0, r0, r4, ror r0
    3e54:	40003fb0 			; <UNDEFINED> instruction: 0x40003fb0
    3e58:	00000391 	muleq	r0, r1, r3
    3e5c:	00000227 	andeq	r0, r0, r7, lsr #4
    3e60:	0251010e 	subseq	r0, r1, #-2147483645	; 0x80000003
    3e64:	010e0074 	tsteq	lr, r4, ror r0
    3e68:	00740250 	rsbseq	r0, r4, r0, asr r2
    3e6c:	3fb81000 	svccc	0x00b81000
    3e70:	03a74000 			; <UNDEFINED> instruction: 0x03a74000
    3e74:	023c0000 	eorseq	r0, ip, #0
    3e78:	010e0000 	mrseq	r0, (UNDEF: 14)
    3e7c:	e00a0350 	and	r0, sl, r0, asr r3
    3e80:	c4100007 	ldrgt	r0, [r0], #-7
    3e84:	b840003f 	stmdalt	r0, {r0, r1, r2, r3, r4, r5}^
    3e88:	55000003 	strpl	r0, [r0, #-3]
    3e8c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    3e90:	31015101 	tstcc	r1, r1, lsl #2
    3e94:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
    3e98:	10000074 	andne	r0, r0, r4, ror r0
    3e9c:	40003fd0 	ldrdmi	r3, [r0], -r0
    3ea0:	000003ce 	andeq	r0, r0, lr, asr #7
    3ea4:	0000026f 	andeq	r0, r0, pc, ror #4
    3ea8:	0251010e 	subseq	r0, r1, #-2147483645	; 0x80000003
    3eac:	010eff08 	tsteq	lr, r8, lsl #30
    3eb0:	00740250 	rsbseq	r0, r4, r0, asr r2
    3eb4:	3fd81000 	svccc	0x00d81000
    3eb8:	03e44000 	mvneq	r4, #0
    3ebc:	02820000 	addeq	r0, r2, #0
    3ec0:	010e0000 	mrseq	r0, (UNDEF: 14)
    3ec4:	00310150 	eorseq	r0, r1, r0, asr r1
    3ec8:	003fe010 	eorseq	lr, pc, r0, lsl r0	; <UNPREDICTABLE>
    3ecc:	0003f540 	andeq	pc, r3, r0, asr #10
    3ed0:	00029500 	andeq	r9, r2, r0, lsl #10
    3ed4:	50010e00 	andpl	r0, r1, r0, lsl #28
    3ed8:	10003101 	andne	r3, r0, r1, lsl #2
    3edc:	40003ff0 	strdmi	r3, [r0], -r0
    3ee0:	00000406 	andeq	r0, r0, r6, lsl #8
    3ee4:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    3ee8:	0252010e 	subseq	r0, r2, #-2147483645	; 0x80000003
    3eec:	010e0074 	tsteq	lr, r4, ror r0
    3ef0:	00740251 	rsbseq	r0, r4, r1, asr r2
    3ef4:	0150010e 	cmpeq	r0, lr, lsl #2
    3ef8:	fc100031 	ldc2	0, cr0, [r0], {49}	; 0x31
    3efc:	2140003f 	cmpcs	r0, pc, lsr r0
    3f00:	ce000004 	cdpgt	0, 0, cr0, cr0, cr4, {0}
    3f04:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    3f08:	0a035101 	beq	d8314 <IRQ_STACK_SIZE+0xd0314>
    3f0c:	010e07d0 	ldrdeq	r0, [lr, -r0]
    3f10:	00310150 	eorseq	r0, r1, r0, asr r1
    3f14:	0040000f 	subeq	r0, r0, pc
    3f18:	00043740 	andeq	r3, r4, r0, asr #14
    3f1c:	ef110000 	svc	0x00110000
    3f20:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    3f24:	12000002 	andne	r0, r0, #2
    3f28:	00000064 	andeq	r0, r0, r4, rrx
    3f2c:	1a130004 	bne	4c3f44 <IRQ_STACK_SIZE+0x4bbf44>
    3f30:	01000008 	tsteq	r0, r8
    3f34:	0002d803 	andeq	sp, r2, r3, lsl #16
    3f38:	0bb31400 	bleq	fecc8f40 <PCB_BASE_APP1+0xba1c8d40>
    3f3c:	53020000 	movwpl	r0, #8192	; 0x2000
    3f40:	0000030e 	andeq	r0, r0, lr, lsl #6
    3f44:	00004115 	andeq	r4, r0, r5, lsl r1
    3f48:	00411500 	subeq	r1, r1, r0, lsl #10
    3f4c:	6b150000 	blvs	543f54 <IRQ_STACK_SIZE+0x53bf54>
    3f50:	00000000 	andeq	r0, r0, r0
    3f54:	00038816 	andeq	r8, r3, r6, lsl r8
    3f58:	147a0300 	ldrbtne	r0, [sl], #-768	; 0xfffffd00
    3f5c:	00000b91 	muleq	r0, r1, fp
    3f60:	03262002 	teqeq	r6, #2
    3f64:	41150000 	tstmi	r5, r0
    3f68:	00000000 	andeq	r0, r0, r0
    3f6c:	000b7d16 	andeq	r7, fp, r6, lsl sp
    3f70:	16190200 	ldrne	r0, [r9], -r0, lsl #4
    3f74:	00000b2b 	andeq	r0, r0, fp, lsr #22
    3f78:	3e164002 	cdpcc	0, 1, cr4, cr6, cr2, {0}
    3f7c:	0200000b 	andeq	r0, r0, #11
    3f80:	029f143c 	addseq	r1, pc, #60, 8	; 0x3c000000
    3f84:	23020000 	movwcs	r0, #8192	; 0x2000
    3f88:	0000034d 	andeq	r0, r0, sp, asr #6
    3f8c:	00007b15 	andeq	r7, r0, r5, lsl fp
    3f90:	16001700 	strne	r1, [r0], -r0, lsl #14
    3f94:	000009a7 	andeq	r0, r0, r7, lsr #19
    3f98:	4e147702 	cdpmi	7, 1, cr7, cr4, cr2, {0}
    3f9c:	02000008 	andeq	r0, r0, #8
    3fa0:	00036a78 	andeq	r6, r3, r8, ror sl
    3fa4:	00411500 	subeq	r1, r1, r0, lsl #10
    3fa8:	41150000 	tstmi	r5, r0
    3fac:	00000000 	andeq	r0, r0, r0
    3fb0:	0008e214 	andeq	lr, r8, r4, lsl r2
    3fb4:	7b840200 	blvc	fe1047bc <PCB_BASE_APP1+0xb96045bc>
    3fb8:	15000003 	strne	r0, [r0, #-3]
    3fbc:	00000041 	andeq	r0, r0, r1, asr #32
    3fc0:	0a9d1400 	beq	fe748fc8 <PCB_BASE_APP1+0xb9c48dc8>
    3fc4:	81020000 	mrshi	r0, (UNDEF: 2)
    3fc8:	00000391 	muleq	r0, r1, r3
    3fcc:	00004115 	andeq	r4, r0, r5, lsl r1
    3fd0:	00411500 	subeq	r1, r1, r0, lsl #10
    3fd4:	14000000 	strne	r0, [r0], #-0
    3fd8:	00000875 	andeq	r0, r0, r5, ror r8
    3fdc:	03a78002 			; <UNDEFINED> instruction: 0x03a78002
    3fe0:	41150000 	tstmi	r5, r0
    3fe4:	15000000 	strne	r0, [r0, #-0]
    3fe8:	00000041 	andeq	r0, r0, r1, asr #32
    3fec:	085b1400 	ldmdaeq	fp, {sl, ip}^
    3ff0:	7d020000 	stcvc	0, cr0, [r2, #-0]
    3ff4:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    3ff8:	00004115 	andeq	r4, r0, r5, lsl r1
    3ffc:	ef140000 	svc	0x00140000
    4000:	02000007 	andeq	r0, r0, #7
    4004:	0003ce4b 	andeq	ip, r3, fp, asr #28
    4008:	00411500 	subeq	r1, r1, r0, lsl #10
    400c:	41150000 	tstmi	r5, r0
    4010:	00000000 	andeq	r0, r0, r0
    4014:	0006b714 	andeq	fp, r6, r4, lsl r7
    4018:	e4480200 	strb	r0, [r8], #-512	; 0xfffffe00
    401c:	15000003 	strne	r0, [r0, #-3]
    4020:	00000041 	andeq	r0, r0, r1, asr #32
    4024:	00004115 	andeq	r4, r0, r5, lsl r1
    4028:	be140000 	cdplt	0, 1, cr0, cr4, cr0, {0}
    402c:	02000007 	andeq	r0, r0, #7
    4030:	0003f544 	andeq	pc, r3, r4, asr #10
    4034:	00411500 	subeq	r1, r1, r0, lsl #10
    4038:	14000000 	strne	r0, [r0], #-0
    403c:	00000b62 	andeq	r0, r0, r2, ror #22
    4040:	04064102 	streq	r4, [r6], #-258	; 0xfffffefe
    4044:	41150000 	tstmi	r5, r0
    4048:	00000000 	andeq	r0, r0, r0
    404c:	000bc214 	andeq	ip, fp, r4, lsl r2
    4050:	21270200 	teqcs	r7, r0, lsl #4
    4054:	15000004 	strne	r0, [r0, #-4]
    4058:	00000041 	andeq	r0, r0, r1, asr #32
    405c:	00004115 	andeq	r4, r0, r5, lsl r1
    4060:	00411500 	subeq	r1, r1, r0, lsl #10
    4064:	14000000 	strne	r0, [r0], #-0
    4068:	00000bd3 	ldrdeq	r0, [r0], -r3
    406c:	04373702 	ldrteq	r3, [r7], #-1794	; 0xfffff8fe
    4070:	41150000 	tstmi	r5, r0
    4074:	15000000 	strne	r0, [r0, #-0]
    4078:	00000041 	andeq	r0, r0, r1, asr #32
    407c:	02dc1800 	sbcseq	r1, ip, #0, 16
    4080:	03040000 	movweq	r0, #16384	; 0x4000
    4084:	00000041 	andeq	r0, r0, r1, asr #32
    4088:	00016e00 	andeq	r6, r1, r0, lsl #28
    408c:	2b000400 	blcs	5094 <SVC_STACK_SIZE+0x1094>
    4090:	0400000d 	streq	r0, [r0], #-13
    4094:	00015201 	andeq	r5, r1, r1, lsl #4
    4098:	0c090100 	stfeqs	f0, [r9], {-0}
    409c:	01250000 	teqeq	r5, r0
    40a0:	40040000 	andmi	r0, r4, r0
    40a4:	00b44000 	adcseq	r4, r4, r0
    40a8:	0d6f0000 	stcleq	0, cr0, [pc, #-0]	; 40b0 <SVC_STACK_SIZE+0xb0>
    40ac:	01020000 	mrseq	r0, (UNDEF: 2)
    40b0:	00007206 	andeq	r7, r0, r6, lsl #4
    40b4:	08010200 	stmdaeq	r1, {r9}
    40b8:	00000070 	andeq	r0, r0, r0, ror r0
    40bc:	58050202 	stmdapl	r5, {r1, r9}
    40c0:	02000002 	andeq	r0, r0, #2
    40c4:	00270702 	eoreq	r0, r7, r2, lsl #14
    40c8:	04030000 	streq	r0, [r3], #-0
    40cc:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    40d0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    40d4:	00000118 	andeq	r0, r0, r8, lsl r1
    40d8:	1f050802 	svcne	0x00050802
    40dc:	02000002 	andeq	r0, r0, #2
    40e0:	010e0708 	tsteq	lr, r8, lsl #14
    40e4:	04020000 	streq	r0, [r2], #-0
    40e8:	00022405 	andeq	r2, r2, r5, lsl #8
    40ec:	07040200 	streq	r0, [r4, -r0, lsl #4]
    40f0:	0000020b 	andeq	r0, r0, fp, lsl #4
    40f4:	13070402 	movwne	r0, #29698	; 0x7402
    40f8:	04000001 	streq	r0, [r0], #-1
    40fc:	00007804 	andeq	r7, r0, r4, lsl #16
    4100:	08010200 	stmdaeq	r1, {r9}
    4104:	00000079 	andeq	r0, r0, r9, ror r0
    4108:	000c1305 	andeq	r1, ip, r5, lsl #6
    410c:	72920200 	addsvc	r0, r2, #0, 4
    4110:	06000000 	streq	r0, [r0], -r0
    4114:	00000be4 	andeq	r0, r0, r4, ror #23
    4118:	007f0a01 	rsbseq	r0, pc, r1, lsl #20
    411c:	40040000 	andmi	r0, r4, r0
    4120:	004c4000 	subeq	r4, ip, r0
    4124:	9c010000 	stcls	0, cr0, [r1], {-0}
    4128:	000000cf 	andeq	r0, r0, pc, asr #1
    412c:	636e6907 	cmnvs	lr, #114688	; 0x1c000
    4130:	410a0100 	mrsmi	r0, (UNDEF: 26)
    4134:	c9000000 	stmdbgt	r0, {}	; <UNPREDICTABLE>
    4138:	0800004c 	stmdaeq	r0, {r2, r3, r6}
    413c:	00000c2f 	andeq	r0, r0, pc, lsr #24
    4140:	007f0c01 	rsbseq	r0, pc, r1, lsl #24
    4144:	4cf70000 	ldclmi	0, cr0, [r7]
    4148:	38090000 	stmdacc	r9, {}	; <UNPREDICTABLE>
    414c:	0100000c 	tsteq	r0, ip
    4150:	00007f0d 	andeq	r7, r0, sp, lsl #30
    4154:	00510100 	subseq	r0, r1, r0, lsl #2
    4158:	000c1b0a 	andeq	r1, ip, sl, lsl #22
    415c:	481a0100 	ldmdami	sl, {r8}
    4160:	50000000 	andpl	r0, r0, r0
    4164:	08400040 	stmdaeq	r0, {r6}^
    4168:	01000000 	mrseq	r0, (UNDEF: 0)
    416c:	0bf90a9c 	bleq	ffe46be4 <PCB_BASE_APP1+0xbb3469e4>
    4170:	1f010000 	svcne	0x00010000
    4174:	00000048 	andeq	r0, r0, r8, asr #32
    4178:	40004058 	andmi	r4, r0, r8, asr r0
    417c:	0000000c 	andeq	r0, r0, ip
    4180:	410a9c01 	tstmi	sl, r1, lsl #24
    4184:	0100000c 	tsteq	r0, ip
    4188:	00004824 	andeq	r4, r0, r4, lsr #16
    418c:	00406400 	subeq	r6, r0, r0, lsl #8
    4190:	00001040 	andeq	r1, r0, r0, asr #32
    4194:	0a9c0100 	beq	fe70459c <PCB_BASE_APP1+0xb9c0439c>
    4198:	00000bea 	andeq	r0, r0, sl, ror #23
    419c:	00482901 	subeq	r2, r8, r1, lsl #18
    41a0:	40740000 	rsbsmi	r0, r4, r0
    41a4:	000c4000 	andeq	r4, ip, r0
    41a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    41ac:	000da30b 	andeq	sl, sp, fp, lsl #6
    41b0:	802e0100 	eorhi	r0, lr, r0, lsl #2
    41b4:	38400040 	stmdacc	r0, {r6}^
    41b8:	01000000 	mrseq	r0, (UNDEF: 0)
    41bc:	0001509c 	muleq	r1, ip, r0
    41c0:	00760c00 	rsbseq	r0, r6, r0, lsl #24
    41c4:	00482e01 	subeq	r2, r8, r1, lsl #28
    41c8:	50010000 	andpl	r0, r1, r0
    41cc:	0100690d 	tsteq	r0, sp, lsl #18
    41d0:	00015030 	andeq	r5, r1, r0, lsr r0
    41d4:	7c910200 	lfmvc	f0, 4, [r1], {0}
    41d8:	00410e00 	subeq	r0, r1, r0, lsl #28
    41dc:	2a090000 	bcs	2441e4 <IRQ_STACK_SIZE+0x23c1e4>
    41e0:	0100000c 	tsteq	r0, ip
    41e4:	00007f08 	andeq	r7, r0, r8, lsl #30
    41e8:	60030500 	andvs	r0, r3, r0, lsl #10
    41ec:	0f40017a 	svceq	0x0040017a
    41f0:	00000c4f 	andeq	r0, r0, pc, asr #24
    41f4:	002c0701 	eoreq	r0, ip, r1, lsl #14
    41f8:	8f000000 	svchi	0x00000000
    41fc:	04000006 	streq	r0, [r0], #-6
    4200:	000e1e00 	andeq	r1, lr, r0, lsl #28
    4204:	52010400 	andpl	r0, r1, #0, 8
    4208:	01000001 	tsteq	r0, r1
    420c:	00000cd8 	ldrdeq	r0, [r0], -r8
    4210:	00000125 	andeq	r0, r0, r5, lsr #2
    4214:	400040b8 	strhmi	r4, [r0], -r8
    4218:	00000cc0 	andeq	r0, r0, r0, asr #25
    421c:	00000e10 	andeq	r0, r0, r0, lsl lr
    4220:	72060102 	andvc	r0, r6, #-2147483648	; 0x80000000
    4224:	02000000 	andeq	r0, r0, #0
    4228:	00700801 	rsbseq	r0, r0, r1, lsl #16
    422c:	02020000 	andeq	r0, r2, #0
    4230:	00025805 	andeq	r5, r2, r5, lsl #16
    4234:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4238:	00000027 	andeq	r0, r0, r7, lsr #32
    423c:	69050403 	stmdbvs	r5, {r0, r1, sl}
    4240:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    4244:	01180704 	tsteq	r8, r4, lsl #14
    4248:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    424c:	00021f05 	andeq	r1, r2, r5, lsl #30
    4250:	07080200 	streq	r0, [r8, -r0, lsl #4]
    4254:	0000010e 	andeq	r0, r0, lr, lsl #2
    4258:	24050402 	strcs	r0, [r5], #-1026	; 0xfffffbfe
    425c:	02000002 	andeq	r0, r0, #2
    4260:	020b0704 	andeq	r0, fp, #4, 14	; 0x100000
    4264:	04040000 	streq	r0, [r4], #-0
    4268:	13070402 	movwne	r0, #29698	; 0x7402
    426c:	02000001 	andeq	r0, r0, #1
    4270:	00790801 	rsbseq	r0, r9, r1, lsl #16
    4274:	df050000 	svcle	0x00050000
    4278:	0100000c 	tsteq	r0, ip
    427c:	c4060141 	strgt	r0, [r6], #-321	; 0xfffffebf
    4280:	0100000c 	tsteq	r0, ip
    4284:	009b0170 	addseq	r0, fp, r0, ror r1
    4288:	63070000 	movwvs	r0, #28672	; 0x7000
    428c:	0100646d 	tsteq	r0, sp, ror #8
    4290:	00004172 	andeq	r4, r0, r2, ror r1
    4294:	30050000 	andcc	r0, r5, r0
    4298:	0100000d 	tsteq	r0, sp
    429c:	5c060148 	stfpls	f0, [r6], {72}	; 0x48
    42a0:	0100000c 	tsteq	r0, ip
    42a4:	00bb0155 	adcseq	r0, fp, r5, asr r1
    42a8:	63070000 	movwvs	r0, #28672	; 0x7000
    42ac:	0100646d 	tsteq	r0, sp, ror #8
    42b0:	00004157 	andeq	r4, r0, r7, asr r1
    42b4:	15050000 	strne	r0, [r5, #-0]
    42b8:	0100000d 	tsteq	r0, sp
    42bc:	420801fe 	andmi	r0, r8, #-2147483585	; 0x8000003f
    42c0:	0100000d 	tsteq	r0, sp
    42c4:	0040b826 	subeq	fp, r0, r6, lsr #16
    42c8:	0000a840 	andeq	sl, r0, r0, asr #16
    42cc:	e89c0100 	ldm	ip, {r8}
    42d0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    42d4:	0000007b 	andeq	r0, r0, fp, ror r0
    42d8:	400040b8 	strhmi	r4, [r0], -r8
    42dc:	00000b10 	andeq	r0, r0, r0, lsl fp
    42e0:	0a002801 	beq	e2ec <IRQ_STACK_SIZE+0x62ec>
    42e4:	00000d6b 	andeq	r0, r0, fp, ror #26
    42e8:	00487b01 	subeq	r7, r8, r1, lsl #22
    42ec:	04010000 	streq	r0, [r1], #-0
    42f0:	07000001 	streq	r0, [r0, -r1]
    42f4:	00646d63 	rsbeq	r6, r4, r3, ror #26
    42f8:	00417d01 	subeq	r7, r1, r1, lsl #26
    42fc:	06000000 	streq	r0, [r0], -r0
    4300:	00000c76 	andeq	r0, r0, r6, ror ip
    4304:	1c018901 	stcne	9, cr8, [r1], {1}
    4308:	07000001 	streq	r0, [r0, -r1]
    430c:	00646d63 	rsbeq	r6, r4, r3, ror #26
    4310:	00418b01 	subeq	r8, r1, r1, lsl #22
    4314:	0a000000 	beq	431c <SVC_STACK_SIZE+0x31c>
    4318:	00000c80 	andeq	r0, r0, r0, lsl #25
    431c:	00489601 	subeq	r9, r8, r1, lsl #12
    4320:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    4324:	07000001 	streq	r0, [r0, -r1]
    4328:	00646d63 	rsbeq	r6, r4, r3, ror #26
    432c:	00419801 	subeq	r9, r1, r1, lsl #16
    4330:	06000000 	streq	r0, [r0], -r0
    4334:	00000c8a 	andeq	r0, r0, sl, lsl #25
    4338:	5a01a601 	bpl	6db44 <IRQ_STACK_SIZE+0x65b44>
    433c:	0b000001 	bleq	4348 <SVC_STACK_SIZE+0x348>
    4340:	01006e65 	tsteq	r0, r5, ror #28
    4344:	000048a6 	andeq	r4, r0, r6, lsr #17
    4348:	6d630700 	stclvs	7, cr0, [r3, #-0]
    434c:	a8010064 	stmdage	r1, {r2, r5, r6}
    4350:	00000041 	andeq	r0, r0, r1, asr #32
    4354:	0cfe0600 	ldcleq	6, cr0, [lr]
    4358:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    435c:	00017201 	andeq	r7, r1, r1, lsl #4
    4360:	6d630700 	stclvs	7, cr0, [r3, #-0]
    4364:	c0010064 	andgt	r0, r1, r4, rrx
    4368:	00000041 	andeq	r0, r0, r1, asr #32
    436c:	0d5c0800 	ldcleq	8, cr0, [ip, #-0]
    4370:	30010000 	andcc	r0, r1, r0
    4374:	40004160 	andmi	r4, r0, r0, ror #2
    4378:	00000310 	andeq	r0, r0, r0, lsl r3
    437c:	029f9c01 	addseq	r9, pc, #256	; 0x100
    4380:	9b090000 	blls	244388 <IRQ_STACK_SIZE+0x23c388>
    4384:	60000000 	andvs	r0, r0, r0
    4388:	48400041 	stmdami	r0, {r0, r6}^
    438c:	0100000b 	tsteq	r0, fp
    4390:	00a30c32 	adceq	r0, r3, r2, lsr ip
    4394:	419c0000 	orrsmi	r0, ip, r0
    4398:	0b684000 	bleq	1a143a0 <STACK_SIZE+0x12143a0>
    439c:	37010000 	strcc	r0, [r1, -r0]
    43a0:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    43a4:	000b680d 	andeq	r6, fp, sp, lsl #16
    43a8:	00af0e00 	adceq	r0, pc, r0, lsl #28
    43ac:	00000000 	andeq	r0, r0, r0
    43b0:	00e80c00 	rsceq	r0, r8, r0, lsl #24
    43b4:	42100000 	andsmi	r0, r0, #0
    43b8:	0b904000 	bleq	fe4143c0 <PCB_BASE_APP1+0xb99141c0>
    43bc:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    43c0:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    43c4:	000b900d 	andeq	r9, fp, sp
    43c8:	00f80f00 	rscseq	r0, r8, r0, lsl #30
    43cc:	83100000 	tsthi	r0, #0
    43d0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    43d4:	b0400042 	sublt	r0, r0, r2, asr #32
    43d8:	0100000b 	tsteq	r0, fp
    43dc:	0bb00d7f 	bleq	fec079e0 <PCB_BASE_APP1+0xba1077e0>
    43e0:	8f0f0000 	svchi	0x000f0000
    43e4:	00000000 	andeq	r0, r0, r0
    43e8:	0c000000 	stceq	0, cr0, [r0], {-0}
    43ec:	00000104 	andeq	r0, r0, r4, lsl #2
    43f0:	40004294 	mulmi	r0, r4, r2
    43f4:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    43f8:	020f3a01 	andeq	r3, pc, #4096	; 0x1000
    43fc:	d00d0000 	andle	r0, sp, r0
    4400:	0f00000b 	svceq	0x0000000b
    4404:	00000110 	andeq	r0, r0, r0, lsl r1
    4408:	1c0c0000 	stcne	0, cr0, [ip], {-0}
    440c:	e4000001 	str	r0, [r0], #-1
    4410:	e8400042 	stmda	r0, {r1, r6}^
    4414:	0100000b 	tsteq	r0, fp
    4418:	00022f3b 	andeq	r2, r2, fp, lsr pc
    441c:	0be80d00 	bleq	ffa07824 <PCB_BASE_APP1+0xbaf07624>
    4420:	2c0e0000 	stccs	0, cr0, [lr], {-0}
    4424:	03000001 	movweq	r0, #1
    4428:	380c0000 	stmdacc	ip, {}	; <UNPREDICTABLE>
    442c:	3c000001 	stccc	0, cr0, [r0], {1}
    4430:	08400043 	stmdaeq	r0, {r0, r1, r6}^
    4434:	0100000c 	tsteq	r0, ip
    4438:	0002553c 	andeq	r5, r2, ip, lsr r5
    443c:	01441100 	mrseq	r1, (UNDEF: 84)
    4440:	0d010000 	stceq	0, cr0, [r1, #-0]
    4444:	00000c08 	andeq	r0, r0, r8, lsl #24
    4448:	00014e0e 	andeq	r4, r1, lr, lsl #28
    444c:	00000700 	andeq	r0, r0, r0, lsl #14
    4450:	0000bb10 	andeq	fp, r0, r0, lsl fp
    4454:	0043a800 	subeq	sl, r3, r0, lsl #16
    4458:	000c2840 	andeq	r2, ip, r0, asr #16
    445c:	123e0100 	eorsne	r0, lr, #0, 2
    4460:	0000015a 	andeq	r0, r0, sl, asr r1
    4464:	400043a8 	andmi	r4, r0, r8, lsr #7
    4468:	00000c40 	andeq	r0, r0, r0, asr #24
    446c:	0d010001 	stceq	0, cr0, [r1, #-4]
    4470:	00000c40 	andeq	r0, r0, r0, asr #24
    4474:	0001660e 	andeq	r6, r1, lr, lsl #12
    4478:	83100600 	tsthi	r0, #0, 12
    447c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    4480:	58400043 	stmdapl	r0, {r0, r1, r6}^
    4484:	0100000c 	tsteq	r0, ip
    4488:	0c580dc2 	mrrceq	13, 12, r0, r8, cr2
    448c:	8f0e0000 	svchi	0x000e0000
    4490:	37000000 	strcc	r0, [r0, -r0]
    4494:	00000000 	andeq	r0, r0, r0
    4498:	7b130000 	blvc	4c44a0 <IRQ_STACK_SIZE+0x4bc4a0>
    449c:	70000000 	andvc	r0, r0, r0
    44a0:	40400044 	submi	r0, r0, r4, asr #32
    44a4:	01000000 	mrseq	r0, (UNDEF: 0)
    44a8:	009b139c 	umullseq	r1, fp, ip, r3
    44ac:	44b00000 	ldrtmi	r0, [r0], #0
    44b0:	00444000 	subeq	r4, r4, r0
    44b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    44b8:	000c6614 	andeq	r6, ip, r4, lsl r6
    44bc:	f4500100 			; <UNDEFINED> instruction: 0xf4500100
    44c0:	18400044 	stmdane	r0, {r2, r6}^
    44c4:	01000000 	mrseq	r0, (UNDEF: 0)
    44c8:	00a3159c 	umlaleq	r1, r3, ip, r5
    44cc:	450c0000 	strmi	r0, [ip, #-0]
    44d0:	00604000 	rsbeq	r4, r0, r0
    44d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    44d8:	000002e8 	andeq	r0, r0, r8, ror #5
    44dc:	0000af0e 	andeq	sl, r0, lr, lsl #30
    44e0:	16000000 	strne	r0, [r0], -r0
    44e4:	00000c94 	muleq	r0, r4, ip
    44e8:	00486101 	subeq	r6, r8, r1, lsl #2
    44ec:	456c0000 	strbmi	r0, [ip, #-0]!
    44f0:	00684000 	rsbeq	r4, r8, r0
    44f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    44f8:	0000030e 	andeq	r0, r0, lr, lsl #6
    44fc:	646d6317 	strbtvs	r6, [sp], #-791	; 0xfffffce9
    4500:	41630100 	cmnmi	r3, r0, lsl #2
    4504:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4508:	00831500 	addeq	r1, r3, r0, lsl #10
    450c:	45d40000 	ldrbmi	r0, [r4]
    4510:	00604000 	rsbeq	r4, r0, r0
    4514:	9c010000 	stcls	0, cr0, [r1], {-0}
    4518:	00000328 	andeq	r0, r0, r8, lsr #6
    451c:	00008f0e 	andeq	r8, r0, lr, lsl #30
    4520:	15003700 	strne	r3, [r0, #-1792]	; 0xfffff900
    4524:	000000e8 	andeq	r0, r0, r8, ror #1
    4528:	40004634 	andmi	r4, r0, r4, lsr r6
    452c:	000000bc 	strheq	r0, [r0], -ip
    4530:	035e9c01 	cmpeq	lr, #256	; 0x100
    4534:	f80e0000 			; <UNDEFINED> instruction: 0xf80e0000
    4538:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    453c:	00008310 	andeq	r8, r0, r0, lsl r3
    4540:	00463400 	subeq	r3, r6, r0, lsl #8
    4544:	000c8040 	andeq	r8, ip, r0, asr #32
    4548:	0d7f0100 	ldfeqe	f0, [pc, #-0]	; 4550 <SVC_STACK_SIZE+0x550>
    454c:	00000c80 	andeq	r0, r0, r0, lsl #25
    4550:	00008f0e 	andeq	r8, r0, lr, lsl #30
    4554:	00003700 	andeq	r3, r0, r0, lsl #14
    4558:	01041500 	tsteq	r4, r0, lsl #10
    455c:	46f00000 	ldrbtmi	r0, [r0], r0
    4560:	00684000 	rsbeq	r4, r8, r0
    4564:	9c010000 	stcls	0, cr0, [r1], {-0}
    4568:	00000378 	andeq	r0, r0, r8, ror r3
    456c:	0001100e 	andeq	r1, r1, lr
    4570:	15000200 	strne	r0, [r0, #-512]	; 0xfffffe00
    4574:	0000011c 	andeq	r0, r0, ip, lsl r1
    4578:	40004758 	andmi	r4, r0, r8, asr r7
    457c:	0000006c 	andeq	r0, r0, ip, rrx
    4580:	03929c01 	orrseq	r9, r2, #256	; 0x100
    4584:	2c0e0000 	stccs	0, cr0, [lr], {-0}
    4588:	03000001 	movweq	r0, #1
    458c:	01381500 	teqeq	r8, r0, lsl #10
    4590:	47c40000 	strbmi	r0, [r4, r0]
    4594:	00884000 	addeq	r4, r8, r0
    4598:	9c010000 	stcls	0, cr0, [r1], {-0}
    459c:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
    45a0:	00014418 	andeq	r4, r1, r8, lsl r4
    45a4:	004d0a00 	subeq	r0, sp, r0, lsl #20
    45a8:	014e0e00 	cmpeq	lr, r0, lsl #28
    45ac:	00070000 	andeq	r0, r7, r0
    45b0:	00015a15 	andeq	r5, r1, r5, lsl sl
    45b4:	00484c00 	subeq	r4, r8, r0, lsl #24
    45b8:	0000c040 	andeq	ip, r0, r0, asr #32
    45bc:	eb9c0100 	bl	fe7049c4 <PCB_BASE_APP1+0xb9c047c4>
    45c0:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    45c4:	00000166 	andeq	r0, r0, r6, ror #2
    45c8:	00831006 	addeq	r1, r3, r6
    45cc:	484c0000 	stmdami	ip, {}^	; <UNPREDICTABLE>
    45d0:	0ca04000 	stceq	0, cr4, [r0]
    45d4:	c2010000 	andgt	r0, r1, #0
    45d8:	000ca00d 	andeq	sl, ip, sp
    45dc:	008f0e00 	addeq	r0, pc, r0, lsl #28
    45e0:	00370000 	eorseq	r0, r7, r0
    45e4:	9e080000 	cdpls	0, 0, cr0, cr8, cr0, {0}
    45e8:	0100000c 	tsteq	r0, ip
    45ec:	00490ccd 	subeq	r0, r9, sp, asr #25
    45f0:	0000e040 	andeq	lr, r0, r0, asr #32
    45f4:	949c0100 	ldrls	r0, [ip], #256	; 0x100
    45f8:	19000004 	stmdbne	r0, {r2}
    45fc:	01006e65 	tsteq	r0, r5, ror #28
    4600:	000041cd 	andeq	r4, r0, sp, asr #3
    4604:	004d2b00 	subeq	r2, sp, r0, lsl #22
    4608:	49781a00 	ldmdbmi	r8!, {r9, fp, ip}^
    460c:	061e4000 	ldreq	r4, [lr], -r0
    4610:	04290000 	strteq	r0, [r9], #-0
    4614:	011b0000 	tsteq	fp, r0
    4618:	6b080251 	blvs	204f64 <IRQ_STACK_SIZE+0x1fcf64>
    461c:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    4620:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    4624:	0049b81c 	subeq	fp, r9, ip, lsl r8
    4628:	00063440 	andeq	r3, r6, r0, asr #8
    462c:	00044200 	andeq	r4, r4, r0, lsl #4
    4630:	51011b00 	tstpl	r1, r0, lsl #22
    4634:	1b6b0802 	blne	1ac6644 <STACK_SIZE+0x12c6644>
    4638:	30015001 	andcc	r5, r1, r1
    463c:	49c81c00 	stmibmi	r8, {sl, fp, ip}^
    4640:	064a4000 	strbeq	r4, [sl], -r0
    4644:	04600000 	strbteq	r0, [r0], #-0
    4648:	011b0000 	tsteq	fp, r0
    464c:	1b300152 	blne	c04b9c <STACK_SIZE+0x404b9c>
    4650:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4654:	50011b6b 	andpl	r1, r1, fp, ror #22
    4658:	1c003001 	stcne	0, cr3, [r0], {1}
    465c:	400049d4 	ldrdmi	r4, [r0], -r4	; <UNPREDICTABLE>
    4660:	00000665 	andeq	r0, r0, r5, ror #12
    4664:	00000479 	andeq	r0, r0, r9, ror r4
    4668:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    466c:	011b6b08 	tsteq	fp, r8, lsl #22
    4670:	00300150 	eorseq	r0, r0, r0, asr r1
    4674:	0049ec1d 	subeq	lr, r9, sp, lsl ip
    4678:	00067b40 	andeq	r7, r6, r0, asr #22
    467c:	52011b00 	andpl	r1, r1, #0, 22
    4680:	011b3101 	tsteq	fp, r1, lsl #2
    4684:	6b080251 	blvs	204fd0 <IRQ_STACK_SIZE+0x1fcfd0>
    4688:	0150011b 	cmpeq	r0, fp, lsl r1
    468c:	08000030 	stmdaeq	r0, {r4, r5}
    4690:	00000cae 	andeq	r0, r0, lr, lsr #25
    4694:	49ece401 	stmibmi	ip!, {r0, sl, sp, lr, pc}^
    4698:	008c4000 	addeq	r4, ip, r0
    469c:	9c010000 	stcls	0, cr0, [r1], {-0}
    46a0:	000004b9 			; <UNDEFINED> instruction: 0x000004b9
    46a4:	000ccf1e 	andeq	ip, ip, lr, lsl pc
    46a8:	48e60100 	stmiami	r6!, {r8}^
    46ac:	65000000 	strvs	r0, [r0, #-0]
    46b0:	0000004d 	andeq	r0, r0, sp, asr #32
    46b4:	0000bb15 	andeq	fp, r0, r5, lsl fp
    46b8:	004a7800 	subeq	r7, sl, r0, lsl #16
    46bc:	0000cc40 	andeq	ip, r0, r0, asr #24
    46c0:	089c0100 	ldmeq	ip, {r8}
    46c4:	1f000005 	svcne	0x00000005
    46c8:	0000015a 	andeq	r0, r0, sl, asr r1
    46cc:	40004a78 	andmi	r4, r0, r8, ror sl
    46d0:	000000bc 	strheq	r0, [r0], -ip
    46d4:	20010001 	andcs	r0, r1, r1
    46d8:	40004a78 	andmi	r4, r0, r8, ror sl
    46dc:	000000bc 	strheq	r0, [r0], -ip
    46e0:	0001660f 	andeq	r6, r1, pc, lsl #12
    46e4:	00831000 	addeq	r1, r3, r0
    46e8:	4a780000 	bmi	1e046f0 <STACK_SIZE+0x16046f0>
    46ec:	0cc04000 	stcleq	0, cr4, [r0], {0}
    46f0:	c2010000 	andgt	r0, r1, #0
    46f4:	000cc00d 	andeq	ip, ip, sp
    46f8:	008f0f00 	addeq	r0, pc, r0, lsl #30
    46fc:	00000000 	andeq	r0, r0, r0
    4700:	21000000 	mrscs	r0, (UNDEF: 0)
    4704:	00000bb3 			; <UNDEFINED> instruction: 0x00000bb3
    4708:	44010401 	strmi	r0, [r1], #-1025	; 0xfffffbff
    470c:	1040004b 	subne	r0, r0, fp, asr #32
    4710:	01000001 	tsteq	r0, r1
    4714:	0005679c 	muleq	r5, ip, r7
    4718:	65732200 	ldrbvs	r2, [r3, #-512]!	; 0xfffffe00
    471c:	04010063 	streq	r0, [r1], #-99	; 0xffffff9d
    4720:	00004101 	andeq	r4, r0, r1, lsl #2
    4724:	004d7800 	subeq	r7, sp, r0, lsl #16
    4728:	006e2200 	rsbeq	r2, lr, r0, lsl #4
    472c:	41010401 	tstmi	r1, r1, lsl #8
    4730:	99000000 	stmdbls	r0, {}	; <UNPREDICTABLE>
    4734:	2200004d 	andcs	r0, r0, #77	; 0x4d
    4738:	00667562 	rsbeq	r7, r6, r2, ror #10
    473c:	6b010401 	blvs	45748 <IRQ_STACK_SIZE+0x3d748>
    4740:	d1000000 	mrsle	r0, (UNDEF: 0)
    4744:	2300004d 	movwcs	r0, #77	; 0x4d
    4748:	06010069 	streq	r0, [r1], -r9, rrx
    474c:	00004101 	andeq	r4, r0, r1, lsl #2
    4750:	0d532400 	cfldrdeq	mvd2, [r3, #-0]
    4754:	07010000 	streq	r0, [r1, -r0]
    4758:	00056701 	andeq	r6, r5, r1, lsl #14
    475c:	004dfd00 	subeq	pc, sp, r0, lsl #26
    4760:	04250000 	strteq	r0, [r5], #-0
    4764:	00000048 	andeq	r0, r0, r8, asr #32
    4768:	000cee21 	andeq	lr, ip, r1, lsr #28
    476c:	012f0100 	teqeq	pc, r0, lsl #2
    4770:	40004c54 	andmi	r4, r0, r4, asr ip
    4774:	00000124 	andeq	r0, r0, r4, lsr #2
    4778:	05cc9c01 	strbeq	r9, [ip, #3073]	; 0xc01
    477c:	73220000 	teqvc	r2, #0
    4780:	01006365 	tsteq	r0, r5, ror #6
    4784:	0041012f 	subeq	r0, r1, pc, lsr #2
    4788:	4e1b0000 	cdpmi	0, 1, cr0, cr11, cr0, {0}
    478c:	6e220000 	cdpvs	0, 2, cr0, cr2, cr0, {0}
    4790:	012f0100 	teqeq	pc, r0, lsl #2
    4794:	00000041 	andeq	r0, r0, r1, asr #32
    4798:	00004e3c 	andeq	r4, r0, ip, lsr lr
    479c:	66756222 	ldrbtvs	r6, [r5], -r2, lsr #4
    47a0:	012f0100 	teqeq	pc, r0, lsl #2
    47a4:	0000006b 	andeq	r0, r0, fp, rrx
    47a8:	00004e74 	andeq	r4, r0, r4, ror lr
    47ac:	01006923 	tsteq	r0, r3, lsr #18
    47b0:	00410131 	subeq	r0, r1, r1, lsr r1
    47b4:	4c240000 	stcmi	0, cr0, [r4], #-0
    47b8:	0100000d 	tsteq	r0, sp
    47bc:	05670132 	strbeq	r0, [r7, #-306]!	; 0xfffffece
    47c0:	4ea00000 	cdpmi	0, 10, cr0, cr0, cr0, {0}
    47c4:	26000000 	strcs	r0, [r0], -r0
    47c8:	00000d0e 	andeq	r0, r0, lr, lsl #26
    47cc:	05dd0701 	ldrbeq	r0, [sp, #1793]	; 0x701
    47d0:	03050000 	movweq	r0, #20480	; 0x5000
    47d4:	40017a64 	andmi	r7, r1, r4, ror #20
    47d8:	00003a27 	andeq	r3, r0, r7, lsr #20
    47dc:	00912800 	addseq	r2, r1, r0, lsl #16
    47e0:	1a010000 	bne	447e8 <IRQ_STACK_SIZE+0x3c7e8>
    47e4:	000005ed 	andeq	r0, r0, sp, ror #11
    47e8:	00004827 	andeq	r4, r0, r7, lsr #16
    47ec:	02c32800 	sbceq	r2, r3, #0, 16
    47f0:	1b010000 	blne	447f8 <IRQ_STACK_SIZE+0x3c7f8>
    47f4:	000005ed 	andeq	r0, r0, sp, ror #11
    47f8:	00004928 	andeq	r4, r0, r8, lsr #18
    47fc:	ed1c0100 	ldfs	f0, [ip, #-0]
    4800:	28000005 	stmdacs	r0, {r0, r2}
    4804:	000000bc 	strheq	r0, [r0], -ip
    4808:	05ed1d01 	strbeq	r1, [sp, #3329]!	; 0xd01
    480c:	14280000 	strtne	r0, [r8], #-0
    4810:	01000002 	tsteq	r0, r2
    4814:	0005ed1e 	andeq	lr, r5, lr, lsl sp
    4818:	071b2900 	ldreq	r2, [fp, -r0, lsl #18]
    481c:	46020000 	strmi	r0, [r2], -r0
    4820:	00000634 	andeq	r0, r0, r4, lsr r6
    4824:	0000412a 	andeq	r4, r0, sl, lsr #2
    4828:	00412a00 	subeq	r2, r1, r0, lsl #20
    482c:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    4830:	000000f6 	strdeq	r0, [r0], -r6
    4834:	064a4a02 	strbeq	r4, [sl], -r2, lsl #20
    4838:	412a0000 	teqmi	sl, r0
    483c:	2a000000 	bcs	4844 <SVC_STACK_SIZE+0x844>
    4840:	00000041 	andeq	r0, r0, r1, asr #32
    4844:	06f72900 	ldrbteq	r2, [r7], r0, lsl #18
    4848:	47020000 	strmi	r0, [r2, -r0]
    484c:	00000665 	andeq	r0, r0, r5, ror #12
    4850:	0000412a 	andeq	r4, r0, sl, lsr #2
    4854:	00412a00 	subeq	r2, r1, r0, lsl #20
    4858:	412a0000 	teqmi	sl, r0
    485c:	00000000 	andeq	r0, r0, r0
    4860:	00076929 	andeq	r6, r7, r9, lsr #18
    4864:	7b450200 	blvc	114506c <STACK_SIZE+0x94506c>
    4868:	2a000006 	bcs	4888 <SVC_STACK_SIZE+0x888>
    486c:	00000041 	andeq	r0, r0, r1, asr #32
    4870:	0000412a 	andeq	r4, r0, sl, lsr #2
    4874:	312b0000 	teqcc	fp, r0
    4878:	02000007 	andeq	r0, r0, #7
    487c:	00412a49 	subeq	r2, r1, r9, asr #20
    4880:	412a0000 	teqmi	sl, r0
    4884:	2a000000 	bcs	488c <SVC_STACK_SIZE+0x88c>
    4888:	00000041 	andeq	r0, r0, r1, asr #32
    488c:	010c0000 	mrseq	r0, (UNDEF: 12)
    4890:	00040000 	andeq	r0, r4, r0
    4894:	00001097 	muleq	r0, r7, r0
    4898:	01520104 	cmpeq	r2, r4, lsl #2
    489c:	8a010000 	bhi	448a4 <IRQ_STACK_SIZE+0x3c8a4>
    48a0:	2500000d 	strcs	r0, [r0, #-13]
    48a4:	78000001 	stmdavc	r0, {r0}
    48a8:	5c40004d 	mcrrpl	0, 4, r0, r0, cr13
    48ac:	42000000 	andmi	r0, r0, #0
    48b0:	02000011 	andeq	r0, r0, #17
    48b4:	00720601 	rsbseq	r0, r2, r1, lsl #12
    48b8:	01020000 	mrseq	r0, (UNDEF: 2)
    48bc:	00007008 	andeq	r7, r0, r8
    48c0:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    48c4:	00000258 	andeq	r0, r0, r8, asr r2
    48c8:	27070202 	strcs	r0, [r7, -r2, lsl #4]
    48cc:	03000000 	movweq	r0, #0
    48d0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    48d4:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    48d8:	00011807 	andeq	r1, r1, r7, lsl #16
    48dc:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    48e0:	0000021f 	andeq	r0, r0, pc, lsl r2
    48e4:	0e070802 	cdpeq	8, 0, cr0, cr7, cr2, {0}
    48e8:	02000001 	andeq	r0, r0, #1
    48ec:	02240504 	eoreq	r0, r4, #4, 10	; 0x1000000
    48f0:	04020000 	streq	r0, [r2], #-0
    48f4:	00020b07 	andeq	r0, r2, r7, lsl #22
    48f8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    48fc:	00000113 	andeq	r0, r0, r3, lsl r1
    4900:	79080102 	stmdbvc	r8, {r1, r8}
    4904:	04000000 	streq	r0, [r0], #-0
    4908:	00007f04 	andeq	r7, r0, r4, lsl #30
    490c:	00720500 	rsbseq	r0, r2, r0, lsl #10
    4910:	7c060000 	stcvc	0, cr0, [r6], {-0}
    4914:	0100000d 	tsteq	r0, sp
    4918:	004d7804 	subeq	r7, sp, r4, lsl #16
    491c:	00005c40 	andeq	r5, r0, r0, asr #24
    4920:	fb9c0100 	blx	fe704d2a <PCB_BASE_APP1+0xb9c04b2a>
    4924:	07000000 	streq	r0, [r0, -r0]
    4928:	00000d91 	muleq	r0, r1, sp
    492c:	00fb0501 	rscseq	r0, fp, r1, lsl #10
    4930:	00000000 	andeq	r0, r0, r0
    4934:	770744b0 			; <UNDEFINED> instruction: 0x770744b0
    4938:	0100000d 	tsteq	r0, sp
    493c:	0000fb06 	andeq	pc, r0, r6, lsl #22
    4940:	b0020000 	andlt	r0, r2, r0
    4944:	00690844 	rsbeq	r0, r9, r4, asr #16
    4948:	00410801 	subeq	r0, r1, r1, lsl #16
    494c:	4ed60000 	cdpmi	0, 13, cr0, cr6, cr0, {0}
    4950:	b8090000 	stmdalt	r9, {}	; <UNPREDICTABLE>
    4954:	0140004d 	cmpeq	r0, sp, asr #32
    4958:	e7000001 	str	r0, [r0, -r1]
    495c:	0a000000 	beq	4964 <SVC_STACK_SIZE+0x964>
    4960:	74025301 	strvc	r5, [r2], #-769	; 0xfffffcff
    4964:	51010a7f 	tstpl	r1, pc, ror sl
    4968:	0a7f7402 	beq	1fe1978 <STACK_SIZE+0x17e1978>
    496c:	03055001 	movweq	r5, #20481	; 0x5001
    4970:	40016d30 	andmi	r6, r1, r0, lsr sp
    4974:	4dd40b00 	vldrmi	d16, [r4]
    4978:	01014000 	mrseq	r4, (UNDEF: 1)
    497c:	010a0000 	mrseq	r0, (UNDEF: 10)
    4980:	58030550 	stmdapl	r3, {r4, r6, r8, sl}
    4984:	0040016d 	subeq	r0, r0, sp, ror #2
    4988:	48040400 	stmdami	r4, {sl}
    498c:	0c000000 	stceq	0, cr0, [r0], {-0}
    4990:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    4994:	790d2302 	stmdbvc	sp, {r1, r8, r9, sp}
    4998:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    499c:	01980000 	orrseq	r0, r8, r0
    49a0:	00040000 	andeq	r0, r4, r0
    49a4:	0000114d 	andeq	r1, r0, sp, asr #2
    49a8:	01520104 	cmpeq	r2, r4, lsl #2
    49ac:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
    49b0:	2500000d 	strcs	r0, [r0, #-13]
    49b4:	d4000001 	strle	r0, [r0], #-1
    49b8:	3c40004d 	mcrrcc	0, 4, r0, r0, cr13
    49bc:	a2000001 	andge	r0, r0, #1
    49c0:	02000011 	andeq	r0, r0, #17
    49c4:	00720601 	rsbseq	r0, r2, r1, lsl #12
    49c8:	01020000 	mrseq	r0, (UNDEF: 2)
    49cc:	00007008 	andeq	r7, r0, r8
    49d0:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    49d4:	00000258 	andeq	r0, r0, r8, asr r2
    49d8:	27070202 	strcs	r0, [r7, -r2, lsl #4]
    49dc:	03000000 	movweq	r0, #0
    49e0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    49e4:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    49e8:	00011807 	andeq	r1, r1, r7, lsl #16
    49ec:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    49f0:	0000021f 	andeq	r0, r0, pc, lsl r2
    49f4:	0e070802 	cdpeq	8, 0, cr0, cr7, cr2, {0}
    49f8:	02000001 	andeq	r0, r0, #1
    49fc:	02240504 	eoreq	r0, r4, #4, 10	; 0x1000000
    4a00:	04020000 	streq	r0, [r2], #-0
    4a04:	00020b07 	andeq	r0, r2, r7, lsl #22
    4a08:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4a0c:	00000113 	andeq	r0, r0, r3, lsl r1
    4a10:	79080102 	stmdbvc	r8, {r1, r8}
    4a14:	04000000 	streq	r0, [r0], #-0
    4a18:	00000d9c 	muleq	r0, ip, sp
    4a1c:	4dd40301 	ldclmi	3, cr0, [r4, #4]
    4a20:	00844000 	addeq	r4, r4, r0
    4a24:	9c010000 	stcls	0, cr0, [r1], {-0}
    4a28:	0000009e 	muleq	r0, lr, r0
    4a2c:	000d9605 	andeq	r9, sp, r5, lsl #12
    4a30:	41030100 	mrsmi	r0, (UNDEF: 19)
    4a34:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4a38:	0000004f 	andeq	r0, r0, pc, asr #32
    4a3c:	000bd304 	andeq	sp, fp, r4, lsl #6
    4a40:	58120100 	ldmdapl	r2, {r8}
    4a44:	b840004e 	stmdalt	r0, {r1, r2, r3, r6}^
    4a48:	01000000 	mrseq	r0, (UNDEF: 0)
    4a4c:	00013d9c 	muleq	r1, ip, sp
    4a50:	6e650600 	cdpvs	6, 6, cr0, cr5, cr0, {0}
    4a54:	41120100 	tstmi	r2, r0, lsl #2
    4a58:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    4a5c:	0500004f 	streq	r0, [r0, #-79]	; 0xffffffb1
    4a60:	00000d96 	muleq	r0, r6, sp
    4a64:	00411201 	subeq	r1, r1, r1, lsl #4
    4a68:	4f730000 	svcmi	0x00730000
    4a6c:	7c070000 	stcvc	0, cr0, [r7], {-0}
    4a70:	3d40004e 	stclcc	0, cr0, [r0, #-312]	; 0xfffffec8
    4a74:	eb000001 	bl	4a80 <SVC_STACK_SIZE+0xa80>
    4a78:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4a7c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4a80:	50010845 	andpl	r0, r1, r5, asr #16
    4a84:	5001f303 	andpl	pc, r1, r3, lsl #6
    4a88:	4eec0900 	cdpmi	9, 14, cr0, cr12, cr0, {0}
    4a8c:	01534000 	cmpeq	r3, r0
    4a90:	01090000 	mrseq	r0, (UNDEF: 9)
    4a94:	01080000 	mrseq	r0, (UNDEF: 8)
    4a98:	08300152 	ldmdaeq	r0!, {r1, r4, r6, r8}
    4a9c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4aa0:	50010845 	andpl	r0, r1, r5, asr #16
    4aa4:	09003001 	stmdbeq	r0, {r0, ip, sp}
    4aa8:	40004ef8 	strdmi	r4, [r0], -r8
    4aac:	0000016e 	andeq	r0, r0, lr, ror #2
    4ab0:	00000122 	andeq	r0, r0, r2, lsr #2
    4ab4:	02510108 	subseq	r0, r1, #8, 2
    4ab8:	01084508 	tsteq	r8, r8, lsl #10
    4abc:	00300150 	eorseq	r0, r0, r0, asr r1
    4ac0:	004f100a 	subeq	r1, pc, sl
    4ac4:	00018440 	andeq	r8, r1, r0, asr #8
    4ac8:	52010800 	andpl	r0, r1, #0, 16
    4acc:	01083101 	tsteq	r8, r1, lsl #2
    4ad0:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
    4ad4:	01500108 	cmpeq	r0, r8, lsl #2
    4ad8:	0b000030 	bleq	4ba0 <SVC_STACK_SIZE+0xba0>
    4adc:	0000071b 	andeq	r0, r0, fp, lsl r7
    4ae0:	01534602 	cmpeq	r3, r2, lsl #12
    4ae4:	410c0000 	mrsmi	r0, (UNDEF: 12)
    4ae8:	0c000000 	stceq	0, cr0, [r0], {-0}
    4aec:	00000041 	andeq	r0, r0, r1, asr #32
    4af0:	06f70b00 	ldrbteq	r0, [r7], r0, lsl #22
    4af4:	47020000 	strmi	r0, [r2, -r0]
    4af8:	0000016e 	andeq	r0, r0, lr, ror #2
    4afc:	0000410c 	andeq	r4, r0, ip, lsl #2
    4b00:	00410c00 	subeq	r0, r1, r0, lsl #24
    4b04:	410c0000 	mrsmi	r0, (UNDEF: 12)
    4b08:	00000000 	andeq	r0, r0, r0
    4b0c:	0007690b 	andeq	r6, r7, fp, lsl #18
    4b10:	84450200 	strbhi	r0, [r5], #-512	; 0xfffffe00
    4b14:	0c000001 	stceq	0, cr0, [r0], {1}
    4b18:	00000041 	andeq	r0, r0, r1, asr #32
    4b1c:	0000410c 	andeq	r4, r0, ip, lsl #2
    4b20:	310d0000 	mrscc	r0, (UNDEF: 13)
    4b24:	02000007 	andeq	r0, r0, #7
    4b28:	00410c49 	subeq	r0, r1, r9, asr #24
    4b2c:	410c0000 	mrsmi	r0, (UNDEF: 12)
    4b30:	0c000000 	stceq	0, cr0, [r0], {-0}
    4b34:	00000041 	andeq	r0, r0, r1, asr #32
    4b38:	05dd0000 	ldrbeq	r0, [sp]
    4b3c:	00040000 	andeq	r0, r4, r0
    4b40:	00001211 	andeq	r1, r0, r1, lsl r2
    4b44:	01520104 	cmpeq	r2, r4, lsl #2
    4b48:	e0010000 	and	r0, r1, r0
    4b4c:	2500000d 	strcs	r0, [r0, #-13]
    4b50:	10000001 	andne	r0, r0, r1
    4b54:	2c40004f 	mcrrcs	0, 4, r0, r0, cr15
    4b58:	20000006 	andcs	r0, r0, r6
    4b5c:	02000012 	andeq	r0, r0, #18
    4b60:	0aed0408 	beq	ffb45b88 <PCB_BASE_APP1+0xbb045988>
    4b64:	01020000 	mrseq	r0, (UNDEF: 2)
    4b68:	00007206 	andeq	r7, r0, r6, lsl #4
    4b6c:	08010200 	stmdaeq	r1, {r9}
    4b70:	00000070 	andeq	r0, r0, r0, ror r0
    4b74:	58050202 	stmdapl	r5, {r1, r9}
    4b78:	02000002 	andeq	r0, r0, #2
    4b7c:	00270702 	eoreq	r0, r7, r2, lsl #14
    4b80:	04030000 	streq	r0, [r3], #-0
    4b84:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    4b88:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4b8c:	00000118 	andeq	r0, r0, r8, lsl r1
    4b90:	1f050802 	svcne	0x00050802
    4b94:	02000002 	andeq	r0, r0, #2
    4b98:	010e0708 	tsteq	lr, r8, lsl #14
    4b9c:	04020000 	streq	r0, [r2], #-0
    4ba0:	00022405 	andeq	r2, r2, r5, lsl #8
    4ba4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4ba8:	0000020b 	andeq	r0, r0, fp, lsl #4
    4bac:	04020404 	streq	r0, [r2], #-1028	; 0xfffffbfc
    4bb0:	00011307 	andeq	r1, r1, r7, lsl #6
    4bb4:	81040500 	tsthi	r4, r0, lsl #10
    4bb8:	02000000 	andeq	r0, r0, #0
    4bbc:	00790801 	rsbseq	r0, r9, r1, lsl #16
    4bc0:	04050000 	streq	r0, [r5], #-0
    4bc4:	0000008e 	andeq	r0, r0, lr, lsl #1
    4bc8:	00008106 	andeq	r8, r0, r6, lsl #2
    4bcc:	0db10700 	ldceq	7, cr0, [r1]
    4bd0:	d4020000 	strle	r0, [r2], #-0
    4bd4:	0000004f 	andeq	r0, r0, pc, asr #32
    4bd8:	00092a07 	andeq	r2, r9, r7, lsl #20
    4bdc:	a9280300 	stmdbge	r8!, {r8, r9}
    4be0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4be4:	00000a46 	andeq	r0, r0, r6, asr #20
    4be8:	c0000804 	andgt	r0, r0, r4, lsl #16
    4bec:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    4bf0:	000009b9 			; <UNDEFINED> instruction: 0x000009b9
    4bf4:	00000072 	andeq	r0, r0, r2, ror r0
    4bf8:	48070000 	stmdami	r7, {}	; <UNPREDICTABLE>
    4bfc:	0300000a 	movweq	r0, #10
    4c00:	00009e62 	andeq	r9, r0, r2, ror #28
    4c04:	0df90a00 	ldcleq	10, cr0, [r9]
    4c08:	17010000 	strne	r0, [r1, -r0]
    4c0c:	0000e301 	andeq	lr, r0, r1, lsl #6
    4c10:	09a20b00 	stmibeq	r2!, {r8, r9, fp}
    4c14:	17010000 	strne	r0, [r1, -r0]
    4c18:	00000081 	andeq	r0, r0, r1, lsl #1
    4c1c:	0e430c00 	cdpeq	12, 4, cr0, cr3, cr0, {0}
    4c20:	32010000 	andcc	r0, r1, #0
    4c24:	00000081 	andeq	r0, r0, r1, lsl #1
    4c28:	0b910d01 	bleq	fe448034 <PCB_BASE_APP1+0xb9947e34>
    4c2c:	03010000 	movweq	r0, #4096	; 0x1000
    4c30:	40004f10 	andmi	r4, r0, r0, lsl pc
    4c34:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4c38:	01319c01 	teqeq	r1, r1, lsl #24
    4c3c:	1e0e0000 	cdpne	0, 0, cr0, cr14, cr0, {0}
    4c40:	0100000e 	tsteq	r0, lr
    4c44:	00004803 	andeq	r4, r0, r3, lsl #16
    4c48:	004fad00 	subeq	sl, pc, r0, lsl #26
    4c4c:	0db80f00 	ldceq	15, cr0, [r8]
    4c50:	05010000 	streq	r0, [r1, #-0]
    4c54:	00000025 	andeq	r0, r0, r5, lsr #32
    4c58:	00004fce 	andeq	r4, r0, lr, asr #31
    4c5c:	000e2310 	andeq	r2, lr, r0, lsl r3
    4c60:	31060100 	mrscc	r0, (UNDEF: 22)
    4c64:	02000001 	andeq	r0, r0, #1
    4c68:	11007491 			; <UNDEFINED> instruction: 0x11007491
    4c6c:	0000004f 	andeq	r0, r0, pc, asr #32
    4c70:	0000cb12 	andeq	ip, r0, r2, lsl fp
    4c74:	004fe000 	subeq	lr, pc, r0
    4c78:	00005440 	andeq	r5, r0, r0, asr #8
    4c7c:	519c0100 	orrspl	r0, ip, r0, lsl #2
    4c80:	13000001 	movwne	r0, #1
    4c84:	000000d7 	ldrdeq	r0, [r0], -r7
    4c88:	0a005001 	beq	18c94 <IRQ_STACK_SIZE+0x10c94>
    4c8c:	00000dce 	andeq	r0, r0, lr, asr #27
    4c90:	68012201 	stmdavs	r1, {r0, r9, sp}
    4c94:	14000001 	strne	r0, [r0], #-1
    4c98:	01007470 	tsteq	r0, r0, ror r4
    4c9c:	00008822 	andeq	r8, r0, r2, lsr #16
    4ca0:	51120000 	tstpl	r2, r0
    4ca4:	34000001 	strcc	r0, [r0], #-1
    4ca8:	6c400050 	mcrrvs	0, 5, r0, r0, cr0
    4cac:	01000000 	mrseq	r0, (UNDEF: 0)
    4cb0:	00019e9c 	muleq	r1, ip, lr
    4cb4:	015d1500 	cmpeq	sp, r0, lsl #10
    4cb8:	50080000 	andpl	r0, r8, r0
    4cbc:	cb160000 	blgt	584cc4 <IRQ_STACK_SIZE+0x57ccc4>
    4cc0:	44000000 	strmi	r0, [r0], #-0
    4cc4:	e0400050 	sub	r0, r0, r0, asr r0
    4cc8:	0100000c 	tsteq	r0, ip
    4ccc:	00d71524 	sbcseq	r1, r7, r4, lsr #10
    4cd0:	50400000 	subpl	r0, r0, r0
    4cd4:	00000000 	andeq	r0, r0, r0
    4cd8:	00029f0d 	andeq	r9, r2, sp, lsl #30
    4cdc:	a0270100 	eorge	r0, r7, r0, lsl #2
    4ce0:	98400050 	stmdals	r0, {r4, r6}^
    4ce4:	01000000 	mrseq	r0, (UNDEF: 0)
    4ce8:	0002349c 	muleq	r2, ip, r4
    4cec:	6d661700 	stclvs	7, cr1, [r6, #-0]
    4cf0:	27010074 	smlsdxcs	r1, r4, r0, r0
    4cf4:	00000088 	andeq	r0, r0, r8, lsl #1
    4cf8:	18709102 	ldmdane	r0!, {r1, r8, ip, pc}^
    4cfc:	00706119 	rsbseq	r6, r0, r9, lsl r1
    4d00:	00c02901 	sbceq	r2, r0, r1, lsl #18
    4d04:	91030000 	mrsls	r0, (UNDEF: 3)
    4d08:	84107dd4 	ldrhi	r7, [r0], #-3540	; 0xfffff22c
    4d0c:	01000009 	tsteq	r0, r9
    4d10:	0002342a 	andeq	r3, r2, sl, lsr #8
    4d14:	d8910300 	ldmle	r1, {r8, r9}
    4d18:	01511a7d 	cmpeq	r1, sp, ror sl
    4d1c:	50cc0000 	sbcpl	r0, ip, r0
    4d20:	0cf84000 	ldcleq	0, cr4, [r8]
    4d24:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    4d28:	00000215 	andeq	r0, r0, r5, lsl r2
    4d2c:	00015d15 	andeq	r5, r1, r5, lsl sp
    4d30:	00506c00 	subseq	r6, r0, r0, lsl #24
    4d34:	00cb1600 	sbceq	r1, fp, r0, lsl #12
    4d38:	50d80000 	sbcspl	r0, r8, r0
    4d3c:	0d104000 	ldceq	0, cr4, [r0, #-0]
    4d40:	24010000 	strcs	r0, [r1], #-0
    4d44:	0000d715 	andeq	sp, r0, r5, lsl r7
    4d48:	0050b200 	subseq	fp, r0, r0, lsl #4
    4d4c:	1b000000 	blne	4d54 <SVC_STACK_SIZE+0xd54>
    4d50:	400050cc 	andmi	r5, r0, ip, asr #1
    4d54:	00000523 	andeq	r0, r0, r3, lsr #10
    4d58:	0252011c 	subseq	r0, r2, #28, 2
    4d5c:	011c7491 			; <UNDEFINED> instruction: 0x011c7491
    4d60:	70910351 	addsvc	r0, r1, r1, asr r3
    4d64:	50011c06 	andpl	r1, r1, r6, lsl #24
    4d68:	7dd89103 	ldfvcp	f1, [r8, #12]
    4d6c:	811d0000 	tsthi	sp, r0
    4d70:	44000000 	strmi	r0, [r0], #-0
    4d74:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
    4d78:	0000006b 	andeq	r0, r0, fp, rrx
    4d7c:	e31f00ff 	tst	pc, #255	; 0xff
    4d80:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4d84:	28400051 	stmdacs	r0, {r0, r4, r6}^
    4d88:	01000000 	mrseq	r0, (UNDEF: 0)
    4d8c:	0de7209c 	stcleq	0, cr2, [r7, #624]!	; 0x270
    4d90:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    4d94:	00000081 	andeq	r0, r0, r1, lsl #1
    4d98:	40005160 	andmi	r5, r0, r0, ror #2
    4d9c:	0000001c 	andeq	r0, r0, ip, lsl r0
    4da0:	c20d9c01 	andgt	r9, sp, #256	; 0x100
    4da4:	0100000b 	tsteq	r0, fp
    4da8:	00517c3e 	subseq	r7, r1, lr, lsr ip
    4dac:	0000cc40 	andeq	ip, r0, r0, asr #24
    4db0:	369c0100 	ldrcc	r0, [ip], r0, lsl #2
    4db4:	21000003 	tstcs	r0, r3
    4db8:	01007872 	tsteq	r0, r2, ror r8
    4dbc:	0000483e 	andeq	r4, r0, lr, lsr r8
    4dc0:	0050de00 	subseq	sp, r0, r0, lsl #28
    4dc4:	78742100 	ldmdavc	r4!, {r8, sp}^
    4dc8:	483e0100 	ldmdami	lr!, {r8}
    4dcc:	0a000000 	beq	4dd4 <SVC_STACK_SIZE+0xdd4>
    4dd0:	21000051 	qaddcs	r0, r1, r0
    4dd4:	00727265 	rsbseq	r7, r2, r5, ror #4
    4dd8:	00483e01 	subeq	r3, r8, r1, lsl #28
    4ddc:	514f0000 	mrspl	r0, SPSR
    4de0:	c0220000 	eorgt	r0, r2, r0
    4de4:	42400051 	submi	r0, r0, #81	; 0x51
    4de8:	c1000005 	tstgt	r0, r5
    4dec:	1c000002 	stcne	0, cr0, [r0], {2}
    4df0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4df4:	50011c55 	andpl	r1, r1, r5, asr ip
    4df8:	23003001 	movwcs	r3, #1
    4dfc:	40005214 	andmi	r5, r0, r4, lsl r2
    4e00:	00000558 	andeq	r0, r0, r8, asr r5
    4e04:	000002e4 	andeq	r0, r0, r4, ror #5
    4e08:	0251011c 	subseq	r0, r1, #28, 2
    4e0c:	011c5508 	tsteq	ip, r8, lsl #10
    4e10:	01f30b50 	mvnseq	r0, r0, asr fp
    4e14:	5001f352 	andpl	pc, r1, r2, asr r3	; <UNPREDICTABLE>
    4e18:	5101f321 	tstpl	r1, r1, lsr #6
    4e1c:	24220021 	strtcs	r0, [r2], #-33	; 0xffffffdf
    4e20:	6e400052 	mcrvs	0, 2, r0, cr0, cr2, {2}
    4e24:	02000005 	andeq	r0, r0, #5
    4e28:	1c000003 	stcne	0, cr0, [r0], {3}
    4e2c:	30015201 	andcc	r5, r1, r1, lsl #4
    4e30:	0251011c 	subseq	r0, r1, #28, 2
    4e34:	011c5508 	tsteq	ip, r8, lsl #10
    4e38:	00300150 	eorseq	r0, r0, r0, asr r1
    4e3c:	00523022 	subseq	r3, r2, r2, lsr #32
    4e40:	00058940 	andeq	r8, r5, r0, asr #18
    4e44:	00031b00 	andeq	r1, r3, r0, lsl #22
    4e48:	51011c00 	tstpl	r1, r0, lsl #24
    4e4c:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    4e50:	30015001 	andcc	r5, r1, r1
    4e54:	52482400 	subpl	r2, r8, #0, 8
    4e58:	059f4000 	ldreq	r4, [pc]	; 4e60 <SVC_STACK_SIZE+0xe60>
    4e5c:	011c0000 	tsteq	ip, r0
    4e60:	1c310152 	ldfnes	f0, [r1], #-328	; 0xfffffeb8
    4e64:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4e68:	50011c55 	andpl	r1, r1, r5, asr ip
    4e6c:	00003001 	andeq	r3, r0, r1
    4e70:	000e5a0a 	andeq	r5, lr, sl, lsl #20
    4e74:	01520100 	cmpeq	r2, r0, lsl #2
    4e78:	00000362 	andeq	r0, r0, r2, ror #6
    4e7c:	0009840b 	andeq	r8, r9, fp, lsl #8
    4e80:	7b520100 	blvc	1485288 <STACK_SIZE+0xc85288>
    4e84:	25000000 	strcs	r0, [r0, #-0]
    4e88:	00000e52 	andeq	r0, r0, r2, asr lr
    4e8c:	007b5401 	rsbseq	r5, fp, r1, lsl #8
    4e90:	63260000 	teqvs	r6, #0
    4e94:	81550100 	cmphi	r5, r0, lsl #2
    4e98:	00000000 	andeq	r0, r0, r0
    4e9c:	00033612 	andeq	r3, r3, r2, lsl r6
    4ea0:	00524800 	subseq	r4, r2, r0, lsl #16
    4ea4:	0000f840 	andeq	pc, r0, r0, asr #16
    4ea8:	e29c0100 	adds	r0, ip, #0, 2
    4eac:	15000003 	strne	r0, [r0, #-3]
    4eb0:	00000342 	andeq	r0, r0, r2, asr #6
    4eb4:	0000517b 	andeq	r5, r0, fp, ror r1
    4eb8:	00034d27 	andeq	r4, r3, r7, lsr #26
    4ebc:	0051b100 	subseq	fp, r1, r0, lsl #2
    4ec0:	03582800 	cmpeq	r8, #0, 16
    4ec4:	e3290000 	teq	r9, #0
    4ec8:	50000000 	andpl	r0, r0, r0
    4ecc:	28400052 	stmdacs	r0, {r1, r4, r6}^
    4ed0:	0100000d 	tsteq	r0, sp
    4ed4:	00cb1a56 	sbceq	r1, fp, r6, asr sl
    4ed8:	52640000 	rsbpl	r0, r4, #0
    4edc:	0d484000 	stcleq	0, cr4, [r8, #-0]
    4ee0:	63010000 	movwvs	r0, #4096	; 0x1000
    4ee4:	000003b4 			; <UNDEFINED> instruction: 0x000003b4
    4ee8:	0000d72a 	andeq	sp, r0, sl, lsr #14
    4eec:	cb2b0000 	blgt	ac4ef4 <STACK_SIZE+0x2c4ef4>
    4ef0:	00000000 	andeq	r0, r0, r0
    4ef4:	40400053 	submi	r0, r0, r3, asr r0
    4ef8:	01000000 	mrseq	r0, (UNDEF: 0)
    4efc:	0003ce67 	andeq	ip, r3, r7, ror #28
    4f00:	00d72c00 	sbcseq	r2, r7, r0, lsl #24
    4f04:	000a0000 	andeq	r0, sl, r0
    4f08:	0052f41b 	subseq	pc, r2, fp, lsl r4	; <UNPREDICTABLE>
    4f0c:	00019e40 	andeq	r9, r1, r0, asr #28
    4f10:	50011c00 	andpl	r1, r1, r0, lsl #24
    4f14:	6d7c0305 	ldclvs	3, cr0, [ip, #-20]!	; 0xffffffec
    4f18:	00004001 	andeq	r4, r0, r1
    4f1c:	000dbe2d 	andeq	fp, sp, sp, lsr #28
    4f20:	486a0100 	stmdami	sl!, {r8}^
    4f24:	40000000 	andmi	r0, r0, r0
    4f28:	fc400053 	mcrr2	0, 5, r0, r0, cr3
    4f2c:	01000001 	tsteq	r0, r1
    4f30:	0005089c 	muleq	r5, ip, r8
    4f34:	74731900 	ldrbtvc	r1, [r3], #-2304	; 0xfffff700
    4f38:	6c010072 	stcvs	0, cr0, [r1], {114}	; 0x72
    4f3c:	00000508 	andeq	r0, r0, r8, lsl #10
    4f40:	0f409102 	svceq	0x00409102
    4f44:	00000984 	andeq	r0, r0, r4, lsl #19
    4f48:	007b6d01 	rsbseq	r6, fp, r1, lsl #26
    4f4c:	51cf0000 	bicpl	r0, pc, r0
    4f50:	390f0000 	stmdbcc	pc, {}	; <UNPREDICTABLE>
    4f54:	0100000e 	tsteq	r0, lr
    4f58:	0000486e 	andeq	r4, r0, lr, ror #16
    4f5c:	00520700 	subseq	r0, r2, r0, lsl #14
    4f60:	0e330f00 	cdpeq	15, 3, cr0, cr3, cr0, {0}
    4f64:	6f010000 	svcvs	0x00010000
    4f68:	00000048 	andeq	r0, r0, r8, asr #32
    4f6c:	00005254 	andeq	r5, r0, r4, asr r2
    4f70:	0002e40f 	andeq	lr, r2, pc, lsl #8
    4f74:	48700100 	ldmdami	r0!, {r8}^
    4f78:	7f000000 	svcvc	0x00000000
    4f7c:	0f000052 	svceq	0x00000052
    4f80:	00000e29 	andeq	r0, r0, r9, lsr #28
    4f84:	00487101 	subeq	r7, r8, r1, lsl #2
    4f88:	52cc0000 	sbcpl	r0, ip, #0
    4f8c:	692e0000 	stmdbvs	lr!, {}	; <UNPREDICTABLE>
    4f90:	48720100 	ldmdami	r2!, {r8}^
    4f94:	00000000 	andeq	r0, r0, r0
    4f98:	1a000053 	bne	50ec <SVC_STACK_SIZE+0x10ec>
    4f9c:	00000336 	andeq	r0, r0, r6, lsr r3
    4fa0:	40005350 	andmi	r5, r0, r0, asr r3
    4fa4:	00000d68 	andeq	r0, r0, r8, ror #26
    4fa8:	04e37401 	strbteq	r7, [r3], #1025	; 0x401
    4fac:	42150000 	andsmi	r0, r5, #0
    4fb0:	1f000003 	svcne	0x00000003
    4fb4:	2f000053 	svccs	0x00000053
    4fb8:	00000d68 	andeq	r0, r0, r8, ror #26
    4fbc:	00034d28 	andeq	r4, r3, r8, lsr #26
    4fc0:	03582800 	cmpeq	r8, #0, 16
    4fc4:	e3290000 	teq	r9, #0
    4fc8:	54000000 	strpl	r0, [r0], #-0
    4fcc:	80400053 	subhi	r0, r0, r3, asr r0
    4fd0:	0100000d 	tsteq	r0, sp
    4fd4:	00cb1a56 	sbceq	r1, fp, r6, asr sl
    4fd8:	53600000 	cmnpl	r0, #0
    4fdc:	0da04000 	stceq	0, cr4, [r0]
    4fe0:	63010000 	movwvs	r0, #4096	; 0x1000
    4fe4:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
    4fe8:	0000d72a 	andeq	sp, r0, sl, lsr #14
    4fec:	cb2b0000 	blgt	ac4ff4 <STACK_SIZE+0x2c4ff4>
    4ff0:	fc000000 	stc2	0, cr0, [r0], {-0}
    4ff4:	3c400053 	mcrrcc	0, 5, r0, r0, cr3
    4ff8:	01000000 	mrseq	r0, (UNDEF: 0)
    4ffc:	0004ce67 	andeq	ip, r4, r7, ror #28
    5000:	00d72c00 	sbcseq	r2, r7, r0, lsl #24
    5004:	000a0000 	andeq	r0, sl, r0
    5008:	0053f01b 	subseq	pc, r3, fp, lsl r0	; <UNPREDICTABLE>
    500c:	00019e40 	andeq	r9, r1, r0, asr #28
    5010:	50011c00 	andpl	r1, r1, r0, lsl #24
    5014:	6d7c0305 	ldclvs	3, cr0, [ip, #-20]!	; 0xffffffec
    5018:	00004001 	andeq	r4, r0, r1
    501c:	54642200 	strbtpl	r2, [r4], #-512	; 0xfffffe00
    5020:	05ba4000 	ldreq	r4, [sl, #0]!
    5024:	04f70000 	ldrbteq	r0, [r7], #0
    5028:	011c0000 	tsteq	ip, r0
    502c:	00760250 	rsbseq	r0, r6, r0, asr r2
    5030:	55081b00 	strpl	r1, [r8, #-2816]	; 0xfffff500
    5034:	05cf4000 	strbeq	r4, [pc]	; 503c <SVC_STACK_SIZE+0x103c>
    5038:	011c0000 	tsteq	ip, r0
    503c:	00760250 	rsbseq	r0, r6, r0, asr r2
    5040:	811d0000 	tsthi	sp, r0
    5044:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5048:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    504c:	0000006b 	andeq	r0, r0, fp, rrx
    5050:	1030001d 	eorsne	r0, r0, sp, lsl r0
    5054:	0900000e 	stmdbeq	r0, {r1, r2, r3}
    5058:	00008855 	andeq	r8, r0, r5, asr r8
    505c:	08923100 	ldmeq	r2, {r8, ip, sp}
    5060:	dc050000 	stcle	0, cr0, [r5], {-0}
    5064:	00000048 	andeq	r0, r0, r8, asr #32
    5068:	00000542 	andeq	r0, r0, r2, asr #10
    506c:	00007b32 	andeq	r7, r0, r2, lsr fp
    5070:	00883200 	addeq	r3, r8, r0, lsl #4
    5074:	9e320000 	cdpls	0, 3, cr0, cr2, cr0, {0}
    5078:	00000000 	andeq	r0, r0, r0
    507c:	0000f633 	andeq	pc, r0, r3, lsr r6	; <UNPREDICTABLE>
    5080:	584a0400 	stmdapl	sl, {sl}^
    5084:	32000005 	andcc	r0, r0, #5
    5088:	00000048 	andeq	r0, r0, r8, asr #32
    508c:	00004832 	andeq	r4, r0, r2, lsr r8
    5090:	1b330000 	blne	cc5098 <STACK_SIZE+0x4c5098>
    5094:	04000007 	streq	r0, [r0], #-7
    5098:	00056e46 	andeq	r6, r5, r6, asr #28
    509c:	00483200 	subeq	r3, r8, r0, lsl #4
    50a0:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    50a4:	00000000 	andeq	r0, r0, r0
    50a8:	0006f733 	andeq	pc, r6, r3, lsr r7	; <UNPREDICTABLE>
    50ac:	89470400 	stmdbhi	r7, {sl}^
    50b0:	32000005 	andcc	r0, r0, #5
    50b4:	00000048 	andeq	r0, r0, r8, asr #32
    50b8:	00004832 	andeq	r4, r0, r2, lsr r8
    50bc:	00483200 	subeq	r3, r8, r0, lsl #4
    50c0:	33000000 	movwcc	r0, #0
    50c4:	00000769 	andeq	r0, r0, r9, ror #14
    50c8:	059f4504 	ldreq	r4, [pc, #1284]	; 55d4 <SVC_STACK_SIZE+0x15d4>
    50cc:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    50d0:	32000000 	andcc	r0, r0, #0
    50d4:	00000048 	andeq	r0, r0, r8, asr #32
    50d8:	07313300 	ldreq	r3, [r1, -r0, lsl #6]!
    50dc:	49040000 	stmdbmi	r4, {}	; <UNPREDICTABLE>
    50e0:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    50e4:	00004832 	andeq	r4, r0, r2, lsr r8
    50e8:	00483200 	subeq	r3, r8, r0, lsl #4
    50ec:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    50f0:	00000000 	andeq	r0, r0, r0
    50f4:	000e0931 	andeq	r0, lr, r1, lsr r9
    50f8:	93210600 	teqls	r1, #0, 12
    50fc:	cf000000 	svcgt	0x00000000
    5100:	32000005 	andcc	r0, r0, #5
    5104:	00000088 	andeq	r0, r0, r8, lsl #1
    5108:	0e3e3400 	cfabsseq	mvf3, mvf14
    510c:	4c070000 	stcmi	0, cr0, [r7], {-0}
    5110:	00000048 	andeq	r0, r0, r8, asr #32
    5114:	00008832 	andeq	r8, r0, r2, lsr r8
    5118:	61000000 	mrsvs	r0, (UNDEF: 0)
    511c:	02000000 	andeq	r0, r0, #0
    5120:	0014dc00 	andseq	sp, r4, r0, lsl #24
    5124:	a8010400 	stmdage	r1, {sl}
    5128:	40000014 	andmi	r0, r0, r4, lsl r0
    512c:	b8400055 	stmdalt	r0, {r0, r2, r4, r6}^
    5130:	61400056 	qdaddvs	r0, r6, r0
    5134:	665f6d73 			; <UNDEFINED> instruction: 0x665f6d73
    5138:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xfffff18b
    513c:	2e6e6f69 	cdpcs	15, 6, cr6, cr14, cr9, {3}
    5140:	3a430073 	bcc	10c5314 <STACK_SIZE+0x8c5314>
    5144:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
    5148:	525c7372 	subspl	r7, ip, #-939524095	; 0xc8000001
    514c:	41544e45 	cmpmi	r4, r5, asr #28
    5150:	4255484c 	subsmi	r4, r5, #76, 16	; 0x4c0000
    5154:	6d69535c 	stclvs	3, cr5, [r9, #-368]!	; 0xfffffe90
    5158:	5f656c70 	svcpl	0x00656c70
    515c:	305c534f 	subscc	r5, ip, pc, asr #6
    5160:	4f2e3230 	svcmi	0x002e3230
    5164:	65545f53 	ldrbvs	r5, [r4, #-3923]	; 0xfffff0ad
    5168:	616c706d 	cmnvs	ip, sp, rrx
    516c:	47006574 	smlsdxmi	r0, r4, r5, r6
    5170:	4120554e 	teqmi	r0, lr, asr #10
    5174:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    5178:	352e3332 	strcc	r3, [lr, #-818]!	; 0xfffffcce
    517c:	80010032 	andhi	r0, r1, r2, lsr r0
    5180:	0000005a 	andeq	r0, r0, sl, asr r0
    5184:	14f00002 	ldrbtne	r0, [r0], #2
    5188:	01040000 	mrseq	r0, (UNDEF: 4)
    518c:	0000155c 	andeq	r1, r0, ip, asr r5
    5190:	400056b8 			; <UNDEFINED> instruction: 0x400056b8
    5194:	40005bf4 	strdmi	r5, [r0], -r4
    5198:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
    519c:	00732e61 	rsbseq	r2, r3, r1, ror #28
    51a0:	555c3a43 	ldrbpl	r3, [ip, #-2627]	; 0xfffff5bd
    51a4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    51a8:	4e45525c 	mcrmi	2, 2, r5, cr5, cr12, {2}
    51ac:	484c4154 	stmdami	ip, {r2, r4, r6, r8, lr}^
    51b0:	535c4255 	cmppl	ip, #1342177285	; 0x50000005
    51b4:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
    51b8:	534f5f65 	movtpl	r5, #65381	; 0xff65
    51bc:	3230305c 	eorscc	r3, r0, #92	; 0x5c
    51c0:	5f534f2e 	svcpl	0x00534f2e
    51c4:	706d6554 	rsbvc	r6, sp, r4, asr r5
    51c8:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
    51cc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    51d0:	20534120 	subscs	r4, r3, r0, lsr #2
    51d4:	33322e32 	teqcc	r2, #800	; 0x320
    51d8:	0032352e 	eorseq	r3, r2, lr, lsr #10
    51dc:	00598001 	subseq	r8, r9, r1
    51e0:	00020000 	andeq	r0, r2, r0
    51e4:	00001504 	andeq	r1, r0, r4, lsl #10
    51e8:	16e50104 	strbtne	r0, [r5], r4, lsl #2
    51ec:	00000000 	andeq	r0, r0, r0
    51f0:	01944000 	orrseq	r4, r4, r0
    51f4:	72634000 	rsbvc	r4, r3, #0
    51f8:	732e3074 	teqvc	lr, #116	; 0x74
    51fc:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
    5200:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    5204:	45525c73 	ldrbmi	r5, [r2, #-3187]	; 0xfffff38d
    5208:	4c41544e 	cfstrdmi	mvd5, [r1], {78}	; 0x4e
    520c:	5c425548 	cfstr64pl	mvdx5, [r2], {72}	; 0x48
    5210:	706d6953 	rsbvc	r6, sp, r3, asr r9
    5214:	4f5f656c 	svcmi	0x005f656c
    5218:	30305c53 	eorscc	r5, r0, r3, asr ip
    521c:	534f2e32 	movtpl	r2, #65074	; 0xfe32
    5220:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!	; 0xfffffe84
    5224:	74616c70 	strbtvc	r6, [r1], #-3184	; 0xfffff390
    5228:	4e470065 	cdpmi	0, 4, cr0, cr7, cr5, {3}
    522c:	53412055 	movtpl	r2, #4181	; 0x1055
    5230:	322e3220 	eorcc	r3, lr, #32, 4
    5234:	32352e33 	eorscc	r2, r5, #816	; 0x330
    5238:	Address 0x00005238 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <IRQ_STACK_SIZE+0x2b80ac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	24030000 	strcs	r0, [r3], #-0
      20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      24:	0008030b 	andeq	r0, r8, fp, lsl #6
      28:	000f0400 	andeq	r0, pc, r0, lsl #8
      2c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
      30:	15050000 	strne	r0, [r5, #-0]
      34:	00192700 	andseq	r2, r9, r0, lsl #14
      38:	00260600 	eoreq	r0, r6, r0, lsl #12
      3c:	00001349 	andeq	r1, r0, r9, asr #6
      40:	3f012e07 	svccc	0x00012e07
      44:	3a0e0319 	bcc	380cb0 <IRQ_STACK_SIZE+0x378cb0>
      48:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
      4c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
      50:	97184006 	ldrls	r4, [r8, -r6]
      54:	13011942 	movwne	r1, #6466	; 0x1942
      58:	89080000 	stmdbhi	r8, {}	; <UNPREDICTABLE>
      5c:	11010182 	smlabbne	r1, r2, r1, r0
      60:	00133101 	andseq	r3, r3, r1, lsl #2
      64:	828a0900 	addhi	r0, sl, #0, 18
      68:	18020001 	stmdane	r2, {r0}
      6c:	00184291 	mulseq	r8, r1, r2
      70:	00340a00 	eorseq	r0, r4, r0, lsl #20
      74:	0b3a0803 	bleq	e82088 <STACK_SIZE+0x682088>
      78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      7c:	00001802 	andeq	r1, r0, r2, lsl #16
      80:	0182890b 	orreq	r8, r2, fp, lsl #18
      84:	31011101 	tstcc	r1, r1, lsl #2
      88:	00130113 	andseq	r0, r3, r3, lsl r1
      8c:	00350c00 	eorseq	r0, r5, r0, lsl #24
      90:	00001349 	andeq	r1, r0, r9, asr #6
      94:	0300050d 	movweq	r0, #1293	; 0x50d
      98:	3b0b3a0e 	blcc	2ce8d8 <IRQ_STACK_SIZE+0x2c68d8>
      9c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
      a0:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
      a4:	08030034 	stmdaeq	r3, {r2, r4, r5}
      a8:	0b3b0b3a 	bleq	ec2d98 <STACK_SIZE+0x6c2d98>
      ac:	17021349 	strne	r1, [r2, -r9, asr #6]
      b0:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
      b4:	11000182 	smlabbne	r0, r2, r1, r0
      b8:	00133101 	andseq	r3, r3, r1, lsl #2
      bc:	82891000 	addhi	r1, r9, #0
      c0:	01110101 	tsteq	r1, r1, lsl #2
      c4:	31194295 			; <UNDEFINED> instruction: 0x31194295
      c8:	11000013 	tstne	r0, r3, lsl r0
      cc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
      d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      d4:	17021349 	strne	r1, [r2, -r9, asr #6]
      d8:	01120000 	tsteq	r2, r0
      dc:	01134901 	tsteq	r3, r1, lsl #18
      e0:	13000013 	movwne	r0, #19
      e4:	13490021 	movtne	r0, #36897	; 0x9021
      e8:	00000b2f 	andeq	r0, r0, pc, lsr #22
      ec:	03003414 	movweq	r3, #1044	; 0x414
      f0:	3b0b3a0e 	blcc	2ce930 <IRQ_STACK_SIZE+0x2c6930>
      f4:	3f13490b 	svccc	0x0013490b
      f8:	00180219 	andseq	r0, r8, r9, lsl r2
      fc:	012e1500 	teqeq	lr, r0, lsl #10
     100:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     104:	0b3b0b3a 	bleq	ec2df4 <STACK_SIZE+0x6c2df4>
     108:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     10c:	00001301 	andeq	r1, r0, r1, lsl #6
     110:	49000516 	stmdbmi	r0, {r1, r2, r4, r8, sl}
     114:	17000013 	smladne	r0, r3, r0, r0
     118:	00000018 	andeq	r0, r0, r8, lsl r0
     11c:	3f002e18 	svccc	0x00002e18
     120:	3a0e0319 	bcc	380d8c <IRQ_STACK_SIZE+0x378d8c>
     124:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     128:	3c134919 	ldccc	9, cr4, [r3], {25}
     12c:	19000019 	stmdbne	r0, {r0, r3, r4}
     130:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     134:	0b3a0e03 	bleq	e83948 <STACK_SIZE+0x683948>
     138:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     13c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     140:	00001301 	andeq	r1, r0, r1, lsl #6
     144:	3f012e1a 	svccc	0x00012e1a
     148:	3a0e0319 	bcc	380db4 <IRQ_STACK_SIZE+0x378db4>
     14c:	3c0b3b0b 	stccc	11, cr3, [fp], {11}
     150:	00000019 	andeq	r0, r0, r9, lsl r0
     154:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     158:	030b130e 	movweq	r1, #45838	; 0xb30e
     15c:	110e1b0e 	tstne	lr, lr, lsl #22
     160:	10061201 	andne	r1, r6, r1, lsl #4
     164:	02000017 	andeq	r0, r0, #23
     168:	0b0b0024 	bleq	2c0200 <IRQ_STACK_SIZE+0x2b8200>
     16c:	0e030b3e 	vmoveq.16	d3[0], r0
     170:	24030000 	strcs	r0, [r3], #-0
     174:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     178:	0008030b 	andeq	r0, r8, fp, lsl #6
     17c:	000f0400 	andeq	r0, pc, r0, lsl #8
     180:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     184:	26050000 	strcs	r0, [r5], -r0
     188:	00134900 	andseq	r4, r3, r0, lsl #18
     18c:	012e0600 	teqeq	lr, r0, lsl #12
     190:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     194:	0b3b0b3a 	bleq	ec2e84 <STACK_SIZE+0x6c2e84>
     198:	13491927 	movtne	r1, #39207	; 0x9927
     19c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     1a0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     1a4:	00130119 	andseq	r0, r3, r9, lsl r1
     1a8:	00340700 	eorseq	r0, r4, r0, lsl #14
     1ac:	0b3a0e03 	bleq	e839c0 <STACK_SIZE+0x6839c0>
     1b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1b4:	00001702 	andeq	r1, r0, r2, lsl #14
     1b8:	01828908 	orreq	r8, r2, r8, lsl #18
     1bc:	31011100 	mrscc	r1, (UNDEF: 17)
     1c0:	09000013 	stmdbeq	r0, {r0, r1, r4}
     1c4:	01018289 	smlabbeq	r1, r9, r2, r8
     1c8:	13310111 	teqne	r1, #1073741828	; 0x40000004
     1cc:	8a0a0000 	bhi	2801d4 <IRQ_STACK_SIZE+0x2781d4>
     1d0:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     1d4:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     1d8:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     1dc:	03193f00 	tsteq	r9, #0, 30
     1e0:	3b0b3a0e 	blcc	2cea20 <IRQ_STACK_SIZE+0x2c6a20>
     1e4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     1e8:	00193c13 	andseq	r3, r9, r3, lsl ip
     1ec:	012e0c00 	teqeq	lr, r0, lsl #24
     1f0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1f4:	0b3b0b3a 	bleq	ec2ee4 <STACK_SIZE+0x6c2ee4>
     1f8:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     1fc:	050d0000 	streq	r0, [sp, #-0]
     200:	00134900 	andseq	r4, r3, r0, lsl #18
     204:	00180e00 	andseq	r0, r8, r0, lsl #28
     208:	01000000 	mrseq	r0, (UNDEF: 0)
     20c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     210:	0e030b13 	vmoveq.32	d3[0], r0
     214:	01110e1b 	tsteq	r1, fp, lsl lr
     218:	17100612 			; <UNDEFINED> instruction: 0x17100612
     21c:	24020000 	strcs	r0, [r2], #-0
     220:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     224:	000e030b 	andeq	r0, lr, fp, lsl #6
     228:	00240300 	eoreq	r0, r4, r0, lsl #6
     22c:	0b3e0b0b 	bleq	f82e60 <STACK_SIZE+0x782e60>
     230:	00000803 	andeq	r0, r0, r3, lsl #16
     234:	0b000f04 	bleq	3e4c <ABORT_STACK_SIZE+0x3a4c>
     238:	0013490b 	andseq	r4, r3, fp, lsl #18
     23c:	00260500 	eoreq	r0, r6, r0, lsl #10
     240:	00001349 	andeq	r1, r0, r9, asr #6
     244:	3f012e06 	svccc	0x00012e06
     248:	3a0e0319 	bcc	380eb4 <IRQ_STACK_SIZE+0x378eb4>
     24c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     250:	11134919 	tstne	r3, r9, lsl r9
     254:	40061201 	andmi	r1, r6, r1, lsl #4
     258:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     25c:	00001301 	andeq	r1, r0, r1, lsl #6
     260:	03003407 	movweq	r3, #1031	; 0x407
     264:	3b0b3a0e 	blcc	2ceaa4 <IRQ_STACK_SIZE+0x2c6aa4>
     268:	1c13490b 	ldcne	9, cr4, [r3], {11}
     26c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     270:	00018289 	andeq	r8, r1, r9, lsl #5
     274:	13310111 	teqne	r1, #1073741828	; 0x40000004
     278:	05090000 	streq	r0, [r9, #-0]
     27c:	3a0e0300 	bcc	380e84 <IRQ_STACK_SIZE+0x378e84>
     280:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     284:	00170213 	andseq	r0, r7, r3, lsl r2
     288:	82890a00 	addhi	r0, r9, #0, 20
     28c:	01110101 	tsteq	r1, r1, lsl #2
     290:	13011331 	movwne	r1, #4913	; 0x1331
     294:	8a0b0000 	bhi	2c029c <IRQ_STACK_SIZE+0x2b829c>
     298:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     29c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     2a0:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
     2a4:	03193f00 	tsteq	r9, #0, 30
     2a8:	3b0b3a0e 	blcc	2ceae8 <IRQ_STACK_SIZE+0x2c6ae8>
     2ac:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     2b0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     2b4:	97184006 	ldrls	r4, [r8, -r6]
     2b8:	00001942 	andeq	r1, r0, r2, asr #18
     2bc:	0300050d 	movweq	r0, #1293	; 0x50d
     2c0:	3b0b3a08 	blcc	2ceae8 <IRQ_STACK_SIZE+0x2c6ae8>
     2c4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     2c8:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
     2cc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     2d0:	0b3b0b3a 	bleq	ec2fc0 <STACK_SIZE+0x6c2fc0>
     2d4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     2d8:	00001802 	andeq	r1, r0, r2, lsl #16
     2dc:	4901010f 	stmdbmi	r1, {r0, r1, r2, r3, r8}
     2e0:	00130113 	andseq	r0, r3, r3, lsl r1
     2e4:	00211000 	eoreq	r1, r1, r0
     2e8:	0b2f1349 	bleq	bc5014 <STACK_SIZE+0x3c5014>
     2ec:	34110000 	ldrcc	r0, [r1], #-0
     2f0:	3a080300 	bcc	200ef8 <IRQ_STACK_SIZE+0x1f8ef8>
     2f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2f8:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     2fc:	12000018 	andne	r0, r0, #24
     300:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     304:	0b3a0e03 	bleq	e83b18 <STACK_SIZE+0x683b18>
     308:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     30c:	1301193c 	movwne	r1, #6460	; 0x193c
     310:	05130000 	ldreq	r0, [r3, #-0]
     314:	00134900 	andseq	r4, r3, r0, lsl #18
     318:	00181400 	andseq	r1, r8, r0, lsl #8
     31c:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     320:	03193f00 	tsteq	r9, #0, 30
     324:	3b0b3a0e 	blcc	2ceb64 <IRQ_STACK_SIZE+0x2c6b64>
     328:	3c19270b 	ldccc	7, cr2, [r9], {11}
     32c:	00000019 	andeq	r0, r0, r9, lsl r0
     330:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     334:	030b130e 	movweq	r1, #45838	; 0xb30e
     338:	110e1b0e 	tstne	lr, lr, lsl #22
     33c:	10061201 	andne	r1, r6, r1, lsl #4
     340:	02000017 	andeq	r0, r0, #23
     344:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     348:	0b3a0e03 	bleq	e83b5c <STACK_SIZE+0x683b5c>
     34c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     350:	13010b20 	movwne	r0, #6944	; 0x1b20
     354:	05030000 	streq	r0, [r3, #-0]
     358:	3a080300 	bcc	200f60 <IRQ_STACK_SIZE+0x1f8f60>
     35c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     360:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     364:	0b0b0024 	bleq	2c03fc <IRQ_STACK_SIZE+0x2b83fc>
     368:	0e030b3e 	vmoveq.16	d3[0], r0
     36c:	05050000 	streq	r0, [r5, #-0]
     370:	3a0e0300 	bcc	380f78 <IRQ_STACK_SIZE+0x378f78>
     374:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     378:	06000013 			; <UNDEFINED> instruction: 0x06000013
     37c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     380:	0b3b0b3a 	bleq	ec3070 <STACK_SIZE+0x6c3070>
     384:	00001349 	andeq	r1, r0, r9, asr #6
     388:	03003407 	movweq	r3, #1031	; 0x407
     38c:	3b0b3a0e 	blcc	2cebcc <IRQ_STACK_SIZE+0x2c6bcc>
     390:	0013490b 	andseq	r4, r3, fp, lsl #18
     394:	00240800 	eoreq	r0, r4, r0, lsl #16
     398:	0b3e0b0b 	bleq	f82fcc <STACK_SIZE+0x782fcc>
     39c:	00000803 	andeq	r0, r0, r3, lsl #16
     3a0:	0b000f09 	bleq	3fcc <ABORT_STACK_SIZE+0x3bcc>
     3a4:	0013490b 	andseq	r4, r3, fp, lsl #18
     3a8:	002e0a00 	eoreq	r0, lr, r0, lsl #20
     3ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3b0:	0b3b0b3a 	bleq	ec30a0 <STACK_SIZE+0x6c30a0>
     3b4:	0b201927 	bleq	806858 <STACK_SIZE+0x6858>
     3b8:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     3bc:	3a0e0301 	bcc	380fc8 <IRQ_STACK_SIZE+0x378fc8>
     3c0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     3c4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     3c8:	97184006 	ldrls	r4, [r8, -r6]
     3cc:	13011942 	movwne	r1, #6466	; 0x1942
     3d0:	1d0c0000 	stcne	0, cr0, [ip, #-0]
     3d4:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     3d8:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     3dc:	0105590b 	tsteq	r5, fp, lsl #18
     3e0:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     3e4:	13310005 	teqne	r1, #5
     3e8:	0000051c 	andeq	r0, r0, ip, lsl r5
     3ec:	3100050e 	tstcc	r0, lr, lsl #10
     3f0:	000b1c13 	andeq	r1, fp, r3, lsl ip
     3f4:	00050f00 	andeq	r0, r5, r0, lsl #30
     3f8:	061c1331 			; <UNDEFINED> instruction: 0x061c1331
     3fc:	0b100000 	bleq	400404 <IRQ_STACK_SIZE+0x3f8404>
     400:	00175501 	andseq	r5, r7, r1, lsl #10
     404:	00341100 	eorseq	r1, r4, r0, lsl #2
     408:	17021331 	smladxne	r2, r1, r3, r1
     40c:	34120000 	ldrcc	r0, [r2], #-0
     410:	1c133100 	ldfnes	f3, [r3], {-0}
     414:	1300000b 	movwne	r0, #11
     418:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     41c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     420:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     424:	00001301 	andeq	r1, r0, r1, lsl #6
     428:	31000514 	tstcc	r0, r4, lsl r5
     42c:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
     430:	0111010b 	tsteq	r1, fp, lsl #2
     434:	00000612 	andeq	r0, r0, r2, lsl r6
     438:	31003416 	tstcc	r0, r6, lsl r4
     43c:	17000013 	smladne	r0, r3, r0, r0
     440:	13310034 	teqne	r1, #52	; 0x34
     444:	0000061c 	andeq	r0, r0, ip, lsl r6
     448:	01828918 	orreq	r8, r2, r8, lsl r9
     44c:	31011100 	mrscc	r1, (UNDEF: 17)
     450:	19000013 	stmdbne	r0, {r0, r1, r4}
     454:	00018289 	andeq	r8, r1, r9, lsl #5
     458:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     45c:	00133119 	andseq	r3, r3, r9, lsl r1
     460:	012e1a00 	teqeq	lr, r0, lsl #20
     464:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     468:	0b3b0b3a 	bleq	ec3158 <STACK_SIZE+0x6c3158>
     46c:	13491927 	movtne	r1, #39207	; 0x9927
     470:	13010b20 	movwne	r0, #6944	; 0x1b20
     474:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     478:	11133101 	tstne	r3, r1, lsl #2
     47c:	40061201 	andmi	r1, r6, r1, lsl #4
     480:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     484:	00001301 	andeq	r1, r0, r1, lsl #6
     488:	3100051c 	tstcc	r0, ip, lsl r5
     48c:	00170213 	andseq	r0, r7, r3, lsl r2
     490:	012e1d00 	teqeq	lr, r0, lsl #26
     494:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     498:	0b3b0b3a 	bleq	ec3188 <STACK_SIZE+0x6c3188>
     49c:	01111927 	tsteq	r1, r7, lsr #18
     4a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     4a4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     4a8:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     4ac:	08030005 	stmdaeq	r3, {r0, r2}
     4b0:	0b3b0b3a 	bleq	ec31a0 <STACK_SIZE+0x6c31a0>
     4b4:	17021349 	strne	r1, [r2, -r9, asr #6]
     4b8:	051f0000 	ldreq	r0, [pc, #-0]	; 4c0 <ABORT_STACK_SIZE+0xc0>
     4bc:	3a0e0300 	bcc	3810c4 <IRQ_STACK_SIZE+0x3790c4>
     4c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4c4:	00170213 	andseq	r0, r7, r3, lsl r2
     4c8:	011d2000 	tsteq	sp, r0
     4cc:	01521331 	cmpeq	r2, r1, lsr r3
     4d0:	0b581755 	bleq	160622c <STACK_SIZE+0xe0622c>
     4d4:	13010b59 	movwne	r0, #7001	; 0x1b59
     4d8:	1d210000 	stcne	0, cr0, [r1, #-0]
     4dc:	11133101 	tstne	r3, r1, lsl #2
     4e0:	58061201 	stmdapl	r6, {r0, r9, ip}
     4e4:	000b590b 	andeq	r5, fp, fp, lsl #18
     4e8:	82892200 	addhi	r2, r9, #0, 4
     4ec:	01110101 	tsteq	r1, r1, lsl #2
     4f0:	13011331 	movwne	r1, #4913	; 0x1331
     4f4:	8a230000 	bhi	8c04fc <STACK_SIZE+0xc04fc>
     4f8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     4fc:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     500:	89240000 	stmdbhi	r4!, {}	; <UNPREDICTABLE>
     504:	11010182 	smlabbne	r1, r2, r1, r0
     508:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     50c:	00001331 	andeq	r1, r0, r1, lsr r3
     510:	3f002e25 	svccc	0x00002e25
     514:	3a0e0319 	bcc	381180 <IRQ_STACK_SIZE+0x379180>
     518:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     51c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     520:	97184006 	ldrls	r4, [r8, -r6]
     524:	00001942 	andeq	r1, r0, r2, asr #18
     528:	31002e26 	tstcc	r0, r6, lsr #28
     52c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     530:	97184006 	ldrls	r4, [r8, -r6]
     534:	00001942 	andeq	r1, r0, r2, asr #18
     538:	31000527 	tstcc	r0, r7, lsr #10
     53c:	00180213 	andseq	r0, r8, r3, lsl r2
     540:	00342800 	eorseq	r2, r4, r0, lsl #16
     544:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     548:	34290000 	strtcc	r0, [r9], #-0
     54c:	3a080300 	bcc	201154 <IRQ_STACK_SIZE+0x1f9154>
     550:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     554:	00170213 	andseq	r0, r7, r3, lsl r2
     558:	011d2a00 	tsteq	sp, r0, lsl #20
     55c:	01111331 	tsteq	r1, r1, lsr r3
     560:	0b580612 	bleq	1601db0 <STACK_SIZE+0xe01db0>
     564:	13010b59 	movwne	r0, #7001	; 0x1b59
     568:	892b0000 	stmdbhi	fp!, {}	; <UNPREDICTABLE>
     56c:	11010182 	smlabbne	r1, r2, r1, r0
     570:	00133101 	andseq	r3, r3, r1, lsl #2
     574:	001d2c00 	andseq	r2, sp, r0, lsl #24
     578:	01111331 	tsteq	r1, r1, lsr r3
     57c:	0b580612 	bleq	1601dcc <STACK_SIZE+0xe01dcc>
     580:	00000b59 	andeq	r0, r0, r9, asr fp
     584:	03002e2d 	movweq	r2, #3629	; 0xe2d
     588:	3b0b3a0e 	blcc	2cedc8 <IRQ_STACK_SIZE+0x2c6dc8>
     58c:	20192705 	andscs	r2, r9, r5, lsl #14
     590:	2e00000b 	cdpcs	0, 0, cr0, cr0, cr11, {0}
     594:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     598:	0b3a0e03 	bleq	e83dac <STACK_SIZE+0x683dac>
     59c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     5a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     5a4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     5a8:	00130119 	andseq	r0, r3, r9, lsl r1
     5ac:	00342f00 	eorseq	r2, r4, r0, lsl #30
     5b0:	0b3a0803 	bleq	e825c4 <STACK_SIZE+0x6825c4>
     5b4:	1349053b 	movtne	r0, #38203	; 0x953b
     5b8:	00001702 	andeq	r1, r0, r2, lsl #14
     5bc:	31001d30 	tstcc	r0, r0, lsr sp
     5c0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     5c4:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     5c8:	31000005 	tstcc	r0, r5
     5cc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     5d0:	0b3a0e03 	bleq	e83de4 <STACK_SIZE+0x683de4>
     5d4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     5d8:	1301193c 	movwne	r1, #6460	; 0x193c
     5dc:	05320000 	ldreq	r0, [r2, #-0]!
     5e0:	00134900 	andseq	r4, r3, r0, lsl #18
     5e4:	012e3300 	teqeq	lr, r0, lsl #6
     5e8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     5ec:	0b3b0b3a 	bleq	ec32dc <STACK_SIZE+0x6c32dc>
     5f0:	13491927 	movtne	r1, #39207	; 0x9927
     5f4:	1301193c 	movwne	r1, #6460	; 0x193c
     5f8:	2e340000 	cdpcs	0, 3, cr0, cr4, cr0, {0}
     5fc:	03193f00 	tsteq	r9, #0, 30
     600:	3b0b3a0e 	blcc	2cee40 <IRQ_STACK_SIZE+0x2c6e40>
     604:	3c19270b 	ldccc	7, cr2, [r9], {11}
     608:	35000019 	strcc	r0, [r0, #-25]	; 0xffffffe7
     60c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     610:	0b3a0e03 	bleq	e83e24 <STACK_SIZE+0x683e24>
     614:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     618:	0000193c 	andeq	r1, r0, ip, lsr r9
     61c:	01110100 	tsteq	r1, r0, lsl #2
     620:	0b130e25 	bleq	4c3ebc <IRQ_STACK_SIZE+0x4bbebc>
     624:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     628:	06120111 			; <UNDEFINED> instruction: 0x06120111
     62c:	00001710 	andeq	r1, r0, r0, lsl r7
     630:	0b002402 	bleq	9640 <IRQ_STACK_SIZE+0x1640>
     634:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     638:	0300000e 	movweq	r0, #14
     63c:	0b0b0024 	bleq	2c06d4 <IRQ_STACK_SIZE+0x2b86d4>
     640:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     644:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     648:	03193f01 	tsteq	r9, #1, 30
     64c:	3b0b3a0e 	blcc	2cee8c <IRQ_STACK_SIZE+0x2c6e8c>
     650:	1119270b 	tstne	r9, fp, lsl #14
     654:	40061201 	andmi	r1, r6, r1, lsl #4
     658:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     65c:	00001301 	andeq	r1, r0, r1, lsl #6
     660:	03000505 	movweq	r0, #1285	; 0x505
     664:	3b0b3a08 	blcc	2cee8c <IRQ_STACK_SIZE+0x2c6e8c>
     668:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     66c:	06000017 			; <UNDEFINED> instruction: 0x06000017
     670:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     674:	0b3b0b3a 	bleq	ec3364 <STACK_SIZE+0x6c3364>
     678:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     67c:	05070000 	streq	r0, [r7, #-0]
     680:	3a0e0300 	bcc	381288 <IRQ_STACK_SIZE+0x379288>
     684:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     688:	00170213 	andseq	r0, r7, r3, lsl r2
     68c:	012e0800 	teqeq	lr, r0, lsl #16
     690:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     694:	0b3b0b3a 	bleq	ec3384 <STACK_SIZE+0x6c3384>
     698:	13491927 	movtne	r1, #39207	; 0x9927
     69c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     6a0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     6a4:	00130119 	andseq	r0, r3, r9, lsl r1
     6a8:	01010900 	tsteq	r1, r0, lsl #18
     6ac:	13011349 	movwne	r1, #4937	; 0x1349
     6b0:	210a0000 	mrscs	r0, (UNDEF: 10)
     6b4:	2f134900 	svccs	0x00134900
     6b8:	0b00000b 	bleq	6ec <ABORT_STACK_SIZE+0x2ec>
     6bc:	0b0b000f 	bleq	2c0700 <IRQ_STACK_SIZE+0x2b8700>
     6c0:	00001349 	andeq	r1, r0, r9, asr #6
     6c4:	4900350c 	stmdbmi	r0, {r2, r3, r8, sl, ip, sp}
     6c8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     6cc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     6d0:	0b3b0b3a 	bleq	ec33c0 <STACK_SIZE+0x6c33c0>
     6d4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     6d8:	00001802 	andeq	r1, r0, r2, lsl #16
     6dc:	01110100 	tsteq	r1, r0, lsl #2
     6e0:	0b130e25 	bleq	4c3f7c <IRQ_STACK_SIZE+0x4bbf7c>
     6e4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     6e8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     6ec:	00001710 	andeq	r1, r0, r0, lsl r7
     6f0:	0b002402 	bleq	9700 <IRQ_STACK_SIZE+0x1700>
     6f4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     6f8:	0300000e 	movweq	r0, #14
     6fc:	0b0b0024 	bleq	2c0794 <IRQ_STACK_SIZE+0x2b8794>
     700:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     704:	0f040000 	svceq	0x00040000
     708:	000b0b00 	andeq	r0, fp, r0, lsl #22
     70c:	000f0500 	andeq	r0, pc, r0, lsl #10
     710:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     714:	26060000 	strcs	r0, [r6], -r0
     718:	00134900 	andseq	r4, r3, r0, lsl #18
     71c:	00160700 	andseq	r0, r6, r0, lsl #14
     720:	0b3a0e03 	bleq	e83f34 <STACK_SIZE+0x683f34>
     724:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     728:	13080000 	movwne	r0, #32768	; 0x8000
     72c:	0b0e0301 	bleq	381338 <IRQ_STACK_SIZE+0x379338>
     730:	3b0b3a0b 	blcc	2cef64 <IRQ_STACK_SIZE+0x2c6f64>
     734:	0013010b 	andseq	r0, r3, fp, lsl #2
     738:	000d0900 	andeq	r0, sp, r0, lsl #18
     73c:	13490e03 	movtne	r0, #40451	; 0x9e03
     740:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
     744:	130a0000 	movwne	r0, #40960	; 0xa000
     748:	3a0b0b01 	bcc	2c3354 <IRQ_STACK_SIZE+0x2bb354>
     74c:	010b3b0b 	tsteq	fp, fp, lsl #22
     750:	0b000013 	bleq	7a4 <ABORT_STACK_SIZE+0x3a4>
     754:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     758:	0b3b0b3a 	bleq	ec3448 <STACK_SIZE+0x6c3448>
     75c:	0b381349 	bleq	e05488 <STACK_SIZE+0x605488>
     760:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
     764:	03193f01 	tsteq	r9, #1, 30
     768:	3b0b3a0e 	blcc	2cefa8 <IRQ_STACK_SIZE+0x2c6fa8>
     76c:	2019270b 	andscs	r2, r9, fp, lsl #14
     770:	0013010b 	andseq	r0, r3, fp, lsl #2
     774:	00050d00 	andeq	r0, r5, r0, lsl #26
     778:	0b3a0803 	bleq	e8278c <STACK_SIZE+0x68278c>
     77c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     780:	050e0000 	streq	r0, [lr, #-0]
     784:	3a0e0300 	bcc	38138c <IRQ_STACK_SIZE+0x37938c>
     788:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     78c:	0f000013 	svceq	0x00000013
     790:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     794:	0b3a0e03 	bleq	e83fa8 <STACK_SIZE+0x683fa8>
     798:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     79c:	0b201349 	bleq	8054c8 <STACK_SIZE+0x54c8>
     7a0:	00001301 	andeq	r1, r0, r1, lsl #6
     7a4:	03000510 	movweq	r0, #1296	; 0x510
     7a8:	3b0b3a0e 	blcc	2cefe8 <IRQ_STACK_SIZE+0x2c6fe8>
     7ac:	00134905 	andseq	r4, r3, r5, lsl #18
     7b0:	012e1100 	teqeq	lr, r0, lsl #2
     7b4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     7b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     7bc:	0b201927 	bleq	806c60 <STACK_SIZE+0x6c60>
     7c0:	00001301 	andeq	r1, r0, r1, lsl #6
     7c4:	03000512 	movweq	r0, #1298	; 0x512
     7c8:	3b0b3a08 	blcc	2ceff0 <IRQ_STACK_SIZE+0x2c6ff0>
     7cc:	00134905 	andseq	r4, r3, r5, lsl #18
     7d0:	00341300 	eorseq	r1, r4, r0, lsl #6
     7d4:	0b3a0e03 	bleq	e83fe8 <STACK_SIZE+0x683fe8>
     7d8:	1349053b 	movtne	r0, #38203	; 0x953b
     7dc:	34140000 	ldrcc	r0, [r4], #-0
     7e0:	3a080300 	bcc	2013e8 <IRQ_STACK_SIZE+0x1f93e8>
     7e4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     7e8:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
     7ec:	13490101 	movtne	r0, #37121	; 0x9101
     7f0:	00001301 	andeq	r1, r0, r1, lsl #6
     7f4:	49002116 	stmdbmi	r0, {r1, r2, r4, r8, sp}
     7f8:	000b2f13 	andeq	r2, fp, r3, lsl pc
     7fc:	00181700 	andseq	r1, r8, r0, lsl #14
     800:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
     804:	11133101 	tstne	r3, r1, lsl #2
     808:	40061201 	andmi	r1, r6, r1, lsl #4
     80c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     810:	00001301 	andeq	r1, r0, r1, lsl #6
     814:	31000519 	tstcc	r0, r9, lsl r5
     818:	00170213 	andseq	r0, r7, r3, lsl r2
     81c:	00051a00 	andeq	r1, r5, r0, lsl #20
     820:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     824:	341b0000 	ldrcc	r0, [fp], #-0
     828:	02133100 	andseq	r3, r3, #0, 2
     82c:	1c000018 	stcne	0, cr0, [r0], {24}
     830:	13310005 	teqne	r1, #5
     834:	00000b1c 	andeq	r0, r0, ip, lsl fp
     838:	3100051d 	tstcc	r0, sp, lsl r5
     83c:	00051c13 	andeq	r1, r5, r3, lsl ip
     840:	011d1e00 	tsteq	sp, r0, lsl #28
     844:	01521331 	cmpeq	r2, r1, lsr r3
     848:	0b581755 	bleq	16065a4 <STACK_SIZE+0xe065a4>
     84c:	13010559 	movwne	r0, #5465	; 0x1559
     850:	0b1f0000 	bleq	7c0858 <IRQ_STACK_SIZE+0x7b8858>
     854:	00175501 	andseq	r5, r7, r1, lsl #10
     858:	00342000 	eorseq	r2, r4, r0
     85c:	17021331 	smladxne	r2, r1, r3, r1
     860:	34210000 	strtcc	r0, [r1], #-0
     864:	00133100 	andseq	r3, r3, r0, lsl #2
     868:	011d2200 	tsteq	sp, r0, lsl #4
     86c:	01111331 	tsteq	r1, r1, lsr r3
     870:	0b580612 	bleq	16020c0 <STACK_SIZE+0xe020c0>
     874:	00000559 	andeq	r0, r0, r9, asr r5
     878:	31011d23 	tstcc	r1, r3, lsr #26
     87c:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     880:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     884:	24000005 	strcs	r0, [r0], #-5
     888:	01018289 	smlabbeq	r1, r9, r2, r8
     88c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     890:	8a250000 	bhi	940898 <STACK_SIZE+0x140898>
     894:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     898:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     89c:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
     8a0:	03193f01 	tsteq	r9, #1, 30
     8a4:	3b0b3a0e 	blcc	2cf0e4 <IRQ_STACK_SIZE+0x2c70e4>
     8a8:	1119270b 	tstne	r9, fp, lsl #14
     8ac:	40061201 	andmi	r1, r6, r1, lsl #4
     8b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     8b4:	00001301 	andeq	r1, r0, r1, lsl #6
     8b8:	03000527 	movweq	r0, #1319	; 0x527
     8bc:	3b0b3a0e 	blcc	2cf0fc <IRQ_STACK_SIZE+0x2c70fc>
     8c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     8c4:	28000018 	stmdacs	r0, {r3, r4}
     8c8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8cc:	0b3b0b3a 	bleq	ec35bc <STACK_SIZE+0x6c35bc>
     8d0:	00001349 	andeq	r1, r0, r9, asr #6
     8d4:	3f002e29 	svccc	0x00002e29
     8d8:	3a0e0319 	bcc	381544 <IRQ_STACK_SIZE+0x379544>
     8dc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     8e0:	000b2019 	andeq	r2, fp, r9, lsl r0
     8e4:	002e2a00 	eoreq	r2, lr, r0, lsl #20
     8e8:	01111331 	tsteq	r1, r1, lsr r3
     8ec:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     8f0:	00194297 	mulseq	r9, r7, r2
     8f4:	001d2b00 	andseq	r2, sp, r0, lsl #22
     8f8:	01521331 	cmpeq	r2, r1, lsr r3
     8fc:	0b581755 	bleq	1606658 <STACK_SIZE+0xe06658>
     900:	00000b59 	andeq	r0, r0, r9, asr fp
     904:	0300052c 	movweq	r0, #1324	; 0x52c
     908:	3b0b3a08 	blcc	2cf130 <IRQ_STACK_SIZE+0x2c7130>
     90c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     910:	2d000017 	stccs	0, cr0, [r0, #-92]	; 0xffffffa4
     914:	08030005 	stmdaeq	r3, {r0, r2}
     918:	0b3b0b3a 	bleq	ec3608 <STACK_SIZE+0x6c3608>
     91c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     920:	342e0000 	strtcc	r0, [lr], #-0
     924:	3a0e0300 	bcc	38152c <IRQ_STACK_SIZE+0x37952c>
     928:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     92c:	00170213 	andseq	r0, r7, r3, lsl r2
     930:	012e2f00 	teqeq	lr, r0, lsl #30
     934:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     938:	0b3b0b3a 	bleq	ec3628 <STACK_SIZE+0x6c3628>
     93c:	13491927 	movtne	r1, #39207	; 0x9927
     940:	06120111 			; <UNDEFINED> instruction: 0x06120111
     944:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     948:	00130119 	andseq	r0, r3, r9, lsl r1
     94c:	00343000 	eorseq	r3, r4, r0
     950:	0b3a0803 	bleq	e82964 <STACK_SIZE+0x682964>
     954:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     958:	00001702 	andeq	r1, r0, r2, lsl #14
     95c:	31011d31 	tstcc	r1, r1, lsr sp
     960:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     964:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     968:	3200000b 	andcc	r0, r0, #11
     96c:	13310005 	teqne	r1, #5
     970:	05330000 	ldreq	r0, [r3, #-0]!
     974:	3a0e0300 	bcc	38157c <IRQ_STACK_SIZE+0x37957c>
     978:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     97c:	00170213 	andseq	r0, r7, r3, lsl r2
     980:	012e3400 	teqeq	lr, r0, lsl #8
     984:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     988:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     98c:	01111927 	tsteq	r1, r7, lsr #18
     990:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     994:	01194297 			; <UNDEFINED> instruction: 0x01194297
     998:	35000013 	strcc	r0, [r0, #-19]	; 0xffffffed
     99c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     9a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     9a4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     9a8:	05360000 	ldreq	r0, [r6, #-0]!
     9ac:	3a080300 	bcc	2015b4 <IRQ_STACK_SIZE+0x1f95b4>
     9b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9b4:	00170213 	andseq	r0, r7, r3, lsl r2
     9b8:	00343700 	eorseq	r3, r4, r0, lsl #14
     9bc:	0b3a0803 	bleq	e829d0 <STACK_SIZE+0x6829d0>
     9c0:	1349053b 	movtne	r0, #38203	; 0x953b
     9c4:	00001702 	andeq	r1, r0, r2, lsl #14
     9c8:	03003438 	movweq	r3, #1080	; 0x438
     9cc:	3b0b3a08 	blcc	2cf1f4 <IRQ_STACK_SIZE+0x2c71f4>
     9d0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     9d4:	39000018 	stmdbcc	r0, {r3, r4}
     9d8:	13310034 	teqne	r1, #52	; 0x34
     9dc:	00000b1c 	andeq	r0, r0, ip, lsl fp
     9e0:	0300053a 	movweq	r0, #1338	; 0x53a
     9e4:	3b0b3a0e 	blcc	2cf224 <IRQ_STACK_SIZE+0x2c7224>
     9e8:	02134905 	andseq	r4, r3, #81920	; 0x14000
     9ec:	3b000017 	blcc	a50 <ABORT_STACK_SIZE+0x650>
     9f0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     9f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     9f8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     9fc:	343c0000 	ldrtcc	r0, [ip], #-0
     a00:	3a0e0300 	bcc	381608 <IRQ_STACK_SIZE+0x379608>
     a04:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a08:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     a0c:	3d000018 	stccc	0, cr0, [r0, #-96]	; 0xffffffa0
     a10:	13490035 	movtne	r0, #36917	; 0x9035
     a14:	213e0000 	teqcs	lr, r0
     a18:	2f134900 	svccs	0x00134900
     a1c:	3f000005 	svccc	0x00000005
     a20:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a24:	0b3a0e03 	bleq	e84238 <STACK_SIZE+0x684238>
     a28:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a2c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     a30:	00001301 	andeq	r1, r0, r1, lsl #6
     a34:	49000540 	stmdbmi	r0, {r6, r8, sl}
     a38:	41000013 	tstmi	r0, r3, lsl r0
     a3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a40:	0b3a0e03 	bleq	e84254 <STACK_SIZE+0x684254>
     a44:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a48:	0000193c 	andeq	r1, r0, ip, lsr r9
     a4c:	01110100 	tsteq	r1, r0, lsl #2
     a50:	0b130e25 	bleq	4c42ec <IRQ_STACK_SIZE+0x4bc2ec>
     a54:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     a58:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a5c:	00001710 	andeq	r1, r0, r0, lsl r7
     a60:	0b002402 	bleq	9a70 <IRQ_STACK_SIZE+0x1a70>
     a64:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     a68:	0300000e 	movweq	r0, #14
     a6c:	0b0b0024 	bleq	2c0b04 <IRQ_STACK_SIZE+0x2b8b04>
     a70:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     a74:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     a78:	03193f00 	tsteq	r9, #0, 30
     a7c:	3b0b3a0e 	blcc	2cf2bc <IRQ_STACK_SIZE+0x2c72bc>
     a80:	1119270b 	tstne	r9, fp, lsl #14
     a84:	40061201 	andmi	r1, r6, r1, lsl #4
     a88:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     a8c:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
     a90:	03193f00 	tsteq	r9, #0, 30
     a94:	3b0b3a0e 	blcc	2cf2d4 <IRQ_STACK_SIZE+0x2c72d4>
     a98:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     a9c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     aa0:	97184006 	ldrls	r4, [r8, -r6]
     aa4:	00001942 	andeq	r1, r0, r2, asr #18
     aa8:	3f012e06 	svccc	0x00012e06
     aac:	3a0e0319 	bcc	381718 <IRQ_STACK_SIZE+0x379718>
     ab0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ab4:	11134919 	tstne	r3, r9, lsl r9
     ab8:	40061201 	andmi	r1, r6, r1, lsl #4
     abc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ac0:	00001301 	andeq	r1, r0, r1, lsl #6
     ac4:	03003407 	movweq	r3, #1031	; 0x407
     ac8:	3b0b3a08 	blcc	2cf2f0 <IRQ_STACK_SIZE+0x2c72f0>
     acc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     ad0:	08000018 	stmdaeq	r0, {r3, r4}
     ad4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ad8:	0b3a0e03 	bleq	e842ec <STACK_SIZE+0x6842ec>
     adc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ae0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     ae4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     ae8:	00130119 	andseq	r0, r3, r9, lsl r1
     aec:	00050900 	andeq	r0, r5, r0, lsl #18
     af0:	0b3a0803 	bleq	e82b04 <STACK_SIZE+0x682b04>
     af4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     af8:	00001702 	andeq	r1, r0, r2, lsl #14
     afc:	0182890a 	orreq	r8, r2, sl, lsl #18
     b00:	31011101 	tstcc	r1, r1, lsl #2
     b04:	00130113 	andseq	r0, r3, r3, lsl r1
     b08:	828a0b00 	addhi	r0, sl, #0, 22
     b0c:	18020001 	stmdane	r2, {r0}
     b10:	00184291 	mulseq	r8, r1, r2
     b14:	82890c00 	addhi	r0, r9, #0, 24
     b18:	01110101 	tsteq	r1, r1, lsl #2
     b1c:	31194295 			; <UNDEFINED> instruction: 0x31194295
     b20:	00130113 	andseq	r0, r3, r3, lsl r1
     b24:	82890d00 	addhi	r0, r9, #0, 26
     b28:	01110101 	tsteq	r1, r1, lsl #2
     b2c:	31194295 			; <UNDEFINED> instruction: 0x31194295
     b30:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     b34:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b38:	0b3a0e03 	bleq	e8434c <STACK_SIZE+0x68434c>
     b3c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b40:	1301193c 	movwne	r1, #6460	; 0x193c
     b44:	050f0000 	streq	r0, [pc, #-0]	; b4c <ABORT_STACK_SIZE+0x74c>
     b48:	00134900 	andseq	r4, r3, r0, lsl #18
     b4c:	012e1000 	teqeq	lr, r0
     b50:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b54:	0b3b0b3a 	bleq	ec3844 <STACK_SIZE+0x6c3844>
     b58:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     b5c:	01000000 	mrseq	r0, (UNDEF: 0)
     b60:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     b64:	0e030b13 	vmoveq.32	d3[0], r0
     b68:	01110e1b 	tsteq	r1, fp, lsl lr
     b6c:	17100612 			; <UNDEFINED> instruction: 0x17100612
     b70:	24020000 	strcs	r0, [r2], #-0
     b74:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     b78:	000e030b 	andeq	r0, lr, fp, lsl #6
     b7c:	00240300 	eoreq	r0, r4, r0, lsl #6
     b80:	0b3e0b0b 	bleq	f837b4 <STACK_SIZE+0x7837b4>
     b84:	00000803 	andeq	r0, r0, r3, lsl #16
     b88:	3f012e04 	svccc	0x00012e04
     b8c:	3a0e0319 	bcc	3817f8 <IRQ_STACK_SIZE+0x3797f8>
     b90:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     b94:	010b2019 	tsteq	fp, r9, lsl r0
     b98:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     b9c:	08030005 	stmdaeq	r3, {r0, r2}
     ba0:	0b3b0b3a 	bleq	ec3890 <STACK_SIZE+0x6c3890>
     ba4:	00001349 	andeq	r1, r0, r9, asr #6
     ba8:	3f012e06 	svccc	0x00012e06
     bac:	3a0e0319 	bcc	381818 <IRQ_STACK_SIZE+0x379818>
     bb0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     bb4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     bb8:	97184006 	ldrls	r4, [r8, -r6]
     bbc:	13011942 	movwne	r1, #6466	; 0x1942
     bc0:	1d070000 	stcne	0, cr0, [r7, #-0]
     bc4:	11133101 	tstne	r3, r1, lsl #2
     bc8:	58061201 	stmdapl	r6, {r0, r9, ip}
     bcc:	000b590b 	andeq	r5, fp, fp, lsl #18
     bd0:	00050800 	andeq	r0, r5, r0, lsl #16
     bd4:	0b1c1331 	bleq	7058a0 <IRQ_STACK_SIZE+0x6fd8a0>
     bd8:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
     bdc:	11133101 	tstne	r3, r1, lsl #2
     be0:	40061201 	andmi	r1, r6, r1, lsl #4
     be4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     be8:	050a0000 	streq	r0, [sl, #-0]
     bec:	02133100 	andseq	r3, r3, #0, 2
     bf0:	00000017 	andeq	r0, r0, r7, lsl r0
     bf4:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     bf8:	030b130e 	movweq	r1, #45838	; 0xb30e
     bfc:	110e1b0e 	tstne	lr, lr, lsl #22
     c00:	10061201 	andne	r1, r6, r1, lsl #4
     c04:	02000017 	andeq	r0, r0, #23
     c08:	0b0b0024 	bleq	2c0ca0 <IRQ_STACK_SIZE+0x2b8ca0>
     c0c:	0e030b3e 	vmoveq.16	d3[0], r0
     c10:	24030000 	strcs	r0, [r3], #-0
     c14:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     c18:	0008030b 	andeq	r0, r8, fp, lsl #6
     c1c:	000f0400 	andeq	r0, pc, r0, lsl #8
     c20:	00000b0b 	andeq	r0, r0, fp, lsl #22
     c24:	0b000f05 	bleq	4840 <SVC_STACK_SIZE+0x840>
     c28:	0013490b 	andseq	r4, r3, fp, lsl #18
     c2c:	00260600 	eoreq	r0, r6, r0, lsl #12
     c30:	00001349 	andeq	r1, r0, r9, asr #6
     c34:	0b011307 	bleq	45858 <IRQ_STACK_SIZE+0x3d858>
     c38:	3b0b3a0b 	blcc	2cf46c <IRQ_STACK_SIZE+0x2c746c>
     c3c:	0013010b 	andseq	r0, r3, fp, lsl #2
     c40:	000d0800 	andeq	r0, sp, r0, lsl #16
     c44:	0b3a0e03 	bleq	e84458 <STACK_SIZE+0x684458>
     c48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c4c:	00000b38 	andeq	r0, r0, r8, lsr fp
     c50:	03001609 	movweq	r1, #1545	; 0x609
     c54:	3b0b3a0e 	blcc	2cf494 <IRQ_STACK_SIZE+0x2c7494>
     c58:	0013490b 	andseq	r4, r3, fp, lsl #18
     c5c:	012e0a00 	teqeq	lr, r0, lsl #20
     c60:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c64:	0b3b0b3a 	bleq	ec3954 <STACK_SIZE+0x6c3954>
     c68:	01111927 	tsteq	r1, r7, lsr #18
     c6c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c70:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c74:	0b000013 	bleq	cc8 <ABORT_STACK_SIZE+0x8c8>
     c78:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     c7c:	0b3b0b3a 	bleq	ec396c <STACK_SIZE+0x6c396c>
     c80:	17021349 	strne	r1, [r2, -r9, asr #6]
     c84:	340c0000 	strcc	r0, [ip], #-0
     c88:	3a080300 	bcc	201890 <IRQ_STACK_SIZE+0x1f9890>
     c8c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c90:	00170213 	andseq	r0, r7, r3, lsl r2
     c94:	82890d00 	addhi	r0, r9, #0, 26
     c98:	01110101 	tsteq	r1, r1, lsl #2
     c9c:	00001331 	andeq	r1, r0, r1, lsr r3
     ca0:	01828a0e 	orreq	r8, r2, lr, lsl #20
     ca4:	91180200 	tstls	r8, r0, lsl #4
     ca8:	00001842 	andeq	r1, r0, r2, asr #16
     cac:	0182890f 	orreq	r8, r2, pc, lsl #18
     cb0:	31011100 	mrscc	r1, (UNDEF: 17)
     cb4:	10000013 	andne	r0, r0, r3, lsl r0
     cb8:	01018289 	smlabbeq	r1, r9, r2, r8
     cbc:	13310111 	teqne	r1, #1073741828	; 0x40000004
     cc0:	00001301 	andeq	r1, r0, r1, lsl #6
     cc4:	49010111 	stmdbmi	r1, {r0, r4, r8}
     cc8:	00130113 	andseq	r0, r3, r3, lsl r1
     ccc:	00211200 	eoreq	r1, r1, r0, lsl #4
     cd0:	0b2f1349 	bleq	bc59fc <STACK_SIZE+0x3c59fc>
     cd4:	34130000 	ldrcc	r0, [r3], #-0
     cd8:	3a0e0300 	bcc	3818e0 <IRQ_STACK_SIZE+0x3798e0>
     cdc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ce0:	3c193f13 	ldccc	15, cr3, [r9], {19}
     ce4:	14000019 	strne	r0, [r0], #-25	; 0xffffffe7
     ce8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     cec:	0b3a0e03 	bleq	e84500 <STACK_SIZE+0x684500>
     cf0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     cf4:	1301193c 	movwne	r1, #6460	; 0x193c
     cf8:	05150000 	ldreq	r0, [r5, #-0]
     cfc:	00134900 	andseq	r4, r3, r0, lsl #18
     d00:	002e1600 	eoreq	r1, lr, r0, lsl #12
     d04:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d08:	0b3b0b3a 	bleq	ec39f8 <STACK_SIZE+0x6c39f8>
     d0c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     d10:	18170000 	ldmdane	r7, {}	; <UNPREDICTABLE>
     d14:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     d18:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     d1c:	0b3a0e03 	bleq	e84530 <STACK_SIZE+0x684530>
     d20:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     d24:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     d28:	01000000 	mrseq	r0, (UNDEF: 0)
     d2c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     d30:	0e030b13 	vmoveq.32	d3[0], r0
     d34:	01110e1b 	tsteq	r1, fp, lsl lr
     d38:	17100612 			; <UNDEFINED> instruction: 0x17100612
     d3c:	24020000 	strcs	r0, [r2], #-0
     d40:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     d44:	000e030b 	andeq	r0, lr, fp, lsl #6
     d48:	00240300 	eoreq	r0, r4, r0, lsl #6
     d4c:	0b3e0b0b 	bleq	f83980 <STACK_SIZE+0x783980>
     d50:	00000803 	andeq	r0, r0, r3, lsl #16
     d54:	0b000f04 	bleq	496c <SVC_STACK_SIZE+0x96c>
     d58:	0013490b 	andseq	r4, r3, fp, lsl #18
     d5c:	00160500 	andseq	r0, r6, r0, lsl #10
     d60:	0b3a0e03 	bleq	e84574 <STACK_SIZE+0x684574>
     d64:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d68:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     d6c:	03193f01 	tsteq	r9, #1, 30
     d70:	3b0b3a0e 	blcc	2cf5b0 <IRQ_STACK_SIZE+0x2c75b0>
     d74:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     d78:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d7c:	97184006 	ldrls	r4, [r8, -r6]
     d80:	13011942 	movwne	r1, #6466	; 0x1942
     d84:	05070000 	streq	r0, [r7, #-0]
     d88:	3a080300 	bcc	201990 <IRQ_STACK_SIZE+0x1f9990>
     d8c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d90:	00170213 	andseq	r0, r7, r3, lsl r2
     d94:	00340800 	eorseq	r0, r4, r0, lsl #16
     d98:	0b3a0e03 	bleq	e845ac <STACK_SIZE+0x6845ac>
     d9c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     da0:	00001702 	andeq	r1, r0, r2, lsl #14
     da4:	03003409 	movweq	r3, #1033	; 0x409
     da8:	3b0b3a0e 	blcc	2cf5e8 <IRQ_STACK_SIZE+0x2c75e8>
     dac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     db0:	0a000018 	beq	e18 <ABORT_STACK_SIZE+0xa18>
     db4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     db8:	0b3a0e03 	bleq	e845cc <STACK_SIZE+0x6845cc>
     dbc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     dc0:	01111349 	tsteq	r1, r9, asr #6
     dc4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     dc8:	00194297 	mulseq	r9, r7, r2
     dcc:	012e0b00 	teqeq	lr, r0, lsl #22
     dd0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     dd4:	0b3b0b3a 	bleq	ec3ac4 <STACK_SIZE+0x6c3ac4>
     dd8:	01111927 	tsteq	r1, r7, lsr #18
     ddc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     de0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     de4:	0c000013 	stceq	0, cr0, [r0], {19}
     de8:	08030005 	stmdaeq	r3, {r0, r2}
     dec:	0b3b0b3a 	bleq	ec3adc <STACK_SIZE+0x6c3adc>
     df0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     df4:	340d0000 	strcc	r0, [sp], #-0
     df8:	3a080300 	bcc	201a00 <IRQ_STACK_SIZE+0x1f9a00>
     dfc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e00:	00180213 	andseq	r0, r8, r3, lsl r2
     e04:	00350e00 	eorseq	r0, r5, r0, lsl #28
     e08:	00001349 	andeq	r1, r0, r9, asr #6
     e0c:	0300340f 	movweq	r3, #1039	; 0x40f
     e10:	3b0b3a0e 	blcc	2cf650 <IRQ_STACK_SIZE+0x2c7650>
     e14:	3f13490b 	svccc	0x0013490b
     e18:	00193c19 	andseq	r3, r9, r9, lsl ip
     e1c:	11010000 	mrsne	r0, (UNDEF: 1)
     e20:	130e2501 	movwne	r2, #58625	; 0xe501
     e24:	1b0e030b 	blne	381a58 <IRQ_STACK_SIZE+0x379a58>
     e28:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     e2c:	00171006 	andseq	r1, r7, r6
     e30:	00240200 	eoreq	r0, r4, r0, lsl #4
     e34:	0b3e0b0b 	bleq	f83a68 <STACK_SIZE+0x783a68>
     e38:	00000e03 	andeq	r0, r0, r3, lsl #28
     e3c:	0b002403 	bleq	9e50 <IRQ_STACK_SIZE+0x1e50>
     e40:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     e44:	04000008 	streq	r0, [r0], #-8
     e48:	0b0b000f 	bleq	2c0e8c <IRQ_STACK_SIZE+0x2b8e8c>
     e4c:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
     e50:	03193f00 	tsteq	r9, #0, 30
     e54:	3b0b3a0e 	blcc	2cf694 <IRQ_STACK_SIZE+0x2c7694>
     e58:	2019270b 	andscs	r2, r9, fp, lsl #14
     e5c:	0600000b 	streq	r0, [r0], -fp
     e60:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e64:	0b3a0e03 	bleq	e84678 <STACK_SIZE+0x684678>
     e68:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     e6c:	13010b20 	movwne	r0, #6944	; 0x1b20
     e70:	34070000 	strcc	r0, [r7], #-0
     e74:	3a080300 	bcc	201a7c <IRQ_STACK_SIZE+0x1f9a7c>
     e78:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e7c:	08000013 	stmdaeq	r0, {r0, r1, r4}
     e80:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e84:	0b3a0e03 	bleq	e84698 <STACK_SIZE+0x684698>
     e88:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     e8c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     e90:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     e94:	00130119 	andseq	r0, r3, r9, lsl r1
     e98:	001d0900 	andseq	r0, sp, r0, lsl #18
     e9c:	01521331 	cmpeq	r2, r1, lsr r3
     ea0:	0b581755 	bleq	1606bfc <STACK_SIZE+0xe06bfc>
     ea4:	00000b59 	andeq	r0, r0, r9, asr fp
     ea8:	3f012e0a 	svccc	0x00012e0a
     eac:	3a0e0319 	bcc	381b18 <IRQ_STACK_SIZE+0x379b18>
     eb0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     eb4:	20134919 	andscs	r4, r3, r9, lsl r9
     eb8:	0013010b 	andseq	r0, r3, fp, lsl #2
     ebc:	00050b00 	andeq	r0, r5, r0, lsl #22
     ec0:	0b3a0803 	bleq	e82ed4 <STACK_SIZE+0x682ed4>
     ec4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ec8:	1d0c0000 	stcne	0, cr0, [ip, #-0]
     ecc:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     ed0:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     ed4:	010b590b 	tsteq	fp, fp, lsl #18
     ed8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     edc:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     ee0:	340e0000 	strcc	r0, [lr], #-0
     ee4:	1c133100 	ldfnes	f3, [r3], {-0}
     ee8:	0f00000b 	svceq	0x0000000b
     eec:	13310034 	teqne	r1, #52	; 0x34
     ef0:	1d100000 	ldcne	0, cr0, [r0, #-0]
     ef4:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     ef8:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     efc:	000b590b 	andeq	r5, fp, fp, lsl #18
     f00:	00051100 	andeq	r1, r5, r0, lsl #2
     f04:	0b1c1331 	bleq	705bd0 <IRQ_STACK_SIZE+0x6fdbd0>
     f08:	1d120000 	ldcne	0, cr0, [r2, #-0]
     f0c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     f10:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     f14:	0005590b 	andeq	r5, r5, fp, lsl #18
     f18:	002e1300 	eoreq	r1, lr, r0, lsl #6
     f1c:	01111331 	tsteq	r1, r1, lsr r3
     f20:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f24:	00194297 	mulseq	r9, r7, r2
     f28:	002e1400 	eoreq	r1, lr, r0, lsl #8
     f2c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f30:	0b3b0b3a 	bleq	ec3c20 <STACK_SIZE+0x6c3c20>
     f34:	01111927 	tsteq	r1, r7, lsr #18
     f38:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f3c:	00194297 	mulseq	r9, r7, r2
     f40:	012e1500 	teqeq	lr, r0, lsl #10
     f44:	01111331 	tsteq	r1, r1, lsr r3
     f48:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f4c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f50:	16000013 			; <UNDEFINED> instruction: 0x16000013
     f54:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     f58:	0b3a0e03 	bleq	e8476c <STACK_SIZE+0x68476c>
     f5c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     f60:	01111349 	tsteq	r1, r9, asr #6
     f64:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f68:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f6c:	17000013 	smladne	r0, r3, r0, r0
     f70:	08030034 	stmdaeq	r3, {r2, r4, r5}
     f74:	0b3b0b3a 	bleq	ec3c64 <STACK_SIZE+0x6c3c64>
     f78:	0b1c1349 	bleq	705ca4 <IRQ_STACK_SIZE+0x6fdca4>
     f7c:	05180000 	ldreq	r0, [r8, #-0]
     f80:	02133100 	andseq	r3, r3, #0, 2
     f84:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
     f88:	08030005 	stmdaeq	r3, {r0, r2}
     f8c:	0b3b0b3a 	bleq	ec3c7c <STACK_SIZE+0x6c3c7c>
     f90:	17021349 	strne	r1, [r2, -r9, asr #6]
     f94:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
     f98:	11010182 	smlabbne	r1, r2, r1, r0
     f9c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     fa0:	13011331 	movwne	r1, #4913	; 0x1331
     fa4:	8a1b0000 	bhi	6c0fac <IRQ_STACK_SIZE+0x6b8fac>
     fa8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     fac:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     fb0:	891c0000 	ldmdbhi	ip, {}	; <UNPREDICTABLE>
     fb4:	11010182 	smlabbne	r1, r2, r1, r0
     fb8:	01133101 	tsteq	r3, r1, lsl #2
     fbc:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     fc0:	01018289 	smlabbeq	r1, r9, r2, r8
     fc4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     fc8:	00133119 	andseq	r3, r3, r9, lsl r1
     fcc:	00341e00 	eorseq	r1, r4, r0, lsl #28
     fd0:	0b3a0e03 	bleq	e847e4 <STACK_SIZE+0x6847e4>
     fd4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     fd8:	00001702 	andeq	r1, r0, r2, lsl #14
     fdc:	31011d1f 	tstcc	r1, pc, lsl sp
     fe0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     fe4:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     fe8:	20000005 	andcs	r0, r0, r5
     fec:	0111010b 	tsteq	r1, fp, lsl #2
     ff0:	00000612 	andeq	r0, r0, r2, lsl r6
     ff4:	3f012e21 	svccc	0x00012e21
     ff8:	3a0e0319 	bcc	381c64 <IRQ_STACK_SIZE+0x379c64>
     ffc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1000:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1004:	97184006 	ldrls	r4, [r8, -r6]
    1008:	13011942 	movwne	r1, #6466	; 0x1942
    100c:	05220000 	streq	r0, [r2, #-0]!
    1010:	3a080300 	bcc	201c18 <IRQ_STACK_SIZE+0x1f9c18>
    1014:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1018:	00170213 	andseq	r0, r7, r3, lsl r2
    101c:	00342300 	eorseq	r2, r4, r0, lsl #6
    1020:	0b3a0803 	bleq	e83034 <STACK_SIZE+0x683034>
    1024:	1349053b 	movtne	r0, #38203	; 0x953b
    1028:	34240000 	strtcc	r0, [r4], #-0
    102c:	3a0e0300 	bcc	381c34 <IRQ_STACK_SIZE+0x379c34>
    1030:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1034:	00170213 	andseq	r0, r7, r3, lsl r2
    1038:	000f2500 	andeq	r2, pc, r0, lsl #10
    103c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1040:	34260000 	strtcc	r0, [r6], #-0
    1044:	3a0e0300 	bcc	381c4c <IRQ_STACK_SIZE+0x379c4c>
    1048:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    104c:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    1050:	27000018 	smladcs	r0, r8, r0, r0
    1054:	13490035 	movtne	r0, #36917	; 0x9035
    1058:	34280000 	strtcc	r0, [r8], #-0
    105c:	3a0e0300 	bcc	381c64 <IRQ_STACK_SIZE+0x379c64>
    1060:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1064:	3c193f13 	ldccc	15, cr3, [r9], {19}
    1068:	29000019 	stmdbcs	r0, {r0, r3, r4}
    106c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1070:	0b3a0e03 	bleq	e84884 <STACK_SIZE+0x684884>
    1074:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1078:	1301193c 	movwne	r1, #6460	; 0x193c
    107c:	052a0000 	streq	r0, [sl, #-0]!
    1080:	00134900 	andseq	r4, r3, r0, lsl #18
    1084:	012e2b00 	teqeq	lr, r0, lsl #22
    1088:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    108c:	0b3b0b3a 	bleq	ec3d7c <STACK_SIZE+0x6c3d7c>
    1090:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1094:	01000000 	mrseq	r0, (UNDEF: 0)
    1098:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    109c:	0e030b13 	vmoveq.32	d3[0], r0
    10a0:	01110e1b 	tsteq	r1, fp, lsl lr
    10a4:	17100612 			; <UNDEFINED> instruction: 0x17100612
    10a8:	24020000 	strcs	r0, [r2], #-0
    10ac:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    10b0:	000e030b 	andeq	r0, lr, fp, lsl #6
    10b4:	00240300 	eoreq	r0, r4, r0, lsl #6
    10b8:	0b3e0b0b 	bleq	f83cec <STACK_SIZE+0x783cec>
    10bc:	00000803 	andeq	r0, r0, r3, lsl #16
    10c0:	0b000f04 	bleq	4cd8 <SVC_STACK_SIZE+0xcd8>
    10c4:	0013490b 	andseq	r4, r3, fp, lsl #18
    10c8:	00260500 	eoreq	r0, r6, r0, lsl #10
    10cc:	00001349 	andeq	r1, r0, r9, asr #6
    10d0:	3f012e06 	svccc	0x00012e06
    10d4:	3a0e0319 	bcc	381d40 <IRQ_STACK_SIZE+0x379d40>
    10d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10dc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    10e0:	97184006 	ldrls	r4, [r8, -r6]
    10e4:	13011942 	movwne	r1, #6466	; 0x1942
    10e8:	34070000 	strcc	r0, [r7], #-0
    10ec:	3a0e0300 	bcc	381cf4 <IRQ_STACK_SIZE+0x379cf4>
    10f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10f4:	00061c13 	andeq	r1, r6, r3, lsl ip
    10f8:	00340800 	eorseq	r0, r4, r0, lsl #16
    10fc:	0b3a0803 	bleq	e83110 <STACK_SIZE+0x683110>
    1100:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1104:	00001702 	andeq	r1, r0, r2, lsl #14
    1108:	01828909 	orreq	r8, r2, r9, lsl #18
    110c:	31011101 	tstcc	r1, r1, lsl #2
    1110:	00130113 	andseq	r0, r3, r3, lsl r1
    1114:	828a0a00 	addhi	r0, sl, #0, 20
    1118:	18020001 	stmdane	r2, {r0}
    111c:	00184291 	mulseq	r8, r1, r2
    1120:	82890b00 	addhi	r0, r9, #0, 22
    1124:	01110101 	tsteq	r1, r1, lsl #2
    1128:	31194295 			; <UNDEFINED> instruction: 0x31194295
    112c:	0c000013 	stceq	0, cr0, [r0], {19}
    1130:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1134:	0b3a0e03 	bleq	e84948 <STACK_SIZE+0x684948>
    1138:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    113c:	0000193c 	andeq	r1, r0, ip, lsr r9
    1140:	4900050d 	stmdbmi	r0, {r0, r2, r3, r8, sl}
    1144:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1148:	00000018 	andeq	r0, r0, r8, lsl r0
    114c:	01110100 	tsteq	r1, r0, lsl #2
    1150:	0b130e25 	bleq	4c49ec <IRQ_STACK_SIZE+0x4bc9ec>
    1154:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1158:	06120111 			; <UNDEFINED> instruction: 0x06120111
    115c:	00001710 	andeq	r1, r0, r0, lsl r7
    1160:	0b002402 	bleq	a170 <IRQ_STACK_SIZE+0x2170>
    1164:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1168:	0300000e 	movweq	r0, #14
    116c:	0b0b0024 	bleq	2c1204 <IRQ_STACK_SIZE+0x2b9204>
    1170:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1174:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    1178:	03193f01 	tsteq	r9, #1, 30
    117c:	3b0b3a0e 	blcc	2cf9bc <IRQ_STACK_SIZE+0x2c79bc>
    1180:	1119270b 	tstne	r9, fp, lsl #14
    1184:	40061201 	andmi	r1, r6, r1, lsl #4
    1188:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    118c:	00001301 	andeq	r1, r0, r1, lsl #6
    1190:	03000505 	movweq	r0, #1285	; 0x505
    1194:	3b0b3a0e 	blcc	2cf9d4 <IRQ_STACK_SIZE+0x2c79d4>
    1198:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    119c:	06000017 			; <UNDEFINED> instruction: 0x06000017
    11a0:	08030005 	stmdaeq	r3, {r0, r2}
    11a4:	0b3b0b3a 	bleq	ec3e94 <STACK_SIZE+0x6c3e94>
    11a8:	17021349 	strne	r1, [r2, -r9, asr #6]
    11ac:	89070000 	stmdbhi	r7, {}	; <UNPREDICTABLE>
    11b0:	11010182 	smlabbne	r1, r2, r1, r0
    11b4:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    11b8:	13011331 	movwne	r1, #4913	; 0x1331
    11bc:	8a080000 	bhi	2011c4 <IRQ_STACK_SIZE+0x1f91c4>
    11c0:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    11c4:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    11c8:	89090000 	stmdbhi	r9, {}	; <UNPREDICTABLE>
    11cc:	11010182 	smlabbne	r1, r2, r1, r0
    11d0:	01133101 	tsteq	r3, r1, lsl #2
    11d4:	0a000013 	beq	1228 <ABORT_STACK_SIZE+0xe28>
    11d8:	01018289 	smlabbeq	r1, r9, r2, r8
    11dc:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    11e0:	00133119 	andseq	r3, r3, r9, lsl r1
    11e4:	012e0b00 	teqeq	lr, r0, lsl #22
    11e8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    11ec:	0b3b0b3a 	bleq	ec3edc <STACK_SIZE+0x6c3edc>
    11f0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    11f4:	00001301 	andeq	r1, r0, r1, lsl #6
    11f8:	4900050c 	stmdbmi	r0, {r2, r3, r8, sl}
    11fc:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1200:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1204:	0b3a0e03 	bleq	e84a18 <STACK_SIZE+0x684a18>
    1208:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    120c:	0000193c 	andeq	r1, r0, ip, lsr r9
    1210:	01110100 	tsteq	r1, r0, lsl #2
    1214:	0b130e25 	bleq	4c4ab0 <IRQ_STACK_SIZE+0x4bcab0>
    1218:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    121c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1220:	00001710 	andeq	r1, r0, r0, lsl r7
    1224:	0b002402 	bleq	a234 <IRQ_STACK_SIZE+0x2234>
    1228:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    122c:	0300000e 	movweq	r0, #14
    1230:	0b0b0024 	bleq	2c12c8 <IRQ_STACK_SIZE+0x2b92c8>
    1234:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1238:	0f040000 	svceq	0x00040000
    123c:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1240:	000f0500 	andeq	r0, pc, r0, lsl #10
    1244:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1248:	26060000 	strcs	r0, [r6], -r0
    124c:	00134900 	andseq	r4, r3, r0, lsl #18
    1250:	00160700 	andseq	r0, r6, r0, lsl #14
    1254:	0b3a0e03 	bleq	e84a68 <STACK_SIZE+0x684a68>
    1258:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    125c:	13080000 	movwne	r0, #32768	; 0x8000
    1260:	0b0e0301 	bleq	381e6c <IRQ_STACK_SIZE+0x379e6c>
    1264:	3b0b3a0b 	blcc	2cfa98 <IRQ_STACK_SIZE+0x2c7a98>
    1268:	0013010b 	andseq	r0, r3, fp, lsl #2
    126c:	000d0900 	andeq	r0, sp, r0, lsl #18
    1270:	13490e03 	movtne	r0, #40451	; 0x9e03
    1274:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
    1278:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
    127c:	03193f01 	tsteq	r9, #1, 30
    1280:	3b0b3a0e 	blcc	2cfac0 <IRQ_STACK_SIZE+0x2c7ac0>
    1284:	2019270b 	andscs	r2, r9, fp, lsl #14
    1288:	0013010b 	andseq	r0, r3, fp, lsl #2
    128c:	00050b00 	andeq	r0, r5, r0, lsl #22
    1290:	0b3a0e03 	bleq	e84aa4 <STACK_SIZE+0x684aa4>
    1294:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1298:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
    129c:	03193f00 	tsteq	r9, #0, 30
    12a0:	3b0b3a0e 	blcc	2cfae0 <IRQ_STACK_SIZE+0x2c7ae0>
    12a4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    12a8:	000b2013 	andeq	r2, fp, r3, lsl r0
    12ac:	012e0d00 	teqeq	lr, r0, lsl #26
    12b0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    12b4:	0b3b0b3a 	bleq	ec3fa4 <STACK_SIZE+0x6c3fa4>
    12b8:	01111927 	tsteq	r1, r7, lsr #18
    12bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    12c0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    12c4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    12c8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    12cc:	0b3b0b3a 	bleq	ec3fbc <STACK_SIZE+0x6c3fbc>
    12d0:	17021349 	strne	r1, [r2, -r9, asr #6]
    12d4:	340f0000 	strcc	r0, [pc], #-0	; 12dc <ABORT_STACK_SIZE+0xedc>
    12d8:	3a0e0300 	bcc	381ee0 <IRQ_STACK_SIZE+0x379ee0>
    12dc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12e0:	00170213 	andseq	r0, r7, r3, lsl r2
    12e4:	00341000 	eorseq	r1, r4, r0
    12e8:	0b3a0e03 	bleq	e84afc <STACK_SIZE+0x684afc>
    12ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12f0:	00001802 	andeq	r1, r0, r2, lsl #16
    12f4:	49003511 	stmdbmi	r0, {r0, r4, r8, sl, ip, sp}
    12f8:	12000013 	andne	r0, r0, #19
    12fc:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    1300:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1304:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1308:	00130119 	andseq	r0, r3, r9, lsl r1
    130c:	00051300 	andeq	r1, r5, r0, lsl #6
    1310:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    1314:	05140000 	ldreq	r0, [r4, #-0]
    1318:	3a080300 	bcc	201f20 <IRQ_STACK_SIZE+0x1f9f20>
    131c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1320:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
    1324:	13310005 	teqne	r1, #5
    1328:	00001702 	andeq	r1, r0, r2, lsl #14
    132c:	31011d16 	tstcc	r1, r6, lsl sp
    1330:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    1334:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    1338:	1700000b 	strne	r0, [r0, -fp]
    133c:	08030005 	stmdaeq	r3, {r0, r2}
    1340:	0b3b0b3a 	bleq	ec4030 <STACK_SIZE+0x6c4030>
    1344:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1348:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
    134c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1350:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1354:	0b3b0b3a 	bleq	ec4044 <STACK_SIZE+0x6c4044>
    1358:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    135c:	1d1a0000 	ldcne	0, cr0, [sl, #-0]
    1360:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    1364:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    1368:	010b590b 	tsteq	fp, fp, lsl #18
    136c:	1b000013 	blne	13c0 <ABORT_STACK_SIZE+0xfc0>
    1370:	01018289 	smlabbeq	r1, r9, r2, r8
    1374:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1378:	8a1c0000 	bhi	701380 <IRQ_STACK_SIZE+0x6f9380>
    137c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    1380:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    1384:	011d0000 	tsteq	sp, r0
    1388:	01134901 	tsteq	r3, r1, lsl #18
    138c:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1390:	13490021 	movtne	r0, #36897	; 0x9021
    1394:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1398:	31002e1f 	tstcc	r0, pc, lsl lr
    139c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    13a0:	97184006 	ldrls	r4, [r8, -r6]
    13a4:	00001942 	andeq	r1, r0, r2, asr #18
    13a8:	3f002e20 	svccc	0x00002e20
    13ac:	3a0e0319 	bcc	382018 <IRQ_STACK_SIZE+0x37a018>
    13b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    13b4:	11134919 	tstne	r3, r9, lsl r9
    13b8:	40061201 	andmi	r1, r6, r1, lsl #4
    13bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    13c0:	05210000 	streq	r0, [r1, #-0]!
    13c4:	3a080300 	bcc	201fcc <IRQ_STACK_SIZE+0x1f9fcc>
    13c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13cc:	00170213 	andseq	r0, r7, r3, lsl r2
    13d0:	82892200 	addhi	r2, r9, #0, 4
    13d4:	01110101 	tsteq	r1, r1, lsl #2
    13d8:	13011331 	movwne	r1, #4913	; 0x1331
    13dc:	89230000 	stmdbhi	r3!, {}	; <UNPREDICTABLE>
    13e0:	11010182 	smlabbne	r1, r2, r1, r0
    13e4:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    13e8:	13011331 	movwne	r1, #4913	; 0x1331
    13ec:	89240000 	stmdbhi	r4!, {}	; <UNPREDICTABLE>
    13f0:	11010182 	smlabbne	r1, r2, r1, r0
    13f4:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    13f8:	00001331 	andeq	r1, r0, r1, lsr r3
    13fc:	03003425 	movweq	r3, #1061	; 0x425
    1400:	3b0b3a0e 	blcc	2cfc40 <IRQ_STACK_SIZE+0x2c7c40>
    1404:	0013490b 	andseq	r4, r3, fp, lsl #18
    1408:	00342600 	eorseq	r2, r4, r0, lsl #12
    140c:	0b3a0803 	bleq	e83420 <STACK_SIZE+0x683420>
    1410:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1414:	34270000 	strtcc	r0, [r7], #-0
    1418:	02133100 	andseq	r3, r3, #0, 2
    141c:	28000017 	stmdacs	r0, {r0, r1, r2, r4}
    1420:	13310034 	teqne	r1, #52	; 0x34
    1424:	1d290000 	stcne	0, cr0, [r9, #-0]
    1428:	52133100 	andspl	r3, r3, #0, 2
    142c:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    1430:	000b590b 	andeq	r5, fp, fp, lsl #18
    1434:	00052a00 	andeq	r2, r5, r0, lsl #20
    1438:	00001331 	andeq	r1, r0, r1, lsr r3
    143c:	31011d2b 	tstcc	r1, fp, lsr #26
    1440:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1444:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    1448:	0013010b 	andseq	r0, r3, fp, lsl #2
    144c:	00052c00 	andeq	r2, r5, r0, lsl #24
    1450:	0b1c1331 	bleq	70611c <IRQ_STACK_SIZE+0x6fe11c>
    1454:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
    1458:	03193f01 	tsteq	r9, #1, 30
    145c:	3b0b3a0e 	blcc	2cfc9c <IRQ_STACK_SIZE+0x2c7c9c>
    1460:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1464:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1468:	97184006 	ldrls	r4, [r8, -r6]
    146c:	13011942 	movwne	r1, #6466	; 0x1942
    1470:	342e0000 	strtcc	r0, [lr], #-0
    1474:	3a080300 	bcc	20207c <IRQ_STACK_SIZE+0x1fa07c>
    1478:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    147c:	00170213 	andseq	r0, r7, r3, lsl r2
    1480:	010b2f00 	tsteq	fp, r0, lsl #30
    1484:	00001755 	andeq	r1, r0, r5, asr r7
    1488:	03003430 	movweq	r3, #1072	; 0x430
    148c:	3b0b3a0e 	blcc	2cfccc <IRQ_STACK_SIZE+0x2c7ccc>
    1490:	3f13490b 	svccc	0x0013490b
    1494:	00193c19 	andseq	r3, r9, r9, lsl ip
    1498:	012e3100 	teqeq	lr, r0, lsl #2
    149c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    14a0:	0b3b0b3a 	bleq	ec4190 <STACK_SIZE+0x6c4190>
    14a4:	13491927 	movtne	r1, #39207	; 0x9927
    14a8:	1301193c 	movwne	r1, #6460	; 0x193c
    14ac:	05320000 	ldreq	r0, [r2, #-0]!
    14b0:	00134900 	andseq	r4, r3, r0, lsl #18
    14b4:	012e3300 	teqeq	lr, r0, lsl #6
    14b8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    14bc:	0b3b0b3a 	bleq	ec41ac <STACK_SIZE+0x6c41ac>
    14c0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    14c4:	00001301 	andeq	r1, r0, r1, lsl #6
    14c8:	3f012e34 	svccc	0x00012e34
    14cc:	3a0e0319 	bcc	382138 <IRQ_STACK_SIZE+0x37a138>
    14d0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    14d4:	3c134919 	ldccc	9, cr4, [r3], {25}
    14d8:	00000019 	andeq	r0, r0, r9, lsl r0
    14dc:	10001101 	andne	r1, r0, r1, lsl #2
    14e0:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    14e4:	1b080301 	blne	2020f0 <IRQ_STACK_SIZE+0x1fa0f0>
    14e8:	13082508 	movwne	r2, #34056	; 0x8508
    14ec:	00000005 	andeq	r0, r0, r5
    14f0:	10001101 	andne	r1, r0, r1, lsl #2
    14f4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    14f8:	1b080301 	blne	202104 <IRQ_STACK_SIZE+0x1fa104>
    14fc:	13082508 	movwne	r2, #34056	; 0x8508
    1500:	00000005 	andeq	r0, r0, r5
    1504:	10001101 	andne	r1, r0, r1, lsl #2
    1508:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    150c:	1b080301 	blne	202118 <IRQ_STACK_SIZE+0x1fa118>
    1510:	13082508 	movwne	r2, #34056	; 0x8508
    1514:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000220 	andeq	r0, r0, r0, lsr #4
       4:	00000234 	andeq	r0, r0, r4, lsr r2
       8:	34500001 	ldrbcc	r0, [r0], #-1
       c:	58000002 	stmdapl	r0, {r1}
      10:	01000002 	tsteq	r0, r2
      14:	00005400 	andeq	r5, r0, r0, lsl #8
      18:	00000000 	andeq	r0, r0, r0
      1c:	02200000 	eoreq	r0, r0, #0
      20:	02380000 	eorseq	r0, r8, #0
      24:	00010000 	andeq	r0, r1, r0
      28:	00023851 	andeq	r3, r2, r1, asr r8
      2c:	00024300 	andeq	r4, r2, r0, lsl #6
      30:	52000100 	andpl	r0, r0, #0, 2
      34:	00000243 	andeq	r0, r0, r3, asr #4
      38:	00000258 	andeq	r0, r0, r8, asr r2
      3c:	01f30004 	mvnseq	r0, r4
      40:	00009f51 	andeq	r9, r0, r1, asr pc
      44:	00000000 	andeq	r0, r0, r0
      48:	02580000 	subseq	r0, r8, #0
      4c:	02680000 	rsbeq	r0, r8, #0
      50:	00010000 	andeq	r0, r1, r0
      54:	00026850 	andeq	r6, r2, r0, asr r8
      58:	00027f00 	andeq	r7, r2, r0, lsl #30
      5c:	53000100 	movwpl	r0, #256	; 0x100
      60:	0000027f 	andeq	r0, r0, pc, ror r2
      64:	000002cc 	andeq	r0, r0, ip, asr #5
      68:	01f30004 	mvnseq	r0, r4
      6c:	00009f50 	andeq	r9, r0, r0, asr pc
      70:	00000000 	andeq	r0, r0, r0
      74:	02580000 	subseq	r0, r8, #0
      78:	02780000 	rsbseq	r0, r8, #0
      7c:	00010000 	andeq	r0, r1, r0
      80:	00027851 	andeq	r7, r2, r1, asr r8
      84:	00027f00 	andeq	r7, r2, r0, lsl #30
      88:	52000100 	andpl	r0, r0, #0, 2
      8c:	0000027f 	andeq	r0, r0, pc, ror r2
      90:	000002cc 	andeq	r0, r0, ip, asr #5
      94:	01f30004 	mvnseq	r0, r4
      98:	00009f51 	andeq	r9, r0, r1, asr pc
      9c:	00000000 	andeq	r0, r0, r0
      a0:	02ac0000 	adceq	r0, ip, #0
      a4:	02b40000 	adcseq	r0, r4, #0
      a8:	000c0000 	andeq	r0, ip, r0
      ac:	253a0073 	ldrcs	r0, [sl, #-115]!	; 0xffffff8d
      b0:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
      b4:	9f220071 	svcls	0x00220071
      b8:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
      bc:	000002c0 	andeq	r0, r0, r0, asr #5
      c0:	0073000e 	rsbseq	r0, r3, lr
      c4:	00731a3f 	rsbseq	r1, r3, pc, lsr sl
      c8:	1a31253a 	bne	c495b8 <STACK_SIZE+0x4495b8>
      cc:	9f222434 	svcls	0x00222434
	...
      d8:	000002ac 	andeq	r0, r0, ip, lsr #5
      dc:	000002c0 	andeq	r0, r0, r0, asr #5
      e0:	00730007 	rsbseq	r0, r3, r7
      e4:	1a3f2534 	bne	fc95bc <STACK_SIZE+0x7c95bc>
      e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      ec:	00000000 	andeq	r0, r0, r0
      f0:	0002ac00 	andeq	sl, r2, r0, lsl #24
      f4:	0002c000 	andeq	ip, r2, r0
      f8:	73000700 	movwvc	r0, #1792	; 0x700
      fc:	31253a00 	teqcc	r5, r0, lsl #20
     100:	00009f1a 	andeq	r9, r0, sl, lsl pc
     104:	00000000 	andeq	r0, r0, r0
     108:	02ac0000 	adceq	r0, ip, #0
     10c:	02c00000 	sbceq	r0, r0, #0
     110:	00070000 	andeq	r0, r7, r0
     114:	253b0073 	ldrcs	r0, [fp, #-115]!	; 0xffffff8d
     118:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
     11c:	00000000 	andeq	r0, r0, r0
     120:	9c000000 	stcls	0, cr0, [r0], {-0}
     124:	a0000002 	andge	r0, r0, r2
     128:	01000002 	tsteq	r0, r2
     12c:	02a05000 	adceq	r5, r0, #0
     130:	02ac0000 	adceq	r0, ip, #0
     134:	00010000 	andeq	r0, r1, r0
     138:	0002ac53 	andeq	sl, r2, r3, asr ip
     13c:	0002c000 	andeq	ip, r2, r0
     140:	73000700 	movwvc	r0, #1792	; 0x700
     144:	31253c00 	teqcc	r5, r0, lsl #24
     148:	00009f1a 	andeq	r9, r0, sl, lsl pc
     14c:	00000000 	andeq	r0, r0, r0
     150:	02cc0000 	sbceq	r0, ip, #0
     154:	02d80000 	sbcseq	r0, r8, #0
     158:	00010000 	andeq	r0, r1, r0
     15c:	0002d850 	andeq	sp, r2, r0, asr r8
     160:	0002ef00 	andeq	lr, r2, r0, lsl #30
     164:	53000100 	movwpl	r0, #256	; 0x100
     168:	000002ef 	andeq	r0, r0, pc, ror #5
     16c:	0000032c 	andeq	r0, r0, ip, lsr #6
     170:	01f30004 	mvnseq	r0, r4
     174:	00009f50 	andeq	r9, r0, r0, asr pc
     178:	00000000 	andeq	r0, r0, r0
     17c:	02cc0000 	sbceq	r0, ip, #0
     180:	02e40000 	rsceq	r0, r4, #0
     184:	00010000 	andeq	r0, r1, r0
     188:	0002e451 	andeq	lr, r2, r1, asr r4
     18c:	0002ef00 	andeq	lr, r2, r0, lsl #30
     190:	52000100 	andpl	r0, r0, #0, 2
     194:	000002ef 	andeq	r0, r0, pc, ror #5
     198:	0000032c 	andeq	r0, r0, ip, lsr #6
     19c:	01f30004 	mvnseq	r0, r4
     1a0:	00009f51 	andeq	r9, r0, r1, asr pc
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	03140000 	tsteq	r4, #0
     1ac:	03200000 	teqeq	r0, #0
     1b0:	000c0000 	andeq	r0, ip, r0
     1b4:	253a0072 	ldrcs	r0, [sl, #-114]!	; 0xffffff8e
     1b8:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
     1bc:	9f220073 	svcls	0x00220073
	...
     1c8:	00000314 	andeq	r0, r0, r4, lsl r3
     1cc:	00000320 	andeq	r0, r0, r0, lsr #6
     1d0:	00720007 	rsbseq	r0, r2, r7
     1d4:	1a31253a 	bne	c496c4 <STACK_SIZE+0x4496c4>
     1d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1dc:	00000000 	andeq	r0, r0, r0
     1e0:	00030c00 	andeq	r0, r3, r0, lsl #24
     1e4:	00031000 	andeq	r1, r3, r0
     1e8:	50000100 	andpl	r0, r0, r0, lsl #2
     1ec:	00000310 	andeq	r0, r0, r0, lsl r3
     1f0:	00000314 	andeq	r0, r0, r4, lsl r3
     1f4:	14520001 	ldrbne	r0, [r2], #-1
     1f8:	20000003 	andcs	r0, r0, r3
     1fc:	07000003 	streq	r0, [r0, -r3]
     200:	3c007200 	sfmcc	f7, 4, [r0], {-0}
     204:	9f1a3125 	svcls	0x001a3125
	...
     210:	0000032c 	andeq	r0, r0, ip, lsr #6
     214:	00000340 	andeq	r0, r0, r0, asr #6
     218:	40500001 	subsmi	r0, r0, r1
     21c:	68000003 	stmdavs	r0, {r0, r1}
     220:	01000003 	tsteq	r0, r3
     224:	03685400 	cmneq	r8, #0, 8
     228:	036c0000 	cmneq	ip, #0
     22c:	00040000 	andeq	r0, r4, r0
     230:	9f5001f3 	svcls	0x005001f3
	...
     23c:	0000032c 	andeq	r0, r0, ip, lsr #6
     240:	00000344 	andeq	r0, r0, r4, asr #6
     244:	44510001 	ldrbmi	r0, [r1], #-1
     248:	4f000003 	svcmi	0x00000003
     24c:	01000003 	tsteq	r0, r3
     250:	034f5200 	movteq	r5, #61952	; 0xf200
     254:	036c0000 	cmneq	ip, #0
     258:	00040000 	andeq	r0, r4, r0
     25c:	9f5101f3 	svcls	0x005101f3
	...
     268:	000003ac 	andeq	r0, r0, ip, lsr #7
     26c:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     270:	01700009 	cmneq	r0, r9
     274:	1b141432 	blne	505344 <IRQ_STACK_SIZE+0x4fd344>
     278:	b09f1c1e 	addslt	r1, pc, lr, lsl ip	; <UNPREDICTABLE>
     27c:	b8000003 	stmdalt	r0, {r0, r1}
     280:	09000003 	stmdbeq	r0, {r0, r1}
     284:	32007000 	andcc	r7, r0, #0
     288:	1e1b1414 	cfmvrdlne	r1, mvd11
     28c:	00009f1c 	andeq	r9, r0, ip, lsl pc
	...
     298:	00140000 	andseq	r0, r4, r0
     29c:	00020000 	andeq	r0, r2, r0
     2a0:	00149f30 	andseq	r9, r4, r0, lsr pc
     2a4:	00180000 	andseq	r0, r8, r0
     2a8:	00010000 	andeq	r0, r1, r0
     2ac:	00001850 	andeq	r1, r0, r0, asr r8
     2b0:	00002800 	andeq	r2, r0, r0, lsl #16
     2b4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     2c0:	0000002c 	andeq	r0, r0, ip, lsr #32
     2c4:	0000003c 	andeq	r0, r0, ip, lsr r0
     2c8:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     2cc:	60000000 	andvs	r0, r0, r0
     2d0:	01000000 	mrseq	r0, (UNDEF: 0)
     2d4:	00605400 	rsbeq	r5, r0, r0, lsl #8
     2d8:	009c0000 	addseq	r0, ip, r0
     2dc:	00040000 	andeq	r0, r4, r0
     2e0:	9f5001f3 	svcls	0x005001f3
	...
     2f0:	0000001c 	andeq	r0, r0, ip, lsl r0
     2f4:	9f300002 	svcls	0x00300002
     2f8:	0000001c 	andeq	r0, r0, ip, lsl r0
     2fc:	0000005c 	andeq	r0, r0, ip, asr r0
     300:	5c530001 	mrrcpl	0, 0, r0, r3, cr1
     304:	cc000000 	stcgt	0, cr0, [r0], {-0}
     308:	03000000 	movweq	r0, #0
     30c:	9f787300 	svcls	0x00787300
     310:	000000cc 	andeq	r0, r0, ip, asr #1
     314:	000000e0 	andeq	r0, r0, r0, ror #1
     318:	e0530001 	subs	r0, r3, r1
     31c:	ec000000 	stc	0, cr0, [r0], {-0}
     320:	03000000 	movweq	r0, #0
     324:	9f7f7300 	svcls	0x007f7300
     328:	000000ec 	andeq	r0, r0, ip, ror #1
     32c:	000000fc 	strdeq	r0, [r0], -ip
     330:	00530001 	subseq	r0, r3, r1
	...
     33c:	1c000000 	stcne	0, cr0, [r0], {-0}
     340:	04000000 	streq	r0, [r0], #-0
     344:	244a4100 	strbcs	r4, [sl], #-256	; 0xffffff00
     348:	00001c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     34c:	0000bc00 	andeq	fp, r0, r0, lsl #24
     350:	72000300 	andvc	r0, r0, #0, 6
     354:	00bc9f64 	adcseq	r9, ip, r4, ror #30
     358:	00cc0000 	sbceq	r0, ip, r0
     35c:	00030000 	andeq	r0, r3, r0
     360:	d89f6471 	ldmle	pc, {r0, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
     364:	00000000 	andeq	r0, r0, r0
     368:	01000001 	tsteq	r0, r1
     36c:	00005100 	andeq	r5, r0, r0, lsl #2
     370:	00000000 	andeq	r0, r0, r0
     374:	01000000 	mrseq	r0, (UNDEF: 0)
     378:	01080000 	mrseq	r0, (UNDEF: 8)
     37c:	00010000 	andeq	r0, r1, r0
     380:	00010853 	andeq	r0, r1, r3, asr r8
     384:	00019000 	andeq	r9, r1, r0
     388:	73000300 	movwvc	r0, #768	; 0x300
     38c:	01b49f78 			; <UNDEFINED> instruction: 0x01b49f78
     390:	01c80000 	biceq	r0, r8, r0
     394:	00010000 	andeq	r0, r1, r0
     398:	0001c853 	andeq	ip, r1, r3, asr r8
     39c:	0001dc00 	andeq	sp, r1, r0, lsl #24
     3a0:	73000300 	movwvc	r0, #768	; 0x300
     3a4:	01dc9f7f 	bicseq	r9, ip, pc, ror pc
     3a8:	01e80000 	mvneq	r0, r0
     3ac:	00010000 	andeq	r0, r1, r0
     3b0:	00000053 	andeq	r0, r0, r3, asr r0
     3b4:	00000000 	andeq	r0, r0, r0
     3b8:	00010000 	andeq	r0, r1, r0
     3bc:	00019000 	andeq	r9, r1, r0
     3c0:	72000300 	andvc	r0, r0, #0, 6
     3c4:	01909f64 	orrseq	r9, r0, r4, ror #30
     3c8:	01980000 	orrseq	r0, r8, r0
     3cc:	00030000 	andeq	r0, r3, r0
     3d0:	989f6872 	ldmls	pc, {r1, r4, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
     3d4:	a0000001 	andge	r0, r0, r1
     3d8:	03000001 	movweq	r0, #1
     3dc:	9f6c7200 	svcls	0x006c7200
     3e0:	000001a0 	andeq	r0, r0, r0, lsr #3
     3e4:	000001a4 	andeq	r0, r0, r4, lsr #3
     3e8:	70720003 	rsbsvc	r0, r2, r3
     3ec:	0001a49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
     3f0:	0001a800 	andeq	sl, r1, r0, lsl #16
     3f4:	71000300 	mrsvc	r0, LR_irq
     3f8:	01c09f70 	biceq	r9, r0, r0, ror pc
     3fc:	01ec0000 	mvneq	r0, r0
     400:	00010000 	andeq	r0, r1, r0
     404:	00000051 	andeq	r0, r0, r1, asr r0
     408:	00000000 	andeq	r0, r0, r0
     40c:	0001ec00 	andeq	lr, r1, r0, lsl #24
     410:	00022800 	andeq	r2, r2, r0, lsl #16
     414:	53000100 	movwpl	r0, #256	; 0x100
     418:	00000228 	andeq	r0, r0, r8, lsr #4
     41c:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     420:	78730003 	ldmdavc	r3!, {r0, r1}^
     424:	0002b89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     428:	0002cc00 	andeq	ip, r2, r0, lsl #24
     42c:	53000100 	movwpl	r0, #256	; 0x100
     430:	000002cc 	andeq	r0, r0, ip, asr #5
     434:	000002e0 	andeq	r0, r0, r0, ror #5
     438:	7f730003 	svcvc	0x00730003
     43c:	0002e09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
     440:	0002f800 	andeq	pc, r2, r0, lsl #16
     444:	53000100 	movwpl	r0, #256	; 0x100
	...
     450:	000001ec 	andeq	r0, r0, ip, ror #3
     454:	000002a8 	andeq	r0, r0, r8, lsr #5
     458:	64720003 	ldrbtvs	r0, [r2], #-3
     45c:	0002a89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     460:	0002b400 	andeq	fp, r2, r0, lsl #8
     464:	71000300 	mrsvc	r0, LR_irq
     468:	02c49f64 	sbceq	r9, r4, #100, 30	; 0x190
     46c:	02f80000 	rscseq	r0, r8, #0
     470:	00010000 	andeq	r0, r1, r0
     474:	00000051 	andeq	r0, r0, r1, asr r0
     478:	00000000 	andeq	r0, r0, r0
     47c:	0002f800 	andeq	pc, r2, r0, lsl #16
     480:	00030000 	andeq	r0, r3, r0
     484:	51000100 	mrspl	r0, (UNDEF: 16)
     488:	00000300 	andeq	r0, r0, r0, lsl #6
     48c:	00000310 	andeq	r0, r0, r0, lsl r3
     490:	7f710003 	svcvc	0x00710003
     494:	0003109f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     498:	00032000 	andeq	r2, r3, r0
     49c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     4a8:	000002f8 	strdeq	r0, [r0], -r8
     4ac:	0000032c 	andeq	r0, r0, ip, lsr #6
     4b0:	00520001 	subseq	r0, r2, r1
     4b4:	00000000 	andeq	r0, r0, r0
     4b8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     4bc:	30000003 	andcc	r0, r0, r3
     4c0:	02000003 	andeq	r0, r0, #3
     4c4:	309f3000 	addscc	r3, pc, r0
     4c8:	44000003 	strmi	r0, [r0], #-3
     4cc:	02000008 	andeq	r0, r0, #8
     4d0:	009f3100 	addseq	r3, pc, r0, lsl #2
     4d4:	00000000 	andeq	r0, r0, r0
     4d8:	30000000 	andcc	r0, r0, r0
     4dc:	38000003 	stmdacc	r0, {r0, r1}
     4e0:	02000003 	andeq	r0, r0, #3
     4e4:	389f3000 	ldmcc	pc, {ip, sp}	; <UNPREDICTABLE>
     4e8:	40000003 	andmi	r0, r0, r3
     4ec:	01000003 	tsteq	r0, r3
     4f0:	03405300 	movteq	r5, #768	; 0x300
     4f4:	03cc0000 	biceq	r0, ip, #0
     4f8:	00030000 	andeq	r0, r3, r0
     4fc:	f09f7873 			; <UNDEFINED> instruction: 0xf09f7873
     500:	04000003 	streq	r0, [r0], #-3
     504:	01000004 	tsteq	r0, r4
     508:	04045300 	streq	r5, [r4], #-768	; 0xfffffd00
     50c:	04180000 	ldreq	r0, [r8], #-0
     510:	00030000 	andeq	r0, r3, r0
     514:	189f7f73 	ldmne	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
     518:	24000004 	strcs	r0, [r0], #-4
     51c:	01000004 	tsteq	r0, r4
     520:	00005300 	andeq	r5, r0, r0, lsl #6
     524:	00000000 	andeq	r0, r0, r0
     528:	03300000 	teqeq	r0, #0
     52c:	03380000 	teqeq	r8, #0
     530:	00060000 	andeq	r0, r6, r0
     534:	0011040c 	andseq	r0, r1, ip, lsl #8
     538:	03389f44 	teqeq	r8, #68, 30	; 0x110
     53c:	03cc0000 	biceq	r0, ip, #0
     540:	00030000 	andeq	r0, r3, r0
     544:	cc9f6472 	cfldrsgt	mvf6, [pc], {114}	; 0x72
     548:	d4000003 	strle	r0, [r0], #-3
     54c:	03000003 	movweq	r0, #3
     550:	9f687200 	svcls	0x00687200
     554:	000003d4 	ldrdeq	r0, [r0], -r4
     558:	000003d8 	ldrdeq	r0, [r0], -r8
     55c:	6c720003 	ldclvs	0, cr0, [r2], #-12
     560:	0003d89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
     564:	0003e000 	andeq	lr, r3, r0
     568:	72000300 	andvc	r0, r0, #0, 6
     56c:	03e09f70 	mvneq	r9, #112, 30	; 0x1c0
     570:	03e40000 	mvneq	r0, #0
     574:	00030000 	andeq	r0, r3, r0
     578:	e49f7472 	ldr	r7, [pc], #1138	; 580 <ABORT_STACK_SIZE+0x180>
     57c:	e8000003 	stmda	r0, {r0, r1}
     580:	03000003 	movweq	r0, #3
     584:	9f747100 	svcls	0x00747100
     588:	000003fc 	strdeq	r0, [r0], -ip
     58c:	00000460 	andeq	r0, r0, r0, ror #8
     590:	00510001 	subseq	r0, r1, r1
     594:	00000000 	andeq	r0, r0, r0
     598:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     59c:	1c000006 	stcne	0, cr0, [r0], {6}
     5a0:	02000006 	andeq	r0, r0, #6
     5a4:	1c9f3000 	ldcne	0, cr3, [pc], {0}
     5a8:	20000006 	andcs	r0, r0, r6
     5ac:	02000006 	andeq	r0, r0, #6
     5b0:	209f3100 	addscs	r3, pc, r0, lsl #2
     5b4:	24000006 	strcs	r0, [r0], #-6
     5b8:	02000006 	andeq	r0, r0, #6
     5bc:	249f3200 	ldrcs	r3, [pc], #512	; 5c4 <ABORT_STACK_SIZE+0x1c4>
     5c0:	28000006 	stmdacs	r0, {r1, r2}
     5c4:	02000006 	andeq	r0, r0, #6
     5c8:	289f3300 	ldmcs	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     5cc:	44000006 	strmi	r0, [r0], #-6
     5d0:	02000008 	andeq	r0, r0, #8
     5d4:	009f3400 	addseq	r3, pc, r0, lsl #8
     5d8:	00000000 	andeq	r0, r0, r0
     5dc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     5e0:	1c000006 	stcne	0, cr0, [r0], {6}
     5e4:	06000006 	streq	r0, [r0], -r6
     5e8:	13540c00 	cmpne	r4, #0, 24
     5ec:	1c9f4400 	cfldrsne	mvf4, [pc], {0}
     5f0:	20000006 	andcs	r0, r0, r6
     5f4:	06000006 	streq	r0, [r0], -r6
     5f8:	13580c00 	cmpne	r8, #0, 24
     5fc:	209f4400 	addscs	r4, pc, r0, lsl #8
     600:	24000006 	strcs	r0, [r0], #-6
     604:	06000006 	streq	r0, [r0], -r6
     608:	135c0c00 	cmpne	ip, #0, 24
     60c:	249f4400 	ldrcs	r4, [pc], #1024	; 614 <ABORT_STACK_SIZE+0x214>
     610:	44000006 	strmi	r0, [r0], #-6
     614:	06000008 	streq	r0, [r0], -r8
     618:	13600c00 	cmnne	r0, #0, 24
     61c:	009f4400 	addseq	r4, pc, r0, lsl #8
     620:	00000000 	andeq	r0, r0, r0
     624:	20000000 	andcs	r0, r0, r0
     628:	6c000004 	stcvs	0, cr0, [r0], {4}
     62c:	02000004 	andeq	r0, r0, #4
     630:	6c9f3000 	ldcvs	0, cr3, [pc], {0}
     634:	a4000004 	strge	r0, [r0], #-4
     638:	02000004 	andeq	r0, r0, #4
     63c:	a49f3100 	ldrge	r3, [pc], #256	; 644 <ABORT_STACK_SIZE+0x244>
     640:	e8000004 	stmda	r0, {r2}
     644:	02000004 	andeq	r0, r0, #4
     648:	e89f3200 	ldm	pc, {r9, ip, sp}	; <UNPREDICTABLE>
     64c:	44000004 	strmi	r0, [r0], #-4
     650:	02000008 	andeq	r0, r0, #8
     654:	009f3400 	addseq	r3, pc, r0, lsl #8
     658:	00000000 	andeq	r0, r0, r0
     65c:	20000000 	andcs	r0, r0, r0
     660:	6c000004 	stcvs	0, cr0, [r0], {4}
     664:	06000004 	streq	r0, [r0], -r4
     668:	12c40c00 	sbcne	r0, r4, #0, 24
     66c:	6c9f4400 	cfldrsvs	mvf4, [pc], {0}
     670:	a4000004 	strge	r0, [r0], #-4
     674:	06000004 	streq	r0, [r0], -r4
     678:	12c80c00 	sbcne	r0, r8, #0, 24
     67c:	a49f4400 	ldrge	r4, [pc], #1024	; 684 <ABORT_STACK_SIZE+0x284>
     680:	e8000004 	stmda	r0, {r2}
     684:	06000004 	streq	r0, [r0], -r4
     688:	12cc0c00 	sbcne	r0, ip, #0, 24
     68c:	e89f4400 	ldm	pc, {sl, lr}	; <UNPREDICTABLE>
     690:	44000004 	strmi	r0, [r0], #-4
     694:	06000008 	streq	r0, [r0], -r8
     698:	12d00c00 	sbcsne	r0, r0, #0, 24
     69c:	009f4400 	addseq	r4, pc, r0, lsl #8
     6a0:	00000000 	andeq	r0, r0, r0
     6a4:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     6a8:	ec000004 	stc	0, cr0, [r0], {4}
     6ac:	02000004 	andeq	r0, r0, #4
     6b0:	ec9f3000 	ldc	0, cr3, [pc], {0}
     6b4:	44000004 	strmi	r0, [r0], #-4
     6b8:	02000008 	andeq	r0, r0, #8
     6bc:	009f3400 	addseq	r3, pc, r0, lsl #8
     6c0:	00000000 	andeq	r0, r0, r0
     6c4:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     6c8:	ec000004 	stc	0, cr0, [r0], {4}
     6cc:	06000004 	streq	r0, [r0], -r4
     6d0:	12d40c00 	sbcsne	r0, r4, #0, 24
     6d4:	ec9f4400 	cfldrs	mvf4, [pc], {0}
     6d8:	44000004 	strmi	r0, [r0], #-4
     6dc:	06000008 	streq	r0, [r0], -r8
     6e0:	12e00c00 	rscne	r0, r0, #0, 24
     6e4:	009f4400 	addseq	r4, pc, r0, lsl #8
     6e8:	00000000 	andeq	r0, r0, r0
     6ec:	ec000000 	stc	0, cr0, [r0], {-0}
     6f0:	f4000004 	vst4.8	{d0-d3}, [r0], r4
     6f4:	02000004 	andeq	r0, r0, #4
     6f8:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
     6fc:	fc000004 	stc2	0, cr0, [r0], {4}
     700:	02000004 	andeq	r0, r0, #4
     704:	fc9f3200 	ldc2	2, cr3, [pc], {0}
     708:	44000004 	strmi	r0, [r0], #-4
     70c:	02000008 	andeq	r0, r0, #8
     710:	009f3400 	addseq	r3, pc, r0, lsl #8
     714:	00000000 	andeq	r0, r0, r0
     718:	ec000000 	stc	0, cr0, [r0], {-0}
     71c:	f4000004 	vst4.8	{d0-d3}, [r0], r4
     720:	06000004 	streq	r0, [r0], -r4
     724:	12e40c00 	rscne	r0, r4, #0, 24
     728:	f49f4400 			; <UNDEFINED> instruction: 0xf49f4400
     72c:	fc000004 	stc2	0, cr0, [r0], {4}
     730:	06000004 	streq	r0, [r0], -r4
     734:	12ec0c00 	rscne	r0, ip, #0, 24
     738:	fc9f4400 	ldc2	4, cr4, [pc], {0}
     73c:	44000004 	strmi	r0, [r0], #-4
     740:	06000008 	streq	r0, [r0], -r8
     744:	12f00c00 	rscsne	r0, r0, #0, 24
     748:	009f4400 	addseq	r4, pc, r0, lsl #8
     74c:	00000000 	andeq	r0, r0, r0
     750:	fc000000 	stc2	0, cr0, [r0], {-0}
     754:	44000004 	strmi	r0, [r0], #-4
     758:	02000005 	andeq	r0, r0, #5
     75c:	449f3100 	ldrmi	r3, [pc], #256	; 764 <ABORT_STACK_SIZE+0x364>
     760:	4c000005 	stcmi	0, cr0, [r0], {5}
     764:	02000005 	andeq	r0, r0, #5
     768:	4c9f3200 	lfmmi	f3, 4, [pc], {0}
     76c:	54000005 	strpl	r0, [r0], #-5
     770:	02000005 	andeq	r0, r0, #5
     774:	549f3300 	ldrpl	r3, [pc], #768	; 77c <ABORT_STACK_SIZE+0x37c>
     778:	44000005 	strmi	r0, [r0], #-5
     77c:	02000008 	andeq	r0, r0, #8
     780:	009f3400 	addseq	r3, pc, r0, lsl #8
     784:	00000000 	andeq	r0, r0, r0
     788:	fc000000 	stc2	0, cr0, [r0], {-0}
     78c:	44000004 	strmi	r0, [r0], #-4
     790:	06000005 	streq	r0, [r0], -r5
     794:	12f80c00 	rscsne	r0, r8, #0, 24
     798:	449f4400 	ldrmi	r4, [pc], #1024	; 7a0 <ABORT_STACK_SIZE+0x3a0>
     79c:	4c000005 	stcmi	0, cr0, [r0], {5}
     7a0:	06000005 	streq	r0, [r0], -r5
     7a4:	12fc0c00 	rscsne	r0, ip, #0, 24
     7a8:	4c9f4400 	cfldrsmi	mvf4, [pc], {0}
     7ac:	44000005 	strmi	r0, [r0], #-5
     7b0:	06000008 	streq	r0, [r0], -r8
     7b4:	13000c00 	movwne	r0, #3072	; 0xc00
     7b8:	009f4400 	addseq	r4, pc, r0, lsl #8
     7bc:	00000000 	andeq	r0, r0, r0
     7c0:	54000000 	strpl	r0, [r0], #-0
     7c4:	5c000005 	stcpl	0, cr0, [r0], {5}
     7c8:	02000005 	andeq	r0, r0, #5
     7cc:	5c9f3000 	ldcpl	0, cr3, [pc], {0}
     7d0:	64000005 	strvs	r0, [r0], #-5
     7d4:	02000005 	andeq	r0, r0, #5
     7d8:	649f3100 	ldrvs	r3, [pc], #256	; 7e0 <ABORT_STACK_SIZE+0x3e0>
     7dc:	74000005 	strvc	r0, [r0], #-5
     7e0:	02000005 	andeq	r0, r0, #5
     7e4:	749f3300 	ldrvc	r3, [pc], #768	; 7ec <ABORT_STACK_SIZE+0x3ec>
     7e8:	44000005 	strmi	r0, [r0], #-5
     7ec:	02000008 	andeq	r0, r0, #8
     7f0:	009f3400 	addseq	r3, pc, r0, lsl #8
     7f4:	00000000 	andeq	r0, r0, r0
     7f8:	54000000 	strpl	r0, [r0], #-0
     7fc:	5c000005 	stcpl	0, cr0, [r0], {5}
     800:	06000005 	streq	r0, [r0], -r5
     804:	13040c00 	movwne	r0, #19456	; 0x4c00
     808:	5c9f4400 	cfldrspl	mvf4, [pc], {0}
     80c:	64000005 	strvs	r0, [r0], #-5
     810:	06000005 	streq	r0, [r0], -r5
     814:	13080c00 	movwne	r0, #35840	; 0x8c00
     818:	649f4400 	ldrvs	r4, [pc], #1024	; 820 <ABORT_STACK_SIZE+0x420>
     81c:	44000005 	strmi	r0, [r0], #-5
     820:	06000008 	streq	r0, [r0], -r8
     824:	13100c00 	tstne	r0, #0, 24
     828:	009f4400 	addseq	r4, pc, r0, lsl #8
     82c:	00000000 	andeq	r0, r0, r0
     830:	74000000 	strvc	r0, [r0], #-0
     834:	7c000005 	stcvc	0, cr0, [r0], {5}
     838:	02000005 	andeq	r0, r0, #5
     83c:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
     840:	84000005 	strhi	r0, [r0], #-5
     844:	02000005 	andeq	r0, r0, #5
     848:	849f3100 	ldrhi	r3, [pc], #256	; 850 <ABORT_STACK_SIZE+0x450>
     84c:	8c000005 	stchi	0, cr0, [r0], {5}
     850:	02000005 	andeq	r0, r0, #5
     854:	8c9f3200 	lfmhi	f3, 4, [pc], {0}
     858:	c4000005 	strgt	r0, [r0], #-5
     85c:	02000005 	andeq	r0, r0, #5
     860:	c49f3300 	ldrgt	r3, [pc], #768	; 868 <ABORT_STACK_SIZE+0x468>
     864:	44000005 	strmi	r0, [r0], #-5
     868:	02000008 	andeq	r0, r0, #8
     86c:	009f3400 	addseq	r3, pc, r0, lsl #8
     870:	00000000 	andeq	r0, r0, r0
     874:	74000000 	strvc	r0, [r0], #-0
     878:	7c000005 	stcvc	0, cr0, [r0], {5}
     87c:	06000005 	streq	r0, [r0], -r5
     880:	13140c00 	tstne	r4, #0, 24
     884:	7c9f4400 	cfldrsvc	mvf4, [pc], {0}
     888:	84000005 	strhi	r0, [r0], #-5
     88c:	06000005 	streq	r0, [r0], -r5
     890:	13180c00 	tstne	r8, #0, 24
     894:	849f4400 	ldrhi	r4, [pc], #1024	; 89c <ABORT_STACK_SIZE+0x49c>
     898:	8c000005 	stchi	0, cr0, [r0], {5}
     89c:	06000005 	streq	r0, [r0], -r5
     8a0:	131c0c00 	tstne	ip, #0, 24
     8a4:	8c9f4400 	cfldrshi	mvf4, [pc], {0}
     8a8:	44000005 	strmi	r0, [r0], #-5
     8ac:	06000008 	streq	r0, [r0], -r8
     8b0:	13200c00 	teqne	r0, #0, 24
     8b4:	009f4400 	addseq	r4, pc, r0, lsl #8
     8b8:	00000000 	andeq	r0, r0, r0
     8bc:	c4000000 	strgt	r0, [r0], #-0
     8c0:	fc000005 	stc2	0, cr0, [r0], {5}
     8c4:	02000005 	andeq	r0, r0, #5
     8c8:	fc9f3100 	ldc2	1, cr3, [pc], {0}
     8cc:	04000005 	streq	r0, [r0], #-5
     8d0:	02000006 	andeq	r0, r0, #6
     8d4:	049f3200 	ldreq	r3, [pc], #512	; 8dc <ABORT_STACK_SIZE+0x4dc>
     8d8:	08000006 	stmdaeq	r0, {r1, r2}
     8dc:	02000006 	andeq	r0, r0, #6
     8e0:	089f3300 	ldmeq	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     8e4:	44000006 	strmi	r0, [r0], #-6
     8e8:	02000008 	andeq	r0, r0, #8
     8ec:	009f3400 	addseq	r3, pc, r0, lsl #8
     8f0:	00000000 	andeq	r0, r0, r0
     8f4:	c4000000 	strgt	r0, [r0], #-0
     8f8:	fc000005 	stc2	0, cr0, [r0], {5}
     8fc:	06000005 	streq	r0, [r0], -r5
     900:	13380c00 	teqne	r8, #0, 24
     904:	fc9f4400 	ldc2	4, cr4, [pc], {0}
     908:	04000005 	streq	r0, [r0], #-5
     90c:	06000006 	streq	r0, [r0], -r6
     910:	133c0c00 	teqne	ip, #0, 24
     914:	049f4400 	ldreq	r4, [pc], #1024	; 91c <ABORT_STACK_SIZE+0x51c>
     918:	44000006 	strmi	r0, [r0], #-6
     91c:	06000008 	streq	r0, [r0], -r8
     920:	13400c00 	movtne	r0, #3072	; 0xc00
     924:	009f4400 	addseq	r4, pc, r0, lsl #8
     928:	00000000 	andeq	r0, r0, r0
     92c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     930:	0c000006 	stceq	0, cr0, [r0], {6}
     934:	02000006 	andeq	r0, r0, #6
     938:	0c9f3000 	ldceq	0, cr3, [pc], {0}
     93c:	10000006 	andne	r0, r0, r6
     940:	02000006 	andeq	r0, r0, #6
     944:	109f3100 	addsne	r3, pc, r0, lsl #2
     948:	14000006 	strne	r0, [r0], #-6
     94c:	02000006 	andeq	r0, r0, #6
     950:	149f3200 	ldrne	r3, [pc], #512	; 958 <ABORT_STACK_SIZE+0x558>
     954:	18000006 	stmdane	r0, {r1, r2}
     958:	02000006 	andeq	r0, r0, #6
     95c:	189f3300 	ldmne	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     960:	44000006 	strmi	r0, [r0], #-6
     964:	02000008 	andeq	r0, r0, #8
     968:	009f3400 	addseq	r3, pc, r0, lsl #8
     96c:	00000000 	andeq	r0, r0, r0
     970:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     974:	0c000006 	stceq	0, cr0, [r0], {6}
     978:	06000006 	streq	r0, [r0], -r6
     97c:	13440c00 	movtne	r0, #19456	; 0x4c00
     980:	0c9f4400 	cfldrseq	mvf4, [pc], {0}
     984:	10000006 	andne	r0, r0, r6
     988:	06000006 	streq	r0, [r0], -r6
     98c:	13480c00 	movtne	r0, #35840	; 0x8c00
     990:	109f4400 	addsne	r4, pc, r0, lsl #8
     994:	14000006 	strne	r0, [r0], #-6
     998:	06000006 	streq	r0, [r0], -r6
     99c:	134c0c00 	movtne	r0, #52224	; 0xcc00
     9a0:	149f4400 	ldrne	r4, [pc], #1024	; 9a8 <ABORT_STACK_SIZE+0x5a8>
     9a4:	44000006 	strmi	r0, [r0], #-6
     9a8:	06000008 	streq	r0, [r0], -r8
     9ac:	13500c00 	cmpne	r0, #0, 24
     9b0:	009f4400 	addseq	r4, pc, r0, lsl #8
     9b4:	00000000 	andeq	r0, r0, r0
     9b8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     9bc:	2c000006 	stccs	0, cr0, [r0], {6}
     9c0:	02000006 	andeq	r0, r0, #6
     9c4:	2c9f3000 	ldccs	0, cr3, [pc], {0}
     9c8:	34000006 	strcc	r0, [r0], #-6
     9cc:	01000006 	tsteq	r0, r6
     9d0:	06345600 	ldrteq	r5, [r4], -r0, lsl #12
     9d4:	06c00000 	strbeq	r0, [r0], r0
     9d8:	00030000 	andeq	r0, r3, r0
     9dc:	e49f7876 	ldr	r7, [pc], #2166	; 9e4 <ABORT_STACK_SIZE+0x5e4>
     9e0:	f8000006 			; <UNDEFINED> instruction: 0xf8000006
     9e4:	01000006 	tsteq	r0, r6
     9e8:	06f85600 	ldrbteq	r5, [r8], r0, lsl #12
     9ec:	070c0000 	streq	r0, [ip, -r0]
     9f0:	00030000 	andeq	r0, r3, r0
     9f4:	0c9f7f76 	ldceq	15, cr7, [pc], {118}	; 0x76
     9f8:	24000007 	strcs	r0, [r0], #-7
     9fc:	01000007 	tsteq	r0, r7
     a00:	00005600 	andeq	r5, r0, r0, lsl #12
     a04:	00000000 	andeq	r0, r0, r0
     a08:	06280000 	strteq	r0, [r8], -r0
     a0c:	062c0000 	strteq	r0, [ip], -r0
     a10:	00060000 	andeq	r0, r6, r0
     a14:	0013600c 	andseq	r6, r3, ip
     a18:	062c9f44 	strteq	r9, [ip], -r4, asr #30
     a1c:	06c00000 	strbeq	r0, [r0], r0
     a20:	00030000 	andeq	r0, r3, r0
     a24:	c09f6473 	addsgt	r6, pc, r3, ror r4	; <UNPREDICTABLE>
     a28:	c8000006 	stmdagt	r0, {r1, r2}
     a2c:	03000006 	movweq	r0, #6
     a30:	9f687300 	svcls	0x00687300
     a34:	000006c8 	andeq	r0, r0, r8, asr #13
     a38:	000006cc 	andeq	r0, r0, ip, asr #13
     a3c:	6c730003 	ldclvs	0, cr0, [r3], #-12
     a40:	0006cc9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     a44:	0006d400 	andeq	sp, r6, r0, lsl #8
     a48:	73000300 	movwvc	r0, #768	; 0x300
     a4c:	06d49f70 			; <UNDEFINED> instruction: 0x06d49f70
     a50:	06d80000 	ldrbeq	r0, [r8], r0
     a54:	00030000 	andeq	r0, r3, r0
     a58:	d89f7473 	ldmle	pc, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
     a5c:	dc000006 	stcle	0, cr0, [r0], {6}
     a60:	03000006 	movweq	r0, #6
     a64:	9f747200 	svcls	0x00747200
     a68:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a6c:	00000718 	andeq	r0, r0, r8, lsl r7
     a70:	00520001 	subseq	r0, r2, r1
     a74:	00000000 	andeq	r0, r0, r0
     a78:	24000000 	strcs	r0, [r0], #-0
     a7c:	64000007 	strvs	r0, [r0], #-7
     a80:	01000007 	tsteq	r0, r7
     a84:	07645300 	strbeq	r5, [r4, -r0, lsl #6]!
     a88:	07f40000 	ldrbeq	r0, [r4, r0]!
     a8c:	00030000 	andeq	r0, r3, r0
     a90:	f49f7873 			; <UNDEFINED> instruction: 0xf49f7873
     a94:	0c000007 	stceq	0, cr0, [r0], {7}
     a98:	01000008 	tsteq	r0, r8
     a9c:	080c5300 	stmdaeq	ip, {r8, r9, ip, lr}
     aa0:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
     aa4:	00030000 	andeq	r0, r3, r0
     aa8:	209f7f73 	addscs	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     aac:	2f000008 	svccs	0x00000008
     ab0:	01000008 	tsteq	r0, r8
     ab4:	00005300 	andeq	r5, r0, r0, lsl #6
     ab8:	00000000 	andeq	r0, r0, r0
     abc:	07240000 	streq	r0, [r4, -r0]!
     ac0:	07e40000 	strbeq	r0, [r4, r0]!
     ac4:	00030000 	andeq	r0, r3, r0
     ac8:	e49f6472 	ldr	r6, [pc], #1138	; ad0 <ABORT_STACK_SIZE+0x6d0>
     acc:	f4000007 	vst4.8	{d0-d3}, [r0], r7
     ad0:	03000007 	movweq	r0, #7
     ad4:	9f647100 	svcls	0x00647100
     ad8:	00000804 	andeq	r0, r0, r4, lsl #16
     adc:	0000082f 	andeq	r0, r0, pc, lsr #16
     ae0:	00510001 	subseq	r0, r1, r1
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	44000000 	strmi	r0, [r0], #-0
     aec:	73000008 	movwvc	r0, #8
     af0:	01000008 	tsteq	r0, r8
     af4:	08735000 	ldmdaeq	r3!, {ip, lr}^
     af8:	088c0000 	stmeq	ip, {}	; <UNPREDICTABLE>
     afc:	00010000 	andeq	r0, r1, r0
     b00:	00088c54 	andeq	r8, r8, r4, asr ip
     b04:	00088f00 	andeq	r8, r8, r0, lsl #30
     b08:	50000100 	andpl	r0, r0, r0, lsl #2
     b0c:	0000088f 	andeq	r0, r0, pc, lsl #17
     b10:	000008a4 	andeq	r0, r0, r4, lsr #17
     b14:	a4540001 	ldrbge	r0, [r4], #-1
     b18:	ac000008 	stcge	0, cr0, [r0], {8}
     b1c:	04000008 	streq	r0, [r0], #-8
     b20:	5001f300 	andpl	pc, r1, r0, lsl #6
     b24:	0008ac9f 	muleq	r8, pc, ip	; <UNPREDICTABLE>
     b28:	0008af00 	andeq	sl, r8, r0, lsl #30
     b2c:	50000100 	andpl	r0, r0, r0, lsl #2
     b30:	000008af 	andeq	r0, r0, pc, lsr #17
     b34:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     b38:	b4540001 	ldrblt	r0, [r4], #-1
     b3c:	b7000008 	strlt	r0, [r0, -r8]
     b40:	01000008 	tsteq	r0, r8
     b44:	08b75000 	ldmeq	r7!, {ip, lr}
     b48:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
     b4c:	00010000 	andeq	r0, r1, r0
     b50:	0008bc54 	andeq	fp, r8, r4, asr ip
     b54:	0008c000 	andeq	ip, r8, r0
     b58:	50000100 	andpl	r0, r0, r0, lsl #2
     b5c:	000008c0 	andeq	r0, r0, r0, asr #17
     b60:	000008c4 	andeq	r0, r0, r4, asr #17
     b64:	00540001 	subseq	r0, r4, r1
     b68:	00000000 	andeq	r0, r0, r0
     b6c:	44000000 	strmi	r0, [r0], #-0
     b70:	73000008 	movwvc	r0, #8
     b74:	01000008 	tsteq	r0, r8
     b78:	08735100 	ldmdaeq	r3!, {r8, ip, lr}^
     b7c:	088c0000 	stmeq	ip, {}	; <UNPREDICTABLE>
     b80:	00040000 	andeq	r0, r4, r0
     b84:	9f5101f3 	svcls	0x005101f3
     b88:	0000088c 	andeq	r0, r0, ip, lsl #17
     b8c:	0000088f 	andeq	r0, r0, pc, lsl #17
     b90:	8f510001 	svchi	0x00510001
     b94:	ac000008 	stcge	0, cr0, [r0], {8}
     b98:	04000008 	streq	r0, [r0], #-8
     b9c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     ba0:	0008ac9f 	muleq	r8, pc, ip	; <UNPREDICTABLE>
     ba4:	0008af00 	andeq	sl, r8, r0, lsl #30
     ba8:	51000100 	mrspl	r0, (UNDEF: 16)
     bac:	000008af 	andeq	r0, r0, pc, lsr #17
     bb0:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     bb4:	01f30004 	mvnseq	r0, r4
     bb8:	08b49f51 	ldmeq	r4!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     bbc:	08b70000 	ldmeq	r7!, {}	; <UNPREDICTABLE>
     bc0:	00010000 	andeq	r0, r1, r0
     bc4:	0008b751 	andeq	fp, r8, r1, asr r7
     bc8:	0008bc00 	andeq	fp, r8, r0, lsl #24
     bcc:	f3000400 	vshl.u8	d0, d0, d0
     bd0:	bc9f5101 	ldflts	f5, [pc], {1}
     bd4:	c4000008 	strgt	r0, [r0], #-8
     bd8:	01000008 	tsteq	r0, r8
     bdc:	00005100 	andeq	r5, r0, r0, lsl #2
     be0:	00000000 	andeq	r0, r0, r0
     be4:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     be8:	08740000 	ldmdaeq	r4!, {}^	; <UNPREDICTABLE>
     bec:	00020000 	andeq	r0, r2, r0
     bf0:	08749f30 	ldmdaeq	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}^
     bf4:	087c0000 	ldmdaeq	ip!, {}^	; <UNPREDICTABLE>
     bf8:	00010000 	andeq	r0, r1, r0
     bfc:	00088c50 	andeq	r8, r8, r0, asr ip
     c00:	00089000 	andeq	r9, r8, r0
     c04:	30000200 	andcc	r0, r0, r0, lsl #4
     c08:	0008909f 	muleq	r8, pc, r0	; <UNPREDICTABLE>
     c0c:	00089800 	andeq	r9, r8, r0, lsl #16
     c10:	50000100 	andpl	r0, r0, r0, lsl #2
     c14:	000008ac 	andeq	r0, r0, ip, lsr #17
     c18:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     c1c:	9f300002 	svcls	0x00300002
     c20:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     c24:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     c28:	b4500001 	ldrblt	r0, [r0], #-1
     c2c:	b8000008 	stmdalt	r0, {r3}
     c30:	02000008 	andeq	r0, r0, #8
     c34:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
     c38:	bc000008 	stclt	0, cr0, [r0], {8}
     c3c:	01000008 	tsteq	r0, r8
     c40:	08bc5000 	ldmeq	ip!, {ip, lr}
     c44:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     c48:	00020000 	andeq	r0, r2, r0
     c4c:	00009f30 	andeq	r9, r0, r0, lsr pc
     c50:	00000000 	andeq	r0, r0, r0
     c54:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     c58:	08f30000 	ldmeq	r3!, {}^	; <UNPREDICTABLE>
     c5c:	00010000 	andeq	r0, r1, r0
     c60:	0008f350 	andeq	pc, r8, r0, asr r3	; <UNPREDICTABLE>
     c64:	00090800 	andeq	r0, r9, r0, lsl #16
     c68:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     c6c:	00000908 	andeq	r0, r0, r8, lsl #18
     c70:	0000092c 	andeq	r0, r0, ip, lsr #18
     c74:	01f30004 	mvnseq	r0, r4
     c78:	092c9f50 	stmdbeq	ip!, {r4, r6, r8, r9, sl, fp, ip, pc}
     c7c:	092f0000 	stmdbeq	pc!, {}	; <UNPREDICTABLE>
     c80:	00010000 	andeq	r0, r1, r0
     c84:	00092f50 	andeq	r2, r9, r0, asr pc
     c88:	00093400 	andeq	r3, r9, r0, lsl #8
     c8c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     c90:	00000934 	andeq	r0, r0, r4, lsr r9
     c94:	00000937 	andeq	r0, r0, r7, lsr r9
     c98:	37500001 	ldrbcc	r0, [r0, -r1]
     c9c:	3c000009 	stccc	0, cr0, [r0], {9}
     ca0:	01000009 	tsteq	r0, r9
     ca4:	093c5400 	ldmdbeq	ip!, {sl, ip, lr}
     ca8:	093f0000 	ldmdbeq	pc!, {}	; <UNPREDICTABLE>
     cac:	00010000 	andeq	r0, r1, r0
     cb0:	00093f50 	andeq	r3, r9, r0, asr pc
     cb4:	00094400 	andeq	r4, r9, r0, lsl #8
     cb8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     cbc:	00000944 	andeq	r0, r0, r4, asr #18
     cc0:	00000948 	andeq	r0, r0, r8, asr #18
     cc4:	48500001 	ldmdami	r0, {r0}^
     cc8:	4c000009 	stcmi	0, cr0, [r0], {9}
     ccc:	01000009 	tsteq	r0, r9
     cd0:	00005400 	andeq	r5, r0, r0, lsl #8
     cd4:	00000000 	andeq	r0, r0, r0
     cd8:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     cdc:	08f30000 	ldmeq	r3!, {}^	; <UNPREDICTABLE>
     ce0:	00010000 	andeq	r0, r1, r0
     ce4:	0008f351 	andeq	pc, r8, r1, asr r3	; <UNPREDICTABLE>
     ce8:	00092c00 	andeq	r2, r9, r0, lsl #24
     cec:	f3000400 	vshl.u8	d0, d0, d0
     cf0:	2c9f5101 	ldfcss	f5, [pc], {1}
     cf4:	2f000009 	svccs	0x00000009
     cf8:	01000009 	tsteq	r0, r9
     cfc:	092f5100 	stmdbeq	pc!, {r8, ip, lr}	; <UNPREDICTABLE>
     d00:	09340000 	ldmdbeq	r4!, {}	; <UNPREDICTABLE>
     d04:	00040000 	andeq	r0, r4, r0
     d08:	9f5101f3 	svcls	0x005101f3
     d0c:	00000934 	andeq	r0, r0, r4, lsr r9
     d10:	00000937 	andeq	r0, r0, r7, lsr r9
     d14:	37510001 	ldrbcc	r0, [r1, -r1]
     d18:	3c000009 	stccc	0, cr0, [r0], {9}
     d1c:	04000009 	streq	r0, [r0], #-9
     d20:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     d24:	00093c9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     d28:	00093f00 	andeq	r3, r9, r0, lsl #30
     d2c:	51000100 	mrspl	r0, (UNDEF: 16)
     d30:	0000093f 	andeq	r0, r0, pc, lsr r9
     d34:	00000944 	andeq	r0, r0, r4, asr #18
     d38:	01f30004 	mvnseq	r0, r4
     d3c:	09449f51 	stmdbeq	r4, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
     d40:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
     d44:	00010000 	andeq	r0, r1, r0
     d48:	00000051 	andeq	r0, r0, r1, asr r0
     d4c:	00000000 	andeq	r0, r0, r0
     d50:	0008d400 	andeq	sp, r8, r0, lsl #8
     d54:	0008f300 	andeq	pc, r8, r0, lsl #6
     d58:	51000100 	mrspl	r0, (UNDEF: 16)
     d5c:	000008f3 	strdeq	r0, [r0], -r3
     d60:	0000092c 	andeq	r0, r0, ip, lsr #18
     d64:	01f30004 	mvnseq	r0, r4
     d68:	092c9f51 	stmdbeq	ip!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     d6c:	092f0000 	stmdbeq	pc!, {}	; <UNPREDICTABLE>
     d70:	00010000 	andeq	r0, r1, r0
     d74:	00092f51 	andeq	r2, r9, r1, asr pc
     d78:	00093400 	andeq	r3, r9, r0, lsl #8
     d7c:	f3000400 	vshl.u8	d0, d0, d0
     d80:	349f5101 	ldrcc	r5, [pc], #257	; d88 <ABORT_STACK_SIZE+0x988>
     d84:	37000009 	strcc	r0, [r0, -r9]
     d88:	01000009 	tsteq	r0, r9
     d8c:	09375100 	ldmdbeq	r7!, {r8, ip, lr}
     d90:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
     d94:	00040000 	andeq	r0, r4, r0
     d98:	9f5101f3 	svcls	0x005101f3
     d9c:	0000093c 	andeq	r0, r0, ip, lsr r9
     da0:	0000093f 	andeq	r0, r0, pc, lsr r9
     da4:	3f510001 	svccc	0x00510001
     da8:	44000009 	strmi	r0, [r0], #-9
     dac:	04000009 	streq	r0, [r0], #-9
     db0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     db4:	0009449f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     db8:	00094c00 	andeq	r4, r9, r0, lsl #24
     dbc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     dc8:	000008d4 	ldrdeq	r0, [r0], -r4
     dcc:	000008f3 	strdeq	r0, [r0], -r3
     dd0:	f3500001 	vhadd.u16	d16, d0, d1
     dd4:	08000008 	stmdaeq	r0, {r3}
     dd8:	01000009 	tsteq	r0, r9
     ddc:	09085400 	stmdbeq	r8, {sl, ip, lr}
     de0:	092c0000 	stmdbeq	ip!, {}	; <UNPREDICTABLE>
     de4:	00040000 	andeq	r0, r4, r0
     de8:	9f5001f3 	svcls	0x005001f3
     dec:	0000092c 	andeq	r0, r0, ip, lsr #18
     df0:	0000092f 	andeq	r0, r0, pc, lsr #18
     df4:	2f500001 	svccs	0x00500001
     df8:	34000009 	strcc	r0, [r0], #-9
     dfc:	01000009 	tsteq	r0, r9
     e00:	09345400 	ldmdbeq	r4!, {sl, ip, lr}
     e04:	09370000 	ldmdbeq	r7!, {}	; <UNPREDICTABLE>
     e08:	00010000 	andeq	r0, r1, r0
     e0c:	00093750 	andeq	r3, r9, r0, asr r7
     e10:	00093c00 	andeq	r3, r9, r0, lsl #24
     e14:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     e18:	0000093c 	andeq	r0, r0, ip, lsr r9
     e1c:	0000093f 	andeq	r0, r0, pc, lsr r9
     e20:	3f500001 	svccc	0x00500001
     e24:	44000009 	strmi	r0, [r0], #-9
     e28:	01000009 	tsteq	r0, r9
     e2c:	09445400 	stmdbeq	r4, {sl, ip, lr}^
     e30:	09480000 	stmdbeq	r8, {}^	; <UNPREDICTABLE>
     e34:	00010000 	andeq	r0, r1, r0
     e38:	00094850 	andeq	r4, r9, r0, asr r8
     e3c:	00094c00 	andeq	r4, r9, r0, lsl #24
     e40:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     e4c:	000008d4 	ldrdeq	r0, [r0], -r4
     e50:	000008f4 	strdeq	r0, [r0], -r4
     e54:	9f300002 	svcls	0x00300002
     e58:	000008f4 	strdeq	r0, [r0], -r4
     e5c:	000008fc 	strdeq	r0, [r0], -ip
     e60:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     e64:	30000009 	andcc	r0, r0, r9
     e68:	02000009 	andeq	r0, r0, #9
     e6c:	309f3000 	addscc	r3, pc, r0
     e70:	34000009 	strcc	r0, [r0], #-9
     e74:	01000009 	tsteq	r0, r9
     e78:	09345000 	ldmdbeq	r4!, {ip, lr}
     e7c:	09380000 	ldmdbeq	r8!, {}	; <UNPREDICTABLE>
     e80:	00020000 	andeq	r0, r2, r0
     e84:	09389f30 	ldmdbeq	r8!, {r4, r5, r8, r9, sl, fp, ip, pc}
     e88:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
     e8c:	00010000 	andeq	r0, r1, r0
     e90:	00093c50 	andeq	r3, r9, r0, asr ip
     e94:	00094000 	andeq	r4, r9, r0
     e98:	30000200 	andcc	r0, r0, r0, lsl #4
     e9c:	0009409f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
     ea0:	00094400 	andeq	r4, r9, r0, lsl #8
     ea4:	50000100 	andpl	r0, r0, r0, lsl #2
     ea8:	00000944 	andeq	r0, r0, r4, asr #18
     eac:	0000094c 	andeq	r0, r0, ip, asr #18
     eb0:	9f300002 	svcls	0x00300002
	...
     ebc:	0000094c 	andeq	r0, r0, ip, asr #18
     ec0:	0000097b 	andeq	r0, r0, fp, ror r9
     ec4:	7b500001 	blvc	1400ed0 <STACK_SIZE+0xc00ed0>
     ec8:	90000009 	andls	r0, r0, r9
     ecc:	01000009 	tsteq	r0, r9
     ed0:	09905400 	ldmibeq	r0, {sl, ip, lr}
     ed4:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
     ed8:	00040000 	andeq	r0, r4, r0
     edc:	9f5001f3 	svcls	0x005001f3
     ee0:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     ee4:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
     ee8:	b7500001 	ldrblt	r0, [r0, -r1]
     eec:	bc000009 	stclt	0, cr0, [r0], {9}
     ef0:	01000009 	tsteq	r0, r9
     ef4:	09bc5400 	ldmibeq	ip!, {sl, ip, lr}
     ef8:	09bf0000 	ldmibeq	pc!, {}	; <UNPREDICTABLE>
     efc:	00010000 	andeq	r0, r1, r0
     f00:	0009bf50 	andeq	fp, r9, r0, asr pc
     f04:	0009c400 	andeq	ip, r9, r0, lsl #8
     f08:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     f0c:	000009c4 	andeq	r0, r0, r4, asr #19
     f10:	000009c7 	andeq	r0, r0, r7, asr #19
     f14:	c7500001 	ldrbgt	r0, [r0, -r1]
     f18:	cc000009 	stcgt	0, cr0, [r0], {9}
     f1c:	01000009 	tsteq	r0, r9
     f20:	09cc5400 	stmibeq	ip, {sl, ip, lr}^
     f24:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
     f28:	00010000 	andeq	r0, r1, r0
     f2c:	0009d050 	andeq	sp, r9, r0, asr r0
     f30:	0009d400 	andeq	sp, r9, r0, lsl #8
     f34:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     f40:	0000094c 	andeq	r0, r0, ip, asr #18
     f44:	0000097b 	andeq	r0, r0, fp, ror r9
     f48:	7b510001 	blvc	1440f54 <STACK_SIZE+0xc40f54>
     f4c:	b4000009 	strlt	r0, [r0], #-9
     f50:	04000009 	streq	r0, [r0], #-9
     f54:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     f58:	0009b49f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     f5c:	0009b700 	andeq	fp, r9, r0, lsl #14
     f60:	51000100 	mrspl	r0, (UNDEF: 16)
     f64:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
     f68:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     f6c:	01f30004 	mvnseq	r0, r4
     f70:	09bc9f51 	ldmibeq	ip!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     f74:	09bf0000 	ldmibeq	pc!, {}	; <UNPREDICTABLE>
     f78:	00010000 	andeq	r0, r1, r0
     f7c:	0009bf51 	andeq	fp, r9, r1, asr pc
     f80:	0009c400 	andeq	ip, r9, r0, lsl #8
     f84:	f3000400 	vshl.u8	d0, d0, d0
     f88:	c49f5101 	ldrgt	r5, [pc], #257	; f90 <ABORT_STACK_SIZE+0xb90>
     f8c:	c7000009 	strgt	r0, [r0, -r9]
     f90:	01000009 	tsteq	r0, r9
     f94:	09c75100 	stmibeq	r7, {r8, ip, lr}^
     f98:	09cc0000 	stmibeq	ip, {}^	; <UNPREDICTABLE>
     f9c:	00040000 	andeq	r0, r4, r0
     fa0:	9f5101f3 	svcls	0x005101f3
     fa4:	000009cc 	andeq	r0, r0, ip, asr #19
     fa8:	000009d4 	ldrdeq	r0, [r0], -r4
     fac:	00510001 	subseq	r0, r1, r1
     fb0:	00000000 	andeq	r0, r0, r0
     fb4:	5c000000 	stcpl	0, cr0, [r0], {-0}
     fb8:	7b000009 	blvc	fe4 <ABORT_STACK_SIZE+0xbe4>
     fbc:	01000009 	tsteq	r0, r9
     fc0:	097b5100 	ldmdbeq	fp!, {r8, ip, lr}^
     fc4:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
     fc8:	00040000 	andeq	r0, r4, r0
     fcc:	9f5101f3 	svcls	0x005101f3
     fd0:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     fd4:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
     fd8:	b7510001 	ldrblt	r0, [r1, -r1]
     fdc:	bc000009 	stclt	0, cr0, [r0], {9}
     fe0:	04000009 	streq	r0, [r0], #-9
     fe4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     fe8:	0009bc9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     fec:	0009bf00 	andeq	fp, r9, r0, lsl #30
     ff0:	51000100 	mrspl	r0, (UNDEF: 16)
     ff4:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
     ff8:	000009c4 	andeq	r0, r0, r4, asr #19
     ffc:	01f30004 	mvnseq	r0, r4
    1000:	09c49f51 	stmibeq	r4, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
    1004:	09c70000 	stmibeq	r7, {}^	; <UNPREDICTABLE>
    1008:	00010000 	andeq	r0, r1, r0
    100c:	0009c751 	andeq	ip, r9, r1, asr r7
    1010:	0009cc00 	andeq	ip, r9, r0, lsl #24
    1014:	f3000400 	vshl.u8	d0, d0, d0
    1018:	cc9f5101 	ldfgts	f5, [pc], {1}
    101c:	d4000009 	strle	r0, [r0], #-9
    1020:	01000009 	tsteq	r0, r9
    1024:	00005100 	andeq	r5, r0, r0, lsl #2
    1028:	00000000 	andeq	r0, r0, r0
    102c:	095c0000 	ldmdbeq	ip, {}^	; <UNPREDICTABLE>
    1030:	097b0000 	ldmdbeq	fp!, {}^	; <UNPREDICTABLE>
    1034:	00010000 	andeq	r0, r1, r0
    1038:	00097b50 	andeq	r7, r9, r0, asr fp
    103c:	00099000 	andeq	r9, r9, r0
    1040:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1044:	00000990 	muleq	r0, r0, r9
    1048:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    104c:	01f30004 	mvnseq	r0, r4
    1050:	09b49f50 	ldmibeq	r4!, {r4, r6, r8, r9, sl, fp, ip, pc}
    1054:	09b70000 	ldmibeq	r7!, {}	; <UNPREDICTABLE>
    1058:	00010000 	andeq	r0, r1, r0
    105c:	0009b750 	andeq	fp, r9, r0, asr r7
    1060:	0009bc00 	andeq	fp, r9, r0, lsl #24
    1064:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1068:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    106c:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
    1070:	bf500001 	svclt	0x00500001
    1074:	c4000009 	strgt	r0, [r0], #-9
    1078:	01000009 	tsteq	r0, r9
    107c:	09c45400 	stmibeq	r4, {sl, ip, lr}^
    1080:	09c70000 	stmibeq	r7, {}^	; <UNPREDICTABLE>
    1084:	00010000 	andeq	r0, r1, r0
    1088:	0009c750 	andeq	ip, r9, r0, asr r7
    108c:	0009cc00 	andeq	ip, r9, r0, lsl #24
    1090:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1094:	000009cc 	andeq	r0, r0, ip, asr #19
    1098:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    109c:	d0500001 	subsle	r0, r0, r1
    10a0:	d4000009 	strle	r0, [r0], #-9
    10a4:	01000009 	tsteq	r0, r9
    10a8:	00005400 	andeq	r5, r0, r0, lsl #8
    10ac:	00000000 	andeq	r0, r0, r0
    10b0:	095c0000 	ldmdbeq	ip, {}^	; <UNPREDICTABLE>
    10b4:	097c0000 	ldmdbeq	ip!, {}^	; <UNPREDICTABLE>
    10b8:	00020000 	andeq	r0, r2, r0
    10bc:	097c9f30 	ldmdbeq	ip!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    10c0:	09840000 	stmibeq	r4, {}	; <UNPREDICTABLE>
    10c4:	00010000 	andeq	r0, r1, r0
    10c8:	0009b450 	andeq	fp, r9, r0, asr r4
    10cc:	0009b800 	andeq	fp, r9, r0, lsl #16
    10d0:	30000200 	andcc	r0, r0, r0, lsl #4
    10d4:	0009b89f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
    10d8:	0009bc00 	andeq	fp, r9, r0, lsl #24
    10dc:	50000100 	andpl	r0, r0, r0, lsl #2
    10e0:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    10e4:	000009c0 	andeq	r0, r0, r0, asr #19
    10e8:	9f300002 	svcls	0x00300002
    10ec:	000009c0 	andeq	r0, r0, r0, asr #19
    10f0:	000009c4 	andeq	r0, r0, r4, asr #19
    10f4:	c4500001 	ldrbgt	r0, [r0], #-1
    10f8:	c8000009 	stmdagt	r0, {r0, r3}
    10fc:	02000009 	andeq	r0, r0, #9
    1100:	c89f3000 	ldmgt	pc, {ip, sp}	; <UNPREDICTABLE>
    1104:	cc000009 	stcgt	0, cr0, [r0], {9}
    1108:	01000009 	tsteq	r0, r9
    110c:	09cc5000 	stmibeq	ip, {ip, lr}^
    1110:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    1114:	00020000 	andeq	r0, r2, r0
    1118:	00009f30 	andeq	r9, r0, r0, lsr pc
    111c:	00000000 	andeq	r0, r0, r0
    1120:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    1124:	0a030000 	beq	c112c <IRQ_STACK_SIZE+0xb912c>
    1128:	00010000 	andeq	r0, r1, r0
    112c:	000a0350 	andeq	r0, sl, r0, asr r3
    1130:	000a1800 	andeq	r1, sl, r0, lsl #16
    1134:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1138:	00000a18 	andeq	r0, r0, r8, lsl sl
    113c:	00000a3c 	andeq	r0, r0, ip, lsr sl
    1140:	01f30004 	mvnseq	r0, r4
    1144:	0a3c9f50 	beq	f28e8c <STACK_SIZE+0x728e8c>
    1148:	0a3f0000 	beq	fc1150 <STACK_SIZE+0x7c1150>
    114c:	00010000 	andeq	r0, r1, r0
    1150:	000a3f50 	andeq	r3, sl, r0, asr pc
    1154:	000a4400 	andeq	r4, sl, r0, lsl #8
    1158:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    115c:	00000a44 	andeq	r0, r0, r4, asr #20
    1160:	00000a47 	andeq	r0, r0, r7, asr #20
    1164:	47500001 	ldrbmi	r0, [r0, -r1]
    1168:	4c00000a 	stcmi	0, cr0, [r0], {10}
    116c:	0100000a 	tsteq	r0, sl
    1170:	0a4c5400 	beq	1316178 <STACK_SIZE+0xb16178>
    1174:	0a4f0000 	beq	13c117c <STACK_SIZE+0xbc117c>
    1178:	00010000 	andeq	r0, r1, r0
    117c:	000a4f50 	andeq	r4, sl, r0, asr pc
    1180:	000a5400 	andeq	r5, sl, r0, lsl #8
    1184:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1188:	00000a54 	andeq	r0, r0, r4, asr sl
    118c:	00000a58 	andeq	r0, r0, r8, asr sl
    1190:	58500001 	ldmdapl	r0, {r0}^
    1194:	5c00000a 	stcpl	0, cr0, [r0], {10}
    1198:	0100000a 	tsteq	r0, sl
    119c:	00005400 	andeq	r5, r0, r0, lsl #8
    11a0:	00000000 	andeq	r0, r0, r0
    11a4:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    11a8:	0a030000 	beq	c11b0 <IRQ_STACK_SIZE+0xb91b0>
    11ac:	00010000 	andeq	r0, r1, r0
    11b0:	000a0351 	andeq	r0, sl, r1, asr r3
    11b4:	000a3c00 	andeq	r3, sl, r0, lsl #24
    11b8:	f3000400 	vshl.u8	d0, d0, d0
    11bc:	3c9f5101 	ldfccs	f5, [pc], {1}
    11c0:	3f00000a 	svccc	0x0000000a
    11c4:	0100000a 	tsteq	r0, sl
    11c8:	0a3f5100 	beq	fd55d0 <STACK_SIZE+0x7d55d0>
    11cc:	0a440000 	beq	11011d4 <STACK_SIZE+0x9011d4>
    11d0:	00040000 	andeq	r0, r4, r0
    11d4:	9f5101f3 	svcls	0x005101f3
    11d8:	00000a44 	andeq	r0, r0, r4, asr #20
    11dc:	00000a47 	andeq	r0, r0, r7, asr #20
    11e0:	47510001 	ldrbmi	r0, [r1, -r1]
    11e4:	4c00000a 	stcmi	0, cr0, [r0], {10}
    11e8:	0400000a 	streq	r0, [r0], #-10
    11ec:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    11f0:	000a4c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
    11f4:	000a4f00 	andeq	r4, sl, r0, lsl #30
    11f8:	51000100 	mrspl	r0, (UNDEF: 16)
    11fc:	00000a4f 	andeq	r0, r0, pc, asr #20
    1200:	00000a54 	andeq	r0, r0, r4, asr sl
    1204:	01f30004 	mvnseq	r0, r4
    1208:	0a549f51 	beq	1528f54 <STACK_SIZE+0xd28f54>
    120c:	0a5c0000 	beq	1701214 <STACK_SIZE+0xf01214>
    1210:	00010000 	andeq	r0, r1, r0
    1214:	00000051 	andeq	r0, r0, r1, asr r0
    1218:	00000000 	andeq	r0, r0, r0
    121c:	0009e400 	andeq	lr, r9, r0, lsl #8
    1220:	000a0300 	andeq	r0, sl, r0, lsl #6
    1224:	51000100 	mrspl	r0, (UNDEF: 16)
    1228:	00000a03 	andeq	r0, r0, r3, lsl #20
    122c:	00000a3c 	andeq	r0, r0, ip, lsr sl
    1230:	01f30004 	mvnseq	r0, r4
    1234:	0a3c9f51 	beq	f28f80 <STACK_SIZE+0x728f80>
    1238:	0a3f0000 	beq	fc1240 <STACK_SIZE+0x7c1240>
    123c:	00010000 	andeq	r0, r1, r0
    1240:	000a3f51 	andeq	r3, sl, r1, asr pc
    1244:	000a4400 	andeq	r4, sl, r0, lsl #8
    1248:	f3000400 	vshl.u8	d0, d0, d0
    124c:	449f5101 	ldrmi	r5, [pc], #257	; 1254 <ABORT_STACK_SIZE+0xe54>
    1250:	4700000a 	strmi	r0, [r0, -sl]
    1254:	0100000a 	tsteq	r0, sl
    1258:	0a475100 	beq	11d5660 <STACK_SIZE+0x9d5660>
    125c:	0a4c0000 	beq	1301264 <STACK_SIZE+0xb01264>
    1260:	00040000 	andeq	r0, r4, r0
    1264:	9f5101f3 	svcls	0x005101f3
    1268:	00000a4c 	andeq	r0, r0, ip, asr #20
    126c:	00000a4f 	andeq	r0, r0, pc, asr #20
    1270:	4f510001 	svcmi	0x00510001
    1274:	5400000a 	strpl	r0, [r0], #-10
    1278:	0400000a 	streq	r0, [r0], #-10
    127c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1280:	000a549f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
    1284:	000a5c00 	andeq	r5, sl, r0, lsl #24
    1288:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1294:	000009e4 	andeq	r0, r0, r4, ror #19
    1298:	00000a03 	andeq	r0, r0, r3, lsl #20
    129c:	03500001 	cmpeq	r0, #1
    12a0:	1800000a 	stmdane	r0, {r1, r3}
    12a4:	0100000a 	tsteq	r0, sl
    12a8:	0a185400 	beq	6162b0 <IRQ_STACK_SIZE+0x60e2b0>
    12ac:	0a3c0000 	beq	f012b4 <STACK_SIZE+0x7012b4>
    12b0:	00040000 	andeq	r0, r4, r0
    12b4:	9f5001f3 	svcls	0x005001f3
    12b8:	00000a3c 	andeq	r0, r0, ip, lsr sl
    12bc:	00000a3f 	andeq	r0, r0, pc, lsr sl
    12c0:	3f500001 	svccc	0x00500001
    12c4:	4400000a 	strmi	r0, [r0], #-10
    12c8:	0100000a 	tsteq	r0, sl
    12cc:	0a445400 	beq	11162d4 <STACK_SIZE+0x9162d4>
    12d0:	0a470000 	beq	11c12d8 <STACK_SIZE+0x9c12d8>
    12d4:	00010000 	andeq	r0, r1, r0
    12d8:	000a4750 	andeq	r4, sl, r0, asr r7
    12dc:	000a4c00 	andeq	r4, sl, r0, lsl #24
    12e0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    12e4:	00000a4c 	andeq	r0, r0, ip, asr #20
    12e8:	00000a4f 	andeq	r0, r0, pc, asr #20
    12ec:	4f500001 	svcmi	0x00500001
    12f0:	5400000a 	strpl	r0, [r0], #-10
    12f4:	0100000a 	tsteq	r0, sl
    12f8:	0a545400 	beq	1516300 <STACK_SIZE+0xd16300>
    12fc:	0a580000 	beq	1601304 <STACK_SIZE+0xe01304>
    1300:	00010000 	andeq	r0, r1, r0
    1304:	000a5850 	andeq	r5, sl, r0, asr r8
    1308:	000a5c00 	andeq	r5, sl, r0, lsl #24
    130c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1318:	000009e4 	andeq	r0, r0, r4, ror #19
    131c:	00000a04 	andeq	r0, r0, r4, lsl #20
    1320:	9f300002 	svcls	0x00300002
    1324:	00000a04 	andeq	r0, r0, r4, lsl #20
    1328:	00000a0c 	andeq	r0, r0, ip, lsl #20
    132c:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1330:	4000000a 	andmi	r0, r0, sl
    1334:	0200000a 	andeq	r0, r0, #10
    1338:	409f3000 	addsmi	r3, pc, r0
    133c:	4400000a 	strmi	r0, [r0], #-10
    1340:	0100000a 	tsteq	r0, sl
    1344:	0a445000 	beq	111534c <STACK_SIZE+0x91534c>
    1348:	0a480000 	beq	1201350 <STACK_SIZE+0xa01350>
    134c:	00020000 	andeq	r0, r2, r0
    1350:	0a489f30 	beq	1229018 <STACK_SIZE+0xa29018>
    1354:	0a4c0000 	beq	130135c <STACK_SIZE+0xb0135c>
    1358:	00010000 	andeq	r0, r1, r0
    135c:	000a4c50 	andeq	r4, sl, r0, asr ip
    1360:	000a5000 	andeq	r5, sl, r0
    1364:	30000200 	andcc	r0, r0, r0, lsl #4
    1368:	000a509f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
    136c:	000a5400 	andeq	r5, sl, r0, lsl #8
    1370:	50000100 	andpl	r0, r0, r0, lsl #2
    1374:	00000a54 	andeq	r0, r0, r4, asr sl
    1378:	00000a5c 	andeq	r0, r0, ip, asr sl
    137c:	9f300002 	svcls	0x00300002
	...
    1388:	00000b14 	andeq	r0, r0, r4, lsl fp
    138c:	00000b1c 	andeq	r0, r0, ip, lsl fp
    1390:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1394:	3000000b 	andcc	r0, r0, fp
    1398:	0400000b 	streq	r0, [r0], #-11
    139c:	5001f300 	andpl	pc, r1, r0, lsl #6
    13a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    13a4:	00000000 	andeq	r0, r0, r0
    13a8:	000b3000 	andeq	r3, fp, r0
    13ac:	000b4000 	andeq	r4, fp, r0
    13b0:	50000100 	andpl	r0, r0, r0, lsl #2
    13b4:	00000b40 	andeq	r0, r0, r0, asr #22
    13b8:	00000b64 	andeq	r0, r0, r4, ror #22
    13bc:	01f30004 	mvnseq	r0, r4
    13c0:	00009f50 	andeq	r9, r0, r0, asr pc
    13c4:	00000000 	andeq	r0, r0, r0
    13c8:	0b940000 	bleq	fe5013d0 <PCB_BASE_APP1+0xb9a011d0>
    13cc:	0b9c0000 	bleq	fe7013d4 <PCB_BASE_APP1+0xb9c011d4>
    13d0:	00010000 	andeq	r0, r1, r0
    13d4:	000b9c50 	andeq	r9, fp, r0, asr ip
    13d8:	000bb000 	andeq	fp, fp, r0
    13dc:	f3000400 	vshl.u8	d0, d0, d0
    13e0:	009f5001 	addseq	r5, pc, r1
    13e4:	00000000 	andeq	r0, r0, r0
    13e8:	b0000000 	andlt	r0, r0, r0
    13ec:	b400000b 	strlt	r0, [r0], #-11
    13f0:	0100000b 	tsteq	r0, fp
    13f4:	0bb45000 	bleq	fed153fc <PCB_BASE_APP1+0xba2151fc>
    13f8:	0bd00000 	bleq	ff401400 <PCB_BASE_APP1+0xba901200>
    13fc:	00040000 	andeq	r0, r4, r0
    1400:	9f5001f3 	svcls	0x005001f3
	...
    140c:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
    1410:	00000bc0 	andeq	r0, r0, r0, asr #23
    1414:	c0510001 	subsgt	r0, r1, r1
    1418:	d000000b 	andle	r0, r0, fp
    141c:	0400000b 	streq	r0, [r0], #-11
    1420:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1424:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1428:	00000000 	andeq	r0, r0, r0
    142c:	000bd000 	andeq	sp, fp, r0
    1430:	000be000 	andeq	lr, fp, r0
    1434:	50000100 	andpl	r0, r0, r0, lsl #2
    1438:	00000be0 	andeq	r0, r0, r0, ror #23
    143c:	00000c04 	andeq	r0, r0, r4, lsl #24
    1440:	01f30004 	mvnseq	r0, r4
    1444:	00009f50 	andeq	r9, r0, r0, asr pc
    1448:	00000000 	andeq	r0, r0, r0
    144c:	0c340000 	ldceq	0, cr0, [r4], #-0
    1450:	0c3c0000 	ldceq	0, cr0, [ip], #-0
    1454:	00010000 	andeq	r0, r1, r0
    1458:	000c3c50 	andeq	r3, ip, r0, asr ip
    145c:	000c5000 	andeq	r5, ip, r0
    1460:	f3000400 	vshl.u8	d0, d0, d0
    1464:	009f5001 	addseq	r5, pc, r1
    1468:	00000000 	andeq	r0, r0, r0
    146c:	50000000 	andpl	r0, r0, r0
    1470:	5400000c 	strpl	r0, [r0], #-12
    1474:	0100000c 	tsteq	r0, ip
    1478:	0c545000 	mraeq	r5, r4, acc0
    147c:	0c700000 	ldcleq	0, cr0, [r0], #-0
    1480:	00040000 	andeq	r0, r4, r0
    1484:	9f5001f3 	svcls	0x005001f3
	...
    1490:	00000c50 	andeq	r0, r0, r0, asr ip
    1494:	00000c60 	andeq	r0, r0, r0, ror #24
    1498:	60510001 	subsvs	r0, r1, r1
    149c:	7000000c 	andvc	r0, r0, ip
    14a0:	0400000c 	streq	r0, [r0], #-12
    14a4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    14a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    14ac:	00000000 	andeq	r0, r0, r0
    14b0:	000c7000 	andeq	r7, ip, r0
    14b4:	000c8000 	andeq	r8, ip, r0
    14b8:	50000100 	andpl	r0, r0, r0, lsl #2
    14bc:	00000c80 	andeq	r0, r0, r0, lsl #25
    14c0:	00000ca4 	andeq	r0, r0, r4, lsr #25
    14c4:	01f30004 	mvnseq	r0, r4
    14c8:	00009f50 	andeq	r9, r0, r0, asr pc
    14cc:	00000000 	andeq	r0, r0, r0
    14d0:	0ca40000 	stceq	0, cr0, [r4]
    14d4:	0ca80000 	stceq	0, cr0, [r8]
    14d8:	00010000 	andeq	r0, r1, r0
    14dc:	000ca850 	andeq	sl, ip, r0, asr r8
    14e0:	000cc000 	andeq	ip, ip, r0
    14e4:	f3000400 	vshl.u8	d0, d0, d0
    14e8:	c09f5001 	addsgt	r5, pc, r1
    14ec:	e800000c 	stmda	r0, {r2, r3}
    14f0:	0900000c 	stmdbeq	r0, {r2, r3}
    14f4:	5001f300 	andpl	pc, r1, r0, lsl #6
    14f8:	40808011 	addmi	r8, r0, r1, lsl r0
    14fc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1500:	00000000 	andeq	r0, r0, r0
    1504:	0ca40000 	stceq	0, cr0, [r4]
    1508:	0cb00000 	ldceq	0, cr0, [r0]
    150c:	00010000 	andeq	r0, r1, r0
    1510:	000cb051 	andeq	fp, ip, r1, asr r0
    1514:	000ce800 	andeq	lr, ip, r0, lsl #16
    1518:	f3000400 	vshl.u8	d0, d0, d0
    151c:	009f5101 	addseq	r5, pc, r1, lsl #2
    1520:	00000000 	andeq	r0, r0, r0
    1524:	a4000000 	strge	r0, [r0], #-0
    1528:	ac00000c 	stcge	0, cr0, [r0], {12}
    152c:	0100000c 	tsteq	r0, ip
    1530:	0cac5200 	sfmeq	f5, 4, [ip]
    1534:	0cc00000 	stcleq	0, cr0, [r0], {0}
    1538:	00040000 	andeq	r0, r4, r0
    153c:	9f5201f3 	svcls	0x005201f3
    1540:	00000cc0 	andeq	r0, r0, r0, asr #25
    1544:	00000ce4 	andeq	r0, r0, r4, ror #25
    1548:	e4540001 	ldrb	r0, [r4], #-1
    154c:	e800000c 	stmda	r0, {r2, r3}
    1550:	0800000c 	stmdaeq	r0, {r2, r3}
    1554:	5201f300 	andpl	pc, r1, #0, 6
    1558:	24442544 	strbcs	r2, [r4], #-1348	; 0xfffffabc
    155c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1560:	00000000 	andeq	r0, r0, r0
    1564:	000cc400 	andeq	ip, ip, r0, lsl #8
    1568:	000cc800 	andeq	ip, ip, r0, lsl #16
    156c:	30000200 	andcc	r0, r0, r0, lsl #4
    1570:	000cc89f 	muleq	ip, pc, r8	; <UNPREDICTABLE>
    1574:	000cd000 	andeq	sp, ip, r0
    1578:	52000100 	andpl	r0, r0, #0, 2
    157c:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1580:	00000cdc 	ldrdeq	r0, [r0], -ip
    1584:	7f720003 	svcvc	0x00720003
    1588:	000cdc9f 	muleq	ip, pc, ip	; <UNPREDICTABLE>
    158c:	000ce800 	andeq	lr, ip, r0, lsl #16
    1590:	52000100 	andpl	r0, r0, #0, 2
	...
    159c:	00000d00 	andeq	r0, r0, r0, lsl #26
    15a0:	00000d8c 	andeq	r0, r0, ip, lsl #27
    15a4:	00560001 	subseq	r0, r6, r1
	...
    15b0:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    15b4:	0200000d 	andeq	r0, r0, #13
    15b8:	089f3000 	ldmeq	pc, {ip, sp}	; <UNPREDICTABLE>
    15bc:	1000000d 	andne	r0, r0, sp
    15c0:	0100000d 	tsteq	r0, sp
    15c4:	0d105400 	cfldrseq	mvf5, [r0, #-0]
    15c8:	0d140000 	ldceq	0, cr0, [r4, #-0]
    15cc:	00030000 	andeq	r0, r3, r0
    15d0:	149f7f74 	ldrne	r7, [pc], #3956	; 15d8 <ABORT_STACK_SIZE+0x11d8>
    15d4:	8c00000d 	stchi	0, cr0, [r0], {13}
    15d8:	0100000d 	tsteq	r0, sp
    15dc:	00005400 	andeq	r5, r0, r0, lsl #8
    15e0:	00000000 	andeq	r0, r0, r0
    15e4:	0dac0000 	stceq	0, cr0, [ip]
    15e8:	0e340000 	cdpeq	0, 3, cr0, cr4, cr0, {0}
    15ec:	00010000 	andeq	r0, r1, r0
    15f0:	00000056 	andeq	r0, r0, r6, asr r0
    15f4:	00000000 	andeq	r0, r0, r0
    15f8:	000dac00 	andeq	sl, sp, r0, lsl #24
    15fc:	000db400 	andeq	fp, sp, r0, lsl #8
    1600:	30000200 	andcc	r0, r0, r0, lsl #4
    1604:	000db49f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    1608:	000dbc00 	andeq	fp, sp, r0, lsl #24
    160c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1610:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
    1614:	00000dc0 	andeq	r0, r0, r0, asr #27
    1618:	7f740003 	svcvc	0x00740003
    161c:	000dc09f 	muleq	sp, pc, r0	; <UNPREDICTABLE>
    1620:	000e0400 	andeq	r0, lr, r0, lsl #8
    1624:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1630:	00000e28 	andeq	r0, r0, r8, lsr #28
    1634:	00000e34 	andeq	r0, r0, r4, lsr lr
    1638:	9f300002 	svcls	0x00300002
    163c:	00000e34 	andeq	r0, r0, r4, lsr lr
    1640:	00000e74 	andeq	r0, r0, r4, ror lr
    1644:	74530001 	ldrbvc	r0, [r3], #-1
    1648:	e400000e 	str	r0, [r0], #-14
    164c:	0300000e 	movweq	r0, #14
    1650:	9f787300 	svcls	0x00787300
    1654:	00000ee4 	andeq	r0, r0, r4, ror #29
    1658:	00000ef8 	strdeq	r0, [r0], -r8
    165c:	f8530001 			; <UNDEFINED> instruction: 0xf8530001
    1660:	0800000e 	stmdaeq	r0, {r1, r2, r3}
    1664:	0300000f 	movweq	r0, #15
    1668:	9f7f7300 	svcls	0x007f7300
    166c:	00000f08 	andeq	r0, r0, r8, lsl #30
    1670:	00000f14 	andeq	r0, r0, r4, lsl pc
    1674:	00530001 	subseq	r0, r3, r1
    1678:	00000000 	andeq	r0, r0, r0
    167c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    1680:	3400000e 	strcc	r0, [r0], #-14
    1684:	0400000e 	streq	r0, [r0], #-14
    1688:	244a4100 	strbcs	r4, [sl], #-256	; 0xffffff00
    168c:	000e349f 	muleq	lr, pc, r4	; <UNPREDICTABLE>
    1690:	000ed400 	andeq	sp, lr, r0, lsl #8
    1694:	72000300 	andvc	r0, r0, #0, 6
    1698:	0ed49f64 	cdpeq	15, 13, cr9, cr4, cr4, {3}
    169c:	0ee40000 	cdpeq	0, 14, cr0, cr4, cr0, {0}
    16a0:	00030000 	andeq	r0, r3, r0
    16a4:	f09f6471 			; <UNDEFINED> instruction: 0xf09f6471
    16a8:	1800000e 	stmdane	r0, {r1, r2, r3}
    16ac:	0100000f 	tsteq	r0, pc
    16b0:	00005100 	andeq	r5, r0, r0, lsl #2
    16b4:	00000000 	andeq	r0, r0, r0
    16b8:	0f180000 	svceq	0x00180000
    16bc:	0f200000 	svceq	0x00200000
    16c0:	00010000 	andeq	r0, r1, r0
    16c4:	000f2053 	andeq	r2, pc, r3, asr r0	; <UNPREDICTABLE>
    16c8:	000fa800 	andeq	sl, pc, r0, lsl #16
    16cc:	73000300 	movwvc	r0, #768	; 0x300
    16d0:	0fcc9f78 	svceq	0x00cc9f78
    16d4:	0fe00000 	svceq	0x00e00000
    16d8:	00010000 	andeq	r0, r1, r0
    16dc:	000fe053 	andeq	lr, pc, r3, asr r0	; <UNPREDICTABLE>
    16e0:	000ff400 	andeq	pc, pc, r0, lsl #8
    16e4:	73000300 	movwvc	r0, #768	; 0x300
    16e8:	0ff49f7f 	svceq	0x00f49f7f
    16ec:	10000000 	andne	r0, r0, r0
    16f0:	00010000 	andeq	r0, r1, r0
    16f4:	00000053 	andeq	r0, r0, r3, asr r0
    16f8:	00000000 	andeq	r0, r0, r0
    16fc:	000f1800 	andeq	r1, pc, r0, lsl #16
    1700:	000fa800 	andeq	sl, pc, r0, lsl #16
    1704:	72000300 	andvc	r0, r0, #0, 6
    1708:	0fa89f64 	svceq	0x00a89f64
    170c:	0fb00000 	svceq	0x00b00000
    1710:	00030000 	andeq	r0, r3, r0
    1714:	b09f6872 	addslt	r6, pc, r2, ror r8	; <UNPREDICTABLE>
    1718:	b800000f 	stmdalt	r0, {r0, r1, r2, r3}
    171c:	0300000f 	movweq	r0, #15
    1720:	9f6c7200 	svcls	0x006c7200
    1724:	00000fb8 			; <UNDEFINED> instruction: 0x00000fb8
    1728:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    172c:	70720003 	rsbsvc	r0, r2, r3
    1730:	000fbc9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
    1734:	000fc000 	andeq	ip, pc, r0
    1738:	71000300 	mrsvc	r0, LR_irq
    173c:	0fd89f70 	svceq	0x00d89f70
    1740:	10040000 	andne	r0, r4, r0
    1744:	00010000 	andeq	r0, r1, r0
    1748:	00000051 	andeq	r0, r0, r1, asr r0
    174c:	00000000 	andeq	r0, r0, r0
    1750:	00100400 	andseq	r0, r0, r0, lsl #8
    1754:	00104000 	andseq	r4, r0, r0
    1758:	53000100 	movwpl	r0, #256	; 0x100
    175c:	00001040 	andeq	r1, r0, r0, asr #32
    1760:	000010cc 	andeq	r1, r0, ip, asr #1
    1764:	78730003 	ldmdavc	r3!, {r0, r1}^
    1768:	0010d09f 	mulseq	r0, pc, r0	; <UNPREDICTABLE>
    176c:	0010e400 	andseq	lr, r0, r0, lsl #8
    1770:	53000100 	movwpl	r0, #256	; 0x100
    1774:	000010e4 	andeq	r1, r0, r4, ror #1
    1778:	000010f8 	strdeq	r1, [r0], -r8
    177c:	7f730003 	svcvc	0x00730003
    1780:	0010f89f 	mulseq	r0, pc, r8	; <UNPREDICTABLE>
    1784:	00111000 	andseq	r1, r1, r0
    1788:	53000100 	movwpl	r0, #256	; 0x100
	...
    1794:	00001004 	andeq	r1, r0, r4
    1798:	000010c0 	andeq	r1, r0, r0, asr #1
    179c:	64720003 	ldrbtvs	r0, [r2], #-3
    17a0:	0010c09f 	mulseq	r0, pc, r0	; <UNPREDICTABLE>
    17a4:	0010cc00 	andseq	ip, r0, r0, lsl #24
    17a8:	71000300 	mrsvc	r0, LR_irq
    17ac:	10dc9f64 	sbcsne	r9, ip, r4, ror #30
    17b0:	11100000 	tstne	r0, r0
    17b4:	00010000 	andeq	r0, r1, r0
    17b8:	00000051 	andeq	r0, r0, r1, asr r0
    17bc:	00000000 	andeq	r0, r0, r0
    17c0:	00111000 	andseq	r1, r1, r0
    17c4:	00111800 	andseq	r1, r1, r0, lsl #16
    17c8:	51000100 	mrspl	r0, (UNDEF: 16)
    17cc:	00001118 	andeq	r1, r0, r8, lsl r1
    17d0:	00001128 	andeq	r1, r0, r8, lsr #2
    17d4:	7f710003 	svcvc	0x00710003
    17d8:	0011289f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    17dc:	00113800 	andseq	r3, r1, r0, lsl #16
    17e0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    17ec:	00001110 	andeq	r1, r0, r0, lsl r1
    17f0:	00001144 	andeq	r1, r0, r4, asr #2
    17f4:	00520001 	subseq	r0, r2, r1
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	30000000 	andcc	r0, r0, r0
    1800:	48000011 	stmdami	r0, {r0, r4}
    1804:	02000011 	andeq	r0, r0, #17
    1808:	489f3000 	ldmmi	pc, {ip, sp}	; <UNPREDICTABLE>
    180c:	6c000011 	stcvs	0, cr0, [r0], {17}
    1810:	02000016 	andeq	r0, r0, #22
    1814:	009f3100 	addseq	r3, pc, r0, lsl #2
    1818:	00000000 	andeq	r0, r0, r0
    181c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    1820:	50000011 	andpl	r0, r0, r1, lsl r0
    1824:	02000011 	andeq	r0, r0, #17
    1828:	509f3000 	addspl	r3, pc, r0
    182c:	58000011 	stmdapl	r0, {r0, r4}
    1830:	01000011 	tsteq	r0, r1, lsl r0
    1834:	11585300 	cmpne	r8, r0, lsl #6
    1838:	11e40000 	mvnne	r0, r0
    183c:	00030000 	andeq	r0, r3, r0
    1840:	089f7873 	ldmeq	pc, {r0, r1, r4, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
    1844:	1c000012 	stcne	0, cr0, [r0], {18}
    1848:	01000012 	tsteq	r0, r2, lsl r0
    184c:	121c5300 	andsne	r5, ip, #0, 6
    1850:	12300000 	eorsne	r0, r0, #0
    1854:	00030000 	andeq	r0, r3, r0
    1858:	309f7f73 	addscc	r7, pc, r3, ror pc	; <UNPREDICTABLE>
    185c:	3c000012 	stccc	0, cr0, [r0], {18}
    1860:	01000012 	tsteq	r0, r2, lsl r0
    1864:	00005300 	andeq	r5, r0, r0, lsl #6
    1868:	00000000 	andeq	r0, r0, r0
    186c:	11480000 	mrsne	r0, (UNDEF: 72)
    1870:	11500000 	cmpne	r0, r0
    1874:	00060000 	andeq	r0, r6, r0
    1878:	0011040c 	andseq	r0, r1, ip, lsl #8
    187c:	11509f44 	cmpne	r0, r4, asr #30
    1880:	11e40000 	mvnne	r0, r0
    1884:	00030000 	andeq	r0, r3, r0
    1888:	e49f6472 	ldr	r6, [pc], #1138	; 1890 <ABORT_STACK_SIZE+0x1490>
    188c:	ec000011 	stc	0, cr0, [r0], {17}
    1890:	03000011 	movweq	r0, #17
    1894:	9f687200 	svcls	0x00687200
    1898:	000011ec 	andeq	r1, r0, ip, ror #3
    189c:	000011f0 	strdeq	r1, [r0], -r0
    18a0:	6c720003 	ldclvs	0, cr0, [r2], #-12
    18a4:	0011f09f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    18a8:	0011f800 	andseq	pc, r1, r0, lsl #16
    18ac:	72000300 	andvc	r0, r0, #0, 6
    18b0:	11f89f70 	mvnsne	r9, r0, ror pc
    18b4:	11fc0000 	mvnsne	r0, r0
    18b8:	00030000 	andeq	r0, r3, r0
    18bc:	fc9f7472 	ldc2	4, cr7, [pc], {114}	; 0x72
    18c0:	00000011 	andeq	r0, r0, r1, lsl r0
    18c4:	03000012 	movweq	r0, #18
    18c8:	9f747100 	svcls	0x00747100
    18cc:	00001214 	andeq	r1, r0, r4, lsl r2
    18d0:	00001278 	andeq	r1, r0, r8, ror r2
    18d4:	00510001 	subseq	r0, r1, r1
    18d8:	00000000 	andeq	r0, r0, r0
    18dc:	30000000 	andcc	r0, r0, r0
    18e0:	34000014 	strcc	r0, [r0], #-20	; 0xffffffec
    18e4:	02000014 	andeq	r0, r0, #20
    18e8:	349f3000 	ldrcc	r3, [pc], #0	; 18f0 <ABORT_STACK_SIZE+0x14f0>
    18ec:	38000014 	stmdacc	r0, {r2, r4}
    18f0:	02000014 	andeq	r0, r0, #20
    18f4:	389f3100 	ldmcc	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    18f8:	3c000014 	stccc	0, cr0, [r0], {20}
    18fc:	02000014 	andeq	r0, r0, #20
    1900:	3c9f3200 	lfmcc	f3, 4, [pc], {0}
    1904:	40000014 	andmi	r0, r0, r4, lsl r0
    1908:	02000014 	andeq	r0, r0, #20
    190c:	409f3300 	addsmi	r3, pc, r0, lsl #6
    1910:	6c000014 	stcvs	0, cr0, [r0], {20}
    1914:	02000016 	andeq	r0, r0, #22
    1918:	009f3400 	addseq	r3, pc, r0, lsl #8
    191c:	00000000 	andeq	r0, r0, r0
    1920:	30000000 	andcc	r0, r0, r0
    1924:	34000014 	strcc	r0, [r0], #-20	; 0xffffffec
    1928:	06000014 			; <UNDEFINED> instruction: 0x06000014
    192c:	13540c00 	cmpne	r4, #0, 24
    1930:	349f4400 	ldrcc	r4, [pc], #1024	; 1938 <ABORT_STACK_SIZE+0x1538>
    1934:	38000014 	stmdacc	r0, {r2, r4}
    1938:	06000014 			; <UNDEFINED> instruction: 0x06000014
    193c:	13580c00 	cmpne	r8, #0, 24
    1940:	389f4400 	ldmcc	pc, {sl, lr}	; <UNPREDICTABLE>
    1944:	3c000014 	stccc	0, cr0, [r0], {20}
    1948:	06000014 			; <UNDEFINED> instruction: 0x06000014
    194c:	135c0c00 	cmpne	ip, #0, 24
    1950:	3c9f4400 	cfldrscc	mvf4, [pc], {0}
    1954:	6c000014 	stcvs	0, cr0, [r0], {20}
    1958:	06000016 			; <UNDEFINED> instruction: 0x06000016
    195c:	13600c00 	cmnne	r0, #0, 24
    1960:	009f4400 	addseq	r4, pc, r0, lsl #8
    1964:	00000000 	andeq	r0, r0, r0
    1968:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    196c:	84000012 	strhi	r0, [r0], #-18	; 0xffffffee
    1970:	02000012 	andeq	r0, r0, #18
    1974:	849f3000 	ldrhi	r3, [pc], #0	; 197c <ABORT_STACK_SIZE+0x157c>
    1978:	e4000012 	str	r0, [r0], #-18	; 0xffffffee
    197c:	02000012 	andeq	r0, r0, #18
    1980:	e49f3100 	ldr	r3, [pc], #256	; 1988 <ABORT_STACK_SIZE+0x1588>
    1984:	ec000012 	stc	0, cr0, [r0], {18}
    1988:	02000012 	andeq	r0, r0, #18
    198c:	ec9f3200 	lfm	f3, 4, [pc], {0}
    1990:	f4000012 	vst4.8	{d0-d3}, [r0 :64], r2
    1994:	02000012 	andeq	r0, r0, #18
    1998:	f49f3300 			; <UNDEFINED> instruction: 0xf49f3300
    199c:	6c000012 	stcvs	0, cr0, [r0], {18}
    19a0:	02000016 	andeq	r0, r0, #22
    19a4:	009f3400 	addseq	r3, pc, r0, lsl #8
    19a8:	00000000 	andeq	r0, r0, r0
    19ac:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    19b0:	84000012 	strhi	r0, [r0], #-18	; 0xffffffee
    19b4:	06000012 			; <UNDEFINED> instruction: 0x06000012
    19b8:	12c40c00 	sbcne	r0, r4, #0, 24
    19bc:	849f4400 	ldrhi	r4, [pc], #1024	; 19c4 <ABORT_STACK_SIZE+0x15c4>
    19c0:	e4000012 	str	r0, [r0], #-18	; 0xffffffee
    19c4:	06000012 			; <UNDEFINED> instruction: 0x06000012
    19c8:	12c80c00 	sbcne	r0, r8, #0, 24
    19cc:	e49f4400 	ldr	r4, [pc], #1024	; 19d4 <ABORT_STACK_SIZE+0x15d4>
    19d0:	ec000012 	stc	0, cr0, [r0], {18}
    19d4:	06000012 			; <UNDEFINED> instruction: 0x06000012
    19d8:	12cc0c00 	sbcne	r0, ip, #0, 24
    19dc:	ec9f4400 	cfldrs	mvf4, [pc], {0}
    19e0:	6c000012 	stcvs	0, cr0, [r0], {18}
    19e4:	06000016 			; <UNDEFINED> instruction: 0x06000016
    19e8:	12d00c00 	sbcsne	r0, r0, #0, 24
    19ec:	009f4400 	addseq	r4, pc, r0, lsl #8
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    19f8:	fc000012 	stc2	0, cr0, [r0], {18}
    19fc:	02000012 	andeq	r0, r0, #18
    1a00:	fc9f3000 	ldc2	0, cr3, [pc], {0}
    1a04:	04000012 	streq	r0, [r0], #-18	; 0xffffffee
    1a08:	02000013 	andeq	r0, r0, #19
    1a0c:	049f3300 	ldreq	r3, [pc], #768	; 1a14 <ABORT_STACK_SIZE+0x1614>
    1a10:	6c000013 	stcvs	0, cr0, [r0], {19}
    1a14:	02000016 	andeq	r0, r0, #22
    1a18:	009f3400 	addseq	r3, pc, r0, lsl #8
    1a1c:	00000000 	andeq	r0, r0, r0
    1a20:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    1a24:	fc000012 	stc2	0, cr0, [r0], {18}
    1a28:	06000012 			; <UNDEFINED> instruction: 0x06000012
    1a2c:	12d40c00 	sbcsne	r0, r4, #0, 24
    1a30:	fc9f4400 	ldc2	4, cr4, [pc], {0}
    1a34:	6c000012 	stcvs	0, cr0, [r0], {18}
    1a38:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1a3c:	12e00c00 	rscne	r0, r0, #0, 24
    1a40:	009f4400 	addseq	r4, pc, r0, lsl #8
    1a44:	00000000 	andeq	r0, r0, r0
    1a48:	04000000 	streq	r0, [r0], #-0
    1a4c:	0c000013 	stceq	0, cr0, [r0], {19}
    1a50:	02000013 	andeq	r0, r0, #19
    1a54:	0c9f3000 	ldceq	0, cr3, [pc], {0}
    1a58:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
    1a5c:	02000013 	andeq	r0, r0, #19
    1a60:	149f3100 	ldrne	r3, [pc], #256	; 1a68 <ABORT_STACK_SIZE+0x1668>
    1a64:	1c000013 	stcne	0, cr0, [r0], {19}
    1a68:	02000013 	andeq	r0, r0, #19
    1a6c:	1c9f3200 	lfmne	f3, 4, [pc], {0}
    1a70:	6c000013 	stcvs	0, cr0, [r0], {19}
    1a74:	02000016 	andeq	r0, r0, #22
    1a78:	009f3400 	addseq	r3, pc, r0, lsl #8
    1a7c:	00000000 	andeq	r0, r0, r0
    1a80:	04000000 	streq	r0, [r0], #-0
    1a84:	0c000013 	stceq	0, cr0, [r0], {19}
    1a88:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1a8c:	12e40c00 	rscne	r0, r4, #0, 24
    1a90:	0c9f4400 	cfldrseq	mvf4, [pc], {0}
    1a94:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
    1a98:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1a9c:	12e80c00 	rscne	r0, r8, #0, 24
    1aa0:	149f4400 	ldrne	r4, [pc], #1024	; 1aa8 <ABORT_STACK_SIZE+0x16a8>
    1aa4:	1c000013 	stcne	0, cr0, [r0], {19}
    1aa8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1aac:	12ec0c00 	rscne	r0, ip, #0, 24
    1ab0:	1c9f4400 	cfldrsne	mvf4, [pc], {0}
    1ab4:	6c000013 	stcvs	0, cr0, [r0], {19}
    1ab8:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1abc:	12f00c00 	rscsne	r0, r0, #0, 24
    1ac0:	009f4400 	addseq	r4, pc, r0, lsl #8
    1ac4:	00000000 	andeq	r0, r0, r0
    1ac8:	1c000000 	stcne	0, cr0, [r0], {-0}
    1acc:	5c000013 	stcpl	0, cr0, [r0], {19}
    1ad0:	02000013 	andeq	r0, r0, #19
    1ad4:	5c9f3100 	ldfpls	f3, [pc], {0}
    1ad8:	64000013 	strvs	r0, [r0], #-19	; 0xffffffed
    1adc:	02000013 	andeq	r0, r0, #19
    1ae0:	649f3200 	ldrvs	r3, [pc], #512	; 1ae8 <ABORT_STACK_SIZE+0x16e8>
    1ae4:	6c000013 	stcvs	0, cr0, [r0], {19}
    1ae8:	02000013 	andeq	r0, r0, #19
    1aec:	6c9f3300 	ldcvs	3, cr3, [pc], {0}
    1af0:	6c000013 	stcvs	0, cr0, [r0], {19}
    1af4:	02000016 	andeq	r0, r0, #22
    1af8:	009f3400 	addseq	r3, pc, r0, lsl #8
    1afc:	00000000 	andeq	r0, r0, r0
    1b00:	1c000000 	stcne	0, cr0, [r0], {-0}
    1b04:	5c000013 	stcpl	0, cr0, [r0], {19}
    1b08:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b0c:	12f80c00 	rscsne	r0, r8, #0, 24
    1b10:	5c9f4400 	cfldrspl	mvf4, [pc], {0}
    1b14:	64000013 	strvs	r0, [r0], #-19	; 0xffffffed
    1b18:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b1c:	12fc0c00 	rscsne	r0, ip, #0, 24
    1b20:	649f4400 	ldrvs	r4, [pc], #1024	; 1b28 <ABORT_STACK_SIZE+0x1728>
    1b24:	6c000013 	stcvs	0, cr0, [r0], {19}
    1b28:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1b2c:	13000c00 	movwne	r0, #3072	; 0xc00
    1b30:	009f4400 	addseq	r4, pc, r0, lsl #8
    1b34:	00000000 	andeq	r0, r0, r0
    1b38:	6c000000 	stcvs	0, cr0, [r0], {-0}
    1b3c:	74000013 	strvc	r0, [r0], #-19	; 0xffffffed
    1b40:	02000013 	andeq	r0, r0, #19
    1b44:	749f3000 	ldrvc	r3, [pc], #0	; 1b4c <ABORT_STACK_SIZE+0x174c>
    1b48:	7c000013 	stcvc	0, cr0, [r0], {19}
    1b4c:	02000013 	andeq	r0, r0, #19
    1b50:	7c9f3200 	lfmvc	f3, 4, [pc], {0}
    1b54:	8c000013 	stchi	0, cr0, [r0], {19}
    1b58:	02000013 	andeq	r0, r0, #19
    1b5c:	8c9f3300 	ldchi	3, cr3, [pc], {0}
    1b60:	6c000013 	stcvs	0, cr0, [r0], {19}
    1b64:	02000016 	andeq	r0, r0, #22
    1b68:	009f3400 	addseq	r3, pc, r0, lsl #8
    1b6c:	00000000 	andeq	r0, r0, r0
    1b70:	6c000000 	stcvs	0, cr0, [r0], {-0}
    1b74:	74000013 	strvc	r0, [r0], #-19	; 0xffffffed
    1b78:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b7c:	13040c00 	movwne	r0, #19456	; 0x4c00
    1b80:	749f4400 	ldrvc	r4, [pc], #1024	; 1b88 <ABORT_STACK_SIZE+0x1788>
    1b84:	7c000013 	stcvc	0, cr0, [r0], {19}
    1b88:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b8c:	130c0c00 	movwne	r0, #52224	; 0xcc00
    1b90:	7c9f4400 	cfldrsvc	mvf4, [pc], {0}
    1b94:	6c000013 	stcvs	0, cr0, [r0], {19}
    1b98:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1b9c:	13100c00 	tstne	r0, #0, 24
    1ba0:	009f4400 	addseq	r4, pc, r0, lsl #8
    1ba4:	00000000 	andeq	r0, r0, r0
    1ba8:	8c000000 	stchi	0, cr0, [r0], {-0}
    1bac:	94000013 	strls	r0, [r0], #-19	; 0xffffffed
    1bb0:	02000013 	andeq	r0, r0, #19
    1bb4:	949f3000 	ldrls	r3, [pc], #0	; 1bbc <ABORT_STACK_SIZE+0x17bc>
    1bb8:	9c000013 	stcls	0, cr0, [r0], {19}
    1bbc:	02000013 	andeq	r0, r0, #19
    1bc0:	9c9f3100 	ldflss	f3, [pc], {0}
    1bc4:	a4000013 	strge	r0, [r0], #-19	; 0xffffffed
    1bc8:	02000013 	andeq	r0, r0, #19
    1bcc:	a49f3200 	ldrge	r3, [pc], #512	; 1bd4 <ABORT_STACK_SIZE+0x17d4>
    1bd0:	c4000013 	strgt	r0, [r0], #-19	; 0xffffffed
    1bd4:	02000013 	andeq	r0, r0, #19
    1bd8:	c49f3300 	ldrgt	r3, [pc], #768	; 1be0 <ABORT_STACK_SIZE+0x17e0>
    1bdc:	6c000013 	stcvs	0, cr0, [r0], {19}
    1be0:	02000016 	andeq	r0, r0, #22
    1be4:	009f3400 	addseq	r3, pc, r0, lsl #8
    1be8:	00000000 	andeq	r0, r0, r0
    1bec:	8c000000 	stchi	0, cr0, [r0], {-0}
    1bf0:	94000013 	strls	r0, [r0], #-19	; 0xffffffed
    1bf4:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1bf8:	13140c00 	tstne	r4, #0, 24
    1bfc:	949f4400 	ldrls	r4, [pc], #1024	; 1c04 <ABORT_STACK_SIZE+0x1804>
    1c00:	9c000013 	stcls	0, cr0, [r0], {19}
    1c04:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1c08:	13180c00 	tstne	r8, #0, 24
    1c0c:	9c9f4400 	cfldrsls	mvf4, [pc], {0}
    1c10:	a4000013 	strge	r0, [r0], #-19	; 0xffffffed
    1c14:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1c18:	131c0c00 	tstne	ip, #0, 24
    1c1c:	a49f4400 	ldrge	r4, [pc], #1024	; 1c24 <ABORT_STACK_SIZE+0x1824>
    1c20:	6c000013 	stcvs	0, cr0, [r0], {19}
    1c24:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1c28:	13200c00 	teqne	r0, #0, 24
    1c2c:	009f4400 	addseq	r4, pc, r0, lsl #8
    1c30:	00000000 	andeq	r0, r0, r0
    1c34:	c4000000 	strgt	r0, [r0], #-0
    1c38:	cc000013 	stcgt	0, cr0, [r0], {19}
    1c3c:	02000013 	andeq	r0, r0, #19
    1c40:	cc9f3100 	ldfgts	f3, [pc], {0}
    1c44:	d4000013 	strle	r0, [r0], #-19	; 0xffffffed
    1c48:	02000013 	andeq	r0, r0, #19
    1c4c:	d49f3200 	ldrle	r3, [pc], #512	; 1c54 <ABORT_STACK_SIZE+0x1854>
    1c50:	dc000013 	stcle	0, cr0, [r0], {19}
    1c54:	02000013 	andeq	r0, r0, #19
    1c58:	dc9f3300 	ldcle	3, cr3, [pc], {0}
    1c5c:	6c000013 	stcvs	0, cr0, [r0], {19}
    1c60:	02000016 	andeq	r0, r0, #22
    1c64:	009f3400 	addseq	r3, pc, r0, lsl #8
    1c68:	00000000 	andeq	r0, r0, r0
    1c6c:	c4000000 	strgt	r0, [r0], #-0
    1c70:	cc000013 	stcgt	0, cr0, [r0], {19}
    1c74:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1c78:	13280c00 	teqne	r8, #0, 24
    1c7c:	cc9f4400 	cfldrsgt	mvf4, [pc], {0}
    1c80:	d4000013 	strle	r0, [r0], #-19	; 0xffffffed
    1c84:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1c88:	132c0c00 	teqne	ip, #0, 24
    1c8c:	d49f4400 	ldrle	r4, [pc], #1024	; 1c94 <ABORT_STACK_SIZE+0x1894>
    1c90:	6c000013 	stcvs	0, cr0, [r0], {19}
    1c94:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1c98:	13300c00 	teqne	r0, #0, 24
    1c9c:	009f4400 	addseq	r4, pc, r0, lsl #8
    1ca0:	00000000 	andeq	r0, r0, r0
    1ca4:	dc000000 	stcle	0, cr0, [r0], {-0}
    1ca8:	e4000013 	str	r0, [r0], #-19	; 0xffffffed
    1cac:	02000013 	andeq	r0, r0, #19
    1cb0:	e49f3000 	ldr	r3, [pc], #0	; 1cb8 <ABORT_STACK_SIZE+0x18b8>
    1cb4:	ec000013 	stc	0, cr0, [r0], {19}
    1cb8:	02000013 	andeq	r0, r0, #19
    1cbc:	ec9f3100 	ldfs	f3, [pc], {0}
    1cc0:	18000013 	stmdane	r0, {r0, r1, r4}
    1cc4:	02000014 	andeq	r0, r0, #20
    1cc8:	189f3200 	ldmne	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    1ccc:	1c000014 	stcne	0, cr0, [r0], {20}
    1cd0:	02000014 	andeq	r0, r0, #20
    1cd4:	1c9f3300 	ldcne	3, cr3, [pc], {0}
    1cd8:	6c000014 	stcvs	0, cr0, [r0], {20}
    1cdc:	02000016 	andeq	r0, r0, #22
    1ce0:	009f3400 	addseq	r3, pc, r0, lsl #8
    1ce4:	00000000 	andeq	r0, r0, r0
    1ce8:	dc000000 	stcle	0, cr0, [r0], {-0}
    1cec:	e4000013 	str	r0, [r0], #-19	; 0xffffffed
    1cf0:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1cf4:	13340c00 	teqne	r4, #0, 24
    1cf8:	e49f4400 	ldr	r4, [pc], #1024	; 1d00 <ABORT_STACK_SIZE+0x1900>
    1cfc:	ec000013 	stc	0, cr0, [r0], {19}
    1d00:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1d04:	13380c00 	teqne	r8, #0, 24
    1d08:	ec9f4400 	cfldrs	mvf4, [pc], {0}
    1d0c:	18000013 	stmdane	r0, {r0, r1, r4}
    1d10:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1d14:	133c0c00 	teqne	ip, #0, 24
    1d18:	189f4400 	ldmne	pc, {sl, lr}	; <UNPREDICTABLE>
    1d1c:	6c000014 	stcvs	0, cr0, [r0], {20}
    1d20:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1d24:	13400c00 	movtne	r0, #3072	; 0xc00
    1d28:	009f4400 	addseq	r4, pc, r0, lsl #8
    1d2c:	00000000 	andeq	r0, r0, r0
    1d30:	1c000000 	stcne	0, cr0, [r0], {-0}
    1d34:	24000014 	strcs	r0, [r0], #-20	; 0xffffffec
    1d38:	02000014 	andeq	r0, r0, #20
    1d3c:	249f3000 	ldrcs	r3, [pc], #0	; 1d44 <ABORT_STACK_SIZE+0x1944>
    1d40:	28000014 	stmdacs	r0, {r2, r4}
    1d44:	02000014 	andeq	r0, r0, #20
    1d48:	289f3100 	ldmcs	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    1d4c:	2c000014 	stccs	0, cr0, [r0], {20}
    1d50:	02000014 	andeq	r0, r0, #20
    1d54:	2c9f3200 	lfmcs	f3, 4, [pc], {0}
    1d58:	30000014 	andcc	r0, r0, r4, lsl r0
    1d5c:	02000014 	andeq	r0, r0, #20
    1d60:	309f3300 	addscc	r3, pc, r0, lsl #6
    1d64:	6c000014 	stcvs	0, cr0, [r0], {20}
    1d68:	02000016 	andeq	r0, r0, #22
    1d6c:	009f3400 	addseq	r3, pc, r0, lsl #8
    1d70:	00000000 	andeq	r0, r0, r0
    1d74:	1c000000 	stcne	0, cr0, [r0], {-0}
    1d78:	24000014 	strcs	r0, [r0], #-20	; 0xffffffec
    1d7c:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1d80:	13440c00 	movtne	r0, #19456	; 0x4c00
    1d84:	249f4400 	ldrcs	r4, [pc], #1024	; 1d8c <ABORT_STACK_SIZE+0x198c>
    1d88:	28000014 	stmdacs	r0, {r2, r4}
    1d8c:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1d90:	13480c00 	movtne	r0, #35840	; 0x8c00
    1d94:	289f4400 	ldmcs	pc, {sl, lr}	; <UNPREDICTABLE>
    1d98:	2c000014 	stccs	0, cr0, [r0], {20}
    1d9c:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1da0:	134c0c00 	movtne	r0, #52224	; 0xcc00
    1da4:	2c9f4400 	cfldrscs	mvf4, [pc], {0}
    1da8:	6c000014 	stcvs	0, cr0, [r0], {20}
    1dac:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1db0:	13500c00 	cmpne	r0, #0, 24
    1db4:	009f4400 	addseq	r4, pc, r0, lsl #8
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	40000000 	andmi	r0, r0, r0
    1dc0:	44000014 	strmi	r0, [r0], #-20	; 0xffffffec
    1dc4:	02000014 	andeq	r0, r0, #20
    1dc8:	449f3000 	ldrmi	r3, [pc], #0	; 1dd0 <ABORT_STACK_SIZE+0x19d0>
    1dcc:	4c000014 	stcmi	0, cr0, [r0], {20}
    1dd0:	01000014 	tsteq	r0, r4, lsl r0
    1dd4:	144c5600 	strbne	r5, [ip], #-1536	; 0xfffffa00
    1dd8:	14d80000 	ldrbne	r0, [r8], #0
    1ddc:	00030000 	andeq	r0, r3, r0
    1de0:	fc9f7876 	ldc2	8, cr7, [pc], {118}	; 0x76
    1de4:	10000014 	andne	r0, r0, r4, lsl r0
    1de8:	01000015 	tsteq	r0, r5, lsl r0
    1dec:	15105600 	ldrne	r5, [r0, #-1536]	; 0xfffffa00
    1df0:	15240000 	strne	r0, [r4, #-0]!
    1df4:	00030000 	andeq	r0, r3, r0
    1df8:	249f7f76 	ldrcs	r7, [pc], #3958	; 1e00 <ABORT_STACK_SIZE+0x1a00>
    1dfc:	3c000015 	stccc	0, cr0, [r0], {21}
    1e00:	01000015 	tsteq	r0, r5, lsl r0
    1e04:	00005600 	andeq	r5, r0, r0, lsl #12
    1e08:	00000000 	andeq	r0, r0, r0
    1e0c:	14400000 	strbne	r0, [r0], #-0
    1e10:	14440000 	strbne	r0, [r4], #-0
    1e14:	00060000 	andeq	r0, r6, r0
    1e18:	0013600c 	andseq	r6, r3, ip
    1e1c:	14449f44 	strbne	r9, [r4], #-3908	; 0xfffff0bc
    1e20:	14d80000 	ldrbne	r0, [r8], #0
    1e24:	00030000 	andeq	r0, r3, r0
    1e28:	d89f6473 	ldmle	pc, {r0, r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
    1e2c:	e0000014 	and	r0, r0, r4, lsl r0
    1e30:	03000014 	movweq	r0, #20
    1e34:	9f687300 	svcls	0x00687300
    1e38:	000014e0 	andeq	r1, r0, r0, ror #9
    1e3c:	000014e4 	andeq	r1, r0, r4, ror #9
    1e40:	6c730003 	ldclvs	0, cr0, [r3], #-12
    1e44:	0014e49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    1e48:	0014ec00 	andseq	lr, r4, r0, lsl #24
    1e4c:	73000300 	movwvc	r0, #768	; 0x300
    1e50:	14ec9f70 	strbtne	r9, [ip], #3952	; 0xf70
    1e54:	14f00000 	ldrbtne	r0, [r0], #0
    1e58:	00030000 	andeq	r0, r3, r0
    1e5c:	f09f7473 			; <UNDEFINED> instruction: 0xf09f7473
    1e60:	f4000014 	vst4.8	{d0-d3}, [r0 :64], r4
    1e64:	03000014 	movweq	r0, #20
    1e68:	9f747200 	svcls	0x00747200
    1e6c:	00001508 	andeq	r1, r0, r8, lsl #10
    1e70:	00001530 	andeq	r1, r0, r0, lsr r5
    1e74:	00520001 	subseq	r0, r2, r1
    1e78:	00000000 	andeq	r0, r0, r0
    1e7c:	3c000000 	stccc	0, cr0, [r0], {-0}
    1e80:	7c000015 	stcvc	0, cr0, [r0], {21}
    1e84:	01000015 	tsteq	r0, r5, lsl r0
    1e88:	157c5300 	ldrbne	r5, [ip, #-768]!	; 0xfffffd00
    1e8c:	160c0000 	strne	r0, [ip], -r0
    1e90:	00030000 	andeq	r0, r3, r0
    1e94:	0c9f7873 	ldceq	8, cr7, [pc], {115}	; 0x73
    1e98:	24000016 	strcs	r0, [r0], #-22	; 0xffffffea
    1e9c:	01000016 	tsteq	r0, r6, lsl r0
    1ea0:	16245300 	strtne	r5, [r4], -r0, lsl #6
    1ea4:	16380000 	ldrtne	r0, [r8], -r0
    1ea8:	00030000 	andeq	r0, r3, r0
    1eac:	389f7f73 	ldmcc	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    1eb0:	47000016 	smladmi	r0, r6, r0, r0
    1eb4:	01000016 	tsteq	r0, r6, lsl r0
    1eb8:	00005300 	andeq	r5, r0, r0, lsl #6
    1ebc:	00000000 	andeq	r0, r0, r0
    1ec0:	153c0000 	ldrne	r0, [ip, #-0]!
    1ec4:	15fc0000 	ldrbne	r0, [ip, #0]!
    1ec8:	00030000 	andeq	r0, r3, r0
    1ecc:	fc9f6472 	ldc2	4, cr6, [pc], {114}	; 0x72
    1ed0:	0c000015 	stceq	0, cr0, [r0], {21}
    1ed4:	03000016 	movweq	r0, #22
    1ed8:	9f647100 	svcls	0x00647100
    1edc:	0000161c 	andeq	r1, r0, ip, lsl r6
    1ee0:	00001647 	andeq	r1, r0, r7, asr #12
    1ee4:	00510001 	subseq	r0, r1, r1
    1ee8:	00000000 	andeq	r0, r0, r0
    1eec:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    1ef0:	48000016 	stmdami	r0, {r1, r2, r4}
    1ef4:	01000017 	tsteq	r0, r7, lsl r0
    1ef8:	00005600 	andeq	r5, r0, r0, lsl #12
    1efc:	00000000 	andeq	r0, r0, r0
    1f00:	16880000 	strne	r0, [r8], r0
    1f04:	16900000 	ldrne	r0, [r0], r0
    1f08:	00020000 	andeq	r0, r2, r0
    1f0c:	16909f30 			; <UNDEFINED> instruction: 0x16909f30
    1f10:	16980000 	ldrne	r0, [r8], r0
    1f14:	00010000 	andeq	r0, r1, r0
    1f18:	00169854 	andseq	r9, r6, r4, asr r8
    1f1c:	00169c00 	andseq	r9, r6, r0, lsl #24
    1f20:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    1f24:	169c9f7f 			; <UNDEFINED> instruction: 0x169c9f7f
    1f28:	17480000 	strbne	r0, [r8, -r0]
    1f2c:	00010000 	andeq	r0, r1, r0
    1f30:	00000054 	andeq	r0, r0, r4, asr r0
    1f34:	00000000 	andeq	r0, r0, r0
    1f38:	00176400 	andseq	r6, r7, r0, lsl #8
    1f3c:	00184000 	andseq	r4, r8, r0
    1f40:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1f4c:	00001764 	andeq	r1, r0, r4, ror #14
    1f50:	0000176c 	andeq	r1, r0, ip, ror #14
    1f54:	9f300002 	svcls	0x00300002
    1f58:	0000176c 	andeq	r1, r0, ip, ror #14
    1f5c:	00001774 	andeq	r1, r0, r4, ror r7
    1f60:	74540001 	ldrbvc	r0, [r4], #-1
    1f64:	78000017 	stmdavc	r0, {r0, r1, r2, r4}
    1f68:	03000017 	movweq	r0, #23
    1f6c:	9f7f7400 	svcls	0x007f7400
    1f70:	00001778 	andeq	r1, r0, r8, ror r7
    1f74:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
    1f78:	00540001 	subseq	r0, r4, r1
	...
    1f84:	10000000 	andne	r0, r0, r0
    1f88:	01000000 	mrseq	r0, (UNDEF: 0)
    1f8c:	00105000 	andseq	r5, r0, r0
    1f90:	00180000 	andseq	r0, r8, r0
    1f94:	00040000 	andeq	r0, r4, r0
    1f98:	9f5001f3 	svcls	0x005001f3
	...
    1fa4:	0000002c 	andeq	r0, r0, ip, lsr #32
    1fa8:	00000038 	andeq	r0, r0, r8, lsr r0
    1fac:	38500001 	ldmdacc	r0, {r0}^
    1fb0:	44000000 	strmi	r0, [r0], #-0
    1fb4:	04000000 	streq	r0, [r0], #-0
    1fb8:	5001f300 	andpl	pc, r1, r0, lsl #6
    1fbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fc0:	00000000 	andeq	r0, r0, r0
    1fc4:	00004400 	andeq	r4, r0, r0, lsl #8
    1fc8:	00005c00 	andeq	r5, r0, r0, lsl #24
    1fcc:	51000100 	mrspl	r0, (UNDEF: 16)
    1fd0:	0000005c 	andeq	r0, r0, ip, asr r0
    1fd4:	00000074 	andeq	r0, r0, r4, ror r0
    1fd8:	01f30004 	mvnseq	r0, r4
    1fdc:	00749f51 	rsbseq	r9, r4, r1, asr pc
    1fe0:	00840000 	addeq	r0, r4, r0
    1fe4:	00010000 	andeq	r0, r1, r0
    1fe8:	00008451 	andeq	r8, r0, r1, asr r4
    1fec:	00009000 	andeq	r9, r0, r0
    1ff0:	f3000400 	vshl.u8	d0, d0, d0
    1ff4:	009f5101 	addseq	r5, pc, r1, lsl #2
    1ff8:	00000000 	andeq	r0, r0, r0
    1ffc:	90000000 	andls	r0, r0, r0
    2000:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    2004:	01000000 	mrseq	r0, (UNDEF: 0)
    2008:	00a85100 	adceq	r5, r8, r0, lsl #2
    200c:	00c00000 	sbceq	r0, r0, r0
    2010:	00040000 	andeq	r0, r4, r0
    2014:	9f5101f3 	svcls	0x005101f3
    2018:	000000c0 	andeq	r0, r0, r0, asr #1
    201c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2020:	d0510001 	subsle	r0, r1, r1
    2024:	dc000000 	stcle	0, cr0, [r0], {-0}
    2028:	04000000 	streq	r0, [r0], #-0
    202c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2030:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2034:	00000000 	andeq	r0, r0, r0
    2038:	0000dc00 	andeq	sp, r0, r0, lsl #24
    203c:	0000f400 	andeq	pc, r0, r0, lsl #8
    2040:	50000100 	andpl	r0, r0, r0, lsl #2
    2044:	000000f4 	strdeq	r0, [r0], -r4
    2048:	0000011c 	andeq	r0, r0, ip, lsl r1
    204c:	01f30004 	mvnseq	r0, r4
    2050:	011c9f50 	tsteq	ip, r0, asr pc
    2054:	01440000 	mrseq	r0, (UNDEF: 68)
    2058:	00010000 	andeq	r0, r1, r0
    205c:	00014450 	andeq	r4, r1, r0, asr r4
    2060:	00016000 	andeq	r6, r1, r0
    2064:	f3000400 	vshl.u8	d0, d0, d0
    2068:	009f5001 	addseq	r5, pc, r1
    206c:	00000000 	andeq	r0, r0, r0
    2070:	dc000000 	stcle	0, cr0, [r0], {-0}
    2074:	fc000000 	stc2	0, cr0, [r0], {-0}
    2078:	01000000 	mrseq	r0, (UNDEF: 0)
    207c:	00fc5100 	rscseq	r5, ip, r0, lsl #2
    2080:	011c0000 	tsteq	ip, r0
    2084:	00040000 	andeq	r0, r4, r0
    2088:	9f5101f3 	svcls	0x005101f3
    208c:	0000011c 	andeq	r0, r0, ip, lsl r1
    2090:	0000013c 	andeq	r0, r0, ip, lsr r1
    2094:	3c510001 	mrrccc	0, 0, r0, r1, cr1
    2098:	60000001 	andvs	r0, r0, r1
    209c:	04000001 	streq	r0, [r0], #-1
    20a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    20a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	0000dc00 	andeq	sp, r0, r0, lsl #24
    20b0:	00011000 	andeq	r1, r1, r0
    20b4:	52000100 	andpl	r0, r0, #0, 2
    20b8:	00000110 	andeq	r0, r0, r0, lsl r1
    20bc:	0000011c 	andeq	r0, r0, ip, lsl r1
    20c0:	01f30004 	mvnseq	r0, r4
    20c4:	011c9f52 	tsteq	ip, r2, asr pc
    20c8:	01540000 	cmpeq	r4, r0
    20cc:	00010000 	andeq	r0, r1, r0
    20d0:	00015452 	andeq	r5, r1, r2, asr r4
    20d4:	00016000 	andeq	r6, r1, r0
    20d8:	f3000400 	vshl.u8	d0, d0, d0
    20dc:	009f5201 	addseq	r5, pc, r1, lsl #4
    20e0:	00000000 	andeq	r0, r0, r0
    20e4:	60000000 	andvs	r0, r0, r0
    20e8:	78000001 	stmdavc	r0, {r0}
    20ec:	01000001 	tsteq	r0, r1
    20f0:	01785000 	cmneq	r8, r0
    20f4:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    20f8:	00040000 	andeq	r0, r4, r0
    20fc:	9f5001f3 	svcls	0x005001f3
    2100:	000001a4 	andeq	r0, r0, r4, lsr #3
    2104:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2108:	d0500001 	subsle	r0, r0, r1
    210c:	ec000001 	stc	0, cr0, [r0], {1}
    2110:	04000001 	streq	r0, [r0], #-1
    2114:	5001f300 	andpl	pc, r1, r0, lsl #6
    2118:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    211c:	00000000 	andeq	r0, r0, r0
    2120:	00016000 	andeq	r6, r1, r0
    2124:	00018000 	andeq	r8, r1, r0
    2128:	51000100 	mrspl	r0, (UNDEF: 16)
    212c:	00000180 	andeq	r0, r0, r0, lsl #3
    2130:	000001a4 	andeq	r0, r0, r4, lsr #3
    2134:	01f30004 	mvnseq	r0, r4
    2138:	01a49f51 			; <UNDEFINED> instruction: 0x01a49f51
    213c:	01c40000 	biceq	r0, r4, r0
    2140:	00010000 	andeq	r0, r1, r0
    2144:	0001c451 	andeq	ip, r1, r1, asr r4
    2148:	0001ec00 	andeq	lr, r1, r0, lsl #24
    214c:	f3000400 	vshl.u8	d0, d0, d0
    2150:	009f5101 	addseq	r5, pc, r1, lsl #2
    2154:	00000000 	andeq	r0, r0, r0
    2158:	60000000 	andvs	r0, r0, r0
    215c:	8c000001 	stchi	0, cr0, [r0], {1}
    2160:	01000001 	tsteq	r0, r1
    2164:	018c5200 	orreq	r5, ip, r0, lsl #4
    2168:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    216c:	00040000 	andeq	r0, r4, r0
    2170:	9f5201f3 	svcls	0x005201f3
    2174:	000001a4 	andeq	r0, r0, r4, lsr #3
    2178:	000001c8 	andeq	r0, r0, r8, asr #3
    217c:	c8520001 	ldmdagt	r2, {r0}^
    2180:	ec000001 	stc	0, cr0, [r0], {1}
    2184:	04000001 	streq	r0, [r0], #-1
    2188:	5201f300 	andpl	pc, r1, #0, 6
    218c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2190:	00000000 	andeq	r0, r0, r0
    2194:	0001ec00 	andeq	lr, r1, r0, lsl #24
    2198:	00020400 	andeq	r0, r2, r0, lsl #8
    219c:	50000100 	andpl	r0, r0, r0, lsl #2
    21a0:	00000204 	andeq	r0, r0, r4, lsl #4
    21a4:	00000218 	andeq	r0, r0, r8, lsl r2
    21a8:	01f30004 	mvnseq	r0, r4
    21ac:	02189f50 	andseq	r9, r8, #80, 30	; 0x140
    21b0:	02340000 	eorseq	r0, r4, #0
    21b4:	00010000 	andeq	r0, r1, r0
    21b8:	00000050 	andeq	r0, r0, r0, asr r0
    21bc:	00000000 	andeq	r0, r0, r0
    21c0:	0001ec00 	andeq	lr, r1, r0, lsl #24
    21c4:	00020c00 	andeq	r0, r2, r0, lsl #24
    21c8:	51000100 	mrspl	r0, (UNDEF: 16)
    21cc:	0000020c 	andeq	r0, r0, ip, lsl #4
    21d0:	00000218 	andeq	r0, r0, r8, lsl r2
    21d4:	01f30004 	mvnseq	r0, r4
    21d8:	02189f51 	andseq	r9, r8, #324	; 0x144
    21dc:	02280000 	eoreq	r0, r8, #0
    21e0:	00010000 	andeq	r0, r1, r0
    21e4:	00022851 	andeq	r2, r2, r1, asr r8
    21e8:	00023400 	andeq	r3, r2, r0, lsl #8
    21ec:	f3000400 	vshl.u8	d0, d0, d0
    21f0:	009f5101 	addseq	r5, pc, r1, lsl #2
    21f4:	00000000 	andeq	r0, r0, r0
    21f8:	34000000 	strcc	r0, [r0], #-0
    21fc:	40000002 	andmi	r0, r0, r2
    2200:	01000002 	tsteq	r0, r2
    2204:	02405000 	subeq	r5, r0, #0
    2208:	02500000 	subseq	r0, r0, #0
    220c:	00040000 	andeq	r0, r4, r0
    2210:	9f5001f3 	svcls	0x005001f3
	...
    221c:	00000250 	andeq	r0, r0, r0, asr r2
    2220:	0000025c 	andeq	r0, r0, ip, asr r2
    2224:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2228:	68000002 	stmdavs	r0, {r1}
    222c:	04000002 	streq	r0, [r0], #-2
    2230:	5001f300 	andpl	pc, r1, r0, lsl #6
    2234:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2238:	00000000 	andeq	r0, r0, r0
    223c:	00026800 	andeq	r6, r2, r0, lsl #16
    2240:	00027800 	andeq	r7, r2, r0, lsl #16
    2244:	50000100 	andpl	r0, r0, r0, lsl #2
    2248:	00000278 	andeq	r0, r0, r8, ror r2
    224c:	00000280 	andeq	r0, r0, r0, lsl #5
    2250:	01f30004 	mvnseq	r0, r4
    2254:	00009f50 	andeq	r9, r0, r0, asr pc
    2258:	00000000 	andeq	r0, r0, r0
    225c:	02680000 	rsbeq	r0, r8, #0
    2260:	026c0000 	rsbeq	r0, ip, #0
    2264:	00010000 	andeq	r0, r1, r0
    2268:	00026c52 	andeq	r6, r2, r2, asr ip
    226c:	00028000 	andeq	r8, r2, r0
    2270:	f3000400 	vshl.u8	d0, d0, d0
    2274:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    2280:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2284:	01000000 	mrseq	r0, (UNDEF: 0)
    2288:	00285000 	eoreq	r5, r8, r0
    228c:	07c40000 	strbeq	r0, [r4, r0]
    2290:	00040000 	andeq	r0, r4, r0
    2294:	9f5001f3 	svcls	0x005001f3
	...
    22a4:	00000008 	andeq	r0, r0, r8
    22a8:	08510001 	ldmdaeq	r1, {r0}^
    22ac:	c4000000 	strgt	r0, [r0], #-0
    22b0:	04000007 	streq	r0, [r0], #-7
    22b4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    22b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    22c4:	00003000 	andeq	r3, r0, r0
    22c8:	52000100 	andpl	r0, r0, #0, 2
    22cc:	00000030 	andeq	r0, r0, r0, lsr r0
    22d0:	000007c4 	andeq	r0, r0, r4, asr #15
    22d4:	01f30004 	mvnseq	r0, r4
    22d8:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    22e4:	00140000 	andseq	r0, r4, r0
    22e8:	00010000 	andeq	r0, r1, r0
    22ec:	00001453 	andeq	r1, r0, r3, asr r4
    22f0:	0007c400 	andeq	ip, r7, r0, lsl #8
    22f4:	f3000400 	vshl.u8	d0, d0, d0
    22f8:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2304:	04000000 	streq	r0, [r0], #-0
    2308:	02000000 	andeq	r0, r0, #0
    230c:	04009100 	streq	r9, [r0], #-256	; 0xffffff00
    2310:	3f000000 	svccc	0x00000000
    2314:	02000000 	andeq	r0, r0, #0
    2318:	3f007c00 	svccc	0x00007c00
    231c:	c4000000 	strgt	r0, [r0], #-0
    2320:	02000007 	andeq	r0, r0, #7
    2324:	00009100 	andeq	r9, r0, r0, lsl #2
    2328:	00000000 	andeq	r0, r0, r0
    232c:	40000000 	andmi	r0, r0, r0
    2330:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    2334:	02000000 	andeq	r0, r0, #0
    2338:	889f3000 	ldmhi	pc, {ip, sp}	; <UNPREDICTABLE>
    233c:	fc000000 	stc2	0, cr0, [r0], {-0}
    2340:	03000004 	movweq	r0, #4
    2344:	7d8c9100 	stfvcd	f1, [ip]
    2348:	000004fc 	strdeq	r0, [r0], -ip
    234c:	00000504 	andeq	r0, r0, r4, lsl #10
    2350:	045c0001 	ldrbeq	r0, [ip], #-1
    2354:	fc000005 	stc2	0, cr0, [r0], {5}
    2358:	03000006 	movweq	r0, #6
    235c:	7d8c9100 	stfvcd	f1, [ip]
    2360:	000006fc 	strdeq	r0, [r0], -ip
    2364:	00000700 	andeq	r0, r0, r0, lsl #14
    2368:	00540001 	subseq	r0, r4, r1
    236c:	c4000007 	strgt	r0, [r0], #-7
    2370:	03000007 	movweq	r0, #7
    2374:	7d8c9100 	stfvcd	f1, [ip]
	...
    2380:	00000040 	andeq	r0, r0, r0, asr #32
    2384:	0000005c 	andeq	r0, r0, ip, asr r0
    2388:	5c540001 	mrrcpl	0, 0, r0, r4, cr1
    238c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    2390:	03000000 	movweq	r0, #0
    2394:	7d9c9100 	ldfvcd	f1, [ip]
    2398:	00000088 	andeq	r0, r0, r8, lsl #1
    239c:	000000a0 	andeq	r0, r0, r0, lsr #1
    23a0:	a0510001 	subsge	r0, r1, r1
    23a4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    23a8:	01000000 	mrseq	r0, (UNDEF: 0)
    23ac:	00b85800 	adcseq	r5, r8, r0, lsl #16
    23b0:	00c40000 	sbceq	r0, r4, r0
    23b4:	00010000 	andeq	r0, r1, r0
    23b8:	0000c451 	andeq	ip, r0, r1, asr r4
    23bc:	0004fc00 	andeq	pc, r4, r0, lsl #24
    23c0:	91000300 	mrsls	r0, LR_irq
    23c4:	04fc7ce0 	ldrbteq	r7, [ip], #3296	; 0xce0
    23c8:	050c0000 	streq	r0, [ip, #-0]
    23cc:	00010000 	andeq	r0, r1, r0
    23d0:	00050c51 	andeq	r0, r5, r1, asr ip
    23d4:	00053400 	andeq	r3, r5, r0, lsl #8
    23d8:	58000100 	stmdapl	r0, {r8}
    23dc:	00000534 	andeq	r0, r0, r4, lsr r5
    23e0:	00000700 	andeq	r0, r0, r0, lsl #14
    23e4:	94910003 	ldrls	r0, [r1], #3
    23e8:	0007007d 	andeq	r0, r7, sp, ror r0
    23ec:	0007c400 	andeq	ip, r7, r0, lsl #8
    23f0:	91000300 	mrsls	r0, LR_irq
    23f4:	00007ce0 	andeq	r7, r0, r0, ror #25
    23f8:	00000000 	andeq	r0, r0, r0
    23fc:	00a00000 	adceq	r0, r0, r0
    2400:	00a40000 	adceq	r0, r4, r0
    2404:	00010000 	andeq	r0, r1, r0
    2408:	0000a455 	andeq	sl, r0, r5, asr r4
    240c:	0000b800 	andeq	fp, r0, r0, lsl #16
    2410:	75000500 	strvc	r0, [r0, #-1280]	; 0xfffffb00
    2414:	9f243800 	svcls	0x00243800
    2418:	000000b8 	strheq	r0, [r0], -r8
    241c:	000000cc 	andeq	r0, r0, ip, asr #1
    2420:	00750008 	rsbseq	r0, r5, r8
    2424:	00722438 	rsbseq	r2, r2, r8, lsr r4
    2428:	00cc9f21 	sbceq	r9, ip, r1, lsr #30
    242c:	00d80000 	sbcseq	r0, r8, r0
    2430:	00010000 	andeq	r0, r1, r0
    2434:	00050c52 	andeq	r0, r5, r2, asr ip
    2438:	00052c00 	andeq	r2, r5, r0, lsl #24
    243c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    2448:	000000b8 	strheq	r0, [r0], -r8
    244c:	00000504 	andeq	r0, r0, r4, lsl #10
    2450:	9f300002 	svcls	0x00300002
    2454:	00000700 	andeq	r0, r0, r0, lsl #14
    2458:	000007c4 	andeq	r0, r0, r4, asr #15
    245c:	9f300002 	svcls	0x00300002
	...
    2468:	000000b8 	strheq	r0, [r0], -r8
    246c:	00000504 	andeq	r0, r0, r4, lsl #10
    2470:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
    2474:	07009fff 			; <UNDEFINED> instruction: 0x07009fff
    2478:	07c40000 	strbeq	r0, [r4, r0]
    247c:	00040000 	andeq	r0, r4, r0
    2480:	9fffff0a 	svcls	0x00ffff0a
	...
    248c:	000000b8 	strheq	r0, [r0], -r8
    2490:	00000504 	andeq	r0, r0, r4, lsl #10
    2494:	9f330002 	svcls	0x00330002
    2498:	00000700 	andeq	r0, r0, r0, lsl #14
    249c:	000007c4 	andeq	r0, r0, r4, asr #15
    24a0:	9f330002 	svcls	0x00330002
	...
    24ac:	000000b8 	strheq	r0, [r0], -r8
    24b0:	000000cc 	andeq	r0, r0, ip, asr #1
    24b4:	00750008 	rsbseq	r0, r5, r8
    24b8:	00722438 	rsbseq	r2, r2, r8, lsr r4
    24bc:	00cc9f21 	sbceq	r9, ip, r1, lsr #30
    24c0:	00d80000 	sbcseq	r0, r8, r0
    24c4:	00010000 	andeq	r0, r1, r0
    24c8:	0000f852 	andeq	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    24cc:	00010800 	andeq	r0, r1, r0, lsl #16
    24d0:	53000100 	movwpl	r0, #256	; 0x100
	...
    24dc:	000000b8 	strheq	r0, [r0], -r8
    24e0:	000004fc 	strdeq	r0, [r0], -ip
    24e4:	8c910003 	ldchi	0, cr0, [r1], {3}
    24e8:	0007007d 	andeq	r0, r7, sp, ror r0
    24ec:	0007c400 	andeq	ip, r7, r0, lsl #8
    24f0:	91000300 	mrsls	r0, LR_irq
    24f4:	00007d8c 	andeq	r7, r0, ip, lsl #27
    24f8:	00000000 	andeq	r0, r0, r0
    24fc:	00e80000 	rsceq	r0, r8, r0
    2500:	00ec0000 	rsceq	r0, ip, r0
    2504:	00100000 	andseq	r0, r0, r0
    2508:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    250c:	00e60803 	rsceq	r0, r6, r3, lsl #16
    2510:	01942240 	orrseq	r2, r4, r0, asr #4
    2514:	9f1aff08 	svcls	0x001aff08
    2518:	0000011c 	andeq	r0, r0, ip, lsl r1
    251c:	00000178 	andeq	r0, r0, r8, ror r1
    2520:	00530001 	subseq	r0, r3, r1
    2524:	70000007 	andvc	r0, r0, r7
    2528:	01000007 	tsteq	r0, r7
    252c:	00005300 	andeq	r5, r0, r0, lsl #6
    2530:	00000000 	andeq	r0, r0, r0
    2534:	00e80000 	rsceq	r0, r8, r0
    2538:	00ec0000 	rsceq	r0, ip, r0
    253c:	00100000 	andseq	r0, r0, r0
    2540:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    2544:	00e60903 	rsceq	r0, r6, r3, lsl #18
    2548:	01942240 	orrseq	r2, r4, r0, asr #4
    254c:	9f1aff08 	svcls	0x001aff08
    2550:	0000011c 	andeq	r0, r0, ip, lsl r1
    2554:	00000148 	andeq	r0, r0, r8, asr #2
    2558:	00520001 	subseq	r0, r2, r1
    255c:	1c000007 	stcne	0, cr0, [r0], {7}
    2560:	01000007 	tsteq	r0, r7
    2564:	00005200 	andeq	r5, r0, r0, lsl #4
    2568:	00000000 	andeq	r0, r0, r0
    256c:	011c0000 	tsteq	ip, r0
    2570:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    2574:	00060000 	andeq	r0, r6, r0
    2578:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    257c:	07009f1a 	smladeq	r0, sl, pc, r9	; <UNPREDICTABLE>
    2580:	07280000 	streq	r0, [r8, -r0]!
    2584:	00060000 	andeq	r0, r6, r0
    2588:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    258c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2590:	00000000 	andeq	r0, r0, r0
    2594:	01280000 	teqeq	r8, r0
    2598:	01400000 	mrseq	r0, (UNDEF: 64)
    259c:	00170000 	andseq	r0, r7, r0
    25a0:	70030072 	andvc	r0, r3, r2, ror r0
    25a4:	22400158 	subcs	r0, r0, #88, 2
    25a8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    25ac:	02800a1a 	addeq	r0, r0, #106496	; 0x1a000
    25b0:	3500731e 	strcc	r7, [r0, #-798]	; 0xfffffce2
    25b4:	409f2224 	addsmi	r2, pc, r4, lsr #4
    25b8:	48000001 	stmdami	r0, {r0}
    25bc:	08000001 	stmdaeq	r0, {r0}
    25c0:	35007200 	strcc	r7, [r0, #-512]	; 0xfffffe00
    25c4:	22007024 	andcs	r7, r0, #36	; 0x24
    25c8:	0007009f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    25cc:	00071400 	andeq	r1, r7, r0, lsl #8
    25d0:	72001700 	andvc	r1, r0, #0, 14
    25d4:	58880300 	stmpl	r8, {r8, r9}
    25d8:	94224001 	strtls	r4, [r2], #-1
    25dc:	1aff0801 	bne	fffc45e8 <PCB_BASE_APP1+0xbb4c43e8>
    25e0:	1e02800a 	cdpne	0, 0, cr8, cr2, cr10, {0}
    25e4:	24350073 	ldrtcs	r0, [r5], #-115	; 0xffffff8d
    25e8:	07149f22 	ldreq	r9, [r4, -r2, lsr #30]
    25ec:	071c0000 	ldreq	r0, [ip, -r0]
    25f0:	00080000 	andeq	r0, r8, r0
    25f4:	24350072 	ldrtcs	r0, [r5], #-114	; 0xffffff8e
    25f8:	9f220074 	svcls	0x00220074
	...
    2604:	00000128 	andeq	r0, r0, r8, lsr #2
    2608:	00000140 	andeq	r0, r0, r0, asr #2
    260c:	9f300002 	svcls	0x00300002
    2610:	00000700 	andeq	r0, r0, r0, lsl #14
    2614:	00000714 	andeq	r0, r0, r4, lsl r7
    2618:	9f300002 	svcls	0x00300002
	...
    2624:	00000204 	andeq	r0, r0, r4, lsl #4
    2628:	00000248 	andeq	r0, r0, r8, asr #4
    262c:	9f300002 	svcls	0x00300002
    2630:	00000248 	andeq	r0, r0, r8, asr #4
    2634:	00000260 	andeq	r0, r0, r0, ror #4
    2638:	9091000b 	addsls	r0, r1, fp
    263c:	9101947d 	tstls	r1, sp, ror r4
    2640:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    2644:	0004c09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    2648:	00050400 	andeq	r0, r5, r0, lsl #8
    264c:	91000b00 	tstls	r0, r0, lsl #22
    2650:	01947d90 			; <UNDEFINED> instruction: 0x01947d90
    2654:	231c7c91 	tstcs	ip, #37120	; 0x9100
    2658:	00009f55 	andeq	r9, r0, r5, asr pc
    265c:	00000000 	andeq	r0, r0, r0
    2660:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    2664:	02040000 	andeq	r0, r4, #0
    2668:	00020000 	andeq	r0, r2, r0
    266c:	00009f30 	andeq	r9, r0, r0, lsr pc
    2670:	00000000 	andeq	r0, r0, r0
    2674:	02780000 	rsbseq	r0, r8, #0
    2678:	02b00000 	adcseq	r0, r0, #0
    267c:	00020000 	andeq	r0, r2, r0
    2680:	02b09f30 	adcseq	r9, r0, #48, 30	; 0xc0
    2684:	02cc0000 	sbceq	r0, ip, #0
    2688:	00020000 	andeq	r0, r2, r0
    268c:	02cc9f31 	sbceq	r9, ip, #49, 30	; 0xc4
    2690:	02ec0000 	rsceq	r0, ip, #0
    2694:	00020000 	andeq	r0, r2, r0
    2698:	02ec9f32 	rsceq	r9, ip, #50, 30	; 0xc8
    269c:	030c0000 	movweq	r0, #49152	; 0xc000
    26a0:	00020000 	andeq	r0, r2, r0
    26a4:	030c9f30 	movweq	r9, #53040	; 0xcf30
    26a8:	03280000 	teqeq	r8, #0
    26ac:	00020000 	andeq	r0, r2, r0
    26b0:	03289f31 	teqeq	r8, #49, 30	; 0xc4
    26b4:	03480000 	movteq	r0, #32768	; 0x8000
    26b8:	00020000 	andeq	r0, r2, r0
    26bc:	03489f32 	movteq	r9, #36658	; 0x8f32
    26c0:	03700000 	cmneq	r0, #0
    26c4:	00020000 	andeq	r0, r2, r0
    26c8:	03709f30 	cmneq	r0, #48, 30	; 0xc0
    26cc:	03900000 	orrseq	r0, r0, #0
    26d0:	00020000 	andeq	r0, r2, r0
    26d4:	03909f31 	orrseq	r9, r0, #49, 30	; 0xc4
    26d8:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    26dc:	00020000 	andeq	r0, r2, r0
    26e0:	03b89f32 			; <UNDEFINED> instruction: 0x03b89f32
    26e4:	03d40000 	bicseq	r0, r4, #0
    26e8:	00020000 	andeq	r0, r2, r0
    26ec:	03d49f30 	bicseq	r9, r4, #48, 30	; 0xc0
    26f0:	03f00000 	mvnseq	r0, #0
    26f4:	00020000 	andeq	r0, r2, r0
    26f8:	03f09f31 	mvnseq	r9, #49, 30	; 0xc4
    26fc:	040c0000 	streq	r0, [ip], #-0
    2700:	00020000 	andeq	r0, r2, r0
    2704:	040c9f32 	streq	r9, [ip], #-3890	; 0xfffff0ce
    2708:	04280000 	strteq	r0, [r8], #-0
    270c:	00020000 	andeq	r0, r2, r0
    2710:	04289f30 	strteq	r9, [r8], #-3888	; 0xfffff0d0
    2714:	04440000 	strbeq	r0, [r4], #-0
    2718:	00020000 	andeq	r0, r2, r0
    271c:	04449f31 	strbeq	r9, [r4], #-3889	; 0xfffff0cf
    2720:	04600000 	strbteq	r0, [r0], #-0
    2724:	00020000 	andeq	r0, r2, r0
    2728:	04609f32 	strbteq	r9, [r0], #-3890	; 0xfffff0ce
    272c:	04800000 	streq	r0, [r0], #0
    2730:	00020000 	andeq	r0, r2, r0
    2734:	04809f30 	streq	r9, [r0], #3888	; 0xf30
    2738:	04a00000 	strteq	r0, [r0], #0
    273c:	00020000 	andeq	r0, r2, r0
    2740:	04a09f31 	strteq	r9, [r0], #3889	; 0xf31
    2744:	04c00000 	strbeq	r0, [r0], #0
    2748:	00020000 	andeq	r0, r2, r0
    274c:	04c09f32 	strbeq	r9, [r0], #3890	; 0xf32
    2750:	05040000 	streq	r0, [r4, #-0]
    2754:	00020000 	andeq	r0, r2, r0
    2758:	00009f33 	andeq	r9, r0, r3, lsr pc
    275c:	00000000 	andeq	r0, r0, r0
    2760:	02780000 	rsbseq	r0, r8, #0
    2764:	02ec0000 	rsceq	r0, ip, #0
    2768:	00020000 	andeq	r0, r2, r0
    276c:	02ec9f30 	rsceq	r9, ip, #48, 30	; 0xc0
    2770:	03480000 	movteq	r0, #32768	; 0x8000
    2774:	00020000 	andeq	r0, r2, r0
    2778:	03489f31 	movteq	r9, #36657	; 0x8f31
    277c:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    2780:	00020000 	andeq	r0, r2, r0
    2784:	03b89f32 			; <UNDEFINED> instruction: 0x03b89f32
    2788:	040c0000 	streq	r0, [ip], #-0
    278c:	00020000 	andeq	r0, r2, r0
    2790:	040c9f30 	streq	r9, [ip], #-3888	; 0xfffff0d0
    2794:	04600000 	strbteq	r0, [r0], #-0
    2798:	00020000 	andeq	r0, r2, r0
    279c:	04609f31 	strbteq	r9, [r0], #-3889	; 0xfffff0cf
    27a0:	04c00000 	strbeq	r0, [r0], #0
    27a4:	00020000 	andeq	r0, r2, r0
    27a8:	04c09f32 	strbeq	r9, [r0], #3890	; 0xf32
    27ac:	05040000 	streq	r0, [r4, #-0]
    27b0:	00020000 	andeq	r0, r2, r0
    27b4:	00009f33 	andeq	r9, r0, r3, lsr pc
    27b8:	00000000 	andeq	r0, r0, r0
    27bc:	02780000 	rsbseq	r0, r8, #0
    27c0:	03bc0000 			; <UNDEFINED> instruction: 0x03bc0000
    27c4:	00010000 	andeq	r0, r1, r0
    27c8:	0003bc52 	andeq	fp, r3, r2, asr ip
    27cc:	00050400 	andeq	r0, r5, r0, lsl #8
    27d0:	91001200 	mrsls	r1, R8_usr
    27d4:	94067d90 	strls	r7, [r6], #-3472	; 0xfffff270
    27d8:	1aff0801 	bne	fffc47e4 <PCB_BASE_APP1+0xbb4c45e4>
    27dc:	067d8891 			; <UNDEFINED> instruction: 0x067d8891
    27e0:	1f2e301a 	svcne	0x002e301a
    27e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27e8:	00000000 	andeq	r0, r0, r0
    27ec:	00027800 	andeq	r7, r2, r0, lsl #16
    27f0:	0002ec00 	andeq	lr, r2, r0, lsl #24
    27f4:	59000100 	stmdbpl	r0, {r8}
    27f8:	000002ec 	andeq	r0, r0, ip, ror #5
    27fc:	00000348 	andeq	r0, r0, r8, asr #6
    2800:	01790003 	cmneq	r9, r3
    2804:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    2808:	0004cc00 	andeq	ip, r4, r0, lsl #24
    280c:	79000300 	stmdbvc	r0, {r8, r9}
    2810:	04cc9f02 	strbeq	r9, [ip], #3842	; 0xf02
    2814:	05040000 	streq	r0, [r4, #-0]
    2818:	00030000 	andeq	r0, r3, r0
    281c:	009f7f79 	addseq	r7, pc, r9, ror pc	; <UNPREDICTABLE>
    2820:	00000000 	andeq	r0, r0, r0
    2824:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2828:	b0000002 	andlt	r0, r0, r2
    282c:	03000002 	movweq	r0, #2
    2830:	9f687600 	svcls	0x00687600
    2834:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    2838:	000002cc 	andeq	r0, r0, ip, asr #5
    283c:	69760003 	ldmdbvs	r6!, {r0, r1}^
    2840:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    2844:	0002ec00 	andeq	lr, r2, r0, lsl #24
    2848:	76000300 	strvc	r0, [r0], -r0, lsl #6
    284c:	02ec9f6a 	rsceq	r9, ip, #424	; 0x1a8
    2850:	030c0000 	movweq	r0, #49152	; 0xc000
    2854:	00030000 	andeq	r0, r3, r0
    2858:	0c9f6876 	ldceq	8, cr6, [pc], {118}	; 0x76
    285c:	28000003 	stmdacs	r0, {r0, r1}
    2860:	03000003 	movweq	r0, #3
    2864:	9f697600 	svcls	0x00697600
    2868:	00000328 	andeq	r0, r0, r8, lsr #6
    286c:	00000348 	andeq	r0, r0, r8, asr #6
    2870:	6a760003 	bvs	1d82884 <STACK_SIZE+0x1582884>
    2874:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    2878:	00037000 	andeq	r7, r3, r0
    287c:	76000300 	strvc	r0, [r0], -r0, lsl #6
    2880:	03709f68 	cmneq	r0, #104, 30	; 0x1a0
    2884:	03900000 	orrseq	r0, r0, #0
    2888:	00030000 	andeq	r0, r3, r0
    288c:	909f6976 	addsls	r6, pc, r6, ror r9	; <UNPREDICTABLE>
    2890:	78000003 	stmdavc	r0, {r0, r1}
    2894:	03000004 	movweq	r0, #4
    2898:	9f6a7600 	svcls	0x006a7600
    289c:	00000478 	andeq	r0, r0, r8, ror r4
    28a0:	00000504 	andeq	r0, r0, r4, lsl #10
    28a4:	67760003 	ldrbvs	r0, [r6, -r3]!
    28a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28ac:	00000000 	andeq	r0, r0, r0
    28b0:	0003b800 	andeq	fp, r3, r0, lsl #16
    28b4:	00050400 	andeq	r0, r5, r0, lsl #8
    28b8:	53000100 	movwpl	r0, #256	; 0x100
	...
    28c4:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    28c8:	0000040c 	andeq	r0, r0, ip, lsl #8
    28cc:	0c590001 	mrrceq	0, 0, r0, r9, cr1
    28d0:	60000004 	andvs	r0, r0, r4
    28d4:	03000004 	movweq	r0, #4
    28d8:	9f017900 	svcls	0x00017900
    28dc:	00000460 	andeq	r0, r0, r0, ror #8
    28e0:	000004cc 	andeq	r0, r0, ip, asr #9
    28e4:	02790003 	rsbseq	r0, r9, #3
    28e8:	0004cc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    28ec:	00050400 	andeq	r0, r5, r0, lsl #8
    28f0:	79000300 	stmdbvc	r0, {r8, r9}
    28f4:	00009f7f 	andeq	r9, r0, pc, ror pc
    28f8:	00000000 	andeq	r0, r0, r0
    28fc:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    2900:	03d40000 	bicseq	r0, r4, #0
    2904:	00010000 	andeq	r0, r1, r0
    2908:	0003d456 	andeq	sp, r3, r6, asr r4
    290c:	0003f000 	andeq	pc, r3, r0
    2910:	76000300 	strvc	r0, [r0], -r0, lsl #6
    2914:	03f09f01 	mvnseq	r9, #1, 30
    2918:	040c0000 	streq	r0, [ip], #-0
    291c:	00030000 	andeq	r0, r3, r0
    2920:	0c9f0276 	lfmeq	f0, 4, [pc], {118}	; 0x76
    2924:	28000004 	stmdacs	r0, {r2}
    2928:	01000004 	tsteq	r0, r4
    292c:	04285600 	strteq	r5, [r8], #-1536	; 0xfffffa00
    2930:	04440000 	strbeq	r0, [r4], #-0
    2934:	00030000 	andeq	r0, r3, r0
    2938:	449f0176 	ldrmi	r0, [pc], #374	; 2940 <ABORT_STACK_SIZE+0x2540>
    293c:	60000004 	andvs	r0, r0, r4
    2940:	03000004 	movweq	r0, #4
    2944:	9f027600 	svcls	0x00027600
    2948:	00000460 	andeq	r0, r0, r0, ror #8
    294c:	00000478 	andeq	r0, r0, r8, ror r4
    2950:	78560001 	ldmdavc	r6, {r0}^
    2954:	80000004 	andhi	r0, r0, r4
    2958:	03000004 	movweq	r0, #4
    295c:	9f7d7600 	svcls	0x007d7600
	...
    2968:	0000050c 	andeq	r0, r0, ip, lsl #10
    296c:	00000700 	andeq	r0, r0, r0, lsl #14
    2970:	9f300002 	svcls	0x00300002
	...
    297c:	0000050c 	andeq	r0, r0, ip, lsl #10
    2980:	00000700 	andeq	r0, r0, r0, lsl #14
    2984:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
    2988:	00009fff 	strdeq	r9, [r0], -pc	; <UNPREDICTABLE>
    298c:	00000000 	andeq	r0, r0, r0
    2990:	050c0000 	streq	r0, [ip, #-0]
    2994:	07000000 	streq	r0, [r0, -r0]
    2998:	00020000 	andeq	r0, r2, r0
    299c:	00009f33 	andeq	r9, r0, r3, lsr pc
    29a0:	00000000 	andeq	r0, r0, r0
    29a4:	050c0000 	streq	r0, [ip, #-0]
    29a8:	052c0000 	streq	r0, [ip, #-0]!
    29ac:	00010000 	andeq	r0, r1, r0
    29b0:	00000055 	andeq	r0, r0, r5, asr r0
    29b4:	00000000 	andeq	r0, r0, r0
    29b8:	00050c00 	andeq	r0, r5, r0, lsl #24
    29bc:	0006fc00 	andeq	pc, r6, r0, lsl #24
    29c0:	91000300 	mrsls	r0, LR_irq
    29c4:	06fc7d8c 	ldrbteq	r7, [ip], ip, lsl #27
    29c8:	07000000 	streq	r0, [r0, -r0]
    29cc:	00070000 	andeq	r0, r7, r0
    29d0:	067ce891 			; <UNDEFINED> instruction: 0x067ce891
    29d4:	009f1c31 	addseq	r1, pc, r1, lsr ip	; <UNPREDICTABLE>
    29d8:	00000000 	andeq	r0, r0, r0
    29dc:	3c000000 	stccc	0, cr0, [r0], {-0}
    29e0:	00000005 	andeq	r0, r0, r5
    29e4:	02000007 	andeq	r0, r0, #7
    29e8:	009f3000 	addseq	r3, pc, r0
    29ec:	00000000 	andeq	r0, r0, r0
    29f0:	84000000 	strhi	r0, [r0], #-0
    29f4:	ac000005 	stcge	0, cr0, [r0], {5}
    29f8:	0b000005 	bleq	2a14 <ABORT_STACK_SIZE+0x2614>
    29fc:	7d909100 	ldfvcd	f1, [r0]
    2a00:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    2a04:	9f4b231c 	svcls	0x004b231c
    2a08:	000006d8 	ldrdeq	r0, [r0], -r8
    2a0c:	00000700 	andeq	r0, r0, r0, lsl #14
    2a10:	9091000b 	addsls	r0, r1, fp
    2a14:	9101947d 	tstls	r1, sp, ror r4
    2a18:	4b231c7c 	blmi	8c9c10 <STACK_SIZE+0xc9c10>
    2a1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a20:	00000000 	andeq	r0, r0, r0
    2a24:	00058400 	andeq	r8, r5, r0, lsl #8
    2a28:	0005b000 	andeq	fp, r5, r0
    2a2c:	30000200 	andcc	r0, r0, r0, lsl #4
    2a30:	0005b09f 	muleq	r5, pc, r0	; <UNPREDICTABLE>
    2a34:	0005b800 	andeq	fp, r5, r0, lsl #16
    2a38:	76000800 	strvc	r0, [r0], -r0, lsl #16
    2a3c:	1c7c9100 	ldfnep	f1, [ip], #-0
    2a40:	b89f5523 	ldmlt	pc, {r0, r1, r5, r8, sl, ip, lr}	; <UNPREDICTABLE>
    2a44:	d4000005 	strle	r0, [r0], #-5
    2a48:	08000006 	stmdaeq	r0, {r1, r2}
    2a4c:	91007600 	tstls	r0, r0, lsl #12
    2a50:	54231c7c 	strtpl	r1, [r3], #-3196	; 0xfffff384
    2a54:	0006d49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    2a58:	00070000 	andeq	r0, r7, r0
    2a5c:	76000800 	strvc	r0, [r0], -r0, lsl #16
    2a60:	1c7c9100 	ldfnep	f1, [ip], #-0
    2a64:	009f5523 	addseq	r5, pc, r3, lsr #10
    2a68:	00000000 	andeq	r0, r0, r0
    2a6c:	dc000000 	stcle	0, cr0, [r0], {-0}
    2a70:	20000005 	andcs	r0, r0, r5
    2a74:	02000006 	andeq	r0, r0, #6
    2a78:	209f3000 	addscs	r3, pc, r0
    2a7c:	74000006 	strvc	r0, [r0], #-6
    2a80:	02000006 	andeq	r0, r0, #6
    2a84:	749f3100 	ldrvc	r3, [pc], #256	; 2a8c <ABORT_STACK_SIZE+0x268c>
    2a88:	d4000006 	strle	r0, [r0], #-6
    2a8c:	02000006 	andeq	r0, r0, #6
    2a90:	d49f3200 	ldrle	r3, [pc], #512	; 2a98 <ABORT_STACK_SIZE+0x2698>
    2a94:	00000006 	andeq	r0, r0, r6
    2a98:	02000007 	andeq	r0, r0, #7
    2a9c:	009f3300 	addseq	r3, pc, r0, lsl #6
    2aa0:	00000000 	andeq	r0, r0, r0
    2aa4:	dc000000 	stcle	0, cr0, [r0], {-0}
    2aa8:	e8000005 	stmda	r0, {r0, r2}
    2aac:	02000005 	andeq	r0, r0, #5
    2ab0:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
    2ab4:	04000005 	streq	r0, [r0], #-5
    2ab8:	02000006 	andeq	r0, r0, #6
    2abc:	049f3100 	ldreq	r3, [pc], #256	; 2ac4 <ABORT_STACK_SIZE+0x26c4>
    2ac0:	20000006 	andcs	r0, r0, r6
    2ac4:	02000006 	andeq	r0, r0, #6
    2ac8:	209f3200 	addscs	r3, pc, r0, lsl #4
    2acc:	3c000006 	stccc	0, cr0, [r0], {6}
    2ad0:	02000006 	andeq	r0, r0, #6
    2ad4:	3c9f3000 	ldccc	0, cr3, [pc], {0}
    2ad8:	58000006 	stmdapl	r0, {r1, r2}
    2adc:	02000006 	andeq	r0, r0, #6
    2ae0:	589f3100 	ldmpl	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    2ae4:	74000006 	strvc	r0, [r0], #-6
    2ae8:	02000006 	andeq	r0, r0, #6
    2aec:	749f3200 	ldrvc	r3, [pc], #512	; 2af4 <ABORT_STACK_SIZE+0x26f4>
    2af0:	94000006 	strls	r0, [r0], #-6
    2af4:	02000006 	andeq	r0, r0, #6
    2af8:	949f3000 	ldrls	r3, [pc], #0	; 2b00 <ABORT_STACK_SIZE+0x2700>
    2afc:	b4000006 	strlt	r0, [r0], #-6
    2b00:	02000006 	andeq	r0, r0, #6
    2b04:	b49f3100 	ldrlt	r3, [pc], #256	; 2b0c <ABORT_STACK_SIZE+0x270c>
    2b08:	d4000006 	strle	r0, [r0], #-6
    2b0c:	02000006 	andeq	r0, r0, #6
    2b10:	d49f3200 	ldrle	r3, [pc], #512	; 2b18 <ABORT_STACK_SIZE+0x2718>
    2b14:	00000006 	andeq	r0, r0, r6
    2b18:	02000007 	andeq	r0, r0, #7
    2b1c:	009f3300 	addseq	r3, pc, r0, lsl #6
    2b20:	00000000 	andeq	r0, r0, r0
    2b24:	dc000000 	stcle	0, cr0, [r0], {-0}
    2b28:	00000005 	andeq	r0, r0, r5
    2b2c:	01000007 	tsteq	r0, r7
    2b30:	00005300 	andeq	r5, r0, r0, lsl #6
    2b34:	00000000 	andeq	r0, r0, r0
    2b38:	05dc0000 	ldrbeq	r0, [ip]
    2b3c:	06200000 	strteq	r0, [r0], -r0
    2b40:	00030000 	andeq	r0, r3, r0
    2b44:	209f7f7c 	addscs	r7, pc, ip, ror pc	; <UNPREDICTABLE>
    2b48:	74000006 	strvc	r0, [r0], #-6
    2b4c:	01000006 	tsteq	r0, r6
    2b50:	06745c00 	ldrbteq	r5, [r4], -r0, lsl #24
    2b54:	06e00000 	strbteq	r0, [r0], r0
    2b58:	00030000 	andeq	r0, r3, r0
    2b5c:	e09f017c 	adds	r0, pc, ip, ror r1	; <UNPREDICTABLE>
    2b60:	e4000006 	str	r0, [r0], #-6
    2b64:	03000006 	movweq	r0, #6
    2b68:	9f027500 	svcls	0x00027500
    2b6c:	000006e4 	andeq	r0, r0, r4, ror #13
    2b70:	00000700 	andeq	r0, r0, r0, lsl #14
    2b74:	7e7c0003 	cdpvc	0, 7, cr0, cr12, cr3, {0}
    2b78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b7c:	00000000 	andeq	r0, r0, r0
    2b80:	0005dc00 	andeq	sp, r5, r0, lsl #24
    2b84:	0005e800 	andeq	lr, r5, r0, lsl #16
    2b88:	50000100 	andpl	r0, r0, r0, lsl #2
    2b8c:	000005e8 	andeq	r0, r0, r8, ror #11
    2b90:	00000604 	andeq	r0, r0, r4, lsl #12
    2b94:	01700003 	cmneq	r0, r3
    2b98:	0006049f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    2b9c:	00062000 	andeq	r2, r6, r0
    2ba0:	70000300 	andvc	r0, r0, r0, lsl #6
    2ba4:	06209f02 	strteq	r9, [r0], -r2, lsl #30
    2ba8:	063c0000 	ldrteq	r0, [ip], -r0
    2bac:	00010000 	andeq	r0, r1, r0
    2bb0:	00063c50 	andeq	r3, r6, r0, asr ip
    2bb4:	00065800 	andeq	r5, r6, r0, lsl #16
    2bb8:	70000300 	andvc	r0, r0, r0, lsl #6
    2bbc:	06589f01 	ldrbeq	r9, [r8], -r1, lsl #30
    2bc0:	06740000 	ldrbteq	r0, [r4], -r0
    2bc4:	00030000 	andeq	r0, r3, r0
    2bc8:	749f0270 	ldrvc	r0, [pc], #624	; 2bd0 <ABORT_STACK_SIZE+0x27d0>
    2bcc:	8c000006 	stchi	0, cr0, [r0], {6}
    2bd0:	01000006 	tsteq	r0, r6
    2bd4:	068c5000 	streq	r5, [ip], r0
    2bd8:	06940000 	ldreq	r0, [r4], r0
    2bdc:	00030000 	andeq	r0, r3, r0
    2be0:	009f7d70 	addseq	r7, pc, r0, ror sp	; <UNPREDICTABLE>
    2be4:	00000000 	andeq	r0, r0, r0
    2be8:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    2bec:	f8000009 			; <UNDEFINED> instruction: 0xf8000009
    2bf0:	0100000a 	tsteq	r0, sl
    2bf4:	0af85000 	beq	ffe16bfc <PCB_BASE_APP1+0xbb3169fc>
    2bf8:	0b380000 	bleq	e02c00 <STACK_SIZE+0x602c00>
    2bfc:	00060000 	andeq	r0, r6, r0
    2c00:	bfffc07a 	svclt	0x00ffc07a
    2c04:	0b389f5c 	bleq	e2a97c <STACK_SIZE+0x62a97c>
    2c08:	0b3c0000 	bleq	f02c10 <STACK_SIZE+0x702c10>
    2c0c:	00040000 	andeq	r0, r4, r0
    2c10:	9f5001f3 	svcls	0x005001f3
    2c14:	00000b3c 	andeq	r0, r0, ip, lsr fp
    2c18:	00000b58 	andeq	r0, r0, r8, asr fp
    2c1c:	58500001 	ldmdapl	r0, {r0}^
    2c20:	7400000b 	strvc	r0, [r0], #-11
    2c24:	0600000b 	streq	r0, [r0], -fp
    2c28:	ffc07a00 			; <UNDEFINED> instruction: 0xffc07a00
    2c2c:	009f5cbf 			; <UNDEFINED> instruction: 0x009f5cbf
    2c30:	00000000 	andeq	r0, r0, r0
    2c34:	60000000 	andvs	r0, r0, r0
    2c38:	0800000a 	stmdaeq	r0, {r1, r3}
    2c3c:	0100000b 	tsteq	r0, fp
    2c40:	0b3c5900 	bleq	f19048 <STACK_SIZE+0x719048>
    2c44:	0b6c0000 	bleq	1b02c4c <STACK_SIZE+0x1302c4c>
    2c48:	00010000 	andeq	r0, r1, r0
    2c4c:	00000059 	andeq	r0, r0, r9, asr r0
    2c50:	00000000 	andeq	r0, r0, r0
    2c54:	000a6000 	andeq	r6, sl, r0
    2c58:	000a6400 	andeq	r6, sl, r0, lsl #8
    2c5c:	91000200 	mrsls	r0, R8_usr
    2c60:	00000054 	andeq	r0, r0, r4, asr r0
    2c64:	00000000 	andeq	r0, r0, r0
    2c68:	000a6800 	andeq	r6, sl, r0, lsl #16
    2c6c:	000ae000 	andeq	lr, sl, r0
    2c70:	5c000100 	stfpls	f0, [r0], {-0}
    2c74:	00000b3c 	andeq	r0, r0, ip, lsr fp
    2c78:	00000b58 	andeq	r0, r0, r8, asr fp
    2c7c:	005c0001 	subseq	r0, ip, r1
    2c80:	00000000 	andeq	r0, r0, r0
    2c84:	74000000 	strvc	r0, [r0], #-0
    2c88:	9400000b 	strls	r0, [r0], #-11
    2c8c:	0100000b 	tsteq	r0, fp
    2c90:	0b945100 	bleq	fe517098 <PCB_BASE_APP1+0xb9a16e98>
    2c94:	0ba40000 	bleq	fe902c9c <PCB_BASE_APP1+0xb9e02a9c>
    2c98:	00040000 	andeq	r0, r4, r0
    2c9c:	9f5101f3 	svcls	0x005101f3
	...
    2ca8:	00000ba4 	andeq	r0, r0, r4, lsr #23
    2cac:	00000bc8 	andeq	r0, r0, r8, asr #23
    2cb0:	c8500001 	ldmdagt	r0, {r0}^
    2cb4:	cc00000b 	stcgt	0, cr0, [r0], {11}
    2cb8:	0400000b 	streq	r0, [r0], #-11
    2cbc:	5001f300 	andpl	pc, r1, r0, lsl #6
    2cc0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2cc4:	00000000 	andeq	r0, r0, r0
    2cc8:	000ba400 	andeq	sl, fp, r0, lsl #8
    2ccc:	000bc000 	andeq	ip, fp, r0
    2cd0:	51000100 	mrspl	r0, (UNDEF: 16)
    2cd4:	00000bc0 	andeq	r0, r0, r0, asr #23
    2cd8:	00000bcc 	andeq	r0, r0, ip, asr #23
    2cdc:	01f30004 	mvnseq	r0, r4
    2ce0:	00009f51 	andeq	r9, r0, r1, asr pc
    2ce4:	00000000 	andeq	r0, r0, r0
    2ce8:	0bcc0000 	bleq	ff302cf0 <PCB_BASE_APP1+0xba802af0>
    2cec:	0be80000 	bleq	ffa02cf4 <PCB_BASE_APP1+0xbaf02af4>
    2cf0:	00010000 	andeq	r0, r1, r0
    2cf4:	000be850 	andeq	lr, fp, r0, asr r8
    2cf8:	000bf000 	andeq	pc, fp, r0
    2cfc:	f3000400 	vshl.u8	d0, d0, d0
    2d00:	009f5001 	addseq	r5, pc, r1
    2d04:	00000000 	andeq	r0, r0, r0
    2d08:	20000000 	andcs	r0, r0, r0
    2d0c:	3000000c 	andcc	r0, r0, ip
    2d10:	0200000c 	andeq	r0, r0, #12
    2d14:	309f3000 	addscc	r3, pc, r0
    2d18:	6000000c 	andvs	r0, r0, ip
    2d1c:	0100000c 	tsteq	r0, ip
    2d20:	00005300 	andeq	r5, r0, r0, lsl #6
    2d24:	00000000 	andeq	r0, r0, r0
    2d28:	0bf00000 	bleq	ffc02d30 <PCB_BASE_APP1+0xbb102b30>
    2d2c:	0c200000 	stceq	0, cr0, [r0], #-0
    2d30:	00020000 	andeq	r0, r2, r0
    2d34:	0c209f30 	stceq	15, cr9, [r0], #-192	; 0xffffff40
    2d38:	0c700000 	ldcleq	0, cr0, [r0], #-0
    2d3c:	00010000 	andeq	r0, r1, r0
    2d40:	00000056 	andeq	r0, r0, r6, asr r0
    2d44:	00000000 	andeq	r0, r0, r0
    2d48:	000c3000 	andeq	r3, ip, r0
    2d4c:	000c6000 	andeq	r6, ip, r0
    2d50:	30000200 	andcc	r0, r0, r0, lsl #4
    2d54:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d58:	00000000 	andeq	r0, r0, r0
    2d5c:	000c3000 	andeq	r3, ip, r0
    2d60:	000c3c00 	andeq	r3, ip, r0, lsl #24
    2d64:	53000100 	movwpl	r0, #256	; 0x100
    2d68:	00000c3c 	andeq	r0, r0, ip, lsr ip
    2d6c:	00000c60 	andeq	r0, r0, r0, ror #24
    2d70:	7f730003 	svcvc	0x00730003
    2d74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d78:	00000000 	andeq	r0, r0, r0
    2d7c:	000c7800 	andeq	r7, ip, r0, lsl #16
    2d80:	000ca800 	andeq	sl, ip, r0, lsl #16
    2d84:	50000100 	andpl	r0, r0, r0, lsl #2
    2d88:	00000ca8 	andeq	r0, r0, r8, lsr #25
    2d8c:	00000d00 	andeq	r0, r0, r0, lsl #26
    2d90:	01f30004 	mvnseq	r0, r4
    2d94:	00009f50 	andeq	r9, r0, r0, asr pc
    2d98:	00000000 	andeq	r0, r0, r0
    2d9c:	0ca80000 	stceq	0, cr0, [r8]
    2da0:	0cb80000 	ldceq	0, cr0, [r8]
    2da4:	00020000 	andeq	r0, r2, r0
    2da8:	0cb89f30 	ldceq	15, cr9, [r8], #192	; 0xc0
    2dac:	0ce80000 	stcleq	0, cr0, [r8]
    2db0:	00010000 	andeq	r0, r1, r0
    2db4:	00000053 	andeq	r0, r0, r3, asr r0
    2db8:	00000000 	andeq	r0, r0, r0
    2dbc:	000c7800 	andeq	r7, ip, r0, lsl #16
    2dc0:	000ca800 	andeq	sl, ip, r0, lsl #16
    2dc4:	30000200 	andcc	r0, r0, r0, lsl #4
    2dc8:	000ca89f 	muleq	ip, pc, r8	; <UNPREDICTABLE>
    2dcc:	000cf800 	andeq	pc, ip, r0, lsl #16
    2dd0:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2ddc:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
    2de0:	00000cc4 	andeq	r0, r0, r4, asr #25
    2de4:	c4530001 	ldrbgt	r0, [r3], #-1
    2de8:	e800000c 	stmda	r0, {r2, r3}
    2dec:	0300000c 	movweq	r0, #12
    2df0:	9f7f7300 	svcls	0x007f7300
	...
    2dfc:	00000d14 	andeq	r0, r0, r4, lsl sp
    2e00:	00000d44 	andeq	r0, r0, r4, asr #26
    2e04:	44510001 	ldrbmi	r0, [r1], #-1
    2e08:	b800000d 	stmdalt	r0, {r0, r2, r3}
    2e0c:	0200000d 	andeq	r0, r0, #13
    2e10:	00549100 	subseq	r9, r4, r0, lsl #2
    2e14:	00000000 	andeq	r0, r0, r0
    2e18:	14000000 	strne	r0, [r0], #-0
    2e1c:	4400000d 	strmi	r0, [r0], #-13
    2e20:	0100000d 	tsteq	r0, sp
    2e24:	0d445200 	sfmeq	f5, 2, [r4, #-0]
    2e28:	0db80000 	ldceq	0, cr0, [r8]
    2e2c:	00040000 	andeq	r0, r4, r0
    2e30:	9f5201f3 	svcls	0x005201f3
	...
    2e3c:	00000d2c 	andeq	r0, r0, ip, lsr #26
    2e40:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
    2e44:	00570001 	subseq	r0, r7, r1
    2e48:	00000000 	andeq	r0, r0, r0
    2e4c:	2c000000 	stccs	0, cr0, [r0], {-0}
    2e50:	b400000d 	strlt	r0, [r0], #-13
    2e54:	0100000d 	tsteq	r0, sp
    2e58:	00005a00 	andeq	r5, r0, r0, lsl #20
    2e5c:	00000000 	andeq	r0, r0, r0
    2e60:	0d440000 	stcleq	0, cr0, [r4, #-0]
    2e64:	0d600000 	stcleq	0, cr0, [r0, #-0]
    2e68:	00020000 	andeq	r0, r2, r0
    2e6c:	0d609f30 	stcleq	15, cr9, [r0, #-192]!	; 0xffffff40
    2e70:	0d980000 	ldceq	0, cr0, [r8]
    2e74:	00010000 	andeq	r0, r1, r0
    2e78:	00000053 	andeq	r0, r0, r3, asr r0
    2e7c:	00000000 	andeq	r0, r0, r0
    2e80:	000d2c00 	andeq	r2, sp, r0, lsl #24
    2e84:	000d4400 	andeq	r4, sp, r0, lsl #8
    2e88:	30000200 	andcc	r0, r0, r0, lsl #4
    2e8c:	000d449f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    2e90:	000dac00 	andeq	sl, sp, r0, lsl #24
    2e94:	59000100 	stmdbpl	r0, {r8}
	...
    2ea0:	00000d6c 	andeq	r0, r0, ip, ror #26
    2ea4:	00000d78 	andeq	r0, r0, r8, ror sp
    2ea8:	04710002 	ldrbteq	r0, [r1], #-2
    2eac:	00000d78 	andeq	r0, r0, r8, ror sp
    2eb0:	00000d90 	muleq	r0, r0, sp
    2eb4:	02710002 	rsbseq	r0, r1, #2
    2eb8:	00000d90 	muleq	r0, r0, sp
    2ebc:	00000d98 	muleq	r0, r8, sp
    2ec0:	00540001 	subseq	r0, r4, r1
    2ec4:	00000000 	andeq	r0, r0, r0
    2ec8:	6c000000 	stcvs	0, cr0, [r0], {-0}
    2ecc:	8400000d 	strhi	r0, [r0], #-13
    2ed0:	0100000d 	tsteq	r0, sp
    2ed4:	0d845500 	cfstr32eq	mvfx5, [r4]
    2ed8:	0d980000 	ldceq	0, cr0, [r8]
    2edc:	00080000 	andeq	r0, r8, r0
    2ee0:	00730070 	rsbseq	r0, r3, r0, ror r0
    2ee4:	9f1c3122 	svcls	0x001c3122
	...
    2ef0:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    2ef4:	00000de4 	andeq	r0, r0, r4, ror #27
    2ef8:	e4510001 	ldrb	r0, [r1], #-1
    2efc:	4400000d 	strmi	r0, [r0], #-13
    2f00:	0400000e 	streq	r0, [r0], #-14
    2f04:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2f08:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2f0c:	00000000 	andeq	r0, r0, r0
    2f10:	000db800 	andeq	fp, sp, r0, lsl #16
    2f14:	000de400 	andeq	lr, sp, r0, lsl #8
    2f18:	52000100 	andpl	r0, r0, #0, 2
    2f1c:	00000de4 	andeq	r0, r0, r4, ror #27
    2f20:	00000e44 	andeq	r0, r0, r4, asr #28
    2f24:	01f30004 	mvnseq	r0, r4
    2f28:	00009f52 	andeq	r9, r0, r2, asr pc
    2f2c:	00000000 	andeq	r0, r0, r0
    2f30:	0db80000 	ldceq	0, cr0, [r8]
    2f34:	0de40000 	stcleq	0, cr0, [r4]
    2f38:	00010000 	andeq	r0, r1, r0
    2f3c:	000de453 	andeq	lr, sp, r3, asr r4
    2f40:	000e4400 	andeq	r4, lr, r0, lsl #8
    2f44:	f3000400 	vshl.u8	d0, d0, d0
    2f48:	009f5301 	addseq	r5, pc, r1, lsl #6
    2f4c:	00000000 	andeq	r0, r0, r0
    2f50:	e4000000 	str	r0, [r0], #-0
    2f54:	f800000d 			; <UNDEFINED> instruction: 0xf800000d
    2f58:	0200000d 	andeq	r0, r0, #13
    2f5c:	009f3000 	addseq	r3, pc, r0
    2f60:	00000000 	andeq	r0, r0, r0
    2f64:	c4000000 	strgt	r0, [r0], #-0
    2f68:	e400000d 	str	r0, [r0], #-13
    2f6c:	0200000d 	andeq	r0, r0, #13
    2f70:	e49f3000 	ldr	r3, [pc], #0	; 2f78 <ABORT_STACK_SIZE+0x2b78>
    2f74:	2800000d 	stmdacs	r0, {r0, r2, r3}
    2f78:	0700000e 	streq	r0, [r0, -lr]
    2f7c:	f3007100 	vrhadd.u8	d7, d0, d0
    2f80:	9f1c5101 	svcls	0x001c5101
    2f84:	00000e28 	andeq	r0, r0, r8, lsr #28
    2f88:	00000e2c 	andeq	r0, r0, ip, lsr #28
    2f8c:	00710009 	rsbseq	r0, r1, r9
    2f90:	1c5101f3 	ldfnee	f0, [r1], {243}	; 0xf3
    2f94:	2c9f0123 	ldfcss	f0, [pc], {35}	; 0x23
    2f98:	3800000e 	stmdacc	r0, {r1, r2, r3}
    2f9c:	0700000e 	streq	r0, [r0, -lr]
    2fa0:	f3007100 	vrhadd.u8	d7, d0, d0
    2fa4:	9f1c5101 	svcls	0x001c5101
	...
    2fb0:	00000e00 	andeq	r0, r0, r0, lsl #28
    2fb4:	00000e20 	andeq	r0, r0, r0, lsr #28
    2fb8:	00740002 	rsbseq	r0, r4, r2
    2fbc:	00000e20 	andeq	r0, r0, r0, lsr #28
    2fc0:	00000e28 	andeq	r0, r0, r8, lsr #28
    2fc4:	00560001 	subseq	r0, r6, r1
	...
    2fd0:	2800000e 	stmdacs	r0, {r1, r2, r3}
    2fd4:	0100000e 	tsteq	r0, lr
    2fd8:	00005100 	andeq	r5, r0, r0, lsl #2
    2fdc:	00000000 	andeq	r0, r0, r0
    2fe0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2fe4:	0e140000 	cdpeq	0, 1, cr0, cr4, cr0, {0}
    2fe8:	00010000 	andeq	r0, r1, r0
    2fec:	000e1452 	andeq	r1, lr, r2, asr r4
    2ff0:	000e2800 	andeq	r2, lr, r0, lsl #16
    2ff4:	72000300 	andvc	r0, r0, #0, 6
    2ff8:	00009f7f 	andeq	r9, r0, pc, ror pc
    2ffc:	00000000 	andeq	r0, r0, r0
    3000:	0ea00000 	cdpeq	0, 10, cr0, cr0, cr0, {0}
    3004:	0eb40000 	cdpeq	0, 11, cr0, cr4, cr0, {0}
    3008:	00060000 	andeq	r0, r6, r0
    300c:	51049350 	tstpl	r4, r0, asr r3
    3010:	0eb40493 	mrceq	4, 5, r0, cr4, cr3, {4}
    3014:	0ebc0000 	cdpeq	0, 11, cr0, cr12, cr0, {0}
    3018:	00050000 	andeq	r0, r5, r0
    301c:	93029090 	movwls	r9, #8336	; 0x2090
    3020:	00000008 	andeq	r0, r0, r8
    3024:	00000000 	andeq	r0, r0, r0
    3028:	000ee000 	andeq	lr, lr, r0
    302c:	000ef800 	andeq	pc, lr, r0, lsl #16
    3030:	50000100 	andpl	r0, r0, r0, lsl #2
    3034:	00000ef8 	strdeq	r0, [r0], -r8
    3038:	00001024 	andeq	r1, r0, r4, lsr #32
    303c:	00580001 	subseq	r0, r8, r1
    3040:	00000000 	andeq	r0, r0, r0
    3044:	e0000000 	and	r0, r0, r0
    3048:	2800000e 	stmdacs	r0, {r1, r2, r3}
    304c:	0100000f 	tsteq	r0, pc
    3050:	0f285100 	svceq	0x00285100
    3054:	10240000 	eorne	r0, r4, r0
    3058:	00020000 	andeq	r0, r2, r0
    305c:	0000487b 	andeq	r4, r0, fp, ror r8
    3060:	00000000 	andeq	r0, r0, r0
    3064:	0ee00000 	cdpeq	0, 14, cr0, cr0, cr0, {0}
    3068:	0f740000 	svceq	0x00740000
    306c:	00010000 	andeq	r0, r1, r0
    3070:	000f7452 	andeq	r7, pc, r2, asr r4	; <UNPREDICTABLE>
    3074:	000f7f00 	andeq	r7, pc, r0, lsl #30
    3078:	51000100 	mrspl	r0, (UNDEF: 16)
    307c:	00000f7f 	andeq	r0, r0, pc, ror pc
    3080:	00001024 	andeq	r1, r0, r4, lsr #32
    3084:	01f30004 	mvnseq	r0, r4
    3088:	00009f52 	andeq	r9, r0, r2, asr pc
    308c:	00000000 	andeq	r0, r0, r0
    3090:	0f900000 	svceq	0x00900000
    3094:	0fac0000 	svceq	0x00ac0000
    3098:	00020000 	andeq	r0, r2, r0
    309c:	0fac9f30 	svceq	0x00ac9f30
    30a0:	0fbc0000 	svceq	0x00bc0000
    30a4:	00010000 	andeq	r0, r1, r0
    30a8:	000fbc52 	andeq	fp, pc, r2, asr ip	; <UNPREDICTABLE>
    30ac:	000ff800 	andeq	pc, pc, r0, lsl #16
    30b0:	72000300 	andvc	r0, r0, #0, 6
    30b4:	0ff89f7f 	svceq	0x00f89f7f
    30b8:	100c0000 	andne	r0, ip, r0
    30bc:	00010000 	andeq	r0, r1, r0
    30c0:	00000052 	andeq	r0, r0, r2, asr r0
    30c4:	00000000 	andeq	r0, r0, r0
    30c8:	000f8000 	andeq	r8, pc, r0
    30cc:	000f8400 	andeq	r8, pc, r0, lsl #8
    30d0:	7a000300 	bvc	3cd8 <ABORT_STACK_SIZE+0x38d8>
    30d4:	0f849f7f 	svceq	0x00849f7f
    30d8:	10140000 	andsne	r0, r4, r0
    30dc:	00010000 	andeq	r0, r1, r0
    30e0:	0010145a 	andseq	r1, r0, sl, asr r4
    30e4:	00101800 	andseq	r1, r0, r0, lsl #16
    30e8:	7a000300 	bvc	3cf0 <ABORT_STACK_SIZE+0x38f0>
    30ec:	00009f01 	andeq	r9, r0, r1, lsl #30
    30f0:	00000000 	andeq	r0, r0, r0
    30f4:	0fac0000 	svceq	0x00ac0000
    30f8:	0fcc0000 	svceq	0x00cc0000
    30fc:	00240000 	eoreq	r0, r4, r0
    3100:	01940173 	orrseq	r0, r4, r3, ror r1
    3104:	081afc09 	ldmdaeq	sl, {r0, r3, sl, fp, ip, sp, lr, pc}
    3108:	24331aff 	ldrtcs	r1, [r3], #-2815	; 0xfffff501
    310c:	01940073 	orrseq	r0, r4, r3, ror r0
    3110:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    3114:	0273221a 	rsbseq	r2, r3, #-1610612735	; 0xa0000001
    3118:	f8090194 			; <UNDEFINED> instruction: 0xf8090194
    311c:	1aff081a 	bne	fffc518c <PCB_BASE_APP1+0xbb4c4f8c>
    3120:	9f222438 	svcls	0x00222438
    3124:	00000fcc 	andeq	r0, r0, ip, asr #31
    3128:	00000ffc 	strdeq	r0, [r0], -ip
    312c:	7e730024 	cdpvc	0, 7, cr0, cr3, cr4, {1}
    3130:	fc090194 	stc2	1, cr0, [r9], {148}	; 0x94
    3134:	1aff081a 	bne	fffc51a4 <PCB_BASE_APP1+0xbb4c4fa4>
    3138:	7d732433 	cfldrdvc	mvd2, [r3, #-204]!	; 0xffffff34
    313c:	25330194 	ldrcs	r0, [r3, #-404]!	; 0xfffffe6c
    3140:	221aff08 	andscs	pc, sl, #8, 30
    3144:	01947f73 	orrseq	r7, r4, r3, ror pc
    3148:	081af809 	ldmdaeq	sl, {r0, r3, fp, ip, sp, lr, pc}
    314c:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3150:	00009f22 	andeq	r9, r0, r2, lsr #30
    3154:	00000000 	andeq	r0, r0, r0
    3158:	0efc0000 	cdpeq	0, 15, cr0, cr12, cr0, {0}
    315c:	0f600000 	svceq	0x00600000
    3160:	00030000 	andeq	r0, r3, r0
    3164:	609f0a72 	addsvs	r0, pc, r2, ror sl	; <UNPREDICTABLE>
    3168:	7400000f 	strvc	r0, [r0], #-15
    316c:	0300000f 	movweq	r0, #15
    3170:	9f167200 	svcls	0x00167200
    3174:	00000f74 	andeq	r0, r0, r4, ror pc
    3178:	00000f7f 	andeq	r0, r0, pc, ror pc
    317c:	16710003 	ldrbtne	r0, [r1], -r3
    3180:	000f7f9f 	muleq	pc, pc, pc	; <UNPREDICTABLE>
    3184:	00102400 	andseq	r2, r0, r0, lsl #8
    3188:	f3000600 	vmax.u8	d0, d0, d0
    318c:	16235201 	strtne	r5, [r3], -r1, lsl #4
    3190:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3194:	00000000 	andeq	r0, r0, r0
    3198:	000f6000 	andeq	r6, pc, r0
    319c:	000fac00 	andeq	sl, pc, r0, lsl #24
    31a0:	59000100 	stmdbpl	r0, {r8}
    31a4:	00000fac 	andeq	r0, r0, ip, lsr #31
    31a8:	00000fcc 	andeq	r0, r0, ip, asr #31
    31ac:	cc530001 	mrrcgt	0, 0, r0, r3, cr1
    31b0:	f800000f 			; <UNDEFINED> instruction: 0xf800000f
    31b4:	0300000f 	movweq	r0, #15
    31b8:	9f7d7300 	svcls	0x007d7300
    31bc:	00000ff8 	strdeq	r0, [r0], -r8
    31c0:	0000100c 	andeq	r1, r0, ip
    31c4:	18530001 	ldmdane	r3, {r0}^
    31c8:	24000010 	strcs	r0, [r0], #-16
    31cc:	01000010 	tsteq	r0, r0, lsl r0
    31d0:	00005900 	andeq	r5, r0, r0, lsl #18
    31d4:	00000000 	andeq	r0, r0, r0
    31d8:	0f600000 	svceq	0x00600000
    31dc:	0f840000 	svceq	0x00840000
    31e0:	00010000 	andeq	r0, r1, r0
    31e4:	000f845a 	andeq	r8, pc, sl, asr r4	; <UNPREDICTABLE>
    31e8:	000f9000 	andeq	r9, pc, r0
    31ec:	7a000300 	bvc	3df4 <ABORT_STACK_SIZE+0x39f4>
    31f0:	00009f01 	andeq	r9, r0, r1, lsl #30
    31f4:	00000000 	andeq	r0, r0, r0
    31f8:	0f7c0000 	svceq	0x007c0000
    31fc:	0f7f0000 	svceq	0x007f0000
    3200:	00010000 	andeq	r0, r1, r0
    3204:	000f7f5c 	andeq	r7, pc, ip, asr pc	; <UNPREDICTABLE>
    3208:	00102400 	andseq	r2, r0, r0, lsl #8
    320c:	7b000200 	blvc	3a14 <ABORT_STACK_SIZE+0x3614>
    3210:	00000050 	andeq	r0, r0, r0, asr r0
    3214:	00000000 	andeq	r0, r0, r0
    3218:	000ff800 	andeq	pc, pc, r0, lsl #16
    321c:	00100c00 	andseq	r0, r0, r0, lsl #24
    3220:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    322c:	00001024 	andeq	r1, r0, r4, lsr #32
    3230:	00001058 	andeq	r1, r0, r8, asr r0
    3234:	58500001 	ldmdapl	r0, {r0}^
    3238:	ec000010 	stc	0, cr0, [r0], {16}
    323c:	03000013 	movweq	r0, #19
    3240:	7fac9100 	svcvc	0x00ac9100
	...
    324c:	00001024 	andeq	r1, r0, r4, lsr #32
    3250:	0000104c 	andeq	r1, r0, ip, asr #32
    3254:	4c510001 	mrrcmi	0, 0, r0, r1, cr1
    3258:	84000010 	strhi	r0, [r0], #-16
    325c:	01000011 	tsteq	r0, r1, lsl r0
    3260:	11845900 	orrne	r5, r4, r0, lsl #18
    3264:	131c0000 	tstne	ip, #0
    3268:	00040000 	andeq	r0, r4, r0
    326c:	9f5101f3 	svcls	0x005101f3
    3270:	0000131c 	andeq	r1, r0, ip, lsl r3
    3274:	000013ec 	andeq	r1, r0, ip, ror #7
    3278:	00590001 	subseq	r0, r9, r1
    327c:	00000000 	andeq	r0, r0, r0
    3280:	24000000 	strcs	r0, [r0], #-0
    3284:	70000010 	andvc	r0, r0, r0, lsl r0
    3288:	01000010 	tsteq	r0, r0, lsl r0
    328c:	10705200 	rsbsne	r5, r0, r0, lsl #4
    3290:	13ec0000 	mvnne	r0, #0
    3294:	00030000 	andeq	r0, r3, r0
    3298:	007f9491 			; <UNDEFINED> instruction: 0x007f9491
    329c:	00000000 	andeq	r0, r0, r0
    32a0:	24000000 	strcs	r0, [r0], #-0
    32a4:	8c000010 	stchi	0, cr0, [r0], {16}
    32a8:	01000010 	tsteq	r0, r0, lsl r0
    32ac:	108c5300 	addne	r5, ip, r0, lsl #6
    32b0:	13ec0000 	mvnne	r0, #0
    32b4:	00030000 	andeq	r0, r3, r0
    32b8:	007f9891 			; <UNDEFINED> instruction: 0x007f9891
    32bc:	00000000 	andeq	r0, r0, r0
    32c0:	24000000 	strcs	r0, [r0], #-0
    32c4:	90000010 	andls	r0, r0, r0, lsl r0
    32c8:	02000010 	andeq	r0, r0, #16
    32cc:	90009100 	andls	r9, r0, r0, lsl #2
    32d0:	a0000010 	andge	r0, r0, r0, lsl r0
    32d4:	01000010 	tsteq	r0, r0, lsl r0
    32d8:	10a05300 	adcne	r5, r0, r0, lsl #6
    32dc:	10d40000 	sbcsne	r0, r4, r0
    32e0:	00120000 	andseq	r0, r2, r0
    32e4:	01940874 	orrseq	r0, r4, r4, ror r8
    32e8:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    32ec:	94097424 	strls	r7, [r9], #-1060	; 0xfffffbdc
    32f0:	1aff0801 	bne	fffc52fc <PCB_BASE_APP1+0xbb4c50fc>
    32f4:	10d49f22 	sbcsne	r9, r4, r2, lsr #30
    32f8:	11840000 	orrne	r0, r4, r0
    32fc:	004e0000 	subeq	r0, lr, r0
    3300:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3304:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3308:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    330c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3310:	221aff08 	andscs	pc, sl, #8, 30
    3314:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3318:	08032431 	stmdaeq	r3, {r0, r4, r5, sl, sp}
    331c:	224000e6 	subcs	r0, r0, #230	; 0xe6
    3320:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3324:	9124381a 	teqls	r4, sl, lsl r8
    3328:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    332c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3330:	911e5e08 	tstls	lr, r8, lsl #28
    3334:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3338:	0a221aff 	beq	889f3c <STACK_SIZE+0x89f3c>
    333c:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3340:	e6090324 	str	r0, [r9], -r4, lsr #6
    3344:	94224000 	strtls	r4, [r2], #-0
    3348:	1aff0801 	bne	fffc5354 <PCB_BASE_APP1+0xbb4c5154>
    334c:	131c9f22 	tstne	ip, #34, 30	; 0x88
    3350:	13340000 	teqne	r4, #0
    3354:	00120000 	andseq	r0, r2, r0
    3358:	01940874 	orrseq	r0, r4, r4, ror r8
    335c:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3360:	94097424 	strls	r7, [r9], #-1060	; 0xfffffbdc
    3364:	1aff0801 	bne	fffc5370 <PCB_BASE_APP1+0xbb4c5170>
    3368:	13349f22 	teqne	r4, #34, 30	; 0x88
    336c:	13ec0000 	mvnne	r0, #0
    3370:	004e0000 	subeq	r0, lr, r0
    3374:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3378:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    337c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3380:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3384:	221aff08 	andscs	pc, sl, #8, 30
    3388:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    338c:	08032431 	stmdaeq	r3, {r0, r4, r5, sl, sp}
    3390:	224000e6 	subcs	r0, r0, #230	; 0xe6
    3394:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3398:	9124381a 	teqls	r4, sl, lsl r8
    339c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    33a0:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    33a4:	911e5e08 	tstls	lr, r8, lsl #28
    33a8:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    33ac:	0a221aff 	beq	889fb0 <STACK_SIZE+0x89fb0>
    33b0:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    33b4:	e6090324 	str	r0, [r9], -r4, lsr #6
    33b8:	94224000 	strtls	r4, [r2], #-0
    33bc:	1aff0801 	bne	fffc53c8 <PCB_BASE_APP1+0xbb4c51c8>
    33c0:	00009f22 	andeq	r9, r0, r2, lsr #30
    33c4:	00000000 	andeq	r0, r0, r0
    33c8:	10800000 	addne	r0, r0, r0
    33cc:	10880000 	addne	r0, r8, r0
    33d0:	00100000 	andseq	r0, r0, r0
    33d4:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    33d8:	00e60803 	rsceq	r0, r6, r3, lsl #16
    33dc:	01942240 	orrseq	r2, r4, r0, asr #4
    33e0:	9f1aff08 	svcls	0x001aff08
    33e4:	00001088 	andeq	r1, r0, r8, lsl #1
    33e8:	000010a4 	andeq	r1, r0, r4, lsr #1
    33ec:	78910026 	ldmvc	r1, {r1, r2, r5}
    33f0:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    33f4:	7825fc09 	stmdavc	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    33f8:	78911e00 	ldmvc	r1, {r9, sl, fp, ip}
    33fc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3400:	bf0a221a 	svclt	0x000a221a
    3404:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3408:	00e60803 	rsceq	r0, r6, r3, lsl #16
    340c:	01942240 	orrseq	r2, r4, r0, asr #4
    3410:	9f1aff08 	svcls	0x001aff08
    3414:	000010a4 	andeq	r1, r0, r4, lsr #1
    3418:	000010b0 	strheq	r1, [r0], -r0
    341c:	78910026 	ldmvc	r1, {r1, r2, r5}
    3420:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3424:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3428:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    342c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3430:	bf0a221a 	svclt	0x000a221a
    3434:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3438:	00e60803 	rsceq	r0, r6, r3, lsl #16
    343c:	01942240 	orrseq	r2, r4, r0, asr #4
    3440:	9f1aff08 	svcls	0x001aff08
    3444:	000010b0 	strheq	r1, [r0], -r0
    3448:	00001118 	andeq	r1, r0, r8, lsl r1
    344c:	18530001 	ldmdane	r3, {r0}^
    3450:	58000011 	stmdapl	r0, {r0, r4}
    3454:	5f000011 	svcpl	0x00000011
    3458:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    345c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3460:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3464:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3468:	1aff0801 	bne	fffc5474 <PCB_BASE_APP1+0xbb4c5274>
    346c:	3bbf0a22 	blcc	fefc5cfc <PCB_BASE_APP1+0xba4c5afc>
    3470:	0324311c 	teqeq	r4, #28, 2
    3474:	4000e608 	andmi	lr, r0, r8, lsl #12
    3478:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    347c:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3480:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3484:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3488:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    348c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3490:	221aff08 	andscs	pc, sl, #8, 30
    3494:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3498:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    349c:	224000e6 	subcs	r0, r0, #230	; 0xe6
    34a0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    34a4:	f509221a 			; <UNDEFINED> instruction: 0xf509221a
    34a8:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 3dd4 <ABORT_STACK_SIZE+0x39d4>
    34ac:	23220077 	teqcs	r2, #119	; 0x77
    34b0:	01940aa0 	orrseq	r0, r4, r0, lsr #21
    34b4:	9f1aff08 	svcls	0x001aff08
    34b8:	00001158 	andeq	r1, r0, r8, asr r1
    34bc:	00001184 	andeq	r1, r0, r4, lsl #3
    34c0:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    34c4:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    34c8:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    34cc:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    34d0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    34d4:	bf0a221a 	svclt	0x000a221a
    34d8:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    34dc:	00e60803 	rsceq	r0, r6, r3, lsl #16
    34e0:	01942240 	orrseq	r2, r4, r0, asr #4
    34e4:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    34e8:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    34ec:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    34f0:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    34f4:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    34f8:	1aff0801 	bne	fffc5504 <PCB_BASE_APP1+0xbb4c5304>
    34fc:	3bbf0a22 	blcc	fefc5d8c <PCB_BASE_APP1+0xba4c5b8c>
    3500:	0324311c 	teqeq	r4, #28, 2
    3504:	4000e609 	andmi	lr, r0, r9, lsl #12
    3508:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    350c:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3510:	ff0924f5 			; <UNDEFINED> instruction: 0xff0924f5
    3514:	2b100325 	blcs	4041b0 <IRQ_STACK_SIZE+0x3fc1b0>
    3518:	94224001 	strtls	r4, [r2], #-1
    351c:	1aff0801 	bne	fffc5528 <PCB_BASE_APP1+0xbb4c5328>
    3520:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    3524:	00139800 	andseq	r9, r3, r0, lsl #16
    3528:	53000100 	movwpl	r0, #256	; 0x100
    352c:	00001398 	muleq	r0, r8, r3
    3530:	000013ec 	andeq	r1, r0, ip, ror #7
    3534:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    3538:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    353c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3540:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3544:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3548:	bf0a221a 	svclt	0x000a221a
    354c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3550:	00e60803 	rsceq	r0, r6, r3, lsl #16
    3554:	01942240 	orrseq	r2, r4, r0, asr #4
    3558:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    355c:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3560:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3564:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3568:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    356c:	1aff0801 	bne	fffc5578 <PCB_BASE_APP1+0xbb4c5378>
    3570:	3bbf0a22 	blcc	fefc5e00 <PCB_BASE_APP1+0xba4c5c00>
    3574:	0324311c 	teqeq	r4, #28, 2
    3578:	4000e609 	andmi	lr, r0, r9, lsl #12
    357c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3580:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3584:	ff0924f5 			; <UNDEFINED> instruction: 0xff0924f5
    3588:	2b100325 	blcs	404224 <IRQ_STACK_SIZE+0x3fc224>
    358c:	94224001 	strtls	r4, [r2], #-1
    3590:	1aff0801 	bne	fffc559c <PCB_BASE_APP1+0xbb4c539c>
    3594:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3598:	00000000 	andeq	r0, r0, r0
    359c:	00108000 	andseq	r8, r0, r0
    35a0:	00108800 	andseq	r8, r0, r0, lsl #16
    35a4:	72001000 	andvc	r1, r0, #0
    35a8:	03243100 	teqeq	r4, #0, 2
    35ac:	4000e609 	andmi	lr, r0, r9, lsl #12
    35b0:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    35b4:	889f1aff 	ldmhi	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    35b8:	a4000010 	strge	r0, [r0], #-16
    35bc:	26000010 			; <UNDEFINED> instruction: 0x26000010
    35c0:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    35c4:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    35c8:	007825fc 	ldrshteq	r2, [r8], #-92	; 0xffffffa4
    35cc:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    35d0:	1aff0801 	bne	fffc55dc <PCB_BASE_APP1+0xbb4c53dc>
    35d4:	3bbf0a22 	blcc	fefc5e64 <PCB_BASE_APP1+0xba4c5c64>
    35d8:	0324311c 	teqeq	r4, #28, 2
    35dc:	4000e609 	andmi	lr, r0, r9, lsl #12
    35e0:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    35e4:	a49f1aff 	ldrge	r1, [pc], #2815	; 35ec <ABORT_STACK_SIZE+0x31ec>
    35e8:	b4000010 	strlt	r0, [r0], #-16
    35ec:	26000010 			; <UNDEFINED> instruction: 0x26000010
    35f0:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    35f4:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    35f8:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    35fc:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3600:	1aff0801 	bne	fffc560c <PCB_BASE_APP1+0xbb4c540c>
    3604:	3bbf0a22 	blcc	fefc5e94 <PCB_BASE_APP1+0xba4c5c94>
    3608:	0324311c 	teqeq	r4, #28, 2
    360c:	4000e609 	andmi	lr, r0, r9, lsl #12
    3610:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3614:	b49f1aff 	ldrlt	r1, [pc], #2815	; 361c <ABORT_STACK_SIZE+0x321c>
    3618:	dc000010 	stcle	0, cr0, [r0], {16}
    361c:	01000010 	tsteq	r0, r0, lsl r0
    3620:	10dc5100 	sbcsne	r5, ip, r0, lsl #2
    3624:	11580000 	cmpne	r8, r0
    3628:	005f0000 	subseq	r0, pc, r0
    362c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3630:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3634:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3638:	01947891 			; <UNDEFINED> instruction: 0x01947891
    363c:	221aff08 	andscs	pc, sl, #8, 30
    3640:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3644:	08032431 	stmdaeq	r3, {r0, r4, r5, sl, sp}
    3648:	224000e6 	subcs	r0, r0, #230	; 0xe6
    364c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3650:	9124381a 	teqls	r4, sl, lsl r8
    3654:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3658:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    365c:	911e5e08 	tstls	lr, r8, lsl #28
    3660:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3664:	0a221aff 	beq	88a268 <STACK_SIZE+0x8a268>
    3668:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    366c:	e6090324 	str	r0, [r9], -r4, lsr #6
    3670:	94224000 	strtls	r4, [r2], #-0
    3674:	1aff0801 	bne	fffc5680 <PCB_BASE_APP1+0xbb4c5480>
    3678:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    367c:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    3680:	b8232200 	stmdalt	r3!, {r9, sp}
    3684:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    3688:	589f1aff 	ldmpl	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    368c:	84000011 	strhi	r0, [r0], #-17	; 0xffffffef
    3690:	5f000011 	svcpl	0x00000011
    3694:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3698:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    369c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    36a0:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    36a4:	1aff0801 	bne	fffc56b0 <PCB_BASE_APP1+0xbb4c54b0>
    36a8:	3bbf0a22 	blcc	fefc5f38 <PCB_BASE_APP1+0xba4c5d38>
    36ac:	0324311c 	teqeq	r4, #28, 2
    36b0:	4000e608 	andmi	lr, r0, r8, lsl #12
    36b4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    36b8:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    36bc:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    36c0:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    36c4:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    36c8:	01947891 			; <UNDEFINED> instruction: 0x01947891
    36cc:	221aff08 	andscs	pc, sl, #8, 30
    36d0:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    36d4:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    36d8:	224000e6 	subcs	r0, r0, #230	; 0xe6
    36dc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    36e0:	fa09221a 	blx	24bf50 <IRQ_STACK_SIZE+0x243f50>
    36e4:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4010 <SVC_STACK_SIZE+0x10>
    36e8:	012b2803 	teqeq	fp, r3, lsl #16
    36ec:	01942240 	orrseq	r2, r4, r0, asr #4
    36f0:	9f1aff08 	svcls	0x001aff08
    36f4:	0000131c 	andeq	r1, r0, ip, lsl r3
    36f8:	0000134c 	andeq	r1, r0, ip, asr #6
    36fc:	4c510001 	mrrcmi	0, 0, r0, r1, cr1
    3700:	84000013 	strhi	r0, [r0], #-19	; 0xffffffed
    3704:	5f000013 	svcpl	0x00000013
    3708:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    370c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3710:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3714:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3718:	1aff0801 	bne	fffc5724 <PCB_BASE_APP1+0xbb4c5524>
    371c:	3bbf0a22 	blcc	fefc5fac <PCB_BASE_APP1+0xba4c5dac>
    3720:	0324311c 	teqeq	r4, #28, 2
    3724:	4000e608 	andmi	lr, r0, r8, lsl #12
    3728:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    372c:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3730:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3734:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3738:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    373c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3740:	221aff08 	andscs	pc, sl, #8, 30
    3744:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3748:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    374c:	224000e6 	subcs	r0, r0, #230	; 0xe6
    3750:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3754:	fa09221a 	blx	24bfc4 <IRQ_STACK_SIZE+0x243fc4>
    3758:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4084 <SVC_STACK_SIZE+0x84>
    375c:	23220077 	teqcs	r2, #119	; 0x77
    3760:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    3764:	9f1aff08 	svcls	0x001aff08
    3768:	00001384 	andeq	r1, r0, r4, lsl #7
    376c:	000013ec 	andeq	r1, r0, ip, ror #7
    3770:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    3774:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3778:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    377c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3780:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3784:	bf0a221a 	svclt	0x000a221a
    3788:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    378c:	00e60803 	rsceq	r0, r6, r3, lsl #16
    3790:	01942240 	orrseq	r2, r4, r0, asr #4
    3794:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3798:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    379c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    37a0:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    37a4:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    37a8:	1aff0801 	bne	fffc57b4 <PCB_BASE_APP1+0xbb4c55b4>
    37ac:	3bbf0a22 	blcc	fefc603c <PCB_BASE_APP1+0xba4c5e3c>
    37b0:	0324311c 	teqeq	r4, #28, 2
    37b4:	4000e609 	andmi	lr, r0, r9, lsl #12
    37b8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    37bc:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    37c0:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    37c4:	2b280325 	blcs	a04460 <STACK_SIZE+0x204460>
    37c8:	94224001 	strtls	r4, [r2], #-1
    37cc:	1aff0801 	bne	fffc57d8 <PCB_BASE_APP1+0xbb4c55d8>
    37d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    37d4:	00000000 	andeq	r0, r0, r0
    37d8:	0010b400 	andseq	fp, r0, r0, lsl #8
    37dc:	00115800 	andseq	r5, r1, r0, lsl #16
    37e0:	78000600 	stmdavc	r0, {r9, sl}
    37e4:	1aff0800 	bne	fffc57ec <PCB_BASE_APP1+0xbb4c55ec>
    37e8:	0011589f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    37ec:	00118400 	andseq	r8, r1, r0, lsl #8
    37f0:	91005b00 	tstls	r0, r0, lsl #22
    37f4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    37f8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    37fc:	911e5e08 	tstls	lr, r8, lsl #28
    3800:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3804:	0a221aff 	beq	88a408 <STACK_SIZE+0x8a408>
    3808:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    380c:	e6080324 	str	r0, [r8], -r4, lsr #6
    3810:	94224000 	strtls	r4, [r2], #-0
    3814:	1aff0801 	bne	fffc5820 <PCB_BASE_APP1+0xbb4c5620>
    3818:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    381c:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3820:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3824:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3828:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    382c:	bf0a221a 	svclt	0x000a221a
    3830:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3834:	00e60903 	rsceq	r0, r6, r3, lsl #18
    3838:	01942240 	orrseq	r2, r4, r0, asr #4
    383c:	221aff08 	andscs	pc, sl, #8, 30
    3840:	48031a4f 	stmdami	r3, {r0, r1, r2, r3, r6, r9, fp, ip}
    3844:	2240012b 	subcs	r0, r0, #-1073741814	; 0xc000000a
    3848:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    384c:	131c9f1a 	tstne	ip, #26, 30	; 0x68
    3850:	133c0000 	teqne	ip, #0
    3854:	00060000 	andeq	r0, r6, r0
    3858:	ff080078 			; <UNDEFINED> instruction: 0xff080078
    385c:	133c9f1a 	teqne	ip, #26, 30	; 0x68
    3860:	13840000 	orrne	r0, r4, #0
    3864:	005b0000 	subseq	r0, fp, r0
    3868:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    386c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3870:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3874:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3878:	221aff08 	andscs	pc, sl, #8, 30
    387c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3880:	08032431 	stmdaeq	r3, {r0, r4, r5, sl, sp}
    3884:	224000e6 	subcs	r0, r0, #230	; 0xe6
    3888:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    388c:	9124381a 	teqls	r4, sl, lsl r8
    3890:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3894:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3898:	911e5e08 	tstls	lr, r8, lsl #28
    389c:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    38a0:	0a221aff 	beq	88a4a4 <STACK_SIZE+0x8a4a4>
    38a4:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    38a8:	e6090324 	str	r0, [r9], -r4, lsr #6
    38ac:	94224000 	strtls	r4, [r2], #-0
    38b0:	1aff0801 	bne	fffc58bc <PCB_BASE_APP1+0xbb4c56bc>
    38b4:	771a4f22 	ldrvc	r4, [sl, -r2, lsr #30]
    38b8:	d8232200 	stmdale	r3!, {r9, sp}
    38bc:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    38c0:	849f1aff 	ldrhi	r1, [pc], #2815	; 38c8 <ABORT_STACK_SIZE+0x34c8>
    38c4:	ec000013 	stc	0, cr0, [r0], {19}
    38c8:	5b000013 	blpl	391c <ABORT_STACK_SIZE+0x351c>
    38cc:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    38d0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    38d4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    38d8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    38dc:	1aff0801 	bne	fffc58e8 <PCB_BASE_APP1+0xbb4c56e8>
    38e0:	3bbf0a22 	blcc	fefc6170 <PCB_BASE_APP1+0xba4c5f70>
    38e4:	0324311c 	teqeq	r4, #28, 2
    38e8:	4000e608 	andmi	lr, r0, r8, lsl #12
    38ec:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    38f0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    38f4:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    38f8:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    38fc:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3900:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3904:	221aff08 	andscs	pc, sl, #8, 30
    3908:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    390c:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    3910:	224000e6 	subcs	r0, r0, #230	; 0xe6
    3914:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3918:	1a4f221a 	bne	13cc188 <STACK_SIZE+0xbcc188>
    391c:	012b4803 	teqeq	fp, r3, lsl #16
    3920:	01942240 	orrseq	r2, r4, r0, asr #4
    3924:	9f1aff08 	svcls	0x001aff08
	...
    3930:	000010bc 	strheq	r1, [r0], -ip
    3934:	000010d4 	ldrdeq	r1, [r0], -r4
    3938:	00710017 	rsbseq	r0, r1, r7, lsl r0
    393c:	01587003 	cmpeq	r8, r3
    3940:	01942240 	orrseq	r2, r4, r0, asr #4
    3944:	0a1aff08 	beq	6c356c <IRQ_STACK_SIZE+0x6bb56c>
    3948:	731e0280 	tstvc	lr, #128, 4
    394c:	22243500 	eorcs	r3, r4, #0, 10
    3950:	0010d49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    3954:	0010dc00 	andseq	sp, r0, r0, lsl #24
    3958:	71000800 	tstvc	r0, r0, lsl #16
    395c:	74243500 	strtvc	r3, [r4], #-1280	; 0xfffffb00
    3960:	dc9f2200 	lfmle	f2, 4, [pc], {0}
    3964:	f4000010 	vst4.8	{d0-d3}, [r0 :64], r0
    3968:	64000010 	strvs	r0, [r0], #-16
    396c:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3970:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3974:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3978:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    397c:	1aff0801 	bne	fffc5988 <PCB_BASE_APP1+0xbb4c5788>
    3980:	3bbf0a22 	blcc	fefc6210 <PCB_BASE_APP1+0xba4c6010>
    3984:	0324311c 	teqeq	r4, #28, 2
    3988:	4000e608 	andmi	lr, r0, r8, lsl #12
    398c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3990:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3994:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3998:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    399c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    39a0:	01947891 			; <UNDEFINED> instruction: 0x01947891
    39a4:	221aff08 	andscs	pc, sl, #8, 30
    39a8:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    39ac:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    39b0:	224000e6 	subcs	r0, r0, #230	; 0xe6
    39b4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    39b8:	fa09221a 	blx	24c228 <IRQ_STACK_SIZE+0x244228>
    39bc:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 42e8 <SVC_STACK_SIZE+0x2e8>
    39c0:	23220077 	teqcs	r2, #119	; 0x77
    39c4:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    39c8:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    39cc:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    39d0:	0010f49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    39d4:	00115800 	andseq	r5, r1, r0, lsl #16
    39d8:	91006100 	mrsls	r6, (UNDEF: 16)
    39dc:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    39e0:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    39e4:	911e5e08 	tstls	lr, r8, lsl #28
    39e8:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    39ec:	0a221aff 	beq	88a5f0 <STACK_SIZE+0x8a5f0>
    39f0:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    39f4:	e6080324 	str	r0, [r8], -r4, lsr #6
    39f8:	94224000 	strtls	r4, [r2], #-0
    39fc:	1aff0801 	bne	fffc5a08 <PCB_BASE_APP1+0xbb4c5808>
    3a00:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3a04:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3a08:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3a0c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3a10:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3a14:	bf0a221a 	svclt	0x000a221a
    3a18:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3a1c:	00e60903 	rsceq	r0, r6, r3, lsl #18
    3a20:	01942240 	orrseq	r2, r4, r0, asr #4
    3a24:	221aff08 	andscs	pc, sl, #8, 30
    3a28:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    3a2c:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    3a30:	0ab82322 	beq	fee0c6c0 <PCB_BASE_APP1+0xba30c4c0>
    3a34:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3a38:	9f24351a 	svcls	0x0024351a
    3a3c:	0000131c 	andeq	r1, r0, ip, lsl r3
    3a40:	00001334 	andeq	r1, r0, r4, lsr r3
    3a44:	00710017 	rsbseq	r0, r1, r7, lsl r0
    3a48:	01588803 	cmpeq	r8, r3, lsl #16
    3a4c:	01942240 	orrseq	r2, r4, r0, asr #4
    3a50:	0a1aff08 	beq	6c3678 <IRQ_STACK_SIZE+0x6bb678>
    3a54:	731e0280 	tstvc	lr, #128, 4
    3a58:	22243500 	eorcs	r3, r4, #0, 10
    3a5c:	0013349f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    3a60:	00134c00 	andseq	r4, r3, r0, lsl #24
    3a64:	71000800 	tstvc	r0, r0, lsl #16
    3a68:	74243500 	strtvc	r3, [r4], #-1280	; 0xfffffb00
    3a6c:	4c9f2200 	lfmmi	f2, 4, [pc], {0}
    3a70:	60000013 	andvs	r0, r0, r3, lsl r0
    3a74:	64000013 	strvs	r0, [r0], #-19	; 0xffffffed
    3a78:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3a7c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3a80:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3a84:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3a88:	1aff0801 	bne	fffc5a94 <PCB_BASE_APP1+0xbb4c5894>
    3a8c:	3bbf0a22 	blcc	fefc631c <PCB_BASE_APP1+0xba4c611c>
    3a90:	0324311c 	teqeq	r4, #28, 2
    3a94:	4000e608 	andmi	lr, r0, r8, lsl #12
    3a98:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3a9c:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3aa0:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3aa4:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3aa8:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3aac:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3ab0:	221aff08 	andscs	pc, sl, #8, 30
    3ab4:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3ab8:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    3abc:	224000e6 	subcs	r0, r0, #230	; 0xe6
    3ac0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3ac4:	fa09221a 	blx	24c334 <IRQ_STACK_SIZE+0x244334>
    3ac8:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 43f4 <SVC_STACK_SIZE+0x3f4>
    3acc:	23220077 	teqcs	r2, #119	; 0x77
    3ad0:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    3ad4:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    3ad8:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    3adc:	0013609f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    3ae0:	00138400 	andseq	r8, r3, r0, lsl #8
    3ae4:	91006100 	mrsls	r6, (UNDEF: 16)
    3ae8:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3aec:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3af0:	911e5e08 	tstls	lr, r8, lsl #28
    3af4:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3af8:	0a221aff 	beq	88a6fc <STACK_SIZE+0x8a6fc>
    3afc:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3b00:	e6080324 	str	r0, [r8], -r4, lsr #6
    3b04:	94224000 	strtls	r4, [r2], #-0
    3b08:	1aff0801 	bne	fffc5b14 <PCB_BASE_APP1+0xbb4c5914>
    3b0c:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3b10:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3b14:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3b18:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3b1c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3b20:	bf0a221a 	svclt	0x000a221a
    3b24:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3b28:	00e60903 	rsceq	r0, r6, r3, lsl #18
    3b2c:	01942240 	orrseq	r2, r4, r0, asr #4
    3b30:	221aff08 	andscs	pc, sl, #8, 30
    3b34:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    3b38:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    3b3c:	0ab82322 	beq	fee0c7cc <PCB_BASE_APP1+0xba30c5cc>
    3b40:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3b44:	9f24351a 	svcls	0x0024351a
    3b48:	00001384 	andeq	r1, r0, r4, lsl #7
    3b4c:	000013d0 	ldrdeq	r1, [r0], -r0
    3b50:	78910061 	ldmvc	r1, {r0, r5, r6}
    3b54:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3b58:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3b5c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3b60:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3b64:	bf0a221a 	svclt	0x000a221a
    3b68:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3b6c:	00e60803 	rsceq	r0, r6, r3, lsl #16
    3b70:	01942240 	orrseq	r2, r4, r0, asr #4
    3b74:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3b78:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3b7c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3b80:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3b84:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3b88:	1aff0801 	bne	fffc5b94 <PCB_BASE_APP1+0xbb4c5994>
    3b8c:	3bbf0a22 	blcc	fefc641c <PCB_BASE_APP1+0xba4c621c>
    3b90:	0324311c 	teqeq	r4, #28, 2
    3b94:	4000e609 	andmi	lr, r0, r9, lsl #12
    3b98:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3b9c:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3ba0:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    3ba4:	2b280325 	blcs	a04840 <STACK_SIZE+0x204840>
    3ba8:	94224001 	strtls	r4, [r2], #-1
    3bac:	1aff0801 	bne	fffc5bb8 <PCB_BASE_APP1+0xbb4c59b8>
    3bb0:	d09f2435 	addsle	r2, pc, r5, lsr r4	; <UNPREDICTABLE>
    3bb4:	ec000013 	stc	0, cr0, [r0], {19}
    3bb8:	ce000013 	mcrgt	0, 0, r0, cr0, cr3, {0}
    3bbc:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3bc0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3bc4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3bc8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3bcc:	1aff0801 	bne	fffc5bd8 <PCB_BASE_APP1+0xbb4c59d8>
    3bd0:	3bbf0a22 	blcc	fefc6460 <PCB_BASE_APP1+0xba4c6260>
    3bd4:	0324311c 	teqeq	r4, #28, 2
    3bd8:	4000e608 	andmi	lr, r0, r8, lsl #12
    3bdc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3be0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3be4:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3be8:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3bec:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3bf0:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3bf4:	221aff08 	andscs	pc, sl, #8, 30
    3bf8:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3bfc:	09032431 	stmdbeq	r3, {r0, r4, r5, sl, sp}
    3c00:	224000e6 	subcs	r0, r0, #230	; 0xe6
    3c04:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3c08:	fa09221a 	blx	24c478 <IRQ_STACK_SIZE+0x244478>
    3c0c:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4538 <SVC_STACK_SIZE+0x538>
    3c10:	012b2803 	teqeq	fp, r3, lsl #16
    3c14:	01942240 	orrseq	r2, r4, r0, asr #4
    3c18:	031aff08 	tsteq	sl, #8, 30
    3c1c:	400158a0 	andmi	r5, r1, r0, lsr #17
    3c20:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3c24:	800a1aff 	strdhi	r1, [sl], -pc	; <UNPREDICTABLE>
    3c28:	78911e03 	ldmvc	r1, {r0, r1, r9, sl, fp, ip}
    3c2c:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3c30:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3c34:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3c38:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3c3c:	bf0a221a 	svclt	0x000a221a
    3c40:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3c44:	00e60803 	rsceq	r0, r6, r3, lsl #16
    3c48:	01942240 	orrseq	r2, r4, r0, asr #4
    3c4c:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3c50:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3c54:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3c58:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3c5c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3c60:	1aff0801 	bne	fffc5c6c <PCB_BASE_APP1+0xbb4c5a6c>
    3c64:	3bbf0a22 	blcc	fefc64f4 <PCB_BASE_APP1+0xba4c62f4>
    3c68:	0324311c 	teqeq	r4, #28, 2
    3c6c:	4000e609 	andmi	lr, r0, r9, lsl #12
    3c70:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3c74:	4f221aff 	svcmi	0x00221aff
    3c78:	2b48031a 	blcs	12048e8 <STACK_SIZE+0xa048e8>
    3c7c:	94224001 	strtls	r4, [r2], #-1
    3c80:	1aff0801 	bne	fffc5c8c <PCB_BASE_APP1+0xbb4c5a8c>
    3c84:	23222435 	teqcs	r2, #889192448	; 0x35000000
    3c88:	009f3e80 	addseq	r3, pc, r0, lsl #29
    3c8c:	00000000 	andeq	r0, r0, r0
    3c90:	bc000000 	stclt	0, cr0, [r0], {-0}
    3c94:	d4000010 	strle	r0, [r0], #-16
    3c98:	02000010 	andeq	r0, r0, #16
    3c9c:	1c9f3000 	ldcne	0, cr3, [pc], {0}
    3ca0:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
    3ca4:	02000013 	andeq	r0, r0, #19
    3ca8:	009f3000 	addseq	r3, pc, r0
    3cac:	00000000 	andeq	r0, r0, r0
    3cb0:	84000000 	strhi	r0, [r0], #-0
    3cb4:	a4000011 	strge	r0, [r0], #-17	; 0xffffffef
    3cb8:	02000011 	andeq	r0, r0, #17
    3cbc:	a49f3000 	ldrge	r3, [pc], #0	; 3cc4 <ABORT_STACK_SIZE+0x38c4>
    3cc0:	bc000011 	stclt	0, cr0, [r0], {17}
    3cc4:	0b000011 	bleq	3d10 <ABORT_STACK_SIZE+0x3910>
    3cc8:	7f8c9100 	svcvc	0x008c9100
    3ccc:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    3cd0:	9f4d231c 	svcls	0x004d231c
    3cd4:	000012d8 	ldrdeq	r1, [r0], -r8
    3cd8:	0000131c 	andeq	r1, r0, ip, lsl r3
    3cdc:	8c91000b 	ldchi	0, cr0, [r1], {11}
    3ce0:	9101947f 	tstls	r1, pc, ror r4
    3ce4:	4d231c7c 	stcmi	12, cr1, [r3, #-496]!	; 0xfffffe10
    3ce8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cec:	00000000 	andeq	r0, r0, r0
    3cf0:	00115800 	andseq	r5, r1, r0, lsl #16
    3cf4:	00118400 	andseq	r8, r1, r0, lsl #8
    3cf8:	30000200 	andcc	r0, r0, r0, lsl #4
    3cfc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3d00:	00000000 	andeq	r0, r0, r0
    3d04:	0011dc00 	andseq	sp, r1, r0, lsl #24
    3d08:	0011f000 	andseq	pc, r1, r0
    3d0c:	30000200 	andcc	r0, r0, r0, lsl #4
    3d10:	0011f09f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    3d14:	0011fc00 	andseq	pc, r1, r0, lsl #24
    3d18:	52000100 	andpl	r0, r0, #0, 2
    3d1c:	000011fc 	strdeq	r1, [r0], -ip
    3d20:	00001200 	andeq	r1, r0, r0, lsl #4
    3d24:	7f720003 	svcvc	0x00720003
    3d28:	0012009f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
    3d2c:	00122400 	andseq	r2, r2, r0, lsl #8
    3d30:	52000100 	andpl	r0, r0, #0, 2
    3d34:	00001278 	andeq	r1, r0, r8, ror r2
    3d38:	0000128c 	andeq	r1, r0, ip, lsl #5
    3d3c:	9f300002 	svcls	0x00300002
    3d40:	0000128c 	andeq	r1, r0, ip, lsl #5
    3d44:	00001298 	muleq	r0, r8, r2
    3d48:	98520001 	ldmdals	r2, {r0}^
    3d4c:	9c000012 	stcls	0, cr0, [r0], {18}
    3d50:	03000012 	movweq	r0, #18
    3d54:	9f7f7200 	svcls	0x007f7200
    3d58:	0000129c 	muleq	r0, ip, r2
    3d5c:	000012c0 	andeq	r1, r0, r0, asr #5
    3d60:	00520001 	subseq	r0, r2, r1
    3d64:	00000000 	andeq	r0, r0, r0
    3d68:	c0000000 	andgt	r0, r0, r0
    3d6c:	dc000011 	stcle	0, cr0, [r0], {17}
    3d70:	02000011 	andeq	r0, r0, #17
    3d74:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    3d78:	28000011 	stmdacs	r0, {r0, r4}
    3d7c:	01000012 	tsteq	r0, r2, lsl r0
    3d80:	12285900 	eorne	r5, r8, #0, 18
    3d84:	122c0000 	eorne	r0, ip, #0
    3d88:	00030000 	andeq	r0, r3, r0
    3d8c:	2c9f7f79 	ldccs	15, cr7, [pc], {121}	; 0x79
    3d90:	40000012 	andmi	r0, r0, r2, lsl r0
    3d94:	01000012 	tsteq	r0, r2, lsl r0
    3d98:	12505900 	subsne	r5, r0, #0, 18
    3d9c:	12780000 	rsbsne	r0, r8, #0
    3da0:	00020000 	andeq	r0, r2, r0
    3da4:	12789f30 	rsbsne	r9, r8, #48, 30	; 0xc0
    3da8:	12c40000 	sbcne	r0, r4, #0
    3dac:	00010000 	andeq	r0, r1, r0
    3db0:	0012c45a 	andseq	ip, r2, sl, asr r4
    3db4:	0012c800 	andseq	ip, r2, r0, lsl #16
    3db8:	7a000300 	bvc	49c0 <SVC_STACK_SIZE+0x9c0>
    3dbc:	12c89f7f 	sbcne	r9, r8, #508	; 0x1fc
    3dc0:	12d80000 	sbcsne	r0, r8, #0
    3dc4:	00010000 	andeq	r0, r1, r0
    3dc8:	0000005a 	andeq	r0, r0, sl, asr r0
    3dcc:	00000000 	andeq	r0, r0, r0
    3dd0:	0011c000 	andseq	ip, r1, r0
    3dd4:	0011d800 	andseq	sp, r1, r0, lsl #16
    3dd8:	58000100 	stmdapl	r0, {r8}
    3ddc:	000011d8 	ldrdeq	r1, [r0], -r8
    3de0:	000011dc 	ldrdeq	r1, [r0], -ip
    3de4:	98910015 	ldmls	r1, {r0, r2, r4}
    3de8:	0074067f 	rsbseq	r0, r4, pc, ror r6
    3dec:	067f8891 			; <UNDEFINED> instruction: 0x067f8891
    3df0:	301a0072 	andscc	r0, sl, r2, ror r0
    3df4:	00012829 	andeq	r2, r1, r9, lsr #16
    3df8:	dc9f1316 	ldcle	3, cr1, [pc], {22}
    3dfc:	40000011 	andmi	r0, r0, r1, lsl r0
    3e00:	19000012 	stmdbne	r0, {r1, r4}
    3e04:	7f989100 	svcvc	0x00989100
    3e08:	7f949106 	svcvc	0x00949106
    3e0c:	7f889106 	svcvc	0x00889106
    3e10:	7fa09106 	svcvc	0x00a09106
    3e14:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    3e18:	16000128 	strne	r0, [r0], -r8, lsr #2
    3e1c:	12409f13 	subne	r9, r0, #19, 30	; 0x4c
    3e20:	12500000 	subsne	r0, r0, #0
    3e24:	001e0000 	andseq	r0, lr, r0
    3e28:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    3e2c:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    3e30:	067f8c91 			; <UNDEFINED> instruction: 0x067f8c91
    3e34:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3e38:	7fa0911a 	svcvc	0x00a0911a
    3e3c:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    3e40:	16000128 	strne	r0, [r0], -r8, lsr #2
    3e44:	12509f13 	subsne	r9, r0, #19, 30	; 0x4c
    3e48:	126c0000 	rsbne	r0, ip, #0
    3e4c:	00010000 	andeq	r0, r1, r0
    3e50:	00000059 	andeq	r0, r0, r9, asr r0
    3e54:	00000000 	andeq	r0, r0, r0
    3e58:	0011f000 	andseq	pc, r1, r0
    3e5c:	0011f800 	andseq	pc, r1, r0, lsl #16
    3e60:	71000600 	tstvc	r0, r0, lsl #12
    3e64:	22007500 	andcs	r7, r0, #0, 10
    3e68:	0011f89f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    3e6c:	00121400 	andseq	r1, r2, r0, lsl #8
    3e70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3e7c:	0000128c 	andeq	r1, r0, ip, lsl #5
    3e80:	00001294 	muleq	r0, r4, r2
    3e84:	00710006 	rsbseq	r0, r1, r6
    3e88:	9f220078 	svcls	0x00220078
    3e8c:	00001294 	muleq	r0, r4, r2
    3e90:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
    3e94:	00500001 	subseq	r0, r0, r1
    3e98:	00000000 	andeq	r0, r0, r0
    3e9c:	ec000000 	stc	0, cr0, [r0], {-0}
    3ea0:	20000013 	andcs	r0, r0, r3, lsl r0
    3ea4:	01000014 	tsteq	r0, r4, lsl r0
    3ea8:	14205000 	strtne	r5, [r0], #-0
    3eac:	15600000 	strbne	r0, [r0, #-0]!
    3eb0:	00030000 	andeq	r0, r3, r0
    3eb4:	007fac91 			; <UNDEFINED> instruction: 0x007fac91
    3eb8:	00000000 	andeq	r0, r0, r0
    3ebc:	ec000000 	stc	0, cr0, [r0], {-0}
    3ec0:	10000013 	andne	r0, r0, r3, lsl r0
    3ec4:	01000014 	tsteq	r0, r4, lsl r0
    3ec8:	14105100 	ldrne	r5, [r0], #-256	; 0xffffff00
    3ecc:	14340000 	ldrtne	r0, [r4], #-0
    3ed0:	00010000 	andeq	r0, r1, r0
    3ed4:	0014345c 	andseq	r3, r4, ip, asr r4
    3ed8:	00148400 	andseq	r8, r4, r0, lsl #8
    3edc:	59000100 	stmdbpl	r0, {r8}
    3ee0:	00001484 	andeq	r1, r0, r4, lsl #9
    3ee4:	00001560 	andeq	r1, r0, r0, ror #10
    3ee8:	01f30004 	mvnseq	r0, r4
    3eec:	00009f51 	andeq	r9, r0, r1, asr pc
    3ef0:	00000000 	andeq	r0, r0, r0
    3ef4:	13ec0000 	mvnne	r0, #0
    3ef8:	14540000 	ldrbne	r0, [r4], #-0
    3efc:	00010000 	andeq	r0, r1, r0
    3f00:	00145452 	andseq	r5, r4, r2, asr r4
    3f04:	00156000 	andseq	r6, r5, r0
    3f08:	91000300 	mrsls	r0, LR_irq
    3f0c:	00007fa0 	andeq	r7, r0, r0, lsr #31
    3f10:	00000000 	andeq	r0, r0, r0
    3f14:	13ec0000 	mvnne	r0, #0
    3f18:	14580000 	ldrbne	r0, [r8], #-0
    3f1c:	00010000 	andeq	r0, r1, r0
    3f20:	00145853 	andseq	r5, r4, r3, asr r8
    3f24:	00156000 	andseq	r6, r5, r0
    3f28:	91000300 	mrsls	r0, LR_irq
    3f2c:	00007fa4 	andeq	r7, r0, r4, lsr #31
    3f30:	00000000 	andeq	r0, r0, r0
    3f34:	14380000 	ldrtne	r0, [r8], #-0
    3f38:	155c0000 	ldrbne	r0, [ip, #-0]
    3f3c:	00060000 	andeq	r0, r6, r0
    3f40:	34067891 	strcc	r7, [r6], #-2193	; 0xfffff76f
    3f44:	155c9f24 	ldrbne	r9, [ip, #-3876]	; 0xfffff0dc
    3f48:	15600000 	strbne	r0, [r0, #-0]!
    3f4c:	00060000 	andeq	r0, r6, r0
    3f50:	3406007d 	strcc	r0, [r6], #-125	; 0xffffff83
    3f54:	00009f24 	andeq	r9, r0, r4, lsr #30
    3f58:	00000000 	andeq	r0, r0, r0
    3f5c:	14840000 	strne	r0, [r4], #0
    3f60:	14940000 	ldrne	r0, [r4], #0
    3f64:	000b0000 	andeq	r0, fp, r0
    3f68:	947fa891 	ldrbtls	sl, [pc], #-2193	; 3f70 <ABORT_STACK_SIZE+0x3b70>
    3f6c:	1c7c9101 	ldfnep	f1, [ip], #-4
    3f70:	409f4323 	addsmi	r4, pc, r3, lsr #6
    3f74:	60000015 	andvs	r0, r0, r5, lsl r0
    3f78:	0b000015 	bleq	3fd4 <ABORT_STACK_SIZE+0x3bd4>
    3f7c:	7fa89100 	svcvc	0x00a89100
    3f80:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    3f84:	9f43231c 	svcls	0x0043231c
	...
    3f90:	00001484 	andeq	r1, r0, r4, lsl #9
    3f94:	0000149c 	muleq	r0, ip, r4
    3f98:	9f300002 	svcls	0x00300002
    3f9c:	0000149c 	muleq	r0, ip, r4
    3fa0:	000014b0 			; <UNDEFINED> instruction: 0x000014b0
    3fa4:	9891000b 	ldmls	r1, {r0, r1, r3}
    3fa8:	9101947f 	tstls	r1, pc, ror r4
    3fac:	4d231c7c 	stcmi	12, cr1, [r3, #-496]!	; 0xfffffe10
    3fb0:	00152c9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    3fb4:	00156000 	andseq	r6, r5, r0
    3fb8:	91000b00 	tstls	r0, r0, lsl #22
    3fbc:	01947f98 			; <UNDEFINED> instruction: 0x01947f98
    3fc0:	231c7c91 	tstcs	ip, #37120	; 0x9100
    3fc4:	00009f4d 	andeq	r9, r0, sp, asr #30
    3fc8:	00000000 	andeq	r0, r0, r0
    3fcc:	14bc0000 	ldrtne	r0, [ip], #0
    3fd0:	14d00000 	ldrbne	r0, [r0], #0
    3fd4:	00020000 	andeq	r0, r2, r0
    3fd8:	14d09f30 	ldrbne	r9, [r0], #3888	; 0xf30
    3fdc:	151c0000 	ldrne	r0, [ip, #-0]
    3fe0:	00010000 	andeq	r0, r1, r0
    3fe4:	00151c58 	andseq	r1, r5, r8, asr ip
    3fe8:	00152000 	andseq	r2, r5, r0
    3fec:	78000300 	stmdavc	r0, {r8, r9}
    3ff0:	15209f7f 	strne	r9, [r0, #-3967]!	; 0xfffff081
    3ff4:	152c0000 	strne	r0, [ip, #-0]!
    3ff8:	00010000 	andeq	r0, r1, r0
    3ffc:	00000058 	andeq	r0, r0, r8, asr r0
    4000:	00000000 	andeq	r0, r0, r0
    4004:	0014d000 	andseq	sp, r4, r0
    4008:	0014e400 	andseq	lr, r4, r0, lsl #8
    400c:	30000200 	andcc	r0, r0, r0, lsl #4
    4010:	0014e49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    4014:	0014f000 	andseq	pc, r4, r0
    4018:	53000100 	movwpl	r0, #256	; 0x100
    401c:	000014f0 	strdeq	r1, [r0], -r0
    4020:	000014f4 	strdeq	r1, [r0], -r4
    4024:	7f730003 	svcvc	0x00730003
    4028:	0014f49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    402c:	00151800 	andseq	r1, r5, r0, lsl #16
    4030:	53000100 	movwpl	r0, #256	; 0x100
	...
    403c:	000014bc 			; <UNDEFINED> instruction: 0x000014bc
    4040:	000014cc 	andeq	r1, r0, ip, asr #9
    4044:	cc570001 	mrrcgt	0, 0, r0, r7, cr1
    4048:	d0000014 	andle	r0, r0, r4, lsl r0
    404c:	13000014 	movwne	r0, #20
    4050:	7fa49100 	svcvc	0x00a49100
    4054:	70007206 	andvc	r7, r0, r6, lsl #4
    4058:	1a007300 	bne	20c60 <IRQ_STACK_SIZE+0x18c60>
    405c:	01282930 	teqeq	r8, r0, lsr r9
    4060:	9f131600 	svcls	0x00131600
    4064:	000014d0 	ldrdeq	r1, [r0], -r0
    4068:	00001560 	andeq	r1, r0, r0, ror #10
    406c:	a491001e 	ldrge	r0, [r1], #30
    4070:	a091067f 	addsge	r0, r1, pc, ror r6
    4074:	9891067f 	ldmls	r1, {r0, r1, r2, r3, r4, r5, r6, r9, sl}
    4078:	0194067f 	orrseq	r0, r4, pc, ror r6
    407c:	911aff08 	tstls	sl, r8, lsl #30
    4080:	1a067f9c 	bne	1a3ef8 <IRQ_STACK_SIZE+0x19bef8>
    4084:	01282930 	teqeq	r8, r0, lsr r9
    4088:	9f131600 	svcls	0x00131600
	...
    4094:	000014e4 	andeq	r1, r0, r4, ror #9
    4098:	000014ec 	andeq	r1, r0, ip, ror #9
    409c:	00720006 	rsbseq	r0, r2, r6
    40a0:	9f220076 	svcls	0x00220076
    40a4:	000014ec 	andeq	r1, r0, ip, ror #9
    40a8:	00001508 	andeq	r1, r0, r8, lsl #10
    40ac:	00510001 	subseq	r0, r1, r1
    40b0:	00000000 	andeq	r0, r0, r0
    40b4:	60000000 	andvs	r0, r0, r0
    40b8:	c0000015 	andgt	r0, r0, r5, lsl r0
    40bc:	01000015 	tsteq	r0, r5, lsl r0
    40c0:	15c05000 	strbne	r5, [r0]
    40c4:	17740000 	ldrbne	r0, [r4, -r0]!
    40c8:	00030000 	andeq	r0, r3, r0
    40cc:	747f8c91 	ldrbtvc	r8, [pc], #-3217	; 40d4 <SVC_STACK_SIZE+0xd4>
    40d0:	78000017 	stmdavc	r0, {r0, r1, r2, r4}
    40d4:	01000017 	tsteq	r0, r7, lsl r0
    40d8:	17785500 	ldrbne	r5, [r8, -r0, lsl #10]!
    40dc:	177c0000 	ldrbne	r0, [ip, -r0]!
    40e0:	00030000 	andeq	r0, r3, r0
    40e4:	007f8c91 			; <UNDEFINED> instruction: 0x007f8c91
    40e8:	00000000 	andeq	r0, r0, r0
    40ec:	60000000 	andvs	r0, r0, r0
    40f0:	c0000015 	andgt	r0, r0, r5, lsl r0
    40f4:	01000015 	tsteq	r0, r5, lsl r0
    40f8:	15c05100 	strbne	r5, [r0, #256]	; 0x100
    40fc:	177c0000 	ldrbne	r0, [ip, -r0]!
    4100:	00030000 	andeq	r0, r3, r0
    4104:	007efc91 			; <UNDEFINED> instruction: 0x007efc91
    4108:	00000000 	andeq	r0, r0, r0
    410c:	60000000 	andvs	r0, r0, r0
    4110:	c0000015 	andgt	r0, r0, r5, lsl r0
    4114:	01000015 	tsteq	r0, r5, lsl r0
    4118:	15c05200 	strbne	r5, [r0, #512]	; 0x200
    411c:	177c0000 	ldrbne	r0, [ip, -r0]!
    4120:	00030000 	andeq	r0, r3, r0
    4124:	007f9891 			; <UNDEFINED> instruction: 0x007f9891
    4128:	00000000 	andeq	r0, r0, r0
    412c:	60000000 	andvs	r0, r0, r0
    4130:	c0000015 	andgt	r0, r0, r5, lsl r0
    4134:	01000015 	tsteq	r0, r5, lsl r0
    4138:	15c05300 	strbne	r5, [r0, #768]	; 0x300
    413c:	177c0000 	ldrbne	r0, [ip, -r0]!
    4140:	00030000 	andeq	r0, r3, r0
    4144:	007f9491 			; <UNDEFINED> instruction: 0x007f9491
    4148:	00000000 	andeq	r0, r0, r0
    414c:	60000000 	andvs	r0, r0, r0
    4150:	64000015 	strvs	r0, [r0], #-21	; 0xffffffeb
    4154:	02000015 	andeq	r0, r0, #21
    4158:	64009100 	strvs	r9, [r0], #-256	; 0xffffff00
    415c:	90000015 	andls	r0, r0, r5, lsl r0
    4160:	02000015 	andeq	r0, r0, #21
    4164:	90007c00 	andls	r7, r0, r0, lsl #24
    4168:	c0000015 	andgt	r0, r0, r5, lsl r0
    416c:	02000015 	andeq	r0, r0, #21
    4170:	c0009100 	andgt	r9, r0, r0, lsl #2
    4174:	d8000015 	stmdale	r0, {r0, r2, r4}
    4178:	01000015 	tsteq	r0, r5, lsl r0
    417c:	15d85500 	ldrbne	r5, [r8, #1280]	; 0x500
    4180:	15e00000 	strbne	r0, [r0, #0]!
    4184:	00010000 	andeq	r0, r1, r0
    4188:	0015e05c 	andseq	lr, r5, ip, asr r0
    418c:	0015e400 	andseq	lr, r5, r0, lsl #8
    4190:	91000300 	mrsls	r0, LR_irq
    4194:	15e47ef8 	strbne	r7, [r4, #3832]!	; 0xef8
    4198:	16240000 	strtne	r0, [r4], -r0
    419c:	00010000 	andeq	r0, r1, r0
    41a0:	00162456 	andseq	r2, r6, r6, asr r4
    41a4:	00162c00 	andseq	r2, r6, r0, lsl #24
    41a8:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    41ac:	0000162c 	andeq	r1, r0, ip, lsr #12
    41b0:	00001630 	andeq	r1, r0, r0, lsr r6
    41b4:	305c0001 	subscc	r0, ip, r1
    41b8:	7c000016 	stcvc	0, cr0, [r0], {22}
    41bc:	03000017 	movweq	r0, #23
    41c0:	7ef89100 	nrmvce	f1, f0
	...
    41cc:	000015d8 	ldrdeq	r1, [r0], -r8
    41d0:	000015dc 	ldrdeq	r1, [r0], -ip
    41d4:	dc530001 	mrrcle	0, 0, r0, r3, cr1
    41d8:	e4000015 	str	r0, [r0], #-21	; 0xffffffeb
    41dc:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    41e0:	38007300 	stmdacc	r0, {r8, r9, ip, sp, lr}
    41e4:	15e49f24 	strbne	r9, [r4, #3876]!	; 0xf24
    41e8:	15f00000 	ldrbne	r0, [r0, #0]!
    41ec:	000d0000 	andeq	r0, sp, r0
    41f0:	24380073 	ldrtcs	r0, [r8], #-115	; 0xffffff8d
    41f4:	01940175 	orrseq	r0, r4, r5, ror r1
    41f8:	211aff08 	tstcs	sl, r8, lsl #30
    41fc:	00162c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    4200:	00165000 	andseq	r5, r6, r0
    4204:	53000100 	movwpl	r0, #256	; 0x100
	...
    4210:	0000162c 	andeq	r1, r0, ip, lsr #12
    4214:	00001650 	andeq	r1, r0, r0, asr r6
    4218:	00530001 	subseq	r0, r3, r1
    421c:	00000000 	andeq	r0, r0, r0
    4220:	2c000000 	stccs	0, cr0, [r0], {-0}
    4224:	74000016 	strvc	r0, [r0], #-22	; 0xffffffea
    4228:	03000017 	movweq	r0, #23
    422c:	7f8c9100 	svcvc	0x008c9100
	...
    4238:	00001694 	muleq	r0, r4, r6
    423c:	000016a4 	andeq	r1, r0, r4, lsr #13
    4240:	8491000b 	ldrhi	r0, [r1], #11
    4244:	9101947f 	tstls	r1, pc, ror r4
    4248:	4b231c7c 	blmi	8cb440 <STACK_SIZE+0xcb440>
    424c:	0017509f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    4250:	00177c00 	andseq	r7, r7, r0, lsl #24
    4254:	91000b00 	tstls	r0, r0, lsl #22
    4258:	01947f84 	orrseq	r7, r4, r4, lsl #31
    425c:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4260:	00009f4b 	andeq	r9, r0, fp, asr #30
    4264:	00000000 	andeq	r0, r0, r0
    4268:	16940000 	ldrne	r0, [r4], r0
    426c:	16ac0000 	strtne	r0, [ip], r0
    4270:	00020000 	andeq	r0, r2, r0
    4274:	16ac9f30 	ssat16ne	r9, #13, r0
    4278:	16c00000 	strbne	r0, [r0], r0
    427c:	000b0000 	andeq	r0, fp, r0
    4280:	947f9c91 	ldrbtls	r9, [pc], #-3217	; 4288 <SVC_STACK_SIZE+0x288>
    4284:	1c7c9101 	ldfnep	f1, [ip], #-4
    4288:	3c9f5523 	cfldr32cc	mvfx5, [pc], {35}	; 0x23
    428c:	7c000017 	stcvc	0, cr0, [r0], {23}
    4290:	0b000017 	bleq	42f4 <SVC_STACK_SIZE+0x2f4>
    4294:	7f9c9100 	svcvc	0x009c9100
    4298:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    429c:	9f55231c 	svcls	0x0055231c
	...
    42a8:	000016cc 	andeq	r1, r0, ip, asr #13
    42ac:	000016e0 	andeq	r1, r0, r0, ror #13
    42b0:	9f300002 	svcls	0x00300002
    42b4:	000016e0 	andeq	r1, r0, r0, ror #13
    42b8:	0000172c 	andeq	r1, r0, ip, lsr #14
    42bc:	2c570001 	mrrccs	0, 0, r0, r7, cr1
    42c0:	30000017 	andcc	r0, r0, r7, lsl r0
    42c4:	03000017 	movweq	r0, #23
    42c8:	9f7f7700 	svcls	0x007f7700
    42cc:	00001730 	andeq	r1, r0, r0, lsr r7
    42d0:	0000173c 	andeq	r1, r0, ip, lsr r7
    42d4:	00570001 	subseq	r0, r7, r1
    42d8:	00000000 	andeq	r0, r0, r0
    42dc:	e0000000 	and	r0, r0, r0
    42e0:	f4000016 	vst4.8	{d0-d3}, [r0 :64], r6
    42e4:	02000016 	andeq	r0, r0, #22
    42e8:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
    42ec:	00000016 	andeq	r0, r0, r6, lsl r0
    42f0:	01000017 	tsteq	r0, r7, lsl r0
    42f4:	17005300 	strne	r5, [r0, -r0, lsl #6]
    42f8:	17040000 	strne	r0, [r4, -r0]
    42fc:	00030000 	andeq	r0, r3, r0
    4300:	049f7f73 	ldreq	r7, [pc], #3955	; 4308 <SVC_STACK_SIZE+0x308>
    4304:	28000017 	stmdacs	r0, {r0, r1, r2, r4}
    4308:	01000017 	tsteq	r0, r7, lsl r0
    430c:	00005300 	andeq	r5, r0, r0, lsl #6
    4310:	00000000 	andeq	r0, r0, r0
    4314:	16cc0000 	strbne	r0, [ip], r0
    4318:	16dc0000 	ldrbne	r0, [ip], r0
    431c:	00010000 	andeq	r0, r1, r0
    4320:	0016dc56 	andseq	sp, r6, r6, asr ip
    4324:	0016e000 	andseq	lr, r6, r0
    4328:	91001300 	mrsls	r1, LR_irq
    432c:	7c067f94 	stcvc	15, cr7, [r6], {148}	; 0x94
    4330:	73007000 	movwvc	r7, #0
    4334:	29301a00 	ldmdbcs	r0!, {r9, fp, ip}
    4338:	16000128 	strne	r0, [r0], -r8, lsr #2
    433c:	16e09f13 	usatne	r9, #0, r3, lsl #30
    4340:	177c0000 	ldrbne	r0, [ip, -r0]!
    4344:	001e0000 	andseq	r0, lr, r0
    4348:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    434c:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    4350:	067f9c91 			; <UNDEFINED> instruction: 0x067f9c91
    4354:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4358:	7f90911a 	svcvc	0x0090911a
    435c:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    4360:	16000128 	strne	r0, [r0], -r8, lsr #2
    4364:	00009f13 	andeq	r9, r0, r3, lsl pc
    4368:	00000000 	andeq	r0, r0, r0
    436c:	16f40000 	ldrbtne	r0, [r4], r0
    4370:	16fc0000 	ldrbtne	r0, [ip], r0
    4374:	00060000 	andeq	r0, r6, r0
    4378:	00750072 	rsbseq	r0, r5, r2, ror r0
    437c:	16fc9f22 	ldrbtne	r9, [ip], r2, lsr #30
    4380:	17180000 	ldrne	r0, [r8, -r0]
    4384:	00010000 	andeq	r0, r1, r0
    4388:	00000051 	andeq	r0, r0, r1, asr r0
    438c:	00000000 	andeq	r0, r0, r0
    4390:	00177c00 	andseq	r7, r7, r0, lsl #24
    4394:	00178c00 	andseq	r8, r7, r0, lsl #24
    4398:	50000100 	andpl	r0, r0, r0, lsl #2
    439c:	0000178c 	andeq	r1, r0, ip, lsl #15
    43a0:	000017fc 	strdeq	r1, [r0], -ip
    43a4:	01f30004 	mvnseq	r0, r4
    43a8:	00009f50 	andeq	r9, r0, r0, asr pc
    43ac:	00000000 	andeq	r0, r0, r0
    43b0:	177c0000 	ldrbne	r0, [ip, -r0]!
    43b4:	17a00000 	strne	r0, [r0, r0]!
    43b8:	00010000 	andeq	r0, r1, r0
    43bc:	0017a051 	andseq	sl, r7, r1, asr r0
    43c0:	0017a400 	andseq	sl, r7, r0, lsl #8
    43c4:	5c000100 	stfpls	f0, [r0], {-0}
    43c8:	000017a4 	andeq	r1, r0, r4, lsr #15
    43cc:	000017fc 	strdeq	r1, [r0], -ip
    43d0:	01f30004 	mvnseq	r0, r4
    43d4:	00009f51 	andeq	r9, r0, r1, asr pc
    43d8:	00000000 	andeq	r0, r0, r0
    43dc:	177c0000 	ldrbne	r0, [ip, -r0]!
    43e0:	17900000 	ldrne	r0, [r0, r0]
    43e4:	00010000 	andeq	r0, r1, r0
    43e8:	00179052 	andseq	r9, r7, r2, asr r0
    43ec:	0017fc00 	andseq	pc, r7, r0, lsl #24
    43f0:	f3000400 	vshl.u8	d0, d0, d0
    43f4:	009f5201 	addseq	r5, pc, r1, lsl #4
    43f8:	00000000 	andeq	r0, r0, r0
    43fc:	7c000000 	stcvc	0, cr0, [r0], {-0}
    4400:	a4000017 	strge	r0, [r0], #-23	; 0xffffffe9
    4404:	01000017 	tsteq	r0, r7, lsl r0
    4408:	17a45300 	strne	r5, [r4, r0, lsl #6]!
    440c:	17fc0000 	ldrbne	r0, [ip, r0]!
    4410:	00040000 	andeq	r0, r4, r0
    4414:	9f5301f3 	svcls	0x005301f3
	...
    4420:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    4424:	000017c0 	andeq	r1, r0, r0, asr #15
    4428:	c0500001 	subsgt	r0, r0, r1
    442c:	e8000017 	stmda	r0, {r0, r1, r2, r4}
    4430:	01000017 	tsteq	r0, r7, lsl r0
    4434:	00005c00 	andeq	r5, r0, r0, lsl #24
    4438:	00000000 	andeq	r0, r0, r0
    443c:	17a40000 	strne	r0, [r4, r0]!
    4440:	17b40000 	ldrne	r0, [r4, r0]!
    4444:	00010000 	andeq	r0, r1, r0
    4448:	00000051 	andeq	r0, r0, r1, asr r0
    444c:	00000000 	andeq	r0, r0, r0
    4450:	0017c000 	andseq	ip, r7, r0
    4454:	0017e800 	andseq	lr, r7, r0, lsl #16
    4458:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4464:	000017c0 	andeq	r1, r0, r0, asr #15
    4468:	000017d8 	ldrdeq	r1, [r0], -r8
    446c:	d85c0001 	ldmdale	ip, {r0}^
    4470:	e8000017 	stmda	r0, {r0, r1, r2, r4}
    4474:	03000017 	movweq	r0, #23
    4478:	9f7f7c00 	svcls	0x007f7c00
	...
    4484:	000017fc 	strdeq	r1, [r0], -ip
    4488:	000018a0 	andeq	r1, r0, r0, lsr #17
    448c:	a0500001 	subsge	r0, r0, r1
    4490:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    4494:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    4498:	5001f300 	andpl	pc, r1, r0, lsl #6
    449c:	0019149f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    44a0:	00196000 	andseq	r6, r9, r0
    44a4:	50000100 	andpl	r0, r0, r0, lsl #2
    44a8:	00001960 	andeq	r1, r0, r0, ror #18
    44ac:	000019a4 	andeq	r1, r0, r4, lsr #19
    44b0:	01f30004 	mvnseq	r0, r4
    44b4:	19a49f50 	stmibne	r4!, {r4, r6, r8, r9, sl, fp, ip, pc}
    44b8:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    44bc:	00010000 	andeq	r0, r1, r0
    44c0:	00000050 	andeq	r0, r0, r0, asr r0
    44c4:	00000000 	andeq	r0, r0, r0
    44c8:	0017fc00 	andseq	pc, r7, r0, lsl #24
    44cc:	0018a000 	andseq	sl, r8, r0
    44d0:	51000100 	mrspl	r0, (UNDEF: 16)
    44d4:	000018a0 	andeq	r1, r0, r0, lsr #17
    44d8:	00001914 	andeq	r1, r0, r4, lsl r9
    44dc:	01f30004 	mvnseq	r0, r4
    44e0:	19149f51 	ldmdbne	r4, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
    44e4:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    44e8:	00010000 	andeq	r0, r1, r0
    44ec:	00196051 	andseq	r6, r9, r1, asr r0
    44f0:	0019a400 	andseq	sl, r9, r0, lsl #8
    44f4:	f3000400 	vshl.u8	d0, d0, d0
    44f8:	a49f5101 	ldrge	r5, [pc], #257	; 4500 <SVC_STACK_SIZE+0x500>
    44fc:	b0000019 	andlt	r0, r0, r9, lsl r0
    4500:	01000019 	tsteq	r0, r9, lsl r0
    4504:	00005100 	andeq	r5, r0, r0, lsl #2
    4508:	00000000 	andeq	r0, r0, r0
    450c:	17fc0000 	ldrbne	r0, [ip, r0]!
    4510:	188c0000 	stmne	ip, {}	; <UNPREDICTABLE>
    4514:	00010000 	andeq	r0, r1, r0
    4518:	00188c52 	andseq	r8, r8, r2, asr ip
    451c:	00191400 	andseq	r1, r9, r0, lsl #8
    4520:	f3000400 	vshl.u8	d0, d0, d0
    4524:	149f5201 	ldrne	r5, [pc], #513	; 452c <SVC_STACK_SIZE+0x52c>
    4528:	40000019 	andmi	r0, r0, r9, lsl r0
    452c:	01000019 	tsteq	r0, r9, lsl r0
    4530:	19405200 	stmdbne	r0, {r9, ip, lr}^
    4534:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    4538:	00020000 	andeq	r0, r2, r0
    453c:	19604f90 	stmdbne	r0!, {r4, r7, r8, r9, sl, fp, lr}^
    4540:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    4544:	00040000 	andeq	r0, r4, r0
    4548:	9f5201f3 	svcls	0x005201f3
    454c:	000019a4 	andeq	r1, r0, r4, lsr #19
    4550:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    4554:	00520001 	subseq	r0, r2, r1
    4558:	00000000 	andeq	r0, r0, r0
    455c:	fc000000 	stc2	0, cr0, [r0], {-0}
    4560:	80000017 	andhi	r0, r0, r7, lsl r0
    4564:	01000018 	tsteq	r0, r8, lsl r0
    4568:	18805300 	stmne	r0, {r8, r9, ip, lr}
    456c:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    4570:	00020000 	andeq	r0, r2, r0
    4574:	18a04f90 	stmiane	r0!, {r4, r7, r8, r9, sl, fp, lr}
    4578:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    457c:	00040000 	andeq	r0, r4, r0
    4580:	9f5301f3 	svcls	0x005301f3
    4584:	00001914 	andeq	r1, r0, r4, lsl r9
    4588:	0000192c 	andeq	r1, r0, ip, lsr #18
    458c:	2c530001 	mrrccs	0, 0, r0, r3, cr1
    4590:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    4594:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    4598:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    459c:	0019a49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    45a0:	0019b000 	andseq	fp, r9, r0
    45a4:	53000100 	movwpl	r0, #256	; 0x100
	...
    45b0:	000017fc 	strdeq	r1, [r0], -ip
    45b4:	00001804 	andeq	r1, r0, r4, lsl #16
    45b8:	00910002 	addseq	r0, r1, r2
    45bc:	00001804 	andeq	r1, r0, r4, lsl #16
    45c0:	0000190c 	andeq	r1, r0, ip, lsl #18
    45c4:	047d0002 	ldrbteq	r0, [sp], #-2
    45c8:	00001914 	andeq	r1, r0, r4, lsl r9
    45cc:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    45d0:	047d0002 	ldrbteq	r0, [sp], #-2
	...
    45dc:	00001818 	andeq	r1, r0, r8, lsl r8
    45e0:	00001970 	andeq	r1, r0, r0, ror r9
    45e4:	90900005 	addsls	r0, r0, r5
    45e8:	80089302 	andhi	r9, r8, r2, lsl #6
    45ec:	b0000019 	andlt	r0, r0, r9, lsl r0
    45f0:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    45f4:	02909000 	addseq	r9, r0, #0
    45f8:	00000893 	muleq	r0, r3, r8
    45fc:	00000000 	andeq	r0, r0, r0
    4600:	18400000 	stmdane	r0, {}^	; <UNPREDICTABLE>
    4604:	18780000 	ldmdane	r8!, {}^	; <UNPREDICTABLE>
    4608:	00050000 	andeq	r0, r5, r0
    460c:	93029490 	movwls	r9, #9360	; 0x2490
    4610:	00187808 	andseq	r7, r8, r8, lsl #16
    4614:	00188000 	andseq	r8, r8, r0
    4618:	73000a00 	movwvc	r0, #2560	; 0xa00
    461c:	1c007100 	stfnes	f7, [r0], {-0}
    4620:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    4624:	0018809f 	mulseq	r8, pc, r0	; <UNPREDICTABLE>
    4628:	0018a000 	andseq	sl, r8, r0
    462c:	92000b00 	andls	r0, r0, #0, 22
    4630:	0071004f 	rsbseq	r0, r1, pc, asr #32
    4634:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    4638:	18a09f25 	stmiane	r0!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    463c:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    4640:	000c0000 	andeq	r0, ip, r0
    4644:	f35301f3 	vbsl	q8, <illegal reg q9.5>, <illegal reg q9.5>
    4648:	f71c5101 			; <UNDEFINED> instruction: 0xf71c5101
    464c:	9f25f72c 	svcls	0x0025f72c
    4650:	00001914 	andeq	r1, r0, r4, lsl r9
    4654:	0000195c 	andeq	r1, r0, ip, asr r9
    4658:	94900005 	ldrls	r0, [r0], #5
    465c:	5c089302 	stcpl	3, cr9, [r8], {2}
    4660:	60000019 	andvs	r0, r0, r9, lsl r0
    4664:	0b000019 	bleq	46d0 <SVC_STACK_SIZE+0x6d0>
    4668:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    466c:	f71c0071 			; <UNDEFINED> instruction: 0xf71c0071
    4670:	9f25f72c 	svcls	0x0025f72c
    4674:	00001960 	andeq	r1, r0, r0, ror #18
    4678:	000019a4 	andeq	r1, r0, r4, lsr #19
    467c:	01f3000c 	mvnseq	r0, ip
    4680:	5101f353 	tstpl	r1, r3, asr r3
    4684:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    4688:	19a49f25 	stmibne	r4!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    468c:	19a80000 	stmibne	r8!, {}	; <UNPREDICTABLE>
    4690:	00050000 	andeq	r0, r5, r0
    4694:	93029490 	movwls	r9, #9360	; 0x2490
    4698:	0019a808 	andseq	sl, r9, r8, lsl #16
    469c:	0019b000 	andseq	fp, r9, r0
    46a0:	73000a00 	movwvc	r0, #2560	; 0xa00
    46a4:	1c007100 	stfnes	f7, [r0], {-0}
    46a8:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    46ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    46b0:	00000000 	andeq	r0, r0, r0
    46b4:	00184000 	andseq	r4, r8, r0
    46b8:	0018e000 	andseq	lr, r8, r0
    46bc:	90000500 	andls	r0, r0, r0, lsl #10
    46c0:	08930295 	ldmeq	r3, {r0, r2, r4, r7, r9}
    46c4:	000018e0 	andeq	r1, r0, r0, ror #17
    46c8:	00001914 	andeq	r1, r0, r4, lsl r9
    46cc:	01f3000c 	mvnseq	r0, ip
    46d0:	5001f352 	andpl	pc, r1, r2, asr r3	; <UNPREDICTABLE>
    46d4:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    46d8:	19149f25 	ldmdbne	r4, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    46dc:	19480000 	stmdbne	r8, {}^	; <UNPREDICTABLE>
    46e0:	00050000 	andeq	r0, r5, r0
    46e4:	93029590 	movwls	r9, #9616	; 0x2590
    46e8:	00194808 	andseq	r4, r9, r8, lsl #16
    46ec:	00196000 	andseq	r6, r9, r0
    46f0:	7c000700 	stcvc	7, cr0, [r0], {-0}
    46f4:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    46f8:	19609f25 	stmdbne	r0!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}^
    46fc:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    4700:	000c0000 	andeq	r0, ip, r0
    4704:	f35201f3 	vbsl	q8, q9, <illegal reg q9.5>
    4708:	f71c5001 			; <UNDEFINED> instruction: 0xf71c5001
    470c:	9f25f72c 	svcls	0x0025f72c
    4710:	000019a4 	andeq	r1, r0, r4, lsr #19
    4714:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    4718:	95900005 	ldrls	r0, [r0, #5]
    471c:	00089302 	andeq	r9, r8, r2, lsl #6
    4720:	00000000 	andeq	r0, r0, r0
    4724:	5c000000 	stcpl	0, cr0, [r0], {-0}
    4728:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    472c:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    4730:	02949000 	addseq	r9, r4, #0
    4734:	19a40893 	stmibne	r4!, {r0, r1, r4, r7, fp}
    4738:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    473c:	000a0000 	andeq	r0, sl, r0
    4740:	0000089e 	muleq	r0, lr, r8
    4744:	00000000 	andeq	r0, r0, r0
    4748:	0000bff0 	strdeq	fp, [r0], -r0
    474c:	00000000 	andeq	r0, r0, r0
    4750:	18900000 	ldmne	r0, {}	; <UNPREDICTABLE>
    4754:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    4758:	00050000 	andeq	r0, r5, r0
    475c:	93029490 	movwls	r9, #9360	; 0x2490
    4760:	00195c08 	andseq	r5, r9, r8, lsl #24
    4764:	0019a400 	andseq	sl, r9, r0, lsl #8
    4768:	90000500 	andls	r0, r0, r0, lsl #10
    476c:	08930293 	ldmeq	r3, {r0, r1, r4, r7, r9}
	...
    4778:	00001914 	andeq	r1, r0, r4, lsl r9
    477c:	00001924 	andeq	r1, r0, r4, lsr #18
    4780:	95900005 	ldrls	r0, [r0, #5]
    4784:	00089302 	andeq	r9, r8, r2, lsl #6
    4788:	00000000 	andeq	r0, r0, r0
    478c:	a0000000 	andge	r0, r0, r0
    4790:	e0000018 	and	r0, r0, r8, lsl r0
    4794:	01000018 	tsteq	r0, r8, lsl r0
    4798:	00005400 	andeq	r5, r0, r0, lsl #8
    479c:	00000000 	andeq	r0, r0, r0
    47a0:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    47a4:	18ac0000 	stmiane	ip!, {}	; <UNPREDICTABLE>
    47a8:	00090000 	andeq	r0, r9, r0
    47ac:	250290f5 	strcs	r9, [r2, #-245]	; 0xffffff0b
    47b0:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    47b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    47b8:	00000000 	andeq	r0, r0, r0
    47bc:	0018a000 	andseq	sl, r8, r0
    47c0:	0018d000 	andseq	sp, r8, r0
    47c4:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    47c8:	f7250291 			; <UNDEFINED> instruction: 0xf7250291
    47cc:	9f00f72c 	svcls	0x0000f72c
	...
    47d8:	000018e0 	andeq	r1, r0, r0, ror #17
    47dc:	00001910 	andeq	r1, r0, r0, lsl r9
    47e0:	00540001 	subseq	r0, r4, r1
    47e4:	00000000 	andeq	r0, r0, r0
    47e8:	e0000000 	and	r0, r0, r0
    47ec:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    47f0:	09000019 	stmdbeq	r0, {r0, r3, r4}
    47f4:	0290f500 	addseq	pc, r0, #0, 10
    47f8:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    47fc:	00009f00 	andeq	r9, r0, r0, lsl #30
    4800:	00000000 	andeq	r0, r0, r0
    4804:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    4808:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    480c:	00090000 	andeq	r0, r9, r0
    4810:	250291f5 	strcs	r9, [r2, #-501]	; 0xfffffe0b
    4814:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    4818:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    481c:	00000000 	andeq	r0, r0, r0
    4820:	00196000 	andseq	r6, r9, r0
    4824:	0019a400 	andseq	sl, r9, r0, lsl #8
    4828:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    4834:	00001960 	andeq	r1, r0, r0, ror #18
    4838:	00001970 	andeq	r1, r0, r0, ror r9
    483c:	90f50009 	rscsls	r0, r5, r9
    4840:	2cf72502 	cfldr64cs	mvdx2, [r7], #8
    4844:	009f00f7 	ldrsheq	r0, [pc], r7
    4848:	00000000 	andeq	r0, r0, r0
    484c:	60000000 	andvs	r0, r0, r0
    4850:	80000019 	andhi	r0, r0, r9, lsl r0
    4854:	09000019 	stmdbeq	r0, {r0, r3, r4}
    4858:	0291f500 	addseq	pc, r1, #0, 10
    485c:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    4860:	00009f00 	andeq	r9, r0, r0, lsl #30
    4864:	00000000 	andeq	r0, r0, r0
    4868:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    486c:	19a80000 	stmibne	r8!, {}	; <UNPREDICTABLE>
    4870:	00050000 	andeq	r0, r5, r0
    4874:	93029490 	movwls	r9, #9360	; 0x2490
    4878:	0019a808 	andseq	sl, r9, r8, lsl #16
    487c:	0019b000 	andseq	fp, r9, r0
    4880:	73000a00 	movwvc	r0, #2560	; 0xa00
    4884:	1c007100 	stfnes	f7, [r0], {-0}
    4888:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    488c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4890:	00000000 	andeq	r0, r0, r0
    4894:	0019b000 	andseq	fp, r9, r0
    4898:	0019f000 	andseq	pc, r9, r0
    489c:	50000100 	andpl	r0, r0, r0, lsl #2
    48a0:	000019f0 	strdeq	r1, [r0], -r0
    48a4:	00001a2c 	andeq	r1, r0, ip, lsr #20
    48a8:	88910003 	ldmhi	r1, {r0, r1}
    48ac:	001a2c7d 	andseq	r2, sl, sp, ror ip
    48b0:	001be800 	andseq	lr, fp, r0, lsl #16
    48b4:	f3000400 	vshl.u8	d0, d0, d0
    48b8:	009f5001 	addseq	r5, pc, r1
    48bc:	00000000 	andeq	r0, r0, r0
    48c0:	b0000000 	andlt	r0, r0, r0
    48c4:	f4000019 	vst4.8	{d0-d3}, [r0 :64], r9
    48c8:	01000019 	tsteq	r0, r9, lsl r0
    48cc:	19f45100 	ldmibne	r4!, {r8, ip, lr}^
    48d0:	1be80000 	blne	ffa048d8 <PCB_BASE_APP1+0xbaf046d8>
    48d4:	00030000 	andeq	r0, r3, r0
    48d8:	007cf891 			; <UNDEFINED> instruction: 0x007cf891
    48dc:	00000000 	andeq	r0, r0, r0
    48e0:	b0000000 	andlt	r0, r0, r0
    48e4:	d8000019 	stmdale	r0, {r0, r3, r4}
    48e8:	01000019 	tsteq	r0, r9, lsl r0
    48ec:	19d85200 	ldmibne	r8, {r9, ip, lr}^
    48f0:	1be80000 	blne	ffa048f8 <PCB_BASE_APP1+0xbaf046f8>
    48f4:	00030000 	andeq	r0, r3, r0
    48f8:	007d9891 			; <UNDEFINED> instruction: 0x007d9891
    48fc:	00000000 	andeq	r0, r0, r0
    4900:	b0000000 	andlt	r0, r0, r0
    4904:	0f000019 	svceq	0x00000019
    4908:	0100001a 	tsteq	r0, sl, lsl r0
    490c:	1a0f5300 	bne	3d9514 <IRQ_STACK_SIZE+0x3d1514>
    4910:	1be80000 	blne	ffa04918 <PCB_BASE_APP1+0xbaf04718>
    4914:	00030000 	andeq	r0, r3, r0
    4918:	007d9491 			; <UNDEFINED> instruction: 0x007d9491
    491c:	00000000 	andeq	r0, r0, r0
    4920:	b0000000 	andlt	r0, r0, r0
    4924:	b4000019 	strlt	r0, [r0], #-25	; 0xffffffe7
    4928:	02000019 	andeq	r0, r0, #25
    492c:	b4009100 	strlt	r9, [r0], #-256	; 0xffffff00
    4930:	c4000019 	strgt	r0, [r0], #-25	; 0xffffffe7
    4934:	02000019 	andeq	r0, r0, #25
    4938:	c4007c00 	strgt	r7, [r0], #-3072	; 0xfffff400
    493c:	e8000019 	stmda	r0, {r0, r3, r4}
    4940:	0200001b 	andeq	r0, r0, #27
    4944:	00009100 	andeq	r9, r0, r0, lsl #2
    4948:	00000000 	andeq	r0, r0, r0
    494c:	10000000 	andne	r0, r0, r0
    4950:	1c00001a 	stcne	0, cr0, [r0], {26}
    4954:	0400001a 	streq	r0, [r0], #-26	; 0xffffffe6
    4958:	7dd09100 	ldfvcp	f1, [r0]
    495c:	001a1c9f 	mulseq	sl, pc, ip	; <UNPREDICTABLE>
    4960:	001a4400 	andseq	r4, sl, r0, lsl #8
    4964:	56000100 	strpl	r0, [r0], -r0, lsl #2
    4968:	00001a44 	andeq	r1, r0, r4, asr #20
    496c:	00001a50 	andeq	r1, r0, r0, asr sl
    4970:	505c0001 	subspl	r0, ip, r1
    4974:	9400001a 	strls	r0, [r0], #-26	; 0xffffffe6
    4978:	0100001a 	tsteq	r0, sl, lsl r0
    497c:	1a945600 	bne	fe51a184 <PCB_BASE_APP1+0xb9a19f84>
    4980:	1aa00000 	bne	fe804988 <PCB_BASE_APP1+0xb9d04788>
    4984:	00010000 	andeq	r0, r1, r0
    4988:	001aa05c 	andseq	sl, sl, ip, asr r0
    498c:	001be800 	andseq	lr, fp, r0, lsl #16
    4990:	91000300 	mrsls	r0, LR_irq
    4994:	00007cf4 	strdeq	r7, [r0], -r4
    4998:	00000000 	andeq	r0, r0, r0
    499c:	1a100000 	bne	4049a4 <IRQ_STACK_SIZE+0x3fc9a4>
    49a0:	1be00000 	blne	ff8049a8 <PCB_BASE_APP1+0xbad047a8>
    49a4:	00030000 	andeq	r0, r3, r0
    49a8:	e07d8891 			; <UNDEFINED> instruction: 0xe07d8891
    49ac:	e400001b 	str	r0, [r0], #-27	; 0xffffffe5
    49b0:	0100001b 	tsteq	r0, fp, lsl r0
    49b4:	1be45600 	blne	ff91a1bc <PCB_BASE_APP1+0xbae19fbc>
    49b8:	1be80000 	blne	ffa049c0 <PCB_BASE_APP1+0xbaf047c0>
    49bc:	00030000 	andeq	r0, r3, r0
    49c0:	007d8891 			; <UNDEFINED> instruction: 0x007d8891
    49c4:	00000000 	andeq	r0, r0, r0
    49c8:	44000000 	strmi	r0, [r0], #-0
    49cc:	4800001a 	stmdami	r0, {r1, r3, r4}
    49d0:	0100001a 	tsteq	r0, sl, lsl r0
    49d4:	1a485500 	bne	1219ddc <STACK_SIZE+0xa19ddc>
    49d8:	1a500000 	bne	14049e0 <STACK_SIZE+0xc049e0>
    49dc:	00050000 	andeq	r0, r5, r0
    49e0:	24380075 	ldrtcs	r0, [r8], #-117	; 0xffffff8b
    49e4:	001a509f 	mulseq	sl, pc, r0	; <UNPREDICTABLE>
    49e8:	001a5c00 	andseq	r5, sl, r0, lsl #24
    49ec:	75000d00 	strvc	r0, [r0, #-3328]	; 0xfffff300
    49f0:	76243800 	strtvc	r3, [r4], -r0, lsl #16
    49f4:	0801947f 	stmdaeq	r1, {r0, r1, r2, r3, r4, r5, r6, sl, ip, pc}
    49f8:	9f211aff 	svcls	0x00211aff
    49fc:	00001a94 	muleq	r0, r4, sl
    4a00:	00001ab4 			; <UNDEFINED> instruction: 0x00001ab4
    4a04:	00550001 	subseq	r0, r5, r1
    4a08:	00000000 	andeq	r0, r0, r0
    4a0c:	94000000 	strls	r0, [r0], #-0
    4a10:	b400001a 	strlt	r0, [r0], #-26	; 0xffffffe6
    4a14:	0100001a 	tsteq	r0, sl, lsl r0
    4a18:	00005500 	andeq	r5, r0, r0, lsl #10
    4a1c:	00000000 	andeq	r0, r0, r0
    4a20:	1a940000 	bne	fe504a28 <PCB_BASE_APP1+0xb9a04828>
    4a24:	1be00000 	blne	ff804a2c <PCB_BASE_APP1+0xbad0482c>
    4a28:	00030000 	andeq	r0, r3, r0
    4a2c:	007d8891 			; <UNDEFINED> instruction: 0x007d8891
    4a30:	00000000 	andeq	r0, r0, r0
    4a34:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    4a38:	1400001a 	strne	r0, [r0], #-26	; 0xffffffe6
    4a3c:	0b00001b 	bleq	4ab0 <SVC_STACK_SIZE+0xab0>
    4a40:	7d809100 	stfvcd	f1, [r0]
    4a44:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4a48:	9f4b231c 	svcls	0x004b231c
    4a4c:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
    4a50:	00001be8 	andeq	r1, r0, r8, ror #23
    4a54:	8091000b 	addshi	r0, r1, fp
    4a58:	9101947d 	tstls	r1, sp, ror r4
    4a5c:	4b231c7c 	blmi	8cbc54 <STACK_SIZE+0xcbc54>
    4a60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a64:	00000000 	andeq	r0, r0, r0
    4a68:	001af800 	andseq	pc, sl, r0, lsl #16
    4a6c:	001b1800 	andseq	r1, fp, r0, lsl #16
    4a70:	30000200 	andcc	r0, r0, r0, lsl #4
    4a74:	001b189f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
    4a78:	001b2c00 	andseq	r2, fp, r0, lsl #24
    4a7c:	91000b00 	tstls	r0, r0, lsl #22
    4a80:	01947d9c 			; <UNDEFINED> instruction: 0x01947d9c
    4a84:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4a88:	1ba89f55 	blne	fea2c7e4 <PCB_BASE_APP1+0xb9f2c5e4>
    4a8c:	1be80000 	blne	ffa04a94 <PCB_BASE_APP1+0xbaf04894>
    4a90:	000b0000 	andeq	r0, fp, r0
    4a94:	947d9c91 	ldrbtls	r9, [sp], #-3217	; 0xfffff36f
    4a98:	1c7c9101 	ldfnep	f1, [ip], #-4
    4a9c:	009f5523 	addseq	r5, pc, r3, lsr #10
    4aa0:	00000000 	andeq	r0, r0, r0
    4aa4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4aa8:	4c00001b 	stcmi	0, cr0, [r0], {27}
    4aac:	0200001b 	andeq	r0, r0, #27
    4ab0:	4c9f3000 	ldcmi	0, cr3, [pc], {0}
    4ab4:	9800001b 	stmdals	r0, {r0, r1, r3, r4}
    4ab8:	0100001b 	tsteq	r0, fp, lsl r0
    4abc:	1b985700 	blne	fe61a6c4 <PCB_BASE_APP1+0xb9b1a4c4>
    4ac0:	1b9c0000 	blne	fe704ac8 <PCB_BASE_APP1+0xb9c048c8>
    4ac4:	00030000 	andeq	r0, r3, r0
    4ac8:	9c9f7f77 	ldcls	15, cr7, [pc], {119}	; 0x77
    4acc:	a800001b 	stmdage	r0, {r0, r1, r3, r4}
    4ad0:	0100001b 	tsteq	r0, fp, lsl r0
    4ad4:	00005700 	andeq	r5, r0, r0, lsl #14
    4ad8:	00000000 	andeq	r0, r0, r0
    4adc:	1b4c0000 	blne	1304ae4 <STACK_SIZE+0xb04ae4>
    4ae0:	1b600000 	blne	1804ae8 <STACK_SIZE+0x1004ae8>
    4ae4:	00020000 	andeq	r0, r2, r0
    4ae8:	1b609f30 	blne	182c7b0 <STACK_SIZE+0x102c7b0>
    4aec:	1b6c0000 	blne	1b04af4 <STACK_SIZE+0x1304af4>
    4af0:	00010000 	andeq	r0, r1, r0
    4af4:	001b6c53 	andseq	r6, fp, r3, asr ip
    4af8:	001b7000 	andseq	r7, fp, r0
    4afc:	73000300 	movwvc	r0, #768	; 0x300
    4b00:	1b709f7f 	blne	1c2c904 <STACK_SIZE+0x142c904>
    4b04:	1b940000 	blne	fe504b0c <PCB_BASE_APP1+0xb9a0490c>
    4b08:	00010000 	andeq	r0, r1, r0
    4b0c:	00000053 	andeq	r0, r0, r3, asr r0
    4b10:	00000000 	andeq	r0, r0, r0
    4b14:	001b3800 	andseq	r3, fp, r0, lsl #16
    4b18:	001b4800 	andseq	r4, fp, r0, lsl #16
    4b1c:	56000100 	strpl	r0, [r0], -r0, lsl #2
    4b20:	00001b48 	andeq	r1, r0, r8, asr #22
    4b24:	00001b4c 	andeq	r1, r0, ip, asr #22
    4b28:	94910013 	ldrls	r0, [r1], #19
    4b2c:	007c067d 	rsbseq	r0, ip, sp, ror r6
    4b30:	00730070 	rsbseq	r0, r3, r0, ror r0
    4b34:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4b38:	13160001 	tstne	r6, #1
    4b3c:	001b4c9f 	mulseq	fp, pc, ip	; <UNPREDICTABLE>
    4b40:	001be800 	andseq	lr, fp, r0, lsl #16
    4b44:	91001e00 	tstls	r0, r0, lsl #28
    4b48:	91067d94 			; <UNDEFINED> instruction: 0x91067d94
    4b4c:	91067d98 			; <UNDEFINED> instruction: 0x91067d98
    4b50:	94067d9c 	strls	r7, [r6], #-3484	; 0xfffff264
    4b54:	1aff0801 	bne	fffc6b60 <PCB_BASE_APP1+0xbb4c6960>
    4b58:	067d9091 			; <UNDEFINED> instruction: 0x067d9091
    4b5c:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4b60:	13160001 	tstne	r6, #1
    4b64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4b68:	00000000 	andeq	r0, r0, r0
    4b6c:	001b6000 	andseq	r6, fp, r0
    4b70:	001b6800 	andseq	r6, fp, r0, lsl #16
    4b74:	72000600 	andvc	r0, r0, #0, 12
    4b78:	22007500 	andcs	r7, r0, #0, 10
    4b7c:	001b689f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
    4b80:	001b8400 	andseq	r8, fp, r0, lsl #8
    4b84:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4b90:	0000008c 	andeq	r0, r0, ip, lsl #1
    4b94:	000000a7 	andeq	r0, r0, r7, lsr #1
    4b98:	a7500001 	ldrbge	r0, [r0, -r1]
    4b9c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    4ba0:	01000000 	mrseq	r0, (UNDEF: 0)
    4ba4:	00b85400 	adcseq	r5, r8, r0, lsl #8
    4ba8:	00bb0000 	adcseq	r0, fp, r0
    4bac:	00010000 	andeq	r0, r1, r0
    4bb0:	0000bb50 	andeq	fp, r0, r0, asr fp
    4bb4:	0000bc00 	andeq	fp, r0, r0, lsl #24
    4bb8:	f3000400 	vshl.u8	d0, d0, d0
    4bbc:	bc9f5001 	ldclt	0, cr5, [pc], {1}
    4bc0:	cc000000 	stcgt	0, cr0, [r0], {-0}
    4bc4:	01000000 	mrseq	r0, (UNDEF: 0)
    4bc8:	00cc5000 	sbceq	r5, ip, r0
    4bcc:	01300000 	teqeq	r0, r0
    4bd0:	00010000 	andeq	r0, r1, r0
    4bd4:	00013054 	andeq	r3, r1, r4, asr r0
    4bd8:	00013400 	andeq	r3, r1, r0, lsl #8
    4bdc:	f3000400 	vshl.u8	d0, d0, d0
    4be0:	009f5001 	addseq	r5, pc, r1
    4be4:	00000000 	andeq	r0, r0, r0
    4be8:	24000000 	strcs	r0, [r0], #-0
    4bec:	2c000000 	stccs	0, cr0, [r0], {-0}
    4bf0:	01000000 	mrseq	r0, (UNDEF: 0)
    4bf4:	002c5000 	eoreq	r5, ip, r0
    4bf8:	00400000 	subeq	r0, r0, r0
    4bfc:	00040000 	andeq	r0, r4, r0
    4c00:	9f5001f3 	svcls	0x005001f3
	...
    4c10:	00000028 	andeq	r0, r0, r8, lsr #32
    4c14:	28500001 	ldmdacs	r0, {r0}^
    4c18:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4c1c:	04000000 	streq	r0, [r0], #-0
    4c20:	5001f300 	andpl	pc, r1, r0, lsl #6
    4c24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4c30:	00000400 	andeq	r0, r0, r0, lsl #8
    4c34:	51000100 	mrspl	r0, (UNDEF: 16)
    4c38:	00000004 	andeq	r0, r0, r4
    4c3c:	0000000c 	andeq	r0, r0, ip
    4c40:	84710004 	ldrbthi	r0, [r1], #-4
    4c44:	000c9f7c 	andeq	r9, ip, ip, ror pc
    4c48:	00280000 	eoreq	r0, r8, r0
    4c4c:	00040000 	andeq	r0, r4, r0
    4c50:	9f7c8171 	svcls	0x007c8171
    4c54:	00000028 	andeq	r0, r0, r8, lsr #32
    4c58:	0000004c 	andeq	r0, r0, ip, asr #32
    4c5c:	01f30004 	mvnseq	r0, r4
    4c60:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4c6c:	00280000 	eoreq	r0, r8, r0
    4c70:	00010000 	andeq	r0, r1, r0
    4c74:	00002852 	andeq	r2, r0, r2, asr r8
    4c78:	00004c00 	andeq	r4, r0, r0, lsl #24
    4c7c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    4c88:	0000001c 	andeq	r0, r0, ip, lsl r0
    4c8c:	00000028 	andeq	r0, r0, r8, lsr #32
    4c90:	28500001 	ldmdacs	r0, {r0}^
    4c94:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4c98:	01000000 	mrseq	r0, (UNDEF: 0)
    4c9c:	00385400 	eorseq	r5, r8, r0, lsl #8
    4ca0:	003b0000 	eorseq	r0, fp, r0
    4ca4:	00010000 	andeq	r0, r1, r0
    4ca8:	00003b50 	andeq	r3, r0, r0, asr fp
    4cac:	00004400 	andeq	r4, r0, r0, lsl #8
    4cb0:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    4cb4:	00449f7f 	subeq	r9, r4, pc, ror pc
    4cb8:	004c0000 	subeq	r0, ip, r0
    4cbc:	00010000 	andeq	r0, r1, r0
    4cc0:	00000054 	andeq	r0, r0, r4, asr r0
	...
    4ccc:	00001c00 	andeq	r1, r0, r0, lsl #24
    4cd0:	50000100 	andpl	r0, r0, r0, lsl #2
    4cd4:	0000001c 	andeq	r0, r0, ip, lsl r0
    4cd8:	00000030 	andeq	r0, r0, r0, lsr r0
    4cdc:	79710003 	ldmdbvc	r1!, {r0, r1}^
    4ce0:	0000309f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4ce4:	00004c00 	andeq	r4, r0, r0, lsl #24
    4ce8:	f3000400 	vshl.u8	d0, d0, d0
    4cec:	009f5001 	addseq	r5, pc, r1
    4cf0:	00000000 	andeq	r0, r0, r0
    4cf4:	2c000000 	stccs	0, cr0, [r0], {-0}
    4cf8:	44000000 	strmi	r0, [r0], #-0
    4cfc:	01000000 	mrseq	r0, (UNDEF: 0)
    4d00:	00005000 	andeq	r5, r0, r0
    4d04:	00000000 	andeq	r0, r0, r0
    4d08:	070c0000 	streq	r0, [ip, -r0]
    4d0c:	07380000 	ldreq	r0, [r8, -r0]!
    4d10:	00010000 	andeq	r0, r1, r0
    4d14:	00073850 	andeq	r3, r7, r0, asr r8
    4d18:	00079400 	andeq	r9, r7, r0, lsl #8
    4d1c:	f3000400 	vshl.u8	d0, d0, d0
    4d20:	009f5001 	addseq	r5, pc, r1
    4d24:	00000000 	andeq	r0, r0, r0
    4d28:	54000000 	strpl	r0, [r0], #-0
    4d2c:	bf000008 	svclt	0x00000008
    4d30:	01000008 	tsteq	r0, r8
    4d34:	08bf5000 	ldmeq	pc!, {ip, lr}	; <UNPREDICTABLE>
    4d38:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
    4d3c:	00040000 	andeq	r0, r4, r0
    4d40:	9f5001f3 	svcls	0x005001f3
    4d44:	000008c0 	andeq	r0, r0, r0, asr #17
    4d48:	000008c4 	andeq	r0, r0, r4, asr #17
    4d4c:	c4500001 	ldrbgt	r0, [r0], #-1
    4d50:	34000008 	strcc	r0, [r0], #-8
    4d54:	04000009 	streq	r0, [r0], #-9
    4d58:	5001f300 	andpl	pc, r1, r0, lsl #6
    4d5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4d60:	00000000 	andeq	r0, r0, r0
    4d64:	00094000 	andeq	r4, r9, r0
    4d68:	00094400 	andeq	r4, r9, r0, lsl #8
    4d6c:	52000100 	andpl	r0, r0, #0, 2
	...
    4d78:	00000a8c 	andeq	r0, r0, ip, lsl #21
    4d7c:	00000ac0 	andeq	r0, r0, r0, asr #21
    4d80:	c0500001 	subsgt	r0, r0, r1
    4d84:	9c00000a 	stcls	0, cr0, [r0], {10}
    4d88:	0400000b 	streq	r0, [r0], #-11
    4d8c:	5001f300 	andpl	pc, r1, r0, lsl #6
    4d90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4d94:	00000000 	andeq	r0, r0, r0
    4d98:	000a8c00 	andeq	r8, sl, r0, lsl #24
    4d9c:	000b0800 	andeq	r0, fp, r0, lsl #16
    4da0:	51000100 	mrspl	r0, (UNDEF: 16)
    4da4:	00000b08 	andeq	r0, r0, r8, lsl #22
    4da8:	00000b2c 	andeq	r0, r0, ip, lsr #22
    4dac:	01710003 	cmneq	r1, r3
    4db0:	000b689f 	muleq	fp, pc, r8	; <UNPREDICTABLE>
    4db4:	000b6c00 	andeq	r6, fp, r0, lsl #24
    4db8:	51000100 	mrspl	r0, (UNDEF: 16)
    4dbc:	00000b6c 	andeq	r0, r0, ip, ror #22
    4dc0:	00000b70 	andeq	r0, r0, r0, ror fp
    4dc4:	01710003 	cmneq	r1, r3
    4dc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4dcc:	00000000 	andeq	r0, r0, r0
    4dd0:	000a8c00 	andeq	r8, sl, r0, lsl #24
    4dd4:	000aa400 	andeq	sl, sl, r0, lsl #8
    4dd8:	52000100 	andpl	r0, r0, #0, 2
    4ddc:	00000aa4 	andeq	r0, r0, r4, lsr #21
    4de0:	00000b30 	andeq	r0, r0, r0, lsr fp
    4de4:	30530001 	subscc	r0, r3, r1
    4de8:	9c00000b 	stcls	0, cr0, [r0], {11}
    4dec:	0400000b 	streq	r0, [r0], #-11
    4df0:	5201f300 	andpl	pc, r1, #0, 6
    4df4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4df8:	00000000 	andeq	r0, r0, r0
    4dfc:	000a9c00 	andeq	r9, sl, r0, lsl #24
    4e00:	000aa400 	andeq	sl, sl, r0, lsl #8
    4e04:	52000100 	andpl	r0, r0, #0, 2
    4e08:	00000aa4 	andeq	r0, r0, r4, lsr #21
    4e0c:	00000b78 	andeq	r0, r0, r8, ror fp
    4e10:	00530001 	subseq	r0, r3, r1
    4e14:	00000000 	andeq	r0, r0, r0
    4e18:	9c000000 	stcls	0, cr0, [r0], {-0}
    4e1c:	d000000b 	andle	r0, r0, fp
    4e20:	0100000b 	tsteq	r0, fp
    4e24:	0bd05000 	bleq	ff418e2c <PCB_BASE_APP1+0xba918c2c>
    4e28:	0cc00000 	stcleq	0, cr0, [r0], {0}
    4e2c:	00040000 	andeq	r0, r4, r0
    4e30:	9f5001f3 	svcls	0x005001f3
	...
    4e3c:	00000b9c 	muleq	r0, ip, fp
    4e40:	00000c18 	andeq	r0, r0, r8, lsl ip
    4e44:	18510001 	ldmdane	r1, {r0}^
    4e48:	3c00000c 	stccc	0, cr0, [r0], {12}
    4e4c:	0300000c 	movweq	r0, #12
    4e50:	9f017100 	svcls	0x00017100
    4e54:	00000c78 	andeq	r0, r0, r8, ror ip
    4e58:	00000c7c 	andeq	r0, r0, ip, ror ip
    4e5c:	7c510001 	mrrcvc	0, 0, r0, r1, cr1
    4e60:	8000000c 	andhi	r0, r0, ip
    4e64:	0300000c 	movweq	r0, #12
    4e68:	9f017100 	svcls	0x00017100
	...
    4e74:	00000b9c 	muleq	r0, ip, fp
    4e78:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    4e7c:	b4520001 	ldrblt	r0, [r2], #-1
    4e80:	4000000b 	andmi	r0, r0, fp
    4e84:	0100000c 	tsteq	r0, ip
    4e88:	0c405300 	mcrreq	3, 0, r5, r0, cr0
    4e8c:	0cc00000 	stcleq	0, cr0, [r0], {0}
    4e90:	00040000 	andeq	r0, r4, r0
    4e94:	9f5201f3 	svcls	0x005201f3
	...
    4ea0:	00000bac 	andeq	r0, r0, ip, lsr #23
    4ea4:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    4ea8:	b4520001 	ldrblt	r0, [r2], #-1
    4eac:	6c00000b 	stcvs	0, cr0, [r0], {11}
    4eb0:	0100000c 	tsteq	r0, ip
    4eb4:	0c6c5300 	stcleq	3, cr5, [ip], #-0
    4eb8:	0c740000 	ldcleq	0, cr0, [r4], #-0
    4ebc:	00030000 	andeq	r0, r3, r0
    4ec0:	749f7c73 	ldrvc	r7, [pc], #3187	; 4ec8 <SVC_STACK_SIZE+0xec8>
    4ec4:	8800000c 	stmdahi	r0, {r2, r3}
    4ec8:	0100000c 	tsteq	r0, ip
    4ecc:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    4ed8:	001c0000 	andseq	r0, ip, r0
    4edc:	00020000 	andeq	r0, r2, r0
    4ee0:	001c9f30 	andseq	r9, ip, r0, lsr pc
    4ee4:	00340000 	eorseq	r0, r4, r0
    4ee8:	00010000 	andeq	r0, r1, r0
    4eec:	00003454 	andeq	r3, r0, r4, asr r4
    4ef0:	00003f00 	andeq	r3, r0, r0, lsl #30
    4ef4:	51000100 	mrspl	r0, (UNDEF: 16)
    4ef8:	0000003f 	andeq	r0, r0, pc, lsr r0
    4efc:	00000040 	andeq	r0, r0, r0, asr #32
    4f00:	7f740003 	svcvc	0x00740003
    4f04:	0000409f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f08:	00005800 	andeq	r5, r0, r0, lsl #16
    4f0c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    4f1c:	00000014 	andeq	r0, r0, r4, lsl r0
    4f20:	14500001 	ldrbne	r0, [r0], #-1
    4f24:	84000000 	strhi	r0, [r0], #-0
    4f28:	04000000 	streq	r0, [r0], #-0
    4f2c:	5001f300 	andpl	pc, r1, r0, lsl #6
    4f30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f34:	00000000 	andeq	r0, r0, r0
    4f38:	00008400 	andeq	r8, r0, r0, lsl #8
    4f3c:	0000a700 	andeq	sl, r0, r0, lsl #14
    4f40:	50000100 	andpl	r0, r0, r0, lsl #2
    4f44:	000000a7 	andeq	r0, r0, r7, lsr #1
    4f48:	000000a8 	andeq	r0, r0, r8, lsr #1
    4f4c:	01f30004 	mvnseq	r0, r4
    4f50:	00a89f50 	adceq	r9, r8, r0, asr pc
    4f54:	00c00000 	sbceq	r0, r0, r0
    4f58:	00010000 	andeq	r0, r1, r0
    4f5c:	0000c050 	andeq	ip, r0, r0, asr r0
    4f60:	00013c00 	andeq	r3, r1, r0, lsl #24
    4f64:	f3000400 	vshl.u8	d0, d0, d0
    4f68:	009f5001 	addseq	r5, pc, r1
    4f6c:	00000000 	andeq	r0, r0, r0
    4f70:	84000000 	strhi	r0, [r0], #-0
    4f74:	9c000000 	stcls	0, cr0, [r0], {-0}
    4f78:	01000000 	mrseq	r0, (UNDEF: 0)
    4f7c:	009c5100 	addseq	r5, ip, r0, lsl #2
    4f80:	00a80000 	adceq	r0, r8, r0
    4f84:	00040000 	andeq	r0, r4, r0
    4f88:	9f5101f3 	svcls	0x005101f3
    4f8c:	000000a8 	andeq	r0, r0, r8, lsr #1
    4f90:	000000c8 	andeq	r0, r0, r8, asr #1
    4f94:	c8510001 	ldmdagt	r1, {r0}^
    4f98:	3c000000 	stccc	0, cr0, [r0], {-0}
    4f9c:	04000001 	streq	r0, [r0], #-1
    4fa0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4fa4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4fb0:	00000400 	andeq	r0, r0, r0, lsl #8
    4fb4:	50000100 	andpl	r0, r0, r0, lsl #2
    4fb8:	00000004 	andeq	r0, r0, r4
    4fbc:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4fc0:	01f30004 	mvnseq	r0, r4
    4fc4:	00009f50 	andeq	r9, r0, r0, asr pc
    4fc8:	00000000 	andeq	r0, r0, r0
    4fcc:	00840000 	addeq	r0, r4, r0
    4fd0:	00a00000 	adceq	r0, r0, r0
    4fd4:	00080000 	andeq	r0, r8, r0
    4fd8:	04934e90 	ldreq	r4, [r3], #3728	; 0xe90
    4fdc:	04934f90 	ldreq	r4, [r3], #3984	; 0xf90
    4fe0:	000000a0 	andeq	r0, r0, r0, lsr #1
    4fe4:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4fe8:	93f50016 	mvnsls	r0, #22
    4fec:	92f52502 	rscsls	r2, r5, #8388608	; 0x800000
    4ff0:	f41b2502 			; <UNDEFINED> instruction: 0xf41b2502
    4ff4:	00000825 	andeq	r0, r0, r5, lsr #16
    4ff8:	00000000 	andeq	r0, r0, r0
    4ffc:	9f1c3ff0 	svcls	0x001c3ff0
	...
    5008:	00000124 	andeq	r0, r0, r4, lsr #2
    500c:	00000140 	andeq	r0, r0, r0, asr #2
    5010:	40500001 	subsmi	r0, r0, r1
    5014:	64000001 	strvs	r0, [r0], #-1
    5018:	03000001 	movweq	r0, #1
    501c:	9f017000 	svcls	0x00017000
    5020:	00000164 	andeq	r0, r0, r4, ror #2
    5024:	0000016c 	andeq	r0, r0, ip, ror #2
    5028:	74500001 	ldrbvc	r0, [r0], #-1
    502c:	90000001 	andls	r0, r0, r1
    5030:	03000001 	movweq	r0, #1
    5034:	9f017000 	svcls	0x00017000
	...
    5040:	00000140 	andeq	r0, r0, r0, asr #2
    5044:	00000164 	andeq	r0, r0, r4, ror #2
    5048:	645c0001 	ldrbvs	r0, [ip], #-1
    504c:	6c000001 	stcvs	0, cr0, [r0], {1}
    5050:	04000001 	streq	r0, [r0], #-1
    5054:	06207300 	strteq	r7, [r0], -r0, lsl #6
    5058:	0001749f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    505c:	00019000 	andeq	r9, r1, r0
    5060:	5c000100 	stfpls	f0, [r0], {-0}
	...
    506c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    5070:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5074:	d8910004 	ldmle	r1, {r2}
    5078:	01d09f7d 	bicseq	r9, r0, sp, ror pc
    507c:	01d80000 	bicseq	r0, r8, r0
    5080:	00010000 	andeq	r0, r1, r0
    5084:	0001d85c 	andeq	sp, r1, ip, asr r8
    5088:	0001fc00 	andeq	pc, r1, r0, lsl #24
    508c:	7c000300 	stcvc	3, cr0, [r0], {-0}
    5090:	01fc9f01 	mvnseq	r9, r1, lsl #30
    5094:	02040000 	andeq	r0, r4, #0
    5098:	00010000 	andeq	r0, r1, r0
    509c:	00020c5c 	andeq	r0, r2, ip, asr ip
    50a0:	00022800 	andeq	r2, r2, r0, lsl #16
    50a4:	7c000300 	stcvc	3, cr0, [r0], {-0}
    50a8:	00009f01 	andeq	r9, r0, r1, lsl #30
    50ac:	00000000 	andeq	r0, r0, r0
    50b0:	01d80000 	bicseq	r0, r8, r0
    50b4:	01fc0000 	mvnseq	r0, r0
    50b8:	00010000 	andeq	r0, r1, r0
    50bc:	0001fc50 	andeq	pc, r1, r0, asr ip	; <UNPREDICTABLE>
    50c0:	00020400 	andeq	r0, r2, r0, lsl #8
    50c4:	73000400 	movwvc	r0, #1024	; 0x400
    50c8:	0c9f0620 	ldceq	6, cr0, [pc], {32}
    50cc:	28000002 	stmdacs	r0, {r1}
    50d0:	01000002 	tsteq	r0, r2
    50d4:	00005000 	andeq	r5, r0, r0
    50d8:	00000000 	andeq	r0, r0, r0
    50dc:	026c0000 	rsbeq	r0, ip, #0
    50e0:	02940000 	addseq	r0, r4, #0
    50e4:	00010000 	andeq	r0, r1, r0
    50e8:	00029450 	andeq	r9, r2, r0, asr r4
    50ec:	0002e000 	andeq	lr, r2, r0
    50f0:	56000100 	strpl	r0, [r0], -r0, lsl #2
    50f4:	000002e0 	andeq	r0, r0, r0, ror #5
    50f8:	00000338 	andeq	r0, r0, r8, lsr r3
    50fc:	01f30004 	mvnseq	r0, r4
    5100:	00009f50 	andeq	r9, r0, r0, asr pc
    5104:	00000000 	andeq	r0, r0, r0
    5108:	026c0000 	rsbeq	r0, ip, #0
    510c:	02980000 	addseq	r0, r8, #0
    5110:	00010000 	andeq	r0, r1, r0
    5114:	00029851 	andeq	r9, r2, r1, asr r8
    5118:	00030000 	andeq	r0, r3, r0
    511c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5120:	00000300 	andeq	r0, r0, r0, lsl #6
    5124:	00000304 	andeq	r0, r0, r4, lsl #6
    5128:	01f30004 	mvnseq	r0, r4
    512c:	03049f51 	movweq	r9, #20305	; 0x4f51
    5130:	03340000 	teqeq	r4, #0
    5134:	00010000 	andeq	r0, r1, r0
    5138:	00033455 	andeq	r3, r3, r5, asr r4
    513c:	00033800 	andeq	r3, r3, r0, lsl #16
    5140:	f3000400 	vshl.u8	d0, d0, d0
    5144:	009f5101 	addseq	r5, pc, r1, lsl #2
    5148:	00000000 	andeq	r0, r0, r0
    514c:	6c000000 	stcvs	0, cr0, [r0], {-0}
    5150:	af000002 	svcge	0x00000002
    5154:	01000002 	tsteq	r0, r2
    5158:	02af5200 	adceq	r5, pc, #0, 4
    515c:	02d00000 	sbcseq	r0, r0, #0
    5160:	00010000 	andeq	r0, r1, r0
    5164:	0002d057 	andeq	sp, r2, r7, asr r0
    5168:	00033800 	andeq	r3, r3, r0, lsl #16
    516c:	f3000400 	vshl.u8	d0, d0, d0
    5170:	009f5201 	addseq	r5, pc, r1, lsl #4
    5174:	00000000 	andeq	r0, r0, r0
    5178:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    517c:	58000003 	stmdapl	r0, {r0, r1}
    5180:	01000003 	tsteq	r0, r3
    5184:	03585000 	cmpeq	r8, #0
    5188:	03dc0000 	bicseq	r0, ip, #0
    518c:	00010000 	andeq	r0, r1, r0
    5190:	0003dc55 	andeq	sp, r3, r5, asr ip
    5194:	0003e400 	andeq	lr, r3, r0, lsl #8
    5198:	75000300 	strvc	r0, [r0, #-768]	; 0xfffffd00
    519c:	03e49f01 	mvneq	r9, #1, 30
    51a0:	04300000 	ldrteq	r0, [r0], #-0
    51a4:	00010000 	andeq	r0, r1, r0
    51a8:	00000055 	andeq	r0, r0, r5, asr r0
    51ac:	00000000 	andeq	r0, r0, r0
    51b0:	00034c00 	andeq	r4, r3, r0, lsl #24
    51b4:	00035800 	andeq	r5, r3, r0, lsl #16
    51b8:	50000100 	andpl	r0, r0, r0, lsl #2
    51bc:	00000358 	andeq	r0, r0, r8, asr r3
    51c0:	00000430 	andeq	r0, r0, r0, lsr r4
    51c4:	00560001 	subseq	r0, r6, r1
    51c8:	00000000 	andeq	r0, r0, r0
    51cc:	3c000000 	stccc	0, cr0, [r0], {-0}
    51d0:	44000004 	strmi	r0, [r0], #-4
    51d4:	03000004 	movweq	r0, #4
    51d8:	9f447b00 	svcls	0x00447b00
    51dc:	00000444 	andeq	r0, r0, r4, asr #8
    51e0:	00000530 	andeq	r0, r0, r0, lsr r5
    51e4:	30560001 	subscc	r0, r6, r1
    51e8:	40000005 	andmi	r0, r0, r5
    51ec:	03000005 	movweq	r0, #5
    51f0:	9f457b00 	svcls	0x00457b00
    51f4:	00000540 	andeq	r0, r0, r0, asr #10
    51f8:	0000062c 	andeq	r0, r0, ip, lsr #12
    51fc:	00560001 	subseq	r0, r6, r1
    5200:	00000000 	andeq	r0, r0, r0
    5204:	3c000000 	stccc	0, cr0, [r0], {-0}
    5208:	4c000004 	stcmi	0, cr0, [r0], {4}
    520c:	02000005 	andeq	r0, r0, #5
    5210:	4c9f3a00 	vldmiami	pc, {s6-s5}
    5214:	74000005 	strvc	r0, [r0], #-5
    5218:	01000005 	tsteq	r0, r5
    521c:	05745700 	ldrbeq	r5, [r4, #-1792]!	; 0xfffff900
    5220:	05780000 	ldrbeq	r0, [r8, #-0]!
    5224:	00020000 	andeq	r0, r2, r0
    5228:	05e89f40 	strbeq	r9, [r8, #3904]!	; 0xf40
    522c:	06080000 	streq	r0, [r8], -r0
    5230:	00010000 	andeq	r0, r1, r0
    5234:	00060857 	andeq	r0, r6, r7, asr r8
    5238:	00062400 	andeq	r2, r6, r0, lsl #8
    523c:	3a000200 	bcc	5a44 <SVC_STACK_SIZE+0x1a44>
    5240:	0006249f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    5244:	00062c00 	andeq	r2, r6, r0, lsl #24
    5248:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    5254:	0000043c 	andeq	r0, r0, ip, lsr r4
    5258:	00000530 	andeq	r0, r0, r0, lsr r5
    525c:	9f300002 	svcls	0x00300002
    5260:	00000530 	andeq	r0, r0, r0, lsr r5
    5264:	00000540 	andeq	r0, r0, r0, asr #10
    5268:	9f310002 	svcls	0x00310002
    526c:	00000540 	andeq	r0, r0, r0, asr #10
    5270:	0000062c 	andeq	r0, r0, ip, lsr #12
    5274:	00540001 	subseq	r0, r4, r1
    5278:	00000000 	andeq	r0, r0, r0
    527c:	3c000000 	stccc	0, cr0, [r0], {-0}
    5280:	9c000004 	stcls	0, cr0, [r0], {4}
    5284:	02000005 	andeq	r0, r0, #5
    5288:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    528c:	b4000005 	strlt	r0, [r0], #-5
    5290:	01000005 	tsteq	r0, r5
    5294:	05c85c00 	strbeq	r5, [r8, #3072]	; 0xc00
    5298:	05d40000 	ldrbeq	r0, [r4]
    529c:	00010000 	andeq	r0, r1, r0
    52a0:	0005e85c 	andeq	lr, r5, ip, asr r8
    52a4:	0005f800 	andeq	pc, r5, r0, lsl #16
    52a8:	30000200 	andcc	r0, r0, r0, lsl #4
    52ac:	0005f89f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    52b0:	00060000 	andeq	r0, r6, r0
    52b4:	50000100 	andpl	r0, r0, r0, lsl #2
    52b8:	00000608 	andeq	r0, r0, r8, lsl #12
    52bc:	0000062c 	andeq	r0, r0, ip, lsr #12
    52c0:	9f300002 	svcls	0x00300002
	...
    52cc:	00000560 	andeq	r0, r0, r0, ror #10
    52d0:	00000578 	andeq	r0, r0, r8, ror r5
    52d4:	78500001 	ldmdavc	r0, {r0}^
    52d8:	88000005 	stmdahi	r0, {r0, r2}
    52dc:	01000005 	tsteq	r0, r5
    52e0:	06245500 	strteq	r5, [r4], -r0, lsl #10
    52e4:	06280000 	strteq	r0, [r8], -r0
    52e8:	00010000 	andeq	r0, r1, r0
    52ec:	00062850 	andeq	r2, r6, r0, asr r8
    52f0:	00062c00 	andeq	r2, r6, r0, lsl #24
    52f4:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    5300:	00000578 	andeq	r0, r0, r8, ror r5
    5304:	00000588 	andeq	r0, r0, r8, lsl #11
    5308:	9f300002 	svcls	0x00300002
    530c:	0000059c 	muleq	r0, ip, r5
    5310:	000005d4 	ldrdeq	r0, [r0], -r4
    5314:	00530001 	subseq	r0, r3, r1
    5318:	00000000 	andeq	r0, r0, r0
    531c:	3c000000 	stccc	0, cr0, [r0], {-0}
    5320:	44000004 	strmi	r0, [r0], #-4
    5324:	03000004 	movweq	r0, #4
    5328:	9f447b00 	svcls	0x00447b00
    532c:	00000444 	andeq	r0, r0, r4, asr #8
    5330:	00000454 	andeq	r0, r0, r4, asr r4
    5334:	54560001 	ldrbpl	r0, [r6], #-1
    5338:	d8000004 	stmdale	r0, {r2}
    533c:	01000004 	tsteq	r0, r4
    5340:	04d85500 	ldrbeq	r5, [r8], #1280	; 0x500
    5344:	04e00000 	strbteq	r0, [r0], #0
    5348:	00030000 	andeq	r0, r3, r0
    534c:	e09f0175 	adds	r0, pc, r5, ror r1	; <UNPREDICTABLE>
    5350:	60000004 	andvs	r0, r0, r4
    5354:	01000005 	tsteq	r0, r5
    5358:	06085500 	streq	r5, [r8], -r0, lsl #10
    535c:	06240000 	strteq	r0, [r4], -r0
    5360:	00010000 	andeq	r0, r1, r0
    5364:	00000055 	andeq	r0, r0, r5, asr r0
    5368:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	40000194 	mulmi	r0, r4, r1
  14:	000003e0 	andeq	r0, r0, r0, ror #7
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	062a0002 	strteq	r0, [sl], -r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	40000574 	andmi	r0, r0, r4, ror r5
  34:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	070d0002 	streq	r0, [sp, -r2]
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	4000059c 	mulmi	r0, ip, r5
  54:	000000bc 	strheq	r0, [r0], -ip
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	093b0002 	ldmdbeq	fp!, {r1}
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	40000658 	andmi	r0, r0, r8, asr r6
  74:	00001844 	andeq	r1, r0, r4, asr #16
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	1f600002 	svcne	0x00600002
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	40001e9c 	mulmi	r0, ip, lr
  94:	00000280 	andeq	r0, r0, r0, lsl #5
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	22f00002 	rscscs	r0, r0, #2
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	4000211c 	andmi	r2, r0, ip, lsl r1
  b4:	00001c34 	andeq	r1, r0, r4, lsr ip
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	392b0002 	stmdbcc	fp!, {r1}
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40003d50 	andmi	r3, r0, r0, asr sp
  d4:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	3b6f0002 	blcc	1bc00f4 <STACK_SIZE+0x13c00f4>
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	40003e84 	andmi	r3, r0, r4, lsl #29
  f4:	00000040 	andeq	r0, r0, r0, asr #32
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	3c460002 	mcrrcc	0, 0, r0, r6, cr2
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	40003ec4 	andmi	r3, r0, r4, asr #29
 114:	00000140 	andeq	r0, r0, r0, asr #2
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	40890002 	addmi	r0, r9, r2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	40004004 	andmi	r4, r0, r4
 134:	000000b4 	strheq	r0, [r0], -r4
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	41fb0002 	mvnsmi	r0, r2
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	400040b8 	strhmi	r4, [r0], -r8
 154:	00000cc0 	andeq	r0, r0, r0, asr #25
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	488e0002 	stmmi	lr, {r1}
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	40004d78 	andmi	r4, r0, r8, ror sp
 174:	0000005c 	andeq	r0, r0, ip, asr r0
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	499e0002 	ldmibmi	lr, {r1}
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	40004dd4 	ldrdmi	r4, [r0], -r4	; <UNPREDICTABLE>
 194:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	4b3a0002 	blmi	e801b4 <STACK_SIZE+0x6801b4>
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	40004f10 	andmi	r4, r0, r0, lsl pc
 1b4:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	511b0002 	tstpl	fp, r2
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	40005540 	andmi	r5, r0, r0, asr #10
 1d4:	00000178 	andeq	r0, r0, r8, ror r1
	...
 1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e4:	51800002 	orrpl	r0, r0, r2
 1e8:	00040000 	andeq	r0, r4, r0
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	400056b8 			; <UNDEFINED> instruction: 0x400056b8
 1f4:	0000053c 	andeq	r0, r0, ip, lsr r5
	...
 200:	0000001c 	andeq	r0, r0, ip, lsl r0
 204:	51de0002 	bicspl	r0, lr, r2
 208:	00040000 	andeq	r0, r4, r0
 20c:	00000000 	andeq	r0, r0, r0
 210:	40000000 	andmi	r0, r0, r0
 214:	00000194 	muleq	r0, r4, r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	000000d5 	ldrdeq	r0, [r0], -r5
       4:	00460002 	subeq	r0, r6, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	00010000 	andeq	r0, r1, r0
      1c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
      20:	6f697470 	svcvs	0x00697470
      24:	00632e6e 	rsbeq	r2, r3, lr, ror #28
      28:	64000000 	strvs	r0, [r0], #-0
      2c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
      30:	72645f65 	rsbvc	r5, r4, #404	; 0x194
      34:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
      38:	0000682e 	andeq	r6, r0, lr, lsr #16
      3c:	70610000 	rsbvc	r0, r1, r0
      40:	65735f70 	ldrbvs	r5, [r3, #-3952]!	; 0xfffff090
      44:	63697672 	cmnvs	r9, #119537664	; 0x7200000
      48:	00682e65 	rsbeq	r2, r8, r5, ror #28
      4c:	00000000 	andeq	r0, r0, r0
      50:	94020500 	strls	r0, [r2], #-1280	; 0xfffffb00
      54:	03400001 	movteq	r0, #1
      58:	670101b8 			; <UNDEFINED> instruction: 0x670101b8
      5c:	034b2f2d 	movteq	r2, #48941	; 0xbf2d
      60:	2ba18209 	blcs	fe86088c <PCB_BASE_APP1+0xb9d6068c>
      64:	004c6715 	subeq	r6, ip, r5, lsl r7
      68:	06010402 	streq	r0, [r1], -r2, lsl #8
      6c:	9f680666 	svcls	0x00680666
      70:	2f2d4b2d 	svccs	0x002d4b2d
      74:	9f453332 	svcls	0x00453332
      78:	2fbcbbbb 	svccs	0x00bcbbbb
      7c:	65678567 	strbvs	r8, [r7, #-1383]!	; 0xfffffa99
      80:	2c312b32 	ldccs	11, cr2, [r1], #-200	; 0xffffff38
      84:	83682f30 	cmnhi	r8, #48, 30	; 0xc0
      88:	2b4c6785 	blcs	1319ea4 <STACK_SIZE+0xb19ea4>
      8c:	30302c31 	eorscc	r2, r0, r1, lsr ip
      90:	67856767 	strvs	r6, [r5, r7, ror #14]
      94:	2c312b4c 	ldccs	11, cr2, [r1], #-304	; 0xfffffed0
      98:	67673030 			; <UNDEFINED> instruction: 0x67673030
      9c:	827e8f03 	rsbshi	r8, lr, #3, 30
      a0:	2f2f6583 	svccs	0x002f6583
      a4:	692b69a3 	stmdbvs	fp!, {r0, r1, r5, r7, r8, fp, sp, lr}
      a8:	2a519f67 	bcs	1467e4c <STACK_SIZE+0xc67e4c>
      ac:	bf342a30 	svclt	0x00342a30
      b0:	4d2b4d4d 	stcmi	13, cr4, [fp, #-308]!	; 0xfffffecc
      b4:	9f4b312b 	svcls	0x004b312b
      b8:	312f2a4f 	teqcc	pc, pc, asr #20
      bc:	2f4983a3 	svccs	0x004983a3
      c0:	0349834b 	movteq	r8, #37707	; 0x934b
      c4:	672e01c9 	strvs	r0, [lr, -r9, asr #3]!
      c8:	302d2d2f 	eorcc	r2, sp, pc, lsr #26
      cc:	692f672d 	stmdbvs	pc!, {r0, r2, r3, r5, r8, r9, sl, sp, lr}	; <UNPREDICTABLE>
      d0:	304b4b9f 	umaalcc	r4, fp, pc, fp	; <UNPREDICTABLE>
      d4:	01000802 	tsteq	r0, r2, lsl #16
      d8:	00006101 	andeq	r6, r0, r1, lsl #2
      dc:	4b000200 	blmi	8e4 <ABORT_STACK_SIZE+0x4e4>
      e0:	02000000 	andeq	r0, r0, #0
      e4:	0d0efb01 	vstreq	d15, [lr, #-4]
      e8:	01010100 	mrseq	r0, (UNDEF: 17)
      ec:	00000001 	andeq	r0, r0, r1
      f0:	01000001 	tsteq	r0, r1
      f4:	70706100 	rsbsvc	r6, r0, r0, lsl #2
      f8:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
      fc:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; ffffff34 <PCB_BASE_APP1+0xbb4ffd34>
     100:	2e72656c 	cdpcs	5, 7, cr6, cr2, cr12, {3}
     104:	00000063 	andeq	r0, r0, r3, rrx
     108:	70706100 	rsbsvc	r6, r0, r0, lsl #2
     10c:	7265735f 	rsbvc	r7, r5, #2080374785	; 0x7c000001
     110:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     114:	0000682e 	andeq	r6, r0, lr, lsr #16
     118:	65640000 	strbvs	r0, [r4, #-0]!
     11c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     120:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
     124:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     128:	00000068 	andeq	r0, r0, r8, rrx
     12c:	05000000 	streq	r0, [r0, #-0]
     130:	00057402 	andeq	r7, r5, r2, lsl #8
     134:	4b691840 	blmi	1a4623c <STACK_SIZE+0x124623c>
     138:	00040269 	andeq	r0, r4, r9, ror #4
     13c:	006d0101 	rsbeq	r0, sp, r1, lsl #2
     140:	00020000 	andeq	r0, r2, r0
     144:	00000041 	andeq	r0, r0, r1, asr #32
     148:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     14c:	0101000d 	tsteq	r1, sp
     150:	00000101 	andeq	r0, r0, r1, lsl #2
     154:	00000100 	andeq	r0, r0, r0, lsl #2
     158:	70610001 	rsbvc	r0, r1, r1
     15c:	65735f70 	ldrbvs	r5, [r3, #-3952]!	; 0xfffff090
     160:	63697672 	cmnvs	r9, #119537664	; 0x7200000
     164:	00632e65 	rsbeq	r2, r3, r5, ror #28
     168:	64000000 	strvs	r0, [r0], #-0
     16c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     170:	72645f65 	rsbvc	r5, r4, #404	; 0x194
     174:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
     178:	0000682e 	andeq	r6, r0, lr, lsr #16
     17c:	70630000 	rsbvc	r0, r3, r0
     180:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
     184:	00000000 	andeq	r0, r0, r0
     188:	02050000 	andeq	r0, r5, #0
     18c:	4000059c 	mulmi	r0, ip, r5
     190:	16011003 	strne	r1, [r1], -r3
     194:	3246322a 	subcc	r3, r6, #-1610612734	; 0xa0000002
     198:	4d4d322a 	sfmmi	f3, 2, [sp, #-168]	; 0xffffff58
     19c:	67312b69 	ldrvs	r2, [r1, -r9, ror #22]!
     1a0:	31bb5908 			; <UNDEFINED> instruction: 0x31bb5908
     1a4:	4d4b134d 	stclmi	3, cr1, [fp, #-308]	; 0xfffffecc
     1a8:	02026913 	andeq	r6, r2, #311296	; 0x4c000
     1ac:	85010100 	strhi	r0, [r1, #-256]	; 0xffffff00
     1b0:	02000002 	andeq	r0, r0, #2
     1b4:	00002700 	andeq	r2, r0, r0, lsl #14
     1b8:	fb010200 	blx	409c2 <IRQ_STACK_SIZE+0x389c2>
     1bc:	01000d0e 	tsteq	r0, lr, lsl #26
     1c0:	00010101 	andeq	r0, r1, r1, lsl #2
     1c4:	00010000 	andeq	r0, r1, r0
     1c8:	63000100 	movwvs	r0, #256	; 0x100
     1cc:	2e353170 	mrccs	1, 1, r3, cr5, cr0, {3}
     1d0:	00000063 	andeq	r0, r0, r3, rrx
     1d4:	31706300 	cmncc	r0, r0, lsl #6
     1d8:	00682e35 	rsbeq	r2, r8, r5, lsr lr
     1dc:	00000000 	andeq	r0, r0, r0
     1e0:	58020500 	stmdapl	r2, {r8, sl}
     1e4:	03400006 	movteq	r0, #6
     1e8:	030102c1 	movweq	r0, #4801	; 0x12c1
     1ec:	039e7edb 	orrseq	r7, lr, #3504	; 0xdb0
     1f0:	012e01a5 	smulwbeq	lr, r5, r1
     1f4:	f27edd03 	vsub.f<illegal width 64>	d29, d14, d3
     1f8:	a0105a02 	andsge	r5, r0, r2, lsl #20
     1fc:	4c106202 	lfmmi	f6, 4, [r0], {2}
     200:	6e028480 	cfcvt32svs	mvf8, mvfx2
     204:	bc804c10 	stclt	12, cr4, [r0], {16}
     208:	80024cb8 			; <UNDEFINED> instruction: 0x80024cb8
     20c:	024c1001 	subeq	r1, ip, #1
     210:	081002f6 	ldmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     214:	10640292 	mlsne	r4, r2, r2, r0
     218:	be03804c 	cdplt	0, 0, cr8, cr3, cr12, {2}
     21c:	4b672e01 	blmi	19cba28 <STACK_SIZE+0x11cba28>
     220:	7dab0349 	stcvc	3, cr0, [fp, #292]!	; 0x124
     224:	db31662e 	blle	c59ae4 <STACK_SIZE+0x459ae4>
     228:	7a03a031 	bvc	e82f4 <IRQ_STACK_SIZE+0xe02f4>
     22c:	0383322e 	orreq	r3, r3, #-536870910	; 0xe0000002
     230:	474b6679 	smlsldxmi	r6, fp, r9, r6
     234:	664a0d03 	strbvs	r0, [sl], -r3, lsl #26
     238:	db2e7303 	blle	b9ce4c <STACK_SIZE+0x39ce4c>
     23c:	03358331 	teqeq	r5, #-1006632960	; 0xc4000000
     240:	2d674a38 	vstmdbcs	r7!, {s9-s64}
     244:	7fbb032f 	svcvc	0x00bb032f
     248:	4849494a 	stmdami	r9, {r1, r3, r6, r8, fp, lr}^
     24c:	664a1503 	strbvs	r1, [sl], -r3, lsl #10
     250:	db2e6b03 	blle	b9ae64 <STACK_SIZE+0x39ae64>
     254:	0f038331 	svceq	0x00038331
     258:	00c4032e 	sbceq	r0, r4, lr, lsr #6
     25c:	2f2d674a 	svccs	0x002d674a
     260:	4a7fa703 	bmi	1fe9e74 <STACK_SIZE+0x17e9e74>
     264:	03484949 	movteq	r4, #35145	; 0x8949
     268:	03664a1d 	cmneq	r6, #118784	; 0x1d000
     26c:	31db2e63 	bicscc	r2, fp, r3, ror #28
     270:	2e170383 	cdpcs	3, 1, cr0, cr7, cr3, {4}
     274:	4a00d603 	bmi	35a88 <IRQ_STACK_SIZE+0x2da88>
     278:	032f2d67 	teqeq	pc, #6592	; 0x19c0
     27c:	494a7f8d 	stmdbmi	sl, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr}^
     280:	25034849 	strcs	r4, [r3, #-2121]	; 0xfffff7b7
     284:	302c304a 	eorcc	r3, ip, sl, asr #32
     288:	bb83302c 	bllt	fe0cc340 <PCB_BASE_APP1+0xb95cc140>
     28c:	499e0903 	ldmibmi	lr, {r0, r1, r8, fp}
     290:	86316732 			; <UNDEFINED> instruction: 0x86316732
     294:	67133546 	ldrvs	r3, [r3, -r6, asr #10]
     298:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     29c:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     2a0:	2f2d6713 	svccs	0x002d6713
     2a4:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     2a8:	01040200 	mrseq	r0, R12_usr
     2ac:	134e9f2f 	movtne	r9, #61231	; 0xef2f
     2b0:	02002d67 	andeq	r2, r0, #6592	; 0x19c0
     2b4:	9f2f0104 	svcls	0x002f0104
     2b8:	2d67134e 	stclcs	3, cr1, [r7, #-312]!	; 0xfffffec8
     2bc:	83134e2f 	tsthi	r3, #752	; 0x2f0
     2c0:	134e2f2d 	movtne	r2, #61229	; 0xef2d
     2c4:	02002d83 	andeq	r2, r0, #8384	; 0x20c0
     2c8:	9f2f0104 	svcls	0x002f0104
     2cc:	2d67134e 	stclcs	3, cr1, [r7, #-312]!	; 0xfffffec8
     2d0:	01040200 	mrseq	r0, R12_usr
     2d4:	134e9f2f 	movtne	r9, #61231	; 0xef2f
     2d8:	4e2f2d67 	cdpmi	13, 2, cr2, cr15, cr7, {3}
     2dc:	2f2d8313 	svccs	0x002d8313
     2e0:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     2e4:	01040200 	mrseq	r0, R12_usr
     2e8:	1a4e9f2f 	bne	13a7fac <STACK_SIZE+0xba7fac>
     2ec:	032d322b 	teqeq	sp, #-1342177278	; 0xb0000002
     2f0:	09032e78 	stmdbeq	r3, {r3, r4, r5, r6, r9, sl, fp, sp}
     2f4:	31312a2e 	teqcc	r1, lr, lsr #20
     2f8:	02040200 	andeq	r0, r4, #0, 4
     2fc:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     300:	02002c02 	andeq	r2, r0, #512	; 0x200
     304:	004c0204 	subeq	r0, ip, r4, lsl #4
     308:	48020402 	stmdami	r2, {r1, sl}
     30c:	31695032 	cmncc	r9, r2, lsr r0
     310:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     314:	02004601 	andeq	r4, r0, #1048576	; 0x100000
     318:	0a030204 	beq	c0b30 <IRQ_STACK_SIZE+0xb8b30>
     31c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     320:	02002c02 	andeq	r2, r0, #512	; 0x200
     324:	00300204 	eorseq	r0, r0, r4, lsl #4
     328:	2c020402 	cfstrscs	mvf0, [r2], {2}
     32c:	8b036e48 	blhi	dbc54 <IRQ_STACK_SIZE+0xd3c54>
     330:	03312e7f 	teqeq	r1, #2032	; 0x7f0
     334:	2d679e36 	stclcs	14, cr9, [r7, #-216]!	; 0xffffff28
     338:	3d039f2f 	stccc	15, cr9, [r3, #-188]	; 0xffffff44
     33c:	302f2f2e 	eorcc	r2, pc, lr, lsr #30
     340:	3249302f 	subcc	r3, r9, #47	; 0x2f
     344:	2e7a0388 	cdpcs	3, 7, cr0, cr10, cr8, {4}
     348:	02002f15 	andeq	r2, r0, #21, 30	; 0x54
     34c:	00460104 	subeq	r0, r6, r4, lsl #2
     350:	03020402 	movweq	r0, #9218	; 0x2402
     354:	02002e0a 	andeq	r2, r0, #10, 28	; 0xa0
     358:	002c0204 	eoreq	r0, ip, r4, lsl #4
     35c:	30020402 	andcc	r0, r2, r2, lsl #8
     360:	02040200 	andeq	r0, r4, #0, 4
     364:	036e482c 	cmneq	lr, #44, 16	; 0x2c0000
     368:	312e7ef0 	strdcc	r7, [lr, -r0]!
     36c:	679e3603 	ldrvs	r3, [lr, r3, lsl #12]
     370:	039f2f2d 	orrseq	r2, pc, #45, 30	; 0xb4
     374:	2f2e00d8 	svccs	0x002e00d8
     378:	4a48032f 	bmi	120103c <STACK_SIZE+0xa0103c>
     37c:	032e3803 	teqeq	lr, #196608	; 0x30000
     380:	5202f24a 	andpl	pc, r2, #-1610612732	; 0xa0000004
     384:	84644c10 	strbthi	r4, [r4], #-3088	; 0xfffff3f0
     388:	4c106202 	lfmmi	f6, 4, [r0], {2}
     38c:	6e028480 	cfcvt32svs	mvf8, mvfx2
     390:	bc804c10 	stclt	12, cr4, [r0], {16}
     394:	80024cb8 			; <UNDEFINED> instruction: 0x80024cb8
     398:	024c1001 	subeq	r1, ip, #1
     39c:	081002f6 	ldmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     3a0:	10640292 	mlsne	r4, r2, r2, r0
     3a4:	a003804c 	andge	r8, r3, ip, asr #32
     3a8:	03672e01 	cmneq	r7, #1, 28
     3ac:	2f667f9b 	svccs	0x00667f9b
     3b0:	3249302f 	subcc	r3, r9, #47	; 0x2f
     3b4:	2f2b3269 	svccs	0x002b3269
     3b8:	01040200 	mrseq	r0, R12_usr
     3bc:	04020045 	streq	r0, [r2], #-69	; 0xffffffbb
     3c0:	2e0b0302 	cdpcs	3, 0, cr0, cr11, cr2, {0}
     3c4:	02040200 	andeq	r0, r4, #0, 4
     3c8:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     3cc:	02003002 	andeq	r3, r0, #2
     3d0:	482c0204 	stmdami	ip!, {r2, r9}
     3d4:	7ed1036e 	cdpvc	3, 13, cr0, cr1, cr14, {3}
     3d8:	b003312e 	andlt	r3, r3, lr, lsr #2
     3dc:	2fa39e01 	svccs	0x00a39e01
     3e0:	b4033030 	strlt	r3, [r3], #-48	; 0xffffffd0
     3e4:	bbbb2e7e 	bllt	feecbde4 <PCB_BASE_APP1+0xba3cbbe4>
     3e8:	01c403a6 	biceq	r0, r4, r6, lsr #7
     3ec:	49302f2e 	ldmdbmi	r0!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}
     3f0:	2c316932 	ldccs	9, cr6, [r1], #-200	; 0xffffff38
     3f4:	01040200 	mrseq	r0, R12_usr
     3f8:	04020046 	streq	r0, [r2], #-70	; 0xffffffba
     3fc:	2e0a0302 	cdpcs	3, 0, cr0, cr10, cr2, {0}
     400:	02040200 	andeq	r0, r4, #0, 4
     404:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     408:	02003002 	andeq	r3, r0, #2
     40c:	482c0204 	stmdami	ip!, {r2, r9}
     410:	7ead036e 	cdpvc	3, 10, cr0, cr13, cr14, {3}
     414:	3603312e 	strcc	r3, [r3], -lr, lsr #2
     418:	2f2d679e 	svccs	0x002d679e
     41c:	019b039f 			; <UNDEFINED> instruction: 0x019b039f
     420:	302f2f2e 	eorcc	r2, pc, lr, lsr #30
     424:	7e950330 	mrcvc	3, 4, r0, cr5, cr0, {1}
     428:	a6bbbb2e 	ldrtge	fp, [fp], lr, lsr #22
     42c:	2e01e303 	cdpcs	3, 0, cr14, cr1, cr3, {0}
     430:	0249302f 	subeq	r3, r9, #47	; 0x2f
     434:	01010002 	tsteq	r1, r2
     438:	00000071 	andeq	r0, r0, r1, ror r0
     43c:	001c0002 	andseq	r0, ip, r2
     440:	01020000 	mrseq	r0, (UNDEF: 2)
     444:	000d0efb 	strdeq	r0, [sp], -fp
     448:	01010101 	tsteq	r1, r1, lsl #2
     44c:	01000000 	mrseq	r0, (UNDEF: 0)
     450:	00010000 	andeq	r0, r1, r0
     454:	2e636967 	cdpcs	9, 6, cr6, cr3, cr7, {3}
     458:	00000063 	andeq	r0, r0, r3, rrx
     45c:	05000000 	streq	r0, [r0, #-0]
     460:	001e9c02 	andseq	r9, lr, r2, lsl #24
     464:	01150340 	tsteq	r5, r0, asr #6
     468:	a213be13 	andsge	fp, r3, #304	; 0x130
     46c:	3013be13 	andscc	fp, r3, r3, lsl lr
     470:	1c08342c 	cfstrsne	mvf3, [r8], {44}	; 0x2c
     474:	13d60903 	bicsne	r0, r6, #49152	; 0xc000
     478:	08342c30 	ldmdaeq	r4!, {r4, r5, sl, fp, sp}
     47c:	d609031c 			; <UNDEFINED> instruction: 0xd609031c
     480:	2c312d13 	ldccs	13, cr2, [r1], #-76	; 0xffffffb4
     484:	033e0834 	teqeq	lr, #52, 16	; 0x340000
     488:	ce084a7a 	mcrgt	10, 0, r4, cr8, cr10, {3}
     48c:	312d134d 	teqcc	sp, sp, asr #6
     490:	5a08342c 	bpl	20d548 <IRQ_STACK_SIZE+0x205548>
     494:	084a7a03 	stmdaeq	sl, {r0, r1, r9, fp, ip, sp, lr}^
     498:	30134dea 	andscc	r4, r3, sl, ror #27
     49c:	03ee342c 	mvneq	r3, #44, 8	; 0x2c000000
     4a0:	9f13d609 	svcls	0x0013d609
     4a4:	13be134d 			; <UNDEFINED> instruction: 0x13be134d
     4a8:	01000c02 	tsteq	r0, r2, lsl #24
     4ac:	00075701 	andeq	r5, r7, r1, lsl #14
     4b0:	00000200 	andeq	r0, r0, r0, lsl #4
     4b4:	02000001 	andeq	r0, r0, #1
     4b8:	0d0efb01 	vstreq	d15, [lr, #-4]
     4bc:	01010100 	mrseq	r0, (UNDEF: 17)
     4c0:	00000001 	andeq	r0, r0, r1
     4c4:	01000001 	tsteq	r0, r1
     4c8:	435c3a43 	cmpmi	ip, #274432	; 0x43000
     4cc:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
     4d0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     4d4:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
     4d8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     4dc:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     4e0:	2b2b4720 	blcs	ad2168 <STACK_SIZE+0x2d2168>
     4e4:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
     4e8:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
     4ec:	63672f62 	cmnvs	r7, #392	; 0x188
     4f0:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
     4f4:	6f6e2d6d 	svcvs	0x006e2d6d
     4f8:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     4fc:	2f696261 	svccs	0x00696261
     500:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
     504:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
     508:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     50c:	3a430065 	bcc	10c06a8 <STACK_SIZE+0x8c06a8>
     510:	646f435c 	strbtvs	r4, [pc], #-860	; 518 <ABORT_STACK_SIZE+0x118>
     514:	756f5365 	strbvc	r5, [pc, #-869]!	; 1b7 <NOINT+0xf7>
     518:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     51c:	6f535c79 	svcvs	0x00535c79
     520:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     524:	47207972 			; <UNDEFINED> instruction: 0x47207972
     528:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     52c:	2f657469 	svccs	0x00657469
     530:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     534:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     538:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     53c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     540:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     544:	67000065 	strvs	r0, [r0, -r5, rrx]
     548:	68706172 	ldmdavs	r0!, {r1, r4, r5, r6, r8, sp, lr}^
     54c:	2e736369 	cdpcs	3, 7, cr6, cr3, cr9, {3}
     550:	00000063 	andeq	r0, r0, r3, rrx
     554:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     558:	2e677261 	cdpcs	2, 6, cr7, cr7, cr1, {3}
     55c:	00010068 	andeq	r0, r1, r8, rrx
     560:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
     564:	5f656369 	svcpl	0x00656369
     568:	76697244 	strbtvc	r7, [r9], -r4, asr #4
     56c:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
     570:	00000000 	andeq	r0, r0, r0
     574:	38474e45 	stmdacc	r7, {r0, r2, r6, r9, sl, fp, lr}^
     578:	2e363158 	mrccs	1, 1, r3, cr6, cr8, {2}
     57c:	00000048 	andeq	r0, r0, r8, asr #32
     580:	4e414800 	cdpmi	8, 4, cr4, cr1, cr0, {0}
     584:	31583631 	cmpcc	r8, r1, lsr r6
     588:	00482e36 	subeq	r2, r8, r6, lsr lr
     58c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     590:	41544e41 	cmpmi	r4, r1, asr #28
     594:	2e454c42 	cdpcs	12, 4, cr4, cr5, cr2, {2}
     598:	00000048 	andeq	r0, r0, r8, asr #32
     59c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     5a0:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     5a4:	00000200 	andeq	r0, r0, r0, lsl #4
     5a8:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
     5ac:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
     5b0:	00003e6e 	andeq	r3, r0, lr, ror #28
     5b4:	00000000 	andeq	r0, r0, r0
     5b8:	211c0205 	tstcs	ip, r5, lsl #4
     5bc:	91034000 	mrsls	r4, (UNDEF: 3)
     5c0:	03340104 	teqeq	r4, #4, 2
     5c4:	2f4f2e7a 	svccs	0x004f2e7a
     5c8:	032e7a03 	teqeq	lr, #12288	; 0x3000
     5cc:	032e7ecf 	teqeq	lr, #3312	; 0xcf0
     5d0:	032e01b1 	teqeq	lr, #1073741868	; 0x4000002c
     5d4:	03017ecf 	movweq	r7, #7887	; 0x1ecf
     5d8:	9d2e01b7 	stflss	f0, [lr, #-732]!	; 0xfffffd24
     5dc:	7ec9032f 	cdpvc	3, 12, cr0, cr9, cr15, {1}
     5e0:	4a3d032e 	bmi	f412a0 <STACK_SIZE+0x7412a0>
     5e4:	9e00fa03 	vmlals.f32	s30, s0, s6
     5e8:	667f8603 	ldrbtvs	r8, [pc], -r3, lsl #12
     5ec:	6600fa03 	strvs	pc, [r0], -r3, lsl #20
     5f0:	9e7fa003 	cdpls	0, 7, cr10, cr15, cr3, {0}
     5f4:	314b2d69 	cmpcc	fp, r9, ror #26
     5f8:	4a7f9803 	bmi	1fe660c <STACK_SIZE+0x17e660c>
     5fc:	4a00e803 	bmi	3a610 <IRQ_STACK_SIZE+0x32610>
     600:	2e7f9f03 	cdpcs	15, 7, cr9, cr15, cr3, {0}
     604:	4f2e7903 	svcmi	0x002e7903
     608:	03362f2d 	teqeq	r6, #45, 30	; 0xb4
     60c:	332b2e76 	teqcc	fp, #1888	; 0x760
     610:	032e0c03 	teqeq	lr, #768	; 0x300
     614:	4b302e74 	blmi	c0bfec <STACK_SIZE+0x40bfec>
     618:	302c322f 	eorcc	r3, ip, pc, lsr #4
     61c:	492d2f2d 	pushmi	{r0, r2, r3, r5, r8, r9, sl, fp, sp}
     620:	302c304e 	eorcc	r3, ip, lr, asr #32
     624:	0903a132 	stmdbeq	r3, {r1, r4, r5, r8, sp, pc}
     628:	03013e02 	movweq	r3, #7682	; 0x1e02
     62c:	46027ead 	strmi	r7, [r2], -sp, lsr #29
     630:	01e00301 	mvneq	r0, r1, lsl #6
     634:	7ea0032e 	cdpvc	3, 10, cr0, cr0, cr14, {1}
     638:	01e00366 	mvneq	r0, r6, ror #6
     63c:	7ea0032e 	cdpvc	3, 10, cr0, cr0, cr14, {1}
     640:	01e0034a 	mvneq	r0, sl, asr #6
     644:	4a09032e 	bmi	241304 <IRQ_STACK_SIZE+0x239304>
     648:	032e7703 	teqeq	lr, #786432	; 0xc0000
     64c:	75032e09 	strvc	r2, [r3, #-3593]	; 0xfffff1f7
     650:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
     654:	03667503 	cmneq	r6, #12582912	; 0xc00000
     658:	97034a0b 	strls	r4, [r3, -fp, lsl #20]
     65c:	de034a7e 	mcrle	10, 0, r4, cr3, cr14, {3}
     660:	02920201 	addseq	r0, r2, #268435456	; 0x10000000
     664:	3e036401 	cdpcc	4, 0, cr6, cr3, cr1, {0}
     668:	780330d6 	stmdavc	r3, {r1, r2, r4, r6, r7, ip, sp}
     66c:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
     670:	00e3034a 	rsceq	r0, r3, sl, asr #6
     674:	7f83034a 	svcvc	0x0083034a
     678:	7e86034a 	cdpvc	3, 8, cr0, cr6, cr10, {2}
     67c:	03015202 	movweq	r5, #4610	; 0x1202
     680:	032e0284 	teqeq	lr, #132, 4	; 0x40000008
     684:	032e7dfc 	teqeq	lr, #252, 26	; 0x3f00
     688:	032e0284 	teqeq	lr, #132, 4	; 0x40000008
     68c:	032e7dfc 	teqeq	lr, #252, 26	; 0x3f00
     690:	032e0284 	teqeq	lr, #132, 4	; 0x40000008
     694:	032e7dfc 	teqeq	lr, #252, 26	; 0x3f00
     698:	482e0284 	stmdami	lr!, {r2, r7, r9}
     69c:	7dfc0330 	ldclvc	3, cr0, [ip, #192]!	; 0xc0
     6a0:	0282032e 	addeq	r0, r2, #-1207959552	; 0xb8000000
     6a4:	2c017c02 	stccs	12, cr7, [r1], {2}
     6a8:	039e2103 	orrseq	r2, lr, #-1073741824	; 0xc0000000
     6ac:	0b032e75 	bleq	cc088 <IRQ_STACK_SIZE+0xc4088>
     6b0:	7fb1032e 	svcvc	0x00b1032e
     6b4:	4f324666 	svcmi	0x00324666
     6b8:	2a940864 	bcs	fe502850 <PCB_BASE_APP1+0xb9a02650>
     6bc:	be8c0832 	mcrlt	8, 4, r0, cr12, cr2, {1}
     6c0:	d67dbe03 	ldrbtle	fp, [sp], -r3, lsl #28
     6c4:	132e0903 	teqne	lr, #49152	; 0xc000
     6c8:	2e7a036c 	cdpcs	3, 7, cr0, cr10, cr12, {3}
     6cc:	0067834c 	rsbeq	r8, r7, ip, asr #6
     6d0:	84010402 	strhi	r0, [r1], #-1026	; 0xfffffbfe
     6d4:	7503869f 	strvc	r8, [r3, #-1695]	; 0xfffff961
     6d8:	2e0b0301 	cdpcs	3, 0, cr0, cr11, cr1, {0}
     6dc:	342e7503 	strtcc	r7, [lr], #-1283	; 0xfffffafd
     6e0:	682e7a03 	stmdavs	lr!, {r0, r1, r9, fp, ip, sp, lr}
     6e4:	9f846783 	svcls	0x00846783
     6e8:	2c2f2f35 	stccs	15, cr2, [pc], #-212	; 61c <ABORT_STACK_SIZE+0x21c>
     6ec:	364a7903 	strbcc	r7, [sl], -r3, lsl #18
     6f0:	2e77032f 	cdpcs	3, 7, cr0, cr7, cr15, {1}
     6f4:	2e0b0335 	mcrcs	3, 0, r0, cr11, cr5, {1}
     6f8:	032e7503 	teqeq	lr, #12582912	; 0xc00000
     6fc:	6f032e12 	svcvs	0x00032e12
     700:	2e11032e 	cdpcs	3, 1, cr0, cr1, cr14, {1}
     704:	032e6f03 	teqeq	lr, #3, 30
     708:	6e032e13 	mcrvs	14, 0, r2, cr3, cr3, {0}
     70c:	2e17032e 	cdpcs	3, 1, cr0, cr7, cr14, {1}
     710:	032e6903 	teqeq	lr, #49152	; 0xc000
     714:	69032e18 	stmdbvs	r3, {r3, r4, r9, sl, fp, sp}
     718:	2e18032e 	cdpcs	3, 1, cr0, cr8, cr14, {1}
     71c:	4b2e7903 	blmi	b9eb30 <STACK_SIZE+0x39eb30>
     720:	032f2f32 	teqeq	pc, #50, 30	; 0xc8
     724:	83a02e68 	movhi	r2, #104, 28	; 0x680
     728:	83698383 	cmnhi	r9, #201326594	; 0xc000002
     72c:	2f688569 	svccs	0x00688569
     730:	2f302f2f 	svccs	0x00302f2f
     734:	83312f2f 	teqhi	r1, #47, 30	; 0xbc
     738:	67678469 	strbvs	r8, [r7, -r9, ror #8]!
     73c:	2a6a334d 	bcs	1a8d478 <STACK_SIZE+0x128d478>
     740:	82770332 	rsbshi	r0, r7, #-939524096	; 0xc8000000
     744:	32293333 	eorcc	r3, r9, #-872415232	; 0xcc000000
     748:	342b3246 	strtcc	r3, [fp], #-582	; 0xfffffdba
     74c:	322e7903 	eorcc	r7, lr, #49152	; 0xc000
     750:	2d2a322b 	sfmcs	f3, 4, [sl, #-172]!	; 0xffffff54
     754:	08312f2f 	ldmdaeq	r1!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     758:	09033092 	stmdbeq	r3, {r1, r4, r7, ip, sp}
     75c:	2c842c9e 	stccs	12, cr2, [r4], {158}	; 0x9e
     760:	2d306468 	cfldrscs	mvf6, [r0, #-416]!	; 0xfffffe60
     764:	4b2d2c31 	blmi	b4b830 <STACK_SIZE+0x34b830>
     768:	2c303430 	cfldrscs	mvf3, [r0], #-192	; 0xffffff40
     76c:	034b4b84 	movteq	r4, #48004	; 0xbb84
     770:	034c666d 	movteq	r6, #50797	; 0xc66d
     774:	03679e09 	cmneq	r7, #9, 28	; 0x90
     778:	2d13820a 	lfmcs	f0, 1, [r3, #-40]	; 0xffffffd8
     77c:	134df32f 	movtne	pc, #54063	; 0xd32f	; <UNPREDICTABLE>
     780:	13312108 	teqne	r1, #8, 2
     784:	2b154dd7 	blcs	553ee8 <IRQ_STACK_SIZE+0x54bee8>
     788:	00220831 	eoreq	r0, r2, r1, lsr r8
     78c:	06010402 	streq	r0, [r1], -r2, lsl #8
     790:	03064a2e 	movweq	r4, #27182	; 0x6a2e
     794:	13034a6d 	movwne	r4, #14957	; 0x3a6d
     798:	4a6d034a 	bmi	1b414c8 <STACK_SIZE+0x13414c8>
     79c:	b84a1303 	stmdalt	sl, {r0, r1, r8, r9, ip}^
     7a0:	2b154d89 	blcs	553dcc <IRQ_STACK_SIZE+0x54bdcc>
     7a4:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
     7a8:	063e0801 	ldrteq	r0, [lr], -r1, lsl #16
     7ac:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     7b0:	60030602 	andvs	r0, r3, r2, lsl #12
     7b4:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     7b8:	4a200302 	bmi	8013c8 <STACK_SIZE+0x13c8>
     7bc:	02040200 	andeq	r0, r4, #0, 4
     7c0:	004a6003 	subeq	r6, sl, r3
     7c4:	03020402 	movweq	r0, #9218	; 0x2402
     7c8:	89b84a20 	ldmibhi	r8!, {r5, r9, fp, lr}
     7cc:	6a4b134d 	bvs	12c5508 <STACK_SIZE+0xac5508>
     7d0:	2b322d4b 	blcs	c8bd04 <STACK_SIZE+0x48bd04>
     7d4:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
     7d8:	6606bc01 	strvs	fp, [r6], -r1, lsl #24
     7dc:	02040200 	andeq	r0, r4, #0, 4
     7e0:	824c0306 	subhi	r0, ip, #402653184	; 0x18000000
     7e4:	02040200 	andeq	r0, r4, #0, 4
     7e8:	004a3603 	subeq	r3, sl, r3, lsl #12
     7ec:	2c020402 	cfstrscs	mvf0, [r2], {2}
     7f0:	02040200 	andeq	r0, r4, #0, 4
     7f4:	00664c03 	rsbeq	r4, r6, r3, lsl #24
     7f8:	03020402 	movweq	r0, #9218	; 0x2402
     7fc:	a548ba34 	strbge	fp, [r8, #-2612]	; 0xfffff5cc
     800:	00314a69 	eorseq	r4, r1, r9, ror #20
     804:	f4010402 	vst3.8	{d0-d2}, [r1], r2
     808:	02006606 	andeq	r6, r0, #6291456	; 0x600000
     80c:	03060204 	movweq	r0, #25092	; 0x6204
     810:	004a7fbf 	strheq	r7, [sl], #-255	; 0xffffff01
     814:	03020402 	movweq	r0, #9218	; 0x2402
     818:	002e00c3 	eoreq	r0, lr, r3, asr #1
     81c:	03020402 	movweq	r0, #9218	; 0x2402
     820:	002e7fbd 	strhteq	r7, [lr], -sp
     824:	03020402 	movweq	r0, #9218	; 0x2402
     828:	009e00c1 	addseq	r0, lr, r1, asr #1
     82c:	03020402 	movweq	r0, #9218	; 0x2402
     830:	002e7fbf 	strhteq	r7, [lr], -pc
     834:	03020402 	movweq	r0, #9218	; 0x2402
     838:	804a00c1 	subhi	r0, sl, r1, asr #1
     83c:	bc136951 	ldclt	9, cr6, [r3], {81}	; 0x51
     840:	154e312c 	strbne	r3, [lr, #-300]	; 0xfffffed4
     844:	4d86302c 	stcmi	0, cr3, [r6, #176]	; 0xb0
     848:	9f2f01a2 	svcls	0x002f01a2
     84c:	039f1331 	orrseq	r1, pc, #-1006632960	; 0xc4000000
     850:	15038211 	strne	r8, [r3, #-529]	; 0xfffffdef
     854:	2e79039e 	mrccs	3, 3, r0, cr9, cr14, {4}
     858:	2e790335 	mrccs	3, 3, r0, cr9, cr5, {1}
     85c:	2b314d2b 	blcs	c53d10 <STACK_SIZE+0x453d10>
     860:	2e6f0331 	mcrcs	3, 3, r0, cr15, cr1, {1}
     864:	4d2e0b03 	fstmdbxmi	lr!, {d0}	;@ Deprecated
     868:	4a7a034d 	bmi	1e815a4 <STACK_SIZE+0x16815a4>
     86c:	2e7a0334 	mrccs	3, 3, r0, cr10, cr4, {1}
     870:	032a3531 	teqeq	sl, #205520896	; 0xc400000
     874:	2c362e7a 	ldccs	14, cr2, [r6], #-488	; 0xfffffe18
     878:	362e7a03 	strtcc	r7, [lr], -r3, lsl #20
     87c:	48302c4c 	ldmdami	r0!, {r2, r3, r6, sl, fp, sp}
     880:	02003030 	andeq	r3, r0, #48	; 0x30
     884:	06840104 	streq	r0, [r4], r4, lsl #2
     888:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     88c:	f0030602 			; <UNDEFINED> instruction: 0xf0030602
     890:	0200827e 	andeq	r8, r0, #-536870905	; 0xe0000007
     894:	92030204 	andls	r0, r3, #4, 4	; 0x40000000
     898:	02004a01 	andeq	r4, r0, #4096	; 0x1000
     89c:	002c0204 	eoreq	r0, ip, r4, lsl #4
     8a0:	30020402 	andcc	r0, r2, r2, lsl #8
     8a4:	02040200 	andeq	r0, r4, #0, 4
     8a8:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     8ac:	7ef00302 	cdpvc	3, 15, cr0, cr0, cr2, {0}
     8b0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     8b4:	01940302 	orrseq	r0, r4, r2, lsl #6
     8b8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     8bc:	7eec0302 	cdpvc	3, 14, cr0, cr12, cr2, {0}
     8c0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     8c4:	01920302 	orrseq	r0, r2, r2, lsl #6
     8c8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     8cc:	7eee0302 	cdpvc	3, 14, cr0, cr14, cr2, {0}
     8d0:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     8d4:	01920302 	orrseq	r0, r2, r2, lsl #6
     8d8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     8dc:	7eee0302 	cdpvc	3, 14, cr0, cr14, cr2, {0}
     8e0:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     8e4:	01920302 	orrseq	r0, r2, r2, lsl #6
     8e8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     8ec:	7eee0302 	cdpvc	3, 14, cr0, cr14, cr2, {0}
     8f0:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     8f4:	01930302 	orrseq	r0, r3, r2, lsl #6
     8f8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     8fc:	7eed0302 	cdpvc	3, 14, cr0, cr13, cr2, {0}
     900:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     904:	01900302 	orrseq	r0, r0, r2, lsl #6
     908:	7803882e 	stmdavc	r3, {r1, r2, r3, r5, fp, pc}
     90c:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
     910:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
     914:	4a4a1503 	bmi	1285d28 <STACK_SIZE+0xa85d28>
     918:	292e0a03 	stmdbcs	lr!, {r0, r1, r9, fp}
     91c:	2b314f29 	blcs	c545c8 <STACK_SIZE+0x4545c8>
     920:	2e770332 	mrccs	3, 3, r0, cr7, cr2, {1}
     924:	2e0b0333 	mcrcs	3, 0, r0, cr11, cr3, {1}
     928:	032e7a03 	teqeq	lr, #12288	; 0x3000
     92c:	0a032e76 	beq	cc30c <IRQ_STACK_SIZE+0xc430c>
     930:	7a03342e 	bvc	cd9f0 <IRQ_STACK_SIZE+0xc59f0>
     934:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
     938:	2f4b514f 	svccs	0x004b514f
     93c:	2d302c32 	ldccs	12, cr2, [r0, #-200]!	; 0xffffff38
     940:	2d2f2c2f 	stccs	12, cr2, [pc, #-188]!	; 88c <ABORT_STACK_SIZE+0x48c>
     944:	324c312f 	subcc	r3, ip, #-1073741813	; 0xc000000b
     948:	c1463246 	cmpgt	r6, r6, asr #4
     94c:	5c021603 	stcpl	6, cr1, [r2], {3}
     950:	0200d701 	andeq	sp, r0, #262144	; 0x40000
     954:	06d80104 	ldrbeq	r0, [r8], r4, lsl #2
     958:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     95c:	9d030602 	stcls	6, cr0, [r3, #-8]
     960:	0200667e 	andeq	r6, r0, #132120576	; 0x7e00000
     964:	e5030204 	str	r0, [r3, #-516]	; 0xfffffdfc
     968:	02002e01 	andeq	r2, r0, #1, 28
     96c:	002c0204 	eoreq	r0, ip, r4, lsl #4
     970:	03020402 	movweq	r0, #9218	; 0x2402
     974:	004a7e9d 	umaaleq	r7, sl, sp, lr
     978:	03020402 	movweq	r0, #9218	; 0x2402
     97c:	002e01e3 	eoreq	r0, lr, r3, ror #3
     980:	03020402 	movweq	r0, #9218	; 0x2402
     984:	004a7e9d 	umaaleq	r7, sl, sp, lr
     988:	03020402 	movweq	r0, #9218	; 0x2402
     98c:	2c9e01e3 	ldfcss	f0, [lr], {227}	; 0xe3
     990:	020083de 	andeq	r8, r0, #2013265923	; 0x78000003
     994:	3e080104 	adfcce	f0, f0, f4
     998:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     99c:	03060204 	movweq	r0, #25092	; 0x6204
     9a0:	00667e94 	mlseq	r6, r4, lr, r7
     9a4:	03020402 	movweq	r0, #9218	; 0x2402
     9a8:	002e01ee 	eoreq	r0, lr, lr, ror #3
     9ac:	2c020402 	cfstrscs	mvf0, [r2], {2}
     9b0:	02040200 	andeq	r0, r4, #0, 4
     9b4:	4a7e9403 	bmi	1fa59c8 <STACK_SIZE+0x17a59c8>
     9b8:	02040200 	andeq	r0, r4, #0, 4
     9bc:	2e01ec03 	cdpcs	12, 0, cr14, cr1, cr3, {0}
     9c0:	02040200 	andeq	r0, r4, #0, 4
     9c4:	4a7e9403 	bmi	1fa59d8 <STACK_SIZE+0x17a59d8>
     9c8:	02040200 	andeq	r0, r4, #0, 4
     9cc:	9e01ec03 	cdpls	12, 0, cr14, cr1, cr3, {0}
     9d0:	ba74032c 	blt	1d01688 <STACK_SIZE+0x1501688>
     9d4:	f21703b8 	vcge.s16	d0, d23, d24
     9d8:	32665b03 	rsbcc	r5, r6, #3072	; 0xc00
     9dc:	03463246 	movteq	r3, #25158	; 0x6246
     9e0:	08648209 	stmdaeq	r4!, {r0, r3, r9, pc}^
     9e4:	46daee78 			; <UNDEFINED> instruction: 0x46daee78
     9e8:	d61d036a 	ldrle	r0, [sp], -sl, ror #6
     9ec:	4e62324a 	cdpmi	2, 6, cr3, cr2, cr10, {2}
     9f0:	86464e46 	strbhi	r4, [r6], -r6, asr #28
     9f4:	020e037e 	andeq	r0, lr, #-134217727	; 0xf8000001
     9f8:	00f3012c 	rscseq	r0, r3, ip, lsr #2
     9fc:	a0010402 	andge	r0, r1, r2, lsl #8
     a00:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     a04:	03060204 	movweq	r0, #25092	; 0x6204
     a08:	00667df9 	strdeq	r7, [r6], #-217	; 0xffffff27	; <UNPREDICTABLE>
     a0c:	03020402 	movweq	r0, #9218	; 0x2402
     a10:	002e0289 	eoreq	r0, lr, r9, lsl #5
     a14:	2c020402 	cfstrscs	mvf0, [r2], {2}
     a18:	02040200 	andeq	r0, r4, #0, 4
     a1c:	4a7df903 	bmi	1f7ee30 <STACK_SIZE+0x177ee30>
     a20:	02040200 	andeq	r0, r4, #0, 4
     a24:	2e028703 	cdpcs	7, 0, cr8, cr2, cr3, {0}
     a28:	02040200 	andeq	r0, r4, #0, 4
     a2c:	4a7df903 	bmi	1f7ee40 <STACK_SIZE+0x177ee40>
     a30:	02040200 	andeq	r0, r4, #0, 4
     a34:	9e028703 	cdpls	7, 0, cr8, cr2, cr3, {0}
     a38:	039c9b2c 	orrseq	r9, ip, #44, 22	; 0xb000
     a3c:	ba699e0e 	blt	1a6827c <STACK_SIZE+0x126827c>
     a40:	33820b03 	orrcc	r0, r2, #3072	; 0xc00
     a44:	032e7003 	teqeq	lr, #3
     a48:	034f2e0b 	movteq	r2, #65035	; 0xfe0b
     a4c:	17032e59 	smlsdne	r3, r9, lr, r2
     a50:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
     a54:	00821703 	addeq	r1, r2, r3, lsl #14
     a58:	4d010402 	cfstrsmi	mvf0, [r1, #-8]
     a5c:	314b2d69 	cmpcc	fp, r9, ror #26
     a60:	2d2d2f4b 	stccs	15, cr2, [sp, #-300]!	; 0xfffffed4
     a64:	2f2d2f2f 	svccs	0x002d2f2f
     a68:	79032f2c 	stmdbvc	r3, {r2, r3, r5, r8, r9, sl, fp, sp}
     a6c:	66100382 	ldrvs	r0, [r0], -r2, lsl #7
     a70:	03825603 	orreq	r5, r2, #3145728	; 0x300000
     a74:	013c020a 	teqeq	ip, sl, lsl #4
     a78:	f903a0f3 			; <UNDEFINED> instruction: 0xf903a0f3
     a7c:	89039e7d 	stmdbhi	r3, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, pc}
     a80:	032c2e02 	teqeq	ip, #2, 28
     a84:	034a7df9 	movteq	r7, #44537	; 0xadf9
     a88:	032e0287 	teqeq	lr, #1879048200	; 0x70000008
     a8c:	034a7df9 	movteq	r7, #44537	; 0xadf9
     a90:	2c9e0287 	lfmcs	f0, 4, [lr], {135}	; 0x87
     a94:	21039c9b 			; <UNDEFINED> instruction: 0x21039c9b
     a98:	8275039e 	rsbshi	r0, r5, #2013265922	; 0x78000002
     a9c:	164a1103 	strbne	r1, [sl], -r3, lsl #2
     aa0:	820f032a 	andhi	r0, pc, #-1476395008	; 0xa8000000
     aa4:	032e7103 	teqeq	lr, #-1073741824	; 0xc0000000
     aa8:	02002e0f 	andeq	r2, r0, #15, 28	; 0xf0
     aac:	0d030104 	stfeqs	f0, [r3, #-16]
     ab0:	004a06d6 	ldrdeq	r0, [sl], #-102	; 0xffffff9a
     ab4:	06020402 	streq	r0, [r2], -r2, lsl #8
     ab8:	2e7dbd03 	cdpcs	13, 7, cr11, cr13, cr3, {0}
     abc:	02040200 	andeq	r0, r4, #0, 4
     ac0:	9e02c303 	cdpls	3, 0, cr12, cr2, cr3, {0}
     ac4:	02040200 	andeq	r0, r4, #0, 4
     ac8:	4a7dbd03 	bmi	1f6fedc <STACK_SIZE+0x176fedc>
     acc:	02040200 	andeq	r0, r4, #0, 4
     ad0:	4a02c303 	bmi	b16e4 <IRQ_STACK_SIZE+0xa96e4>
     ad4:	144d6d2c 	strbne	r6, [sp], #-3372	; 0xfffff2d4
     ad8:	4b65302c 	blmi	194cb90 <STACK_SIZE+0x114cb90>
     adc:	4a7e9303 	bmi	1fa56f0 <STACK_SIZE+0x17a56f0>
     ae0:	ba01ec03 	blt	7baf4 <IRQ_STACK_SIZE+0x73af4>
     ae4:	4a7e9403 	bmi	1fa5af8 <STACK_SIZE+0x17a5af8>
     ae8:	2e01f003 	cdpcs	0, 0, cr15, cr1, cr3, {0}
     aec:	667e9003 	ldrbtvs	r9, [lr], -r3
     af0:	6601f003 	strvs	pc, [r1], -r3
     af4:	85661003 	strbhi	r1, [r6, #-3]!
     af8:	0384309c 	orreq	r3, r4, #156	; 0x9c
     afc:	032e7d9b 	teqeq	lr, #9920	; 0x26c0
     b00:	032e02e6 	teqeq	lr, #1610612750	; 0x6000000e
     b04:	032e7d9a 	teqeq	lr, #9856	; 0x2680
     b08:	032e02e5 	teqeq	lr, #1342177294	; 0x5000000e
     b0c:	032e7d9b 	teqeq	lr, #9920	; 0x26c0
     b10:	2c2e02e5 	sfmcs	f0, 4, [lr], #-916	; 0xfffffc6c
     b14:	2e7d9d03 	cdpcs	13, 7, cr9, cr13, cr3, {0}
     b18:	2e02e303 	cdpcs	3, 0, cr14, cr2, cr3, {0}
     b1c:	99033030 	stmdbls	r3, {r4, r5, ip, sp}
     b20:	e3032e7d 	movw	r2, #15997	; 0x3e7d
     b24:	9d036602 	stcls	6, cr6, [r3, #-8]
     b28:	e9032e7d 	stmdb	r3, {r0, r2, r3, r4, r5, r6, r9, sl, fp, sp}
     b2c:	97032e02 	strls	r2, [r3, -r2, lsl #28]
     b30:	e9032e7d 	stmdb	r3, {r0, r2, r3, r4, r5, r6, r9, sl, fp, sp}
     b34:	97034a02 	strls	r4, [r3, -r2, lsl #20]
     b38:	e9034a7d 	stmdb	r3, {r0, r2, r3, r4, r5, r6, r9, fp, lr}
     b3c:	97032e02 	strls	r2, [r3, -r2, lsl #28]
     b40:	eb032e7d 	bl	cc53c <IRQ_STACK_SIZE+0xc453c>
     b44:	f5036602 			; <UNDEFINED> instruction: 0xf5036602
     b48:	f5034a7d 			; <UNDEFINED> instruction: 0xf5034a7d
     b4c:	a0808201 	addge	r8, r0, r1, lsl #4
     b50:	312b4c2c 	teqcc	fp, ip, lsr #24
     b54:	7da90330 	stcvc	3, cr0, [r9, #192]!	; 0xc0
     b58:	02d8032e 	sbcseq	r0, r8, #-1207959552	; 0xb8000000
     b5c:	a9032d4a 	stmdbge	r3, {r1, r3, r6, r8, sl, fp, sp}
     b60:	d7032e7d 	smlsdxle	r3, sp, lr, r2
     b64:	03302e02 	teqeq	r0, #2, 28
     b68:	032e7da7 	teqeq	lr, #10688	; 0x29c0
     b6c:	2c2e02d7 	sfmcs	f0, 4, [lr], #-860	; 0xfffffca4
     b70:	2e7dab03 	vaddcs.f64	d26, d13, d3
     b74:	2e02d503 	cfsh32cs	mvfx13, mvfx2, #3
     b78:	2e7dab03 	vaddcs.f64	d26, d13, d3
     b7c:	4a02d503 	bmi	b5f90 <IRQ_STACK_SIZE+0xadf90>
     b80:	03040200 	movweq	r0, #16896	; 0x4200
     b84:	4a7e8b03 	bmi	1fa3798 <STACK_SIZE+0x17a3798>
     b88:	03040200 	movweq	r0, #16896	; 0x4200
     b8c:	2e028003 	cdpcs	0, 0, cr8, cr2, cr3, {0}
     b90:	864a0f03 	strbhi	r0, [sl], -r3, lsl #30
     b94:	2d6b2e2a 	stclcs	14, cr2, [fp, #-168]!	; 0xffffff58
     b98:	2e7f8703 	cdpcs	7, 7, cr8, cr15, cr3, {0}
     b9c:	4a00f503 	bmi	3dfb0 <IRQ_STACK_SIZE+0x35fb0>
     ba0:	7fa8034f 	svcvc	0x00a8034f
     ba4:	2e5e0382 	cdpcs	3, 5, cr0, cr14, cr2, {4}
     ba8:	2e00f503 	cfsh32cs	mvfx15, mvfx0, #3
     bac:	7fad034f 	svcvc	0x00ad034f
     bb0:	0333292e 	teqeq	r3, #753664	; 0xb8000
     bb4:	2d699e73 	stclcs	14, cr9, [r9, #-460]!	; 0xfffffe34
     bb8:	2f4b314b 	svccs	0x004b314b
     bbc:	2f2f2d2d 	svccs	0x002f2d2d
     bc0:	032d832d 	teqeq	sp, #-1275068416	; 0xb4000000
     bc4:	e3032e79 	movw	r2, #15993	; 0x3e79
     bc8:	83036600 	movwhi	r6, #13824	; 0x3600
     bcc:	0a034a7f 	beq	d35d0 <IRQ_STACK_SIZE+0xcb5d0>
     bd0:	f3014202 	vhsub.u8	d4, d1, d2
     bd4:	7df903a0 	ldclvc	3, cr0, [r9, #640]!	; 0x280
     bd8:	0289039e 	addeq	r0, r9, #2013265922	; 0x78000002
     bdc:	f9032c2e 			; <UNDEFINED> instruction: 0xf9032c2e
     be0:	87034a7d 	smlsdxhi	r3, sp, sl, r4
     be4:	f9032e02 			; <UNDEFINED> instruction: 0xf9032e02
     be8:	87034a7d 	smlsdxhi	r3, sp, sl, r4
     bec:	9b2c9e02 	blls	b283fc <STACK_SIZE+0x3283fc>
     bf0:	9e21039c 	mcrls	3, 1, r0, cr1, cr12, {4}
     bf4:	03827503 	orreq	r7, r2, #12582912	; 0xc00000
     bf8:	304a00e3 	subcc	r0, sl, r3, ror #1
     bfc:	4c2c302c 	stcmi	0, cr3, [ip], #-176	; 0xffffff50
     c00:	02f31464 	rscseq	r1, r3, #100, 8	; 0x64000000
     c04:	01010004 	tsteq	r1, r4
     c08:	00000079 	andeq	r0, r0, r9, ror r0
     c0c:	002f0002 	eoreq	r0, pc, r2
     c10:	01020000 	mrseq	r0, (UNDEF: 2)
     c14:	000d0efb 	strdeq	r0, [sp], -fp
     c18:	01010101 	tsteq	r1, r1, lsl #2
     c1c:	01000000 	mrseq	r0, (UNDEF: 0)
     c20:	00010000 	andeq	r0, r1, r0
     c24:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
     c28:	00000063 	andeq	r0, r0, r3, rrx
     c2c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     c30:	5f656369 	svcpl	0x00656369
     c34:	76697264 	strbtvc	r7, [r9], -r4, ror #4
     c38:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
     c3c:	00000000 	andeq	r0, r0, r0
     c40:	02050000 	andeq	r0, r5, #0
     c44:	40003d50 	andmi	r3, r0, r0, asr sp
     c48:	13a21319 			; <UNDEFINED> instruction: 0x13a21319
     c4c:	00134d67 	andseq	r4, r3, r7, ror #26
     c50:	06010402 	streq	r0, [r1], -r2, lsl #8
     c54:	3183062e 	orrcc	r0, r3, lr, lsr #12
     c58:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
     c5c:	062e0601 	strteq	r0, [lr], -r1, lsl #12
     c60:	831331a0 	tsthi	r3, #160, 2	; 0x28
     c64:	2d4ba268 	sfmcs	f2, 3, [fp, #-416]	; 0xfffffe60
     c68:	2e0f032f 	cdpcs	3, 0, cr0, cr15, cr15, {1}
     c6c:	03484c4b 	movteq	r4, #35915	; 0x8c4b
     c70:	2c692e72 	stclcs	14, cr2, [r9], #-456	; 0xfffffe38
     c74:	2f4c4830 	svccs	0x004c4830
     c78:	67838467 	strvs	r8, [r3, r7, ror #8]
     c7c:	4a79036d 	bmi	1e41a38 <STACK_SIZE+0x1641a38>
     c80:	01000202 	tsteq	r0, r2, lsl #4
     c84:	00003301 	andeq	r3, r0, r1, lsl #6
     c88:	1c000200 	sfmne	f0, 4, [r0], {-0}
     c8c:	02000000 	andeq	r0, r0, #0
     c90:	0d0efb01 	vstreq	d15, [lr, #-4]
     c94:	01010100 	mrseq	r0, (UNDEF: 17)
     c98:	00000001 	andeq	r0, r0, r1
     c9c:	01000001 	tsteq	r0, r1
     ca0:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
     ca4:	0000632e 	andeq	r6, r0, lr, lsr #6
     ca8:	00000000 	andeq	r0, r0, r0
     cac:	3e840205 	cdpcc	2, 8, cr0, cr4, cr5, {0}
     cb0:	13154000 	tstne	r5, #0
     cb4:	021381a4 	andseq	r8, r3, #164, 2	; 0x29
     cb8:	0101000e 	tsteq	r1, lr
     cbc:	000000af 	andeq	r0, r0, pc, lsr #1
     cc0:	004e0002 	subeq	r0, lr, r2
     cc4:	01020000 	mrseq	r0, (UNDEF: 2)
     cc8:	000d0efb 	strdeq	r0, [sp], -fp
     ccc:	01010101 	tsteq	r1, r1, lsl #2
     cd0:	01000000 	mrseq	r0, (UNDEF: 0)
     cd4:	00010000 	andeq	r0, r1, r0
     cd8:	6e69616d 	powvsez	f6, f1, #5.0
     cdc:	0000632e 	andeq	r6, r0, lr, lsr #6
     ce0:	65640000 	strbvs	r0, [r4, #-0]!
     ce4:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     ce8:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
     cec:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     cf0:	00000068 	andeq	r0, r0, r8, rrx
     cf4:	31706300 	cmncc	r0, r0, lsl #6
     cf8:	00682e35 	rsbeq	r2, r8, r5, lsr lr
     cfc:	61000000 	mrsvs	r0, (UNDEF: 0)
     d00:	635f7070 	cmpvs	pc, #112	; 0x70
     d04:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     d08:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
     d0c:	00682e72 	rsbeq	r2, r8, r2, ror lr
     d10:	00000000 	andeq	r0, r0, r0
     d14:	c4020500 	strgt	r0, [r2], #-1280	; 0xfffffb00
     d18:	0340003e 	movteq	r0, #62	; 0x3e
     d1c:	2b150110 	blcs	541164 <IRQ_STACK_SIZE+0x539164>
     d20:	2b312b31 	blcs	c4b9ec <STACK_SIZE+0x44b9ec>
     d24:	00314731 	eorseq	r4, r1, r1, lsr r7
     d28:	30020402 	andcc	r0, r2, r2, lsl #8
     d2c:	02040200 	andeq	r0, r4, #0, 4
     d30:	04020064 	streq	r0, [r2], #-100	; 0xffffff9c
     d34:	02003002 	andeq	r3, r0, #2
     d38:	002c0204 	eoreq	r0, ip, r4, lsl #4
     d3c:	31020402 	tstcc	r2, r2, lsl #8
     d40:	02040200 	andeq	r0, r4, #0, 4
     d44:	0f03522b 	svceq	0x0003522b
     d48:	2e71032e 	cdpcs	3, 7, cr0, cr1, cr14, {1}
     d4c:	2f672f4b 	svccs	0x00672f4b
     d50:	6968302f 	stmdbvs	r8!, {r0, r1, r2, r3, r5, ip, sp}^
     d54:	304b2d2d 	subcc	r2, fp, sp, lsr #26
     d58:	3429302d 	strtcc	r3, [r9], #-45	; 0xffffffd3
     d5c:	672f302f 	strvs	r3, [pc, -pc, lsr #32]!
     d60:	4c67674c 	stclmi	7, cr6, [r7], #-304	; 0xfffffed0
     d64:	4e4c6767 	cdpmi	7, 4, cr6, cr12, cr7, {3}
     d68:	04026783 	streq	r6, [r2], #-1923	; 0xfffff87d
     d6c:	9d010100 	stflss	f0, [r1, #-0]
     d70:	02000000 	andeq	r0, r0, #0
     d74:	00006700 	andeq	r6, r0, r0, lsl #14
     d78:	fb010200 	blx	41582 <IRQ_STACK_SIZE+0x39582>
     d7c:	01000d0e 	tsteq	r0, lr, lsl #26
     d80:	00010101 	andeq	r0, r1, r1, lsl #2
     d84:	00010000 	andeq	r0, r1, r0
     d88:	3a430100 	bcc	10c1190 <STACK_SIZE+0x8c1190>
     d8c:	646f435c 	strbtvs	r4, [pc], #-860	; d94 <ABORT_STACK_SIZE+0x994>
     d90:	756f5365 	strbvc	r5, [pc, #-869]!	; a33 <ABORT_STACK_SIZE+0x633>
     d94:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     d98:	6f535c79 	svcvs	0x00535c79
     d9c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     da0:	47207972 			; <UNDEFINED> instruction: 0x47207972
     da4:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     da8:	2f657469 	svccs	0x00657469
     dac:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     db0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     db4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     db8:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     dbc:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     dc0:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
     dc4:	72000073 	andvc	r0, r0, #115	; 0x73
     dc8:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     dcc:	632e656d 	teqvs	lr, #457179136	; 0x1b400000
     dd0:	00000000 	andeq	r0, r0, r0
     dd4:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
     dd8:	00682e73 	rsbeq	r2, r8, r3, ror lr
     ddc:	00000001 	andeq	r0, r0, r1
     de0:	04020500 	streq	r0, [r2], #-1280	; 0xfffffb00
     de4:	03400040 	movteq	r0, #64	; 0x40
     de8:	2a16010a 	bcs	581218 <IRQ_STACK_SIZE+0x579218>
     dec:	872b3132 			; <UNDEFINED> instruction: 0x872b3132
     df0:	312b3145 	teqcc	fp, r5, asr #2
     df4:	322c3030 	eorcc	r3, ip, #48	; 0x30
     df8:	144d144d 	strbne	r1, [sp], #-1101	; 0xfffffbb3
     dfc:	692f1369 	stmdbvs	pc!, {r0, r3, r5, r6, r8, r9, ip}	; <UNPREDICTABLE>
     e00:	00316914 	eorseq	r6, r1, r4, lsl r9
     e04:	06020402 	streq	r0, [r2], -r2, lsl #8
     e08:	02bb069e 	adcseq	r0, fp, #165675008	; 0x9e00000
     e0c:	01010004 	tsteq	r1, r4
     e10:	0000032e 	andeq	r0, r0, lr, lsr #6
     e14:	00300002 	eorseq	r0, r0, r2
     e18:	01020000 	mrseq	r0, (UNDEF: 2)
     e1c:	000d0efb 	strdeq	r0, [sp], -fp
     e20:	01010101 	tsteq	r1, r1, lsl #2
     e24:	01000000 	mrseq	r0, (UNDEF: 0)
     e28:	00010000 	andeq	r0, r1, r0
     e2c:	63686473 	cmnvs	r8, #1929379840	; 0x73000000
     e30:	0000632e 	andeq	r6, r0, lr, lsr #6
     e34:	65640000 	strbvs	r0, [r4, #-0]!
     e38:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     e3c:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
     e40:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     e44:	00000068 	andeq	r0, r0, r8, rrx
     e48:	05000000 	streq	r0, [r0, #-0]
     e4c:	0040b802 	subeq	fp, r0, r2, lsl #16
     e50:	01260340 	teqeq	r6, r0, asr #6
     e54:	03011c03 	movweq	r1, #7171	; 0x1c03
     e58:	1c032e64 	stcne	14, cr2, [r3], {100}	; 0x64
     e5c:	6666032e 	strbtvs	r0, [r6], -lr, lsr #6
     e60:	2e17034d 	cdpcs	3, 1, cr0, cr7, cr13, {2}
     e64:	032e6903 	teqeq	lr, #49152	; 0xc000
     e68:	6a032e17 	bvs	cc6cc <IRQ_STACK_SIZE+0xc46cc>
     e6c:	2e16032e 	cdpcs	3, 1, cr0, cr6, cr14, {1}
     e70:	032e6a03 	teqeq	lr, #12288	; 0x3000
     e74:	03832e17 	orreq	r2, r3, #368	; 0x170
     e78:	83838264 	orrhi	r8, r3, #100, 4	; 0x40000006
     e7c:	2d2f8367 	stccs	3, cr8, [pc, #-412]!	; ce8 <ABORT_STACK_SIZE+0x8e8>
     e80:	1903314b 	stmdbne	r3, {r0, r1, r3, r6, r8, ip, sp}
     e84:	66670301 	strbtvs	r0, [r7], -r1, lsl #6
     e88:	302e1903 	eorcc	r1, lr, r3, lsl #18
     e8c:	039f672d 	orrseq	r6, pc, #11796480	; 0xb40000
     e90:	5b032e0c 	blpl	cc6c8 <IRQ_STACK_SIZE+0xc46c8>
     e94:	1703302e 	strne	r3, [r3, -lr, lsr #32]
     e98:	4a66032e 	bmi	1981b58 <STACK_SIZE+0x1181b58>
     e9c:	23033067 	movwcs	r3, #12391	; 0x3067
     ea0:	2f4bbb2e 	svccs	0x004bbb2e
     ea4:	2d2f49a0 	stccs	9, cr4, [pc, #-640]!	; c2c <ABORT_STACK_SIZE+0x82c>
     ea8:	032e2403 	teqeq	lr, #50331648	; 0x3000000
     eac:	16032e5d 			; <UNDEFINED> instruction: 0x16032e5d
     eb0:	660d032e 	strvs	r0, [sp], -lr, lsr #6
     eb4:	032e7503 	teqeq	lr, #12582912	; 0xc00000
     eb8:	5c032e0c 	stcpl	14, cr2, [r3], {12}
     ebc:	4a16032e 	bmi	581b7c <IRQ_STACK_SIZE+0x579b7c>
     ec0:	672f6767 	strvs	r6, [pc, -r7, ror #14]!
     ec4:	2f2f6736 	svccs	0x002f6736
     ec8:	b3033067 	movwlt	r3, #12391	; 0x3067
     ecc:	d4032e7f 	strle	r2, [r3], #-3711	; 0xfffff181
     ed0:	2cd94a00 	vldmiacs	r9, {s9-s8}
     ed4:	a02f2f2f 	eorge	r2, pc, pc, lsr #30
     ed8:	362d2f2d 	strtcc	r2, [sp], -sp, lsr #30
     edc:	6d2e7903 	stcvs	9, cr7, [lr, #-12]!
     ee0:	2f2f2ca2 	svccs	0x002f2ca2
     ee4:	2f2da02f 	svccs	0x002da02f
     ee8:	2e0a032d 	cdpcs	3, 0, cr0, cr10, cr13, {1}
     eec:	682e7703 	stmdavs	lr!, {r0, r1, r8, r9, sl, ip, sp, lr}
     ef0:	2e7f9803 	cdpcs	8, 7, cr9, cr15, cr3, {0}
     ef4:	4a00ef03 	bmi	3cb08 <IRQ_STACK_SIZE+0x34b08>
     ef8:	672d339f 			; <UNDEFINED> instruction: 0x672d339f
     efc:	a02e0903 	eorge	r0, lr, r3, lsl #18
     f00:	032d2f2d 	teqeq	sp, #45, 30	; 0xb4
     f04:	032e7fba 	teqeq	lr, #744	; 0x2e8
     f08:	032e00c7 	teqeq	lr, #199	; 0xc7
     f0c:	9f667fb9 	svcls	0x00667fb9
     f10:	2f4b2d2f 	svccs	0x004b2d2f
     f14:	9e00cc03 	cdpls	12, 0, cr12, cr0, cr3, {0}
     f18:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
     f1c:	2e00cb03 	vmlacs.f64	d12, d0, d3
     f20:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
     f24:	2e00cb03 	vmlacs.f64	d12, d0, d3
     f28:	2f2c2fa0 	svccs	0x002c2fa0
     f2c:	2ca12f2f 	stccs	15, cr2, [r1], #188	; 0xbc
     f30:	03302c30 	teqeq	r0, #48, 24	; 0x3000
     f34:	be036637 	mcrlt	6, 0, r6, cr3, cr7, {1}
     f38:	134d667e 	movtne	r6, #54910	; 0xd67e
     f3c:	13a283d7 			; <UNDEFINED> instruction: 0x13a283d7
     f40:	02002d84 	andeq	r2, r0, #132, 26	; 0x2100
     f44:	9f670104 	svcls	0x00670104
     f48:	15be1386 	ldrne	r1, [lr, #902]!	; 0x386
     f4c:	01040200 	mrseq	r0, R12_usr
     f50:	bb064a06 	bllt	193770 <IRQ_STACK_SIZE+0x18b770>
     f54:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
     f58:	2da02f01 	stccs	15, cr2, [r0, #4]!
     f5c:	862f2d2f 	strthi	r2, [pc], -pc, lsr #26
     f60:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
     f64:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     f68:	002f49bd 	strhteq	r4, [pc], -sp
     f6c:	2f010402 	svccs	0x00010402
     f70:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; cf8 <ABORT_STACK_SIZE+0x8f8>
     f74:	312f682f 	teqcc	pc, pc, lsr #16
     f78:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
     f7c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     f80:	4b2d9f9f 	blmi	b68e04 <STACK_SIZE+0x368e04>
     f84:	01040200 	mrseq	r0, R12_usr
     f88:	036a9f2f 	cmneq	sl, #47, 30	; 0xbc
     f8c:	9fd70178 	svcls	0x00d70178
     f90:	032f4b2d 	teqeq	pc, #46080	; 0xb400
     f94:	78039e09 	stmdavc	r3, {r0, r3, r9, sl, fp, ip, pc}
     f98:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
     f9c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     fa0:	2f9f3601 	svccs	0x009f3601
     fa4:	02004b2d 	andeq	r4, r0, #46080	; 0xb400
     fa8:	a12f0104 	teqge	pc, r4, lsl #2
     fac:	302c302c 	eorcc	r3, ip, ip, lsr #32
     fb0:	00154d2f 	andseq	r4, r5, pc, lsr #26
     fb4:	06010402 	streq	r0, [r1], -r2, lsl #8
     fb8:	309f064a 	addscc	r0, pc, sl, asr #12
     fbc:	002f4b2c 	eoreq	r4, pc, ip, lsr #22
     fc0:	2f010402 	svccs	0x00010402
     fc4:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; d4c <ABORT_STACK_SIZE+0x94c>
     fc8:	0015862f 	andseq	r8, r5, pc, lsr #12
     fcc:	06010402 	streq	r0, [r1], -r2, lsl #8
     fd0:	30a0064a 	adccc	r0, r0, sl, asr #12
     fd4:	002f4b2c 	eoreq	r4, pc, ip, lsr #22
     fd8:	2f010402 	svccs	0x00010402
     fdc:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; d64 <ABORT_STACK_SIZE+0x964>
     fe0:	312f682f 	teqcc	pc, pc, lsr #16
     fe4:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
     fe8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     fec:	332c309f 	teqcc	ip, #159	; 0x9f
     ff0:	03513229 	cmpeq	r1, #-1879048190	; 0x90000002
     ff4:	2f342e79 	svccs	0x00342e79
     ff8:	4b2e7903 	blmi	b9f40c <STACK_SIZE+0x39f40c>
     ffc:	01040200 	mrseq	r0, R12_usr
    1000:	a02e0903 	eorge	r0, lr, r3, lsl #18
    1004:	2f2d2f2d 	svccs	0x002d2f2d
    1008:	7fb50386 	svcvc	0x00b50386
    100c:	2d9fd701 	ldccs	7, cr13, [pc, #4]	; 1018 <ABORT_STACK_SIZE+0xc18>
    1010:	cc032f4b 	stcgt	15, cr2, [r3], {75}	; 0x4b
    1014:	b5039e00 	strlt	r9, [r3, #-3584]	; 0xfffff200
    1018:	cb032e7f 	blgt	cca1c <IRQ_STACK_SIZE+0xc4a1c>
    101c:	b5032e00 	strlt	r2, [r3, #-3584]	; 0xfffff200
    1020:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
    1024:	cb030104 	blgt	c143c <IRQ_STACK_SIZE+0xb943c>
    1028:	2fa02e00 	svccs	0x00a02e00
    102c:	002f2f2c 	eoreq	r2, pc, ip, lsr #30
    1030:	2f010402 	svccs	0x00010402
    1034:	2c302ca1 	ldccs	12, cr2, [r0], #-644	; 0xfffffd7c
    1038:	2d138630 	ldccs	6, cr8, [r3, #-192]	; 0xffffff40
    103c:	0d032c69 	stceq	12, cr2, [r3, #-420]	; 0xfffffe5c
    1040:	302f672e 	eorcc	r6, pc, lr, lsr #14
    1044:	674b2b2d 	strbvs	r2, [fp, -sp, lsr #22]
    1048:	03486967 	movteq	r6, #35175	; 0x8967
    104c:	4e2a2e75 	mcrmi	14, 1, r2, cr10, cr5, {3}
    1050:	67674b2a 	strbvs	r4, [r7, -sl, lsr #22]!
    1054:	67832f67 	strvs	r2, [r3, r7, ror #30]
    1058:	03660a03 	cmneq	r6, #12288	; 0x3000
    105c:	0d034a76 	vstreq	s8, [r3, #-472]	; 0xfffffe28
    1060:	0368152e 	cmneq	r8, #192937984	; 0xb800000
    1064:	03740811 	cmneq	r4, #1114112	; 0x110000
    1068:	3467ba75 	strbtcc	fp, [r7], #-2677	; 0xfffff58b
    106c:	03832a83 	orreq	r2, r3, #536576	; 0x83000
    1070:	f5032e0a 			; <UNDEFINED> instruction: 0xf5032e0a
    1074:	9fd7017e 	svcls	0x00d7017e
    1078:	032f4b2d 	teqeq	pc, #46080	; 0xb400
    107c:	039e00cc 	orrseq	r0, lr, #204	; 0xcc
    1080:	032e7fb5 	teqeq	lr, #724	; 0x2d4
    1084:	032e00cb 	teqeq	lr, #203	; 0xcb
    1088:	032e7fb5 	teqeq	lr, #724	; 0x2d4
    108c:	a02e00cb 	eorge	r0, lr, fp, asr #1
    1090:	2f2f2c2f 	svccs	0x002f2c2f
    1094:	302ca12f 	eorcc	sl, ip, pc, lsr #2
    1098:	3703302c 	strcc	r3, [r3, -ip, lsr #32]
    109c:	29178666 	ldmdbcs	r7, {r1, r2, r5, r6, r9, sl, pc}
    10a0:	2d342933 	ldccs	9, cr2, [r4, #-204]!	; 0xffffff34
    10a4:	01040200 	mrseq	r0, R12_usr
    10a8:	302f9f4b 	eorcc	r9, pc, fp, asr #30
    10ac:	332f2d2c 	teqcc	pc, #44, 26	; 0xb00
    10b0:	2d2f342d 	cfstrscs	mvf3, [pc, #-180]!	; 1004 <ABORT_STACK_SIZE+0xc04>
    10b4:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    10b8:	30a03101 	adccc	r3, r0, r1, lsl #2
    10bc:	4b2d2f2b 	blmi	b4cd70 <STACK_SIZE+0x34cd70>
    10c0:	4a7a0334 	bmi	1e81d98 <STACK_SIZE+0x1681d98>
    10c4:	0402004c 	streq	r0, [r2], #-76	; 0xffffffb4
    10c8:	009f3001 	addseq	r3, pc, r1
    10cc:	2f010402 	svccs	0x00010402
    10d0:	02040200 	andeq	r0, r4, #0, 4
    10d4:	04020086 	streq	r0, [r2], #-134	; 0xffffff7a
    10d8:	7a034802 	bvc	d30e8 <IRQ_STACK_SIZE+0xcb0e8>
    10dc:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
    10e0:	820c0301 	andhi	r0, ip, #67108864	; 0x4000000
    10e4:	174d4b9f 			; <UNDEFINED> instruction: 0x174d4b9f
    10e8:	34293329 	strtcc	r3, [r9], #-809	; 0xfffffcd7
    10ec:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
    10f0:	2f9f4b01 	svccs	0x009f4b01
    10f4:	2f2d2c30 	svccs	0x002d2c30
    10f8:	2f332d33 	svccs	0x00332d33
    10fc:	02002f2d 	andeq	r2, r0, #45, 30	; 0xb4
    1100:	a0310104 	eorsge	r0, r1, r4, lsl #2
    1104:	2d2f2b30 	vstmdbcs	pc!, {d2-d25}
    1108:	7a03344b 	bvc	ce23c <IRQ_STACK_SIZE+0xc623c>
    110c:	02004c4a 	andeq	r4, r0, #18944	; 0x4a00
    1110:	9f300104 	svcls	0x00300104
    1114:	01040200 	mrseq	r0, R12_usr
    1118:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    111c:	02008602 	andeq	r8, r0, #2097152	; 0x200000
    1120:	002c0204 	eoreq	r0, ip, r4, lsl #4
    1124:	30020402 	andcc	r0, r2, r2, lsl #8
    1128:	02040200 	andeq	r0, r4, #0, 4
    112c:	2e7a032c 	cdpcs	3, 7, cr0, cr10, cr12, {1}
    1130:	01040200 	mrseq	r0, R12_usr
    1134:	a0820c03 	addge	r0, r2, r3, lsl #24
    1138:	2f2d2f2d 	svccs	0x002d2f2d
    113c:	00040267 	andeq	r0, r4, r7, ror #4
    1140:	005c0101 	subseq	r0, ip, r1, lsl #2
    1144:	00020000 	andeq	r0, r2, r0
    1148:	00000030 	andeq	r0, r0, r0, lsr r0
    114c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1150:	0101000d 	tsteq	r1, sp
    1154:	00000101 	andeq	r0, r0, r1, lsl #2
    1158:	00000100 	andeq	r0, r0, r0, lsl #2
    115c:	65740001 	ldrbvs	r0, [r4, #-1]!
    1160:	632e7473 	teqvs	lr, #1929379840	; 0x73000000
    1164:	00000000 	andeq	r0, r0, r0
    1168:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
    116c:	645f6563 	ldrbvs	r6, [pc], #-1379	; 1174 <ABORT_STACK_SIZE+0xd74>
    1170:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
    1174:	00682e72 	rsbeq	r2, r8, r2, ror lr
    1178:	00000000 	andeq	r0, r0, r0
    117c:	78020500 	stmdavc	r2, {r8, sl}
    1180:	1540004d 	strbne	r0, [r0, #-77]	; 0xffffffb3
    1184:	020029a3 	andeq	r2, r0, #2670592	; 0x28c000
    1188:	00340204 	eorseq	r0, r4, r4, lsl #4
    118c:	9d020402 	cfstrsls	mvf0, [r2, #-8]
    1190:	02040200 	andeq	r0, r4, #0, 4
    1194:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    1198:	4b4d6502 	blmi	135a5a8 <STACK_SIZE+0xb5a5a8>
    119c:	00020249 	andeq	r0, r2, r9, asr #4
    11a0:	007a0101 	rsbseq	r0, sl, r1, lsl #2
    11a4:	00020000 	andeq	r0, r2, r0
    11a8:	00000031 	andeq	r0, r0, r1, lsr r0
    11ac:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    11b0:	0101000d 	tsteq	r1, sp
    11b4:	00000101 	andeq	r0, r0, r1, lsl #2
    11b8:	00000100 	andeq	r0, r0, r0, lsl #2
    11bc:	69740001 	ldmdbvs	r4!, {r0}^
    11c0:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
    11c4:	00000063 	andeq	r0, r0, r3, rrx
    11c8:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
    11cc:	5f656369 	svcpl	0x00656369
    11d0:	76697264 	strbtvc	r7, [r9], -r4, ror #4
    11d4:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
    11d8:	00000000 	andeq	r0, r0, r0
    11dc:	02050000 	andeq	r0, r5, #0
    11e0:	40004dd4 	ldrdmi	r4, [r0], -r4	; <UNPREDICTABLE>
    11e4:	2b311315 	blcs	c45e40 <STACK_SIZE+0x445e40>
    11e8:	03362b31 	teqeq	r6, #50176	; 0xc400
    11ec:	84672e78 	strbthi	r2, [r7], #-3704	; 0xfffff188
    11f0:	02008330 	andeq	r8, r0, #48, 6	; 0xc0000000
    11f4:	9f840104 	svcls	0x00840104
    11f8:	2d13864b 	ldccs	6, cr8, [r3, #-300]	; 0xfffffed4
    11fc:	2e130367 	cdpcs	3, 1, cr0, cr3, cr7, {3}
    1200:	6f034830 	svcvs	0x00034830
    1204:	312b312e 	teqcc	fp, lr, lsr #2
    1208:	2e0a032b 	cdpcs	3, 0, cr0, cr10, cr11, {1}
    120c:	67667603 	strbvs	r7, [r6, -r3, lsl #12]!
    1210:	83683084 	cmnhi	r8, #132	; 0x84
    1214:	6d672f84 	stclvs	15, cr2, [r7, #-528]!	; 0xfffffdf0
    1218:	024a7903 	subeq	r7, sl, #49152	; 0xc000
    121c:	01010002 	tsteq	r1, r2
    1220:	00000284 	andeq	r0, r0, r4, lsl #5
    1224:	01020002 	tsteq	r2, r2
    1228:	01020000 	mrseq	r0, (UNDEF: 2)
    122c:	000d0efb 	strdeq	r0, [sp], -fp
    1230:	01010101 	tsteq	r1, r1, lsl #2
    1234:	01000000 	mrseq	r0, (UNDEF: 0)
    1238:	43010000 	movwmi	r0, #4096	; 0x1000
    123c:	6f435c3a 	svcvs	0x00435c3a
    1240:	6f536564 	svcvs	0x00536564
    1244:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    1248:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
    124c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1250:	20797265 	rsbscs	r7, r9, r5, ror #4
    1254:	202b2b47 	eorcs	r2, fp, r7, asr #22
    1258:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
    125c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1260:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1264:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    1268:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    126c:	61652d65 	cmnvs	r5, r5, ror #26
    1270:	342f6962 	strtcc	r6, [pc], #-2402	; 1278 <ABORT_STACK_SIZE+0xe78>
    1274:	312e382e 	teqcc	lr, lr, lsr #16
    1278:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    127c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    1280:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
    1284:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
    1288:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    128c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    1290:	756f535c 	strbvc	r5, [pc, #-860]!	; f3c <ABORT_STACK_SIZE+0xb3c>
    1294:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    1298:	2b472079 	blcs	11c9484 <STACK_SIZE+0x9c9484>
    129c:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
    12a0:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
    12a4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    12a8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    12ac:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    12b0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    12b4:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    12b8:	61750000 	cmnvs	r5, r0
    12bc:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    12c0:	00000000 	andeq	r0, r0, r0
    12c4:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
    12c8:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    12cc:	00000100 	andeq	r0, r0, r0, lsl #2
    12d0:	61647473 	smcvs	18243	; 0x4743
    12d4:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
    12d8:	00000100 	andeq	r0, r0, r0, lsl #2
    12dc:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
    12e0:	645f6563 	ldrbvs	r6, [pc], #-1379	; 12e8 <ABORT_STACK_SIZE+0xee8>
    12e4:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
    12e8:	00682e72 	rsbeq	r2, r8, r2, ror lr
    12ec:	73000000 	movwvc	r0, #0
    12f0:	6f696474 	svcvs	0x00696474
    12f4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    12f8:	74730000 	ldrbtvc	r0, [r3], #-0
    12fc:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    1300:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1304:	74730000 	ldrbtvc	r0, [r3], #-0
    1308:	62696c64 	rsbvs	r6, r9, #100, 24	; 0x6400
    130c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1310:	623c0000 	eorsvs	r0, ip, #0
    1314:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
    1318:	3e6e692d 	cdpcc	9, 6, cr6, cr14, cr13, {1}
    131c:	00000000 	andeq	r0, r0, r0
    1320:	70797463 	rsbsvc	r7, r9, r3, ror #8
    1324:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1328:	00000002 	andeq	r0, r0, r2
    132c:	10020500 	andne	r0, r2, r0, lsl #10
    1330:	1540004f 	strbne	r0, [r0, #-79]	; 0xffffffb1
    1334:	03010a03 	movweq	r0, #6659	; 0x1a03
    1338:	03344a7a 	teqeq	r4, #499712	; 0x7a000
    133c:	032a2e7a 	teqeq	sl, #1952	; 0x7a0
    1340:	302c2e0a 	eorcc	r2, ip, sl, lsl #28
    1344:	032e7603 	teqeq	lr, #3145728	; 0x300000
    1348:	7a032e0a 	bvc	ccb78 <IRQ_STACK_SIZE+0xc4b78>
    134c:	2e0b034a 	cdpcs	3, 0, cr0, cr11, cr10, {2}
    1350:	2a2f302a 	bcs	bcd400 <STACK_SIZE+0x3cd400>
    1354:	4b2e7a03 	blmi	b9fb68 <STACK_SIZE+0x39fb68>
    1358:	83848483 	orrhi	r8, r4, #-2097152000	; 0x83000000
    135c:	2f2f2fd8 	svccs	0x002f2fd8
    1360:	0013a12f 	andseq	sl, r3, pc, lsr #2
    1364:	4f010402 	svcmi	0x00010402
    1368:	020046d7 	andeq	r4, r0, #225443840	; 0xd700000
    136c:	4a060104 	bmi	181784 <IRQ_STACK_SIZE+0x179784>
    1370:	136d9f06 	cmnne	sp, #6, 30
    1374:	77032f2d 	strvc	r2, [r3, -sp, lsr #30]
    1378:	002d2f4a 	eoreq	r2, sp, sl, asr #30
    137c:	2c020402 	cfstrscs	mvf0, [r2], {2}
    1380:	67339f4f 	ldrvs	r9, [r3, -pc, asr #30]!
    1384:	9f4a7603 	svcls	0x004a7603
    1388:	a24a0c03 	subge	r0, sl, #768	; 0x300
    138c:	2f65172a 	svccs	0x0065172a
    1390:	032e7703 	teqeq	lr, #786432	; 0xc0000
    1394:	2b676677 	blcs	19dad78 <STACK_SIZE+0x11dad78>
    1398:	03339f4f 	teqeq	r3, #316	; 0x13c
    139c:	6b03660c 	blvs	dabd4 <IRQ_STACK_SIZE+0xd2bd4>
    13a0:	17039f4a 	strne	r9, [r3, -sl, asr #30]
    13a4:	0200134a 	andeq	r1, r0, #671088641	; 0x28000001
    13a8:	4a060104 	bmi	1817c0 <IRQ_STACK_SIZE+0x1797c0>
    13ac:	4d2f9f06 	stcmi	15, cr9, [pc, #-24]!	; 139c <ABORT_STACK_SIZE+0xf9c>
    13b0:	314b8313 	cmpcc	fp, r3, lsl r3
    13b4:	492f2c30 	stmdbmi	pc!, {r4, r5, sl, fp, sp}	; <UNPREDICTABLE>
    13b8:	46314b2e 	ldrtmi	r4, [r1], -lr, lsr #22
    13bc:	2f2f4b2f 	svccs	0x002f4b2f
    13c0:	d82ca02f 	stmdale	ip!, {r0, r1, r2, r3, r5, sp, pc}
    13c4:	30364c2c 	eorscc	r4, r6, ip, lsr #24
    13c8:	2e7a0348 	cdpcs	3, 7, cr0, cr10, cr8, {2}
    13cc:	036c6783 	cmneq	ip, #34340864	; 0x20c0000
    13d0:	09034a7a 	stmdbeq	r3, {r1, r3, r4, r5, r6, r9, fp, lr}
    13d4:	4a61032e 	bmi	1842094 <STACK_SIZE+0x1042094>
    13d8:	2e2e1f03 	cdpcs	15, 2, cr1, cr14, cr3, {0}
    13dc:	2e5e0331 	mrccs	3, 2, r0, cr14, cr1, {1}
    13e0:	032e6803 	teqeq	lr, #196608	; 0x30000
    13e4:	039f2e18 	orrseq	r2, pc, #24, 28	; 0x180
    13e8:	034c4a21 	movteq	r4, #51745	; 0xca21
    13ec:	c9034a41 	stmdbgt	r3, {r0, r6, r9, fp, lr}
    13f0:	b7032e00 	strlt	r2, [r3, -r0, lsl #28]
    13f4:	9f334a7f 	svcls	0x00334a7f
    13f8:	3e039f46 	cdpcc	15, 0, cr9, cr3, cr6, {2}
    13fc:	2d2f4c4a 	stccs	12, cr4, [pc, #-296]!	; 12dc <ABORT_STACK_SIZE+0xedc>
    1400:	03660a03 	cmneq	r6, #12288	; 0x3000
    1404:	a14a7fb5 	strhge	r7, [sl, #-245]	; 0xffffff0b
    1408:	039f4c2c 	orrseq	r4, pc, #44, 24	; 0x2c00
    140c:	036600cc 	cmneq	r6, #204	; 0xcc
    1410:	52038277 	andpl	r8, r3, #1879048199	; 0x70000007
    1414:	2e37032e 	cdpcs	3, 3, cr0, cr7, cr14, {1}
    1418:	03017703 	movweq	r7, #5891	; 0x1703
    141c:	68032e52 	stmdavs	r3, {r1, r4, r6, r9, sl, fp, sp}
    1420:	2e18032e 	cdpcs	3, 1, cr0, cr8, cr14, {1}
    1424:	4a21039f 	bmi	8422a8 <STACK_SIZE+0x422a8>
    1428:	4a41034c 	bmi	1042160 <STACK_SIZE+0x842160>
    142c:	2e00c903 	cdpcs	9, 0, cr12, cr0, cr3, {0}
    1430:	4a7fb703 	bmi	1fef044 <STACK_SIZE+0x17ef044>
    1434:	9f469f33 	svcls	0x00469f33
    1438:	4c4a3e03 	mcrrmi	14, 0, r3, sl, cr3
    143c:	0a032d2f 	beq	cc900 <IRQ_STACK_SIZE+0xc4900>
    1440:	7fb50366 	svcvc	0x00b50366
    1444:	4c2ca14a 	stfmid	f2, [ip], #-296	; 0xfffffed8
    1448:	00d7039f 	smullseq	r0, r7, pc, r3	; <UNPREDICTABLE>
    144c:	2f2d4d4a 	svccs	0x002d4d4a
    1450:	032e7603 	teqeq	lr, #3145728	; 0x300000
    1454:	72032e0d 	andvc	r2, r3, #13, 28	; 0xd0
    1458:	2e14034a 	cdpcs	3, 1, cr0, cr4, cr10, {2}
    145c:	31302c68 	teqcc	r0, r8, ror #24
    1460:	0b032d86 	bleq	cca80 <IRQ_STACK_SIZE+0xc4a80>
    1464:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
    1468:	032e0b03 	teqeq	lr, #3072	; 0xc00
    146c:	19034a69 	stmdbne	r3, {r0, r3, r5, r6, r9, fp, lr}
    1470:	78036e82 	stmdavc	r3, {r1, r7, r9, sl, fp, sp, lr}
    1474:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
    1478:	302f302e 	eorcc	r3, pc, lr, lsr #32
    147c:	0c03292c 	stceq	9, cr2, [r3], {44}	; 0x2c
    1480:	6a036966 	bvs	dba20 <IRQ_STACK_SIZE+0xd3a20>
    1484:	034b4c4a 	movteq	r4, #48202	; 0xbc4a
    1488:	02004a13 	andeq	r4, r0, #77824	; 0x13000
    148c:	58030104 	stmdapl	r3, {r2, r8}
    1490:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
    1494:	02006901 	andeq	r6, r0, #16384	; 0x4000
    1498:	002d0104 	eoreq	r0, sp, r4, lsl #2
    149c:	2c010402 	cfstrscs	mvf0, [r1], {2}
    14a0:	024a0903 	subeq	r0, sl, #49152	; 0xc000
    14a4:	01010004 	tsteq	r1, r4
    14a8:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    14ac:	00250002 	eoreq	r0, r5, r2
    14b0:	01020000 	mrseq	r0, (UNDEF: 2)
    14b4:	000d0efb 	strdeq	r0, [sp], -fp
    14b8:	01010101 	tsteq	r1, r1, lsl #2
    14bc:	01000000 	mrseq	r0, (UNDEF: 0)
    14c0:	00010000 	andeq	r0, r1, r0
    14c4:	5f6d7361 	svcpl	0x006d7361
    14c8:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    14cc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    14d0:	0000732e 	andeq	r7, r0, lr, lsr #6
    14d4:	00000000 	andeq	r0, r0, r0
    14d8:	55400205 	strbpl	r0, [r0, #-517]	; 0xfffffdfb
    14dc:	0d034000 	stceq	0, cr4, [r3, #-0]
    14e0:	2f2f3101 	svccs	0x002f3101
    14e4:	302f2f30 	eorcc	r2, pc, r0, lsr pc	; <UNPREDICTABLE>
    14e8:	2f2f302f 	svccs	0x002f302f
    14ec:	2f2f2f31 	svccs	0x002f2f31
    14f0:	2f2f2f30 	svccs	0x002f2f30
    14f4:	2f2f3030 	svccs	0x002f3030
    14f8:	312f2f2f 	teqcc	pc, pc, lsr #30
    14fc:	2f332f2f 	svccs	0x00332f2f
    1500:	30302f2f 	eorscc	r2, r0, pc, lsr #30
    1504:	302e0903 	eorcc	r0, lr, r3, lsl #18
    1508:	2f302f30 	svccs	0x00302f30
    150c:	2f312f2f 	svccs	0x00312f2f
    1510:	2f2f2f2f 	svccs	0x002f2f2f
    1514:	3530312f 	ldrcc	r3, [r0, #-303]!	; 0xfffffed1
    1518:	2f2f302f 	svccs	0x002f302f
    151c:	342f312f 	strtcc	r3, [pc], #-303	; 1524 <ABORT_STACK_SIZE+0x1124>
    1520:	34302f2f 	ldrtcc	r2, [r0], #-3887	; 0xfffff0d1
    1524:	2f2f2f2f 	svccs	0x002f2f2f
    1528:	2f332f33 	svccs	0x00332f33
    152c:	2f2e0a03 	svccs	0x002e0a03
    1530:	2f2e0a03 	svccs	0x002e0a03
    1534:	2f2e0a03 	svccs	0x002e0a03
    1538:	2f2e0a03 	svccs	0x002e0a03
    153c:	2f2e0a03 	svccs	0x002e0a03
    1540:	2f2e0a03 	svccs	0x002e0a03
    1544:	2f2e0a03 	svccs	0x002e0a03
    1548:	2e7eb003 	cdpcs	0, 7, cr11, cr14, cr3, {0}
    154c:	2e120335 	mrccs	3, 0, r0, cr2, cr5, {1}
    1550:	032e2503 	teqeq	lr, #12582912	; 0xc00000
    1554:	02342e3e 	eorseq	r2, r4, #992	; 0x3e0
    1558:	01010002 	tsteq	r1, r2
    155c:	00000185 	andeq	r0, r0, r5, lsl #3
    1560:	001e0002 	andseq	r0, lr, r2
    1564:	01020000 	mrseq	r0, (UNDEF: 2)
    1568:	000d0efb 	strdeq	r0, [sp], -fp
    156c:	01010101 	tsteq	r1, r1, lsl #2
    1570:	01000000 	mrseq	r0, (UNDEF: 0)
    1574:	00010000 	andeq	r0, r1, r0
    1578:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
    157c:	00732e61 	rsbseq	r2, r3, r1, ror #28
    1580:	00000000 	andeq	r0, r0, r0
    1584:	b8020500 	stmdalt	r2, {r8, sl}
    1588:	1a400056 	bne	10016e8 <STACK_SIZE+0x8016e8>
    158c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1590:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1594:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1598:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    159c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    15a0:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    15a4:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    15a8:	2f2f2f2f 	svccs	0x002f2f2f
    15ac:	2f322f2f 	svccs	0x00322f2f
    15b0:	2f2f2f2f 	svccs	0x002f2f2f
    15b4:	2f2f322f 	svccs	0x002f322f
    15b8:	2f2f322f 	svccs	0x002f322f
    15bc:	322f322f 	eorcc	r3, pc, #-268435454	; 0xf0000002
    15c0:	322f322f 	eorcc	r3, pc, #-268435454	; 0xf0000002
    15c4:	2f2f342f 	svccs	0x002f342f
    15c8:	2f2f322f 	svccs	0x002f322f
    15cc:	2f2f322f 	svccs	0x002f322f
    15d0:	2f2f322f 	svccs	0x002f322f
    15d4:	2f2f352f 	svccs	0x002f352f
    15d8:	2f332f2f 	svccs	0x00332f2f
    15dc:	2f2f2f32 	svccs	0x002f2f32
    15e0:	2f2f2f32 	svccs	0x002f2f32
    15e4:	2f2f2f32 	svccs	0x002f2f32
    15e8:	2f2f2f32 	svccs	0x002f2f32
    15ec:	2f2f2f32 	svccs	0x002f2f32
    15f0:	2f2f2f32 	svccs	0x002f2f32
    15f4:	2f2f2f32 	svccs	0x002f2f32
    15f8:	2f2f2f32 	svccs	0x002f2f32
    15fc:	2f2f2f32 	svccs	0x002f2f32
    1600:	2f2f2f32 	svccs	0x002f2f32
    1604:	2f2f2f32 	svccs	0x002f2f32
    1608:	2f2f2f32 	svccs	0x002f2f32
    160c:	2f2f2f32 	svccs	0x002f2f32
    1610:	2f2f2f32 	svccs	0x002f2f32
    1614:	2f2f2f32 	svccs	0x002f2f32
    1618:	2f332f33 	svccs	0x00332f33
    161c:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1620:	2f2f322f 	svccs	0x002f322f
    1624:	2f2f2f32 	svccs	0x002f2f32
    1628:	2f2f2f32 	svccs	0x002f2f32
    162c:	332f2f33 	teqcc	pc, #51, 30	; 0xcc
    1630:	2f322f2f 	svccs	0x00322f2f
    1634:	2f332f2f 	svccs	0x00332f2f
    1638:	2f2f332f 	svccs	0x002f332f
    163c:	2f332f32 	svccs	0x00332f32
    1640:	332f2f33 	teqcc	pc, #51, 30	; 0xcc
    1644:	2f322f2f 	svccs	0x00322f2f
    1648:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    164c:	2f2f322f 	svccs	0x002f322f
    1650:	2f332f33 	svccs	0x00332f33
    1654:	332f2f32 	teqcc	pc, #50, 30	; 0xc8
    1658:	2f2f322f 	svccs	0x002f322f
    165c:	2f332f33 	svccs	0x00332f33
    1660:	2f2f2f33 	svccs	0x002f2f33
    1664:	2f2f2f33 	svccs	0x002f2f33
    1668:	2f332f33 	svccs	0x00332f33
    166c:	2f342f33 	svccs	0x00342f33
    1670:	2e15032f 	cdpcs	3, 1, cr0, cr5, cr15, {1}
    1674:	2f2f2f2f 	svccs	0x002f2f2f
    1678:	2f2f2f2f 	svccs	0x002f2f2f
    167c:	2f2f2f2f 	svccs	0x002f2f2f
    1680:	2f302f2f 	svccs	0x00302f2f
    1684:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1688:	2f2f2f34 	svccs	0x002f2f34
    168c:	2f2f2f2f 	svccs	0x002f2f2f
    1690:	2f2f2f2f 	svccs	0x002f2f2f
    1694:	2f2f302f 	svccs	0x002f302f
    1698:	34302f2f 	ldrtcc	r2, [r0], #-3887	; 0xfffff0d1
    169c:	2f34302f 	svccs	0x0034302f
    16a0:	34302f2f 	ldrtcc	r2, [r0], #-3887	; 0xfffff0d1
    16a4:	2f34302f 	svccs	0x0034302f
    16a8:	302f3430 	eorcc	r3, pc, r0, lsr r4	; <UNPREDICTABLE>
    16ac:	2f2f2f33 	svccs	0x002f2f33
    16b0:	2f2f302f 	svccs	0x002f302f
    16b4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    16b8:	2f2f2f2f 	svccs	0x002f2f2f
    16bc:	2f2f2f2f 	svccs	0x002f2f2f
    16c0:	2f302f2f 	svccs	0x00302f2f
    16c4:	2f2f2f2f 	svccs	0x002f2f2f
    16c8:	2f2f2f2f 	svccs	0x002f2f2f
    16cc:	6e03302f 	cdpvs	0, 0, cr3, cr3, cr15, {1}
    16d0:	1503312e 	strne	r3, [r3, #-302]	; 0xfffffed2
    16d4:	2f332f2e 	svccs	0x00332f2e
    16d8:	2f2f2f33 	svccs	0x002f2f33
    16dc:	2f2f2f30 	svccs	0x002f2f30
    16e0:	01000202 	tsteq	r0, r2, lsl #4
    16e4:	0000ad01 	andeq	sl, r0, r1, lsl #26
    16e8:	1d000200 	sfmne	f0, 4, [r0, #-0]
    16ec:	02000000 	andeq	r0, r0, #0
    16f0:	0d0efb01 	vstreq	d15, [lr, #-4]
    16f4:	01010100 	mrseq	r0, (UNDEF: 17)
    16f8:	00000001 	andeq	r0, r0, r1
    16fc:	01000001 	tsteq	r0, r1
    1700:	74726300 	ldrbtvc	r6, [r2], #-768	; 0xfffffd00
    1704:	00732e30 	rsbseq	r2, r3, r0, lsr lr
    1708:	00000000 	andeq	r0, r0, r0
    170c:	00020500 	andeq	r0, r2, r0, lsl #10
    1710:	03400000 	movteq	r0, #0
    1714:	2f2f010d 	svccs	0x002f010d
    1718:	2f2f2f2f 	svccs	0x002f2f2f
    171c:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
    1720:	2f2f2f2f 	svccs	0x002f2f2f
    1724:	2f2f2f2f 	svccs	0x002f2f2f
    1728:	2e0c032f 	cdpcs	3, 0, cr0, cr12, cr15, {1}
    172c:	2f2f2f2f 	svccs	0x002f2f2f
    1730:	2f332f2f 	svccs	0x00332f2f
    1734:	2f2f2f2f 	svccs	0x002f2f2f
    1738:	2f2f3130 	svccs	0x002f3130
    173c:	2f2f2f2f 	svccs	0x002f2f2f
    1740:	2f2f2f31 	svccs	0x002f2f31
    1744:	0c032f2f 	stceq	15, cr2, [r3], {47}	; 0x2f
    1748:	362f2f2e 	strtcc	r2, [pc], -lr, lsr #30
    174c:	312f2f2f 	teqcc	pc, pc, lsr #30
    1750:	322f312f 	eorcc	r3, pc, #-1073741813	; 0xc000000b
    1754:	2e10032f 	cdpcs	3, 1, cr0, cr0, cr15, {1}
    1758:	2f2f2f2f 	svccs	0x002f2f2f
    175c:	2f2f2f32 	svccs	0x002f2f32
    1760:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
    1764:	2f302f2f 	svccs	0x00302f2f
    1768:	302f322f 	eorcc	r3, pc, pc, lsr #4
    176c:	302f302f 	eorcc	r3, pc, pc, lsr #32
    1770:	322f302f 	eorcc	r3, pc, #47	; 0x2f
    1774:	0332322f 	teqeq	r2, #-268435454	; 0xf0000002
    1778:	302e7ed9 	ldrdcc	r7, [lr], -r9	; <UNPREDICTABLE>
    177c:	2e3e0330 	mrccs	3, 1, r0, cr14, cr0, {1}
    1780:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1784:	03362e20 	teqeq	r6, #32, 28	; 0x200
    1788:	032f2e0f 	teqeq	pc, #15, 28	; 0xf0
    178c:	31312e0d 	teqcc	r1, sp, lsl #28
    1790:	00020231 	andeq	r0, r2, r1, lsr r2
    1794:	Address 0x00001794 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
   4:	53495f31 	movtpl	r5, #40753	; 0x9f31
   8:	41440052 	qdaddmi	r0, r2, r4
   c:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
  10:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
  14:	6174535f 	cmnvs	r4, pc, asr r3
  18:	00737574 	rsbseq	r7, r3, r4, ror r5
  1c:	7478656e 	ldrbtvc	r6, [r8], #-1390	; 0xfffffa92
  20:	4e707041 	cdpmi	0, 7, cr7, cr0, cr1, {2}
  24:	73006d75 	movwvc	r6, #3445	; 0xd75
  28:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  2c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	61440074 	hvcvs	16388	; 0x4004
  3c:	74726f62 	ldrbtvc	r6, [r2], #-3938	; 0xfffff09e
  40:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
  44:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  48:	5f647300 	svcpl	0x00647300
  4c:	625f6472 	subsvs	r6, pc, #1912602624	; 0x72000000
  50:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
  54:	6c665f72 	stclvs	15, cr5, [r6], #-456	; 0xfffffe38
  58:	73006761 	movwvc	r6, #1889	; 0x761
  5c:	70417465 	subvc	r7, r1, r5, ror #8
  60:	6e550070 	mrcvs	0, 2, r0, cr5, cr0, {3}
  64:	5f666564 	svcpl	0x00666564
  68:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
  6c:	0072656c 	rsbseq	r6, r2, ip, ror #10
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	61686320 	cmnvs	r8, r0, lsr #6
  7c:	41440072 	hvcmi	16386	; 0x4002
  80:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
  84:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
  88:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
  8c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
  90:	5f647300 	svcpl	0x00647300
  94:	65736e69 	ldrbvs	r6, [r3, #-3689]!	; 0xfffff197
  98:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
  9c:	0067616c 	rsbeq	r6, r7, ip, ror #2
  a0:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  a4:	63784500 	cmnvs	r8, #0, 10
  a8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
  ac:	632e6e6f 	teqvs	lr, #1776	; 0x6f0
  b0:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
  b4:	5f307265 	svcpl	0x00307265
  b8:	00525349 	subseq	r5, r2, r9, asr #6
  bc:	775f6473 			; <UNDEFINED> instruction: 0x775f6473
  c0:	75625f72 	strbvc	r5, [r2, #-3954]!	; 0xfffff08e
  c4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
  c8:	616c665f 	cmnvs	ip, pc, asr r6
  cc:	654b0067 	strbvs	r0, [fp, #-103]	; 0xffffff99
  d0:	495f3479 	ldmdbmi	pc, {r0, r3, r4, r5, r6, sl, ip, sp}^	; <UNPREDICTABLE>
  d4:	53005253 	movwpl	r5, #595	; 0x253
  d8:	485f4356 	ldmdami	pc, {r1, r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
  dc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  e0:	50007265 	andpl	r7, r0, r5, ror #4
  e4:	5f544241 	svcpl	0x00544241
  e8:	756c6146 	strbvc	r6, [ip, #-326]!	; 0xfffffeba
  ec:	64415f74 	strbvs	r5, [r1], #-3956	; 0xfffff08c
  f0:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
  f4:	49470073 	stmdbmi	r7, {r0, r1, r4, r5, r6}^
  f8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
  fc:	5f726165 	svcpl	0x00726165
 100:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
 104:	5f676e69 	svcpl	0x00676e69
 108:	61656c43 	cmnvs	r5, r3, asr #24
 10c:	6f6c0072 	svcvs	0x006c0072
 110:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 114:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 120:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 124:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
 128:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 12c:	45525c73 	ldrbmi	r5, [r2, #-3187]	; 0xfffff38d
 130:	4c41544e 	cfstrdmi	mvd5, [r1], {78}	; 0x4e
 134:	5c425548 	cfstr64pl	mvdx5, [r2], {72}	; 0x48
 138:	706d6953 	rsbvc	r6, sp, r3, asr r9
 13c:	4f5f656c 	svcmi	0x005f656c
 140:	30305c53 	eorscc	r5, r0, r3, asr ip
 144:	534f2e32 	movtpl	r2, #65074	; 0xfe32
 148:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!	; 0xfffffe84
 14c:	74616c70 	strbtvc	r6, [r1], #-3184	; 0xfffff390
 150:	4e470065 	cdpmi	0, 4, cr0, cr7, cr5, {3}
 154:	20432055 	subcs	r2, r3, r5, asr r0
 158:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
 15c:	6d2d2031 	stcvs	0, cr2, [sp, #-196]!	; 0xffffff3c
 160:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 164:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
 168:	612d7865 	teqvs	sp, r5, ror #16
 16c:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	; 0xffffff1c
 170:	616f6c66 	cmnvs	pc, r6, ror #24
 174:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 178:	6f733d69 	svcvs	0x00733d69
 17c:	70667466 	rsbvc	r7, r6, r6, ror #8
 180:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 184:	6e3d7570 	mrcvs	5, 1, r7, cr13, cr0, {3}
 188:	2d6e6f65 	stclcs	15, cr6, [lr, #-404]!	; 0xfffffe6c
 18c:	76706676 			; <UNDEFINED> instruction: 0x76706676
 190:	6d2d2034 	stcvs	0, cr2, [sp, #-208]!	; 0xffffff30
 194:	73637061 	cmnvc	r3, #97	; 0x61
 198:	20672d20 	rsbcs	r2, r7, r0, lsr #26
 19c:	20334f2d 	eorscs	r4, r3, sp, lsr #30
 1a0:	6f6e662d 	svcvs	0x006e662d
 1a4:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
 1a8:	6e69746c 	cdpvs	4, 6, cr7, cr9, cr12, {3}
 1ac:	75662d20 	strbvc	r2, [r6, #-3360]!	; 0xfffff2e0
 1b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1b4:	2d64656e 	cfstr64cs	mvdx6, [r4, #-440]!	; 0xfffffe48
 1b8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1bc:	74662d20 	strbtvc	r2, [r6], #-3360	; 0xfffff2e0
 1c0:	2d656572 	cfstr64cs	mvdx6, [r5, #-456]!	; 0xfffffe38
 1c4:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
 1c8:	7a69726f 	bvc	1a5cb8c <STACK_SIZE+0x125cb8c>
 1cc:	662d2065 	strtvs	r2, [sp], -r5, rrx
 1d0:	65657274 	strbvs	r7, [r5, #-628]!	; 0xfffffd8c
 1d4:	6365762d 	cmnvs	r5, #47185920	; 0x2d00000
 1d8:	69726f74 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
 1dc:	2d72657a 	cfldr64cs	mvdx6, [r2, #-488]!	; 0xfffffe18
 1e0:	62726576 	rsbsvs	r6, r2, #494927872	; 0x1d800000
 1e4:	3d65736f 	stclcc	3, cr7, [r5, #-444]!	; 0xfffffe44
 1e8:	662d2030 			; <UNDEFINED> instruction: 0x662d2030
 1ec:	732d6f6e 	teqvc	sp, #440	; 0x1b8
 1f0:	63697274 	cmnvs	r9, #116, 4	; 0x40000007
 1f4:	6c612d74 	stclvs	13, cr2, [r1], #-464	; 0xfffffe30
 1f8:	69736169 	ldmdbvs	r3!, {r0, r3, r5, r6, r8, sp, lr}^
 1fc:	2d20676e 	stccs	7, cr6, [r0, #-440]!	; 0xfffffe48
 200:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; 70 <FIQ_BIT+0x30>
 204:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 208:	73006e6f 	movwvc	r6, #3695	; 0xe6f
 20c:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xfffff597
 210:	00657079 	rsbeq	r7, r5, r9, ror r0
 214:	745f6473 	ldrbvc	r6, [pc], #-1139	; 21c <NOINT+0x15c>
 218:	6c665f72 	stclvs	15, cr5, [r6], #-456	; 0xfffffe38
 21c:	6c006761 	stcvs	7, cr6, [r0], {97}	; 0x61
 220:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 224:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 228:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 22c:	616f4c00 	cmnvs	pc, r0, lsl #24
 230:	6f435f64 	svcvs	0x00435f64
 234:	7865746e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
 238:	6e490074 	mcrvs	0, 2, r0, cr9, cr4, {3}
 23c:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 240:	53495f64 	movtpl	r5, #40804	; 0x9f64
 244:	41500052 	cmpmi	r0, r2, asr r0
 248:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
 24c:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
 250:	6174535f 	cmnvs	r4, pc, asr r3
 254:	00737574 	rsbseq	r7, r3, r4, ror r5
 258:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 25c:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 260:	65730074 	ldrbvs	r0, [r3, #-116]!	; 0xffffff8c
 264:	72754374 	rsbsvc	r4, r5, #116, 6	; 0xd0000001
 268:	4e707041 	cdpmi	0, 7, cr7, cr0, cr1, {2}
 26c:	49006d75 	stmdbmi	r0, {r0, r2, r4, r5, r6, r8, sl, fp, sp, lr}
 270:	565f5253 			; <UNDEFINED> instruction: 0x565f5253
 274:	6f746365 	svcvs	0x00746365
 278:	65670072 	strbvs	r0, [r7, #-114]!	; 0xffffff8e
 27c:	72754374 	rsbsvc	r4, r5, #116, 6	; 0xd0000001
 280:	4e707041 	cdpmi	0, 7, cr7, cr0, cr1, {2}
 284:	4b006d75 	blmi	1b860 <IRQ_STACK_SIZE+0x13860>
 288:	5f337965 	svcpl	0x00337965
 28c:	00525349 	subseq	r5, r2, r9, asr #6
 290:	6f626150 	svcvs	0x00626150
 294:	485f7472 	ldmdami	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 298:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 29c:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
 2a0:	31747261 	cmncc	r4, r1, ror #4
 2a4:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 2a8:	0066746e 	rsbeq	r7, r6, lr, ror #8
 2ac:	43484453 	movtmi	r4, #33875	; 0x8453
 2b0:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 2b4:	43494700 	movtmi	r4, #38656	; 0x9700
 2b8:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 2bc:	455f6574 	ldrbmi	r6, [pc, #-1396]	; fffffd50 <PCB_BASE_APP1+0xbb4ffb50>
 2c0:	7300494f 	movwvc	r4, #2383	; 0x94f
 2c4:	6f635f64 	svcvs	0x00635f64
 2c8:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
 2cc:	6f635f64 	svcvs	0x00635f64
 2d0:	656c706d 	strbvs	r7, [ip, #-109]!	; 0xffffff93
 2d4:	665f6574 			; <UNDEFINED> instruction: 0x665f6574
 2d8:	0067616c 	rsbeq	r6, r7, ip, ror #2
 2dc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 2e0:	00707041 	rsbseq	r7, r0, r1, asr #32
 2e4:	75736572 	ldrbvc	r6, [r3, #-1394]!	; 0xfffffa8e
 2e8:	6100746c 	tstvs	r0, ip, ror #8
 2ec:	635f7070 	cmpvs	pc, #112	; 0x70
 2f0:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
 2f4:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
 2f8:	00632e72 	rsbeq	r2, r3, r2, ror lr
 2fc:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 300:	00707041 	rsbseq	r7, r0, r1, asr #32
 304:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 308:	00707041 	rsbseq	r7, r0, r1, asr #32
 30c:	41727563 	cmnmi	r2, r3, ror #10
 310:	754e7070 	strbvc	r7, [lr, #-112]	; 0xffffff90
 314:	7473006d 	ldrbtvc	r0, [r3], #-109	; 0xffffff93
 318:	426b6361 	rsbmi	r6, fp, #-2080374783	; 0x84000001
 31c:	00657361 	rsbeq	r7, r5, r1, ror #6
 320:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 324:	7070415f 	rsbsvc	r4, r0, pc, asr r1
 328:	61747300 	cmnvs	r4, r0, lsl #6
 32c:	694c6b63 	stmdbvs	ip, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
 330:	0074696d 	rsbseq	r6, r4, sp, ror #18
 334:	6e496f43 	cdpvs	15, 4, cr6, cr9, cr3, {2}
 338:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 33c:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 340:	6e69614d 	powvsem	f6, f1, #5.0
 344:	00626c54 	rsbeq	r6, r2, r4, asr ip
 348:	5f707061 	svcpl	0x00707061
 34c:	76726573 			; <UNDEFINED> instruction: 0x76726573
 350:	2e656369 	cdpcs	3, 6, cr6, cr5, cr9, {3}
 354:	6e690063 	cdpvs	0, 6, cr0, cr9, cr3, {3}
 358:	00786564 	rsbseq	r6, r8, r4, ror #10
 35c:	54746553 	ldrbtpl	r6, [r4], #-1363	; 0xfffffaad
 360:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
 364:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
 368:	324c0065 	subcc	r0, ip, #101	; 0x65
 36c:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 370:	416e6165 	cmnmi	lr, r5, ror #2
 374:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 378:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 37c:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 380:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
 384:	00796157 	rsbseq	r6, r9, r7, asr r1
 388:	6e496f43 	cdpvs	15, 4, cr6, cr9, cr3, {2}
 38c:	6d4d7469 	cfstrdvs	mvd7, [sp, #-420]	; 0xfffffe5c
 390:	646e4175 	strbtvs	r4, [lr], #-373	; 0xfffffe8b
 394:	324c314c 	subcc	r3, ip, #76, 2
 398:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 39c:	6f430065 	svcvs	0x00430065
 3a0:	50746547 	rsbspl	r6, r4, r7, asr #10
 3a4:	6f726641 	svcvs	0x00726641
 3a8:	0041566d 	subeq	r5, r1, sp, ror #12
 3ac:	5f43324c 	svcpl	0x0043324c
 3b0:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 3b4:	6500656c 	strvs	r6, [r0, #-1388]	; 0xfffffa94
 3b8:	6f6e7978 	svcvs	0x006e7978
 3bc:	6d735f73 	ldclvs	15, cr5, [r3, #-460]!	; 0xfffffe34
 3c0:	6f430063 	svcvs	0x00430063
 3c4:	61736944 	cmnvs	r3, r4, asr #18
 3c8:	42656c62 	rsbmi	r6, r5, #25088	; 0x6200
 3cc:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 3d0:	65725068 	ldrbvs	r5, [r2, #-104]!	; 0xffffff98
 3d4:	74636964 	strbtvc	r6, [r3], #-2404	; 0xfffff69c
 3d8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 3dc:	6d754e6e 	ldclvs	14, cr4, [r5, #-440]!	; 0xfffffe48
 3e0:	6553664f 	ldrbvs	r6, [r3, #-1615]	; 0xfffff9b1
 3e4:	324c0063 	subcc	r0, ip, #99	; 0x63
 3e8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 3ec:	416e6165 	cmnmi	lr, r5, ror #2
 3f0:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 3f4:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 3f8:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 3fc:	0041505f 	subeq	r5, r1, pc, asr r0
 400:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
 404:	52534f74 	subspl	r4, r3, #116, 30	; 0x1d0
 408:	50646165 	rsbpl	r6, r4, r5, ror #2
 40c:	6f430041 	svcvs	0x00430041
 410:	55746547 	ldrbpl	r6, [r4, #-1351]!	; 0xfffffab9
 414:	57726573 			; <UNDEFINED> instruction: 0x57726573
 418:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
 41c:	43004150 	movwmi	r4, #336	; 0x150
 420:	616e456f 	cmnvs	lr, pc, ror #10
 424:	44656c62 	strbtmi	r6, [r5], #-3170	; 0xfffff39e
 428:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 42c:	6f430065 	svcvs	0x00430065
 430:	65535454 	ldrbvs	r5, [r3, #-1108]	; 0xfffffbac
 434:	314c5f74 	hvccc	50676	; 0xc5f4
 438:	7500324c 	strvc	r3, [r0, #-588]	; 0xfffffdb4
 43c:	74536156 	ldrbvc	r6, [r3], #-342	; 0xfffffeaa
 440:	00747261 	rsbseq	r7, r4, r1, ror #4
 444:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
 448:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 44c:	50324c65 	eorspl	r4, r2, r5, ror #24
 450:	65666572 	strbvs	r6, [r6, #-1394]!	; 0xfffffa8e
 454:	48686374 	stmdami	r8!, {r2, r4, r5, r6, r8, r9, sp, lr}^
 458:	00746e69 	rsbseq	r6, r4, r9, ror #28
 45c:	5f43324c 	svcpl	0x0043324c
 460:	61656c43 	cmnvs	r5, r3, asr #24
 464:	41505f6e 	cmpmi	r0, lr, ror #30
 468:	43324c00 	teqmi	r2, #0, 24
 46c:	766e495f 			; <UNDEFINED> instruction: 0x766e495f
 470:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 474:	5f657461 	svcpl	0x00657461
 478:	006c6c41 	rsbeq	r6, ip, r1, asr #24
 47c:	72747461 	rsbsvc	r7, r4, #1627389952	; 0x61000000
 480:	61567500 	cmpvs	r6, r0, lsl #10
 484:	00646e45 	rsbeq	r6, r4, r5, asr #28
 488:	6e456f43 	cdpvs	15, 4, cr6, cr5, cr3, {2}
 48c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 490:	7250324c 	subsvc	r3, r0, #76, 4	; 0xc0000004
 494:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
 498:	69486863 	stmdbvs	r8, {r0, r1, r5, r6, fp, sp, lr}^
 49c:	4c00746e 	cfstrsmi	mvf7, [r0], {110}	; 0x6e
 4a0:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 4a4:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 4a8:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 4ac:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 4b0:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 4b4:	41565f65 	cmpmi	r6, r5, ror #30
 4b8:	436f4300 	cmnmi	pc, #0, 6
 4bc:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 4c0:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 4c4:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 4c8:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 4cc:	61434465 	cmpvs	r3, r5, ror #8
 4d0:	49656863 	stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^
 4d4:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
 4d8:	446f4300 	strbtmi	r4, [pc], #-768	; 4e0 <ABORT_STACK_SIZE+0xe0>
 4dc:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 4e0:	4349656c 	movtmi	r6, #38252	; 0x956c
 4e4:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 4e8:	43324c00 	teqmi	r2, #0, 24
 4ec:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
 4f0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 4f4:	31706300 	cmncc	r0, r0, lsl #6
 4f8:	00632e35 	rsbeq	r2, r3, r5, lsr lr
 4fc:	6e456f43 	cdpvs	15, 4, cr6, cr5, cr3, {2}
 500:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 504:	6e617242 	cdpvs	2, 6, cr7, cr1, cr2, {2}
 508:	72506863 	subsvc	r6, r0, #6488064	; 0x630000
 50c:	63696465 	cmnvs	r9, #1694498816	; 0x65000000
 510:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
 514:	546f4300 	strbtpl	r4, [pc], #-768	; 51c <ABORT_STACK_SIZE+0x11c>
 518:	74655354 	strbtvc	r5, [r5], #-852	; 0xfffffcac
 51c:	00314c5f 	eorseq	r4, r1, pc, asr ip
 520:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
 524:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 528:	756d4d65 	strbvc	r4, [sp, #-3429]!	; 0xfffff29b
 52c:	536f4300 	cmnpl	pc, #0, 6
 530:	54547465 	ldrbpl	r7, [r4], #-1125	; 0xfffffb9b
 534:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
 538:	43324c00 	teqmi	r2, #0, 24
 53c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 540:	575f6e61 	ldrbpl	r6, [pc, -r1, ror #28]
 544:	43007961 	movwmi	r7, #2401	; 0x961
 548:	7465476f 	strbtvc	r4, [r5], #-1903	; 0xfffff891
 54c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 550:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
 554:	43004150 	movwmi	r4, #336	; 0x150
 558:	616e456f 	cmnvs	lr, pc, ror #10
 55c:	4d656c62 	stclmi	12, cr6, [r5, #-392]!	; 0xfffffe78
 560:	4c00756d 	cfstr32mi	mvfx7, [r0], {109}	; 0x6d
 564:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 568:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 56c:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 570:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 574:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 578:	61575f65 	cmpvs	r7, r5, ror #30
 57c:	50750079 	rsbspl	r0, r5, r9, ror r0
 580:	61745361 	cmnvs	r4, r1, ror #6
 584:	4c007472 	cfstrsmi	mvf7, [r0], {114}	; 0x72
 588:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 58c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 590:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
 594:	00796157 	rsbseq	r6, r9, r7, asr r1
 598:	74536f43 	ldrbvc	r6, [r3], #-3907	; 0xfffff0bd
 59c:	6d4d706f 	stclvs	0, cr7, [sp, #-444]	; 0xfffffe44
 5a0:	646e4175 	strbtvs	r4, [lr], #-373	; 0xfffffe8b
 5a4:	324c314c 	subcc	r3, ip, #76, 2
 5a8:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 5ac:	324c0065 	subcc	r0, ip, #101	; 0x65
 5b0:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
 5b4:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 5b8:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 5bc:	0041505f 	subeq	r5, r1, pc, asr r0
 5c0:	74536f43 	ldrbvc	r6, [r3], #-3907	; 0xfffff0bd
 5c4:	4d747261 	lfmmi	f7, 2, [r4, #-388]!	; 0xfffffe7c
 5c8:	6e41756d 	cdpvs	5, 4, cr7, cr1, cr13, {3}
 5cc:	4c314c64 	ldcmi	12, cr4, [r1], #-400	; 0xfffffe70
 5d0:	63614332 	cmnvs	r1, #-939524096	; 0xc8000000
 5d4:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
 5d8:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
 5dc:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 5e0:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 5e4:	61575f65 	cmpvs	r7, r5, ror #30
 5e8:	324c0079 	subcc	r0, ip, #121	; 0x79
 5ec:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 5f0:	416e6165 	cmnmi	lr, r5, ror #2
 5f4:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 5f8:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 5fc:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 600:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
 604:	536f4300 	cmnpl	pc, #0, 6
 608:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 60c:	41756d4d 	cmnmi	r5, sp, asr #26
 610:	4344646e 	movtmi	r6, #17518	; 0x446e
 614:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 618:	43324c00 	teqmi	r2, #0, 24
 61c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 620:	415f6e61 	cmpmi	pc, r1, ror #28
 624:	43006c6c 	movwmi	r6, #3180	; 0xc6c
 628:	766e496f 	strbtvc	r4, [lr], -pc, ror #18
 62c:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 630:	44657461 	strbtmi	r7, [r5], #-1121	; 0xfffffb9f
 634:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 638:	646e4965 	strbtvs	r4, [lr], #-2405	; 0xfffff69b
 63c:	43007865 	movwmi	r7, #2149	; 0x865
 640:	7465536f 	strbtvc	r5, [r5], #-879	; 0xfffffc91
 644:	616d6f44 	cmnvs	sp, r4, asr #30
 648:	43006e69 	movwmi	r6, #3689	; 0xe69
 64c:	616e456f 	cmnvs	lr, pc, ror #10
 650:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
 654:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 658:	324c0065 	subcc	r0, ip, #101	; 0x65
 65c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
 660:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 664:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 668:	0041565f 	subeq	r5, r1, pc, asr r6
 66c:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
 670:	57534f74 			; <UNDEFINED> instruction: 0x57534f74
 674:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
 678:	43004150 	movwmi	r4, #336	; 0x150
 67c:	7369446f 	cmnvc	r9, #1862270976	; 0x6f000000
 680:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 684:	63614344 	cmnvs	r1, #68, 6	; 0x10000001
 688:	43006568 	movwmi	r6, #1384	; 0x568
 68c:	766e496f 	strbtvc	r4, [lr], -pc, ror #18
 690:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 694:	49657461 	stmdbmi	r5!, {r0, r5, r6, sl, ip, sp, lr}^
 698:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 69c:	324c0065 	subcc	r0, ip, #101	; 0x65
 6a0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 6a4:	5f6e6165 	svcpl	0x006e6165
 6a8:	70004156 	andvc	r4, r0, r6, asr r1
 6ac:	006f6972 	rsbeq	r6, pc, r2, ror r9	; <UNPREDICTABLE>
 6b0:	49434349 	stmdbmi	r3, {r0, r3, r6, r8, r9, lr}^
 6b4:	47005241 	strmi	r5, [r0, -r1, asr #4]
 6b8:	535f4349 	cmppl	pc, #603979777	; 0x24000001
 6bc:	505f7465 	subspl	r7, pc, r5, ror #8
 6c0:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
 6c4:	5f797469 	svcpl	0x00797469
 6c8:	6b73614d 	blvs	1cd8c04 <STACK_SIZE+0x14d8c04>
 6cc:	75706300 	ldrbvc	r6, [r0, #-768]!	; 0xfffffd00
 6d0:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 6d4:	0064695f 	rsbeq	r6, r4, pc, asr r9
 6d8:	49434349 	stmdbmi	r3, {r0, r3, r6, r8, r9, lr}^
 6dc:	76005243 	strvc	r5, [r0], -r3, asr #4
 6e0:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
 6e4:	44434900 	strbmi	r4, [r3], #-2304	; 0xfffff700
 6e8:	52455349 	subpl	r5, r5, #603979777	; 0x24000001
 6ec:	43490030 	movtmi	r0, #36912	; 0x9030
 6f0:	45434944 	strbmi	r4, [r3, #-2372]	; 0xfffff6bc
 6f4:	47006e52 	smlsdmi	r0, r2, lr, r6
 6f8:	535f4349 	cmppl	pc, #603979777	; 0x24000001
 6fc:	495f7465 	ldmdbmi	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 700:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 704:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
 708:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 70c:	7469726f 	strbtvc	r7, [r9], #-623	; 0xfffffd91
 710:	43490079 	movtmi	r0, #36985	; 0x9079
 714:	50434944 	subpl	r4, r3, r4, asr #18
 718:	47003052 	smlsdmi	r0, r2, r0, r3
 71c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 720:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 724:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
 728:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
 72c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 730:	43494700 	movtmi	r4, #38656	; 0x9700
 734:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
 738:	6f72505f 	svcvs	0x0072505f
 73c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
 740:	545f726f 	ldrbpl	r7, [pc], #-623	; 748 <ABORT_STACK_SIZE+0x348>
 744:	65677261 	strbvs	r7, [r7, #-609]!	; 0xfffffd9f
 748:	43490074 	movtmi	r0, #36980	; 0x9074
 74c:	52504944 	subspl	r4, r0, #68, 18	; 0x110000
 750:	43490030 	movtmi	r0, #36912	; 0x9030
 754:	54504944 	ldrbpl	r4, [r0], #-2372	; 0xfffff6bc
 758:	49003052 	stmdbmi	r0, {r1, r4, r6, ip, sp}
 75c:	4f454343 	svcmi	0x00454343
 760:	63005249 	movwvs	r5, #585	; 0x249
 764:	64697570 	strbtvs	r7, [r9], #-1392	; 0xfffffa90
 768:	43494700 	movtmi	r4, #38656	; 0x9700
 76c:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
 770:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 774:	455f7470 	ldrbmi	r7, [pc, #-1136]	; 30c <NOINT+0x24c>
 778:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 77c:	49470065 	stmdbmi	r7, {r0, r2, r5, r6}^
 780:	65525f43 	ldrbvs	r5, [r2, #-3907]	; 0xfffff0bd
 784:	495f6461 	ldmdbmi	pc, {r0, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 788:	4341544e 	movtmi	r5, #5198	; 0x144e
 78c:	4349004b 	movtmi	r0, #36939	; 0x904b
 790:	45534944 	ldrbmi	r4, [r3, #-2372]	; 0xfffff6bc
 794:	67006e52 	smlsdvs	r0, r2, lr, r6
 798:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
 79c:	44434900 	strbmi	r4, [r3], #-2304	; 0xfffff700
 7a0:	52454349 	subpl	r4, r5, #603979777	; 0x24000001
 7a4:	49470030 	stmdbmi	r7, {r4, r5}^
 7a8:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
 7ac:	6172656e 	cmnvs	r2, lr, ror #10
 7b0:	535f6574 	cmppl	pc, #116, 10	; 0x1d000000
 7b4:	49004947 	stmdbmi	r0, {r0, r1, r2, r6, r8, fp, lr}
 7b8:	4d504343 	ldclmi	3, cr4, [r0, #-268]	; 0xfffffef4
 7bc:	49470052 	stmdbmi	r7, {r1, r4, r6}^
 7c0:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
 7c4:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 7c8:	6f747562 	svcvs	0x00747562
 7cc:	6e455f72 	mcrvs	15, 2, r5, cr5, cr2, {3}
 7d0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 7d4:	75706300 	ldrbvc	r6, [r0, #-768]!	; 0xfffffd00
 7d8:	00746962 	rsbseq	r6, r4, r2, ror #18
 7dc:	69746e69 	ldmdbvs	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
 7e0:	61740064 	cmnvs	r4, r4, rrx
 7e4:	74676572 	strbtvc	r6, [r7], #-1394	; 0xfffffa8e
 7e8:	746c6966 	strbtvc	r6, [ip], #-2406	; 0xfffff69a
 7ec:	47007265 	strmi	r7, [r0, -r5, ror #4]
 7f0:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
 7f4:	495f5550 	ldmdbmi	pc, {r4, r6, r8, sl, ip, lr}^	; <UNPREDICTABLE>
 7f8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 7fc:	65636166 	strbvs	r6, [r3, #-358]!	; 0xfffffe9a
 800:	616e455f 	cmnvs	lr, pc, asr r5
 804:	00656c62 	rsbeq	r6, r5, r2, ror #24
 808:	5f64634c 	svcpl	0x0064634c
 80c:	73747550 	cmnvc	r4, #80, 10	; 0x14000000
 810:	6e614800 	cdpvs	8, 6, cr4, cr1, cr0, {0}
 814:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
 818:	72410065 	subvc	r0, r1, #101	; 0x65
 81c:	6e695772 	mcrvs	7, 3, r5, cr9, cr2, {3}
 820:	6f666e49 	svcvs	0x00666e49
 824:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 828:	726c435f 	rsbvc	r4, ip, #2080374785	; 0x7c000001
 82c:	7263535f 	rsbvc	r5, r3, #2080374785	; 0x7c000001
 830:	006e6565 	rsbeq	r6, lr, r5, ror #10
 834:	66736261 	ldrbtvs	r6, [r3], -r1, ror #4
 838:	735f7000 	cmpvc	pc, #0
 83c:	78657a69 	stmdavc	r5!, {r0, r3, r5, r6, r9, fp, ip, sp, lr}^
 840:	735f7000 	cmpvc	pc, #0
 844:	79657a69 	stmdbvc	r5!, {r0, r3, r5, r6, r9, fp, ip, sp, lr}^
 848:	6e6f6a00 	vmulvs.f32	s13, s30, s0
 84c:	634c0067 	movtvs	r0, #49255	; 0xc067
 850:	69575f64 	ldmdbvs	r7, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 854:	6e495f6e 	cdpvs	15, 4, cr5, cr9, cr14, {3}
 858:	4c007469 	cfstrsmi	mvf7, [r0], {105}	; 0x69
 85c:	445f6463 	ldrbmi	r6, [pc], #-1123	; 864 <ABORT_STACK_SIZE+0x464>
 860:	5f776172 	svcpl	0x00776172
 864:	6b636142 	blvs	18d8d74 <STACK_SIZE+0x10d8d74>
 868:	6c6f435f 	stclvs	3, cr4, [pc], #-380	; 6f4 <ABORT_STACK_SIZE+0x2f4>
 86c:	6c00726f 	sfmvs	f7, 4, [r0], {111}	; 0x6f
 870:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
 874:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 878:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
 87c:	5f746365 	svcpl	0x00746365
 880:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 884:	6172465f 	cmnvs	r2, pc, asr r6
 888:	425f656d 	subsmi	r6, pc, #457179136	; 0x1b400000
 88c:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 890:	73760072 	cmnvc	r6, #114	; 0x72
 894:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 898:	4c006674 	stcmi	6, cr6, [r0], {116}	; 0x74
 89c:	475f6463 	ldrbmi	r6, [pc, -r3, ror #8]
 8a0:	505f7465 	subspl	r7, pc, r5, ror #8
 8a4:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
 8a8:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 8ac:	6172445f 	cmnvs	r2, pc, asr r4
 8b0:	6d495f77 	stclvs	15, cr5, [r9, #-476]	; 0xfffffe24
 8b4:	00656761 	rsbeq	r6, r5, r1, ror #14
 8b8:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
 8bc:	65705f73 	ldrbvs	r5, [r0, #-3955]!	; 0xfffff08d
 8c0:	69705f72 	ldmdbvs	r0!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 8c4:	006c6578 	rsbeq	r6, ip, r8, ror r5
 8c8:	70617267 	rsbvc	r7, r1, r7, ror #4
 8cc:	73636968 	cmnvc	r3, #104, 18	; 0x1a0000
 8d0:	4c00632e 	stcmi	3, cr6, [r0], {46}	; 0x2e
 8d4:	445f6463 	ldrbmi	r6, [pc], #-1123	; 8dc <ABORT_STACK_SIZE+0x4dc>
 8d8:	5f776172 	svcpl	0x00776172
 8dc:	43415453 	movtmi	r5, #5203	; 0x1453
 8e0:	634c004b 	movtvs	r0, #49227	; 0xc04b
 8e4:	72425f64 	subvc	r5, r2, #100, 30	; 0x190
 8e8:	74686769 	strbtvc	r6, [r8], #-1897	; 0xfffff897
 8ec:	7373656e 	cmnvc	r3, #461373440	; 0x1b800000
 8f0:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
 8f4:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 72c <ABORT_STACK_SIZE+0x32c>
 8f8:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 8fc:	6172445f 	cmnvs	r2, pc, asr r4
 900:	4d425f77 	stclmi	15, cr5, [r2, #-476]	; 0xfffffe24
 904:	68630050 	stmdavs	r3!, {r4, r6}^
 908:	6200326f 	andvs	r3, r0, #-268435450	; 0xf0000006
 90c:	616d7469 	cmnvs	sp, r9, ror #8
 910:	5f006b73 	svcpl	0x00006b73
 914:	7473616c 	ldrbtvc	r6, [r3], #-364	; 0xfffffe94
 918:	6f6f6c00 	svcvs	0x006f6c00
 91c:	4c700070 	ldclmi	0, cr0, [r0], #-448	; 0xfffffe40
 920:	62466463 	subvs	r6, r6, #1660944384	; 0x63000000
 924:	65737500 	ldrbvs	r7, [r3, #-1280]!	; 0xfffffb00
 928:	5f5f0063 	svcpl	0x005f0063
 92c:	63756e67 	cmnvs	r5, #1648	; 0x670
 930:	5f61765f 	svcpl	0x0061765f
 934:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
 938:	66666f00 	strbtvs	r6, [r6], -r0, lsl #30
 93c:	00746573 	rsbseq	r6, r4, r3, ror r5
 940:	5f4e4957 	svcpl	0x004e4957
 944:	4f464e49 	svcmi	0x00464e49
 948:	0054535f 	subseq	r5, r4, pc, asr r3
 94c:	65676170 	strbvs	r6, [r7, #-368]!	; 0xfffffe90
 950:	6469775f 	strbtvs	r7, [r9], #-1887	; 0xfffff8a1
 954:	53006874 	movwpl	r6, #2164	; 0x874
 958:	63656c65 	cmnvs	r5, #25856	; 0x6500
 95c:	5f646574 	svcpl	0x00646574
 960:	006e6977 	rsbeq	r6, lr, r7, ror r9
 964:	5f44434c 	svcpl	0x0044434c
 968:	636f6c43 	cmnvs	pc, #17152	; 0x4300
 96c:	6e495f6b 	cdpvs	15, 4, cr5, cr9, cr11, {3}
 970:	6f007469 	svcvs	0x00007469
 974:	735f6666 	cmpvc	pc, #106954752	; 0x6600000
 978:	00657a69 	rsbeq	r7, r5, r9, ror #20
 97c:	64696d5f 	strbtvs	r6, [r9], #-3423	; 0xfffff2a1
 980:	00656c64 	rsbeq	r6, r5, r4, ror #24
 984:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 988:	7700676e 	strvc	r6, [r0, -lr, ror #14]
 98c:	695f6e69 	ldmdbvs	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 990:	5f760064 	svcpl	0x00760064
 994:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 998:	5f760078 	svcpl	0x00760078
 99c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 9a0:	61640079 	smcvs	16393	; 0x4009
 9a4:	4c006174 	stfmis	f6, [r0], {116}	; 0x74
 9a8:	495f6463 	ldmdbmi	pc, {r0, r1, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 9ac:	0074696e 	rsbseq	r6, r4, lr, ror #18
 9b0:	46727241 	ldrbtmi	r7, [r2], -r1, asr #4
 9b4:	6c655362 	stclvs	3, cr5, [r5], #-392	; 0xfffffe78
 9b8:	615f5f00 	cmpvs	pc, r0, lsl #30
 9bc:	634c0070 	movtvs	r0, #49264	; 0xc070
 9c0:	75505f64 	ldrbvc	r5, [r0, #-3940]	; 0xfffff09c
 9c4:	69505f74 	ldmdbvs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 9c8:	006c6578 	rsbeq	r6, ip, r8, ror r5
 9cc:	5f64634c 	svcpl	0x0064634c
 9d0:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
 9d4:	4c006674 	stcmi	6, cr6, [r0], {116}	; 0x74
 9d8:	475f6463 	ldrbmi	r6, [pc, -r3, ror #8]
 9dc:	495f7465 	ldmdbmi	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 9e0:	5f6f666e 	svcpl	0x006f666e
 9e4:	00504d42 	subseq	r4, r0, r2, asr #26
 9e8:	67696568 	strbvs	r6, [r9, -r8, ror #10]!
 9ec:	44007468 	strmi	r7, [r0], #-1128	; 0xfffffb98
 9f0:	6c707369 	ldclvs	3, cr7, [r0], #-420	; 0xfffffe5c
 9f4:	665f7961 	ldrbvs	r7, [pc], -r1, ror #18
 9f8:	656d6172 	strbvs	r6, [sp, #-370]!	; 0xfffffe8e
 9fc:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 a00:	6172445f 	cmnvs	r2, pc, asr r4
 a04:	61425f77 	hvcvs	9719	; 0x25f7
 a08:	75620072 	strbvc	r0, [r2, #-114]!	; 0xffffff8e
 a0c:	756e5f66 	strbvc	r5, [lr, #-3942]!	; 0xfffff09a
 a10:	634c006d 	movtvs	r0, #49261	; 0xc06d
 a14:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 a18:	4c5f7761 	mrrcmi	7, 6, r7, pc, cr1	; <UNPREDICTABLE>
 a1c:	00656e69 	rsbeq	r6, r5, r9, ror #28
 a20:	6f636b62 	svcvs	0x00636b62
 a24:	00726f6c 	rsbseq	r6, r2, ip, ror #30
 a28:	38676e65 	stmdacc	r7!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 a2c:	00363178 	eorseq	r3, r6, r8, ror r1
 a30:	735f6266 	cmpvc	pc, #1610612742	; 0x60000006
 a34:	00657a69 	rsbeq	r7, r5, r9, ror #20
 a38:	706d6574 	rsbvc	r6, sp, r4, ror r5
 a3c:	77656e00 	strbvc	r6, [r5, -r0, lsl #28]!
 a40:	6f6c6f43 	svcvs	0x006c6f43
 a44:	5f5f0072 	svcpl	0x005f0072
 a48:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
 a4c:	00747369 	rsbseq	r7, r4, r9, ror #6
 a50:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
 a54:	64657463 	strbtvs	r7, [r5], #-1123	; 0xfffffb9d
 a58:	6172665f 	cmnvs	r2, pc, asr r6
 a5c:	6200656d 	andvs	r6, r0, #457179136	; 0x1b400000
 a60:	6d5f7070 	ldclvs	0, cr7, [pc, #-448]	; 8a8 <ABORT_STACK_SIZE+0x4a8>
 a64:	0065646f 	rsbeq	r6, r5, pc, ror #8
 a68:	5f64634c 	svcpl	0x0064634c
 a6c:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 a70:	504d425f 	subpl	r4, sp, pc, asr r2
 a74:	6c69465f 	stclvs	6, cr4, [r9], #-380	; 0xfffffe84
 a78:	34325f65 	ldrtcc	r5, [r2], #-3941	; 0xfffff09b
 a7c:	00707062 	rsbseq	r7, r0, r2, rrx
 a80:	5f64634c 	svcpl	0x0064634c
 a84:	5f676e45 	svcpl	0x00676e45
 a88:	63747550 	cmnvs	r4, #80, 10	; 0x14000000
 a8c:	6f6c0068 	svcvs	0x006c0068
 a90:	0073706f 	rsbseq	r7, r3, pc, rrx
 a94:	6c656475 	cfstrdvs	mvd6, [r5], #-468	; 0xfffffe2c
 a98:	665f7961 	ldrbvs	r7, [pc], -r1, ror #18
 a9c:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 aa0:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
 aa4:	5f746365 	svcpl	0x00746365
 aa8:	70736944 	rsbsvc	r6, r3, r4, asr #18
 aac:	5f79616c 	svcpl	0x0079616c
 ab0:	6d617246 	sfmvs	f7, 2, [r1, #-280]!	; 0xfffffee8
 ab4:	75425f65 	strbvc	r5, [r2, #-3941]	; 0xfffff09b
 ab8:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
 abc:	736f7000 	cmnvc	pc, #0
 ac0:	6f700078 	svcvs	0x00700078
 ac4:	5f007973 	svcpl	0x00007973
 ac8:	73726966 	cmnvc	r2, #1671168	; 0x198000
 acc:	61680074 	smcvs	32772	; 0x8004
 ad0:	7836316e 	ldmdavc	r6!, {r1, r2, r3, r5, r6, r8, ip, sp}
 ad4:	4c003631 	stcmi	6, cr3, [r0], {49}	; 0x31
 ad8:	475f6463 	ldrbmi	r6, [pc, -r3, ror #8]
 adc:	505f7465 	subspl	r7, pc, r5, ror #8
 ae0:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
 ae4:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
 ae8:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 aec:	756f6400 	strbvc	r6, [pc, #-1024]!	; 6f4 <ABORT_STACK_SIZE+0x2f4>
 af0:	00656c62 	rsbeq	r6, r5, r2, ror #24
 af4:	5f64634c 	svcpl	0x0064634c
 af8:	5f6e6148 	svcpl	0x006e6148
 afc:	63747550 	cmnvs	r4, #80, 10	; 0x14000000
 b00:	654b0068 	strbvs	r0, [fp, #-104]	; 0xffffff98
 b04:	61575f79 	cmpvs	r7, r9, ror pc
 b08:	4b5f7469 	blmi	17ddcb4 <STACK_SIZE+0xfddcb4>
 b0c:	505f7965 	subspl	r7, pc, r5, ror #18
 b10:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 b14:	4b006465 	blmi	19cb0 <IRQ_STACK_SIZE+0x11cb0>
 b18:	475f7965 	ldrbmi	r7, [pc, -r5, ror #18]
 b1c:	4b5f7465 	blmi	17ddcb8 <STACK_SIZE+0xfddcb8>
 b20:	505f7965 	subspl	r7, pc, r5, ror #18
 b24:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 b28:	4b006465 	blmi	19cc4 <IRQ_STACK_SIZE+0x11cc4>
 b2c:	495f7965 	ldmdbmi	pc, {r0, r2, r5, r6, r8, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 b30:	495f5253 	ldmdbmi	pc, {r0, r1, r4, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 b34:	0074696e 	rsbseq	r6, r4, lr, ror #18
 b38:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
 b3c:	654b0063 	strbvs	r0, [fp, #-99]	; 0xffffff9d
 b40:	6f505f79 	svcvs	0x00505f79
 b44:	495f6c6c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 b48:	0074696e 	rsbseq	r6, r4, lr, ror #18
 b4c:	5f79654b 	svcpl	0x0079654b
 b50:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
 b54:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
 b58:	6c65525f 	sfmvs	f5, 2, [r5], #-380	; 0xfffffe84
 b5c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 b60:	654b0064 	strbvs	r0, [fp, #-100]	; 0xffffff9c
 b64:	53495f79 	movtpl	r5, #40825	; 0x9f79
 b68:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
 b6c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 b70:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
 b74:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
 b78:	79616c70 	stmdbvc	r1!, {r4, r5, r6, sl, fp, sp, lr}^
 b7c:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
 b80:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 b84:	656c0074 	strbvs	r0, [ip, #-116]!	; 0xffffff8c
 b88:	00632e64 	rsbeq	r2, r3, r4, ror #28
 b8c:	6e69614d 	powvsem	f6, f1, #5.0
 b90:	72615500 	rsbvc	r5, r1, #0, 10
 b94:	495f3174 	ldmdbmi	pc, {r2, r4, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 b98:	0074696e 	rsbseq	r6, r4, lr, ror #18
 b9c:	6e69616d 	powvsez	f6, f1, #5.0
 ba0:	4100632e 	tstmi	r0, lr, lsr #6
 ba4:	525f7070 	subspl	r7, pc, #112	; 0x70
 ba8:	00646165 	rsbeq	r6, r4, r5, ror #2
 bac:	74636573 	strbtvc	r6, [r3], #-1395	; 0xfffffa8d
 bb0:	5300726f 	movwpl	r7, #623	; 0x26f
 bb4:	65525f44 	ldrbvs	r5, [r2, #-3908]	; 0xfffff0bc
 bb8:	535f6461 	cmppl	pc, #1627389952	; 0x61000000
 bbc:	6f746365 	svcvs	0x00746365
 bc0:	61550072 	cmpvs	r5, r2, ror r0
 bc4:	5f317472 	svcpl	0x00317472
 bc8:	5f525349 	svcpl	0x00525349
 bcc:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 bd0:	5400656c 	strpl	r6, [r0], #-1388	; 0xfffffa94
 bd4:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 bd8:	6e495f30 	mcrvs	15, 2, r5, cr9, cr0, {1}
 bdc:	65445f74 	strbvs	r5, [r4, #-3956]	; 0xfffff08c
 be0:	0079616c 	rsbseq	r6, r9, ip, ror #2
 be4:	7262735f 	rsbvc	r7, r2, #2080374785	; 0x7c000001
 be8:	6547006b 	strbvs	r0, [r7, #-107]	; 0xffffff95
 bec:	65485f74 	strbvs	r5, [r8, #-3956]	; 0xfffff08c
 bf0:	4c5f7061 	mrrcmi	0, 6, r7, pc, cr1	; <UNPREDICTABLE>
 bf4:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xfffff297
 bf8:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
 bfc:	6174535f 	cmnvs	r4, pc, asr r3
 c00:	4c5f6b63 	mrrcmi	11, 6, r6, pc, cr3	; <UNPREDICTABLE>
 c04:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xfffff297
 c08:	6e757200 	cdpvs	2, 7, cr7, cr5, cr0, {0}
 c0c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 c10:	6300632e 	movwvs	r6, #814	; 0x32e
 c14:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
 c18:	4700745f 	smlsdmi	r0, pc, r4, r7	; <UNPREDICTABLE>
 c1c:	535f7465 	cmppl	pc, #1694498816	; 0x65000000
 c20:	6b636174 	blvs	18d91f8 <STACK_SIZE+0x10d91f8>
 c24:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
 c28:	65680065 	strbvs	r0, [r8, #-101]!	; 0xffffff9b
 c2c:	70007061 	andvc	r7, r0, r1, rrx
 c30:	48766572 	ldmdami	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 c34:	00706165 	rsbseq	r6, r0, r5, ror #2
 c38:	7478656e 	ldrbtvc	r6, [r8], #-1390	; 0xfffffa92
 c3c:	70616548 	rsbvc	r6, r1, r8, asr #10
 c40:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
 c44:	6165485f 	cmnvs	r5, pc, asr r8
 c48:	61425f70 	hvcvs	9712	; 0x25f0
 c4c:	5f006573 	svcpl	0x00006573
 c50:	5f495a5f 	svcpl	0x00495a5f
 c54:	494d494c 	stmdbmi	sp, {r2, r3, r6, r8, fp, lr}^
 c58:	005f5f54 	subseq	r5, pc, r4, asr pc	; <UNPREDICTABLE>
 c5c:	43484453 	movtmi	r4, #33875	; 0x8453
 c60:	444d435f 	strbmi	r4, [sp], #-863	; 0xfffffca1
 c64:	44530030 	ldrbmi	r0, [r3], #-48	; 0xffffffd0
 c68:	435f4348 	cmpmi	pc, #72, 6	; 0x20000001
 c6c:	6b636f6c 	blvs	18dca24 <STACK_SIZE+0x10dca24>
 c70:	6f74535f 	svcvs	0x0074535f
 c74:	44530070 	ldrbmi	r0, [r3], #-112	; 0xffffff90
 c78:	435f4348 	cmpmi	pc, #72, 6	; 0x20000001
 c7c:	0032444d 	eorseq	r4, r2, sp, asr #8
 c80:	43484453 	movtmi	r4, #33875	; 0x8453
 c84:	444d435f 	strbmi	r4, [sp], #-863	; 0xfffffca1
 c88:	44530033 	ldrbmi	r0, [r3], #-51	; 0xffffffcd
 c8c:	435f4348 	cmpmi	pc, #72, 6	; 0x20000001
 c90:	0037444d 	eorseq	r4, r7, sp, asr #8
 c94:	43484453 	movtmi	r4, #33875	; 0x8453
 c98:	444d435f 	strbmi	r4, [sp], #-863	; 0xfffffca1
 c9c:	44530038 	ldrbmi	r0, [r3], #-56	; 0xffffffc8
 ca0:	495f4348 	ldmdbmi	pc, {r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 ca4:	455f5253 	ldrbmi	r5, [pc, #-595]	; a59 <ABORT_STACK_SIZE+0x659>
 ca8:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 cac:	44530065 	ldrbmi	r0, [r3], #-101	; 0xffffff9b
 cb0:	425f4348 	subsmi	r4, pc, #72, 6	; 0x20000001
 cb4:	6f507375 	svcvs	0x00507375
 cb8:	5f726577 	svcpl	0x00726577
 cbc:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
 cc0:	006c6f72 	rsbeq	r6, ip, r2, ror pc
 cc4:	43484453 	movtmi	r4, #33875	; 0x8453
 cc8:	444d435f 	strbmi	r4, [sp], #-863	; 0xfffffca1
 ccc:	74003535 	strvc	r3, [r0], #-1333	; 0xfffffacb
 cd0:	635f706d 	cmpvs	pc, #109	; 0x6d
 cd4:	00617061 	rsbeq	r7, r1, r1, rrx
 cd8:	63686473 	cmnvs	r8, #1929379840	; 0x73000000
 cdc:	5300632e 	movwpl	r6, #814	; 0x32e
 ce0:	5f434844 	svcpl	0x00434844
 ce4:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xfffff0b0
 ce8:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 cec:	44530074 	ldrbmi	r0, [r3], #-116	; 0xffffff8c
 cf0:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 cf4:	535f6574 	cmppl	pc, #116, 10	; 0x1d000000
 cf8:	6f746365 	svcvs	0x00746365
 cfc:	44530072 	ldrbmi	r0, [r3], #-114	; 0xffffff8e
 d00:	415f4348 	cmpmi	pc, r8, asr #6
 d04:	36444d43 	strbcc	r4, [r4], -r3, asr #26
 d08:	6962345f 	stmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, ip, sp}^
 d0c:	64730074 	ldrbtvs	r0, [r3], #-116	; 0xffffff8c
 d10:	6163725f 	cmnvs	r3, pc, asr r2
 d14:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 d18:	68435f43 	stmdavs	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
 d1c:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xfffff19f
 d20:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
 d24:	6469575f 	strbtvs	r5, [r9], #-1887	; 0xfffff8a1
 d28:	345f6874 	ldrbcc	r6, [pc], #-2164	; d30 <ABORT_STACK_SIZE+0x930>
 d2c:	00746962 	rsbseq	r6, r4, r2, ror #18
 d30:	43484453 	movtmi	r4, #33875	; 0x8453
 d34:	6f6c435f 	svcvs	0x006c435f
 d38:	535f6b63 	cmppl	pc, #101376	; 0x18c00
 d3c:	6c707075 	ldclvs	0, cr7, [r0], #-468	; 0xfffffe2c
 d40:	44530079 	ldrbmi	r0, [r3], #-121	; 0xffffff87
 d44:	495f4348 	ldmdbmi	pc, {r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 d48:	0074696e 	rsbseq	r6, r4, lr, ror #18
 d4c:	5f667562 	svcpl	0x00667562
 d50:	62007277 	andvs	r7, r0, #1879048199	; 0x70000007
 d54:	725f6675 	subsvc	r6, pc, #122683392	; 0x7500000
 d58:	00646165 	rsbeq	r6, r4, r5, ror #2
 d5c:	43484453 	movtmi	r4, #33875	; 0x8453
 d60:	7261435f 	rsbvc	r4, r1, #2080374785	; 0x7c000001
 d64:	6e495f64 	cdpvs	15, 4, cr5, cr9, cr4, {3}
 d68:	53007469 	movwpl	r7, #1129	; 0x469
 d6c:	5f434844 	svcpl	0x00434844
 d70:	444d4341 	strbmi	r4, [sp], #-833	; 0xfffffcbf
 d74:	61003134 	tstvs	r0, r4, lsr r1
 d78:	00317070 	eorseq	r7, r1, r0, ror r0
 d7c:	63656863 	cmnvs	r5, #6488064	; 0x630000
 d80:	6765526b 	strbvs	r5, [r5, -fp, ror #4]!
 d84:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 d88:	65740072 	ldrbvs	r0, [r4, #-114]!	; 0xffffff8e
 d8c:	632e7473 	teqvs	lr, #1929379840	; 0x73000000
 d90:	70706100 	rsbsvc	r6, r0, r0, lsl #2
 d94:	746d0030 	strbtvc	r0, [sp], #-48	; 0xffffffd0
 d98:	00656d69 	rsbeq	r6, r5, r9, ror #26
 d9c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 da0:	445f3072 	ldrbmi	r3, [pc], #-114	; da8 <ABORT_STACK_SIZE+0x9a8>
 da4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 da8:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 dac:	632e7265 	teqvs	lr, #1342177286	; 0x50000006
 db0:	7a697300 	bvc	1a5d9b8 <STACK_SIZE+0x125d9b8>
 db4:	00745f65 	rsbseq	r5, r4, r5, ror #30
 db8:	69645f64 	stmdbvs	r4!, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 dbc:	61550076 	cmpvs	r5, r6, ror r0
 dc0:	5f317472 	svcpl	0x00317472
 dc4:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
 dc8:	754e746e 	strbvc	r7, [lr, #-1134]	; 0xfffffb92
 dcc:	6155006d 	cmpvs	r5, sp, rrx
 dd0:	5f317472 	svcpl	0x00317472
 dd4:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
 dd8:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
 ddc:	00676e69 	rsbeq	r6, r7, r9, ror #28
 de0:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 de4:	5500632e 	strpl	r6, [r0, #-814]	; 0xfffffcd2
 de8:	31747261 	cmncc	r4, r1, ror #4
 dec:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 df0:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
 df4:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
 df8:	72615500 	rsbvc	r5, r1, #0, 10
 dfc:	535f3174 	cmppl	pc, #116, 2
 e00:	5f646e65 	svcpl	0x00646e65
 e04:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0xfffff6be
 e08:	72747300 	rsbsvc	r7, r4, #0, 6
 e0c:	006e656c 	rsbeq	r6, lr, ip, ror #10
 e10:	74635f5f 	strbtvc	r5, [r3], #-3935	; 0xfffff0a1
 e14:	5f657079 	svcpl	0x00657079
 e18:	5f727470 	svcpl	0x00727470
 e1c:	6162005f 	qdsubvs	r0, pc, r2	; <UNPREDICTABLE>
 e20:	75006475 	strvc	r6, [r0, #-1141]	; 0xfffffb8b
 e24:	7669645f 			; <UNDEFINED> instruction: 0x7669645f
 e28:	73616c00 	cmnvc	r1, #0, 24
 e2c:	646e4974 	strbtvs	r4, [lr], #-2420	; 0xfffff68c
 e30:	6d007865 	stcvs	8, cr7, [r0, #-404]	; 0xfffffe6c
 e34:	73756e69 	cmnvc	r5, #1680	; 0x690
 e38:	73616200 	cmnvc	r1, #0, 4
 e3c:	74610065 	strbtvc	r0, [r1], #-101	; 0xffffff9b
 e40:	5500696f 	strpl	r6, [r0, #-2415]	; 0xfffff691
 e44:	31747261 	cmncc	r4, r1, ror #4
 e48:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 e4c:	6168435f 	cmnvs	r8, pc, asr r3
 e50:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
 e54:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 e58:	61550032 	cmpvs	r5, r2, lsr r0
 e5c:	5f317472 	svcpl	0x00317472
 e60:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
 e64:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 e68:	Address 0x00000e68 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <STACK_SIZE+0x8d0d24>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003c41 	andeq	r3, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000032 	andeq	r0, r0, r2, lsr r0
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003941 	streq	r3, [r0], -r1, asr #18
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <IRQ_STACK_SIZE+0x7a42c>
  24:	12020c05 	andne	r0, r2, #1280	; 0x500
  28:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  2c:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  30:	1b011a01 	blne	4683c <IRQ_STACK_SIZE+0x3e83c>
  34:	22021e03 	andcs	r1, r2, #3, 28	; 0x30
  38:	44012a01 	strmi	r2, [r1], #-2561	; 0xfffff5ff
  3c:	Address 0x0000003c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000024 	andeq	r0, r0, r4, lsr #32
      14:	00000000 	andeq	r0, r0, r0
      18:	40000194 	mulmi	r0, r4, r1
      1c:	0000002c 	andeq	r0, r0, ip, lsr #32
      20:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      24:	07810880 	streq	r0, [r1, r0, lsl #17]
      28:	05830682 	streq	r0, [r3, #1666]	; 0x682
      2c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      30:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
      34:	0000040b 	andeq	r0, r0, fp, lsl #8
      38:	00000024 	andeq	r0, r0, r4, lsr #32
      3c:	00000000 	andeq	r0, r0, r0
      40:	400001c0 	andmi	r0, r0, r0, asr #3
      44:	000000f8 	strdeq	r0, [r0], -r8
      48:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      4c:	07810880 	streq	r0, [r1, r0, lsl #17]
      50:	05830682 	streq	r0, [r3, #1666]	; 0x682
      54:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      58:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      5c:	0000040b 	andeq	r0, r0, fp, lsl #8
      60:	00000028 	andeq	r0, r0, r8, lsr #32
      64:	00000000 	andeq	r0, r0, r0
      68:	400002b8 			; <UNDEFINED> instruction: 0x400002b8
      6c:	0000005c 	andeq	r0, r0, ip, asr r0
      70:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      74:	09810a80 	stmibeq	r1, {r7, r9, fp}
      78:	07830882 	streq	r0, [r3, r2, lsl #17]
      7c:	05850684 	streq	r0, [r5, #1668]	; 0x684
      80:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      84:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      88:	0000040b 	andeq	r0, r0, fp, lsl #8
      8c:	00000024 	andeq	r0, r0, r4, lsr #32
      90:	00000000 	andeq	r0, r0, r0
      94:	40000314 	andmi	r0, r0, r4, lsl r3
      98:	00000050 	andeq	r0, r0, r0, asr r0
      9c:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      a0:	07810880 	streq	r0, [r1, r0, lsl #17]
      a4:	05830682 	streq	r0, [r3, #1666]	; 0x682
      a8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      ac:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      b0:	0000040b 	andeq	r0, r0, fp, lsl #8
      b4:	00000024 	andeq	r0, r0, r4, lsr #32
      b8:	00000000 	andeq	r0, r0, r0
      bc:	40000364 	andmi	r0, r0, r4, ror #6
      c0:	00000050 	andeq	r0, r0, r0, asr r0
      c4:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      c8:	07810880 	streq	r0, [r1, r0, lsl #17]
      cc:	05830682 	streq	r0, [r3, #1666]	; 0x682
      d0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      d4:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      d8:	0000040b 	andeq	r0, r0, fp, lsl #8
      dc:	00000020 	andeq	r0, r0, r0, lsr #32
      e0:	00000000 	andeq	r0, r0, r0
      e4:	400003b4 			; <UNDEFINED> instruction: 0x400003b4
      e8:	00000038 	andeq	r0, r0, r8, lsr r0
      ec:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
      f0:	05840683 	streq	r0, [r4, #1667]	; 0x683
      f4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      f8:	0c4a028e 	sfmeq	f0, 2, [sl], {142}	; 0x8e
      fc:	0000040b 	andeq	r0, r0, fp, lsl #8
     100:	0000001c 	andeq	r0, r0, ip, lsl r0
     104:	00000000 	andeq	r0, r0, r0
     108:	400003ec 	andmi	r0, r0, ip, ror #7
     10c:	00000074 	andeq	r0, r0, r4, ror r0
     110:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     114:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     118:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     11c:	0000040b 	andeq	r0, r0, fp, lsl #8
     120:	0000001c 	andeq	r0, r0, ip, lsl r0
     124:	00000000 	andeq	r0, r0, r0
     128:	40000460 	andmi	r0, r0, r0, ror #8
     12c:	00000060 	andeq	r0, r0, r0, rrx
     130:	480c0d44 	stmdami	ip, {r2, r6, r8, sl, fp}
     134:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     138:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     13c:	0000040b 	andeq	r0, r0, fp, lsl #8
     140:	00000020 	andeq	r0, r0, r0, lsr #32
     144:	00000000 	andeq	r0, r0, r0
     148:	400004c0 	andmi	r0, r0, r0, asr #9
     14c:	00000040 	andeq	r0, r0, r0, asr #32
     150:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     154:	05840683 	streq	r0, [r4, #1667]	; 0x683
     158:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     15c:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     160:	0000040b 	andeq	r0, r0, fp, lsl #8
     164:	00000024 	andeq	r0, r0, r4, lsr #32
     168:	00000000 	andeq	r0, r0, r0
     16c:	40000500 	andmi	r0, r0, r0, lsl #10
     170:	00000074 	andeq	r0, r0, r4, ror r0
     174:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     178:	07810880 	streq	r0, [r1, r0, lsl #17]
     17c:	05830682 	streq	r0, [r3, #1666]	; 0x682
     180:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     184:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     188:	0000040b 	andeq	r0, r0, fp, lsl #8
     18c:	0000000c 	andeq	r0, r0, ip
     190:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     194:	7c020001 	stcvc	0, cr0, [r2], {1}
     198:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     19c:	00000020 	andeq	r0, r0, r0, lsr #32
     1a0:	0000018c 	andeq	r0, r0, ip, lsl #3
     1a4:	40000574 	andmi	r0, r0, r4, ror r5
     1a8:	00000028 	andeq	r0, r0, r8, lsr #32
     1ac:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     1b0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     1b4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1b8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     1bc:	0000040b 	andeq	r0, r0, fp, lsl #8
     1c0:	0000000c 	andeq	r0, r0, ip
     1c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     1c8:	7c020001 	stcvc	0, cr0, [r2], {1}
     1cc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1d0:	0000001c 	andeq	r0, r0, ip, lsl r0
     1d4:	000001c0 	andeq	r0, r0, r0, asr #3
     1d8:	4000059c 	mulmi	r0, ip, r5
     1dc:	0000002c 	andeq	r0, r0, ip, lsr #32
     1e0:	480c0d44 	stmdami	ip, {r2, r6, r8, sl, fp}
     1e4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1e8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     1ec:	0000040b 	andeq	r0, r0, fp, lsl #8
     1f0:	00000020 	andeq	r0, r0, r0, lsr #32
     1f4:	000001c0 	andeq	r0, r0, r0, asr #3
     1f8:	400005c8 	andmi	r0, r0, r8, asr #11
     1fc:	00000070 	andeq	r0, r0, r0, ror r0
     200:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     204:	05840683 	streq	r0, [r4, #1667]	; 0x683
     208:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     20c:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     210:	0000040b 	andeq	r0, r0, fp, lsl #8
     214:	0000000c 	andeq	r0, r0, ip
     218:	000001c0 	andeq	r0, r0, r0, asr #3
     21c:	40000638 	andmi	r0, r0, r8, lsr r6
     220:	00000010 	andeq	r0, r0, r0, lsl r0
     224:	0000000c 	andeq	r0, r0, ip
     228:	000001c0 	andeq	r0, r0, r0, asr #3
     22c:	40000648 	andmi	r0, r0, r8, asr #12
     230:	00000010 	andeq	r0, r0, r0, lsl r0
     234:	0000000c 	andeq	r0, r0, ip
     238:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     23c:	7c020001 	stcvc	0, cr0, [r2], {1}
     240:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     244:	00000028 	andeq	r0, r0, r8, lsr #32
     248:	00000234 	andeq	r0, r0, r4, lsr r2
     24c:	40000658 	andmi	r0, r0, r8, asr r6
     250:	00000844 	andeq	r0, r0, r4, asr #16
     254:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     258:	0a850b84 	beq	fe143070 <PCB_BASE_APP1+0xb9642e70>
     25c:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     260:	06890788 	streq	r0, [r9], r8, lsl #15
     264:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     268:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     26c:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     270:	00000020 	andeq	r0, r0, r0, lsr #32
     274:	00000234 	andeq	r0, r0, r4, lsr r2
     278:	40000e9c 	mulmi	r0, ip, lr
     27c:	00000080 	andeq	r0, r0, r0, lsl #1
     280:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     284:	05840683 	streq	r0, [r4, #1667]	; 0x683
     288:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     28c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     290:	0000040b 	andeq	r0, r0, fp, lsl #8
     294:	00000020 	andeq	r0, r0, r0, lsr #32
     298:	00000234 	andeq	r0, r0, r4, lsr r2
     29c:	40000f1c 	andmi	r0, r0, ip, lsl pc
     2a0:	00000088 	andeq	r0, r0, r8, lsl #1
     2a4:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2a8:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2ac:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2b0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2b4:	0000040b 	andeq	r0, r0, fp, lsl #8
     2b8:	00000020 	andeq	r0, r0, r0, lsr #32
     2bc:	00000234 	andeq	r0, r0, r4, lsr r2
     2c0:	40000fa4 	andmi	r0, r0, r4, lsr #31
     2c4:	00000088 	andeq	r0, r0, r8, lsl #1
     2c8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2cc:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2d0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2d4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2d8:	0000040b 	andeq	r0, r0, fp, lsl #8
     2dc:	00000020 	andeq	r0, r0, r0, lsr #32
     2e0:	00000234 	andeq	r0, r0, r4, lsr r2
     2e4:	4000102c 	andmi	r1, r0, ip, lsr #32
     2e8:	00000088 	andeq	r0, r0, r8, lsl #1
     2ec:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2f0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2f4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2f8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2fc:	0000040b 	andeq	r0, r0, fp, lsl #8
     300:	0000001c 	andeq	r0, r0, ip, lsl r0
     304:	00000234 	andeq	r0, r0, r4, lsr r2
     308:	400010b4 	strhmi	r1, [r0], -r4
     30c:	0000005c 	andeq	r0, r0, ip, asr r0
     310:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     314:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     318:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     31c:	0000040b 	andeq	r0, r0, fp, lsl #8
     320:	0000001c 	andeq	r0, r0, ip, lsl r0
     324:	00000234 	andeq	r0, r0, r4, lsr r2
     328:	40001110 	andmi	r1, r0, r0, lsl r1
     32c:	0000002c 	andeq	r0, r0, ip, lsr #32
     330:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     334:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     338:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     33c:	0000040b 	andeq	r0, r0, fp, lsl #8
     340:	0000000c 	andeq	r0, r0, ip
     344:	00000234 	andeq	r0, r0, r4, lsr r2
     348:	4000113c 	andmi	r1, r0, ip, lsr r1
     34c:	00000030 	andeq	r0, r0, r0, lsr r0
     350:	0000000c 	andeq	r0, r0, ip
     354:	00000234 	andeq	r0, r0, r4, lsr r2
     358:	4000116c 	andmi	r1, r0, ip, ror #2
     35c:	0000001c 	andeq	r0, r0, ip, lsl r0
     360:	0000000c 	andeq	r0, r0, ip
     364:	00000234 	andeq	r0, r0, r4, lsr r2
     368:	40001188 	andmi	r1, r0, r8, lsl #3
     36c:	00000034 	andeq	r0, r0, r4, lsr r0
     370:	0000000c 	andeq	r0, r0, ip
     374:	00000234 	andeq	r0, r0, r4, lsr r2
     378:	400011bc 			; <UNDEFINED> instruction: 0x400011bc
     37c:	00000030 	andeq	r0, r0, r0, lsr r0
     380:	0000000c 	andeq	r0, r0, ip
     384:	00000234 	andeq	r0, r0, r4, lsr r2
     388:	400011ec 	andmi	r1, r0, ip, ror #3
     38c:	0000001c 	andeq	r0, r0, ip, lsl r0
     390:	0000000c 	andeq	r0, r0, ip
     394:	00000234 	andeq	r0, r0, r4, lsr r2
     398:	40001208 	andmi	r1, r0, r8, lsl #4
     39c:	00000020 	andeq	r0, r0, r0, lsr #32
     3a0:	0000000c 	andeq	r0, r0, ip
     3a4:	00000234 	andeq	r0, r0, r4, lsr r2
     3a8:	40001228 	andmi	r1, r0, r8, lsr #4
     3ac:	00000034 	andeq	r0, r0, r4, lsr r0
     3b0:	0000000c 	andeq	r0, r0, ip
     3b4:	00000234 	andeq	r0, r0, r4, lsr r2
     3b8:	4000125c 	andmi	r1, r0, ip, asr r2
     3bc:	00000030 	andeq	r0, r0, r0, lsr r0
     3c0:	0000000c 	andeq	r0, r0, ip
     3c4:	00000234 	andeq	r0, r0, r4, lsr r2
     3c8:	4000128c 	andmi	r1, r0, ip, lsl #5
     3cc:	0000001c 	andeq	r0, r0, ip, lsl r0
     3d0:	0000000c 	andeq	r0, r0, ip
     3d4:	00000234 	andeq	r0, r0, r4, lsr r2
     3d8:	400012a8 	andmi	r1, r0, r8, lsr #5
     3dc:	00000020 	andeq	r0, r0, r0, lsr #32
     3e0:	0000000c 	andeq	r0, r0, ip
     3e4:	00000234 	andeq	r0, r0, r4, lsr r2
     3e8:	400012c8 	andmi	r1, r0, r8, asr #5
     3ec:	00000034 	andeq	r0, r0, r4, lsr r0
     3f0:	00000014 	andeq	r0, r0, r4, lsl r0
     3f4:	00000234 	andeq	r0, r0, r4, lsr r2
     3f8:	400012fc 	strdmi	r1, [r0], -ip
     3fc:	00000044 	andeq	r0, r0, r4, asr #32
     400:	84040e4a 	strhi	r0, [r4], #-3658	; 0xfffff1b6
     404:	00000001 	andeq	r0, r0, r1
     408:	00000024 	andeq	r0, r0, r4, lsr #32
     40c:	00000234 	andeq	r0, r0, r4, lsr r2
     410:	40001340 	andmi	r1, r0, r0, asr #6
     414:	000000a8 	andeq	r0, r0, r8, lsr #1
     418:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     41c:	07840883 	streq	r0, [r4, r3, lsl #17]
     420:	05860685 	streq	r0, [r6, #1669]	; 0x685
     424:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     428:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     42c:	0000040b 	andeq	r0, r0, fp, lsl #8
     430:	00000028 	andeq	r0, r0, r8, lsr #32
     434:	00000234 	andeq	r0, r0, r4, lsr r2
     438:	400013e8 	andmi	r1, r0, r8, ror #7
     43c:	000008dc 	ldrdeq	r0, [r0], -ip
     440:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     444:	0a850b84 	beq	fe14325c <PCB_BASE_APP1+0xb964305c>
     448:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     44c:	06890788 	streq	r0, [r9], r8, lsl #15
     450:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     454:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     458:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     45c:	00000024 	andeq	r0, r0, r4, lsr #32
     460:	00000234 	andeq	r0, r0, r4, lsr r2
     464:	40001cc4 	andmi	r1, r0, r4, asr #25
     468:	000000e0 	andeq	r0, r0, r0, ror #1
     46c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     470:	07840883 	streq	r0, [r4, r3, lsl #17]
     474:	05860685 	streq	r0, [r6, #1669]	; 0x685
     478:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     47c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     480:	0000040b 	andeq	r0, r0, fp, lsl #8
     484:	00000024 	andeq	r0, r0, r4, lsr #32
     488:	00000234 	andeq	r0, r0, r4, lsr r2
     48c:	40001da4 	andmi	r1, r0, r4, lsr #27
     490:	000000f8 	strdeq	r0, [r0], -r8
     494:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     498:	07840883 	streq	r0, [r4, r3, lsl #17]
     49c:	05860685 	streq	r0, [r6, #1669]	; 0x685
     4a0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     4a4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     4a8:	0000040b 	andeq	r0, r0, fp, lsl #8
     4ac:	0000000c 	andeq	r0, r0, ip
     4b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     4b4:	7c020001 	stcvc	0, cr0, [r2], {1}
     4b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4bc:	0000000c 	andeq	r0, r0, ip
     4c0:	000004ac 	andeq	r0, r0, ip, lsr #9
     4c4:	40001e9c 	mulmi	r0, ip, lr
     4c8:	00000018 	andeq	r0, r0, r8, lsl r0
     4cc:	0000000c 	andeq	r0, r0, ip
     4d0:	000004ac 	andeq	r0, r0, ip, lsr #9
     4d4:	40001eb4 			; <UNDEFINED> instruction: 0x40001eb4
     4d8:	00000014 	andeq	r0, r0, r4, lsl r0
     4dc:	0000000c 	andeq	r0, r0, ip
     4e0:	000004ac 	andeq	r0, r0, ip, lsr #9
     4e4:	40001ec8 	andmi	r1, r0, r8, asr #29
     4e8:	00000018 	andeq	r0, r0, r8, lsl r0
     4ec:	0000000c 	andeq	r0, r0, ip
     4f0:	000004ac 	andeq	r0, r0, ip, lsr #9
     4f4:	40001ee0 	andmi	r1, r0, r0, ror #29
     4f8:	0000004c 	andeq	r0, r0, ip, asr #32
     4fc:	0000000c 	andeq	r0, r0, ip
     500:	000004ac 	andeq	r0, r0, ip, lsr #9
     504:	40001f2c 	andmi	r1, r0, ip, lsr #30
     508:	0000004c 	andeq	r0, r0, ip, asr #32
     50c:	00000014 	andeq	r0, r0, r4, lsl r0
     510:	000004ac 	andeq	r0, r0, ip, lsr #9
     514:	40001f78 	andmi	r1, r0, r8, ror pc
     518:	00000084 	andeq	r0, r0, r4, lsl #1
     51c:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     520:	00018502 	andeq	r8, r1, r2, lsl #10
     524:	00000014 	andeq	r0, r0, r4, lsl r0
     528:	000004ac 	andeq	r0, r0, ip, lsr #9
     52c:	40001ffc 	strdmi	r1, [r0], -ip
     530:	0000008c 	andeq	r0, r0, ip, lsl #1
     534:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     538:	00018502 	andeq	r8, r1, r2, lsl #10
     53c:	0000000c 	andeq	r0, r0, ip
     540:	000004ac 	andeq	r0, r0, ip, lsr #9
     544:	40002088 	andmi	r2, r0, r8, lsl #1
     548:	00000048 	andeq	r0, r0, r8, asr #32
     54c:	0000000c 	andeq	r0, r0, ip
     550:	000004ac 	andeq	r0, r0, ip, lsr #9
     554:	400020d0 	ldrdmi	r2, [r0], -r0
     558:	0000001c 	andeq	r0, r0, ip, lsl r0
     55c:	0000000c 	andeq	r0, r0, ip
     560:	000004ac 	andeq	r0, r0, ip, lsr #9
     564:	400020ec 	andmi	r2, r0, ip, ror #1
     568:	00000018 	andeq	r0, r0, r8, lsl r0
     56c:	0000000c 	andeq	r0, r0, ip
     570:	000004ac 	andeq	r0, r0, ip, lsr #9
     574:	40002104 	andmi	r2, r0, r4, lsl #2
     578:	00000018 	andeq	r0, r0, r8, lsl r0
     57c:	0000000c 	andeq	r0, r0, ip
     580:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     584:	7c020001 	stcvc	0, cr0, [r2], {1}
     588:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     58c:	00000028 	andeq	r0, r0, r8, lsr #32
     590:	0000057c 	andeq	r0, r0, ip, ror r5
     594:	4000211c 	andmi	r2, r0, ip, lsl r1
     598:	000007c4 	andeq	r0, r0, r4, asr #15
     59c:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     5a0:	0a850b84 	beq	fe1433b8 <PCB_BASE_APP1+0xb96431b8>
     5a4:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     5a8:	06890788 	streq	r0, [r9], r8, lsl #15
     5ac:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     5b0:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     5b4:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     5b8:	0000000c 	andeq	r0, r0, ip
     5bc:	0000057c 	andeq	r0, r0, ip, ror r5
     5c0:	400028e0 	andmi	r2, r0, r0, ror #17
     5c4:	00000004 	andeq	r0, r0, r4
     5c8:	0000000c 	andeq	r0, r0, ip
     5cc:	0000057c 	andeq	r0, r0, ip, ror r5
     5d0:	400028e4 	andmi	r2, r0, r4, ror #17
     5d4:	00000068 	andeq	r0, r0, r8, rrx
     5d8:	0000001c 	andeq	r0, r0, ip, lsl r0
     5dc:	0000057c 	andeq	r0, r0, ip, ror r5
     5e0:	4000294c 	andmi	r2, r0, ip, asr #18
     5e4:	000001c8 	andeq	r0, r0, r8, asr #3
     5e8:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
     5ec:	86058506 	strhi	r8, [r5], -r6, lsl #10
     5f0:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     5f4:	00018902 	andeq	r8, r1, r2, lsl #18
     5f8:	00000020 	andeq	r0, r0, r0, lsr #32
     5fc:	0000057c 	andeq	r0, r0, ip, ror r5
     600:	40002b14 	andmi	r2, r0, r4, lsl fp
     604:	0000017c 	andeq	r0, r0, ip, ror r1
     608:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     60c:	86068507 	strhi	r8, [r6], -r7, lsl #10
     610:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     614:	8a028903 	bhi	a2a28 <IRQ_STACK_SIZE+0x9aa28>
     618:	280e5401 	stmdacs	lr, {r0, sl, ip, lr}
     61c:	00000014 	andeq	r0, r0, r4, lsl r0
     620:	0000057c 	andeq	r0, r0, ip, ror r5
     624:	40002c90 	mulmi	r0, r0, ip
     628:	00000030 	andeq	r0, r0, r0, lsr r0
     62c:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     630:	00000001 	andeq	r0, r0, r1
     634:	0000000c 	andeq	r0, r0, ip
     638:	0000057c 	andeq	r0, r0, ip, ror r5
     63c:	40002cc0 	andmi	r2, r0, r0, asr #25
     640:	00000028 	andeq	r0, r0, r8, lsr #32
     644:	0000000c 	andeq	r0, r0, ip
     648:	0000057c 	andeq	r0, r0, ip, ror r5
     64c:	40002ce8 	andmi	r2, r0, r8, ror #25
     650:	00000024 	andeq	r0, r0, r4, lsr #32
     654:	00000018 	andeq	r0, r0, r8, lsl r0
     658:	0000057c 	andeq	r0, r0, ip, ror r5
     65c:	40002d0c 	andmi	r2, r0, ip, lsl #26
     660:	00000088 	andeq	r0, r0, r8, lsl #1
     664:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     668:	86028503 	strhi	r8, [r2], -r3, lsl #10
     66c:	00000001 	andeq	r0, r0, r1
     670:	00000018 	andeq	r0, r0, r8, lsl r0
     674:	0000057c 	andeq	r0, r0, ip, ror r5
     678:	40002d94 	mulmi	r0, r4, sp
     67c:	00000088 	andeq	r0, r0, r8, lsl #1
     680:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     684:	86028503 	strhi	r8, [r2], -r3, lsl #10
     688:	00000001 	andeq	r0, r0, r1
     68c:	0000000c 	andeq	r0, r0, ip
     690:	0000057c 	andeq	r0, r0, ip, ror r5
     694:	40002e1c 	andmi	r2, r0, ip, lsl lr
     698:	00000014 	andeq	r0, r0, r4, lsl r0
     69c:	00000020 	andeq	r0, r0, r0, lsr #32
     6a0:	0000057c 	andeq	r0, r0, ip, ror r5
     6a4:	40002e30 	andmi	r2, r0, r0, lsr lr
     6a8:	000000a4 	andeq	r0, r0, r4, lsr #1
     6ac:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     6b0:	86068507 	strhi	r8, [r6], -r7, lsl #10
     6b4:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     6b8:	8a028903 	bhi	a2acc <IRQ_STACK_SIZE+0x9aacc>
     6bc:	300e4201 	andcc	r4, lr, r1, lsl #4
     6c0:	00000020 	andeq	r0, r0, r0, lsr #32
     6c4:	0000057c 	andeq	r0, r0, ip, ror r5
     6c8:	40002ed4 	ldrdmi	r2, [r0], -r4
     6cc:	0000008c 	andeq	r0, r0, ip, lsl #1
     6d0:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     6d4:	86068507 	strhi	r8, [r6], -r7, lsl #10
     6d8:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     6dc:	8a028903 	bhi	a2af0 <IRQ_STACK_SIZE+0x9aaf0>
     6e0:	280e4201 	stmdacs	lr, {r0, r9, lr}
     6e4:	0000000c 	andeq	r0, r0, ip
     6e8:	0000057c 	andeq	r0, r0, ip, ror r5
     6ec:	40002f60 	andmi	r2, r0, r0, ror #30
     6f0:	00000028 	andeq	r0, r0, r8, lsr #32
     6f4:	0000000c 	andeq	r0, r0, ip
     6f8:	0000057c 	andeq	r0, r0, ip, ror r5
     6fc:	40002f88 	andmi	r2, r0, r8, lsl #31
     700:	00000034 	andeq	r0, r0, r4, lsr r0
     704:	0000000c 	andeq	r0, r0, ip
     708:	0000057c 	andeq	r0, r0, ip, ror r5
     70c:	40002fbc 			; <UNDEFINED> instruction: 0x40002fbc
     710:	0000001c 	andeq	r0, r0, ip, lsl r0
     714:	0000000c 	andeq	r0, r0, ip
     718:	0000057c 	andeq	r0, r0, ip, ror r5
     71c:	40002fd8 	ldrdmi	r2, [r0], -r8
     720:	00000024 	andeq	r0, r0, r4, lsr #32
     724:	00000028 	andeq	r0, r0, r8, lsr #32
     728:	0000057c 	andeq	r0, r0, ip, ror r5
     72c:	40002ffc 	strdmi	r2, [r0], -ip
     730:	00000144 	andeq	r0, r0, r4, asr #2
     734:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     738:	0a850b84 	beq	fe143550 <PCB_BASE_APP1+0xb9643350>
     73c:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     740:	06890788 	streq	r0, [r9], r8, lsl #15
     744:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     748:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     74c:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     750:	00000020 	andeq	r0, r0, r0, lsr #32
     754:	0000057c 	andeq	r0, r0, ip, ror r5
     758:	40003140 	andmi	r3, r0, r0, asr #2
     75c:	000003c8 	andeq	r0, r0, r8, asr #7
     760:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     764:	86068507 	strhi	r8, [r6], -r7, lsl #10
     768:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     76c:	8a028903 	bhi	a2b80 <IRQ_STACK_SIZE+0x9ab80>
     770:	780e4201 	stmdavc	lr, {r0, r9, lr}
     774:	00000020 	andeq	r0, r0, r0, lsr #32
     778:	0000057c 	andeq	r0, r0, ip, ror r5
     77c:	40003508 	andmi	r3, r0, r8, lsl #10
     780:	00000174 	andeq	r0, r0, r4, ror r1
     784:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     788:	86068507 	strhi	r8, [r6], -r7, lsl #10
     78c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     790:	8a028903 	bhi	a2ba4 <IRQ_STACK_SIZE+0x9aba4>
     794:	680e4201 	stmdavs	lr, {r0, r9, lr}
     798:	00000028 	andeq	r0, r0, r8, lsr #32
     79c:	0000057c 	andeq	r0, r0, ip, ror r5
     7a0:	4000367c 	andmi	r3, r0, ip, ror r6
     7a4:	0000021c 	andeq	r0, r0, ip, lsl r2
     7a8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     7ac:	0a850b84 	beq	fe1435c4 <PCB_BASE_APP1+0xb96433c4>
     7b0:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     7b4:	06890788 	streq	r0, [r9], r8, lsl #15
     7b8:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     7bc:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     7c0:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     7c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     7c8:	0000057c 	andeq	r0, r0, ip, ror r5
     7cc:	40003898 	mulmi	r0, r8, r8
     7d0:	00000080 	andeq	r0, r0, r0, lsl #1
     7d4:	84140e44 	ldrhi	r0, [r4], #-3652	; 0xfffff1bc
     7d8:	86048505 	strhi	r8, [r4], -r5, lsl #10
     7dc:	88028703 	stmdahi	r2, {r0, r1, r8, r9, sl, pc}
     7e0:	00000001 	andeq	r0, r0, r1
     7e4:	00000014 	andeq	r0, r0, r4, lsl r0
     7e8:	0000057c 	andeq	r0, r0, ip, ror r5
     7ec:	40003918 	andmi	r3, r0, r8, lsl r9
     7f0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     7f4:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     7f8:	00000001 	andeq	r0, r0, r1
     7fc:	00000028 	andeq	r0, r0, r8, lsr #32
     800:	0000057c 	andeq	r0, r0, ip, ror r5
     804:	40003acc 	andmi	r3, r0, ip, asr #21
     808:	00000238 	andeq	r0, r0, r8, lsr r2
     80c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     810:	0a850b84 	beq	fe143628 <PCB_BASE_APP1+0xb9643428>
     814:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     818:	06890788 	streq	r0, [r9], r8, lsl #15
     81c:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     820:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     824:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     828:	0000001c 	andeq	r0, r0, ip, lsl r0
     82c:	0000057c 	andeq	r0, r0, ip, ror r5
     830:	40003d04 	andmi	r3, r0, r4, lsl #26
     834:	0000004c 	andeq	r0, r0, ip, asr #32
     838:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     83c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     840:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     844:	0000040b 	andeq	r0, r0, fp, lsl #8
     848:	0000000c 	andeq	r0, r0, ip
     84c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     850:	7c020001 	stcvc	0, cr0, [r2], {1}
     854:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     858:	0000000c 	andeq	r0, r0, ip
     85c:	00000848 	andeq	r0, r0, r8, asr #16
     860:	40003d50 	andmi	r3, r0, r0, asr sp
     864:	00000014 	andeq	r0, r0, r4, lsl r0
     868:	0000000c 	andeq	r0, r0, ip
     86c:	00000848 	andeq	r0, r0, r8, asr #16
     870:	40003d64 	andmi	r3, r0, r4, ror #26
     874:	00000014 	andeq	r0, r0, r4, lsl r0
     878:	0000000c 	andeq	r0, r0, ip
     87c:	00000848 	andeq	r0, r0, r8, asr #16
     880:	40003d78 	andmi	r3, r0, r8, ror sp
     884:	00000018 	andeq	r0, r0, r8, lsl r0
     888:	0000000c 	andeq	r0, r0, ip
     88c:	00000848 	andeq	r0, r0, r8, asr #16
     890:	40003d90 	mulmi	r0, r0, sp
     894:	0000001c 	andeq	r0, r0, ip, lsl r0
     898:	0000000c 	andeq	r0, r0, ip
     89c:	00000848 	andeq	r0, r0, r8, asr #16
     8a0:	40003dac 	andmi	r3, r0, ip, lsr #27
     8a4:	00000030 	andeq	r0, r0, r0, lsr r0
     8a8:	00000020 	andeq	r0, r0, r0, lsr #32
     8ac:	00000848 	andeq	r0, r0, r8, asr #16
     8b0:	40003ddc 	ldrdmi	r3, [r0], -ip
     8b4:	000000a8 	andeq	r0, r0, r8, lsr #1
     8b8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     8bc:	05840683 	streq	r0, [r4, #1667]	; 0x683
     8c0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     8c4:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     8c8:	0000040b 	andeq	r0, r0, fp, lsl #8
     8cc:	0000000c 	andeq	r0, r0, ip
     8d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8d4:	7c020001 	stcvc	0, cr0, [r2], {1}
     8d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     8dc:	0000000c 	andeq	r0, r0, ip
     8e0:	000008cc 	andeq	r0, r0, ip, asr #17
     8e4:	40003e84 	andmi	r3, r0, r4, lsl #29
     8e8:	00000024 	andeq	r0, r0, r4, lsr #32
     8ec:	0000000c 	andeq	r0, r0, ip
     8f0:	000008cc 	andeq	r0, r0, ip, asr #17
     8f4:	40003ea8 	andmi	r3, r0, r8, lsr #29
     8f8:	0000001c 	andeq	r0, r0, ip, lsl r0
     8fc:	0000000c 	andeq	r0, r0, ip
     900:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     904:	7c020001 	stcvc	0, cr0, [r2], {1}
     908:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     90c:	00000024 	andeq	r0, r0, r4, lsr #32
     910:	000008fc 	strdeq	r0, [r0], -ip
     914:	40003ec4 	andmi	r3, r0, r4, asr #29
     918:	0000004c 	andeq	r0, r0, ip, asr #32
     91c:	440c0d44 	strmi	r0, [ip], #-3396	; 0xfffff2bc
     920:	07840883 	streq	r0, [r4, r3, lsl #17]
     924:	05860685 	streq	r0, [r6, #1669]	; 0x685
     928:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     92c:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     930:	0000040b 	andeq	r0, r0, fp, lsl #8
     934:	0000001c 	andeq	r0, r0, ip, lsl r0
     938:	000008fc 	strdeq	r0, [r0], -ip
     93c:	40003f10 	andmi	r3, r0, r0, lsl pc
     940:	000000f4 	strdeq	r0, [r0], -r4
     944:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     948:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     94c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     950:	0000040b 	andeq	r0, r0, fp, lsl #8
     954:	0000000c 	andeq	r0, r0, ip
     958:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     95c:	7c020001 	stcvc	0, cr0, [r2], {1}
     960:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     964:	0000000c 	andeq	r0, r0, ip
     968:	00000954 	andeq	r0, r0, r4, asr r9
     96c:	40004004 	andmi	r4, r0, r4
     970:	0000004c 	andeq	r0, r0, ip, asr #32
     974:	0000000c 	andeq	r0, r0, ip
     978:	00000954 	andeq	r0, r0, r4, asr r9
     97c:	40004050 	andmi	r4, r0, r0, asr r0
     980:	00000008 	andeq	r0, r0, r8
     984:	0000000c 	andeq	r0, r0, ip
     988:	00000954 	andeq	r0, r0, r4, asr r9
     98c:	40004058 	andmi	r4, r0, r8, asr r0
     990:	0000000c 	andeq	r0, r0, ip
     994:	0000000c 	andeq	r0, r0, ip
     998:	00000954 	andeq	r0, r0, r4, asr r9
     99c:	40004064 	andmi	r4, r0, r4, rrx
     9a0:	00000010 	andeq	r0, r0, r0, lsl r0
     9a4:	0000000c 	andeq	r0, r0, ip
     9a8:	00000954 	andeq	r0, r0, r4, asr r9
     9ac:	40004074 	andmi	r4, r0, r4, ror r0
     9b0:	0000000c 	andeq	r0, r0, ip
     9b4:	00000010 	andeq	r0, r0, r0, lsl r0
     9b8:	00000954 	andeq	r0, r0, r4, asr r9
     9bc:	40004080 	andmi	r4, r0, r0, lsl #1
     9c0:	00000038 	andeq	r0, r0, r8, lsr r0
     9c4:	00080e42 	andeq	r0, r8, r2, asr #28
     9c8:	0000000c 	andeq	r0, r0, ip
     9cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9d0:	7c020001 	stcvc	0, cr0, [r2], {1}
     9d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9d8:	00000014 	andeq	r0, r0, r4, lsl r0
     9dc:	000009c8 	andeq	r0, r0, r8, asr #19
     9e0:	400040b8 	strhmi	r4, [r0], -r8
     9e4:	000000a8 	andeq	r0, r0, r8, lsr #1
     9e8:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     9ec:	00000001 	andeq	r0, r0, r1
     9f0:	0000001c 	andeq	r0, r0, ip, lsl r0
     9f4:	000009c8 	andeq	r0, r0, r8, asr #19
     9f8:	40004160 	andmi	r4, r0, r0, ror #2
     9fc:	00000310 	andeq	r0, r0, r0, lsl r3
     a00:	84180e48 	ldrhi	r0, [r8], #-3656	; 0xfffff1b8
     a04:	86058506 	strhi	r8, [r5], -r6, lsl #10
     a08:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     a0c:	00018902 	andeq	r8, r1, r2, lsl #18
     a10:	0000000c 	andeq	r0, r0, ip
     a14:	000009c8 	andeq	r0, r0, r8, asr #19
     a18:	40004470 	andmi	r4, r0, r0, ror r4
     a1c:	00000040 	andeq	r0, r0, r0, asr #32
     a20:	0000000c 	andeq	r0, r0, ip
     a24:	000009c8 	andeq	r0, r0, r8, asr #19
     a28:	400044b0 			; <UNDEFINED> instruction: 0x400044b0
     a2c:	00000044 	andeq	r0, r0, r4, asr #32
     a30:	0000000c 	andeq	r0, r0, ip
     a34:	000009c8 	andeq	r0, r0, r8, asr #19
     a38:	400044f4 	strdmi	r4, [r0], -r4	; <UNPREDICTABLE>
     a3c:	00000018 	andeq	r0, r0, r8, lsl r0
     a40:	0000000c 	andeq	r0, r0, ip
     a44:	000009c8 	andeq	r0, r0, r8, asr #19
     a48:	4000450c 	andmi	r4, r0, ip, lsl #10
     a4c:	00000060 	andeq	r0, r0, r0, rrx
     a50:	0000000c 	andeq	r0, r0, ip
     a54:	000009c8 	andeq	r0, r0, r8, asr #19
     a58:	4000456c 	andmi	r4, r0, ip, ror #10
     a5c:	00000068 	andeq	r0, r0, r8, rrx
     a60:	0000000c 	andeq	r0, r0, ip
     a64:	000009c8 	andeq	r0, r0, r8, asr #19
     a68:	400045d4 	ldrdmi	r4, [r0], -r4	; <UNPREDICTABLE>
     a6c:	00000060 	andeq	r0, r0, r0, rrx
     a70:	0000000c 	andeq	r0, r0, ip
     a74:	000009c8 	andeq	r0, r0, r8, asr #19
     a78:	40004634 	andmi	r4, r0, r4, lsr r6
     a7c:	000000bc 	strheq	r0, [r0], -ip
     a80:	0000000c 	andeq	r0, r0, ip
     a84:	000009c8 	andeq	r0, r0, r8, asr #19
     a88:	400046f0 	strdmi	r4, [r0], -r0
     a8c:	00000068 	andeq	r0, r0, r8, rrx
     a90:	0000000c 	andeq	r0, r0, ip
     a94:	000009c8 	andeq	r0, r0, r8, asr #19
     a98:	40004758 	andmi	r4, r0, r8, asr r7
     a9c:	0000006c 	andeq	r0, r0, ip, rrx
     aa0:	0000000c 	andeq	r0, r0, ip
     aa4:	000009c8 	andeq	r0, r0, r8, asr #19
     aa8:	400047c4 	andmi	r4, r0, r4, asr #15
     aac:	00000088 	andeq	r0, r0, r8, lsl #1
     ab0:	0000000c 	andeq	r0, r0, ip
     ab4:	000009c8 	andeq	r0, r0, r8, asr #19
     ab8:	4000484c 	andmi	r4, r0, ip, asr #16
     abc:	000000c0 	andeq	r0, r0, r0, asr #1
     ac0:	00000024 	andeq	r0, r0, r4, lsr #32
     ac4:	000009c8 	andeq	r0, r0, r8, asr #19
     ac8:	4000490c 	andmi	r4, r0, ip, lsl #18
     acc:	000000e0 	andeq	r0, r0, r0, ror #1
     ad0:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     ad4:	07840883 	streq	r0, [r4, r3, lsl #17]
     ad8:	05860685 	streq	r0, [r6, #1669]	; 0x685
     adc:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     ae0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     ae4:	0000040b 	andeq	r0, r0, fp, lsl #8
     ae8:	0000000c 	andeq	r0, r0, ip
     aec:	000009c8 	andeq	r0, r0, r8, asr #19
     af0:	400049ec 	andmi	r4, r0, ip, ror #19
     af4:	0000008c 	andeq	r0, r0, ip, lsl #1
     af8:	0000000c 	andeq	r0, r0, ip
     afc:	000009c8 	andeq	r0, r0, r8, asr #19
     b00:	40004a78 	andmi	r4, r0, r8, ror sl
     b04:	000000cc 	andeq	r0, r0, ip, asr #1
     b08:	00000018 	andeq	r0, r0, r8, lsl r0
     b0c:	000009c8 	andeq	r0, r0, r8, asr #19
     b10:	40004b44 	andmi	r4, r0, r4, asr #22
     b14:	00000110 	andeq	r0, r0, r0, lsl r1
     b18:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     b1c:	86028503 	strhi	r8, [r2], -r3, lsl #10
     b20:	00000001 	andeq	r0, r0, r1
     b24:	00000018 	andeq	r0, r0, r8, lsl r0
     b28:	000009c8 	andeq	r0, r0, r8, asr #19
     b2c:	40004c54 	andmi	r4, r0, r4, asr ip
     b30:	00000124 	andeq	r0, r0, r4, lsr #2
     b34:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     b38:	86028503 	strhi	r8, [r2], -r3, lsl #10
     b3c:	00000001 	andeq	r0, r0, r1
     b40:	0000000c 	andeq	r0, r0, ip
     b44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b48:	7c020001 	stcvc	0, cr0, [r2], {1}
     b4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b50:	00000020 	andeq	r0, r0, r0, lsr #32
     b54:	00000b40 	andeq	r0, r0, r0, asr #22
     b58:	40004d78 	andmi	r4, r0, r8, ror sp
     b5c:	0000005c 	andeq	r0, r0, ip, asr r0
     b60:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     b64:	05850684 	streq	r0, [r5, #1668]	; 0x684
     b68:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b6c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     b70:	0000040b 	andeq	r0, r0, fp, lsl #8
     b74:	0000000c 	andeq	r0, r0, ip
     b78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b7c:	7c020001 	stcvc	0, cr0, [r2], {1}
     b80:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b84:	0000000c 	andeq	r0, r0, ip
     b88:	00000b74 	andeq	r0, r0, r4, ror fp
     b8c:	40004dd4 	ldrdmi	r4, [r0], -r4	; <UNPREDICTABLE>
     b90:	00000084 	andeq	r0, r0, r4, lsl #1
     b94:	0000001c 	andeq	r0, r0, ip, lsl r0
     b98:	00000b74 	andeq	r0, r0, r4, ror fp
     b9c:	40004e58 	andmi	r4, r0, r8, asr lr
     ba0:	000000b8 	strheq	r0, [r0], -r8
     ba4:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     ba8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     bac:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     bb0:	0000040b 	andeq	r0, r0, fp, lsl #8
     bb4:	0000000c 	andeq	r0, r0, ip
     bb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bbc:	7c020001 	stcvc	0, cr0, [r2], {1}
     bc0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bc4:	00000018 	andeq	r0, r0, r8, lsl r0
     bc8:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
     bcc:	40004f10 	andmi	r4, r0, r0, lsl pc
     bd0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     bd4:	84080e4c 	strhi	r0, [r8], #-3660	; 0xfffff1b4
     bd8:	48018502 	stmdami	r1, {r1, r8, sl, pc}
     bdc:	0000100e 	andeq	r1, r0, lr
     be0:	0000000c 	andeq	r0, r0, ip
     be4:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
     be8:	40004fe0 	andmi	r4, r0, r0, ror #31
     bec:	00000054 	andeq	r0, r0, r4, asr r0
     bf0:	00000014 	andeq	r0, r0, r4, lsl r0
     bf4:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
     bf8:	40005034 	andmi	r5, r0, r4, lsr r0
     bfc:	0000006c 	andeq	r0, r0, ip, rrx
     c00:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     c04:	00000001 	andeq	r0, r0, r1
     c08:	00000024 	andeq	r0, r0, r4, lsr #32
     c0c:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
     c10:	400050a0 	andmi	r5, r0, r0, lsr #1
     c14:	00000098 	muleq	r0, r8, r0
     c18:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     c1c:	03810480 	orreq	r0, r1, #128, 8	; 0x80000000
     c20:	01830282 	orreq	r0, r3, r2, lsl #5
     c24:	088b0984 	stmeq	fp, {r2, r7, r8, fp}
     c28:	068e078d 	streq	r0, [lr], sp, lsl #15
     c2c:	140b0c42 	strne	r0, [fp], #-3138	; 0xfffff3be
     c30:	0000000c 	andeq	r0, r0, ip
     c34:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
     c38:	40005138 	andmi	r5, r0, r8, lsr r1
     c3c:	00000028 	andeq	r0, r0, r8, lsr #32
     c40:	0000000c 	andeq	r0, r0, ip
     c44:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
     c48:	40005160 	andmi	r5, r0, r0, ror #2
     c4c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c50:	00000024 	andeq	r0, r0, r4, lsr #32
     c54:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
     c58:	4000517c 	andmi	r5, r0, ip, ror r1
     c5c:	000000cc 	andeq	r0, r0, ip, asr #1
     c60:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     c64:	07850884 	streq	r0, [r5, r4, lsl #17]
     c68:	05870686 	streq	r0, [r7, #1670]	; 0x686
     c6c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c70:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     c74:	0000040b 	andeq	r0, r0, fp, lsl #8
     c78:	00000024 	andeq	r0, r0, r4, lsr #32
     c7c:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
     c80:	40005248 	andmi	r5, r0, r8, asr #4
     c84:	000000f8 	strdeq	r0, [r0], -r8
     c88:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     c8c:	07850884 	streq	r0, [r5, r4, lsl #17]
     c90:	05870686 	streq	r0, [r7, #1670]	; 0x686
     c94:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c98:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     c9c:	0000040b 	andeq	r0, r0, fp, lsl #8
     ca0:	00000024 	andeq	r0, r0, r4, lsr #32
     ca4:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
     ca8:	40005340 	andmi	r5, r0, r0, asr #6
     cac:	000001fc 	strdeq	r0, [r0], -ip
     cb0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     cb4:	07850884 	streq	r0, [r5, r4, lsl #17]
     cb8:	05870686 	streq	r0, [r7, #1670]	; 0x686
     cbc:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     cc0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     cc4:	0000040b 	andeq	r0, r0, fp, lsl #8
     cc8:	0000000c 	andeq	r0, r0, ip
     ccc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     cd0:	7c020001 	stcvc	0, cr0, [r2], {1}
     cd4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     cd8:	00000014 	andeq	r0, r0, r4, lsl r0
     cdc:	00000cc8 	andeq	r0, r0, r8, asr #25
     ce0:	40005bf4 	strdmi	r5, [r0], -r4
     ce4:	00000018 	andeq	r0, r0, r8, lsl r0
     ce8:	83080e42 	movwhi	r0, #36418	; 0x8e42
     cec:	00018e02 	andeq	r8, r1, r2, lsl #28
     cf0:	00000014 	andeq	r0, r0, r4, lsl r0
     cf4:	00000cc8 	andeq	r0, r0, r8, asr #25
     cf8:	40005c0c 	andmi	r5, r0, ip, lsl #24
     cfc:	00000018 	andeq	r0, r0, r8, lsl r0
     d00:	83080e42 	movwhi	r0, #36418	; 0x8e42
     d04:	00018e02 	andeq	r8, r1, r2, lsl #28
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d10:	7c020001 	stcvc	0, cr0, [r2], {1}
     d14:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	00000d08 	andeq	r0, r0, r8, lsl #26
     d20:	40005c24 	andmi	r5, r0, r4, lsr #24
     d24:	00000060 	andeq	r0, r0, r0, rrx
     d28:	0000000c 	andeq	r0, r0, ip
     d2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d30:	7c020001 	stcvc	0, cr0, [r2], {1}
     d34:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d38:	00000024 	andeq	r0, r0, r4, lsr #32
     d3c:	00000d28 	andeq	r0, r0, r8, lsr #26
     d40:	40005c84 	andmi	r5, r0, r4, lsl #25
     d44:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d48:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     d4c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     d50:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     d54:	8a048905 	bhi	123170 <IRQ_STACK_SIZE+0x11b170>
     d58:	8e028b03 	vmlahi.f64	d8, d2, d3
     d5c:	380e4401 	stmdacc	lr, {r0, sl, lr}
     d60:	00000014 	andeq	r0, r0, r4, lsl r0
     d64:	00000d28 	andeq	r0, r0, r8, lsr #26
     d68:	40005e54 	andmi	r5, r0, r4, asr lr
     d6c:	00000028 	andeq	r0, r0, r8, lsr #32
     d70:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     d74:	00000001 	andeq	r0, r0, r1
     d78:	0000000c 	andeq	r0, r0, ip
     d7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d80:	7c020001 	stcvc	0, cr0, [r2], {1}
     d84:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d88:	00000018 	andeq	r0, r0, r8, lsl r0
     d8c:	00000d78 	andeq	r0, r0, r8, ror sp
     d90:	40005e7c 	andmi	r5, r0, ip, ror lr
     d94:	00000050 	andeq	r0, r0, r0, asr r0
     d98:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
     d9c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     da0:	780e4201 	stmdavc	lr, {r0, r9, lr}
     da4:	00000014 	andeq	r0, r0, r4, lsl r0
     da8:	00000d78 	andeq	r0, r0, r8, ror sp
     dac:	40005ecc 	andmi	r5, r0, ip, asr #29
     db0:	00000028 	andeq	r0, r0, r8, lsr #32
     db4:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     db8:	00000001 	andeq	r0, r0, r1
     dbc:	0000000c 	andeq	r0, r0, ip
     dc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     dc4:	7c020001 	stcvc	0, cr0, [r2], {1}
     dc8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dcc:	00000028 	andeq	r0, r0, r8, lsr #32
     dd0:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
     dd4:	40005ef4 	strdmi	r5, [r0], -r4
     dd8:	00001f0c 	andeq	r1, r0, ip, lsl #30
     ddc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     de0:	86088509 	strhi	r8, [r8], -r9, lsl #10
     de4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     de8:	8a048905 	bhi	123204 <IRQ_STACK_SIZE+0x11b204>
     dec:	8e028b03 	vmlahi.f64	d8, d2, d3
     df0:	b00e4201 	andlt	r4, lr, r1, lsl #4
     df4:	00000002 	andeq	r0, r0, r2
     df8:	0000000c 	andeq	r0, r0, ip
     dfc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e00:	7c020001 	stcvc	0, cr0, [r2], {1}
     e04:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e08:	00000024 	andeq	r0, r0, r4, lsr #32
     e0c:	00000df8 	strdeq	r0, [r0], -r8
     e10:	40007e00 	andmi	r7, r0, r0, lsl #28
     e14:	000001e0 	andeq	r0, r0, r0, ror #3
     e18:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     e1c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     e20:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e24:	8a048905 	bhi	123240 <IRQ_STACK_SIZE+0x11b240>
     e28:	8e028b03 	vmlahi.f64	d8, d2, d3
     e2c:	300e4a01 	andcc	r4, lr, r1, lsl #20
     e30:	00000028 	andeq	r0, r0, r8, lsr #32
     e34:	00000df8 	strdeq	r0, [r0], -r8
     e38:	40007fe0 	andmi	r7, r0, r0, ror #31
     e3c:	000016f4 	strdeq	r1, [r0], -r4
     e40:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     e44:	86088509 	strhi	r8, [r8], -r9, lsl #10
     e48:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e4c:	8a048905 	bhi	123268 <IRQ_STACK_SIZE+0x11b268>
     e50:	8e028b03 	vmlahi.f64	d8, d2, d3
     e54:	980e4401 	stmdals	lr, {r0, sl, lr}
     e58:	00000001 	andeq	r0, r0, r1
     e5c:	0000000c 	andeq	r0, r0, ip
     e60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e64:	7c020001 	stcvc	0, cr0, [r2], {1}
     e68:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e6c:	00000014 	andeq	r0, r0, r4, lsl r0
     e70:	00000e5c 	andeq	r0, r0, ip, asr lr
     e74:	400096d8 	ldrdmi	r9, [r0], -r8
     e78:	00000070 	andeq	r0, r0, r0, ror r0
     e7c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     e80:	00018e02 	andeq	r8, r1, r2, lsl #28
     e84:	0000000c 	andeq	r0, r0, ip
     e88:	00000e5c 	andeq	r0, r0, ip, asr lr
     e8c:	40009748 	andmi	r9, r0, r8, asr #14
     e90:	0000000c 	andeq	r0, r0, ip
     e94:	0000000c 	andeq	r0, r0, ip
     e98:	00000e5c 	andeq	r0, r0, ip, asr lr
     e9c:	40009754 	andmi	r9, r0, r4, asr r7
     ea0:	00000010 	andeq	r0, r0, r0, lsl r0
     ea4:	0000000c 	andeq	r0, r0, ip
     ea8:	00000e5c 	andeq	r0, r0, ip, asr lr
     eac:	40009764 	andmi	r9, r0, r4, ror #14
     eb0:	0000000c 	andeq	r0, r0, ip
     eb4:	0000000c 	andeq	r0, r0, ip
     eb8:	00000e5c 	andeq	r0, r0, ip, asr lr
     ebc:	40009770 	andmi	r9, r0, r0, ror r7
     ec0:	00000008 	andeq	r0, r0, r8
     ec4:	0000000c 	andeq	r0, r0, ip
     ec8:	00000e5c 	andeq	r0, r0, ip, asr lr
     ecc:	40009778 	andmi	r9, r0, r8, ror r7
     ed0:	0000000c 	andeq	r0, r0, ip
     ed4:	0000000c 	andeq	r0, r0, ip
     ed8:	00000e5c 	andeq	r0, r0, ip, asr lr
     edc:	40009784 	andmi	r9, r0, r4, lsl #15
     ee0:	00000018 	andeq	r0, r0, r8, lsl r0
     ee4:	0000000c 	andeq	r0, r0, ip
     ee8:	00000e5c 	andeq	r0, r0, ip, asr lr
     eec:	4000979c 	mulmi	r0, ip, r7
     ef0:	0000000c 	andeq	r0, r0, ip
     ef4:	0000000c 	andeq	r0, r0, ip
     ef8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     efc:	7c020001 	stcvc	0, cr0, [r2], {1}
     f00:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f04:	00000024 	andeq	r0, r0, r4, lsr #32
     f08:	00000ef4 	strdeq	r0, [r0], -r4
     f0c:	400097a8 	andmi	r9, r0, r8, lsr #15
     f10:	0000072c 	andeq	r0, r0, ip, lsr #14
     f14:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f18:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f1c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f20:	8a048905 	bhi	12333c <IRQ_STACK_SIZE+0x11b33c>
     f24:	8e028b03 	vmlahi.f64	d8, d2, d3
     f28:	300e5801 	andcc	r5, lr, r1, lsl #16
     f2c:	0000000c 	andeq	r0, r0, ip
     f30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f34:	7c020001 	stcvc	0, cr0, [r2], {1}
     f38:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f3c:	00000018 	andeq	r0, r0, r8, lsl r0
     f40:	00000f2c 	andeq	r0, r0, ip, lsr #30
     f44:	40009ed4 	ldrdmi	r9, [r0], -r4
     f48:	00000114 	andeq	r0, r0, r4, lsl r1
     f4c:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     f50:	86028503 	strhi	r8, [r2], -r3, lsl #10
     f54:	00000001 	andeq	r0, r0, r1
     f58:	0000000c 	andeq	r0, r0, ip
     f5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f60:	7c020001 	stcvc	0, cr0, [r2], {1}
     f64:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f68:	00000018 	andeq	r0, r0, r8, lsl r0
     f6c:	00000f58 	andeq	r0, r0, r8, asr pc
     f70:	40009fe8 	andmi	r9, r0, r8, ror #31
     f74:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f78:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
     f7c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f80:	00018702 	andeq	r8, r1, r2, lsl #14
     f84:	0000000c 	andeq	r0, r0, ip
     f88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f8c:	7c020001 	stcvc	0, cr0, [r2], {1}
     f90:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f94:	0000000c 	andeq	r0, r0, ip
     f98:	00000f84 	andeq	r0, r0, r4, lsl #31
     f9c:	4000a0d8 	ldrdmi	sl, [r0], -r8
     fa0:	00000004 	andeq	r0, r0, r4
     fa4:	0000000c 	andeq	r0, r0, ip
     fa8:	00000f84 	andeq	r0, r0, r4, lsl #31
     fac:	4000a0dc 	ldrdmi	sl, [r0], -ip
     fb0:	00000004 	andeq	r0, r0, r4
     fb4:	0000000c 	andeq	r0, r0, ip
     fb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fbc:	7c020001 	stcvc	0, cr0, [r2], {1}
     fc0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fc4:	00000018 	andeq	r0, r0, r8, lsl r0
     fc8:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
     fcc:	4000a0e0 	andmi	sl, r0, r0, ror #1
     fd0:	0000008c 	andeq	r0, r0, ip, lsl #1
     fd4:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
     fd8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     fdc:	00018e02 	andeq	r8, r1, r2, lsl #28
     fe0:	0000000c 	andeq	r0, r0, ip
     fe4:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
     fe8:	4000a16c 	andmi	sl, r0, ip, ror #2
     fec:	0000001c 	andeq	r0, r0, ip, lsl r0
     ff0:	00000020 	andeq	r0, r0, r0, lsr #32
     ff4:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
     ff8:	4000a188 	andmi	sl, r0, r8, lsl #3
     ffc:	000000dc 	ldrdeq	r0, [r0], -ip
    1000:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
    1004:	86068507 	strhi	r8, [r6], -r7, lsl #10
    1008:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
    100c:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
    1010:	280e4401 	stmdacs	lr, {r0, sl, lr}
    1014:	00000020 	andeq	r0, r0, r0, lsr #32
    1018:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    101c:	4000a264 	andmi	sl, r0, r4, ror #4
    1020:	000000e8 	andeq	r0, r0, r8, ror #1
    1024:	83200e42 	teqhi	r0, #1056	; 0x420
    1028:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    102c:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1030:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1034:	00018e02 	andeq	r8, r1, r2, lsl #28
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    1040:	4000a34c 	andmi	sl, r0, ip, asr #6
    1044:	0000005c 	andeq	r0, r0, ip, asr r0
    1048:	0000000c 	andeq	r0, r0, ip
    104c:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    1050:	4000a3a8 	andmi	sl, r0, r8, lsr #7
    1054:	00000094 	muleq	r0, r4, r0
    1058:	00000014 	andeq	r0, r0, r4, lsl r0
    105c:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    1060:	4000a43c 	andmi	sl, r0, ip, lsr r4
    1064:	00000024 	andeq	r0, r0, r4, lsr #32
    1068:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    106c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1070:	00000024 	andeq	r0, r0, r4, lsr #32
    1074:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    1078:	4000a460 	andmi	sl, r0, r0, ror #8
    107c:	000001e8 	andeq	r0, r0, r8, ror #3
    1080:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1084:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1088:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    108c:	8a048905 	bhi	1234a8 <IRQ_STACK_SIZE+0x11b4a8>
    1090:	8e028b03 	vmlahi.f64	d8, d2, d3
    1094:	380e4801 	stmdacc	lr, {r0, fp, lr}
    1098:	0000001c 	andeq	r0, r0, ip, lsl r0
    109c:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    10a0:	4000a648 	andmi	sl, r0, r8, asr #12
    10a4:	00000104 	andeq	r0, r0, r4, lsl #2
    10a8:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
    10ac:	86058506 	strhi	r8, [r5], -r6, lsl #10
    10b0:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    10b4:	00018e02 	andeq	r8, r1, r2, lsl #28
    10b8:	00000020 	andeq	r0, r0, r0, lsr #32
    10bc:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    10c0:	4000a74c 	andmi	sl, r0, ip, asr #14
    10c4:	0000010c 	andeq	r0, r0, ip, lsl #2
    10c8:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    10cc:	86078508 	strhi	r8, [r7], -r8, lsl #10
    10d0:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    10d4:	8a038904 	bhi	e34ec <IRQ_STACK_SIZE+0xdb4ec>
    10d8:	00018e02 	andeq	r8, r1, r2, lsl #28
    10dc:	0000000c 	andeq	r0, r0, ip
    10e0:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    10e4:	4000a858 	andmi	sl, r0, r8, asr r8
    10e8:	00000060 	andeq	r0, r0, r0, rrx
    10ec:	00000020 	andeq	r0, r0, r0, lsr #32
    10f0:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    10f4:	4000a8b8 			; <UNDEFINED> instruction: 0x4000a8b8
    10f8:	00000144 	andeq	r0, r0, r4, asr #2
    10fc:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1100:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1104:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1108:	8a038904 	bhi	e3520 <IRQ_STACK_SIZE+0xdb520>
    110c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1110:	0000000c 	andeq	r0, r0, ip
    1114:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    1118:	4000a9fc 	strdmi	sl, [r0], -ip
    111c:	00000064 	andeq	r0, r0, r4, rrx
    1120:	00000018 	andeq	r0, r0, r8, lsl r0
    1124:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    1128:	4000aa60 	andmi	sl, r0, r0, ror #20
    112c:	000000d4 	ldrdeq	r0, [r0], -r4
    1130:	83100e48 	tsthi	r0, #72, 28	; 0x480
    1134:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1138:	00018e02 	andeq	r8, r1, r2, lsl #28
    113c:	00000020 	andeq	r0, r0, r0, lsr #32
    1140:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    1144:	4000ab34 	andmi	sl, r0, r4, lsr fp
    1148:	0000010c 	andeq	r0, r0, ip, lsl #2
    114c:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    1150:	86058506 	strhi	r8, [r5], -r6, lsl #10
    1154:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1158:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
    115c:	0000200e 	andeq	r2, r0, lr
    1160:	0000001c 	andeq	r0, r0, ip, lsl r0
    1164:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    1168:	4000ac40 	andmi	sl, r0, r0, asr #24
    116c:	00000088 	andeq	r0, r0, r8, lsl #1
    1170:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
    1174:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1178:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    117c:	200e4201 	andcs	r4, lr, r1, lsl #4
    1180:	00000014 	andeq	r0, r0, r4, lsl r0
    1184:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    1188:	4000acc8 	andmi	sl, r0, r8, asr #25
    118c:	00000058 	andeq	r0, r0, r8, asr r0
    1190:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
    1194:	00018e02 	andeq	r8, r1, r2, lsl #28
    1198:	00000014 	andeq	r0, r0, r4, lsl r0
    119c:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    11a0:	4000ad20 	andmi	sl, r0, r0, lsr #26
    11a4:	00000070 	andeq	r0, r0, r0, ror r0
    11a8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    11ac:	00018502 	andeq	r8, r1, r2, lsl #10
    11b0:	0000000c 	andeq	r0, r0, ip
    11b4:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    11b8:	4000ad90 	mulmi	r0, r0, sp
    11bc:	0000007c 	andeq	r0, r0, ip, ror r0
    11c0:	0000000c 	andeq	r0, r0, ip
    11c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11c8:	7c020001 	stcvc	0, cr0, [r2], {1}
    11cc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11d0:	0000000c 	andeq	r0, r0, ip
    11d4:	000011c0 	andeq	r1, r0, r0, asr #3
    11d8:	4000ae0c 	andmi	sl, r0, ip, lsl #28
    11dc:	0000006c 	andeq	r0, r0, ip, rrx
    11e0:	0000000c 	andeq	r0, r0, ip
    11e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11e8:	7c020001 	stcvc	0, cr0, [r2], {1}
    11ec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11f0:	00000018 	andeq	r0, r0, r8, lsl r0
    11f4:	000011e0 	andeq	r1, r0, r0, ror #3
    11f8:	4000ae78 	andmi	sl, r0, r8, ror lr
    11fc:	00000044 	andeq	r0, r0, r4, asr #32
    1200:	83100e42 	tsthi	r0, #1056	; 0x420
    1204:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1208:	00018e02 	andeq	r8, r1, r2, lsl #28
    120c:	0000000c 	andeq	r0, r0, ip
    1210:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1214:	7c020001 	stcvc	0, cr0, [r2], {1}
    1218:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    121c:	00000024 	andeq	r0, r0, r4, lsr #32
    1220:	0000120c 	andeq	r1, r0, ip, lsl #4
    1224:	4000b0ec 	andmi	fp, r0, ip, ror #1
    1228:	000001ac 	andeq	r0, r0, ip, lsr #3
    122c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1230:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1234:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1238:	8a048905 	bhi	123654 <IRQ_STACK_SIZE+0x11b654>
    123c:	8e028b03 	vmlahi.f64	d8, d2, d3
    1240:	300e4601 	andcc	r4, lr, r1, lsl #12
    1244:	00000028 	andeq	r0, r0, r8, lsr #32
    1248:	0000120c 	andeq	r1, r0, ip, lsl #4
    124c:	4000b298 	mulmi	r0, r8, r2
    1250:	000010e0 	andeq	r1, r0, r0, ror #1
    1254:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1258:	86088509 	strhi	r8, [r8], -r9, lsl #10
    125c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1260:	8a048905 	bhi	12367c <IRQ_STACK_SIZE+0x11b67c>
    1264:	8e028b03 	vmlahi.f64	d8, d2, d3
    1268:	e80e4201 	stmda	lr, {r0, r9, lr}
    126c:	00000001 	andeq	r0, r0, r1
    1270:	0000000c 	andeq	r0, r0, ip
    1274:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1278:	7c020001 	stcvc	0, cr0, [r2], {1}
    127c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1280:	00000014 	andeq	r0, r0, r4, lsl r0
    1284:	00001270 	andeq	r1, r0, r0, ror r2
    1288:	4000c378 	andmi	ip, r0, r8, ror r3
    128c:	0000009c 	muleq	r0, ip, r0
    1290:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1294:	00018e02 	andeq	r8, r1, r2, lsl #28
    1298:	0000000c 	andeq	r0, r0, ip
    129c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12a0:	7c020001 	stcvc	0, cr0, [r2], {1}
    12a4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12a8:	0000001c 	andeq	r0, r0, ip, lsl r0
    12ac:	00001298 	muleq	r0, r8, r2
    12b0:	4000c414 	andmi	ip, r0, r4, lsl r4
    12b4:	00000100 	andeq	r0, r0, r0, lsl #2
    12b8:	83180e42 	tsthi	r8, #1056	; 0x420
    12bc:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    12c0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    12c4:	00018e02 	andeq	r8, r1, r2, lsl #28
    12c8:	0000001c 	andeq	r0, r0, ip, lsl r0
    12cc:	00001298 	muleq	r0, r8, r2
    12d0:	4000c514 	andmi	ip, r0, r4, lsl r5
    12d4:	0000026c 	andeq	r0, r0, ip, ror #4
    12d8:	83180e42 	tsthi	r8, #1056	; 0x420
    12dc:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    12e0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    12e4:	00018e02 	andeq	r8, r1, r2, lsl #28
    12e8:	0000000c 	andeq	r0, r0, ip
    12ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12f0:	7c020001 	stcvc	0, cr0, [r2], {1}
    12f4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12f8:	00000018 	andeq	r0, r0, r8, lsl r0
    12fc:	000012e8 	andeq	r1, r0, r8, ror #5
    1300:	4000c780 	andmi	ip, r0, r0, lsl #15
    1304:	00000134 	andeq	r0, r0, r4, lsr r1
    1308:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
    130c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1310:	00018702 	andeq	r8, r1, r2, lsl #14
    1314:	0000000c 	andeq	r0, r0, ip
    1318:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    131c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1320:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1324:	00000018 	andeq	r0, r0, r8, lsl r0
    1328:	00001314 	andeq	r1, r0, r4, lsl r3
    132c:	4000c8b4 			; <UNDEFINED> instruction: 0x4000c8b4
    1330:	000000f4 	strdeq	r0, [r0], -r4
    1334:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    1338:	86028503 	strhi	r8, [r2], -r3, lsl #10
    133c:	00000001 	andeq	r0, r0, r1
    1340:	0000000c 	andeq	r0, r0, ip
    1344:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1348:	7c020001 	stcvc	0, cr0, [r2], {1}
    134c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1350:	00000024 	andeq	r0, r0, r4, lsr #32
    1354:	00001340 	andeq	r1, r0, r0, asr #6
    1358:	4000c9a8 	andmi	ip, r0, r8, lsr #19
    135c:	0000056c 	andeq	r0, r0, ip, ror #10
    1360:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1364:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1368:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    136c:	8a048905 	bhi	123788 <IRQ_STACK_SIZE+0x11b788>
    1370:	8e028b03 	vmlahi.f64	d8, d2, d3
    1374:	300e4401 	andcc	r4, lr, r1, lsl #8
    1378:	0000000c 	andeq	r0, r0, ip
    137c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1380:	7c020001 	stcvc	0, cr0, [r2], {1}
    1384:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1388:	00000018 	andeq	r0, r0, r8, lsl r0
    138c:	00001378 	andeq	r1, r0, r8, ror r3
    1390:	4000cf14 	andmi	ip, r0, r4, lsl pc
    1394:	0000002c 	andeq	r0, r0, ip, lsr #32
    1398:	83100e42 	tsthi	r0, #1056	; 0x420
    139c:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    13a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13a4:	00000018 	andeq	r0, r0, r8, lsl r0
    13a8:	00001378 	andeq	r1, r0, r8, ror r3
    13ac:	4000cf40 	andmi	ip, r0, r0, asr #30
    13b0:	00000108 	andeq	r0, r0, r8, lsl #2
    13b4:	84100e48 	ldrhi	r0, [r0], #-3656	; 0xfffff1b8
    13b8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    13bc:	00018e02 	andeq	r8, r1, r2, lsl #28
    13c0:	0000000c 	andeq	r0, r0, ip
    13c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    13c8:	7c010001 	stcvc	0, cr0, [r1], {1}
    13cc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    13d0:	0000000c 	andeq	r0, r0, ip
    13d4:	000013c0 	andeq	r1, r0, r0, asr #7
    13d8:	4000d048 	andmi	sp, r0, r8, asr #32
    13dc:	000000f4 	strdeq	r0, [r0], -r4
    13e0:	0000000c 	andeq	r0, r0, ip
    13e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    13e8:	7c010001 	stcvc	0, cr0, [r1], {1}
    13ec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    13f0:	00000014 	andeq	r0, r0, r4, lsl r0
    13f4:	000013e0 	andeq	r1, r0, r0, ror #7
    13f8:	4000dbb8 			; <UNDEFINED> instruction: 0x4000dbb8
    13fc:	0000003c 	andeq	r0, r0, ip, lsr r0
    1400:	0e038e68 	cdpeq	14, 0, cr8, cr3, cr8, {3}
    1404:	00000010 	andeq	r0, r0, r0, lsl r0
    1408:	0000000c 	andeq	r0, r0, ip
    140c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1410:	7c020001 	stcvc	0, cr0, [r2], {1}
    1414:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1418:	00000020 	andeq	r0, r0, r0, lsr #32
    141c:	00001408 	andeq	r1, r0, r8, lsl #8
    1420:	4000dbf4 	strdmi	sp, [r0], -r4
    1424:	00000044 	andeq	r0, r0, r4, asr #32
    1428:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    142c:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1430:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1434:	8a038904 	bhi	e384c <IRQ_STACK_SIZE+0xdb84c>
    1438:	00018e02 	andeq	r8, r1, r2, lsl #28
    143c:	00000020 	andeq	r0, r0, r0, lsr #32
    1440:	00001408 	andeq	r1, r0, r8, lsl #8
    1444:	4000dc38 	andmi	sp, r0, r8, lsr ip
    1448:	00000040 	andeq	r0, r0, r0, asr #32
    144c:	83200e42 	teqhi	r0, #1056	; 0x420
    1450:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1454:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1458:	89038804 	stmdbhi	r3, {r2, fp, pc}
    145c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1460:	0000000c 	andeq	r0, r0, ip
    1464:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1468:	7c020001 	stcvc	0, cr0, [r2], {1}
    146c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1470:	00000024 	andeq	r0, r0, r4, lsr #32
    1474:	00001460 	andeq	r1, r0, r0, ror #8
    1478:	4000dc78 	andmi	sp, r0, r8, ror ip
    147c:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1480:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1484:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1488:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    148c:	8a048905 	bhi	1238a8 <IRQ_STACK_SIZE+0x11b8a8>
    1490:	8e028b03 	vmlahi.f64	d8, d2, d3
    1494:	380e5201 	stmdacc	lr, {r0, r9, ip, lr}
    1498:	0000000c 	andeq	r0, r0, ip
    149c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14a0:	7c020001 	stcvc	0, cr0, [r2], {1}
    14a4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14a8:	00000024 	andeq	r0, r0, r4, lsr #32
    14ac:	00001498 	muleq	r0, r8, r4
    14b0:	4000e148 	andmi	lr, r0, r8, asr #2
    14b4:	00000470 	andeq	r0, r0, r0, ror r4
    14b8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    14bc:	86088509 	strhi	r8, [r8], -r9, lsl #10
    14c0:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    14c4:	8a048905 	bhi	1238e0 <IRQ_STACK_SIZE+0x11b8e0>
    14c8:	8e028b03 	vmlahi.f64	d8, d2, d3
    14cc:	300e4401 	andcc	r4, lr, r1, lsl #8

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000014 	andeq	r0, r0, r4, lsl r0
   4:	00000018 	andeq	r0, r0, r8, lsl r0
   8:	00000038 	andeq	r0, r0, r8, lsr r0
   c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
  18:	000001ec 	andeq	r0, r0, ip, ror #3
  1c:	000002e8 	andeq	r0, r0, r8, ror #5
  20:	000002ec 	andeq	r0, r0, ip, ror #5
  24:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  28:	000002f4 	strdeq	r0, [r0], -r4
  2c:	000002f8 	strdeq	r0, [r0], -r8
	...
  38:	000002e8 	andeq	r0, r0, r8, ror #5
  3c:	000002ec 	andeq	r0, r0, ip, ror #5
  40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  44:	000002f4 	strdeq	r0, [r0], -r4
  48:	000002f8 	strdeq	r0, [r0], -r8
  4c:	00000318 	andeq	r0, r0, r8, lsl r3
	...
  58:	00000420 	andeq	r0, r0, r0, lsr #8
  5c:	00000424 	andeq	r0, r0, r4, lsr #8
  60:	00000428 	andeq	r0, r0, r8, lsr #8
  64:	0000042c 	andeq	r0, r0, ip, lsr #8
  68:	00000434 	andeq	r0, r0, r4, lsr r4
  6c:	00000438 	andeq	r0, r0, r8, lsr r4
  70:	000005a4 	andeq	r0, r0, r4, lsr #11
  74:	000005a8 	andeq	r0, r0, r8, lsr #11
  78:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
  7c:	000005c0 	andeq	r0, r0, r0, asr #11
  80:	000005c4 	andeq	r0, r0, r4, asr #11
  84:	000005c8 	andeq	r0, r0, r8, asr #11
  88:	000005cc 	andeq	r0, r0, ip, asr #11
  8c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  90:	000005e8 	andeq	r0, r0, r8, ror #11
  94:	000005f8 	strdeq	r0, [r0], -r8
  98:	000005fc 	strdeq	r0, [r0], -ip
  9c:	00000600 	andeq	r0, r0, r0, lsl #12
  a0:	00000618 	andeq	r0, r0, r8, lsl r6
  a4:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
  b0:	00000424 	andeq	r0, r0, r4, lsr #8
  b4:	00000428 	andeq	r0, r0, r8, lsr #8
  b8:	0000042c 	andeq	r0, r0, ip, lsr #8
  bc:	00000434 	andeq	r0, r0, r4, lsr r4
  c0:	00000438 	andeq	r0, r0, r8, lsr r4
  c4:	00000444 	andeq	r0, r0, r4, asr #8
  c8:	00000464 	andeq	r0, r0, r4, ror #8
  cc:	0000046c 	andeq	r0, r0, ip, ror #8
  d0:	0000047c 	andeq	r0, r0, ip, ror r4
  d4:	00000480 	andeq	r0, r0, r0, lsl #9
  d8:	00000484 	andeq	r0, r0, r4, lsl #9
  dc:	00000488 	andeq	r0, r0, r8, lsl #9
  e0:	000004a0 	andeq	r0, r0, r0, lsr #9
  e4:	000004ac 	andeq	r0, r0, ip, lsr #9
  e8:	000004e4 	andeq	r0, r0, r4, ror #9
  ec:	000004e8 	andeq	r0, r0, r8, ror #9
	...
  f8:	00000444 	andeq	r0, r0, r4, asr #8
  fc:	00000454 	andeq	r0, r0, r4, asr r4
 100:	0000046c 	andeq	r0, r0, ip, ror #8
 104:	00000470 	andeq	r0, r0, r0, ror r4
 108:	00000478 	andeq	r0, r0, r8, ror r4
 10c:	0000047c 	andeq	r0, r0, ip, ror r4
 110:	00000488 	andeq	r0, r0, r8, lsl #9
 114:	00000490 	muleq	r0, r0, r4
 118:	000004ac 	andeq	r0, r0, ip, lsr #9
 11c:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 120:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 124:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
 128:	000004e8 	andeq	r0, r0, r8, ror #9
 12c:	000004ec 	andeq	r0, r0, ip, ror #9
	...
 138:	00000454 	andeq	r0, r0, r4, asr r4
 13c:	00000464 	andeq	r0, r0, r4, ror #8
 140:	00000470 	andeq	r0, r0, r0, ror r4
 144:	00000474 	andeq	r0, r0, r4, ror r4
 148:	00000480 	andeq	r0, r0, r0, lsl #9
 14c:	00000484 	andeq	r0, r0, r4, lsl #9
 150:	00000490 	muleq	r0, r0, r4
 154:	00000494 	muleq	r0, r4, r4
 158:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 15c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 160:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
 164:	000004c4 	andeq	r0, r0, r4, asr #9
 168:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 16c:	000004f4 	strdeq	r0, [r0], -r4
 170:	000004f8 	strdeq	r0, [r0], -r8
 174:	000004fc 	strdeq	r0, [r0], -ip
	...
 180:	00000474 	andeq	r0, r0, r4, ror r4
 184:	00000478 	andeq	r0, r0, r8, ror r4
 188:	00000494 	muleq	r0, r4, r4
 18c:	00000498 	muleq	r0, r8, r4
 190:	000004c4 	andeq	r0, r0, r4, asr #9
 194:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 198:	000004ec 	andeq	r0, r0, ip, ror #9
 19c:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1a0:	00000514 	andeq	r0, r0, r4, lsl r5
 1a4:	00000520 	andeq	r0, r0, r0, lsr #10
 1a8:	00000540 	andeq	r0, r0, r0, asr #10
 1ac:	00000544 	andeq	r0, r0, r4, asr #10
 1b0:	00000548 	andeq	r0, r0, r8, asr #10
 1b4:	0000054c 	andeq	r0, r0, ip, asr #10
 1b8:	00000550 	andeq	r0, r0, r0, asr r5
 1bc:	00000554 	andeq	r0, r0, r4, asr r5
	...
 1c8:	00000498 	muleq	r0, r8, r4
 1cc:	0000049c 	muleq	r0, ip, r4
 1d0:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1d4:	000004d8 	ldrdeq	r0, [r0], -r8
 1d8:	000004f4 	strdeq	r0, [r0], -r4
 1dc:	000004f8 	strdeq	r0, [r0], -r8
 1e0:	000004fc 	strdeq	r0, [r0], -ip
 1e4:	00000500 	andeq	r0, r0, r0, lsl #10
 1e8:	00000510 	andeq	r0, r0, r0, lsl r5
 1ec:	00000514 	andeq	r0, r0, r4, lsl r5
 1f0:	00000520 	andeq	r0, r0, r0, lsr #10
 1f4:	0000052c 	andeq	r0, r0, ip, lsr #10
 1f8:	00000558 	andeq	r0, r0, r8, asr r5
 1fc:	0000055c 	andeq	r0, r0, ip, asr r5
 200:	00000560 	andeq	r0, r0, r0, ror #10
 204:	00000564 	andeq	r0, r0, r4, ror #10
 208:	00000570 	andeq	r0, r0, r0, ror r5
 20c:	00000574 	andeq	r0, r0, r4, ror r5
	...
 218:	0000049c 	muleq	r0, ip, r4
 21c:	000004a0 	andeq	r0, r0, r0, lsr #9
 220:	000004d8 	ldrdeq	r0, [r0], -r8
 224:	000004dc 	ldrdeq	r0, [r0], -ip
 228:	000004e0 	andeq	r0, r0, r0, ror #9
 22c:	000004e4 	andeq	r0, r0, r4, ror #9
 230:	00000500 	andeq	r0, r0, r0, lsl #10
 234:	0000050c 	andeq	r0, r0, ip, lsl #10
 238:	0000052c 	andeq	r0, r0, ip, lsr #10
 23c:	00000538 	andeq	r0, r0, r8, lsr r5
 240:	00000578 	andeq	r0, r0, r8, ror r5
 244:	0000057c 	andeq	r0, r0, ip, ror r5
 248:	00000580 	andeq	r0, r0, r0, lsl #11
 24c:	00000584 	andeq	r0, r0, r4, lsl #11
 250:	00000588 	andeq	r0, r0, r8, lsl #11
 254:	0000058c 	andeq	r0, r0, ip, lsl #11
 258:	00000590 	muleq	r0, r0, r5
 25c:	00000594 	muleq	r0, r4, r5
 260:	000005c0 	andeq	r0, r0, r0, asr #11
 264:	000005c4 	andeq	r0, r0, r4, asr #11
	...
 270:	000004dc 	ldrdeq	r0, [r0], -ip
 274:	000004e0 	andeq	r0, r0, r0, ror #9
 278:	00000544 	andeq	r0, r0, r4, asr #10
 27c:	00000548 	andeq	r0, r0, r8, asr #10
 280:	0000054c 	andeq	r0, r0, ip, asr #10
 284:	00000550 	andeq	r0, r0, r0, asr r5
 288:	00000554 	andeq	r0, r0, r4, asr r5
 28c:	00000558 	andeq	r0, r0, r8, asr r5
 290:	00000564 	andeq	r0, r0, r4, ror #10
 294:	00000568 	andeq	r0, r0, r8, ror #10
 298:	0000056c 	andeq	r0, r0, ip, ror #10
 29c:	00000570 	andeq	r0, r0, r0, ror r5
 2a0:	00000574 	andeq	r0, r0, r4, ror r5
 2a4:	00000578 	andeq	r0, r0, r8, ror r5
 2a8:	0000057c 	andeq	r0, r0, ip, ror r5
 2ac:	00000580 	andeq	r0, r0, r0, lsl #11
 2b0:	00000598 	muleq	r0, r8, r5
 2b4:	0000059c 	muleq	r0, ip, r5
 2b8:	000005a0 	andeq	r0, r0, r0, lsr #11
 2bc:	000005a4 	andeq	r0, r0, r4, lsr #11
 2c0:	000005a8 	andeq	r0, r0, r8, lsr #11
 2c4:	000005ac 	andeq	r0, r0, ip, lsr #11
 2c8:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 2cc:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
	...
 2d8:	0000050c 	andeq	r0, r0, ip, lsl #10
 2dc:	00000510 	andeq	r0, r0, r0, lsl r5
 2e0:	00000538 	andeq	r0, r0, r8, lsr r5
 2e4:	00000540 	andeq	r0, r0, r0, asr #10
 2e8:	0000055c 	andeq	r0, r0, ip, asr r5
 2ec:	00000560 	andeq	r0, r0, r0, ror #10
 2f0:	00000568 	andeq	r0, r0, r8, ror #10
 2f4:	0000056c 	andeq	r0, r0, ip, ror #10
 2f8:	00000584 	andeq	r0, r0, r4, lsl #11
 2fc:	00000588 	andeq	r0, r0, r8, lsl #11
 300:	0000058c 	andeq	r0, r0, ip, lsl #11
 304:	00000590 	muleq	r0, r0, r5
 308:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 30c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
 310:	000005c8 	andeq	r0, r0, r8, asr #11
 314:	000005cc 	andeq	r0, r0, ip, asr #11
 318:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 31c:	000005d8 	ldrdeq	r0, [r0], -r8
 320:	000005f8 	strdeq	r0, [r0], -r8
 324:	000005fc 	strdeq	r0, [r0], -ip
 328:	00000600 	andeq	r0, r0, r0, lsl #12
 32c:	00000608 	andeq	r0, r0, r8, lsl #12
	...
 338:	00000594 	muleq	r0, r4, r5
 33c:	00000598 	muleq	r0, r8, r5
 340:	0000059c 	muleq	r0, ip, r5
 344:	000005a0 	andeq	r0, r0, r0, lsr #11
 348:	000005ac 	andeq	r0, r0, ip, lsr #11
 34c:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 350:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
 354:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 358:	000005d8 	ldrdeq	r0, [r0], -r8
 35c:	000005e8 	andeq	r0, r0, r8, ror #11
 360:	00000608 	andeq	r0, r0, r8, lsl #12
 364:	00000618 	andeq	r0, r0, r8, lsl r6
	...
 370:	000008d4 	ldrdeq	r0, [r0], -r4
 374:	00000908 	andeq	r0, r0, r8, lsl #18
 378:	0000092c 	andeq	r0, r0, ip, lsr #18
 37c:	0000094c 	andeq	r0, r0, ip, asr #18
	...
 388:	0000095c 	andeq	r0, r0, ip, asr r9
 38c:	00000990 	muleq	r0, r0, r9
 390:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
 394:	000009d4 	ldrdeq	r0, [r0], -r4
	...
 3a0:	000009e4 	andeq	r0, r0, r4, ror #19
 3a4:	00000a18 	andeq	r0, r0, r8, lsl sl
 3a8:	00000a3c 	andeq	r0, r0, ip, lsr sl
 3ac:	00000a5c 	andeq	r0, r0, ip, asr sl
	...
 3b8:	00000e2c 	andeq	r0, r0, ip, lsr #28
 3bc:	00000e30 	andeq	r0, r0, r0, lsr lr
 3c0:	00000e50 	andeq	r0, r0, r0, asr lr
 3c4:	00001654 	andeq	r1, r0, r4, asr r6
	...
 3d0:	00000e2c 	andeq	r0, r0, ip, lsr #28
 3d4:	00000e30 	andeq	r0, r0, r0, lsr lr
 3d8:	00000e50 	andeq	r0, r0, r0, asr lr
 3dc:	00000f18 	andeq	r0, r0, r8, lsl pc
	...
 3e8:	00001004 	andeq	r1, r0, r4
 3ec:	00001100 	andeq	r1, r0, r0, lsl #2
 3f0:	00001104 	andeq	r1, r0, r4, lsl #2
 3f4:	00001108 	andeq	r1, r0, r8, lsl #2
 3f8:	0000110c 	andeq	r1, r0, ip, lsl #2
 3fc:	00001110 	andeq	r1, r0, r0, lsl r1
	...
 408:	00001100 	andeq	r1, r0, r0, lsl #2
 40c:	00001104 	andeq	r1, r0, r4, lsl #2
 410:	00001108 	andeq	r1, r0, r8, lsl #2
 414:	0000110c 	andeq	r1, r0, ip, lsl #2
 418:	00001110 	andeq	r1, r0, r0, lsl r1
 41c:	00001130 	andeq	r1, r0, r0, lsr r1
	...
 428:	00001238 	andeq	r1, r0, r8, lsr r2
 42c:	0000123c 	andeq	r1, r0, ip, lsr r2
 430:	00001240 	andeq	r1, r0, r0, asr #4
 434:	00001244 	andeq	r1, r0, r4, asr #4
 438:	0000124c 	andeq	r1, r0, ip, asr #4
 43c:	00001250 	andeq	r1, r0, r0, asr r2
 440:	000013cc 	andeq	r1, r0, ip, asr #7
 444:	000013d0 	ldrdeq	r1, [r0], -r0
 448:	000013d4 	ldrdeq	r1, [r0], -r4
 44c:	000013d8 	ldrdeq	r1, [r0], -r8
 450:	000013dc 	ldrdeq	r1, [r0], -ip
 454:	000013e0 	andeq	r1, r0, r0, ror #7
 458:	000013e4 	andeq	r1, r0, r4, ror #7
 45c:	000013e8 	andeq	r1, r0, r8, ror #7
 460:	00001404 	andeq	r1, r0, r4, lsl #8
 464:	00001414 	andeq	r1, r0, r4, lsl r4
 468:	0000141c 	andeq	r1, r0, ip, lsl r4
 46c:	00001420 	andeq	r1, r0, r0, lsr #8
 470:	00001430 	andeq	r1, r0, r0, lsr r4
 474:	00001444 	andeq	r1, r0, r4, asr #8
	...
 480:	0000123c 	andeq	r1, r0, ip, lsr r2
 484:	00001240 	andeq	r1, r0, r0, asr #4
 488:	00001244 	andeq	r1, r0, r4, asr #4
 48c:	0000124c 	andeq	r1, r0, ip, asr #4
 490:	00001250 	andeq	r1, r0, r0, asr r2
 494:	0000125c 	andeq	r1, r0, ip, asr r2
 498:	0000127c 	andeq	r1, r0, ip, ror r2
 49c:	00001284 	andeq	r1, r0, r4, lsl #5
 4a0:	000012ac 	andeq	r1, r0, ip, lsr #5
 4a4:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
 4a8:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
 4ac:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
 4b0:	000012e0 	andeq	r1, r0, r0, ror #5
 4b4:	000012e4 	andeq	r1, r0, r4, ror #5
 4b8:	000012e8 	andeq	r1, r0, r8, ror #5
 4bc:	000012ec 	andeq	r1, r0, ip, ror #5
 4c0:	000012f0 	strdeq	r1, [r0], -r0
 4c4:	000012f4 	strdeq	r1, [r0], -r4
	...
 4d0:	0000125c 	andeq	r1, r0, ip, asr r2
 4d4:	0000126c 	andeq	r1, r0, ip, ror #4
 4d8:	00001284 	andeq	r1, r0, r4, lsl #5
 4dc:	00001288 	andeq	r1, r0, r8, lsl #5
 4e0:	00001290 	muleq	r0, r0, r2
 4e4:	00001298 	muleq	r0, r8, r2
 4e8:	000012a8 	andeq	r1, r0, r8, lsr #5
 4ec:	000012ac 	andeq	r1, r0, ip, lsr #5
 4f0:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
 4f4:	000012c4 	andeq	r1, r0, r4, asr #5
 4f8:	000012f8 	strdeq	r1, [r0], -r8
 4fc:	000012fc 	strdeq	r1, [r0], -ip
 500:	00001300 	andeq	r1, r0, r0, lsl #6
 504:	00001304 	andeq	r1, r0, r4, lsl #6
	...
 510:	0000126c 	andeq	r1, r0, ip, ror #4
 514:	0000127c 	andeq	r1, r0, ip, ror r2
 518:	00001288 	andeq	r1, r0, r8, lsl #5
 51c:	0000128c 	andeq	r1, r0, ip, lsl #5
 520:	00001298 	muleq	r0, r8, r2
 524:	0000129c 	muleq	r0, ip, r2
 528:	000012c4 	andeq	r1, r0, r4, asr #5
 52c:	000012d0 	ldrdeq	r1, [r0], -r0
 530:	00001308 	andeq	r1, r0, r8, lsl #6
 534:	0000130c 	andeq	r1, r0, ip, lsl #6
 538:	00001310 	andeq	r1, r0, r0, lsl r3
 53c:	00001314 	andeq	r1, r0, r4, lsl r3
 540:	00001318 	andeq	r1, r0, r8, lsl r3
 544:	0000131c 	andeq	r1, r0, ip, lsl r3
	...
 550:	0000128c 	andeq	r1, r0, ip, lsl #5
 554:	00001290 	muleq	r0, r0, r2
 558:	0000129c 	muleq	r0, ip, r2
 55c:	000012a0 	andeq	r1, r0, r0, lsr #5
 560:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
 564:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
 568:	000012e4 	andeq	r1, r0, r4, ror #5
 56c:	000012e8 	andeq	r1, r0, r8, ror #5
 570:	000012ec 	andeq	r1, r0, ip, ror #5
 574:	000012f0 	strdeq	r1, [r0], -r0
 578:	000012f4 	strdeq	r1, [r0], -r4
 57c:	000012f8 	strdeq	r1, [r0], -r8
 580:	00001324 	andeq	r1, r0, r4, lsr #6
 584:	00001328 	andeq	r1, r0, r8, lsr #6
 588:	00001334 	andeq	r1, r0, r4, lsr r3
 58c:	0000133c 	andeq	r1, r0, ip, lsr r3
 590:	00001358 	andeq	r1, r0, r8, asr r3
 594:	0000135c 	andeq	r1, r0, ip, asr r3
 598:	00001360 	andeq	r1, r0, r0, ror #6
 59c:	00001364 	andeq	r1, r0, r4, ror #6
 5a0:	00001368 	andeq	r1, r0, r8, ror #6
 5a4:	0000136c 	andeq	r1, r0, ip, ror #6
	...
 5b0:	000012a0 	andeq	r1, r0, r0, lsr #5
 5b4:	000012a4 	andeq	r1, r0, r4, lsr #5
 5b8:	000012d0 	ldrdeq	r1, [r0], -r0
 5bc:	000012d4 	ldrdeq	r1, [r0], -r4
 5c0:	000012d8 	ldrdeq	r1, [r0], -r8
 5c4:	000012dc 	ldrdeq	r1, [r0], -ip
 5c8:	000012fc 	strdeq	r1, [r0], -ip
 5cc:	00001300 	andeq	r1, r0, r0, lsl #6
 5d0:	00001304 	andeq	r1, r0, r4, lsl #6
 5d4:	00001308 	andeq	r1, r0, r8, lsl #6
 5d8:	00001328 	andeq	r1, r0, r8, lsr #6
 5dc:	0000132c 	andeq	r1, r0, ip, lsr #6
 5e0:	0000133c 	andeq	r1, r0, ip, lsr r3
 5e4:	00001348 	andeq	r1, r0, r8, asr #6
 5e8:	00001370 	andeq	r1, r0, r0, ror r3
 5ec:	00001374 	andeq	r1, r0, r4, ror r3
 5f0:	00001378 	andeq	r1, r0, r8, ror r3
 5f4:	0000137c 	andeq	r1, r0, ip, ror r3
 5f8:	00001388 	andeq	r1, r0, r8, lsl #7
 5fc:	0000138c 	andeq	r1, r0, ip, lsl #7
	...
 608:	000012a4 	andeq	r1, r0, r4, lsr #5
 60c:	000012a8 	andeq	r1, r0, r8, lsr #5
 610:	000012dc 	ldrdeq	r1, [r0], -ip
 614:	000012e0 	andeq	r1, r0, r0, ror #5
 618:	0000130c 	andeq	r1, r0, ip, lsl #6
 61c:	00001310 	andeq	r1, r0, r0, lsl r3
 620:	00001314 	andeq	r1, r0, r4, lsl r3
 624:	00001318 	andeq	r1, r0, r8, lsl r3
 628:	0000131c 	andeq	r1, r0, ip, lsl r3
 62c:	00001324 	andeq	r1, r0, r4, lsr #6
 630:	00001348 	andeq	r1, r0, r8, asr #6
 634:	00001354 	andeq	r1, r0, r4, asr r3
 638:	00001390 	muleq	r0, r0, r3
 63c:	00001394 	muleq	r0, r4, r3
 640:	00001398 	muleq	r0, r8, r3
 644:	0000139c 	muleq	r0, ip, r3
 648:	000013a0 	andeq	r1, r0, r0, lsr #7
 64c:	000013a4 	andeq	r1, r0, r4, lsr #7
 650:	000013a8 	andeq	r1, r0, r8, lsr #7
 654:	000013ac 	andeq	r1, r0, ip, lsr #7
 658:	000013c0 	andeq	r1, r0, r0, asr #7
 65c:	000013c4 	andeq	r1, r0, r4, asr #7
	...
 668:	000012d4 	ldrdeq	r1, [r0], -r4
 66c:	000012d8 	ldrdeq	r1, [r0], -r8
 670:	0000135c 	andeq	r1, r0, ip, asr r3
 674:	00001360 	andeq	r1, r0, r0, ror #6
 678:	00001364 	andeq	r1, r0, r4, ror #6
 67c:	00001368 	andeq	r1, r0, r8, ror #6
 680:	0000136c 	andeq	r1, r0, ip, ror #6
 684:	00001370 	andeq	r1, r0, r0, ror r3
 688:	0000137c 	andeq	r1, r0, ip, ror r3
 68c:	00001380 	andeq	r1, r0, r0, lsl #7
 690:	00001384 	andeq	r1, r0, r4, lsl #7
 694:	00001388 	andeq	r1, r0, r8, lsl #7
 698:	0000138c 	andeq	r1, r0, ip, lsl #7
 69c:	00001390 	muleq	r0, r0, r3
 6a0:	00001394 	muleq	r0, r4, r3
 6a4:	00001398 	muleq	r0, r8, r3
 6a8:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
 6ac:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
 6b0:	000013c8 	andeq	r1, r0, r8, asr #7
 6b4:	000013cc 	andeq	r1, r0, ip, asr #7
 6b8:	000013d0 	ldrdeq	r1, [r0], -r0
 6bc:	000013d4 	ldrdeq	r1, [r0], -r4
 6c0:	000013d8 	ldrdeq	r1, [r0], -r8
 6c4:	000013dc 	ldrdeq	r1, [r0], -ip
	...
 6d0:	0000132c 	andeq	r1, r0, ip, lsr #6
 6d4:	00001334 	andeq	r1, r0, r4, lsr r3
 6d8:	00001354 	andeq	r1, r0, r4, asr r3
 6dc:	00001358 	andeq	r1, r0, r8, asr r3
 6e0:	00001374 	andeq	r1, r0, r4, ror r3
 6e4:	00001378 	andeq	r1, r0, r8, ror r3
 6e8:	00001380 	andeq	r1, r0, r0, lsl #7
 6ec:	00001384 	andeq	r1, r0, r4, lsl #7
 6f0:	0000139c 	muleq	r0, ip, r3
 6f4:	000013a0 	andeq	r1, r0, r0, lsr #7
 6f8:	000013a4 	andeq	r1, r0, r4, lsr #7
 6fc:	000013a8 	andeq	r1, r0, r8, lsr #7
 700:	000013ac 	andeq	r1, r0, ip, lsr #7
 704:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
 708:	000013e0 	andeq	r1, r0, r0, ror #7
 70c:	000013e4 	andeq	r1, r0, r4, ror #7
 710:	000013e8 	andeq	r1, r0, r8, ror #7
 714:	000013f4 	strdeq	r1, [r0], -r4
 718:	00001414 	andeq	r1, r0, r4, lsl r4
 71c:	0000141c 	andeq	r1, r0, ip, lsl r4
	...
 728:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
 72c:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
 730:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
 734:	000013c0 	andeq	r1, r0, r0, asr #7
 738:	000013c4 	andeq	r1, r0, r4, asr #7
 73c:	000013c8 	andeq	r1, r0, r8, asr #7
 740:	000013f4 	strdeq	r1, [r0], -r4
 744:	00001404 	andeq	r1, r0, r4, lsl #8
 748:	00001420 	andeq	r1, r0, r0, lsr #8
 74c:	00001430 	andeq	r1, r0, r0, lsr r4
	...
 758:	0000001c 	andeq	r0, r0, ip, lsl r0
 75c:	00000020 	andeq	r0, r0, r0, lsr #32
 760:	00000020 	andeq	r0, r0, r0, lsr #32
 764:	00000024 	andeq	r0, r0, r4, lsr #32
 768:	00000040 	andeq	r0, r0, r0, asr #32
 76c:	0000005c 	andeq	r0, r0, ip, asr r0
 770:	00000068 	andeq	r0, r0, r8, rrx
 774:	00000074 	andeq	r0, r0, r4, ror r0
 778:	00000088 	andeq	r0, r0, r8, lsl #1
 77c:	00000504 	andeq	r0, r0, r4, lsl #10
 780:	0000050c 	andeq	r0, r0, ip, lsl #10
 784:	000007c4 	andeq	r0, r0, r4, asr #15
	...
 790:	0000001c 	andeq	r0, r0, ip, lsl r0
 794:	00000020 	andeq	r0, r0, r0, lsr #32
 798:	00000020 	andeq	r0, r0, r0, lsr #32
 79c:	00000024 	andeq	r0, r0, r4, lsr #32
 7a0:	00000040 	andeq	r0, r0, r0, asr #32
 7a4:	00000048 	andeq	r0, r0, r8, asr #32
 7a8:	000000ac 	andeq	r0, r0, ip, lsr #1
 7ac:	000000b4 	strheq	r0, [r0], -r4
 7b0:	000000b8 	strheq	r0, [r0], -r8
 7b4:	000004e8 	andeq	r0, r0, r8, ror #9
 7b8:	00000700 	andeq	r0, r0, r0, lsl #14
 7bc:	000007c4 	andeq	r0, r0, r4, asr #15
	...
 7c8:	00000248 	andeq	r0, r0, r8, asr #4
 7cc:	0000024c 	andeq	r0, r0, ip, asr #4
 7d0:	00000258 	andeq	r0, r0, r8, asr r2
 7d4:	0000025c 	andeq	r0, r0, ip, asr r2
 7d8:	00000264 	andeq	r0, r0, r4, ror #4
 7dc:	00000268 	andeq	r0, r0, r8, ror #4
 7e0:	0000029c 	muleq	r0, ip, r2
 7e4:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
	...
 7f0:	00000048 	andeq	r0, r0, r8, asr #32
 7f4:	0000005c 	andeq	r0, r0, ip, asr r0
 7f8:	00000068 	andeq	r0, r0, r8, rrx
 7fc:	00000074 	andeq	r0, r0, r4, ror r0
 800:	0000050c 	andeq	r0, r0, ip, lsl #10
 804:	000006ec 	andeq	r0, r0, ip, ror #13
	...
 810:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 814:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
 818:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 81c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
 820:	000005c0 	andeq	r0, r0, r0, asr #11
 824:	000005c4 	andeq	r0, r0, r4, asr #11
 828:	000005c8 	andeq	r0, r0, r8, asr #11
 82c:	000005cc 	andeq	r0, r0, ip, asr #11
 830:	000005dc 	ldrdeq	r0, [r0], -ip
 834:	000006d4 	ldrdeq	r0, [r0], -r4
	...
 840:	00000830 	andeq	r0, r0, r0, lsr r8
 844:	00000834 	andeq	r0, r0, r4, lsr r8
 848:	00000838 	andeq	r0, r0, r8, lsr r8
 84c:	00000890 	muleq	r0, r0, r8
 850:	000008a4 	andeq	r0, r0, r4, lsr #17
 854:	000008a8 	andeq	r0, r0, r8, lsr #17
 858:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
 85c:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
	...
 868:	00000c30 	andeq	r0, r0, r0, lsr ip
 86c:	00000c38 	andeq	r0, r0, r8, lsr ip
 870:	00000c40 	andeq	r0, r0, r0, asr #24
 874:	00000c48 	andeq	r0, r0, r8, asr #24
	...
 880:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
 884:	00000cc0 	andeq	r0, r0, r0, asr #25
 888:	00000cc8 	andeq	r0, r0, r8, asr #25
 88c:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
 898:	00000d60 	andeq	r0, r0, r0, ror #26
 89c:	00000d68 	andeq	r0, r0, r8, ror #26
 8a0:	00000d78 	andeq	r0, r0, r8, ror sp
 8a4:	00000d90 	muleq	r0, r0, sp
	...
 8b0:	00000df8 	strdeq	r0, [r0], -r8
 8b4:	00000dfc 	strdeq	r0, [r0], -ip
 8b8:	00000e00 	andeq	r0, r0, r0, lsl #28
 8bc:	00000e14 	andeq	r0, r0, r4, lsl lr
 8c0:	00000e18 	andeq	r0, r0, r8, lsl lr
 8c4:	00000e20 	andeq	r0, r0, r0, lsr #28
	...
 8d0:	00000fac 	andeq	r0, r0, ip, lsr #31
 8d4:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
 8d8:	00000fc4 	andeq	r0, r0, r4, asr #31
 8dc:	00000fc8 	andeq	r0, r0, r8, asr #31
 8e0:	00000fcc 	andeq	r0, r0, ip, asr #31
 8e4:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 8e8:	00000fd8 	ldrdeq	r0, [r0], -r8
 8ec:	00000fdc 	ldrdeq	r0, [r0], -ip
 8f0:	00000fe4 	andeq	r0, r0, r4, ror #31
 8f4:	00000fe8 	andeq	r0, r0, r8, ror #31
 8f8:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 8fc:	00000ff4 	strdeq	r0, [r0], -r4
 900:	00000ff8 	strdeq	r0, [r0], -r8
 904:	00000ffc 	strdeq	r0, [r0], -ip
	...
 910:	000011f0 	strdeq	r1, [r0], -r0
 914:	000011f4 	strdeq	r1, [r0], -r4
 918:	00001200 	andeq	r1, r0, r0, lsl #4
 91c:	00001204 	andeq	r1, r0, r4, lsl #4
 920:	0000120c 	andeq	r1, r0, ip, lsl #4
 924:	00001220 	andeq	r1, r0, r0, lsr #4
	...
 930:	0000128c 	andeq	r1, r0, ip, lsl #5
 934:	00001290 	muleq	r0, r0, r2
 938:	0000129c 	muleq	r0, ip, r2
 93c:	000012a0 	andeq	r1, r0, r0, lsr #5
 940:	000012a8 	andeq	r1, r0, r8, lsr #5
 944:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
	...
 950:	000014e4 	andeq	r1, r0, r4, ror #9
 954:	000014e8 	andeq	r1, r0, r8, ror #9
 958:	000014f4 	strdeq	r1, [r0], -r4
 95c:	000014f8 	strdeq	r1, [r0], -r8
 960:	00001500 	andeq	r1, r0, r0, lsl #10
 964:	00001514 	andeq	r1, r0, r4, lsl r5
	...
 970:	000015a0 	andeq	r1, r0, r0, lsr #11
 974:	000015a4 	andeq	r1, r0, r4, lsr #11
 978:	000015a8 	andeq	r1, r0, r8, lsr #11
 97c:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
 980:	00001634 	andeq	r1, r0, r4, lsr r6
 984:	00001764 	andeq	r1, r0, r4, ror #14
	...
 990:	000016f4 	strdeq	r1, [r0], -r4
 994:	000016f8 	strdeq	r1, [r0], -r8
 998:	00001704 	andeq	r1, r0, r4, lsl #14
 99c:	00001708 	andeq	r1, r0, r8, lsl #14
 9a0:	00001710 	andeq	r1, r0, r0, lsl r7
 9a4:	00001724 	andeq	r1, r0, r4, lsr #14
	...
 9b0:	000017c0 	andeq	r1, r0, r0, asr #15
 9b4:	000017d4 	ldrdeq	r1, [r0], -r4
 9b8:	000017dc 	ldrdeq	r1, [r0], -ip
 9bc:	000017e4 	andeq	r1, r0, r4, ror #15
	...
 9c8:	00001820 	andeq	r1, r0, r0, lsr #16
 9cc:	0000182c 	andeq	r1, r0, ip, lsr #16
 9d0:	00001830 	andeq	r1, r0, r0, lsr r8
 9d4:	00001834 	andeq	r1, r0, r4, lsr r8
	...
 9e0:	0000182c 	andeq	r1, r0, ip, lsr #16
 9e4:	00001830 	andeq	r1, r0, r0, lsr r8
 9e8:	00001834 	andeq	r1, r0, r4, lsr r8
 9ec:	00001838 	andeq	r1, r0, r8, lsr r8
 9f0:	00001840 	andeq	r1, r0, r0, asr #16
 9f4:	00001844 	andeq	r1, r0, r4, asr #16
 9f8:	00001858 	andeq	r1, r0, r8, asr r8
 9fc:	0000185c 	andeq	r1, r0, ip, asr r8
	...
 a08:	00001850 	andeq	r1, r0, r0, asr r8
 a0c:	00001858 	andeq	r1, r0, r8, asr r8
 a10:	00001914 	andeq	r1, r0, r4, lsl r9
 a14:	00001924 	andeq	r1, r0, r4, lsr #18
	...
 a20:	000018a4 	andeq	r1, r0, r4, lsr #17
 a24:	000018a8 	andeq	r1, r0, r8, lsr #17
 a28:	000018ac 	andeq	r1, r0, ip, lsr #17
 a2c:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
 a30:	000018b4 			; <UNDEFINED> instruction: 0x000018b4
 a34:	000018b8 			; <UNDEFINED> instruction: 0x000018b8
 a38:	000018c0 	andeq	r1, r0, r0, asr #17
 a3c:	000018c4 	andeq	r1, r0, r4, asr #17
 a40:	000018d0 	ldrdeq	r1, [r0], -r0
 a44:	000018dc 	ldrdeq	r1, [r0], -ip
	...
 a50:	000018e0 	andeq	r1, r0, r0, ror #17
 a54:	000018e4 	andeq	r1, r0, r4, ror #17
 a58:	000018e8 	andeq	r1, r0, r8, ror #17
 a5c:	000018f0 	strdeq	r1, [r0], -r0
 a60:	000018f8 	strdeq	r1, [r0], -r8
 a64:	000018fc 	strdeq	r1, [r0], -ip
 a68:	00001900 	andeq	r1, r0, r0, lsl #18
 a6c:	0000190c 	andeq	r1, r0, ip, lsl #18
	...
 a78:	00001964 	andeq	r1, r0, r4, ror #18
 a7c:	0000196c 	andeq	r1, r0, ip, ror #18
 a80:	00001974 	andeq	r1, r0, r4, ror r9
 a84:	00001978 	andeq	r1, r0, r8, ror r9
 a88:	00001980 	andeq	r1, r0, r0, lsl #19
 a8c:	00001984 	andeq	r1, r0, r4, lsl #19
 a90:	0000198c 	andeq	r1, r0, ip, lsl #19
 a94:	00001990 	muleq	r0, r0, r9
 a98:	00001994 	muleq	r0, r4, r9
 a9c:	0000199c 	muleq	r0, ip, r9
	...
 aa8:	000019dc 	ldrdeq	r1, [r0], -ip
 aac:	000019e4 	andeq	r1, r0, r4, ror #19
 ab0:	000019fc 	strdeq	r1, [r0], -ip
 ab4:	00001a04 	andeq	r1, r0, r4, lsl #20
 ab8:	00001a10 	andeq	r1, r0, r0, lsl sl
 abc:	00001a8c 	andeq	r1, r0, ip, lsl #21
 ac0:	00001a94 	muleq	r0, r4, sl
 ac4:	00001be8 	andeq	r1, r0, r8, ror #23
	...
 ad0:	000019dc 	ldrdeq	r1, [r0], -ip
 ad4:	000019e4 	andeq	r1, r0, r4, ror #19
 ad8:	00001a00 	andeq	r1, r0, r0, lsl #20
 adc:	00001a04 	andeq	r1, r0, r4, lsl #20
 ae0:	00001a94 	muleq	r0, r4, sl
 ae4:	00001bd0 	ldrdeq	r1, [r0], -r0
	...
 af0:	00001b60 	andeq	r1, r0, r0, ror #22
 af4:	00001b64 	andeq	r1, r0, r4, ror #22
 af8:	00001b70 	andeq	r1, r0, r0, ror fp
 afc:	00001b74 	andeq	r1, r0, r4, ror fp
 b00:	00001b7c 	andeq	r1, r0, ip, ror fp
 b04:	00001b90 	muleq	r0, r0, fp
	...
 b14:	00000004 	andeq	r0, r0, r4
 b18:	00000008 	andeq	r0, r0, r8
 b1c:	00000014 	andeq	r0, r0, r4, lsl r0
 b20:	00000020 	andeq	r0, r0, r0, lsr #32
 b24:	00000024 	andeq	r0, r0, r4, lsr #32
 b28:	00000028 	andeq	r0, r0, r8, lsr #32
 b2c:	0000002c 	andeq	r0, r0, ip, lsr #32
 b30:	00000030 	andeq	r0, r0, r0, lsr r0
 b34:	00000034 	andeq	r0, r0, r4, lsr r0
 b38:	00000038 	andeq	r0, r0, r8, lsr r0
 b3c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 b48:	000000a8 	andeq	r0, r0, r8, lsr #1
 b4c:	000000b4 	strheq	r0, [r0], -r4
 b50:	000000b8 	strheq	r0, [r0], -r8
 b54:	000000e4 	andeq	r0, r0, r4, ror #1
 b58:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 b5c:	000000f8 	strdeq	r0, [r0], -r8
	...
 b68:	000000e4 	andeq	r0, r0, r4, ror #1
 b6c:	000000e8 	andeq	r0, r0, r8, ror #1
 b70:	0000010c 	andeq	r0, r0, ip, lsl #2
 b74:	00000158 	andeq	r0, r0, r8, asr r1
 b78:	0000015c 	andeq	r0, r0, ip, asr r1
 b7c:	00000160 	andeq	r0, r0, r0, ror #2
 b80:	00000178 	andeq	r0, r0, r8, ror r1
 b84:	00000180 	andeq	r0, r0, r0, lsl #3
	...
 b90:	00000158 	andeq	r0, r0, r8, asr r1
 b94:	0000015c 	andeq	r0, r0, ip, asr r1
 b98:	00000160 	andeq	r0, r0, r0, ror #2
 b9c:	00000178 	andeq	r0, r0, r8, ror r1
 ba0:	00000180 	andeq	r0, r0, r0, lsl #3
 ba4:	000001d4 	ldrdeq	r0, [r0], -r4
	...
 bb0:	00000160 	andeq	r0, r0, r0, ror #2
 bb4:	0000016c 	andeq	r0, r0, ip, ror #2
 bb8:	00000170 	andeq	r0, r0, r0, ror r1
 bbc:	00000174 	andeq	r0, r0, r4, ror r1
 bc0:	00000180 	andeq	r0, r0, r0, lsl #3
 bc4:	000001ac 	andeq	r0, r0, ip, lsr #3
	...
 bd0:	000001dc 	ldrdeq	r0, [r0], -ip
 bd4:	0000022c 	andeq	r0, r0, ip, lsr #4
 bd8:	00000230 	andeq	r0, r0, r0, lsr r2
 bdc:	0000023c 	andeq	r0, r0, ip, lsr r2
	...
 be8:	0000022c 	andeq	r0, r0, ip, lsr #4
 bec:	00000230 	andeq	r0, r0, r0, lsr r2
 bf0:	0000023c 	andeq	r0, r0, ip, lsr r2
 bf4:	00000284 	andeq	r0, r0, r4, lsl #5
 bf8:	00000288 	andeq	r0, r0, r8, lsl #5
 bfc:	00000298 	muleq	r0, r8, r2
	...
 c08:	00000284 	andeq	r0, r0, r4, lsl #5
 c0c:	00000288 	andeq	r0, r0, r8, lsl #5
 c10:	000002a0 	andeq	r0, r0, r0, lsr #5
 c14:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c18:	000002f4 	strdeq	r0, [r0], -r4
 c1c:	00000300 	andeq	r0, r0, r0, lsl #6
	...
 c28:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c2c:	000002f4 	strdeq	r0, [r0], -r4
 c30:	00000300 	andeq	r0, r0, r0, lsl #6
 c34:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...
 c40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c44:	000002f4 	strdeq	r0, [r0], -r4
 c48:	00000300 	andeq	r0, r0, r0, lsl #6
 c4c:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 c58:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c5c:	000002f4 	strdeq	r0, [r0], -r4
 c60:	00000300 	andeq	r0, r0, r0, lsl #6
 c64:	0000033c 	andeq	r0, r0, ip, lsr r3
 c68:	00000340 	andeq	r0, r0, r0, asr #6
 c6c:	00000344 	andeq	r0, r0, r4, asr #6
 c70:	00000348 	andeq	r0, r0, r8, asr #6
 c74:	0000034c 	andeq	r0, r0, ip, asr #6
	...
 c80:	0000057c 	andeq	r0, r0, ip, ror r5
 c84:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c88:	000005d4 	ldrdeq	r0, [r0], -r4
 c8c:	000005d8 	ldrdeq	r0, [r0], -r8
 c90:	000005dc 	ldrdeq	r0, [r0], -ip
 c94:	000005e0 	andeq	r0, r0, r0, ror #11
	...
 ca0:	00000794 	muleq	r0, r4, r7
 ca4:	000007e8 	andeq	r0, r0, r8, ror #15
 ca8:	000007ec 	andeq	r0, r0, ip, ror #15
 cac:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 cb0:	000007f4 	strdeq	r0, [r0], -r4
 cb4:	000007f8 	strdeq	r0, [r0], -r8
	...
 cc0:	000009c0 	andeq	r0, r0, r0, asr #19
 cc4:	00000a14 	andeq	r0, r0, r4, lsl sl
 cc8:	00000a18 	andeq	r0, r0, r8, lsl sl
 ccc:	00000a1c 	andeq	r0, r0, ip, lsl sl
 cd0:	00000a20 	andeq	r0, r0, r0, lsr #20
 cd4:	00000a24 	andeq	r0, r0, r4, lsr #20
	...
 ce0:	00000134 	andeq	r0, r0, r4, lsr r1
 ce4:	00000160 	andeq	r0, r0, r0, ror #2
 ce8:	00000174 	andeq	r0, r0, r4, ror r1
 cec:	00000190 	muleq	r0, r0, r1
	...
 cf8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 cfc:	00000204 	andeq	r0, r0, r4, lsl #4
 d00:	0000020c 	andeq	r0, r0, ip, lsl #4
 d04:	00000228 	andeq	r0, r0, r8, lsr #4
	...
 d10:	000001c8 	andeq	r0, r0, r8, asr #3
 d14:	000001f8 	strdeq	r0, [r0], -r8
 d18:	0000020c 	andeq	r0, r0, ip, lsl #4
 d1c:	00000228 	andeq	r0, r0, r8, lsr #4
	...
 d28:	00000340 	andeq	r0, r0, r0, asr #6
 d2c:	00000344 	andeq	r0, r0, r4, asr #6
 d30:	00000350 	andeq	r0, r0, r0, asr r3
 d34:	00000354 	andeq	r0, r0, r4, asr r3
 d38:	00000358 	andeq	r0, r0, r8, asr r3
 d3c:	00000374 	andeq	r0, r0, r4, ror r3
	...
 d48:	00000354 	andeq	r0, r0, r4, asr r3
 d4c:	00000358 	andeq	r0, r0, r8, asr r3
 d50:	00000384 	andeq	r0, r0, r4, lsl #7
 d54:	00000388 	andeq	r0, r0, r8, lsl #7
 d58:	00000390 	muleq	r0, r0, r3
 d5c:	000003cc 	andeq	r0, r0, ip, asr #7
	...
 d68:	00000440 	andeq	r0, r0, r0, asr #8
 d6c:	00000448 	andeq	r0, r0, r8, asr #8
 d70:	00000448 	andeq	r0, r0, r8, asr #8
 d74:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 d80:	00000444 	andeq	r0, r0, r4, asr #8
 d84:	00000448 	andeq	r0, r0, r8, asr #8
 d88:	0000044c 	andeq	r0, r0, ip, asr #8
 d8c:	00000450 	andeq	r0, r0, r0, asr r4
 d90:	00000454 	andeq	r0, r0, r4, asr r4
 d94:	00000470 	andeq	r0, r0, r0, ror r4
	...
 da0:	00000450 	andeq	r0, r0, r0, asr r4
 da4:	00000454 	andeq	r0, r0, r4, asr r4
 da8:	00000480 	andeq	r0, r0, r0, lsl #9
 dac:	00000484 	andeq	r0, r0, r4, lsl #9
 db0:	0000048c 	andeq	r0, r0, ip, lsl #9
 db4:	000004c8 	andeq	r0, r0, r8, asr #9
	...
