/*
 * perv file to create test tile verilog
 *
 */


`timescale 1ps/1ps

module HBM_CHNL#(
   parameter           CFG_00	= 32'hf0f40a0f,
   parameter           CFG_01	= 32'h000e0aaa,
   parameter           CFG_02	= 27'h04c0780,
   parameter           CFG_03	= 7'h00,
   parameter           CFG_04	= 18'h3ffff,
   parameter           CFG_05	= 18'h3ffff,
   parameter           CFG_06	= 1'h0,
   parameter           CFG_07	= 3'h0,
   parameter           CFG_08	= 32'h000000fc,
   parameter           CFG_09	= 5'h0,
   parameter           CFG_10	= 9'h0,
   parameter           CFG_11	= 9'h0,
   parameter           CFG_12	= 13'h0000,
   parameter           CFG_13	= 32'h13ff1010,
   parameter           CFG_14	= 32'h03110201,
   parameter           CFG_15	= 8'h00,
   parameter           CFG_16	= 32'h00000000,
   parameter           CFG_17	= 32'h00000000,
   parameter           CFG_18	= 32'h00000000,
   parameter           CFG_19	= 32'h00000000,
   parameter           CFG_20	= 32'h00000000,
   parameter           CFG_21	= 29'h00008f00,
   parameter           CFG_22	= 1'h0,
   parameter           CFG_23	= 3'h0,
   parameter           CFG_24	= 3'h0,
   parameter           CFG_25	= 3'h0,
   parameter           CFG_26	= 3'h0,
   parameter           CFG_27	= 3'h0,
   parameter           CFG_28	= 3'h0,
   parameter           CFG_29	= 3'h0,
   parameter           CFG_30	= 3'h0,
   parameter           CFG_31	= 3'h0,
   parameter           CFG_32	= 3'h0,
   parameter           CFG_33	= 3'h0,
   parameter           CFG_34	= 3'h0,
   parameter           CFG_35	= 3'h0,
   parameter           CFG_36	= 3'h0,
   parameter           CFG_37	= 3'h0,
   parameter           CFG_38	= 3'h0,
   parameter           CFG_39	= 3'h0,
   parameter           CFG_40	= 3'h0,
   parameter           CFG_41	= 3'h0,
   parameter           CFG_42	= 3'h0,
   parameter           CFG_43	= 3'h0,
   parameter           CFG_44	= 3'h0,
   parameter           CFG_45	= 3'h0,
   parameter           CFG_46	= 3'h0,
   parameter           CFG_47	= 3'h0,
   parameter           CFG_48	= 3'h0,
   parameter           CFG_49	= 3'h0,
   parameter           CFG_50	= 12'h000,
   parameter           CFG_51	= 12'h000,
   parameter           CFG_52	= 12'hfff,
   parameter           CFG_53	= 24'hffffff,
   parameter           CFG_54	= 13'h0f00,
   parameter           CFG_55	= 10'h00f,
   parameter           CFG_56	= 17'h00000,
   parameter           CFG_57	= 17'h00000,
   parameter           CFG_58	= 17'h00000,
   parameter           CFG_59	= 17'h00000,
   parameter           CFG_60	= 16'h8080,
   parameter           CFG_61	= 16'h0000,
   parameter           CFG_62	= 16'h0000,
   parameter           CFG_63	= 16'h0000,
   parameter           CFG_64	= 20'h00f00,
   parameter           CFG_65	= 24'h040040,
   parameter           CFG_66	= 24'h040040,
   parameter           CFG_67	= 32'h00000000,
   parameter           CFG_68	= 32'h00000000,
   parameter           CFG_69	= 32'h00000000,
   parameter           CFG_70	= 32'h00000000,
   parameter           CFG_71	= 32'h00000000,
   parameter           CFG_72	= 32'h00000000,
   parameter           CFG_73	= 32'h00000000,
   parameter           CFG_74	= 32'h00000000,
   parameter           CFG_75	= 32'h00000000,
   parameter           CFG_76	= 32'h00000000,
   parameter           CFG_77	= 32'h00000000,
   parameter           CFG_78	= 32'h00000000,
   parameter           CFG_79	= 32'h00000000,
   parameter           CFG_80	= 32'h00000000,
   parameter           CFG_81	= 32'h00000000,
   parameter           CFG_82	= 32'h00000000,
   parameter           CFG_83	= 32'h00000000,
   parameter           CFG_84	= 32'h88880000,
   parameter           CFG_85	= 16'h0000,
   parameter           CFG_86	= 32'h08000001,
   parameter           CFG_87	= 32'hffffd18e,
   parameter           CFG_88	= 4'h0,
   parameter           CFG_89	= 32'h00000000,
   parameter           CFG_90	= 32'h00000000,
   parameter           CFG_91	= 24'h000000,
   parameter           CFG_92	= 20'h00000,
   parameter           CFG_93	= 32'h00000000,
   parameter           CFG_94	= 32'h00000000,
   parameter           CFG_95	= 32'hee6b2800,
   parameter           CFG_96	= 32'h00000000,
   parameter           CFG_97	= 32'h00000000,
   parameter           CFG_98	= 32'h00000000,
   parameter           CFG_99	= 32'h00000000,
   parameter           CFG_100	= 32'h00000000,
   parameter           CFG_101	= 32'h00000000,
   parameter           CFG_102	= 32'h00000000,
   parameter           CFG_103	= 32'h00000000,
   parameter           CFG_104	= 32'h00000000,
   parameter           CFG_105	= 32'h00000000,
   parameter           CFG_106	= 32'h00000000,
   parameter           CFG_107	= 32'h00000000,
   parameter           CFG_108	= 32'h00000000,
   parameter           CFG_109	= 32'h00000000,
   parameter           CFG_110	= 32'h00000000,
   parameter           CFG_111	= 9'h90,
   parameter           CFG_112	= 20'h00000,
   parameter           CFG_113	= 25'hb000ff,
   parameter           CFG_114	= 30'h0407a120,
   parameter           CFG_115	= 6'h00,
   parameter           CFG_116	= 24'h000000,
   parameter           CFG_117	= 24'h000000,
   parameter           CFG_118	= 24'h000000,
   parameter           CFG_119	= 24'h000000,
   parameter           CFG_120	= 24'h000000,
   parameter           CFG_121	= 24'h000000,
   parameter           CFG_122	= 24'h000000,
   parameter           CFG_123	= 24'h000000,
   parameter           CFG_124	= 24'h000000,
   parameter           CFG_125	= 24'h000000,
   parameter           CFG_126	= 24'h000000,
   parameter           CFG_127	= 12'h000,
   parameter           CFG_128	= 12'h000,
   parameter           CFG_129	= 12'h000,
   parameter           CFG_130	= 22'h00000,
   parameter           CFG_131	= 1'h0,
   parameter           CFG_132	= 22'h000000,
   parameter           CFG_133	= 23'h000000,
   parameter           CFG_134	= 32'h00000000,
   parameter           CFG_135	= 32'h00000000,
   parameter           CFG_136	= 32'h00000000,
   parameter           CFG_137	= 32'h00000000,
   parameter           CFG_138	= 32'h00000000,
   parameter           CFG_139	= 32'h00000000,
   parameter           CFG_140	= 32'h00000000,
   parameter           CFG_141	= 32'h00000000,
   parameter           CFG_142	= 32'h00000000,
   parameter           CFG_143	= 24'h000000,
   parameter           CFG_144	= 32'h00000000,
   parameter           CFG_145	= 32'h00000000,
   parameter           CFG_146	= 32'h00000000,
   parameter           CFG_147	= 32'h00000000,
   parameter           CFG_148	= 32'h00000000,
   parameter           CFG_149	= 24'h000000,
   parameter           HBMMC_AP_HINT_MODE	= 2'h0,
   parameter           HBMMC_CATTRIP	= 1'h0,
   parameter           HBMMC_CMD_PAR	= 1'h0,
   parameter           HBMMC_CONFIG	= 14'h2001,
   parameter           HBMMC_DATA_ERROR_MODE	= 3'h0,
   parameter           HBMMC_DA28_LOCKOUT	= 1'h0,
   parameter           HBMMC_DQ_RD_PAR	= 1'h0,
   parameter           HBMMC_DQ_WR_PAR	= 1'h0,
   parameter           HBMMC_DW_LOOPBACK	= 1'h0,
   parameter           HBMMC_DW_MISR	= 3'h0,
   parameter           HBMMC_DW_RD_MUX	= 2'h0,
   parameter           HBMMC_ECC	= 2'h0,
   parameter           HBMMC_ENTER_SELFREFRESH	= 3'h0,
   parameter           HBMMC_IDLE_TIMEOUT	= 27'h0001000,
   parameter           HBMMC_IDLE_TIMEOUT_EN	= 4'h0,
   parameter           HBMMC_INIT_START	= 20'h00000,
   parameter           HBMMC_INT_VREF	= 3'h0,
   parameter           HBMMC_MAX_PG_IDLE	= 19'h080,
   parameter           HBMMC_MAX_SKIP_CNT	= 10'h0ff,
   parameter           HBMMC_MC_DBG_HALT	= 3'h0,
   parameter           HBMMC_MC_PM_CAPTURE_TIME	= 32'h00000000,
   parameter           HBMMC_MC_PM_EN	= 16'h0000,
   parameter           HBMMC_NA0_BANKADDR_MAP_0	= 32'h0034530b,
   parameter           HBMMC_NA0_COLADDR_MAP_0	= 32'h89207180,
   parameter           HBMMC_NA0_COLADDR_MAP_1	= 32'h00000002,
   parameter           HBMMC_NA0_COLADDR_MAP_2	= 32'h00000000,
   parameter           HBMMC_NA0_EXMON_CLR_EXE_CFG_DYN_MCP3	= 9'h100,
   parameter           HBMMC_NA0_JEDEC_DEVICE_CODE	= 13'h0a,
   parameter           HBMMC_NA0_NA_DEST_ID	= 28'h0000000,
   parameter           HBMMC_NA0_NA_ERR_INJ	= 32'h00000000,
   parameter           HBMMC_NA0_NA_NSU_FORCE_ECC_FLIT_ERR	= 32'h00000000,
   parameter           HBMMC_NA0_NA_PM_FILTR_EN_P0	= 6'h00,
   parameter           HBMMC_NA0_NA_PM_FILTR_EN_P1	= 6'h00,
   parameter           HBMMC_NA0_NA_PM_FILTR_P0	= 22'h000000,
   parameter           HBMMC_NA0_NA_PM_FILTR_P1	= 22'h000000,
   parameter           HBMMC_NA0_NA_PM_SMID_FILTR_P0	= 12'h000,
   parameter           HBMMC_NA0_NA_PM_SMID_FILTR_P1	= 12'h000,
   parameter           HBMMC_NA0_NA_VC_MAP	= 8'h00,
   parameter           HBMMC_NA0_PORT_INTERLEAVE	= 5'h00,
   parameter           HBMMC_NA0_PORT_CONTROL = 26'h0808421,
   parameter           HBMMC_NA0_RD_CMD_MODE_CFG_MCP	= 1'h0,
   parameter           HBMMC_NA0_ROWADDR_MAP_0	= 32'hd24503ce,
   parameter           HBMMC_NA0_ROWADDR_MAP_1	= 32'h85d65544,
   parameter           HBMMC_NA0_ROWADDR_MAP_2	= 32'h75c6da65,
   parameter           HBMMC_NA0_ROWADDR_MAP_3	= 12'h000,
   parameter           HBMMC_NA0_SCRUB_END_ADDRESS	= 32'h0000000e,
   parameter           HBMMC_NA0_SCRUB_FREQUENCY	= 32'h0000000a,
   parameter           HBMMC_NA0_SCRUB_INIT_EN	= 3'h0,
   parameter           HBMMC_NA0_SCRUB_START_ADDRESS	= 32'h00000000,
   parameter           HBMMC_NA0_TGC_CONFIG	= 15'h0000,
   parameter           HBMMC_NA0_WRCMD_PIPELINE_TIMEOUT_ENABLE_CFG_MCP	= 1'h0,
   parameter           HBMMC_NA0_WRCMD_PIPELINE_TIMEOUT_VALUE_CFG_MCP	= 32'h00000000,
   parameter           HBMMC_NA0_XMPU_CONFIG0_CFG_DYN_MCP3	= 5'h08,
   parameter           HBMMC_NA0_XMPU_CONFIG1_CFG_DYN_MCP3	= 5'h08,
   parameter           HBMMC_NA0_XMPU_CTRL_CFG_DYN_MCP3	= 4'hb,
   parameter           HBMMC_NA0_XMPU_END_HI0_CFG_DYN_MCP3	= 16'h0000,
   parameter           HBMMC_NA0_XMPU_END_HI1_CFG_DYN_MCP3	= 16'h0000,
   parameter           HBMMC_NA0_XMPU_END_LO0_CFG_DYN_MCP3	= 32'h00000000,
   parameter           HBMMC_NA0_XMPU_END_LO1_CFG_DYN_MCP3	= 32'h00000000,
   parameter           HBMMC_NA0_XMPU_MASTER0_CFG_DYN_MCP3	= 26'h0000000,
   parameter           HBMMC_NA0_XMPU_MASTER1_CFG_DYN_MCP3	= 26'h0000000,
   parameter           HBMMC_NA0_XMPU_START_HI0_CFG_DYN_MCP3	= 16'h0000,
   parameter           HBMMC_NA0_XMPU_START_HI1_CFG_DYN_MCP3	= 16'h0000,
   parameter           HBMMC_NA0_XMPU_START_LO0_CFG_DYN_MCP3	= 32'h00000000,
   parameter           HBMMC_NA0_XMPU_START_LO1_CFG_DYN_MCP3	= 32'h00000000,
   parameter           HBMMC_NA1_BANKADDR_MAP_0	= 32'h0034530b,
   parameter           HBMMC_NA1_COLADDR_MAP_0	= 32'h89207180,
   parameter           HBMMC_NA1_COLADDR_MAP_1	= 32'h00000002,
   parameter           HBMMC_NA1_COLADDR_MAP_2	= 32'h00000000,
   parameter           HBMMC_NA1_EXMON_CLR_EXE_CFG_DYN_MCP3	= 9'h100,
   parameter           HBMMC_NA1_JEDEC_DEVICE_CODE	= 13'h0a,
   parameter           HBMMC_NA1_NA_DEST_ID	= 28'h0000000,
   parameter           HBMMC_NA1_NA_ERR_INJ	= 32'h00000000,
   parameter           HBMMC_NA1_NA_NSU_FORCE_ECC_FLIT_ERR	= 32'h00000000,
   parameter           HBMMC_NA1_NA_PM_FILTR_EN_P0	= 6'h00,
   parameter           HBMMC_NA1_NA_PM_FILTR_EN_P1	= 6'h00,
   parameter           HBMMC_NA1_NA_PM_FILTR_P0	= 22'h000000,
   parameter           HBMMC_NA1_NA_PM_FILTR_P1	= 22'h000000,
   parameter           HBMMC_NA1_NA_PM_SMID_FILTR_P0	= 12'h000,
   parameter           HBMMC_NA1_NA_PM_SMID_FILTR_P1	= 12'h000,
   parameter           HBMMC_NA1_NA_VC_MAP	= 8'h00,
   parameter           HBMMC_NA1_PORT_INTERLEAVE	= 5'h00,
   parameter           HBMMC_NA1_PORT_CONTROL = 26'h0808421,
   parameter           HBMMC_NA1_RD_CMD_MODE_CFG_MCP	= 1'h0,
   parameter           HBMMC_NA1_ROWADDR_MAP_0	= 32'hd24503ce,
   parameter           HBMMC_NA1_ROWADDR_MAP_1	= 32'h85d65544,
   parameter           HBMMC_NA1_ROWADDR_MAP_2	= 32'h75c6da65,
   parameter           HBMMC_NA1_ROWADDR_MAP_3	= 12'h000,
   parameter           HBMMC_NA1_SCRUB_END_ADDRESS	= 32'h0000000e,
   parameter           HBMMC_NA1_SCRUB_FREQUENCY	= 32'h0000000a,
   parameter           HBMMC_NA1_SCRUB_INIT_EN	= 3'h0,
   parameter           HBMMC_NA1_SCRUB_START_ADDRESS	= 32'h00000000,
   parameter           HBMMC_NA1_TGC_CONFIG	= 15'h0000,
   parameter           HBMMC_NA1_WRCMD_PIPELINE_TIMEOUT_ENABLE_CFG_MCP	= 1'h0,
   parameter           HBMMC_NA1_WRCMD_PIPELINE_TIMEOUT_VALUE_CFG_MCP	= 32'h00000000,
   parameter           HBMMC_NA1_XMPU_CONFIG0_CFG_DYN_MCP3	= 5'h08,
   parameter           HBMMC_NA1_XMPU_CONFIG1_CFG_DYN_MCP3	= 5'h08,
   parameter           HBMMC_NA1_XMPU_CTRL_CFG_DYN_MCP3	= 4'hb,
   parameter           HBMMC_NA1_XMPU_END_HI0_CFG_DYN_MCP3	= 16'h0000,
   parameter           HBMMC_NA1_XMPU_END_HI1_CFG_DYN_MCP3	= 16'h0000,
   parameter           HBMMC_NA1_XMPU_END_LO0_CFG_DYN_MCP3	= 32'h00000000,
   parameter           HBMMC_NA1_XMPU_END_LO1_CFG_DYN_MCP3	= 32'h00000000,
   parameter           HBMMC_NA1_XMPU_MASTER0_CFG_DYN_MCP3	= 26'h0000000,
   parameter           HBMMC_NA1_XMPU_MASTER1_CFG_DYN_MCP3	= 26'h0000000,
   parameter           HBMMC_NA1_XMPU_START_HI0_CFG_DYN_MCP3	= 16'h0000,
   parameter           HBMMC_NA1_XMPU_START_HI1_CFG_DYN_MCP3	= 16'h0000,
   parameter           HBMMC_NA1_XMPU_START_LO0_CFG_DYN_MCP3	= 32'h00000000,
   parameter           HBMMC_NA1_XMPU_START_LO1_CFG_DYN_MCP3	= 32'h00000000,
   parameter           HBMMC_NDS	= 3'h0,
   parameter           HBMMC_PL	= 2'h3,
   parameter           HBMMC_RCD_RD	= 6'h0e,
   parameter           HBMMC_RCD_WR	= 6'h10,
   parameter           HBMMC_RD_DBI	= 1'h0,
   parameter           HBMMC_REFRESH_MODE	= 3'h0,
   parameter           HBMMC_SCAN_VIA_BLI	= 1'h0,
   parameter           HBMMC_TCCD_L	= 6'h04,
   parameter           HBMMC_TCCD_S	= 6'h02,
   parameter           HBMMC_TCCDR	= 6'h04,
   parameter           HBMMC_TCKESR	= 10'h006,
   parameter           HBMMC_TCSR	= 1'h0,
   parameter           HBMMC_TEST_MODE	= 1'h0,
   parameter           HBMMC_TFAW_L	= 6'h0c,
   parameter           HBMMC_TFAW_S	= 6'h0c,
   parameter           HBMMC_TINIT5	= 10'h0c8,
   parameter           HBMMC_TMOD	= 10'h00f,
   parameter           HBMMC_TMRD	= 10'h008,
   parameter           HBMMC_TRAS	= 6'h21,
   parameter           HBMMC_TRC	= 7'h2d,
   parameter           HBMMC_TREFI	= 16'h0f3c,
   parameter           HBMMC_TRFC	= 12'h15e,
   parameter           HBMMC_TRFCSB	= 12'h0a0,
   parameter           HBMMC_TRL	= 6'h1c,
   parameter           HBMMC_TRP	= 6'h15,
   parameter           HBMMC_TRR	= 6'h00,
   parameter           HBMMC_TRRD_L	= 6'h04,
   parameter           HBMMC_TRRD_S	= 6'h04,
   parameter           HBMMC_TRREFD	= 6'h08,
   parameter           HBMMC_TRTP	= 6'h05,
   parameter           HBMMC_TRTW	= 6'h1c,
   parameter           HBMMC_TWL	= 5'h07,
   parameter           HBMMC_TWTR_L	= 6'h08,
   parameter           HBMMC_TWTR_S	= 6'h04,
   parameter           HBMMC_TXP_XS	= 27'h1220008,
   parameter           HBMMC_WR	= 5'h07,
   parameter           HBMMC_WR_DBI	= 1'h0,
   parameter           HBMMC_WTP	= 6'h10,
   parameter           SIM_MODEL_TYPE = "RTL",
   parameter real     STACK0_CH1_0_PAGE_HIT = 0.0000,
   parameter          STACK0_CH1_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH1_0_READ_RATE = 0.0000,
   parameter real     STACK0_CH1_0_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH1_1_PAGE_HIT = 0.0000,
   parameter          STACK0_CH1_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH1_1_READ_RATE = 0.0000,
   parameter real     STACK0_CH1_1_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH1_DATA_RATE = 0.000,
   parameter real     STACK0_CH2_0_PAGE_HIT = 0.0000,
   parameter          STACK0_CH2_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH2_0_READ_RATE = 0.0000,
   parameter real     STACK0_CH2_0_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH2_1_PAGE_HIT = 0.0000,
   parameter          STACK0_CH2_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH2_1_READ_RATE = 0.0000,
   parameter real     STACK0_CH2_1_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH2_DATA_RATE = 0.000,
   parameter real     STACK0_CH3_0_PAGE_HIT = 0.0000,
   parameter          STACK0_CH3_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH3_0_READ_RATE = 0.0000,
   parameter real     STACK0_CH3_0_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH3_1_PAGE_HIT = 0.0000,
   parameter          STACK0_CH3_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH3_1_READ_RATE = 0.0000,
   parameter real     STACK0_CH3_1_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH3_DATA_RATE = 0.000,
   parameter real     STACK0_CH4_0_PAGE_HIT = 0.0000,
   parameter          STACK0_CH4_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH4_0_READ_RATE = 0.0000,
   parameter real     STACK0_CH4_0_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH4_1_PAGE_HIT = 0.0000,
   parameter          STACK0_CH4_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH4_1_READ_RATE = 0.0000,
   parameter real     STACK0_CH4_1_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH4_DATA_RATE = 0.000,
   parameter real     STACK0_CH5_0_PAGE_HIT = 0.0000,
   parameter          STACK0_CH5_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH5_0_READ_RATE = 0.0000,
   parameter real     STACK0_CH5_0_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH5_1_PAGE_HIT = 0.0000,
   parameter          STACK0_CH5_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH5_1_READ_RATE = 0.0000,
   parameter real     STACK0_CH5_1_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH5_DATA_RATE = 0.000,
   parameter real     STACK0_CH6_0_PAGE_HIT = 0.0000,
   parameter          STACK0_CH6_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH6_0_READ_RATE = 0.0000,
   parameter real     STACK0_CH6_0_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH6_1_PAGE_HIT = 0.0000,
   parameter          STACK0_CH6_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH6_1_READ_RATE = 0.0000,
   parameter real     STACK0_CH6_1_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH6_DATA_RATE = 0.000,
   parameter real     STACK0_CH7_0_PAGE_HIT = 0.0000,
   parameter          STACK0_CH7_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH7_0_READ_RATE = 0.0000,
   parameter real     STACK0_CH7_0_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH7_1_PAGE_HIT = 0.0000,
   parameter          STACK0_CH7_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH7_1_READ_RATE = 0.0000,
   parameter real     STACK0_CH7_1_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH7_DATA_RATE = 0.000,
   parameter real     STACK0_CH8_0_PAGE_HIT = 0.0000,
   parameter          STACK0_CH8_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH8_0_READ_RATE = 0.0000,
   parameter real     STACK0_CH8_0_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH8_1_PAGE_HIT = 0.0000,
   parameter          STACK0_CH8_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK0_CH8_1_READ_RATE = 0.0000,
   parameter real     STACK0_CH8_1_WRITE_RATE = 0.0000,
   parameter real     STACK0_CH8_DATA_RATE = 0.000,
   parameter real     STACK1_CH1_0_PAGE_HIT = 0.0000,
   parameter          STACK1_CH1_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH1_0_READ_RATE = 0.0000,
   parameter real     STACK1_CH1_0_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH1_1_PAGE_HIT = 0.0000,
   parameter          STACK1_CH1_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH1_1_READ_RATE = 0.0000,
   parameter real     STACK1_CH1_1_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH1_DATA_RATE = 0.000,
   parameter real     STACK1_CH2_0_PAGE_HIT = 0.0000,
   parameter          STACK1_CH2_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH2_0_READ_RATE = 0.0000,
   parameter real     STACK1_CH2_0_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH2_1_PAGE_HIT = 0.0000,
   parameter          STACK1_CH2_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH2_1_READ_RATE = 0.0000,
   parameter real     STACK1_CH2_1_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH2_DATA_RATE = 0.000,
   parameter real     STACK1_CH3_0_PAGE_HIT = 0.0000,
   parameter          STACK1_CH3_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH3_0_READ_RATE = 0.0000,
   parameter real     STACK1_CH3_0_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH3_1_PAGE_HIT = 0.0000,
   parameter          STACK1_CH3_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH3_1_READ_RATE = 0.0000,
   parameter real     STACK1_CH3_1_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH3_DATA_RATE = 0.000,
   parameter real     STACK1_CH4_0_PAGE_HIT = 0.0000,
   parameter          STACK1_CH4_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH4_0_READ_RATE = 0.0000,
   parameter real     STACK1_CH4_0_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH4_1_PAGE_HIT = 0.0000,
   parameter          STACK1_CH4_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH4_1_READ_RATE = 0.0000,
   parameter real     STACK1_CH4_1_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH4_DATA_RATE = 0.000,
   parameter real     STACK1_CH5_0_PAGE_HIT = 0.0000,
   parameter          STACK1_CH5_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH5_0_READ_RATE = 0.0000,
   parameter real     STACK1_CH5_0_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH5_1_PAGE_HIT = 0.0000,
   parameter          STACK1_CH5_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH5_1_READ_RATE = 0.0000,
   parameter real     STACK1_CH5_1_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH5_DATA_RATE = 0.000,
   parameter real     STACK1_CH6_0_PAGE_HIT = 0.0000,
   parameter          STACK1_CH6_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH6_0_READ_RATE = 0.0000,
   parameter real     STACK1_CH6_0_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH6_1_PAGE_HIT = 0.0000,
   parameter          STACK1_CH6_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH6_1_READ_RATE = 0.0000,
   parameter real     STACK1_CH6_1_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH6_DATA_RATE = 0.000,
   parameter real     STACK1_CH7_0_PAGE_HIT = 0.0000,
   parameter          STACK1_CH7_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH7_0_READ_RATE = 0.0000,
   parameter real     STACK1_CH7_0_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH7_1_PAGE_HIT = 0.0000,
   parameter          STACK1_CH7_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH7_1_READ_RATE = 0.0000,
   parameter real     STACK1_CH7_1_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH7_DATA_RATE = 0.000,
   parameter real     STACK1_CH8_0_PAGE_HIT = 0.0000,
   parameter          STACK1_CH8_0_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH8_0_READ_RATE = 0.0000,
   parameter real     STACK1_CH8_0_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH8_1_PAGE_HIT = 0.0000,
   parameter          STACK1_CH8_1_PHY_ACTIVE = "DISABLED",
   parameter real     STACK1_CH8_1_READ_RATE = 0.0000,
   parameter real     STACK1_CH8_1_WRITE_RATE = 0.0000,
   parameter real     STACK1_CH8_DATA_RATE = 0.000

)(
    input CH0_HBMMC_NOC_CREDIT_RDY_MC_NOC2MC_IN,
    input CH0_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT,
    input [7:0]CH0_HBMMC_NOC_CREDIT_RETURN_MC_NOCOUT,
    input CH0_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN,
    input [181:0]CH0_HBMMC_NOC_FLIT_MC_NOC2MC_IN,
    input [1:0]CH0_HBMMC_NOC_PDEST_ID_MC_NOC2MC_IN,
    input CH0_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN,
    input [7:0]CH0_HBMMC_NOC_VALID_MC_NOC2MC_IN,
    input CH1_HBMMC_NOC_CREDIT_RDY_MC_NOC2MC_IN,
    input CH1_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT,
    input [7:0]CH1_HBMMC_NOC_CREDIT_RETURN_MC_NOCOUT,
    input CH1_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN,
    input [181:0]CH1_HBMMC_NOC_FLIT_MC_NOC2MC_IN,
    input [1:0]CH1_HBMMC_NOC_PDEST_ID_MC_NOC2MC_IN,
    input CH1_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN,
    input [7:0]CH1_HBMMC_NOC_VALID_MC_NOC2MC_IN,
    input CH2_HBMMC_NOC_CREDIT_RDY_MC_NOC2MC_IN,
    input CH2_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT,
    input [7:0]CH2_HBMMC_NOC_CREDIT_RETURN_MC_NOCOUT,
    input CH2_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN,
    input [181:0]CH2_HBMMC_NOC_FLIT_MC_NOC2MC_IN,
    input [1:0]CH2_HBMMC_NOC_PDEST_ID_MC_NOC2MC_IN,
    input CH2_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN,
    input [7:0]CH2_HBMMC_NOC_VALID_MC_NOC2MC_IN,
    input CH3_HBMMC_NOC_CREDIT_RDY_MC_NOC2MC_IN,
    input CH3_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT,
    input [7:0]CH3_HBMMC_NOC_CREDIT_RETURN_MC_NOCOUT,
    input CH3_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN,
    input [181:0]CH3_HBMMC_NOC_FLIT_MC_NOC2MC_IN,
    input [1:0]CH3_HBMMC_NOC_PDEST_ID_MC_NOC2MC_IN,
    input CH3_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN,
    input [7:0]CH3_HBMMC_NOC_VALID_MC_NOC2MC_IN,
    input HBMMC_GBL_REF_RESET_N,
    input HBMMC_NOC_RST_N_MC_GL,
    input HBMMC_NPI_CLK_MC_GL,
    input [2:0]HBMMC_SPARE_MC_GL,
    input HBMMC_SYS_RST1_N_MC_GL,
    input HBMMC_SYS_RST2_N_MC_GL,
    input HBMMC_SYS_RST3_N_MC_GL,
    output CH0_HBMMC_NOC_CREDIT_RDY_MC_NOCOUT,
    output CH0_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOC2MC_IN,
    output [7:0]CH0_HBMMC_NOC_CREDIT_RETURN_MC_NOC2MC_IN,
    output CH0_HBMMC_NOC_FLIT_EN_MC_NOCOUT,
    output [181:0]CH0_HBMMC_NOC_FLIT_MC_NOCOUT,
    output [1:0]CH0_HBMMC_NOC_PDEST_ID_MC_NOCOUT,
    output CH0_HBMMC_NOC_VALID_EN_MC_NOCOUT,
    output [7:0]CH0_HBMMC_NOC_VALID_MC_NOCOUT,
    output CH1_HBMMC_NOC_CREDIT_RDY_MC_NOCOUT,
    output CH1_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOC2MC_IN,
    output [7:0]CH1_HBMMC_NOC_CREDIT_RETURN_MC_NOC2MC_IN,
    output CH1_HBMMC_NOC_FLIT_EN_MC_NOCOUT,
    output [181:0]CH1_HBMMC_NOC_FLIT_MC_NOCOUT,
    output [1:0]CH1_HBMMC_NOC_PDEST_ID_MC_NOCOUT,
    output CH1_HBMMC_NOC_VALID_EN_MC_NOCOUT,
    output [7:0]CH1_HBMMC_NOC_VALID_MC_NOCOUT,
    output CH2_HBMMC_NOC_CREDIT_RDY_MC_NOCOUT,
    output CH2_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOC2MC_IN,
    output [7:0]CH2_HBMMC_NOC_CREDIT_RETURN_MC_NOC2MC_IN,
    output CH2_HBMMC_NOC_FLIT_EN_MC_NOCOUT,
    output [181:0]CH2_HBMMC_NOC_FLIT_MC_NOCOUT,
    output [1:0]CH2_HBMMC_NOC_PDEST_ID_MC_NOCOUT,
    output CH2_HBMMC_NOC_VALID_EN_MC_NOCOUT,
    output [7:0]CH2_HBMMC_NOC_VALID_MC_NOCOUT,
    output CH3_HBMMC_NOC_CREDIT_RDY_MC_NOCOUT,
    output CH3_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOC2MC_IN,
    output [7:0]CH3_HBMMC_NOC_CREDIT_RETURN_MC_NOC2MC_IN,
    output CH3_HBMMC_NOC_FLIT_EN_MC_NOCOUT,
    output [181:0]CH3_HBMMC_NOC_FLIT_MC_NOCOUT,
    output [1:0]CH3_HBMMC_NOC_PDEST_ID_MC_NOCOUT,
    output CH3_HBMMC_NOC_VALID_EN_MC_NOCOUT,
    output [7:0]CH3_HBMMC_NOC_VALID_MC_NOCOUT,
    input IF_MC2PHY_BLI_DIRECT_0_BLI_CLK,
    input IF_MC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN,
    input [286:0]IF_MC2PHY_BLI_DIRECT_0_NOC2PHY,
    input [3:0]IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL,
    input IF_MC2PHY_BLI_DIRECT_1_BLI_CLK,
    input IF_MC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN,
    input [286:0]IF_MC2PHY_BLI_DIRECT_1_NOC2PHY,
    input [3:0]IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL,
    input IF_NOC2PHY_BLI_DIRECT_0_BLI_CLK,
    input IF_NOC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN,
    input [286:0]IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY,
    input [3:0]IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL,
    input IF_NOC2PHY_BLI_DIRECT_1_BLI_CLK,
    input IF_NOC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN,
    input [286:0]IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY,
    input [3:0]IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL,
    input IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RDY,
    input [181:0]IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT,
    input IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_EN,
    input [7:0]IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID,
    input IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_EN,
    input IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RDY,
    input [181:0]IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT,
    input IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_EN,
    input [7:0]IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID,
    input IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_EN,
    input IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RDY,
    input [181:0]IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT,
    input IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_EN,
    input [7:0]IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID,
    input IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_EN,
    input IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RDY,
    input [181:0]IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT,
    input IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_EN,
    input [7:0]IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID,
    input IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_EN,
    input [7:0]IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN,
    input IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN,
    input [7:0]IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN,
    input IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN,
    input [7:0]IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN,
    input IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN,
    input [7:0]IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN,
    input IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN,
    input [1:0]PHY_CHNL_CORE_DEBUG_DW_SELECT,
    input [2:0]PHY_CHNL_CORE_DFI_TEMP,
    input PHY_CHNL_CORE_DFI_CATTRIP,
    input [11:0]PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_IN,
    input PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_LD,
    input PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_MODE,
    input [4:0]PHY_CHNL_CORE_HBM_PHY_TRFC_INDX,
    input PHY_CHNL_CORE_HBM_RDQS_TRNG_GNT,
    input PHY_CHNL_CORE_HBM_TILE_RST_N,
    input PHY_CHNL_CORE_HBM_WS_CLK,
    input [9:0]PHY_CHNL_CORE_HDLL2PHY_DL_LPF_DAT,
    input PHY_CHNL_CORE_HDLL2PHY_DL_LPF_RDY,
    input PHY_CHNL_CORE_HDLL2PHY_LOCKED,
    input PHY_CHNL_CORE_INT_PHY2IOB_TX_AER,
    input [3:0]PHY_CHNL_CORE_INT_PHY2IOB_TX_DERR,
    input PHY_CHNL_CORE_MS2PHY_RX_CATTRIP,
    input [2:0]PHY_CHNL_CORE_MS2PHY_RX_TEMP,
//    output [3:0]PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN, seeing
//    multidriven nets CW
    input PHY_CHNL_CORE_PHY_NPI_PRESET_N,
    input PHY_CHNL_CORE_PWRDWN,
    input PHY_CHNL_CORE_RD_LFSR_CMPR_DT_VLD,
    input PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_GNT,
    input PHY_CHNL_CORE_SYS_RST1_N,
    input PHY_CHNL_CORE_SYS_RST2_N,
    input PHY_CHNL_CORE_SYS_RST3_N,
    input [4:0]PHY_CHNL_CORE_TAP_ADDR,
    input PHY_CHNL_CORE_TAP_CAPTUREWR,
    input PHY_CHNL_CORE_TAP_SHIFTWR,
    input PHY_CHNL_CORE_TAP_UPDATEWR,
    input PHY_CHNL_CORE_TAP_WSI,
    output IF_NOC2PHY_BLI_DIRECT_0_DFI_CLK,
    output IF_NOC2PHY_BLI_DIRECT_0_DFI_RST_N,
    output [153:0]IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC,
    output IF_NOC2PHY_BLI_DIRECT_1_DFI_CLK,
    output IF_NOC2PHY_BLI_DIRECT_1_DFI_RST_N,
    output [153:0]IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC,
    output [7:0]IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN,
    output IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN,
    output [7:0]IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN,
    output IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN,
    output [7:0]IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN,
    output IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN,
    output [7:0]IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN,
    output IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN,
    output IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RDY,
    output [181:0]IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT,
    output IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT_EN,
    output [7:0]IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID,
    output IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID_EN,
    output IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RDY,
    output [181:0]IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT,
    output IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT_EN,
    output [7:0]IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID,
    output IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID_EN,
    output IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RDY,
    output [181:0]IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT,
    output IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT_EN,
    output [7:0]IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID,
    output IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID_EN,
    output IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RDY,
    output [181:0]IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT,
    output IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT_EN,
    output [7:0]IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID,
    output IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID_EN,
    output [28:0]PHY_CHNL_CORE_DEBUG_BUS_TRFC_GEN,
    output [15:0]PHY_CHNL_CORE_DELTA_CALC_DEBUG_BUS,
    output PHY_CHNL_CORE_HBM_CORE_SOFT_RST,
    output PHY_CHNL_CORE_HBM_RDQS_TRNG_REQ,
    output PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_REQ,
    output [1:0]PHY_CHNL_CORE_TAP_INST_TYPE,
    output [3:0]PHY_CHNL_CORE_PHY2IOB_TX_DATA_T,
    output PHY_CHNL_CORE_DFI_RST_N,
    output PHY_CHNL_CORE_PHY2PLL_PSCLK,
    output PHY_CHNL_CORE_PHY2PLL_PSINCDEC,
    output PHY_CHNL_CORE_PHY2IOB_AW_RST_N,
    output [47:0]PHY_CHNL_CORE_PHY2DLL_MC_FDLY,
    output CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI,
    output CH0_PHY_CHNL_CORE_DFI_CLK_NOC2PHY_BLI,
    output PHY_CHNL_CORE_CHNL_EN,
    input PHY_CHNL_CORE_HBM_HS_CLK,
    inout HBM_IO_CHNL_CORE_HBM_AERR_PAD,
    inout HBM_IO_CHNL_CORE_HBM_C_PAD_0,
    inout HBM_IO_CHNL_CORE_HBM_C_PAD_1,
    inout HBM_IO_CHNL_CORE_HBM_C_PAD_2,
    inout HBM_IO_CHNL_CORE_HBM_C_PAD_3,
    inout HBM_IO_CHNL_CORE_HBM_C_PAD_4,
    inout HBM_IO_CHNL_CORE_HBM_C_PAD_5,
    inout HBM_IO_CHNL_CORE_HBM_C_PAD_6,
    inout HBM_IO_CHNL_CORE_HBM_C_PAD_7,
    inout HBM_IO_CHNL_CORE_HBM_C_PAD_8,
    inout HBM_IO_CHNL_CORE_HBM_CK_C_PAD,
    inout HBM_IO_CHNL_CORE_HBM_CK_T_PAD,
    inout HBM_IO_CHNL_CORE_HBM_CKE_PAD,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_0,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_1,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_2,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_3,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_4,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_5,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_6,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_7,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_8,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_9,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_10,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_11,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_12,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_13,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_14,
    inout HBM_IO_CHNL_CORE_HBM_DBI_PAD_15,
    inout HBM_IO_CHNL_CORE_HBM_DERR_PAD_0,
    inout HBM_IO_CHNL_CORE_HBM_DERR_PAD_1,
    inout HBM_IO_CHNL_CORE_HBM_DERR_PAD_2,
    inout HBM_IO_CHNL_CORE_HBM_DERR_PAD_3,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_0,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_1,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_2,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_3,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_4,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_5,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_6,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_7,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_8,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_9,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_10,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_11,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_12,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_13,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_14,
    inout HBM_IO_CHNL_CORE_HBM_DM_PAD_15,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_0,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_1,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_2,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_3,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_4,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_5,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_6,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_7,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_8,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_9,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_10,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_11,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_12,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_13,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_14,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_15,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_16,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_17,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_18,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_19,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_20,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_21,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_22,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_23,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_24,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_25,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_26,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_27,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_28,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_29,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_30,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_31,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_32,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_33,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_34,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_35,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_36,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_37,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_38,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_39,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_40,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_41,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_42,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_43,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_44,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_45,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_46,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_47,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_48,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_49,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_50,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_51,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_52,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_53,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_54,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_55,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_56,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_57,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_58,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_59,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_60,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_61,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_62,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_63,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_64,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_65,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_66,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_67,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_68,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_69,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_70,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_71,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_72,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_73,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_74,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_75,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_76,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_77,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_78,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_79,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_80,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_81,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_82,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_83,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_84,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_85,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_86,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_87,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_88,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_89,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_90,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_91,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_92,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_93,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_94,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_95,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_96,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_97,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_98,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_99,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_100,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_101,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_102,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_103,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_104,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_105,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_106,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_107,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_108,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_109,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_110,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_111,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_112,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_113,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_114,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_115,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_116,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_117,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_118,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_119,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_120,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_121,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_122,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_123,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_124,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_125,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_126,
    inout HBM_IO_CHNL_CORE_HBM_DQ_PAD_127,
    inout HBM_IO_CHNL_CORE_HBM_PAR_PAD_0,
    inout HBM_IO_CHNL_CORE_HBM_PAR_PAD_1,
    inout HBM_IO_CHNL_CORE_HBM_PAR_PAD_2,
    inout HBM_IO_CHNL_CORE_HBM_PAR_PAD_3,
    inout HBM_IO_CHNL_CORE_HBM_R_PAD_0,
    inout HBM_IO_CHNL_CORE_HBM_R_PAD_1,
    inout HBM_IO_CHNL_CORE_HBM_R_PAD_2,
    inout HBM_IO_CHNL_CORE_HBM_R_PAD_3,
    inout HBM_IO_CHNL_CORE_HBM_R_PAD_4,
    inout HBM_IO_CHNL_CORE_HBM_R_PAD_5,
    inout HBM_IO_CHNL_CORE_HBM_R_PAD_6,
    inout HBM_IO_CHNL_CORE_HBM_RC_PAD,
    inout HBM_IO_CHNL_CORE_HBM_RD_PAD_0,
    inout HBM_IO_CHNL_CORE_HBM_RD_PAD_1,
    inout HBM_IO_CHNL_CORE_HBM_RD_PAD_2,
    inout HBM_IO_CHNL_CORE_HBM_RD_PAD_3,
    inout HBM_IO_CHNL_CORE_HBM_RD_PAD_4,
    inout HBM_IO_CHNL_CORE_HBM_RD_PAD_5,
    inout HBM_IO_CHNL_CORE_HBM_RD_PAD_6,
    inout HBM_IO_CHNL_CORE_HBM_RD_PAD_7,
    inout HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_0,
    inout HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_1,
    inout HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_2,
    inout HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_3,
    inout HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_0,
    inout HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_1,
    inout HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_2,
    inout HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_3,
    inout HBM_IO_CHNL_CORE_HBM_RR_PAD,
    inout HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_0,
    inout HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_1,
    inout HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_2,
    inout HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_3,
    inout HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_0,
    inout HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_1,
    inout HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_2,
    inout HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_3,
    input [4:0]HBM_IO_CHNL_CORE_HBM_HS_TX_CLKB,
    input [4:0]HBM_IO_CHNL_CORE_HBM_HS_TX_CLKDIV2_B,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PD_EN,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PU_EN,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_SLICE_EN,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_0,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_1,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_2,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_3,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_0,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_1,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_2,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_3,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_0,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_1,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_2,
    input [5:0]HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_3,
    input HBM_IO_CHNL_CORE_MIDSTCK2IOB_PBIAS,
    input HBM_IO_CHNL_CORE_MIDSTCK2IOB_VREF,
    output [3:0]HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN,
    input HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW,
    input [3:0]HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW,
    input HBM_IO_CHNL_CORE_POR_B_VCCO_AW,
    input [3:0]HBM_IO_CHNL_CORE_POR_B_VCCO_DW,
    output [3:0]HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT,
    output [3:0]HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT1,
    output [3:0]HBM_IO_CHNL_CORE_IOB2C4_DW_RDQS_MONOUT,
    output [3:0]HBM_IO_CHNL_CORE_IOB2C4_DW_RDQST_MONOUT,
    output [3:0]HBM_IO_CHNL_CORE_IOB2C4_DW_WDQS_MONOUT,
    output [3:0]HBM_IO_CHNL_CORE_IOB2C4_DW_WDQST_MONOUT,
    output [7:0]HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR,
    output [1:0]HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR,
    output [3:0]HBM_IO_CHNL_CORE_IOB2PHY_RX_STB,
    output [3:0]HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC,
    input [7:0]HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_C,
    output [3:0] IF_MC2PHY_BLI_DIRECT_0_PHY2NOC_MISC,
    output [3:0] IF_MC2PHY_BLI_DIRECT_1_PHY2NOC_MISC,
    output [3:0] IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC_MISC,
    output [3:0] IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC_MISC,
    input [7:0]HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_T);
    
    wire [1:0]CH0_HBMMC_AW_CK_MC_DFI_CMD;
    wire [1:0]CH0_HBMMC_AW_CKE_MC_DFI_CMD;
    wire [17:0]CH0_HBMMC_AW_COL_MC_DFI_CMD;
    wire [13:0]CH0_HBMMC_AW_ROW_MC_DFI_CMD;
    wire [7:0]CH0_HBMMC_DW_DATA_DQS_MC_DFI_WR;
    wire [7:0]CH0_HBMMC_DW_DATA_DQ_EN_MC_DFI_WR;
    wire [255:0]CH0_HBMMC_DW_DATA_MC_DFI_WR;
    wire [31:0]CH0_HBMMC_DW_DBI_MC_DFI_WR;
    wire [31:0]CH0_HBMMC_DW_MASK_MC_DFI_WR;
    wire [7:0]CH0_HBMMC_DW_PAR_EN_MC_DFI_WR;
    wire [7:0]CH0_HBMMC_DW_PAR_MC_DFI_WR;
    wire [255:0]CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD;
    wire [31:0]CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD;
    wire [31:0]CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD;
    wire [7:0]CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD;
    wire [7:0]CH0_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD;
    wire [7:0]CH0_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR;
    wire [1:0]CH1_HBMMC_AW_CKE_MC_DFI_CMD;
    wire [1:0]CH1_HBMMC_AW_CK_MC_DFI_CMD;
    wire [17:0]CH1_HBMMC_AW_COL_MC_DFI_CMD;
    wire [13:0]CH1_HBMMC_AW_ROW_MC_DFI_CMD;
    wire [7:0]CH1_HBMMC_DW_DATA_DQS_MC_DFI_WR;
    wire [7:0]CH1_HBMMC_DW_DATA_DQ_EN_MC_DFI_WR;
    wire [255:0]CH1_HBMMC_DW_DATA_MC_DFI_WR;
    wire [31:0]CH1_HBMMC_DW_DBI_MC_DFI_WR;
    wire [31:0]CH1_HBMMC_DW_MASK_MC_DFI_WR;
    wire [7:0]CH1_HBMMC_DW_PAR_EN_MC_DFI_WR;
    wire [7:0]CH1_HBMMC_DW_PAR_MC_DFI_WR;
    wire [255:0]CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD;
    wire [31:0]CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD;
    wire [31:0]CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD;
    wire [7:0]CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD;
    wire [7:0]CH1_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD;
    wire [7:0]CH1_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR;
    wire [1:0]PHY_CHNL_CORE_AW_AERR_N_MC2PHY_MISC;
    wire [15:0]PHY_CHNL_CORE_DW_DBI_BYTE_DISABLE_MC2PHY_MISC;
    wire [2:0]PHY_CHNL_CORE_TEMP_MC2PHY_MISC;
    
    wire HBMMC_PHYUPD_ACK, TO_NOC_2, FROM_NOC_0, HBMMC_LP_PWR_X_REQ, 
        HBMMC_DW_TX_INDX_LD, PHY_CHNL_CORE_TRAINING_COMPLETE_MC2PHY_MISC, 
        HBMMC_LP_PWR_E_REQ, HBMMC_AW_TX_INDX_LD, HBMMC_DFI_CLK_OUT, TO_NOC_1, 
        TO_NOC_3, FROM_NOC_2, HBMMC_DW_RX_INDX_LD, TO_NOC_0, HBMMC_AW_CK_DIS, 
        HBMMC_CTRLUPD_REQ, PHY_CHNL_CORE_PHYUPD_REQ_MC2PHY_MISC, PHY_CHNL_CORE_CATTRIP_MC2PHY_MISC, 
        HBMMC_INIT_START_DFI_MISC, PHY_CHNL_CORE_CTRLUPD_ACK_MC2PHY_MISC, 
        PHY_CHNL_CORE_PHY_LP_STATE_MC2PHY_MISC, PHY_CHNL_CORE_INIT_COMPLETE_MC2PHY_MISC, 
        FROM_NOC_1, HBMMC_LP_SR_E_REQ, FROM_NOC_3, HBMMC_DFI_CLK;
    wire [5:0]HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_CK;
    wire [35:0]HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_RC;
    wire [31:0]HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DBI;
    wire [31:0]HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DM;
    wire [255:0]HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DQ;
    wire [7:0]HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_PAR;
    wire [15:0]HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_RD;
    wire [7:0]HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQSC;
    wire [7:0]HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQST;
    wire [153:0]IF_MC2PHY_BLI_DIRECT_0_PHY2NOC;
    wire [153:0]IF_MC2PHY_BLI_DIRECT_1_PHY2NOC;
    wire [15:0]PHY_CHNL_CORE_DEBUG_OUT;
    wire [39:0]PHY_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN;
    wire [3:0]PHY_CHNL_CORE_PHY2DLL_DQSC_LD;
    wire [39:0]PHY_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN;
    wire [3:0]PHY_CHNL_CORE_PHY2DLL_DQST_LD;
    wire [1:0]PHY_CHNL_CORE_PHY2IOB_AW_AER_TSTATE;
    wire [1:0]PHY_CHNL_CORE_PHY2IOB_AW_CK_TSTATE;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_AW_DCC_SEL;
    wire [2:0]PHY_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N;
    wire [5:0]PHY_CHNL_CORE_PHY2IOB_AW_MC_FDLY;
    wire [17:0]PHY_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN;
    wire [21:0]PHY_CHNL_CORE_PHY2IOB_AW_RX_LATENIN;
    wire [15:0]PHY_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL;
    wire [1:0]PHY_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB;
    wire [1:0]PHY_CHNL_CORE_PHY2IOB_AW_TSTATE;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN;
    wire [1:0]PHY_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN;
    wire [21:0]PHY_CHNL_CORE_PHY2IOB_AW_TX_LATENIN;
    wire [9:0]PHY_CHNL_CORE_PHY2IOB_C_BUFFER_DIS;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_C;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_T;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN;
    wire [19:0]PHY_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_DW_LPBK_EN;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_DW_RST_N;
    wire [175:0]PHY_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS;
    wire [15:0]PHY_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS;
    wire [183:0]PHY_CHNL_CORE_PHY2IOB_DW_RX_LATENIN;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS;
    wire [127:0]PHY_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB;
    wire [175:0]PHY_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS;
    wire [15:0]PHY_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS;
    wire [183:0]PHY_CHNL_CORE_PHY2IOB_DW_TX_LATENIN;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS;
    wire [2:0]PHY_CHNL_CORE_PHY2IOB_RX_CK_DIS;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_RX_WDQS_DIS;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_R_BUFFER_DIS;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_C;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_T;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_SPARE;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_TSTATE_C;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_TSTATE_T;
    wire [1:0]PHY_CHNL_CORE_PHY2IOB_TX_AER;
    wire [17:0]PHY_CHNL_CORE_PHY2IOB_TX_C;
    wire [1:0]PHY_CHNL_CORE_PHY2IOB_TX_CKC;
    wire [1:0]PHY_CHNL_CORE_PHY2IOB_TX_CKE;
    wire [1:0]PHY_CHNL_CORE_PHY2IOB_TX_CKT;
    wire [2:0]PHY_CHNL_CORE_PHY2IOB_TX_CK_DIS;
    wire [31:0]PHY_CHNL_CORE_PHY2IOB_TX_DBI;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_TX_DERR;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_TX_DERR_TSTATE;
    wire [31:0]PHY_CHNL_CORE_PHY2IOB_TX_DM;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_TX_DM_TSTATE;
    wire [255:0]PHY_CHNL_CORE_PHY2IOB_TX_DQ;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_TX_DQS;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_TX_DQSC;
    wire [31:0]PHY_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_TX_PAR;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE;
    wire [13:0]PHY_CHNL_CORE_PHY2IOB_TX_R;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_TX_RCX;
    wire [15:0]PHY_CHNL_CORE_PHY2IOB_TX_RD;
    wire [15:0]PHY_CHNL_CORE_PHY2IOB_TX_RD_TSTATE;
    wire [3:0]PHY_CHNL_CORE_PHY2IOB_TX_WDQS_DIS;
    wire [7:0]PHY_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE;
    wire [3:0]PHY_CHNL_CORE_PHY2MSCLK_DW_DIS;
    wire [3:0]PHY_CHNL_CORE_PHY2RDQSC_DW_LATENIN;
    wire [3:0]PHY_CHNL_CORE_PHY2RDQSC_LPBK_EN;
    wire [3:0]PHY_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS;
    wire [3:0]PHY_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS;
    wire [3:0]PHY_CHNL_CORE_PHY2RDQST_DW_LATENIN;
    wire [3:0]PHY_CHNL_CORE_PHY2RDQST_LPBK_EN;
    wire [3:0]PHY_CHNL_CORE_PHY2RDQST_RX_BUF_DIS;
    wire [3:0]PHY_CHNL_CORE_PHY2RDQST_TX_BUF_DIS;
    wire [3:0]PHY_CHNL_CORE_PHY2RDQS_TX_BYP_EN;
    
    wire PHY_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN, PHY_CHNL_CORE_PHY2MSCLK_AW_DIS, 
        PHY_CHNL_CORE_PHY2IOB_RX_AER_DIS, PHY_CHNL_CORE_PHY2IOB_AW_LPBK_EN, 
        TO_PHY_3, IF_MC2PHY_BLI_DIRECT_1_DFI_RST_N, TO_PHY_1, TO_PHY_2, 
        PHY_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN, IF_MC2PHY_BLI_DIRECT_0_DFI_RST_N, 
        TO_PHY_0, IF_MC2PHY_BLI_DIRECT_0_DFI_CLK, PHY_CHNL_CORE_DFI_CLK_OUT, 
        IF_MC2PHY_BLI_DIRECT_1_DFI_CLK, PHY_CHNL_CORE_PHY2IOB_TX_AER_DIS;
    wire [7:0]HBM_IO_CHNL_CORE_PHY2IOB_SPARE;
    wire [15:0]HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_TSTATE;
    
    HBM_PHY_CHNL #(
             .CFG_00                                         (CFG_00),
             .CFG_01                                         (CFG_01),
             .CFG_02                                         (CFG_02),
             .CFG_03                                         (CFG_03),
             .CFG_04                                         (CFG_04),
             .CFG_05                                         (CFG_05),
             .CFG_06                                         (CFG_06),
             .CFG_07                                         (CFG_07),
             .CFG_08                                         (CFG_08),
             .CFG_09                                         (CFG_09),
             .CFG_10                                         (CFG_10),
             .CFG_11                                         (CFG_11),
             .CFG_12                                         (CFG_12),
             .CFG_13                                         (CFG_13),
             .CFG_14                                         (CFG_14),
             .CFG_15                                         (CFG_15),
             .CFG_16                                         (CFG_16),
             .CFG_17                                         (CFG_17),
             .CFG_18                                         (CFG_18),
             .CFG_19                                         (CFG_19),
             .CFG_20                                         (CFG_20),
             .CFG_21                                         (CFG_21),
        //     .CFG_22                                         (CFG_22),    HBM_PHY_CHNL Unisim doesn't have CFG_22 param
             .CFG_23                                         (CFG_23),
             .CFG_24                                         (CFG_24),
             .CFG_25                                         (CFG_25),
             .CFG_26                                         (CFG_26),
             .CFG_27                                         (CFG_27),
             .CFG_28                                         (CFG_28),
             .CFG_29                                         (CFG_29),
             .CFG_30                                         (CFG_30),
             .CFG_31                                         (CFG_31),
             .CFG_32                                         (CFG_32),
             .CFG_33                                         (CFG_33),
             .CFG_34                                         (CFG_34),
             .CFG_35                                         (CFG_35),
             .CFG_36                                         (CFG_36),
             .CFG_37                                         (CFG_37),
             .CFG_38                                         (CFG_38),
             .CFG_39                                         (CFG_39),
             .CFG_40                                         (CFG_40),
             .CFG_41                                         (CFG_41),
             .CFG_42                                         (CFG_42),
             .CFG_43                                         (CFG_43),
             .CFG_44                                         (CFG_44),
             .CFG_45                                         (CFG_45),
             .CFG_46                                         (CFG_46),
             .CFG_47                                         (CFG_47),
             .CFG_48                                         (CFG_48),
             .CFG_49                                         (CFG_49),
             .CFG_50                                         (CFG_50),
             .CFG_51                                         (CFG_51),
             .CFG_52                                         (CFG_52),
             .CFG_53                                         (CFG_53),
             .CFG_54                                         (CFG_54),
             .CFG_55                                         (CFG_55),
             .CFG_56                                         (CFG_56),
             .CFG_57                                         (CFG_57),
             .CFG_58                                         (CFG_58),
             .CFG_59                                         (CFG_59),
             .CFG_60                                         (CFG_60),
             .CFG_61                                         (CFG_61),
             .CFG_62                                         (CFG_62),
             .CFG_63                                         (CFG_63),
             .CFG_64                                         (CFG_64),
             .CFG_65                                         (CFG_65),
             .CFG_66                                         (CFG_66),
             .CFG_67                                         (CFG_67),
             .CFG_68                                         (CFG_68),
             .CFG_69                                         (CFG_69),
             .CFG_70                                         (CFG_70),
             .CFG_71                                         (CFG_71),
             .CFG_72                                         (CFG_72),
             .CFG_73                                         (CFG_73),
             .CFG_74                                         (CFG_74),
             .CFG_75                                         (CFG_75),
             .CFG_76                                         (CFG_76),
             .CFG_77                                         (CFG_77),
             .CFG_78                                         (CFG_78),
             .CFG_79                                         (CFG_79),
             .CFG_80                                         (CFG_80),
             .CFG_81                                         (CFG_81),
             .CFG_82                                         (CFG_82),
             .CFG_83                                         (CFG_83),
             .CFG_84                                         (CFG_84),
             .CFG_85                                         (CFG_85),
             .CFG_86                                         (CFG_86),
             .CFG_87                                         (CFG_87),
             .CFG_88                                         (CFG_88),
             .CFG_89                                         (CFG_89),
             .CFG_90                                         (CFG_90),
             .CFG_91                                         (CFG_91),
             .CFG_92                                         (CFG_92),
             .CFG_93                                         (CFG_93),
             .CFG_94                                         (CFG_94),
             .CFG_95                                         (CFG_95),
             .CFG_96                                         (CFG_96),
             .CFG_97                                         (CFG_97),
             .CFG_98                                         (CFG_98),
             .CFG_99                                         (CFG_99),
             .CFG_100                                        (CFG_100),
             .CFG_101                                        (CFG_101),
             .CFG_102                                        (CFG_102),
             .CFG_103                                        (CFG_103),
             .CFG_104                                        (CFG_104),
             .CFG_105                                        (CFG_105),
             .CFG_106                                        (CFG_106),
             .CFG_107                                        (CFG_107),
             .CFG_108                                        (CFG_108),
             .CFG_109                                        (CFG_109),
             .CFG_110                                        (CFG_110),
             .CFG_111                                        (CFG_111),
             .CFG_112                                        (CFG_112),
             .CFG_113                                        (CFG_113),
             .CFG_114                                        (CFG_114),
             .CFG_115                                        (CFG_115),
             .CFG_116                                        (CFG_116),
             .CFG_117                                        (CFG_117),
             .CFG_118                                        (CFG_118),
             .CFG_119                                        (CFG_119),
             .CFG_120                                        (CFG_120),
             .CFG_121                                        (CFG_121),
             .CFG_122                                        (CFG_122),
             .CFG_123                                        (CFG_123),
             .CFG_124                                        (CFG_124),
             .CFG_125                                        (CFG_125),
             .CFG_126                                        (CFG_126),
             .CFG_127                                        (CFG_127),
             .CFG_128                                        (CFG_128),
             .CFG_129                                        (CFG_129),
             .CFG_130                                        (CFG_130),
             .CFG_131                                        (CFG_131),
             .CFG_132                                        (CFG_132),
             .CFG_133                                        (CFG_133),
             .CFG_134                                        (CFG_134),
             .CFG_135                                        (CFG_135),
             .CFG_136                                        (CFG_136),
             .CFG_137                                        (CFG_137),
             .CFG_138                                        (CFG_138),
             .CFG_139                                        (CFG_139),
             .CFG_140                                        (CFG_140),
             .CFG_141                                        (CFG_141),
             .CFG_142                                        (CFG_142),
             .CFG_143                                        (CFG_143),
             .CFG_144                                        (CFG_144),
             .CFG_145                                        (CFG_145),
             .CFG_146                                        (CFG_146),
             .CFG_147                                        (CFG_147),
             .CFG_148                                        (CFG_148),
             .CFG_149                                        (CFG_149),
             .SIM_MODEL_TYPE                                 (SIM_MODEL_TYPE)
  ) I_hbm_phy_chnl (.CH0_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW(CH0_HBMMC_AW_CK_MC_DFI_CMD), 
            .CH0_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW(CH0_HBMMC_AW_CKE_MC_DFI_CMD), 
            .CH0_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW(CH0_HBMMC_AW_COL_MC_DFI_CMD), 
            .CH0_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW(CH0_HBMMC_AW_ROW_MC_DFI_CMD), 
            .CH0_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR(CH0_HBMMC_DW_DATA_DQ_EN_MC_DFI_WR), 
            .CH0_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR(CH0_HBMMC_DW_DATA_DQS_MC_DFI_WR), 
            .CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR(CH0_HBMMC_DW_DATA_MC_DFI_WR), 
            .CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR(CH0_HBMMC_DW_DBI_MC_DFI_WR), 
            .CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR(CH0_HBMMC_DW_MASK_MC_DFI_WR), 
            .CH0_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR(CH0_HBMMC_DW_PAR_EN_MC_DFI_WR), 
            .CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR(CH0_HBMMC_DW_PAR_MC_DFI_WR), 
            .CH1_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW(CH1_HBMMC_AW_CK_MC_DFI_CMD), 
            .CH1_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW(CH1_HBMMC_AW_CKE_MC_DFI_CMD), 
            .CH1_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW(CH1_HBMMC_AW_COL_MC_DFI_CMD), 
            .CH1_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW(CH1_HBMMC_AW_ROW_MC_DFI_CMD), 
            .CH1_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR(CH1_HBMMC_DW_DATA_DQ_EN_MC_DFI_WR), 
            .CH1_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR(CH1_HBMMC_DW_DATA_DQS_MC_DFI_WR), 
            .CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR(CH1_HBMMC_DW_DATA_MC_DFI_WR), 
            .CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR(CH1_HBMMC_DW_DBI_MC_DFI_WR), 
            .CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR(CH1_HBMMC_DW_MASK_MC_DFI_WR), 
            .CH1_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR(CH1_HBMMC_DW_PAR_EN_MC_DFI_WR), 
            .CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR(CH1_HBMMC_DW_PAR_MC_DFI_WR), 
            .IF_MC2PHY_BLI_DIRECT_0_BLI_CLK(IF_MC2PHY_BLI_DIRECT_0_BLI_CLK), 
            .IF_MC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN(IF_MC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN), 
            .IF_MC2PHY_BLI_DIRECT_0_NOC2PHY(IF_MC2PHY_BLI_DIRECT_0_NOC2PHY), 
            .IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL(IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL), 
            .IF_MC2PHY_BLI_DIRECT_1_BLI_CLK(IF_MC2PHY_BLI_DIRECT_1_BLI_CLK), 
            .IF_MC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN(IF_MC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN), 
            .IF_MC2PHY_BLI_DIRECT_1_NOC2PHY(IF_MC2PHY_BLI_DIRECT_1_NOC2PHY), 
            .IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL(IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL), 
            .IF_NOC2PHY_BLI_DIRECT_0_BLI_CLK(IF_NOC2PHY_BLI_DIRECT_0_BLI_CLK), 
            .IF_NOC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN(IF_NOC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN), 
            .IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY(IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY), 
            .IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL(IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL), 
            .IF_NOC2PHY_BLI_DIRECT_1_BLI_CLK(IF_NOC2PHY_BLI_DIRECT_1_BLI_CLK), 
            .IF_NOC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN(IF_NOC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN), 
            .IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY(IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY), 
            .IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL(IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL), 
            .IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RDY(IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RDY), 
            .IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT(IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT), 
            .IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_EN(IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_EN), 
            .IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID(IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID), 
            .IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_EN(IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_EN), 
            .IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RDY(IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RDY), 
            .IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT(IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT), 
            .IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_EN(IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_EN), 
            .IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID(IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID), 
            .IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_EN(IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_EN), 
            .IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RDY(IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RDY), 
            .IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT(IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT), 
            .IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_EN(IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_EN), 
            .IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID(IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID), 
            .IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_EN(IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_EN), 
            .IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RDY(IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RDY), 
            .IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT(IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT), 
            .IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_EN(IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_EN), 
            .IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID(IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID), 
            .IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_EN(IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_EN), 
            .IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN(IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN), 
            .IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN(IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN), 
            .IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN(IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN), 
            .IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN(IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN), 
            .IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN(IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN), 
            .IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN(IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN), 
            .IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN(IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN), 
            .IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN(IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN), 
            .PHY_CHNL_CORE_AW_CK_DIS_MC2PHY_MISC(HBMMC_AW_CK_DIS), .PHY_CHNL_CORE_AW_TX_INDX_LD_MC2PHY_MISC(HBMMC_AW_TX_INDX_LD), 
            .PHY_CHNL_CORE_CTRLUPD_REQ_MC2PHY_MISC(HBMMC_CTRLUPD_REQ), .PHY_CHNL_CORE_DEBUG_DW_SELECT(PHY_CHNL_CORE_DEBUG_DW_SELECT), 
            .PHY_CHNL_CORE_DEBUG_OUT(PHY_CHNL_CORE_DEBUG_OUT), .PHY_CHNL_CORE_DFI_CATTRIP(PHY_CHNL_CORE_DFI_CATTRIP), 
            .PHY_CHNL_CORE_DFI_CLK_IN(HBMMC_DFI_CLK_OUT), .PHY_CHNL_CORE_DFI_TEMP(PHY_CHNL_CORE_DFI_TEMP), 
            .PHY_CHNL_CORE_DW_RX_INDX_LD_MC2PHY_MISC(HBMMC_DW_RX_INDX_LD), 
            .PHY_CHNL_CORE_DW_TX_INDX_LD_MC2PHY_MISC(HBMMC_DW_TX_INDX_LD), 
            .PHY_CHNL_CORE_HBM_CHNL_NUM(3'b000), .PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_IN(PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_IN), 
            .PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_LD(PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_LD), 
            .PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_MODE(PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_MODE), 
            .PHY_CHNL_CORE_HBM_PHY_TRFC_INDX(PHY_CHNL_CORE_HBM_PHY_TRFC_INDX), 
            .PHY_CHNL_CORE_HBM_PICLK(HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC[0]), 
            .PHY_CHNL_CORE_HBM_RDQS_TRNG_GNT(PHY_CHNL_CORE_HBM_RDQS_TRNG_GNT), 
            .PHY_CHNL_CORE_HBM_TILE_RST_N(PHY_CHNL_CORE_HBM_TILE_RST_N), .PHY_CHNL_CORE_HBM_WS_CLK(PHY_CHNL_CORE_HBM_WS_CLK), 
            .PHY_CHNL_CORE_HDLL2PHY_DL_LPF_DAT(PHY_CHNL_CORE_HDLL2PHY_DL_LPF_DAT), 
            .PHY_CHNL_CORE_HDLL2PHY_DL_LPF_RDY(PHY_CHNL_CORE_HDLL2PHY_DL_LPF_RDY), 
            .PHY_CHNL_CORE_HDLL2PHY_LOCKED(PHY_CHNL_CORE_HDLL2PHY_LOCKED), 
            .PHY_CHNL_CORE_INIT_START_MC2PHY_MISC(HBMMC_INIT_START_DFI_MISC), 
            .PHY_CHNL_CORE_INT_PHY2IOB_TX_AER(PHY_CHNL_CORE_INT_PHY2IOB_TX_AER), 
            .PHY_CHNL_CORE_INT_PHY2IOB_TX_DERR(PHY_CHNL_CORE_INT_PHY2IOB_TX_DERR), 
            .PHY_CHNL_CORE_IOB2PHY_RX_AW_AERR(HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR), 
            .PHY_CHNL_CORE_IOB2PHY_RX_AW_CK(HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_CK), 
            .PHY_CHNL_CORE_IOB2PHY_RX_AW_RC(HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_RC), 
            .PHY_CHNL_CORE_IOB2PHY_RX_DW_DBI(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DBI), 
            .PHY_CHNL_CORE_IOB2PHY_RX_DW_DERR(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR), 
            .PHY_CHNL_CORE_IOB2PHY_RX_DW_DM(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DM), 
            .PHY_CHNL_CORE_IOB2PHY_RX_DW_DQ(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DQ), 
            .PHY_CHNL_CORE_IOB2PHY_RX_DW_PAR(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_PAR), 
            .PHY_CHNL_CORE_IOB2PHY_RX_DW_RD(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_RD), 
            .PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQSC(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQSC), 
            .PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQST(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQST), 
            .PHY_CHNL_CORE_IOB2PHY_RX_STB(HBM_IO_CHNL_CORE_IOB2PHY_RX_STB), 
            .PHY_CHNL_CORE_IOB2PHY_RX_STBC(HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC), 
            .PHY_CHNL_CORE_LP_PWR_E_REQ_MC2PHY_MISC(HBMMC_LP_PWR_E_REQ), .PHY_CHNL_CORE_LP_PWR_X_REQ_MC2PHY_MISC(HBMMC_LP_PWR_X_REQ), 
            .PHY_CHNL_CORE_LP_SR_E_REQ_MC2PHY_MISC(HBMMC_LP_SR_E_REQ), .PHY_CHNL_CORE_MS2PHY_RX_CATTRIP(PHY_CHNL_CORE_MS2PHY_RX_CATTRIP), 
            .PHY_CHNL_CORE_MS2PHY_RX_TEMP(PHY_CHNL_CORE_MS2PHY_RX_TEMP), .PHY_CHNL_CORE_PHY_NPI_PRESET_N(PHY_CHNL_CORE_PHY_NPI_PRESET_N), 
            .PHY_CHNL_CORE_PHYUPD_ACK_MC2PHY_MISC(HBMMC_PHYUPD_ACK), .PHY_CHNL_CORE_PWRDWN(PHY_CHNL_CORE_PWRDWN), 
            .PHY_CHNL_CORE_RD_LFSR_CMPR_DT_VLD(PHY_CHNL_CORE_RD_LFSR_CMPR_DT_VLD), 
            .PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_GNT(PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_GNT), 
            .PHY_CHNL_CORE_SYS_RST1_N(PHY_CHNL_CORE_SYS_RST1_N), .PHY_CHNL_CORE_SYS_RST2_N(PHY_CHNL_CORE_SYS_RST2_N), 
            .PHY_CHNL_CORE_SYS_RST3_N(PHY_CHNL_CORE_SYS_RST3_N), .PHY_CHNL_CORE_TAP_ADDR(PHY_CHNL_CORE_TAP_ADDR), 
            .PHY_CHNL_CORE_TAP_CAPTUREWR(PHY_CHNL_CORE_TAP_CAPTUREWR), .PHY_CHNL_CORE_TAP_SHIFTWR(PHY_CHNL_CORE_TAP_SHIFTWR), 
            .PHY_CHNL_CORE_TAP_UPDATEWR(PHY_CHNL_CORE_TAP_UPDATEWR), .PHY_CHNL_CORE_TAP_WSI(PHY_CHNL_CORE_TAP_WSI), 
            .TO_PHY_0(TO_PHY_0), .TO_PHY_1(TO_PHY_1), .TO_PHY_2(TO_PHY_2), 
            .TO_PHY_3(TO_PHY_3), .PHY_CHNL_CORE_HBM_HS_CLK(PHY_CHNL_CORE_HBM_HS_CLK), 
            .CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD(CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD), 
            .CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD(CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD), 
            .CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD(CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD), 
            .CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD(CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD), 
            .CH0_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD(CH0_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD), 
            .CH0_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR(CH0_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR), 
            .CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD(CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD), 
            .CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD(CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD), 
            .CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD(CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD), 
            .CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD(CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD), 
            .CH1_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD(CH1_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD), 
            .CH1_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR(CH1_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR), 
            .IF_MC2PHY_BLI_DIRECT_0_DFI_CLK(IF_MC2PHY_BLI_DIRECT_0_DFI_CLK), 
            .IF_MC2PHY_BLI_DIRECT_0_DFI_RST_N(IF_MC2PHY_BLI_DIRECT_0_DFI_RST_N), 
            .IF_MC2PHY_BLI_DIRECT_0_PHY2NOC(IF_MC2PHY_BLI_DIRECT_0_PHY2NOC), 
            .IF_MC2PHY_BLI_DIRECT_1_DFI_CLK(IF_MC2PHY_BLI_DIRECT_1_DFI_CLK), 
            .IF_MC2PHY_BLI_DIRECT_1_DFI_RST_N(IF_MC2PHY_BLI_DIRECT_1_DFI_RST_N), 
            .IF_MC2PHY_BLI_DIRECT_1_PHY2NOC(IF_MC2PHY_BLI_DIRECT_1_PHY2NOC), 
            .IF_NOC2PHY_BLI_DIRECT_0_DFI_CLK(IF_NOC2PHY_BLI_DIRECT_0_DFI_CLK), 
            .IF_NOC2PHY_BLI_DIRECT_0_DFI_RST_N(IF_NOC2PHY_BLI_DIRECT_0_DFI_RST_N), 
            .IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC(IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC), 
            .IF_NOC2PHY_BLI_DIRECT_1_DFI_CLK(IF_NOC2PHY_BLI_DIRECT_1_DFI_CLK), 
            .IF_NOC2PHY_BLI_DIRECT_1_DFI_RST_N(IF_NOC2PHY_BLI_DIRECT_1_DFI_RST_N), 
            .IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC(IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC), 
            .IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN(IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN), 
            .IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN(IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN), 
            .IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN(IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN), 
            .IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN(IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN), 
            .IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN(IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN), 
            .IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN(IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN), 
            .IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN(IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN), 
            .IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN(IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN), 
            .IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RDY(IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RDY), 
            .IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT(IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT), 
            .IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT_EN(IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT_EN), 
            .IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID(IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID), 
            .IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID_EN(IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID_EN), 
            .IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RDY(IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RDY), 
            .IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT(IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT), 
            .IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT_EN(IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT_EN), 
            .IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID(IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID), 
            .IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID_EN(IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID_EN), 
            .IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RDY(IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RDY), 
            .IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT(IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT), 
            .IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT_EN(IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT_EN), 
            .IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID(IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID), 
            .IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID_EN(IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID_EN), 
            .IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RDY(IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RDY), 
            .IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT(IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT), 
            .IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT_EN(IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT_EN), 
            .IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID(IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID), 
            .IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID_EN(IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID_EN), 
            .PHY_CHNL_CORE_AW_AERR_N_MC2PHY_MISC(PHY_CHNL_CORE_AW_AERR_N_MC2PHY_MISC), 
            .PHY_CHNL_CORE_CATTRIP_MC2PHY_MISC(PHY_CHNL_CORE_CATTRIP_MC2PHY_MISC), 
            .PHY_CHNL_CORE_CTRLUPD_ACK_MC2PHY_MISC(PHY_CHNL_CORE_CTRLUPD_ACK_MC2PHY_MISC), 
            .PHY_CHNL_CORE_DEBUG_BUS_TRFC_GEN(PHY_CHNL_CORE_DEBUG_BUS_TRFC_GEN), 
            .PHY_CHNL_CORE_DELTA_CALC_DEBUG_BUS(PHY_CHNL_CORE_DELTA_CALC_DEBUG_BUS), 
            .PHY_CHNL_CORE_DFI_RST_N(PHY_CHNL_CORE_DFI_RST_N), .PHY_CHNL_CORE_DW_DBI_BYTE_DISABLE_MC2PHY_MISC(PHY_CHNL_CORE_DW_DBI_BYTE_DISABLE_MC2PHY_MISC), 
            .PHY_CHNL_CORE_HBM_CORE_SOFT_RST(PHY_CHNL_CORE_HBM_CORE_SOFT_RST), 
            .PHY_CHNL_CORE_HBM_RDQS_TRNG_REQ(PHY_CHNL_CORE_HBM_RDQS_TRNG_REQ), 
            .PHY_CHNL_CORE_INIT_COMPLETE_MC2PHY_MISC(PHY_CHNL_CORE_INIT_COMPLETE_MC2PHY_MISC), 
            .PHY_CHNL_CORE_PHY_LP_STATE_MC2PHY_MISC(PHY_CHNL_CORE_PHY_LP_STATE_MC2PHY_MISC), 
            .PHY_CHNL_CORE_PHYUPD_REQ_MC2PHY_MISC(PHY_CHNL_CORE_PHYUPD_REQ_MC2PHY_MISC), 
            .PHY_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN(PHY_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN), 
            .PHY_CHNL_CORE_PHY2DLL_DQSC_LD(PHY_CHNL_CORE_PHY2DLL_DQSC_LD), 
            .PHY_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN(PHY_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN), 
            .PHY_CHNL_CORE_PHY2DLL_DQST_LD(PHY_CHNL_CORE_PHY2DLL_DQST_LD), 
            .PHY_CHNL_CORE_PHY2DLL_MC_FDLY(PHY_CHNL_CORE_PHY2DLL_MC_FDLY), 
            .PHY_CHNL_CORE_PHY2IOB_AW_AER_TSTATE(PHY_CHNL_CORE_PHY2IOB_AW_AER_TSTATE), 
            .PHY_CHNL_CORE_PHY2IOB_AW_CK_TSTATE(PHY_CHNL_CORE_PHY2IOB_AW_CK_TSTATE), 
            .PHY_CHNL_CORE_PHY2IOB_AW_DCC_SEL(PHY_CHNL_CORE_PHY2IOB_AW_DCC_SEL), 
            .PHY_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN(PHY_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN), 
            .PHY_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N(PHY_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N), 
            .PHY_CHNL_CORE_PHY2IOB_AW_LPBK_EN(PHY_CHNL_CORE_PHY2IOB_AW_LPBK_EN), 
            .PHY_CHNL_CORE_PHY2IOB_AW_MC_FDLY(PHY_CHNL_CORE_PHY2IOB_AW_MC_FDLY), 
            .PHY_CHNL_CORE_PHY2IOB_AW_RST_N(PHY_CHNL_CORE_PHY2IOB_AW_RST_N), 
            .PHY_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS(PHY_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN(PHY_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN), 
            .PHY_CHNL_CORE_PHY2IOB_AW_RX_LATENIN(PHY_CHNL_CORE_PHY2IOB_AW_RX_LATENIN), 
            .PHY_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN(PHY_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN), 
            .PHY_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL(PHY_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL), 
            .PHY_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB(PHY_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB), 
            .PHY_CHNL_CORE_PHY2IOB_AW_TSTATE(PHY_CHNL_CORE_PHY2IOB_AW_TSTATE), 
            .PHY_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN(PHY_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN), 
            .PHY_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN(PHY_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN), 
            .PHY_CHNL_CORE_PHY2IOB_AW_TX_LATENIN(PHY_CHNL_CORE_PHY2IOB_AW_TX_LATENIN), 
            .PHY_CHNL_CORE_PHY2IOB_C_BUFFER_DIS(PHY_CHNL_CORE_PHY2IOB_C_BUFFER_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_C(PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_C), 
            .PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_T(PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_T), 
            .PHY_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN(PHY_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN), 
            .PHY_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N(PHY_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N), 
            .PHY_CHNL_CORE_PHY2IOB_DW_LPBK_EN(PHY_CHNL_CORE_PHY2IOB_DW_LPBK_EN), 
            .PHY_CHNL_CORE_PHY2IOB_DW_RST_N(PHY_CHNL_CORE_PHY2IOB_DW_RST_N), 
            .PHY_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS(PHY_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN(PHY_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN), 
            .PHY_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS(PHY_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_DW_RX_LATENIN(PHY_CHNL_CORE_PHY2IOB_DW_RX_LATENIN), 
            .PHY_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN(PHY_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN), 
            .PHY_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS(PHY_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL(PHY_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL), 
            .PHY_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB(PHY_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB), 
            .PHY_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS(PHY_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN(PHY_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN), 
            .PHY_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN(PHY_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN), 
            .PHY_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS(PHY_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_DW_TX_LATENIN(PHY_CHNL_CORE_PHY2IOB_DW_TX_LATENIN), 
            .PHY_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS(PHY_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_R_BUFFER_DIS(PHY_CHNL_CORE_PHY2IOB_R_BUFFER_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN(PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN), 
            .PHY_CHNL_CORE_PHY2IOB_RX_AER_DIS(PHY_CHNL_CORE_PHY2IOB_RX_AER_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_RX_CK_DIS(PHY_CHNL_CORE_PHY2IOB_RX_CK_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_RX_WDQS_DIS(PHY_CHNL_CORE_PHY2IOB_RX_WDQS_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_C(PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_C), 
            .PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_T(PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_T), 
            .PHY_CHNL_CORE_PHY2IOB_SPARE(PHY_CHNL_CORE_PHY2IOB_SPARE), .PHY_CHNL_CORE_PHY2IOB_TSTATE_C(PHY_CHNL_CORE_PHY2IOB_TSTATE_C), 
            .PHY_CHNL_CORE_PHY2IOB_TSTATE_T(PHY_CHNL_CORE_PHY2IOB_TSTATE_T), 
            .PHY_CHNL_CORE_PHY2IOB_TX_AER(PHY_CHNL_CORE_PHY2IOB_TX_AER), .PHY_CHNL_CORE_PHY2IOB_TX_AER_DIS(PHY_CHNL_CORE_PHY2IOB_TX_AER_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_TX_C(PHY_CHNL_CORE_PHY2IOB_TX_C), .PHY_CHNL_CORE_PHY2IOB_TX_CK_DIS(PHY_CHNL_CORE_PHY2IOB_TX_CK_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_TX_CKC(PHY_CHNL_CORE_PHY2IOB_TX_CKC), .PHY_CHNL_CORE_PHY2IOB_TX_CKE(PHY_CHNL_CORE_PHY2IOB_TX_CKE), 
            .PHY_CHNL_CORE_PHY2IOB_TX_CKT(PHY_CHNL_CORE_PHY2IOB_TX_CKT), .PHY_CHNL_CORE_PHY2IOB_TX_DATA_T(PHY_CHNL_CORE_PHY2IOB_TX_DATA_T), 
            .PHY_CHNL_CORE_PHY2IOB_TX_DBI(PHY_CHNL_CORE_PHY2IOB_TX_DBI), .PHY_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE(PHY_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE), 
            .PHY_CHNL_CORE_PHY2IOB_TX_DERR(PHY_CHNL_CORE_PHY2IOB_TX_DERR), 
            .PHY_CHNL_CORE_PHY2IOB_TX_DERR_TSTATE(PHY_CHNL_CORE_PHY2IOB_TX_DERR_TSTATE), 
            .PHY_CHNL_CORE_PHY2IOB_TX_DM(PHY_CHNL_CORE_PHY2IOB_TX_DM), .PHY_CHNL_CORE_PHY2IOB_TX_DM_TSTATE(PHY_CHNL_CORE_PHY2IOB_TX_DM_TSTATE), 
            .PHY_CHNL_CORE_PHY2IOB_TX_DQ(PHY_CHNL_CORE_PHY2IOB_TX_DQ), .PHY_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE(PHY_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE), 
            .PHY_CHNL_CORE_PHY2IOB_TX_DQS(PHY_CHNL_CORE_PHY2IOB_TX_DQS), .PHY_CHNL_CORE_PHY2IOB_TX_DQSC(PHY_CHNL_CORE_PHY2IOB_TX_DQSC), 
            .PHY_CHNL_CORE_PHY2IOB_TX_PAR(PHY_CHNL_CORE_PHY2IOB_TX_PAR), .PHY_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE(PHY_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE), 
            .PHY_CHNL_CORE_PHY2IOB_TX_R(PHY_CHNL_CORE_PHY2IOB_TX_R), .PHY_CHNL_CORE_PHY2IOB_TX_RCX(PHY_CHNL_CORE_PHY2IOB_TX_RCX), 
            .PHY_CHNL_CORE_PHY2IOB_TX_RD(PHY_CHNL_CORE_PHY2IOB_TX_RD), .PHY_CHNL_CORE_PHY2IOB_TX_RD_TSTATE(PHY_CHNL_CORE_PHY2IOB_TX_RD_TSTATE), 
            .PHY_CHNL_CORE_PHY2IOB_TX_WDQS_DIS(PHY_CHNL_CORE_PHY2IOB_TX_WDQS_DIS), 
            .PHY_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE(PHY_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE), 
            .PHY_CHNL_CORE_PHY2PLL_PSCLK(PHY_CHNL_CORE_PHY2PLL_PSCLK), .PHY_CHNL_CORE_PHY2PLL_PSINCDEC(PHY_CHNL_CORE_PHY2PLL_PSINCDEC), 
            .PHY_CHNL_CORE_PHY2RDQS_TX_BYP_EN(PHY_CHNL_CORE_PHY2RDQS_TX_BYP_EN), 
            .PHY_CHNL_CORE_PHY2RDQSC_DW_LATENIN(PHY_CHNL_CORE_PHY2RDQSC_DW_LATENIN), 
            .PHY_CHNL_CORE_PHY2RDQSC_LPBK_EN(PHY_CHNL_CORE_PHY2RDQSC_LPBK_EN), 
            .PHY_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS(PHY_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS), 
            .PHY_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS(PHY_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS), 
            .PHY_CHNL_CORE_PHY2RDQST_DW_LATENIN(PHY_CHNL_CORE_PHY2RDQST_DW_LATENIN), 
            .PHY_CHNL_CORE_PHY2RDQST_LPBK_EN(PHY_CHNL_CORE_PHY2RDQST_LPBK_EN), 
            .PHY_CHNL_CORE_PHY2RDQST_RX_BUF_DIS(PHY_CHNL_CORE_PHY2RDQST_RX_BUF_DIS), 
            .PHY_CHNL_CORE_PHY2RDQST_TX_BUF_DIS(PHY_CHNL_CORE_PHY2RDQST_TX_BUF_DIS), 
            .PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_REQ(PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_REQ), 
            .PHY_CHNL_CORE_TAP_INST_TYPE(PHY_CHNL_CORE_TAP_INST_TYPE), .PHY_CHNL_CORE_TEMP_MC2PHY_MISC(PHY_CHNL_CORE_TEMP_MC2PHY_MISC), 
            .PHY_CHNL_CORE_TRAINING_COMPLETE_MC2PHY_MISC(PHY_CHNL_CORE_TRAINING_COMPLETE_MC2PHY_MISC), 
            .PHY_CHNL_CORE_CHNL_EN(PHY_CHNL_CORE_CHNL_EN), 
            .CH0_PHY_CHNL_CORE_DFI_CLK_NOC2PHY_BLI(CH0_PHY_CHNL_CORE_DFI_CLK_NOC2PHY_BLI), 
            .CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI(CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI), 
            .PHY_CHNL_CORE_DFI_CLK_OUT(PHY_CHNL_CORE_DFI_CLK_OUT), 
            .PHY_CHNL_CORE_PHY2MSCLK_AW_DIS(PHY_CHNL_CORE_PHY2MSCLK_AW_DIS),
            .IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC_MISC(IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC_MISC), 
            .IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC_MISC(IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC_MISC), 
            .IF_MC2PHY_BLI_DIRECT_0_PHY2NOC_MISC(IF_MC2PHY_BLI_DIRECT_0_PHY2NOC_MISC), 
            .IF_MC2PHY_BLI_DIRECT_1_PHY2NOC_MISC(IF_MC2PHY_BLI_DIRECT_1_PHY2NOC_MISC), 
            .PHY_CHNL_CORE_PHY2MSCLK_DW_DIS(PHY_CHNL_CORE_PHY2MSCLK_DW_DIS)
            );
    HBM_MC #(.HBMMC_AP_HINT_MODE                             (HBMMC_AP_HINT_MODE),
             .HBMMC_CATTRIP                                  (HBMMC_CATTRIP),
             .HBMMC_CMD_PAR                                  (HBMMC_CMD_PAR),
             .HBMMC_CONFIG                                   (HBMMC_CONFIG),
             .HBMMC_DATA_ERROR_MODE                          (HBMMC_DATA_ERROR_MODE),
             .HBMMC_DA28_LOCKOUT                             (HBMMC_DA28_LOCKOUT),
             .HBMMC_DQ_RD_PAR                                (HBMMC_DQ_RD_PAR),
             .HBMMC_DQ_WR_PAR                                (HBMMC_DQ_WR_PAR),
             .HBMMC_DW_LOOPBACK                              (HBMMC_DW_LOOPBACK),
             .HBMMC_DW_MISR                                  (HBMMC_DW_MISR),
             .HBMMC_DW_RD_MUX                                (HBMMC_DW_RD_MUX),
             .HBMMC_ECC                                      (HBMMC_ECC),
             .HBMMC_ENTER_SELFREFRESH                        (HBMMC_ENTER_SELFREFRESH),
             .HBMMC_IDLE_TIMEOUT                             (HBMMC_IDLE_TIMEOUT),
             .HBMMC_IDLE_TIMEOUT_EN                          (HBMMC_IDLE_TIMEOUT_EN),
             .HBMMC_INIT_START                               (HBMMC_INIT_START),
             .HBMMC_INT_VREF                                 (HBMMC_INT_VREF),
             .HBMMC_MAX_PG_IDLE                              (HBMMC_MAX_PG_IDLE),
             .HBMMC_MAX_SKIP_CNT                             (HBMMC_MAX_SKIP_CNT),
             .HBMMC_MC_DBG_HALT                              (HBMMC_MC_DBG_HALT),
             .HBMMC_MC_PM_CAPTURE_TIME                       (HBMMC_MC_PM_CAPTURE_TIME),
             .HBMMC_MC_PM_EN                                 (HBMMC_MC_PM_EN),
             .HBMMC_NA0_BANKADDR_MAP_0                       (HBMMC_NA0_BANKADDR_MAP_0),
             .HBMMC_NA0_COLADDR_MAP_0                        (HBMMC_NA0_COLADDR_MAP_0),
             .HBMMC_NA0_COLADDR_MAP_1                        (HBMMC_NA0_COLADDR_MAP_1),
             .HBMMC_NA0_COLADDR_MAP_2                        (HBMMC_NA0_COLADDR_MAP_2),
             .HBMMC_NA0_EXMON_CLR_EXE_CFG_DYN_MCP3           (HBMMC_NA0_EXMON_CLR_EXE_CFG_DYN_MCP3),
             .HBMMC_NA0_JEDEC_DEVICE_CODE                    (HBMMC_NA0_JEDEC_DEVICE_CODE),
             .HBMMC_NA0_NA_DEST_ID                           (HBMMC_NA0_NA_DEST_ID),
             .HBMMC_NA0_NA_ERR_INJ                           (HBMMC_NA0_NA_ERR_INJ),
             .HBMMC_NA0_NA_NSU_FORCE_ECC_FLIT_ERR            (HBMMC_NA0_NA_NSU_FORCE_ECC_FLIT_ERR),
             .HBMMC_NA0_NA_PM_FILTR_EN_P0                    (HBMMC_NA0_NA_PM_FILTR_EN_P0),
             .HBMMC_NA0_NA_PM_FILTR_EN_P1                    (HBMMC_NA0_NA_PM_FILTR_EN_P1),
             .HBMMC_NA0_NA_PM_FILTR_P0                       (HBMMC_NA0_NA_PM_FILTR_P0),
             .HBMMC_NA0_NA_PM_FILTR_P1                       (HBMMC_NA0_NA_PM_FILTR_P1),
             .HBMMC_NA0_NA_PM_SMID_FILTR_P0                  (HBMMC_NA0_NA_PM_SMID_FILTR_P0),
             .HBMMC_NA0_NA_PM_SMID_FILTR_P1                  (HBMMC_NA0_NA_PM_SMID_FILTR_P1),
             .HBMMC_NA0_NA_VC_MAP                            (HBMMC_NA0_NA_VC_MAP),
   //          .HBMMC_NA0_PORT_INTERLEAVE                      (HBMMC_NA0_PORT_INTERLEAVE),
             .HBMMC_NA0_PORT_CONTROL                         (HBMMC_NA0_PORT_CONTROL),
             .HBMMC_NA0_RD_CMD_MODE_CFG_MCP                  (HBMMC_NA0_RD_CMD_MODE_CFG_MCP),
             .HBMMC_NA0_ROWADDR_MAP_0                        (HBMMC_NA0_ROWADDR_MAP_0),
             .HBMMC_NA0_ROWADDR_MAP_1                        (HBMMC_NA0_ROWADDR_MAP_1),
             .HBMMC_NA0_ROWADDR_MAP_2                        (HBMMC_NA0_ROWADDR_MAP_2),
             .HBMMC_NA0_ROWADDR_MAP_3                        (HBMMC_NA0_ROWADDR_MAP_3),
             .HBMMC_NA0_SCRUB_END_ADDRESS                    (HBMMC_NA0_SCRUB_END_ADDRESS),
             .HBMMC_NA0_SCRUB_FREQUENCY                      (HBMMC_NA0_SCRUB_FREQUENCY),
             .HBMMC_NA0_SCRUB_INIT_EN                        (HBMMC_NA0_SCRUB_INIT_EN),
             .HBMMC_NA0_SCRUB_START_ADDRESS                  (HBMMC_NA0_SCRUB_START_ADDRESS),
             .HBMMC_NA0_TGC_CONFIG                           (HBMMC_NA0_TGC_CONFIG),
             .HBMMC_NA0_WRCMD_PIPELINE_TIMEOUT_ENABLE_CFG_MCP(HBMMC_NA0_WRCMD_PIPELINE_TIMEOUT_ENABLE_CFG_MCP),
             .HBMMC_NA0_WRCMD_PIPELINE_TIMEOUT_VALUE_CFG_MCP (HBMMC_NA0_WRCMD_PIPELINE_TIMEOUT_VALUE_CFG_MCP),
             .HBMMC_NA0_XMPU_CONFIG0_CFG_DYN_MCP3            (HBMMC_NA0_XMPU_CONFIG0_CFG_DYN_MCP3),
             .HBMMC_NA0_XMPU_CONFIG1_CFG_DYN_MCP3            (HBMMC_NA0_XMPU_CONFIG1_CFG_DYN_MCP3),
             .HBMMC_NA0_XMPU_CTRL_CFG_DYN_MCP3               (HBMMC_NA0_XMPU_CTRL_CFG_DYN_MCP3),
             .HBMMC_NA0_XMPU_END_HI0_CFG_DYN_MCP3            (HBMMC_NA0_XMPU_END_HI0_CFG_DYN_MCP3),
             .HBMMC_NA0_XMPU_END_HI1_CFG_DYN_MCP3            (HBMMC_NA0_XMPU_END_HI1_CFG_DYN_MCP3),
             .HBMMC_NA0_XMPU_END_LO0_CFG_DYN_MCP3            (HBMMC_NA0_XMPU_END_LO0_CFG_DYN_MCP3),
             .HBMMC_NA0_XMPU_END_LO1_CFG_DYN_MCP3            (HBMMC_NA0_XMPU_END_LO1_CFG_DYN_MCP3),
             .HBMMC_NA0_XMPU_MASTER0_CFG_DYN_MCP3            (HBMMC_NA0_XMPU_MASTER0_CFG_DYN_MCP3),
             .HBMMC_NA0_XMPU_MASTER1_CFG_DYN_MCP3            (HBMMC_NA0_XMPU_MASTER1_CFG_DYN_MCP3),
             .HBMMC_NA0_XMPU_START_HI0_CFG_DYN_MCP3          (HBMMC_NA0_XMPU_START_HI0_CFG_DYN_MCP3),
             .HBMMC_NA0_XMPU_START_HI1_CFG_DYN_MCP3          (HBMMC_NA0_XMPU_START_HI1_CFG_DYN_MCP3),
             .HBMMC_NA0_XMPU_START_LO0_CFG_DYN_MCP3          (HBMMC_NA0_XMPU_START_LO0_CFG_DYN_MCP3),
             .HBMMC_NA0_XMPU_START_LO1_CFG_DYN_MCP3          (HBMMC_NA0_XMPU_START_LO1_CFG_DYN_MCP3),
             .HBMMC_NA1_BANKADDR_MAP_0                       (HBMMC_NA1_BANKADDR_MAP_0),
             .HBMMC_NA1_COLADDR_MAP_0                        (HBMMC_NA1_COLADDR_MAP_0),
             .HBMMC_NA1_COLADDR_MAP_1                        (HBMMC_NA1_COLADDR_MAP_1),
             .HBMMC_NA1_COLADDR_MAP_2                        (HBMMC_NA1_COLADDR_MAP_2),
             .HBMMC_NA1_EXMON_CLR_EXE_CFG_DYN_MCP3           (HBMMC_NA1_EXMON_CLR_EXE_CFG_DYN_MCP3),
             .HBMMC_NA1_JEDEC_DEVICE_CODE                    (HBMMC_NA1_JEDEC_DEVICE_CODE),
             .HBMMC_NA1_NA_DEST_ID                           (HBMMC_NA1_NA_DEST_ID),
             .HBMMC_NA1_NA_ERR_INJ                           (HBMMC_NA1_NA_ERR_INJ),
             .HBMMC_NA1_NA_NSU_FORCE_ECC_FLIT_ERR            (HBMMC_NA1_NA_NSU_FORCE_ECC_FLIT_ERR),
             .HBMMC_NA1_NA_PM_FILTR_EN_P0                    (HBMMC_NA1_NA_PM_FILTR_EN_P0),
             .HBMMC_NA1_NA_PM_FILTR_EN_P1                    (HBMMC_NA1_NA_PM_FILTR_EN_P1),
             .HBMMC_NA1_NA_PM_FILTR_P0                       (HBMMC_NA1_NA_PM_FILTR_P0),
             .HBMMC_NA1_NA_PM_FILTR_P1                       (HBMMC_NA1_NA_PM_FILTR_P1),
             .HBMMC_NA1_NA_PM_SMID_FILTR_P0                  (HBMMC_NA1_NA_PM_SMID_FILTR_P0),
             .HBMMC_NA1_NA_PM_SMID_FILTR_P1                  (HBMMC_NA1_NA_PM_SMID_FILTR_P1),
             .HBMMC_NA1_NA_VC_MAP                            (HBMMC_NA1_NA_VC_MAP),
       //      .HBMMC_NA1_PORT_INTERLEAVE                      (HBMMC_NA1_PORT_INTERLEAVE),
             .HBMMC_NA1_PORT_CONTROL                         (HBMMC_NA1_PORT_CONTROL),
             .HBMMC_NA1_RD_CMD_MODE_CFG_MCP                  (HBMMC_NA1_RD_CMD_MODE_CFG_MCP),
             .HBMMC_NA1_ROWADDR_MAP_0                        (HBMMC_NA1_ROWADDR_MAP_0),
             .HBMMC_NA1_ROWADDR_MAP_1                        (HBMMC_NA1_ROWADDR_MAP_1),
             .HBMMC_NA1_ROWADDR_MAP_2                        (HBMMC_NA1_ROWADDR_MAP_2),
             .HBMMC_NA1_ROWADDR_MAP_3                        (HBMMC_NA1_ROWADDR_MAP_3),
             .HBMMC_NA1_SCRUB_END_ADDRESS                    (HBMMC_NA1_SCRUB_END_ADDRESS),
             .HBMMC_NA1_SCRUB_FREQUENCY                      (HBMMC_NA1_SCRUB_FREQUENCY),
             .HBMMC_NA1_SCRUB_INIT_EN                        (HBMMC_NA1_SCRUB_INIT_EN),
             .HBMMC_NA1_SCRUB_START_ADDRESS                  (HBMMC_NA1_SCRUB_START_ADDRESS),
             .HBMMC_NA1_TGC_CONFIG                           (HBMMC_NA1_TGC_CONFIG),
             .HBMMC_NA1_WRCMD_PIPELINE_TIMEOUT_ENABLE_CFG_MCP(HBMMC_NA1_WRCMD_PIPELINE_TIMEOUT_ENABLE_CFG_MCP),
             .HBMMC_NA1_WRCMD_PIPELINE_TIMEOUT_VALUE_CFG_MCP (HBMMC_NA1_WRCMD_PIPELINE_TIMEOUT_VALUE_CFG_MCP),
             .HBMMC_NA1_XMPU_CONFIG0_CFG_DYN_MCP3            (HBMMC_NA1_XMPU_CONFIG0_CFG_DYN_MCP3),
             .HBMMC_NA1_XMPU_CONFIG1_CFG_DYN_MCP3            (HBMMC_NA1_XMPU_CONFIG1_CFG_DYN_MCP3),
             .HBMMC_NA1_XMPU_CTRL_CFG_DYN_MCP3               (HBMMC_NA1_XMPU_CTRL_CFG_DYN_MCP3),
             .HBMMC_NA1_XMPU_END_HI0_CFG_DYN_MCP3            (HBMMC_NA1_XMPU_END_HI0_CFG_DYN_MCP3),
             .HBMMC_NA1_XMPU_END_HI1_CFG_DYN_MCP3            (HBMMC_NA1_XMPU_END_HI1_CFG_DYN_MCP3),
             .HBMMC_NA1_XMPU_END_LO0_CFG_DYN_MCP3            (HBMMC_NA1_XMPU_END_LO0_CFG_DYN_MCP3),
             .HBMMC_NA1_XMPU_END_LO1_CFG_DYN_MCP3            (HBMMC_NA1_XMPU_END_LO1_CFG_DYN_MCP3),
             .HBMMC_NA1_XMPU_MASTER0_CFG_DYN_MCP3            (HBMMC_NA1_XMPU_MASTER0_CFG_DYN_MCP3),
             .HBMMC_NA1_XMPU_MASTER1_CFG_DYN_MCP3            (HBMMC_NA1_XMPU_MASTER1_CFG_DYN_MCP3),
             .HBMMC_NA1_XMPU_START_HI0_CFG_DYN_MCP3          (HBMMC_NA1_XMPU_START_HI0_CFG_DYN_MCP3),
             .HBMMC_NA1_XMPU_START_HI1_CFG_DYN_MCP3          (HBMMC_NA1_XMPU_START_HI1_CFG_DYN_MCP3),
             .HBMMC_NA1_XMPU_START_LO0_CFG_DYN_MCP3          (HBMMC_NA1_XMPU_START_LO0_CFG_DYN_MCP3),
             .HBMMC_NA1_XMPU_START_LO1_CFG_DYN_MCP3          (HBMMC_NA1_XMPU_START_LO1_CFG_DYN_MCP3),
             .HBMMC_NDS                                      (HBMMC_NDS),
             .HBMMC_PL                                       (HBMMC_PL),
             .HBMMC_RCD_RD                                   (HBMMC_RCD_RD),
             .HBMMC_RCD_WR                                   (HBMMC_RCD_WR),
             .HBMMC_RD_DBI                                   (HBMMC_RD_DBI),
             .HBMMC_REFRESH_MODE                             (HBMMC_REFRESH_MODE),
             .HBMMC_SCAN_VIA_BLI                             (HBMMC_SCAN_VIA_BLI),
             .HBMMC_TCCD_L                                   (HBMMC_TCCD_L),
             .HBMMC_TCCD_S                                   (HBMMC_TCCD_S),
             .HBMMC_TCCDR                                    (HBMMC_TCCDR),
             .HBMMC_TCKESR                                   (HBMMC_TCKESR),
             .HBMMC_TCSR                                     (HBMMC_TCSR),
             .HBMMC_TEST_MODE                                (HBMMC_TEST_MODE),
             .HBMMC_TFAW_L                                   (HBMMC_TFAW_L),
             .HBMMC_TFAW_S                                   (HBMMC_TFAW_S),
             .HBMMC_TINIT5                                   (HBMMC_TINIT5),
             .HBMMC_TMOD                                     (HBMMC_TMOD),
             .HBMMC_TMRD                                     (HBMMC_TMRD),
             .HBMMC_TRAS                                     (HBMMC_TRAS),
             .HBMMC_TRC                                      (HBMMC_TRC),
             .HBMMC_TREFI                                    (HBMMC_TREFI),
             .HBMMC_TRFC                                     (HBMMC_TRFC),
             .HBMMC_TRFCSB                                   (HBMMC_TRFCSB),
             .HBMMC_TRL                                      (HBMMC_TRL),
             .HBMMC_TRP                                      (HBMMC_TRP),
             .HBMMC_TRR                                      (HBMMC_TRR),
             .HBMMC_TRRD_L                                   (HBMMC_TRRD_L),
             .HBMMC_TRRD_S                                   (HBMMC_TRRD_S),
             .HBMMC_TRREFD                                   (HBMMC_TRREFD),
             .HBMMC_TRTP                                     (HBMMC_TRTP),
             .HBMMC_TRTW                                     (HBMMC_TRTW),
             .HBMMC_TWL                                      (HBMMC_TWL),
             .HBMMC_TWTR_L                                   (HBMMC_TWTR_L),
             .HBMMC_TWTR_S                                   (HBMMC_TWTR_S),
             .HBMMC_TXP_XS                                   (HBMMC_TXP_XS),
             .HBMMC_WR                                       (HBMMC_WR),
             .HBMMC_WR_DBI                                   (HBMMC_WR_DBI),
             .HBMMC_WTP                                      (HBMMC_WTP),
             .SIM_MODEL_TYPE                                 (SIM_MODEL_TYPE),
             .STACK0_CH1_0_PAGE_HIT         (STACK0_CH1_0_PAGE_HIT  ), 
             .STACK0_CH1_0_PHY_ACTIVE       (STACK0_CH1_0_PHY_ACTIVE), 
             .STACK0_CH1_0_READ_RATE        (STACK0_CH1_0_READ_RATE ), 
             .STACK0_CH1_0_WRITE_RATE       (STACK0_CH1_0_WRITE_RATE), 
             .STACK0_CH1_1_PAGE_HIT         (STACK0_CH1_1_PAGE_HIT  ), 
             .STACK0_CH1_1_PHY_ACTIVE       (STACK0_CH1_1_PHY_ACTIVE), 
             .STACK0_CH1_1_READ_RATE        (STACK0_CH1_1_READ_RATE ), 
             .STACK0_CH1_1_WRITE_RATE       (STACK0_CH1_1_WRITE_RATE), 
             .STACK0_CH1_DATA_RATE          (STACK0_CH1_DATA_RATE   ), 
             .STACK0_CH2_0_PAGE_HIT         (STACK0_CH2_0_PAGE_HIT  ), 
             .STACK0_CH2_0_PHY_ACTIVE       (STACK0_CH2_0_PHY_ACTIVE), 
             .STACK0_CH2_0_READ_RATE        (STACK0_CH2_0_READ_RATE ), 
             .STACK0_CH2_0_WRITE_RATE       (STACK0_CH2_0_WRITE_RATE), 
             .STACK0_CH2_1_PAGE_HIT         (STACK0_CH2_1_PAGE_HIT  ), 
             .STACK0_CH2_1_PHY_ACTIVE       (STACK0_CH2_1_PHY_ACTIVE), 
             .STACK0_CH2_1_READ_RATE        (STACK0_CH2_1_READ_RATE ), 
             .STACK0_CH2_1_WRITE_RATE       (STACK0_CH2_1_WRITE_RATE), 
             .STACK0_CH2_DATA_RATE          (STACK0_CH2_DATA_RATE   ), 
             .STACK0_CH3_0_PAGE_HIT         (STACK0_CH3_0_PAGE_HIT  ), 
             .STACK0_CH3_0_PHY_ACTIVE       (STACK0_CH3_0_PHY_ACTIVE), 
             .STACK0_CH3_0_READ_RATE        (STACK0_CH3_0_READ_RATE ), 
             .STACK0_CH3_0_WRITE_RATE       (STACK0_CH3_0_WRITE_RATE), 
             .STACK0_CH3_1_PAGE_HIT         (STACK0_CH3_1_PAGE_HIT  ), 
             .STACK0_CH3_1_PHY_ACTIVE       (STACK0_CH3_1_PHY_ACTIVE), 
             .STACK0_CH3_1_READ_RATE        (STACK0_CH3_1_READ_RATE ), 
             .STACK0_CH3_1_WRITE_RATE       (STACK0_CH3_1_WRITE_RATE), 
             .STACK0_CH3_DATA_RATE          (STACK0_CH3_DATA_RATE   ), 
             .STACK0_CH4_0_PAGE_HIT         (STACK0_CH4_0_PAGE_HIT  ), 
             .STACK0_CH4_0_PHY_ACTIVE       (STACK0_CH4_0_PHY_ACTIVE), 
             .STACK0_CH4_0_READ_RATE        (STACK0_CH4_0_READ_RATE ), 
             .STACK0_CH4_0_WRITE_RATE       (STACK0_CH4_0_WRITE_RATE), 
             .STACK0_CH4_1_PAGE_HIT         (STACK0_CH4_1_PAGE_HIT  ), 
             .STACK0_CH4_1_PHY_ACTIVE       (STACK0_CH4_1_PHY_ACTIVE), 
             .STACK0_CH4_1_READ_RATE        (STACK0_CH4_1_READ_RATE ), 
             .STACK0_CH4_1_WRITE_RATE       (STACK0_CH4_1_WRITE_RATE), 
             .STACK0_CH4_DATA_RATE          (STACK0_CH4_DATA_RATE   ), 
             .STACK0_CH5_0_PAGE_HIT         (STACK0_CH5_0_PAGE_HIT  ), 
             .STACK0_CH5_0_PHY_ACTIVE       (STACK0_CH5_0_PHY_ACTIVE), 
             .STACK0_CH5_0_READ_RATE        (STACK0_CH5_0_READ_RATE ), 
             .STACK0_CH5_0_WRITE_RATE       (STACK0_CH5_0_WRITE_RATE), 
             .STACK0_CH5_1_PAGE_HIT         (STACK0_CH5_1_PAGE_HIT  ), 
             .STACK0_CH5_1_PHY_ACTIVE       (STACK0_CH5_1_PHY_ACTIVE), 
             .STACK0_CH5_1_READ_RATE        (STACK0_CH5_1_READ_RATE ), 
             .STACK0_CH5_1_WRITE_RATE       (STACK0_CH5_1_WRITE_RATE), 
             .STACK0_CH5_DATA_RATE          (STACK0_CH5_DATA_RATE   ), 
             .STACK0_CH6_0_PAGE_HIT         (STACK0_CH6_0_PAGE_HIT  ), 
             .STACK0_CH6_0_PHY_ACTIVE       (STACK0_CH6_0_PHY_ACTIVE), 
             .STACK0_CH6_0_READ_RATE        (STACK0_CH6_0_READ_RATE ), 
             .STACK0_CH6_0_WRITE_RATE       (STACK0_CH6_0_WRITE_RATE), 
             .STACK0_CH6_1_PAGE_HIT         (STACK0_CH6_1_PAGE_HIT  ), 
             .STACK0_CH6_1_PHY_ACTIVE       (STACK0_CH6_1_PHY_ACTIVE), 
             .STACK0_CH6_1_READ_RATE        (STACK0_CH6_1_READ_RATE ), 
             .STACK0_CH6_1_WRITE_RATE       (STACK0_CH6_1_WRITE_RATE), 
             .STACK0_CH6_DATA_RATE          (STACK0_CH6_DATA_RATE   ), 
             .STACK0_CH7_0_PAGE_HIT         (STACK0_CH7_0_PAGE_HIT  ), 
             .STACK0_CH7_0_PHY_ACTIVE       (STACK0_CH7_0_PHY_ACTIVE), 
             .STACK0_CH7_0_READ_RATE        (STACK0_CH7_0_READ_RATE ), 
             .STACK0_CH7_0_WRITE_RATE       (STACK0_CH7_0_WRITE_RATE), 
             .STACK0_CH7_1_PAGE_HIT         (STACK0_CH7_1_PAGE_HIT  ), 
             .STACK0_CH7_1_PHY_ACTIVE       (STACK0_CH7_1_PHY_ACTIVE), 
             .STACK0_CH7_1_READ_RATE        (STACK0_CH7_1_READ_RATE ), 
             .STACK0_CH7_1_WRITE_RATE       (STACK0_CH7_1_WRITE_RATE), 
             .STACK0_CH7_DATA_RATE          (STACK0_CH7_DATA_RATE   ), 
             .STACK0_CH8_0_PAGE_HIT         (STACK0_CH8_0_PAGE_HIT  ), 
             .STACK0_CH8_0_PHY_ACTIVE       (STACK0_CH8_0_PHY_ACTIVE), 
             .STACK0_CH8_0_READ_RATE        (STACK0_CH8_0_READ_RATE ), 
             .STACK0_CH8_0_WRITE_RATE       (STACK0_CH8_0_WRITE_RATE), 
             .STACK0_CH8_1_PAGE_HIT         (STACK0_CH8_1_PAGE_HIT  ), 
             .STACK0_CH8_1_PHY_ACTIVE       (STACK0_CH8_1_PHY_ACTIVE), 
             .STACK0_CH8_1_READ_RATE        (STACK0_CH8_1_READ_RATE ), 
             .STACK0_CH8_1_WRITE_RATE       (STACK0_CH8_1_WRITE_RATE), 
             .STACK0_CH8_DATA_RATE          (STACK0_CH8_DATA_RATE   ), 
             .STACK1_CH1_0_PAGE_HIT         (STACK1_CH1_0_PAGE_HIT  ), 
             .STACK1_CH1_0_PHY_ACTIVE       (STACK1_CH1_0_PHY_ACTIVE), 
             .STACK1_CH1_0_READ_RATE        (STACK1_CH1_0_READ_RATE ), 
             .STACK1_CH1_0_WRITE_RATE       (STACK1_CH1_0_WRITE_RATE), 
             .STACK1_CH1_1_PAGE_HIT         (STACK1_CH1_1_PAGE_HIT  ), 
             .STACK1_CH1_1_PHY_ACTIVE       (STACK1_CH1_1_PHY_ACTIVE), 
             .STACK1_CH1_1_READ_RATE        (STACK1_CH1_1_READ_RATE ), 
             .STACK1_CH1_1_WRITE_RATE       (STACK1_CH1_1_WRITE_RATE), 
             .STACK1_CH1_DATA_RATE          (STACK1_CH1_DATA_RATE   ), 
             .STACK1_CH2_0_PAGE_HIT         (STACK1_CH2_0_PAGE_HIT  ), 
             .STACK1_CH2_0_PHY_ACTIVE       (STACK1_CH2_0_PHY_ACTIVE), 
             .STACK1_CH2_0_READ_RATE        (STACK1_CH2_0_READ_RATE ), 
             .STACK1_CH2_0_WRITE_RATE       (STACK1_CH2_0_WRITE_RATE), 
             .STACK1_CH2_1_PAGE_HIT         (STACK1_CH2_1_PAGE_HIT  ), 
             .STACK1_CH2_1_PHY_ACTIVE       (STACK1_CH2_1_PHY_ACTIVE), 
             .STACK1_CH2_1_READ_RATE        (STACK1_CH2_1_READ_RATE ), 
             .STACK1_CH2_1_WRITE_RATE       (STACK1_CH2_1_WRITE_RATE), 
             .STACK1_CH2_DATA_RATE          (STACK1_CH2_DATA_RATE   ), 
             .STACK1_CH3_0_PAGE_HIT         (STACK1_CH3_0_PAGE_HIT  ), 
             .STACK1_CH3_0_PHY_ACTIVE       (STACK1_CH3_0_PHY_ACTIVE), 
             .STACK1_CH3_0_READ_RATE        (STACK1_CH3_0_READ_RATE ), 
             .STACK1_CH3_0_WRITE_RATE       (STACK1_CH3_0_WRITE_RATE), 
             .STACK1_CH3_1_PAGE_HIT         (STACK1_CH3_1_PAGE_HIT  ), 
             .STACK1_CH3_1_PHY_ACTIVE       (STACK1_CH3_1_PHY_ACTIVE), 
             .STACK1_CH3_1_READ_RATE        (STACK1_CH3_1_READ_RATE ), 
             .STACK1_CH3_1_WRITE_RATE       (STACK1_CH3_1_WRITE_RATE), 
             .STACK1_CH3_DATA_RATE          (STACK1_CH3_DATA_RATE   ), 
             .STACK1_CH4_0_PAGE_HIT         (STACK1_CH4_0_PAGE_HIT  ), 
             .STACK1_CH4_0_PHY_ACTIVE       (STACK1_CH4_0_PHY_ACTIVE), 
             .STACK1_CH4_0_READ_RATE        (STACK1_CH4_0_READ_RATE ), 
             .STACK1_CH4_0_WRITE_RATE       (STACK1_CH4_0_WRITE_RATE), 
             .STACK1_CH4_1_PAGE_HIT         (STACK1_CH4_1_PAGE_HIT  ), 
             .STACK1_CH4_1_PHY_ACTIVE       (STACK1_CH4_1_PHY_ACTIVE), 
             .STACK1_CH4_1_READ_RATE        (STACK1_CH4_1_READ_RATE ), 
             .STACK1_CH4_1_WRITE_RATE       (STACK1_CH4_1_WRITE_RATE), 
             .STACK1_CH4_DATA_RATE          (STACK1_CH4_DATA_RATE   ), 
             .STACK1_CH5_0_PAGE_HIT         (STACK1_CH5_0_PAGE_HIT  ), 
             .STACK1_CH5_0_PHY_ACTIVE       (STACK1_CH5_0_PHY_ACTIVE), 
             .STACK1_CH5_0_READ_RATE        (STACK1_CH5_0_READ_RATE ), 
             .STACK1_CH5_0_WRITE_RATE       (STACK1_CH5_0_WRITE_RATE), 
             .STACK1_CH5_1_PAGE_HIT         (STACK1_CH5_1_PAGE_HIT  ), 
             .STACK1_CH5_1_PHY_ACTIVE       (STACK1_CH5_1_PHY_ACTIVE), 
             .STACK1_CH5_1_READ_RATE        (STACK1_CH5_1_READ_RATE ), 
             .STACK1_CH5_1_WRITE_RATE       (STACK1_CH5_1_WRITE_RATE), 
             .STACK1_CH5_DATA_RATE          (STACK1_CH5_DATA_RATE   ), 
             .STACK1_CH6_0_PAGE_HIT         (STACK1_CH6_0_PAGE_HIT  ), 
             .STACK1_CH6_0_PHY_ACTIVE       (STACK1_CH6_0_PHY_ACTIVE), 
             .STACK1_CH6_0_READ_RATE        (STACK1_CH6_0_READ_RATE ), 
             .STACK1_CH6_0_WRITE_RATE       (STACK1_CH6_0_WRITE_RATE), 
             .STACK1_CH6_1_PAGE_HIT         (STACK1_CH6_1_PAGE_HIT  ), 
             .STACK1_CH6_1_PHY_ACTIVE       (STACK1_CH6_1_PHY_ACTIVE), 
             .STACK1_CH6_1_READ_RATE        (STACK1_CH6_1_READ_RATE ), 
             .STACK1_CH6_1_WRITE_RATE       (STACK1_CH6_1_WRITE_RATE), 
             .STACK1_CH6_DATA_RATE          (STACK1_CH6_DATA_RATE   ), 
             .STACK1_CH7_0_PAGE_HIT         (STACK1_CH7_0_PAGE_HIT  ), 
             .STACK1_CH7_0_PHY_ACTIVE       (STACK1_CH7_0_PHY_ACTIVE), 
             .STACK1_CH7_0_READ_RATE        (STACK1_CH7_0_READ_RATE ), 
             .STACK1_CH7_0_WRITE_RATE       (STACK1_CH7_0_WRITE_RATE), 
             .STACK1_CH7_1_PAGE_HIT         (STACK1_CH7_1_PAGE_HIT  ), 
             .STACK1_CH7_1_PHY_ACTIVE       (STACK1_CH7_1_PHY_ACTIVE), 
             .STACK1_CH7_1_READ_RATE        (STACK1_CH7_1_READ_RATE ), 
             .STACK1_CH7_1_WRITE_RATE       (STACK1_CH7_1_WRITE_RATE), 
             .STACK1_CH7_DATA_RATE          (STACK1_CH7_DATA_RATE   ), 
             .STACK1_CH8_0_PAGE_HIT         (STACK1_CH8_0_PAGE_HIT  ), 
             .STACK1_CH8_0_PHY_ACTIVE       (STACK1_CH8_0_PHY_ACTIVE), 
             .STACK1_CH8_0_READ_RATE        (STACK1_CH8_0_READ_RATE ), 
             .STACK1_CH8_0_WRITE_RATE       (STACK1_CH8_0_WRITE_RATE), 
             .STACK1_CH8_1_PAGE_HIT         (STACK1_CH8_1_PAGE_HIT  ), 
             .STACK1_CH8_1_PHY_ACTIVE       (STACK1_CH8_1_PHY_ACTIVE), 
             .STACK1_CH8_1_READ_RATE        (STACK1_CH8_1_READ_RATE ), 
             .STACK1_CH8_1_WRITE_RATE       (STACK1_CH8_1_WRITE_RATE), 
             .STACK1_CH8_DATA_RATE          (STACK1_CH8_DATA_RATE   ) 
    ) I_hbm_mc (.CH0_HBMMC_DW_DATA_MC_DFI_RD(CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD), 
           .CH0_HBMMC_DW_DBI_MC_DFI_RD(CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD), 
           .CH0_HBMMC_DW_MASK_MC_DFI_RD(CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD), 
           .CH0_HBMMC_DW_PAR_MC_DFI_RD(CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD), 
           .CH0_HBMMC_DW_RDDATA_VALID_MC_DFI_RD(CH0_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD), 
           .CH0_HBMMC_DW_WDATA_DERR_MC_DFI_WR(CH0_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR), 
           .CH0_HBMMC_NOC_CREDIT_RDY_MC_NOC2MC_IN(CH0_HBMMC_NOC_CREDIT_RDY_MC_NOC2MC_IN), 
           .CH0_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT(CH0_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT), 
           .CH0_HBMMC_NOC_CREDIT_RETURN_MC_NOCOUT(CH0_HBMMC_NOC_CREDIT_RETURN_MC_NOCOUT), 
           .CH0_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN(CH0_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN), 
           .CH0_HBMMC_NOC_FLIT_MC_NOC2MC_IN(CH0_HBMMC_NOC_FLIT_MC_NOC2MC_IN), 
           .CH0_HBMMC_NOC_PDEST_ID_MC_NOC2MC_IN(CH0_HBMMC_NOC_PDEST_ID_MC_NOC2MC_IN), 
           .CH0_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN(CH0_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN), 
           .CH0_HBMMC_NOC_VALID_MC_NOC2MC_IN(CH0_HBMMC_NOC_VALID_MC_NOC2MC_IN), 
           .CH1_HBMMC_DW_DATA_MC_DFI_RD(CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD), 
           .CH1_HBMMC_DW_DBI_MC_DFI_RD(CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD), 
           .CH1_HBMMC_DW_MASK_MC_DFI_RD(CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD), 
           .CH1_HBMMC_DW_PAR_MC_DFI_RD(CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD), 
           .CH1_HBMMC_DW_RDDATA_VALID_MC_DFI_RD(CH1_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD), 
           .CH1_HBMMC_DW_WDATA_DERR_MC_DFI_WR(CH1_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR), 
           .CH1_HBMMC_NOC_CREDIT_RDY_MC_NOC2MC_IN(CH1_HBMMC_NOC_CREDIT_RDY_MC_NOC2MC_IN), 
           .CH1_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT(CH1_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT), 
           .CH1_HBMMC_NOC_CREDIT_RETURN_MC_NOCOUT(CH1_HBMMC_NOC_CREDIT_RETURN_MC_NOCOUT), 
           .CH1_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN(CH1_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN), 
           .CH1_HBMMC_NOC_FLIT_MC_NOC2MC_IN(CH1_HBMMC_NOC_FLIT_MC_NOC2MC_IN), 
           .CH1_HBMMC_NOC_PDEST_ID_MC_NOC2MC_IN(CH1_HBMMC_NOC_PDEST_ID_MC_NOC2MC_IN), 
           .CH1_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN(CH1_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN), 
           .CH1_HBMMC_NOC_VALID_MC_NOC2MC_IN(CH1_HBMMC_NOC_VALID_MC_NOC2MC_IN), 
           .CH2_HBMMC_NOC_CREDIT_RDY_MC_NOC2MC_IN(CH2_HBMMC_NOC_CREDIT_RDY_MC_NOC2MC_IN), 
           .CH2_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT(CH2_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT), 
           .CH2_HBMMC_NOC_CREDIT_RETURN_MC_NOCOUT(CH2_HBMMC_NOC_CREDIT_RETURN_MC_NOCOUT), 
           .CH2_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN(CH2_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN), 
           .CH2_HBMMC_NOC_FLIT_MC_NOC2MC_IN(CH2_HBMMC_NOC_FLIT_MC_NOC2MC_IN), 
           .CH2_HBMMC_NOC_PDEST_ID_MC_NOC2MC_IN(CH2_HBMMC_NOC_PDEST_ID_MC_NOC2MC_IN), 
           .CH2_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN(CH2_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN), 
           .CH2_HBMMC_NOC_VALID_MC_NOC2MC_IN(CH2_HBMMC_NOC_VALID_MC_NOC2MC_IN), 
           .CH3_HBMMC_NOC_CREDIT_RDY_MC_NOC2MC_IN(CH3_HBMMC_NOC_CREDIT_RDY_MC_NOC2MC_IN), 
           .CH3_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT(CH3_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT), 
           .CH3_HBMMC_NOC_CREDIT_RETURN_MC_NOCOUT(CH3_HBMMC_NOC_CREDIT_RETURN_MC_NOCOUT), 
           .CH3_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN(CH3_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN), 
           .CH3_HBMMC_NOC_FLIT_MC_NOC2MC_IN(CH3_HBMMC_NOC_FLIT_MC_NOC2MC_IN), 
           .CH3_HBMMC_NOC_PDEST_ID_MC_NOC2MC_IN(CH3_HBMMC_NOC_PDEST_ID_MC_NOC2MC_IN), 
           .CH3_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN(CH3_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN), 
           .CH3_HBMMC_NOC_VALID_MC_NOC2MC_IN(CH3_HBMMC_NOC_VALID_MC_NOC2MC_IN), 
           .FROM_NOC_0(FROM_NOC_0), .FROM_NOC_1(FROM_NOC_1), .FROM_NOC_2(FROM_NOC_2), 
           .FROM_NOC_3(FROM_NOC_3), .HBMMC_AW_AERR_N(PHY_CHNL_CORE_AW_AERR_N_MC2PHY_MISC), 
           .HBMMC_CATTRIP_DFI_MISC(PHY_CHNL_CORE_CATTRIP_MC2PHY_MISC), .HBMMC_CTRLUPD_ACK(PHY_CHNL_CORE_CTRLUPD_ACK_MC2PHY_MISC), 
           .HBMMC_DFI_CLK(PHY_CHNL_CORE_DFI_CLK_OUT), .HBMMC_DFI_RESET_N(PHY_CHNL_CORE_DFI_RST_N), 
           .HBMMC_DW_DBI_BYTE_DISABLE(PHY_CHNL_CORE_DW_DBI_BYTE_DISABLE_MC2PHY_MISC), 
           .HBMMC_GBL_REF_RESET_N(HBMMC_GBL_REF_RESET_N), .HBMMC_INIT_COMPLETE(PHY_CHNL_CORE_INIT_COMPLETE_MC2PHY_MISC), 
           .HBMMC_NOC_RST_N_MC_GL(HBMMC_NOC_RST_N_MC_GL), .HBMMC_NPI_CLK_MC_GL(HBMMC_NPI_CLK_MC_GL), 
           .HBMMC_PHY_LP_STATE(PHY_CHNL_CORE_PHY_LP_STATE_MC2PHY_MISC), .HBMMC_PHYUPD_REQ(PHY_CHNL_CORE_PHYUPD_REQ_MC2PHY_MISC), 
           .HBMMC_SPARE_MC_GL(HBMMC_SPARE_MC_GL), .HBMMC_SYS_RST1_N_MC_GL(HBMMC_SYS_RST1_N_MC_GL), 
           .HBMMC_SYS_RST2_N_MC_GL(HBMMC_SYS_RST2_N_MC_GL), .HBMMC_SYS_RST3_N_MC_GL(HBMMC_SYS_RST3_N_MC_GL), 
           .HBMMC_TEMP(PHY_CHNL_CORE_TEMP_MC2PHY_MISC), .HBMMC_TRAINING_COMPLETE(PHY_CHNL_CORE_TRAINING_COMPLETE_MC2PHY_MISC), 
           .CH0_HBMMC_AW_CK_MC_DFI_CMD(CH0_HBMMC_AW_CK_MC_DFI_CMD), .CH0_HBMMC_AW_CKE_MC_DFI_CMD(CH0_HBMMC_AW_CKE_MC_DFI_CMD), 
           .CH0_HBMMC_AW_COL_MC_DFI_CMD(CH0_HBMMC_AW_COL_MC_DFI_CMD), .CH0_HBMMC_AW_ROW_MC_DFI_CMD(CH0_HBMMC_AW_ROW_MC_DFI_CMD), 
           .CH0_HBMMC_DW_DATA_DQ_EN_MC_DFI_WR(CH0_HBMMC_DW_DATA_DQ_EN_MC_DFI_WR), 
           .CH0_HBMMC_DW_DATA_DQS_MC_DFI_WR(CH0_HBMMC_DW_DATA_DQS_MC_DFI_WR), 
           .CH0_HBMMC_DW_DATA_MC_DFI_WR(CH0_HBMMC_DW_DATA_MC_DFI_WR), .CH0_HBMMC_DW_DBI_MC_DFI_WR(CH0_HBMMC_DW_DBI_MC_DFI_WR), 
           .CH0_HBMMC_DW_MASK_MC_DFI_WR(CH0_HBMMC_DW_MASK_MC_DFI_WR), .CH0_HBMMC_DW_PAR_EN_MC_DFI_WR(CH0_HBMMC_DW_PAR_EN_MC_DFI_WR), 
           .CH0_HBMMC_DW_PAR_MC_DFI_WR(CH0_HBMMC_DW_PAR_MC_DFI_WR), .CH0_HBMMC_NOC_CREDIT_RDY_MC_NOCOUT(CH0_HBMMC_NOC_CREDIT_RDY_MC_NOCOUT), 
           .CH0_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOC2MC_IN(CH0_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOC2MC_IN), 
           .CH0_HBMMC_NOC_CREDIT_RETURN_MC_NOC2MC_IN(CH0_HBMMC_NOC_CREDIT_RETURN_MC_NOC2MC_IN), 
           .CH0_HBMMC_NOC_FLIT_EN_MC_NOCOUT(CH0_HBMMC_NOC_FLIT_EN_MC_NOCOUT), 
           .CH0_HBMMC_NOC_FLIT_MC_NOCOUT(CH0_HBMMC_NOC_FLIT_MC_NOCOUT), .CH0_HBMMC_NOC_PDEST_ID_MC_NOCOUT(CH0_HBMMC_NOC_PDEST_ID_MC_NOCOUT), 
           .CH0_HBMMC_NOC_VALID_EN_MC_NOCOUT(CH0_HBMMC_NOC_VALID_EN_MC_NOCOUT), 
           .CH0_HBMMC_NOC_VALID_MC_NOCOUT(CH0_HBMMC_NOC_VALID_MC_NOCOUT), 
           .CH1_HBMMC_AW_CK_MC_DFI_CMD(CH1_HBMMC_AW_CK_MC_DFI_CMD), .CH1_HBMMC_AW_CKE_MC_DFI_CMD(CH1_HBMMC_AW_CKE_MC_DFI_CMD), 
           .CH1_HBMMC_AW_COL_MC_DFI_CMD(CH1_HBMMC_AW_COL_MC_DFI_CMD), .CH1_HBMMC_AW_ROW_MC_DFI_CMD(CH1_HBMMC_AW_ROW_MC_DFI_CMD), 
           .CH1_HBMMC_DW_DATA_DQ_EN_MC_DFI_WR(CH1_HBMMC_DW_DATA_DQ_EN_MC_DFI_WR), 
           .CH1_HBMMC_DW_DATA_DQS_MC_DFI_WR(CH1_HBMMC_DW_DATA_DQS_MC_DFI_WR), 
           .CH1_HBMMC_DW_DATA_MC_DFI_WR(CH1_HBMMC_DW_DATA_MC_DFI_WR), .CH1_HBMMC_DW_DBI_MC_DFI_WR(CH1_HBMMC_DW_DBI_MC_DFI_WR), 
           .CH1_HBMMC_DW_MASK_MC_DFI_WR(CH1_HBMMC_DW_MASK_MC_DFI_WR), .CH1_HBMMC_DW_PAR_EN_MC_DFI_WR(CH1_HBMMC_DW_PAR_EN_MC_DFI_WR), 
           .CH1_HBMMC_DW_PAR_MC_DFI_WR(CH1_HBMMC_DW_PAR_MC_DFI_WR), .CH1_HBMMC_NOC_CREDIT_RDY_MC_NOCOUT(CH1_HBMMC_NOC_CREDIT_RDY_MC_NOCOUT), 
           .CH1_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOC2MC_IN(CH1_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOC2MC_IN), 
           .CH1_HBMMC_NOC_CREDIT_RETURN_MC_NOC2MC_IN(CH1_HBMMC_NOC_CREDIT_RETURN_MC_NOC2MC_IN), 
           .CH1_HBMMC_NOC_FLIT_EN_MC_NOCOUT(CH1_HBMMC_NOC_FLIT_EN_MC_NOCOUT), 
           .CH1_HBMMC_NOC_FLIT_MC_NOCOUT(CH1_HBMMC_NOC_FLIT_MC_NOCOUT), .CH1_HBMMC_NOC_PDEST_ID_MC_NOCOUT(CH1_HBMMC_NOC_PDEST_ID_MC_NOCOUT), 
           .CH1_HBMMC_NOC_VALID_EN_MC_NOCOUT(CH1_HBMMC_NOC_VALID_EN_MC_NOCOUT), 
           .CH1_HBMMC_NOC_VALID_MC_NOCOUT(CH1_HBMMC_NOC_VALID_MC_NOCOUT), 
           .CH2_HBMMC_NOC_CREDIT_RDY_MC_NOCOUT(CH2_HBMMC_NOC_CREDIT_RDY_MC_NOCOUT), 
           .CH2_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOC2MC_IN(CH2_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOC2MC_IN), 
           .CH2_HBMMC_NOC_CREDIT_RETURN_MC_NOC2MC_IN(CH2_HBMMC_NOC_CREDIT_RETURN_MC_NOC2MC_IN), 
           .CH2_HBMMC_NOC_FLIT_EN_MC_NOCOUT(CH2_HBMMC_NOC_FLIT_EN_MC_NOCOUT), 
           .CH2_HBMMC_NOC_FLIT_MC_NOCOUT(CH2_HBMMC_NOC_FLIT_MC_NOCOUT), .CH2_HBMMC_NOC_PDEST_ID_MC_NOCOUT(CH2_HBMMC_NOC_PDEST_ID_MC_NOCOUT), 
           .CH2_HBMMC_NOC_VALID_EN_MC_NOCOUT(CH2_HBMMC_NOC_VALID_EN_MC_NOCOUT), 
           .CH2_HBMMC_NOC_VALID_MC_NOCOUT(CH2_HBMMC_NOC_VALID_MC_NOCOUT), 
           .CH3_HBMMC_NOC_CREDIT_RDY_MC_NOCOUT(CH3_HBMMC_NOC_CREDIT_RDY_MC_NOCOUT), 
           .CH3_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOC2MC_IN(CH3_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOC2MC_IN), 
           .CH3_HBMMC_NOC_CREDIT_RETURN_MC_NOC2MC_IN(CH3_HBMMC_NOC_CREDIT_RETURN_MC_NOC2MC_IN), 
           .CH3_HBMMC_NOC_FLIT_EN_MC_NOCOUT(CH3_HBMMC_NOC_FLIT_EN_MC_NOCOUT), 
           .CH3_HBMMC_NOC_FLIT_MC_NOCOUT(CH3_HBMMC_NOC_FLIT_MC_NOCOUT), .CH3_HBMMC_NOC_PDEST_ID_MC_NOCOUT(CH3_HBMMC_NOC_PDEST_ID_MC_NOCOUT), 
           .CH3_HBMMC_NOC_VALID_EN_MC_NOCOUT(CH3_HBMMC_NOC_VALID_EN_MC_NOCOUT), 
           .CH3_HBMMC_NOC_VALID_MC_NOCOUT(CH3_HBMMC_NOC_VALID_MC_NOCOUT), 
           .HBMMC_AW_CK_DIS(HBMMC_AW_CK_DIS), .HBMMC_AW_TX_INDX_LD(HBMMC_AW_TX_INDX_LD), 
           .HBMMC_CTRLUPD_REQ(HBMMC_CTRLUPD_REQ), .HBMMC_DFI_CLK_OUT(HBMMC_DFI_CLK_OUT), 
           .HBMMC_DW_RX_INDX_LD(HBMMC_DW_RX_INDX_LD), .HBMMC_DW_TX_INDX_LD(HBMMC_DW_TX_INDX_LD), 
           .HBMMC_INIT_START_DFI_MISC(HBMMC_INIT_START_DFI_MISC), .HBMMC_LP_PWR_E_REQ(HBMMC_LP_PWR_E_REQ), 
           .HBMMC_LP_PWR_X_REQ(HBMMC_LP_PWR_X_REQ), .HBMMC_LP_SR_E_REQ(HBMMC_LP_SR_E_REQ), 
           .HBMMC_PHYUPD_ACK(HBMMC_PHYUPD_ACK), .TO_NOC_0(TO_NOC_0), .TO_NOC_1(TO_NOC_1), 
           .TO_NOC_2(TO_NOC_2), .TO_NOC_3(TO_NOC_3));
    HBM_IO_CHNL #(.SIM_MODEL_TYPE(SIM_MODEL_TYPE)) I_hbm_io_chnl (.HBM_IO_CHNL_CORE_HBM_AERR_PAD(HBM_IO_CHNL_CORE_HBM_AERR_PAD), 
            .HBM_IO_CHNL_CORE_HBM_C_PAD_0(HBM_IO_CHNL_CORE_HBM_C_PAD_0), .HBM_IO_CHNL_CORE_HBM_C_PAD_1(HBM_IO_CHNL_CORE_HBM_C_PAD_1), 
            .HBM_IO_CHNL_CORE_HBM_C_PAD_2(HBM_IO_CHNL_CORE_HBM_C_PAD_2), .HBM_IO_CHNL_CORE_HBM_C_PAD_3(HBM_IO_CHNL_CORE_HBM_C_PAD_3), 
            .HBM_IO_CHNL_CORE_HBM_C_PAD_4(HBM_IO_CHNL_CORE_HBM_C_PAD_4), .HBM_IO_CHNL_CORE_HBM_C_PAD_5(HBM_IO_CHNL_CORE_HBM_C_PAD_5), 
            .HBM_IO_CHNL_CORE_HBM_C_PAD_6(HBM_IO_CHNL_CORE_HBM_C_PAD_6), .HBM_IO_CHNL_CORE_HBM_C_PAD_7(HBM_IO_CHNL_CORE_HBM_C_PAD_7), 
            .HBM_IO_CHNL_CORE_HBM_C_PAD_8(HBM_IO_CHNL_CORE_HBM_C_PAD_8), .HBM_IO_CHNL_CORE_HBM_CK_C_PAD(HBM_IO_CHNL_CORE_HBM_CK_C_PAD), 
            .HBM_IO_CHNL_CORE_HBM_CK_T_PAD(HBM_IO_CHNL_CORE_HBM_CK_T_PAD), 
            .HBM_IO_CHNL_CORE_HBM_CKE_PAD(HBM_IO_CHNL_CORE_HBM_CKE_PAD), .HBM_IO_CHNL_CORE_HBM_DBI_PAD_0(HBM_IO_CHNL_CORE_HBM_DBI_PAD_0), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_1(HBM_IO_CHNL_CORE_HBM_DBI_PAD_1), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_2(HBM_IO_CHNL_CORE_HBM_DBI_PAD_2), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_3(HBM_IO_CHNL_CORE_HBM_DBI_PAD_3), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_4(HBM_IO_CHNL_CORE_HBM_DBI_PAD_4), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_5(HBM_IO_CHNL_CORE_HBM_DBI_PAD_5), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_6(HBM_IO_CHNL_CORE_HBM_DBI_PAD_6), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_7(HBM_IO_CHNL_CORE_HBM_DBI_PAD_7), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_8(HBM_IO_CHNL_CORE_HBM_DBI_PAD_8), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_9(HBM_IO_CHNL_CORE_HBM_DBI_PAD_9), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_10(HBM_IO_CHNL_CORE_HBM_DBI_PAD_10), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_11(HBM_IO_CHNL_CORE_HBM_DBI_PAD_11), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_12(HBM_IO_CHNL_CORE_HBM_DBI_PAD_12), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_13(HBM_IO_CHNL_CORE_HBM_DBI_PAD_13), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_14(HBM_IO_CHNL_CORE_HBM_DBI_PAD_14), 
            .HBM_IO_CHNL_CORE_HBM_DBI_PAD_15(HBM_IO_CHNL_CORE_HBM_DBI_PAD_15), 
            .HBM_IO_CHNL_CORE_HBM_DERR_PAD_0(HBM_IO_CHNL_CORE_HBM_DERR_PAD_0), 
            .HBM_IO_CHNL_CORE_HBM_DERR_PAD_1(HBM_IO_CHNL_CORE_HBM_DERR_PAD_1), 
            .HBM_IO_CHNL_CORE_HBM_DERR_PAD_2(HBM_IO_CHNL_CORE_HBM_DERR_PAD_2), 
            .HBM_IO_CHNL_CORE_HBM_DERR_PAD_3(HBM_IO_CHNL_CORE_HBM_DERR_PAD_3), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_0(HBM_IO_CHNL_CORE_HBM_DM_PAD_0), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_1(HBM_IO_CHNL_CORE_HBM_DM_PAD_1), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_2(HBM_IO_CHNL_CORE_HBM_DM_PAD_2), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_3(HBM_IO_CHNL_CORE_HBM_DM_PAD_3), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_4(HBM_IO_CHNL_CORE_HBM_DM_PAD_4), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_5(HBM_IO_CHNL_CORE_HBM_DM_PAD_5), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_6(HBM_IO_CHNL_CORE_HBM_DM_PAD_6), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_7(HBM_IO_CHNL_CORE_HBM_DM_PAD_7), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_8(HBM_IO_CHNL_CORE_HBM_DM_PAD_8), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_9(HBM_IO_CHNL_CORE_HBM_DM_PAD_9), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_10(HBM_IO_CHNL_CORE_HBM_DM_PAD_10), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_11(HBM_IO_CHNL_CORE_HBM_DM_PAD_11), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_12(HBM_IO_CHNL_CORE_HBM_DM_PAD_12), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_13(HBM_IO_CHNL_CORE_HBM_DM_PAD_13), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_14(HBM_IO_CHNL_CORE_HBM_DM_PAD_14), 
            .HBM_IO_CHNL_CORE_HBM_DM_PAD_15(HBM_IO_CHNL_CORE_HBM_DM_PAD_15), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_0(HBM_IO_CHNL_CORE_HBM_DQ_PAD_0), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_1(HBM_IO_CHNL_CORE_HBM_DQ_PAD_1), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_2(HBM_IO_CHNL_CORE_HBM_DQ_PAD_2), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_3(HBM_IO_CHNL_CORE_HBM_DQ_PAD_3), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_4(HBM_IO_CHNL_CORE_HBM_DQ_PAD_4), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_5(HBM_IO_CHNL_CORE_HBM_DQ_PAD_5), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_6(HBM_IO_CHNL_CORE_HBM_DQ_PAD_6), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_7(HBM_IO_CHNL_CORE_HBM_DQ_PAD_7), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_8(HBM_IO_CHNL_CORE_HBM_DQ_PAD_8), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_9(HBM_IO_CHNL_CORE_HBM_DQ_PAD_9), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_10(HBM_IO_CHNL_CORE_HBM_DQ_PAD_10), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_11(HBM_IO_CHNL_CORE_HBM_DQ_PAD_11), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_12(HBM_IO_CHNL_CORE_HBM_DQ_PAD_12), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_13(HBM_IO_CHNL_CORE_HBM_DQ_PAD_13), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_14(HBM_IO_CHNL_CORE_HBM_DQ_PAD_14), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_15(HBM_IO_CHNL_CORE_HBM_DQ_PAD_15), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_16(HBM_IO_CHNL_CORE_HBM_DQ_PAD_16), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_17(HBM_IO_CHNL_CORE_HBM_DQ_PAD_17), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_18(HBM_IO_CHNL_CORE_HBM_DQ_PAD_18), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_19(HBM_IO_CHNL_CORE_HBM_DQ_PAD_19), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_20(HBM_IO_CHNL_CORE_HBM_DQ_PAD_20), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_21(HBM_IO_CHNL_CORE_HBM_DQ_PAD_21), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_22(HBM_IO_CHNL_CORE_HBM_DQ_PAD_22), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_23(HBM_IO_CHNL_CORE_HBM_DQ_PAD_23), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_24(HBM_IO_CHNL_CORE_HBM_DQ_PAD_24), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_25(HBM_IO_CHNL_CORE_HBM_DQ_PAD_25), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_26(HBM_IO_CHNL_CORE_HBM_DQ_PAD_26), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_27(HBM_IO_CHNL_CORE_HBM_DQ_PAD_27), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_28(HBM_IO_CHNL_CORE_HBM_DQ_PAD_28), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_29(HBM_IO_CHNL_CORE_HBM_DQ_PAD_29), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_30(HBM_IO_CHNL_CORE_HBM_DQ_PAD_30), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_31(HBM_IO_CHNL_CORE_HBM_DQ_PAD_31), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_32(HBM_IO_CHNL_CORE_HBM_DQ_PAD_32), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_33(HBM_IO_CHNL_CORE_HBM_DQ_PAD_33), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_34(HBM_IO_CHNL_CORE_HBM_DQ_PAD_34), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_35(HBM_IO_CHNL_CORE_HBM_DQ_PAD_35), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_36(HBM_IO_CHNL_CORE_HBM_DQ_PAD_36), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_37(HBM_IO_CHNL_CORE_HBM_DQ_PAD_37), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_38(HBM_IO_CHNL_CORE_HBM_DQ_PAD_38), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_39(HBM_IO_CHNL_CORE_HBM_DQ_PAD_39), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_40(HBM_IO_CHNL_CORE_HBM_DQ_PAD_40), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_41(HBM_IO_CHNL_CORE_HBM_DQ_PAD_41), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_42(HBM_IO_CHNL_CORE_HBM_DQ_PAD_42), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_43(HBM_IO_CHNL_CORE_HBM_DQ_PAD_43), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_44(HBM_IO_CHNL_CORE_HBM_DQ_PAD_44), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_45(HBM_IO_CHNL_CORE_HBM_DQ_PAD_45), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_46(HBM_IO_CHNL_CORE_HBM_DQ_PAD_46), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_47(HBM_IO_CHNL_CORE_HBM_DQ_PAD_47), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_48(HBM_IO_CHNL_CORE_HBM_DQ_PAD_48), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_49(HBM_IO_CHNL_CORE_HBM_DQ_PAD_49), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_50(HBM_IO_CHNL_CORE_HBM_DQ_PAD_50), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_51(HBM_IO_CHNL_CORE_HBM_DQ_PAD_51), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_52(HBM_IO_CHNL_CORE_HBM_DQ_PAD_52), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_53(HBM_IO_CHNL_CORE_HBM_DQ_PAD_53), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_54(HBM_IO_CHNL_CORE_HBM_DQ_PAD_54), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_55(HBM_IO_CHNL_CORE_HBM_DQ_PAD_55), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_56(HBM_IO_CHNL_CORE_HBM_DQ_PAD_56), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_57(HBM_IO_CHNL_CORE_HBM_DQ_PAD_57), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_58(HBM_IO_CHNL_CORE_HBM_DQ_PAD_58), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_59(HBM_IO_CHNL_CORE_HBM_DQ_PAD_59), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_60(HBM_IO_CHNL_CORE_HBM_DQ_PAD_60), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_61(HBM_IO_CHNL_CORE_HBM_DQ_PAD_61), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_62(HBM_IO_CHNL_CORE_HBM_DQ_PAD_62), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_63(HBM_IO_CHNL_CORE_HBM_DQ_PAD_63), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_64(HBM_IO_CHNL_CORE_HBM_DQ_PAD_64), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_65(HBM_IO_CHNL_CORE_HBM_DQ_PAD_65), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_66(HBM_IO_CHNL_CORE_HBM_DQ_PAD_66), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_67(HBM_IO_CHNL_CORE_HBM_DQ_PAD_67), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_68(HBM_IO_CHNL_CORE_HBM_DQ_PAD_68), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_69(HBM_IO_CHNL_CORE_HBM_DQ_PAD_69), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_70(HBM_IO_CHNL_CORE_HBM_DQ_PAD_70), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_71(HBM_IO_CHNL_CORE_HBM_DQ_PAD_71), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_72(HBM_IO_CHNL_CORE_HBM_DQ_PAD_72), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_73(HBM_IO_CHNL_CORE_HBM_DQ_PAD_73), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_74(HBM_IO_CHNL_CORE_HBM_DQ_PAD_74), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_75(HBM_IO_CHNL_CORE_HBM_DQ_PAD_75), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_76(HBM_IO_CHNL_CORE_HBM_DQ_PAD_76), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_77(HBM_IO_CHNL_CORE_HBM_DQ_PAD_77), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_78(HBM_IO_CHNL_CORE_HBM_DQ_PAD_78), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_79(HBM_IO_CHNL_CORE_HBM_DQ_PAD_79), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_80(HBM_IO_CHNL_CORE_HBM_DQ_PAD_80), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_81(HBM_IO_CHNL_CORE_HBM_DQ_PAD_81), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_82(HBM_IO_CHNL_CORE_HBM_DQ_PAD_82), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_83(HBM_IO_CHNL_CORE_HBM_DQ_PAD_83), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_84(HBM_IO_CHNL_CORE_HBM_DQ_PAD_84), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_85(HBM_IO_CHNL_CORE_HBM_DQ_PAD_85), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_86(HBM_IO_CHNL_CORE_HBM_DQ_PAD_86), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_87(HBM_IO_CHNL_CORE_HBM_DQ_PAD_87), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_88(HBM_IO_CHNL_CORE_HBM_DQ_PAD_88), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_89(HBM_IO_CHNL_CORE_HBM_DQ_PAD_89), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_90(HBM_IO_CHNL_CORE_HBM_DQ_PAD_90), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_91(HBM_IO_CHNL_CORE_HBM_DQ_PAD_91), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_92(HBM_IO_CHNL_CORE_HBM_DQ_PAD_92), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_93(HBM_IO_CHNL_CORE_HBM_DQ_PAD_93), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_94(HBM_IO_CHNL_CORE_HBM_DQ_PAD_94), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_95(HBM_IO_CHNL_CORE_HBM_DQ_PAD_95), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_96(HBM_IO_CHNL_CORE_HBM_DQ_PAD_96), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_97(HBM_IO_CHNL_CORE_HBM_DQ_PAD_97), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_98(HBM_IO_CHNL_CORE_HBM_DQ_PAD_98), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_99(HBM_IO_CHNL_CORE_HBM_DQ_PAD_99), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_100(HBM_IO_CHNL_CORE_HBM_DQ_PAD_100), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_101(HBM_IO_CHNL_CORE_HBM_DQ_PAD_101), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_102(HBM_IO_CHNL_CORE_HBM_DQ_PAD_102), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_103(HBM_IO_CHNL_CORE_HBM_DQ_PAD_103), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_104(HBM_IO_CHNL_CORE_HBM_DQ_PAD_104), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_105(HBM_IO_CHNL_CORE_HBM_DQ_PAD_105), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_106(HBM_IO_CHNL_CORE_HBM_DQ_PAD_106), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_107(HBM_IO_CHNL_CORE_HBM_DQ_PAD_107), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_108(HBM_IO_CHNL_CORE_HBM_DQ_PAD_108), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_109(HBM_IO_CHNL_CORE_HBM_DQ_PAD_109), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_110(HBM_IO_CHNL_CORE_HBM_DQ_PAD_110), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_111(HBM_IO_CHNL_CORE_HBM_DQ_PAD_111), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_112(HBM_IO_CHNL_CORE_HBM_DQ_PAD_112), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_113(HBM_IO_CHNL_CORE_HBM_DQ_PAD_113), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_114(HBM_IO_CHNL_CORE_HBM_DQ_PAD_114), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_115(HBM_IO_CHNL_CORE_HBM_DQ_PAD_115), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_116(HBM_IO_CHNL_CORE_HBM_DQ_PAD_116), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_117(HBM_IO_CHNL_CORE_HBM_DQ_PAD_117), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_118(HBM_IO_CHNL_CORE_HBM_DQ_PAD_118), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_119(HBM_IO_CHNL_CORE_HBM_DQ_PAD_119), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_120(HBM_IO_CHNL_CORE_HBM_DQ_PAD_120), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_121(HBM_IO_CHNL_CORE_HBM_DQ_PAD_121), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_122(HBM_IO_CHNL_CORE_HBM_DQ_PAD_122), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_123(HBM_IO_CHNL_CORE_HBM_DQ_PAD_123), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_124(HBM_IO_CHNL_CORE_HBM_DQ_PAD_124), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_125(HBM_IO_CHNL_CORE_HBM_DQ_PAD_125), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_126(HBM_IO_CHNL_CORE_HBM_DQ_PAD_126), 
            .HBM_IO_CHNL_CORE_HBM_DQ_PAD_127(HBM_IO_CHNL_CORE_HBM_DQ_PAD_127), 
            .HBM_IO_CHNL_CORE_HBM_PAR_PAD_0(HBM_IO_CHNL_CORE_HBM_PAR_PAD_0), 
            .HBM_IO_CHNL_CORE_HBM_PAR_PAD_1(HBM_IO_CHNL_CORE_HBM_PAR_PAD_1), 
            .HBM_IO_CHNL_CORE_HBM_PAR_PAD_2(HBM_IO_CHNL_CORE_HBM_PAR_PAD_2), 
            .HBM_IO_CHNL_CORE_HBM_PAR_PAD_3(HBM_IO_CHNL_CORE_HBM_PAR_PAD_3), 
            .HBM_IO_CHNL_CORE_HBM_R_PAD_0(HBM_IO_CHNL_CORE_HBM_R_PAD_0), .HBM_IO_CHNL_CORE_HBM_R_PAD_1(HBM_IO_CHNL_CORE_HBM_R_PAD_1), 
            .HBM_IO_CHNL_CORE_HBM_R_PAD_2(HBM_IO_CHNL_CORE_HBM_R_PAD_2), .HBM_IO_CHNL_CORE_HBM_R_PAD_3(HBM_IO_CHNL_CORE_HBM_R_PAD_3), 
            .HBM_IO_CHNL_CORE_HBM_R_PAD_4(HBM_IO_CHNL_CORE_HBM_R_PAD_4), .HBM_IO_CHNL_CORE_HBM_R_PAD_5(HBM_IO_CHNL_CORE_HBM_R_PAD_5), 
            .HBM_IO_CHNL_CORE_HBM_R_PAD_6(HBM_IO_CHNL_CORE_HBM_R_PAD_6), .HBM_IO_CHNL_CORE_HBM_RC_PAD(HBM_IO_CHNL_CORE_HBM_RC_PAD), 
            .HBM_IO_CHNL_CORE_HBM_RD_PAD_0(HBM_IO_CHNL_CORE_HBM_RD_PAD_0), 
            .HBM_IO_CHNL_CORE_HBM_RD_PAD_1(HBM_IO_CHNL_CORE_HBM_RD_PAD_1), 
            .HBM_IO_CHNL_CORE_HBM_RD_PAD_2(HBM_IO_CHNL_CORE_HBM_RD_PAD_2), 
            .HBM_IO_CHNL_CORE_HBM_RD_PAD_3(HBM_IO_CHNL_CORE_HBM_RD_PAD_3), 
            .HBM_IO_CHNL_CORE_HBM_RD_PAD_4(HBM_IO_CHNL_CORE_HBM_RD_PAD_4), 
            .HBM_IO_CHNL_CORE_HBM_RD_PAD_5(HBM_IO_CHNL_CORE_HBM_RD_PAD_5), 
            .HBM_IO_CHNL_CORE_HBM_RD_PAD_6(HBM_IO_CHNL_CORE_HBM_RD_PAD_6), 
            .HBM_IO_CHNL_CORE_HBM_RD_PAD_7(HBM_IO_CHNL_CORE_HBM_RD_PAD_7), 
            .HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_0(HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_0), 
            .HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_1(HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_1), 
            .HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_2(HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_2), 
            .HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_3(HBM_IO_CHNL_CORE_HBM_RDQS_C_PAD_3), 
            .HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_0(HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_0), 
            .HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_1(HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_1), 
            .HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_2(HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_2), 
            .HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_3(HBM_IO_CHNL_CORE_HBM_RDQS_T_PAD_3), 
            .HBM_IO_CHNL_CORE_HBM_RR_PAD(HBM_IO_CHNL_CORE_HBM_RR_PAD), .HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_0(HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_0), 
            .HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_1(HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_1), 
            .HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_2(HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_2), 
            .HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_3(HBM_IO_CHNL_CORE_HBM_WDQS_C_PAD_3), 
            .HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_0(HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_0), 
            .HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_1(HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_1), 
            .HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_2(HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_2), 
            .HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_3(HBM_IO_CHNL_CORE_HBM_WDQS_T_PAD_3), 
            .HBM_IO_CHNL_CORE_HBM_HS_TX_CLKB(HBM_IO_CHNL_CORE_HBM_HS_TX_CLKB), 
            .HBM_IO_CHNL_CORE_HBM_HS_TX_CLKDIV2_B(HBM_IO_CHNL_CORE_HBM_HS_TX_CLKDIV2_B), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PD_EN(HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PD_EN), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PU_EN(HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_PU_EN), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_SLICE_EN(HBM_IO_CHNL_CORE_MIDSTCK2IOB_AW_SLICE_EN), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_0(HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_0), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_1(HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_1), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_2(HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_2), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_3(HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PD_EN_3), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_0(HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_0), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_1(HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_1), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_2(HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_2), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_3(HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_PU_EN_3), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_0(HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_0), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_1(HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_1), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_2(HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_2), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_3(HBM_IO_CHNL_CORE_MIDSTCK2IOB_DW_SLICE_EN_3), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_PBIAS(HBM_IO_CHNL_CORE_MIDSTCK2IOB_PBIAS), 
            .HBM_IO_CHNL_CORE_MIDSTCK2IOB_VREF(HBM_IO_CHNL_CORE_MIDSTCK2IOB_VREF), 
            .HBM_IO_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN(PHY_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN), 
            .HBM_IO_CHNL_CORE_PHY2DLL_DQSC_LD(PHY_CHNL_CORE_PHY2DLL_DQSC_LD), 
            .HBM_IO_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN(PHY_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN), 
            .HBM_IO_CHNL_CORE_PHY2DLL_DQST_LD(PHY_CHNL_CORE_PHY2DLL_DQST_LD), 
            .HBM_IO_CHNL_CORE_PHY2DLL_MC_FDLY(PHY_CHNL_CORE_PHY2DLL_MC_FDLY), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_AER_TSTATE(PHY_CHNL_CORE_PHY2IOB_AW_AER_TSTATE), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_CK_TSTATE(PHY_CHNL_CORE_PHY2IOB_AW_CK_TSTATE), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_DCC_SEL(PHY_CHNL_CORE_PHY2IOB_AW_DCC_SEL), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN(PHY_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N(PHY_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_LPBK_EN(PHY_CHNL_CORE_PHY2IOB_AW_LPBK_EN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_MC_FDLY(PHY_CHNL_CORE_PHY2IOB_AW_MC_FDLY), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_RST_N(PHY_CHNL_CORE_PHY2IOB_AW_RST_N), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS(PHY_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN(PHY_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LATENIN(PHY_CHNL_CORE_PHY2IOB_AW_RX_LATENIN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN(PHY_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL(PHY_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB(PHY_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_TSTATE(PHY_CHNL_CORE_PHY2IOB_AW_TSTATE), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN(PHY_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN(PHY_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_AW_TX_LATENIN(PHY_CHNL_CORE_PHY2IOB_AW_TX_LATENIN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_C_BUFFER_DIS(PHY_CHNL_CORE_PHY2IOB_C_BUFFER_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN(PHY_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_C(PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_C), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_T(PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_T), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N(PHY_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_LPBK_EN(PHY_CHNL_CORE_PHY2IOB_DW_LPBK_EN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_RST_N(PHY_CHNL_CORE_PHY2IOB_DW_RST_N), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS(PHY_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN(PHY_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS(PHY_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LATENIN(PHY_CHNL_CORE_PHY2IOB_DW_RX_LATENIN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN(PHY_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS(PHY_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL(PHY_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB(PHY_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_C(PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_C), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_T(PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_T), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS(PHY_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN(PHY_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN(PHY_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS(PHY_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_LATENIN(PHY_CHNL_CORE_PHY2IOB_DW_TX_LATENIN), 
            .HBM_IO_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS(PHY_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_R_BUFFER_DIS(PHY_CHNL_CORE_PHY2IOB_R_BUFFER_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_RX_AER_DIS(PHY_CHNL_CORE_PHY2IOB_RX_AER_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_RX_CK_DIS(PHY_CHNL_CORE_PHY2IOB_RX_CK_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_RX_WDQS_DIS(PHY_CHNL_CORE_PHY2IOB_RX_WDQS_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_SPARE(HBM_IO_CHNL_CORE_PHY2IOB_SPARE), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_C(PHY_CHNL_CORE_PHY2IOB_TSTATE_C), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TSTATE_T(PHY_CHNL_CORE_PHY2IOB_TSTATE_T), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_AER(PHY_CHNL_CORE_PHY2IOB_TX_AER), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_AER_DIS(PHY_CHNL_CORE_PHY2IOB_TX_AER_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_C(PHY_CHNL_CORE_PHY2IOB_TX_C), .HBM_IO_CHNL_CORE_PHY2IOB_TX_CK_DIS(PHY_CHNL_CORE_PHY2IOB_TX_CK_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_CKC(PHY_CHNL_CORE_PHY2IOB_TX_CKC), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_CKE(PHY_CHNL_CORE_PHY2IOB_TX_CKE), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_CKT(PHY_CHNL_CORE_PHY2IOB_TX_CKT), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_C(HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_C), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_T(HBM_IO_CHNL_CORE_PHY2IOB_TX_DATA_T), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI(PHY_CHNL_CORE_PHY2IOB_TX_DBI), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE(PHY_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_DER_TSTATE(PHY_CHNL_CORE_PHY2IOB_TX_DERR_TSTATE), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_DERR(PHY_CHNL_CORE_PHY2IOB_TX_DERR), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_DM(PHY_CHNL_CORE_PHY2IOB_TX_DM), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_DM_TSTATE(PHY_CHNL_CORE_PHY2IOB_TX_DM_TSTATE), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ(PHY_CHNL_CORE_PHY2IOB_TX_DQ), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE(PHY_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_DQS(PHY_CHNL_CORE_PHY2IOB_TX_DQS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_DQSC(PHY_CHNL_CORE_PHY2IOB_TX_DQSC), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR(PHY_CHNL_CORE_PHY2IOB_TX_PAR), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE(PHY_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_R(PHY_CHNL_CORE_PHY2IOB_TX_R), .HBM_IO_CHNL_CORE_PHY2IOB_TX_RCX(PHY_CHNL_CORE_PHY2IOB_TX_RCX), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_RD(PHY_CHNL_CORE_PHY2IOB_TX_RD), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_TSTATE(HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_TSTATE), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_DIS(PHY_CHNL_CORE_PHY2IOB_TX_WDQS_DIS), 
            .HBM_IO_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE(PHY_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE), 
            .HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN(PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN), 
            .HBM_IO_CHNL_CORE_PHY2RDQS_TX_BYP_EN(PHY_CHNL_CORE_PHY2RDQS_TX_BYP_EN), 
            .HBM_IO_CHNL_CORE_PHY2RDQSC_DW_LATENIN(PHY_CHNL_CORE_PHY2RDQSC_DW_LATENIN), 
            .HBM_IO_CHNL_CORE_PHY2RDQSC_LPBK_EN(PHY_CHNL_CORE_PHY2RDQSC_LPBK_EN), 
            .HBM_IO_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS(PHY_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS), 
            .HBM_IO_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS(PHY_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS), 
            .HBM_IO_CHNL_CORE_PHY2RDQST_DW_LATENIN(PHY_CHNL_CORE_PHY2RDQST_DW_LATENIN), 
            .HBM_IO_CHNL_CORE_PHY2RDQST_LPBK_EN(PHY_CHNL_CORE_PHY2RDQST_LPBK_EN), 
            .HBM_IO_CHNL_CORE_PHY2RDQST_RX_BUF_DIS(PHY_CHNL_CORE_PHY2RDQST_RX_BUF_DIS), 
            .HBM_IO_CHNL_CORE_PHY2RDQST_TX_BUF_DIS(PHY_CHNL_CORE_PHY2RDQST_TX_BUF_DIS), 
            .HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW(HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_AW), 
            .HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW(HBM_IO_CHNL_CORE_POR_B_VCCINT_IO_DW), 
            .HBM_IO_CHNL_CORE_POR_B_VCCO_AW(HBM_IO_CHNL_CORE_POR_B_VCCO_AW), 
            .HBM_IO_CHNL_CORE_POR_B_VCCO_DW(HBM_IO_CHNL_CORE_POR_B_VCCO_DW), 
            .HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT(HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT), 
            .HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT1(HBM_IO_CHNL_CORE_IOB2C4_DW_DQ_MONOUT1), 
            .HBM_IO_CHNL_CORE_IOB2C4_DW_RDQS_MONOUT(HBM_IO_CHNL_CORE_IOB2C4_DW_RDQS_MONOUT), 
            .HBM_IO_CHNL_CORE_IOB2C4_DW_RDQST_MONOUT(HBM_IO_CHNL_CORE_IOB2C4_DW_RDQST_MONOUT), 
            .HBM_IO_CHNL_CORE_IOB2C4_DW_WDQS_MONOUT(HBM_IO_CHNL_CORE_IOB2C4_DW_WDQS_MONOUT), 
            .HBM_IO_CHNL_CORE_IOB2C4_DW_WDQST_MONOUT(HBM_IO_CHNL_CORE_IOB2C4_DW_WDQST_MONOUT), 
            .HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR(HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR), 
            .HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_CK(HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_CK), 
            .HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_RC(HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_RC), 
            .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DBI(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DBI), 
            .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR), 
            .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DM(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DM), 
            .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DQ(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DQ), 
            .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_PAR(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_PAR), 
            .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_RD(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_RD), 
            .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQSC(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQSC), 
            .HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQST(HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_WDQST), 
            .HBM_IO_CHNL_CORE_IOB2PHY_RX_STB(HBM_IO_CHNL_CORE_IOB2PHY_RX_STB), 
            .HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC(HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC)
	    );
    

endmodule


