

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'
================================================================
* Date:           Fri Jun  7 16:44:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.586 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   102409|   102409|  0.512 ms|  0.512 ms|  102409|  102409|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5  |   102407|   102407|         9|          1|          1|  102400|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [Conv.cpp:148->CNN.cpp:44]   --->   Operation 12 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 14 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten83 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 16 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten98 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 18 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten122 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten122"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln145 = store i5 0, i5 %n" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 22 'store' 'store_ln145' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten98"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln147 = store i7 0, i7 %y" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 24 'store' 'store_ln147' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten83"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln150 = store i5 0, i5 %k" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 26 'store' 'store_ln150' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln152 = store i3 0, i3 %j" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 27 'store' 'store_ln152' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln148 = store i16 0, i16 %s" [Conv.cpp:148->CNN.cpp:44]   --->   Operation 28 'store' 'store_ln148' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12.i319"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten83_load = load i8 %indvar_flatten83" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 30 'load' 'indvar_flatten83_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten98_load = load i14 %indvar_flatten98" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 31 'load' 'indvar_flatten98_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten122_load = load i17 %indvar_flatten122" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 32 'load' 'indvar_flatten122_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln145 = icmp_eq  i17 %indvar_flatten122_load, i17 102400" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 33 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%add_ln145 = add i17 %indvar_flatten122_load, i17 1" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 34 'add' 'add_ln145' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %for.inc45.i342, void %if.end.i.i.i.i345.preheader.exitStub" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 35 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.83ns)   --->   "%icmp_ln147 = icmp_eq  i14 %indvar_flatten98_load, i14 6400" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 36 'icmp' 'icmp_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.28ns)   --->   "%xor_ln145 = xor i1 %icmp_ln147, i1 1" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 37 'xor' 'xor_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.76ns)   --->   "%icmp_ln150 = icmp_eq  i8 %indvar_flatten83_load, i8 80" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 38 'icmp' 'icmp_ln150' <Predicate = (!icmp_ln145)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.28ns)   --->   "%and_ln145_1 = and i1 %icmp_ln150, i1 %xor_ln145" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 39 'and' 'and_ln145_1' <Predicate = (!icmp_ln145)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.28ns)   --->   "%or_ln147 = or i1 %and_ln145_1, i1 %icmp_ln147" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 40 'or' 'or_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.76ns)   --->   "%add_ln150_1 = add i8 %indvar_flatten83_load, i8 1" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 41 'add' 'add_ln150_1' <Predicate = (!icmp_ln145)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln150_1 = select i1 %or_ln147, i8 1, i8 %add_ln150_1" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 42 'select' 'select_ln150_1' <Predicate = (!icmp_ln145)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.83ns)   --->   "%add_ln147_1 = add i14 %indvar_flatten98_load, i14 1" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 43 'add' 'add_ln147_1' <Predicate = (!icmp_ln145)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.23ns)   --->   "%select_ln147_3 = select i1 %icmp_ln147, i14 1, i14 %add_ln147_1" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 44 'select' 'select_ln147_3' <Predicate = (!icmp_ln145)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln145 = store i17 %add_ln145, i17 %indvar_flatten122" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 45 'store' 'store_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln147 = store i14 %select_ln147_3, i14 %indvar_flatten98" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 46 'store' 'store_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln150 = store i8 %select_ln150_1, i8 %indvar_flatten83" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 47 'store' 'store_ln150' <Predicate = (!icmp_ln145)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [Conv.cpp:148->CNN.cpp:44]   --->   Operation 48 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 49 'load' 'k_load' <Predicate = (!or_ln147)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.67ns)   --->   "%icmp_ln152 = icmp_eq  i3 %j_load, i3 5" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 50 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.41ns)   --->   "%select_ln147 = select i1 %or_ln147, i5 0, i5 %k_load" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 51 'select' 'select_ln147' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln147)   --->   "%xor_ln147 = xor i1 %icmp_ln150, i1 1" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 52 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln147)   --->   "%or_ln147_1 = or i1 %icmp_ln147, i1 %xor_ln147" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 53 'or' 'or_ln147_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln147)   --->   "%and_ln145 = and i1 %xor_ln145, i1 %icmp_ln152" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 54 'and' 'and_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln147 = and i1 %and_ln145, i1 %or_ln147_1" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 55 'and' 'and_ln147' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln150 = add i5 %select_ln147, i5 1" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 56 'add' 'add_ln150' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln148)   --->   "%or_ln148 = or i1 %and_ln147, i1 %and_ln145_1" [Conv.cpp:148->CNN.cpp:44]   --->   Operation 57 'or' 'or_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln148)   --->   "%or_ln148_1 = or i1 %or_ln148, i1 %icmp_ln147" [Conv.cpp:148->CNN.cpp:44]   --->   Operation 58 'or' 'or_ln148_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln148 = select i1 %or_ln148_1, i3 0, i3 %j_load" [Conv.cpp:148->CNN.cpp:44]   --->   Operation 59 'select' 'select_ln148' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.41ns)   --->   "%select_ln150 = select i1 %and_ln147, i5 %add_ln150, i5 %select_ln147" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 60 'select' 'select_ln150' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i5 %select_ln150" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 61 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_161 = trunc i5 %select_ln150" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 62 'trunc' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [3/3] (0.99ns) (grouped into DSP with root node add_ln153_1)   --->   "%mul_ln152 = mul i11 %zext_ln150, i11 84" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 63 'mul' 'mul_ln152' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.67ns)   --->   "%add_ln152 = add i3 %select_ln148, i3 1" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 64 'add' 'add_ln152' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.67ns)   --->   "%icmp_ln152_1 = icmp_eq  i3 %add_ln152, i3 5" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 65 'icmp' 'icmp_ln152_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.78ns)   --->   "%icmp_ln150_1 = icmp_eq  i5 %select_ln150, i5 15" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 66 'icmp' 'icmp_ln150_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln152_1, void %new.latch.for.body12.i319.split, void %last.iter.for.body12.i319.split" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 67 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln150_1, void %new.latch.for.inc23.i322, void %last.iter.for.inc23.i322" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 68 'br' 'br_ln152' <Predicate = (icmp_ln152_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln152 = br void %new.latch.for.body12.i319.split" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 69 'br' 'br_ln152' <Predicate = (icmp_ln152_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln150 = store i5 %select_ln150, i5 %k" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 70 'store' 'store_ln150' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln152 = store i3 %add_ln152, i3 %j" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 71 'store' 'store_ln152' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 72 [2/3] (0.99ns) (grouped into DSP with root node add_ln153_1)   --->   "%mul_ln152 = mul i11 %zext_ln150, i11 84" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 72 'mul' 'mul_ln152' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.58>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 73 'load' 'y_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%n_load = load i5 %n" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 74 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.36ns)   --->   "%select_ln145 = select i1 %icmp_ln147, i7 0, i7 %y_load" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 75 'select' 'select_ln145' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln145_1 = add i5 %n_load, i5 1" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 76 'add' 'add_ln145_1' <Predicate = (icmp_ln147)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.41ns)   --->   "%select_ln145_1 = select i1 %icmp_ln147, i5 %add_ln145_1, i5 %n_load" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 77 'select' 'select_ln145_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.77ns)   --->   "%add_ln147 = add i7 %select_ln145, i7 1" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 78 'add' 'add_ln147' <Predicate = (and_ln145_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.36ns)   --->   "%select_ln147_1 = select i1 %and_ln145_1, i7 %add_ln147, i7 %select_ln145" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 79 'select' 'select_ln147_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty = trunc i5 %select_ln145_1" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 80 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 81 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl37_cast = zext i10 %p_shl" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 82 'zext' 'p_shl37_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 83 'bitconcatenate' 'p_shl21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl38_cast = zext i8 %p_shl21" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 84 'zext' 'p_shl38_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.78ns)   --->   "%empty_160 = add i11 %p_shl37_cast, i11 %p_shl38_cast" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 85 'add' 'empty_160' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i7 %select_ln147_1" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 86 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl22 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_161, i2 0" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 87 'bitconcatenate' 'p_shl22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl39_cast = zext i6 %p_shl22" [Conv.cpp:150->CNN.cpp:44]   --->   Operation 88 'zext' 'p_shl39_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/3] (0.00ns) (grouped into DSP with root node add_ln153_1)   --->   "%mul_ln152 = mul i11 %zext_ln150, i11 84" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 89 'mul' 'mul_ln152' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i3 %select_ln148" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 90 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln152_1 = zext i3 %select_ln148" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 91 'zext' 'zext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.77ns)   --->   "%add_ln153 = add i7 %select_ln147_1, i7 %zext_ln152_1" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 92 'add' 'add_ln153' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i7 %add_ln153" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 93 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln153_1 = add i11 %zext_ln153, i11 %mul_ln152" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 94 'add' 'add_ln153_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (0.79ns)   --->   "%add_ln153_2 = add i11 %empty_160, i11 %zext_ln150" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 95 'add' 'add_ln153_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln153_2 = zext i11 %add_ln153_2" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 96 'zext' 'zext_ln153_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln153_5 = add i11 %zext_ln152, i11 1260" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 97 'add' 'add_ln153_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln153_6 = add i11 %add_ln153_5, i11 %p_shl39_cast" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 98 'add' 'add_ln153_6' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln153_3 = zext i11 %add_ln153_6" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 99 'zext' 'zext_ln153_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.79ns)   --->   "%add_ln153_3 = add i12 %zext_ln153_3, i12 %zext_ln153_2" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 100 'add' 'add_ln153_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.79ns)   --->   "%add_ln155_1 = add i11 %zext_ln147, i11 %empty_160" [Conv.cpp:155->CNN.cpp:44]   --->   Operation 101 'add' 'add_ln155_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln145 = store i5 %select_ln145_1, i5 %n" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 102 'store' 'store_ln145' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln147 = store i7 %select_ln147_1, i7 %y" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 103 'store' 'store_ln147' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.88>
ST_6 : Operation 104 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln153_1 = add i11 %zext_ln153, i11 %mul_ln152" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 104 'add' 'add_ln153_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln153_1 = zext i11 %add_ln153_1" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 105 'zext' 'zext_ln153_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln153_4 = zext i12 %add_ln153_3" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 106 'zext' 'zext_ln153_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%Weights_addr_90 = getelementptr i16 %Weights, i64 0, i64 %zext_ln153_4" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 107 'getelementptr' 'Weights_addr_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [2/2] (1.23ns)   --->   "%Weights_load_90 = load i14 %Weights_addr_90" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 108 'load' 'Weights_load_90' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%OutPadConv5_addr = getelementptr i16 %OutPadConv5, i64 0, i64 %zext_ln153_1" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 109 'getelementptr' 'OutPadConv5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [2/2] (1.23ns)   --->   "%OutPadConv5_load = load i11 %OutPadConv5_addr" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 110 'load' 'OutPadConv5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1344> <RAM>

State 7 <SV = 6> <Delay = 2.23>
ST_7 : Operation 111 [1/2] (1.23ns)   --->   "%Weights_load_90 = load i14 %Weights_addr_90" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 111 'load' 'Weights_load_90' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln153 = sext i16 %Weights_load_90" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 112 'sext' 'sext_ln153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/2] (1.23ns)   --->   "%OutPadConv5_load = load i11 %OutPadConv5_addr" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 113 'load' 'OutPadConv5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1344> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln153_1 = sext i16 %OutPadConv5_load" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 114 'sext' 'sext_ln153_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [3/3] (0.99ns) (grouped into DSP with root node add_ln153_4)   --->   "%mul_ln153 = mul i24 %sext_ln153_1, i24 %sext_ln153" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 115 'mul' 'mul_ln153' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.04>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i5 %select_ln145_1" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 116 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.80ns)   --->   "%arrayidx37_sum = add i12 %zext_ln145, i12 2540" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 117 'add' 'arrayidx37_sum' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%arrayidx37_sum_cast = zext i12 %arrayidx37_sum" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 118 'zext' 'arrayidx37_sum_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i16 %Weights, i64 0, i64 %arrayidx37_sum_cast" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 119 'getelementptr' 'Weights_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 120 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 121 [2/3] (0.99ns) (grouped into DSP with root node add_ln153_4)   --->   "%mul_ln153 = mul i24 %sext_ln153_1, i24 %sext_ln153" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 121 'mul' 'mul_ln153' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%s_load = load i16 %s" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 122 'load' 's_load' <Predicate = (!or_ln147)> <Delay = 0.00>
ST_9 : Operation 123 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 123 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 124 [1/3] (0.00ns) (grouped into DSP with root node add_ln153_4)   --->   "%mul_ln153 = mul i24 %sext_ln153_1, i24 %sext_ln153" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 124 'mul' 'mul_ln153' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 125 [1/1] (0.35ns)   --->   "%select_ln147_2 = select i1 %or_ln147, i16 0, i16 %s_load" [Conv.cpp:147->CNN.cpp:44]   --->   Operation 125 'select' 'select_ln147_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln147_2, i8 0" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 126 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln153_4 = add i24 %shl_ln5, i24 %mul_ln153" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 127 'add' 'add_ln153_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 145 'ret' 'ret_ln0' <Predicate = (icmp_ln145)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.09>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_str"   --->   Operation 128 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102400, i64 102400, i64 102400"   --->   Operation 129 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%conv_i_i13_i93_i298 = sext i16 %Weights_load" [Conv.cpp:145->CNN.cpp:44]   --->   Operation 130 'sext' 'conv_i_i13_i93_i298' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln148 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:148->CNN.cpp:44]   --->   Operation 131 'specpipeline' 'specpipeline_ln148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln153_4 = add i24 %shl_ln5, i24 %mul_ln153" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 132 'add' 'add_ln153_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%s_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln153_4, i32 8, i32 23" [Conv.cpp:153->CNN.cpp:44]   --->   Operation 133 'partselect' 's_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i16 %s_3" [Conv.cpp:155->CNN.cpp:44]   --->   Operation 134 'sext' 'sext_ln155' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.85ns)   --->   "%add_ln155 = add i17 %sext_ln155, i17 %conv_i_i13_i93_i298" [Conv.cpp:155->CNN.cpp:44]   --->   Operation 135 'add' 'add_ln155' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln155, i32 16" [Conv.cpp:155->CNN.cpp:44]   --->   Operation 136 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i11 %add_ln155_1" [Conv.cpp:155->CNN.cpp:44]   --->   Operation 137 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%OutConv5_addr = getelementptr i16 %OutConv5, i64 0, i64 %zext_ln155" [Conv.cpp:155->CNN.cpp:44]   --->   Operation 138 'getelementptr' 'OutConv5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.85ns)   --->   "%add_ln155_2 = add i16 %Weights_load, i16 %s_3" [Conv.cpp:155->CNN.cpp:44]   --->   Operation 139 'add' 'add_ln155_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.35ns)   --->   "%select_ln155 = select i1 %tmp, i16 0, i16 %add_ln155_2" [Conv.cpp:155->CNN.cpp:44]   --->   Operation 140 'select' 'select_ln155' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln155 = store i16 %select_ln155, i11 %OutConv5_addr" [Conv.cpp:155->CNN.cpp:44]   --->   Operation 141 'store' 'store_ln155' <Predicate = (icmp_ln152_1 & icmp_ln150_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln152 = br void %new.latch.for.inc23.i322" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 142 'br' 'br_ln152' <Predicate = (icmp_ln152_1 & icmp_ln150_1)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln148 = store i16 %s_3, i16 %s" [Conv.cpp:148->CNN.cpp:44]   --->   Operation 143 'store' 'store_ln148' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.body12.i319" [Conv.cpp:152->CNN.cpp:44]   --->   Operation 144 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten122') [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten122' [13]  (0.427 ns)

 <State 2>: 2.512ns
The critical path consists of the following:
	'load' operation 14 bit ('indvar_flatten98_load', Conv.cpp:147->CNN.cpp:44) on local variable 'indvar_flatten98' [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln147', Conv.cpp:147->CNN.cpp:44) [37]  (0.831 ns)
	'xor' operation 1 bit ('xor_ln145', Conv.cpp:145->CNN.cpp:44) [39]  (0.287 ns)
	'and' operation 1 bit ('and_ln145_1', Conv.cpp:145->CNN.cpp:44) [42]  (0.287 ns)
	'or' operation 1 bit ('or_ln147', Conv.cpp:147->CNN.cpp:44) [46]  (0.287 ns)
	'select' operation 8 bit ('select_ln150_1', Conv.cpp:150->CNN.cpp:44) [122]  (0.393 ns)
	'store' operation 0 bit ('store_ln150', Conv.cpp:150->CNN.cpp:44) of variable 'select_ln150_1', Conv.cpp:150->CNN.cpp:44 on local variable 'indvar_flatten83' [129]  (0.427 ns)

 <State 3>: 2.613ns
The critical path consists of the following:
	'load' operation 5 bit ('k_load', Conv.cpp:147->CNN.cpp:44) on local variable 'k', Conv.cpp:150->CNN.cpp:44 [32]  (0.000 ns)
	'select' operation 5 bit ('select_ln147', Conv.cpp:147->CNN.cpp:44) [47]  (0.414 ns)
	'add' operation 5 bit ('add_ln150', Conv.cpp:150->CNN.cpp:44) [53]  (0.789 ns)
	'select' operation 5 bit ('select_ln150', Conv.cpp:150->CNN.cpp:44) [57]  (0.414 ns)
	'mul' operation 11 bit of DSP[81] ('mul_ln152', Conv.cpp:152->CNN.cpp:44) [75]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation 11 bit of DSP[81] ('mul_ln152', Conv.cpp:152->CNN.cpp:44) [75]  (0.996 ns)

 <State 5>: 3.586ns
The critical path consists of the following:
	'load' operation 5 bit ('n_load', Conv.cpp:145->CNN.cpp:44) on local variable 'n', Conv.cpp:145->CNN.cpp:44 [34]  (0.000 ns)
	'add' operation 5 bit ('add_ln145_1', Conv.cpp:145->CNN.cpp:44) [43]  (0.789 ns)
	'select' operation 5 bit ('select_ln145_1', Conv.cpp:145->CNN.cpp:44) [44]  (0.414 ns)
	'add' operation 11 bit ('empty_160', Conv.cpp:145->CNN.cpp:44) [64]  (0.787 ns)
	'add' operation 11 bit ('add_ln153_2', Conv.cpp:153->CNN.cpp:44) [83]  (0.798 ns)
	'add' operation 12 bit ('add_ln153_3', Conv.cpp:153->CNN.cpp:44) [88]  (0.798 ns)

 <State 6>: 1.882ns
The critical path consists of the following:
	'add' operation 11 bit of DSP[81] ('add_ln153_1', Conv.cpp:153->CNN.cpp:44) [81]  (0.645 ns)
	'getelementptr' operation 11 bit ('OutPadConv5_addr', Conv.cpp:153->CNN.cpp:44) [93]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv5_load', Conv.cpp:153->CNN.cpp:44) on array 'OutPadConv5' [94]  (1.237 ns)

 <State 7>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_90', Conv.cpp:153->CNN.cpp:44) on array 'Weights' [91]  (1.237 ns)
	'mul' operation 24 bit of DSP[99] ('mul_ln153', Conv.cpp:153->CNN.cpp:44) [96]  (0.996 ns)

 <State 8>: 2.046ns
The critical path consists of the following:
	'add' operation 12 bit ('arrayidx37_sum', Conv.cpp:145->CNN.cpp:44) [65]  (0.809 ns)
	'getelementptr' operation 14 bit ('Weights_addr', Conv.cpp:145->CNN.cpp:44) [67]  (0.000 ns)
	'load' operation 16 bit ('Weights_load', Conv.cpp:145->CNN.cpp:44) on array 'Weights' [68]  (1.237 ns)

 <State 9>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load', Conv.cpp:145->CNN.cpp:44) on array 'Weights' [68]  (1.237 ns)

 <State 10>: 3.092ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[99] ('add_ln153_4', Conv.cpp:153->CNN.cpp:44) [99]  (0.645 ns)
	'add' operation 16 bit ('add_ln155_2', Conv.cpp:155->CNN.cpp:44) [110]  (0.853 ns)
	'select' operation 16 bit ('select_ln155', Conv.cpp:155->CNN.cpp:44) [111]  (0.357 ns)
	'store' operation 0 bit ('store_ln155', Conv.cpp:155->CNN.cpp:44) of variable 'select_ln155', Conv.cpp:155->CNN.cpp:44 on array 'OutConv5' [116]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
