-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity maxpool_CIF_0_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_r_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_r_TVALID : IN STD_LOGIC;
    in_r_TREADY : OUT STD_LOGIC;
    out_r_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC );
end;


architecture behav of maxpool_CIF_0_2 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "maxpool_CIF_0_2_maxpool_CIF_0_2,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.592000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2697,HLS_SYN_LUT=6926,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (51 downto 0) := "0000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (51 downto 0) := "0000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (51 downto 0) := "0000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (51 downto 0) := "0000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (51 downto 0) := "0000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (51 downto 0) := "0000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (51 downto 0) := "0001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (51 downto 0) := "0010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (51 downto 0) := "0100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (51 downto 0) := "1000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv64_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010101";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv64_1A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011010";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv64_1B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011011";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv64_1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011100";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv64_1D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011101";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv64_1E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011110";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv64_1F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011111";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv63_1 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal IFMCH_curr : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal IFMDim_curr : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal in_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal out_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_state2 : BOOLEAN;
    signal ap_block_state3 : BOOLEAN;
    signal ap_block_state4 : BOOLEAN;
    signal ap_block_state5 : BOOLEAN;
    signal ap_block_state6 : BOOLEAN;
    signal ap_block_state7 : BOOLEAN;
    signal ap_block_state8 : BOOLEAN;
    signal valIn_data_fu_582_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_data_reg_845 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_data_1_fu_586_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_data_1_reg_851 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_data_2_fu_590_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_data_2_reg_857 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_data_3_fu_594_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_data_3_reg_863 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_data_4_fu_598_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_data_4_reg_868 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_data_5_fu_602_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_data_5_reg_874 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln153_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln153_reg_882 : STD_LOGIC_VECTOR (0 downto 0);
    signal KER_size_0_fu_626_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_0_reg_886 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal pool_out_bound_fu_634_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal pool_out_bound_reg_912 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln154_1_fu_648_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal KER_size_1_fu_678_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_1_reg_939 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal KER_bound_fu_682_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_bound_reg_944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal sub_fu_689_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_reg_949 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal sub131_fu_694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub131_reg_955 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub137_fu_700_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub137_reg_961 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_705_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_3_reg_966 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_5_fu_712_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_971 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_569_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln154_reg_976 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_573_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln154_1_reg_981 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln155_fu_727_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln155_reg_989 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal select_ln155_fu_744_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln155_reg_994 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln155_1_fu_768_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln155_1_reg_999 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln155_2_fu_776_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln155_2_reg_1004 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln156_fu_784_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln156_reg_1009 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln157_fu_793_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln157_reg_1017 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal trunc_ln158_fu_812_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln158_reg_1022 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln158_fu_816_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln158_reg_1027 : STD_LOGIC_VECTOR (30 downto 0);
    signal cmp132_not_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp132_not_reg_1032 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_ce0 : STD_LOGIC;
    signal buf_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_ce1 : STD_LOGIC;
    signal buf_we1 : STD_LOGIC;
    signal buf_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_1_ce0 : STD_LOGIC;
    signal buf_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_1_ce1 : STD_LOGIC;
    signal buf_1_we1 : STD_LOGIC;
    signal buf_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_2_ce0 : STD_LOGIC;
    signal buf_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_2_ce1 : STD_LOGIC;
    signal buf_2_we1 : STD_LOGIC;
    signal buf_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_3_ce0 : STD_LOGIC;
    signal buf_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_3_ce1 : STD_LOGIC;
    signal buf_3_we1 : STD_LOGIC;
    signal buf_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_4_ce0 : STD_LOGIC;
    signal buf_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_4_ce1 : STD_LOGIC;
    signal buf_4_we1 : STD_LOGIC;
    signal buf_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_5_ce0 : STD_LOGIC;
    signal buf_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_5_ce1 : STD_LOGIC;
    signal buf_5_we1 : STD_LOGIC;
    signal buf_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_6_ce0 : STD_LOGIC;
    signal buf_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_6_ce1 : STD_LOGIC;
    signal buf_6_we1 : STD_LOGIC;
    signal buf_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_7_ce0 : STD_LOGIC;
    signal buf_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buf_7_ce1 : STD_LOGIC;
    signal buf_7_we1 : STD_LOGIC;
    signal buf_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_ce0 : STD_LOGIC;
    signal acc_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal acc_ce1 : STD_LOGIC;
    signal acc_we1 : STD_LOGIC;
    signal acc_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_idle : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_ready : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_done : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_idle : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_ready : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TREADY : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_in_r_TREADY : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TVALID : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_done : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_idle : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_ready : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_in_r_TREADY : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_done : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_idle : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_ready : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TREADY : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TVALID : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_idle : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce0 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_we1 : STD_LOGIC;
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten6_reg_482 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln155_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal xp_reg_493 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln157_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal icmp_ln125_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal yp_fu_190 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal yp_1_fu_827_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal num_img_fu_194 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal indvar_flatten20_fu_198 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    signal grp_fu_569_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_569_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_573_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_573_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln154_fu_686_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln156_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln155_1_fu_752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp130_not_mid1_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp130_not29_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln158_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln157_fu_804_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal regslice_both_out_r_U_apdone_blk : STD_LOGIC;
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal regslice_both_in_r_U_apdone_blk : STD_LOGIC;
    signal in_r_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal in_r_TVALID_int_regslice : STD_LOGIC;
    signal in_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_r_U_ack_in : STD_LOGIC;
    signal out_r_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal out_r_TVALID_int_regslice : STD_LOGIC;
    signal out_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_r_U_vld_out : STD_LOGIC;
    signal grp_fu_569_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_573_p00 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_7_ce1 : OUT STD_LOGIC;
        buf_7_we1 : OUT STD_LOGIC;
        buf_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_6_ce1 : OUT STD_LOGIC;
        buf_6_we1 : OUT STD_LOGIC;
        buf_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_5_ce1 : OUT STD_LOGIC;
        buf_5_we1 : OUT STD_LOGIC;
        buf_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_4_ce1 : OUT STD_LOGIC;
        buf_4_we1 : OUT STD_LOGIC;
        buf_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_3_ce1 : OUT STD_LOGIC;
        buf_3_we1 : OUT STD_LOGIC;
        buf_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_2_ce1 : OUT STD_LOGIC;
        buf_2_we1 : OUT STD_LOGIC;
        buf_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_1_ce1 : OUT STD_LOGIC;
        buf_1_we1 : OUT STD_LOGIC;
        buf_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_r_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_r_ce1 : OUT STD_LOGIC;
        buf_r_we1 : OUT STD_LOGIC;
        buf_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_TVALID : IN STD_LOGIC;
        out_r_TREADY : IN STD_LOGIC;
        KER_bound : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        in_r_TREADY : OUT STD_LOGIC;
        out_r_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_r_TVALID : OUT STD_LOGIC );
    end component;


    component maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_TVALID : IN STD_LOGIC;
        IFMCH_curr_load : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln154 : IN STD_LOGIC_VECTOR (32 downto 0);
        in_r_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        in_r_TREADY : OUT STD_LOGIC;
        acc_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        acc_ce0 : OUT STD_LOGIC;
        acc_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        acc_ce1 : OUT STD_LOGIC;
        acc_we1 : OUT STD_LOGIC;
        acc_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_r_TREADY : IN STD_LOGIC;
        IFMCH_curr_load : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln154 : IN STD_LOGIC_VECTOR (62 downto 0);
        acc_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        acc_ce1 : OUT STD_LOGIC;
        acc_we1 : OUT STD_LOGIC;
        acc_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sub131 : IN STD_LOGIC_VECTOR (31 downto 0);
        cmp132_not : IN STD_LOGIC_VECTOR (0 downto 0);
        select_ln155_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buf_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_7_ce0 : OUT STD_LOGIC;
        buf_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_7_ce1 : OUT STD_LOGIC;
        buf_7_we1 : OUT STD_LOGIC;
        buf_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_6_ce0 : OUT STD_LOGIC;
        buf_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_6_ce1 : OUT STD_LOGIC;
        buf_6_we1 : OUT STD_LOGIC;
        buf_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_5_ce0 : OUT STD_LOGIC;
        buf_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_5_ce1 : OUT STD_LOGIC;
        buf_5_we1 : OUT STD_LOGIC;
        buf_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_4_ce0 : OUT STD_LOGIC;
        buf_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_4_ce1 : OUT STD_LOGIC;
        buf_4_we1 : OUT STD_LOGIC;
        buf_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_3_ce0 : OUT STD_LOGIC;
        buf_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_3_ce1 : OUT STD_LOGIC;
        buf_3_we1 : OUT STD_LOGIC;
        buf_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_2_ce0 : OUT STD_LOGIC;
        buf_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_2_ce1 : OUT STD_LOGIC;
        buf_2_we1 : OUT STD_LOGIC;
        buf_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_1_ce0 : OUT STD_LOGIC;
        buf_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_1_ce1 : OUT STD_LOGIC;
        buf_1_we1 : OUT STD_LOGIC;
        buf_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_r_ce0 : OUT STD_LOGIC;
        buf_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_r_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_r_ce1 : OUT STD_LOGIC;
        buf_r_we1 : OUT STD_LOGIC;
        buf_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sub137 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_r_TVALID : OUT STD_LOGIC );
    end component;


    component maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_7_ce0 : OUT STD_LOGIC;
        buf_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_7_ce1 : OUT STD_LOGIC;
        buf_7_we1 : OUT STD_LOGIC;
        buf_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_6_ce0 : OUT STD_LOGIC;
        buf_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_6_ce1 : OUT STD_LOGIC;
        buf_6_we1 : OUT STD_LOGIC;
        buf_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_5_ce0 : OUT STD_LOGIC;
        buf_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_5_ce1 : OUT STD_LOGIC;
        buf_5_we1 : OUT STD_LOGIC;
        buf_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_4_ce0 : OUT STD_LOGIC;
        buf_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_4_ce1 : OUT STD_LOGIC;
        buf_4_we1 : OUT STD_LOGIC;
        buf_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_3_ce0 : OUT STD_LOGIC;
        buf_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_3_ce1 : OUT STD_LOGIC;
        buf_3_we1 : OUT STD_LOGIC;
        buf_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_2_ce0 : OUT STD_LOGIC;
        buf_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_2_ce1 : OUT STD_LOGIC;
        buf_2_we1 : OUT STD_LOGIC;
        buf_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_1_ce0 : OUT STD_LOGIC;
        buf_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_1_ce1 : OUT STD_LOGIC;
        buf_1_we1 : OUT STD_LOGIC;
        buf_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_r_ce0 : OUT STD_LOGIC;
        buf_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_r_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buf_r_ce1 : OUT STD_LOGIC;
        buf_r_we1 : OUT STD_LOGIC;
        buf_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (2 downto 0);
        acc_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        acc_ce1 : OUT STD_LOGIC;
        acc_we1 : OUT STD_LOGIC;
        acc_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component maxpool_CIF_0_2_mul_31ns_32ns_63_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component maxpool_CIF_0_2_mul_32ns_31ns_63_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component maxpool_CIF_0_2_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component maxpool_CIF_0_2_acc_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component maxpool_CIF_0_2_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    buf_U : component maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_address0,
        ce0 => buf_ce0,
        q0 => buf_q0,
        address1 => buf_address1,
        ce1 => buf_ce1,
        we1 => buf_we1,
        d1 => buf_d1);

    buf_1_U : component maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_1_address0,
        ce0 => buf_1_ce0,
        q0 => buf_1_q0,
        address1 => buf_1_address1,
        ce1 => buf_1_ce1,
        we1 => buf_1_we1,
        d1 => buf_1_d1);

    buf_2_U : component maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2_address0,
        ce0 => buf_2_ce0,
        q0 => buf_2_q0,
        address1 => buf_2_address1,
        ce1 => buf_2_ce1,
        we1 => buf_2_we1,
        d1 => buf_2_d1);

    buf_3_U : component maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_3_address0,
        ce0 => buf_3_ce0,
        q0 => buf_3_q0,
        address1 => buf_3_address1,
        ce1 => buf_3_ce1,
        we1 => buf_3_we1,
        d1 => buf_3_d1);

    buf_4_U : component maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_4_address0,
        ce0 => buf_4_ce0,
        q0 => buf_4_q0,
        address1 => buf_4_address1,
        ce1 => buf_4_ce1,
        we1 => buf_4_we1,
        d1 => buf_4_d1);

    buf_5_U : component maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_5_address0,
        ce0 => buf_5_ce0,
        q0 => buf_5_q0,
        address1 => buf_5_address1,
        ce1 => buf_5_ce1,
        we1 => buf_5_we1,
        d1 => buf_5_d1);

    buf_6_U : component maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_6_address0,
        ce0 => buf_6_ce0,
        q0 => buf_6_q0,
        address1 => buf_6_address1,
        ce1 => buf_6_ce1,
        we1 => buf_6_we1,
        d1 => buf_6_d1);

    buf_7_U : component maxpool_CIF_0_2_buf_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_7_address0,
        ce0 => buf_7_ce0,
        q0 => buf_7_q0,
        address1 => buf_7_address1,
        ce1 => buf_7_ce1,
        we1 => buf_7_we1,
        d1 => buf_7_d1);

    acc_U : component maxpool_CIF_0_2_acc_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address0,
        ce0 => acc_ce0,
        q0 => acc_q0,
        address1 => acc_address1,
        ce1 => acc_ce1,
        we1 => acc_we1,
        d1 => acc_d1,
        q1 => acc_q1);

    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504 : component maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start,
        ap_done => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done,
        ap_idle => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_idle,
        ap_ready => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_ready,
        buf_7_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_address1,
        buf_7_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_ce1,
        buf_7_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_we1,
        buf_7_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_d1,
        buf_6_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_address1,
        buf_6_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_ce1,
        buf_6_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_we1,
        buf_6_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_d1,
        buf_5_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_address1,
        buf_5_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_ce1,
        buf_5_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_we1,
        buf_5_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_d1,
        buf_4_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_address1,
        buf_4_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_ce1,
        buf_4_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_we1,
        buf_4_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_d1,
        buf_3_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_address1,
        buf_3_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_ce1,
        buf_3_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_we1,
        buf_3_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_d1,
        buf_2_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_address1,
        buf_2_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_ce1,
        buf_2_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_we1,
        buf_2_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_d1,
        buf_1_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_address1,
        buf_1_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_ce1,
        buf_1_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_we1,
        buf_1_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_d1,
        buf_r_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_address1,
        buf_r_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_ce1,
        buf_r_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1,
        buf_r_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_d1);

    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516 : component maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start,
        ap_done => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_done,
        ap_idle => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_idle,
        ap_ready => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_ready,
        in_r_TVALID => in_r_TVALID_int_regslice,
        out_r_TREADY => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TREADY,
        KER_bound => KER_bound_reg_944,
        in_r_TDATA => in_r_TDATA_int_regslice,
        in_r_TREADY => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_in_r_TREADY,
        out_r_TDATA => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TDATA,
        out_r_TVALID => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TVALID);

    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525 : component maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start,
        ap_done => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_done,
        ap_idle => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_idle,
        ap_ready => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_ready,
        in_r_TVALID => in_r_TVALID_int_regslice,
        IFMCH_curr_load => IFMCH_curr,
        zext_ln154 => tmp_3_reg_966,
        in_r_TDATA => in_r_TDATA_int_regslice,
        in_r_TREADY => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_in_r_TREADY,
        acc_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address0,
        acc_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce0,
        acc_q0 => acc_q0,
        acc_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1,
        acc_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce1,
        acc_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_we1,
        acc_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1);

    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534 : component maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start,
        ap_done => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_done,
        ap_idle => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_idle,
        ap_ready => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_ready,
        out_r_TREADY => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TREADY,
        IFMCH_curr_load => IFMCH_curr,
        mul_ln154 => mul_ln154_reg_976,
        acc_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_address1,
        acc_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_ce1,
        acc_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1,
        acc_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_d1,
        sub131 => sub131_reg_955,
        cmp132_not => cmp132_not_reg_1032,
        select_ln155_1 => select_ln155_1_reg_999,
        buf_7_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address0,
        buf_7_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce0,
        buf_7_q0 => buf_7_q0,
        buf_7_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address1,
        buf_7_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce1,
        buf_7_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_we1,
        buf_7_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_d1,
        buf_6_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address0,
        buf_6_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce0,
        buf_6_q0 => buf_6_q0,
        buf_6_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address1,
        buf_6_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce1,
        buf_6_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_we1,
        buf_6_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_d1,
        buf_5_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address0,
        buf_5_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce0,
        buf_5_q0 => buf_5_q0,
        buf_5_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address1,
        buf_5_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce1,
        buf_5_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_we1,
        buf_5_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_d1,
        buf_4_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address0,
        buf_4_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce0,
        buf_4_q0 => buf_4_q0,
        buf_4_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address1,
        buf_4_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce1,
        buf_4_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_we1,
        buf_4_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_d1,
        buf_3_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address0,
        buf_3_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce0,
        buf_3_q0 => buf_3_q0,
        buf_3_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address1,
        buf_3_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce1,
        buf_3_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_we1,
        buf_3_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_d1,
        buf_2_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address0,
        buf_2_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce0,
        buf_2_q0 => buf_2_q0,
        buf_2_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address1,
        buf_2_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce1,
        buf_2_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_we1,
        buf_2_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_d1,
        buf_1_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address0,
        buf_1_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce0,
        buf_1_q0 => buf_1_q0,
        buf_1_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address1,
        buf_1_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce1,
        buf_1_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_we1,
        buf_1_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_d1,
        buf_r_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0,
        buf_r_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce0,
        buf_r_q0 => buf_q0,
        buf_r_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address1,
        buf_r_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce1,
        buf_r_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_we1,
        buf_r_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_d1,
        sub137 => sub137_reg_961,
        out_r_TDATA => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA,
        out_r_TVALID => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TVALID);

    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555 : component maxpool_CIF_0_2_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start,
        ap_done => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done,
        ap_idle => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_idle,
        ap_ready => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready,
        buf_7_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address0,
        buf_7_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce0,
        buf_7_q0 => buf_7_q0,
        buf_7_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address1,
        buf_7_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce1,
        buf_7_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_we1,
        buf_7_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_d1,
        buf_6_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address0,
        buf_6_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce0,
        buf_6_q0 => buf_6_q0,
        buf_6_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address1,
        buf_6_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce1,
        buf_6_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_we1,
        buf_6_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_d1,
        buf_5_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address0,
        buf_5_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce0,
        buf_5_q0 => buf_5_q0,
        buf_5_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address1,
        buf_5_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce1,
        buf_5_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_we1,
        buf_5_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_d1,
        buf_4_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address0,
        buf_4_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce0,
        buf_4_q0 => buf_4_q0,
        buf_4_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address1,
        buf_4_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce1,
        buf_4_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_we1,
        buf_4_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_d1,
        buf_3_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address0,
        buf_3_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce0,
        buf_3_q0 => buf_3_q0,
        buf_3_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address1,
        buf_3_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce1,
        buf_3_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_we1,
        buf_3_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_d1,
        buf_2_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address0,
        buf_2_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce0,
        buf_2_q0 => buf_2_q0,
        buf_2_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address1,
        buf_2_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce1,
        buf_2_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_we1,
        buf_2_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_d1,
        buf_1_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address0,
        buf_1_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce0,
        buf_1_q0 => buf_1_q0,
        buf_1_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address1,
        buf_1_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce1,
        buf_1_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_we1,
        buf_1_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_d1,
        buf_r_address0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0,
        buf_r_ce0 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce0,
        buf_r_q0 => buf_q0,
        buf_r_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1,
        buf_r_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1,
        buf_r_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_we1,
        buf_r_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1,
        empty => trunc_ln158_reg_1022,
        acc_address1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_address1,
        acc_ce1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1,
        acc_we1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_we1,
        acc_d1 => grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_d1,
        acc_q1 => acc_q1);

    mul_31ns_32ns_63_2_1_U45 : component maxpool_CIF_0_2_mul_31ns_32ns_63_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_569_p0,
        din1 => grp_fu_569_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_569_p2);

    mul_32ns_31ns_63_2_1_U46 : component maxpool_CIF_0_2_mul_32ns_31ns_63_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 31,
        dout_WIDTH => 63)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_573_p0,
        din1 => grp_fu_573_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_573_p2);

    mul_32s_32s_32_1_1_U47 : component maxpool_CIF_0_2_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => valIn_data_4_reg_868,
        din1 => valIn_data_2_reg_857,
        dout => KER_size_0_fu_626_p2);

    mul_32s_32s_32_1_1_U48 : component maxpool_CIF_0_2_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => KER_size_0_reg_886,
        din1 => valIn_data_2_reg_857,
        dout => KER_size_1_fu_678_p2);

    mul_32s_32s_32_1_1_U49 : component maxpool_CIF_0_2_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => KER_size_1_reg_939,
        din1 => valIn_data_3_reg_863,
        dout => KER_bound_fu_682_p2);

    regslice_both_in_r_U : component maxpool_CIF_0_2_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_r_TDATA,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_r_U_ack_in,
        data_out => in_r_TDATA_int_regslice,
        vld_out => in_r_TVALID_int_regslice,
        ack_out => in_r_TREADY_int_regslice,
        apdone_blk => regslice_both_in_r_U_apdone_blk);

    regslice_both_out_r_U : component maxpool_CIF_0_2_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_r_TDATA_int_regslice,
        vld_in => out_r_TVALID_int_regslice,
        ack_in => out_r_TREADY_int_regslice,
        data_out => out_r_TDATA,
        vld_out => regslice_both_out_r_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_r_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (out_r_TREADY_int_regslice = ap_const_logic_1))) then 
                    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_ready = ap_const_logic_1)) then 
                    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln157_fu_788_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_ready = ap_const_logic_1)) then 
                    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_ready = ap_const_logic_1)) then 
                    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln157_fu_788_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_ready = ap_const_logic_1)) then 
                    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_ready = ap_const_logic_1)) then 
                    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten20_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state40) and (icmp_ln153_reg_882 = ap_const_lv1_1))) then 
                indvar_flatten20_fu_198 <= ap_const_lv63_0;
            elsif (((icmp_ln157_fu_788_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                indvar_flatten20_fu_198 <= add_ln155_reg_989;
            end if; 
        end if;
    end process;

    indvar_flatten6_reg_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
                indvar_flatten6_reg_482 <= add_ln157_reg_1017;
            elsif (((icmp_ln155_fu_722_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state46))) then 
                indvar_flatten6_reg_482 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    num_img_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state40) and (icmp_ln153_reg_882 = ap_const_lv1_1))) then 
                num_img_fu_194 <= ap_const_lv32_0;
            elsif (((icmp_ln157_fu_788_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                num_img_fu_194 <= select_ln155_2_reg_1004;
            end if; 
        end if;
    end process;

    xp_reg_493_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
                xp_reg_493 <= add_ln158_reg_1027;
            elsif (((icmp_ln155_fu_722_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state46))) then 
                xp_reg_493 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    yp_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state40) and (icmp_ln153_reg_882 = ap_const_lv1_1))) then 
                yp_fu_190 <= ap_const_lv31_0;
            elsif (((icmp_ln157_fu_788_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                yp_fu_190 <= yp_1_fu_827_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln125_fu_606_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (out_r_TREADY_int_regslice = ap_const_logic_1))) then
                IFMCH_curr <= valIn_data_4_reg_868;
                IFMDim_curr <= valIn_data_5_reg_874;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state42)) then
                KER_bound_reg_944 <= KER_bound_fu_682_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                KER_size_0_reg_886 <= KER_size_0_fu_626_p2;
                pool_out_bound_reg_912 <= IFMDim_curr(31 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                KER_size_1_reg_939 <= KER_size_1_fu_678_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                add_ln155_reg_989 <= add_ln155_fu_727_p2;
                select_ln155_1_reg_999 <= select_ln155_1_fu_768_p3;
                select_ln155_2_reg_1004 <= select_ln155_2_fu_776_p3;
                select_ln155_reg_994 <= select_ln155_fu_744_p3;
                    zext_ln156_reg_1009(30 downto 0) <= zext_ln156_fu_784_p1(30 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                add_ln157_reg_1017 <= add_ln157_fu_793_p2;
                add_ln158_reg_1027 <= add_ln158_fu_816_p2;
                cmp132_not_reg_1032 <= cmp132_not_fu_822_p2;
                trunc_ln158_reg_1022 <= trunc_ln158_fu_812_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                icmp_ln153_reg_882 <= icmp_ln153_fu_621_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                mul_ln154_1_reg_981 <= grp_fu_573_p2;
                mul_ln154_reg_976 <= grp_fu_569_p2;
                sub131_reg_955 <= sub131_fu_694_p2;
                sub137_reg_961 <= sub137_fu_700_p2;
                sub_reg_949 <= sub_fu_689_p2;
                    tmp_3_reg_966(32 downto 1) <= tmp_3_fu_705_p3(32 downto 1);
                    tmp_5_reg_971(31 downto 1) <= tmp_5_fu_712_p3(31 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                valIn_data_1_reg_851 <= valIn_data_1_fu_586_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                valIn_data_2_reg_857 <= valIn_data_2_fu_590_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                valIn_data_3_reg_863 <= valIn_data_3_fu_594_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                valIn_data_4_reg_868 <= valIn_data_4_fu_598_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                valIn_data_5_reg_874 <= valIn_data_5_fu_602_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                valIn_data_reg_845 <= valIn_data_fu_582_p1;
            end if;
        end if;
    end process;
    tmp_3_reg_966(0) <= '0';
    tmp_5_reg_971(0) <= '0';
    zext_ln156_reg_1009(31) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_block_state1, ap_block_state2, ap_block_state3, ap_block_state4, ap_block_state5, ap_block_state6, ap_block_state7, ap_block_state8, icmp_ln153_reg_882, ap_CS_fsm_state40, ap_CS_fsm_state46, ap_CS_fsm_state47, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_done, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_done, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_done, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done, icmp_ln155_fu_722_p2, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state44, icmp_ln157_fu_788_p2, ap_CS_fsm_state48, ap_CS_fsm_state51, regslice_both_out_r_U_apdone_blk, ap_CS_fsm_state52, out_r_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_const_boolean_1 = ap_block_state1) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((ap_const_boolean_1 = ap_block_state2) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((ap_const_boolean_1 = ap_block_state3) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((ap_const_boolean_1 = ap_block_state4) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((ap_const_boolean_1 = ap_block_state5) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((ap_const_boolean_1 = ap_block_state6) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((ap_const_boolean_1 = ap_block_state7) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if ((not(((ap_const_boolean_1 = ap_block_state8) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (out_r_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state40) and (icmp_ln153_reg_882 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((icmp_ln155_fu_722_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state47 => 
                if (((icmp_ln157_fu_788_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state48 => 
                if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state51 => 
                if (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state52 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and (regslice_both_out_r_U_apdone_blk = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    acc_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state40, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_address1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state48, ap_CS_fsm_state51, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            acc_address1 <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            acc_address1 <= ap_const_lv64_1E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            acc_address1 <= ap_const_lv64_1D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            acc_address1 <= ap_const_lv64_1C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            acc_address1 <= ap_const_lv64_1B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            acc_address1 <= ap_const_lv64_1A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            acc_address1 <= ap_const_lv64_19(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            acc_address1 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            acc_address1 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            acc_address1 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            acc_address1 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            acc_address1 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            acc_address1 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            acc_address1 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            acc_address1 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            acc_address1 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            acc_address1 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            acc_address1 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            acc_address1 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            acc_address1 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            acc_address1 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            acc_address1 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            acc_address1 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            acc_address1 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            acc_address1 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            acc_address1 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            acc_address1 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            acc_address1 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            acc_address1 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            acc_address1 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            acc_address1 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            acc_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            acc_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            acc_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            acc_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_address1;
        else 
            acc_address1 <= "XXXXX";
        end if; 
    end process;


    acc_ce0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce0, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            acc_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce0;
        else 
            acc_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    acc_ce1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state40, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state48, ap_CS_fsm_state51, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, out_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 
    = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state40) or ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (out_r_TREADY_int_regslice = ap_const_logic_1)))) then 
            acc_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            acc_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            acc_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            acc_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_ce1;
        else 
            acc_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    acc_d1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state40, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_d1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state48, ap_CS_fsm_state51, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 
    = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            acc_d1 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            acc_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            acc_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            acc_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_d1;
        else 
            acc_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    acc_we1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state40, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_we1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state48, ap_CS_fsm_state51, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, out_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 
    = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state40) or ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (out_r_TREADY_int_regslice = ap_const_logic_1)))) then 
            acc_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            acc_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_acc_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            acc_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_acc_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            acc_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_acc_we1;
        else 
            acc_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln155_1_fu_752_p2 <= std_logic_vector(unsigned(num_img_fu_194) + unsigned(ap_const_lv32_1));
    add_ln155_fu_727_p2 <= std_logic_vector(unsigned(indvar_flatten20_fu_198) + unsigned(ap_const_lv63_1));
    add_ln157_fu_793_p2 <= std_logic_vector(unsigned(indvar_flatten6_reg_482) + unsigned(ap_const_lv32_1));
    add_ln158_fu_816_p2 <= std_logic_vector(unsigned(select_ln157_fu_804_p3) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done)
    begin
        if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1, out_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state1) or (out_r_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2, out_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state2) or (out_r_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3, out_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state3) or (out_r_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;

    ap_ST_fsm_state44_blk_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_done)
    begin
        if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;

    ap_ST_fsm_state48_blk_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_done)
    begin
        if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state48_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state48_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state49_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4, out_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state4) or (out_r_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state50_blk_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done)
    begin
        if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state50_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state50_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state51_blk_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_done)
    begin
        if ((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state51_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state51_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state52_blk_assign_proc : process(regslice_both_out_r_U_apdone_blk)
    begin
        if ((regslice_both_out_r_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state52_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state52_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5, out_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state5) or (out_r_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6, out_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state6) or (out_r_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7, out_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state7) or (out_r_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8, out_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state8) or (out_r_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(out_r_TREADY_int_regslice)
    begin
        if ((out_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(in_r_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
                ap_block_state1 <= ((out_r_TREADY_int_regslice = ap_const_logic_0) or (in_r_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state2_assign_proc : process(in_r_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
                ap_block_state2 <= ((out_r_TREADY_int_regslice = ap_const_logic_0) or (in_r_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state3_assign_proc : process(in_r_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
                ap_block_state3 <= ((out_r_TREADY_int_regslice = ap_const_logic_0) or (in_r_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(in_r_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
                ap_block_state4 <= ((out_r_TREADY_int_regslice = ap_const_logic_0) or (in_r_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state5_assign_proc : process(in_r_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
                ap_block_state5 <= ((out_r_TREADY_int_regslice = ap_const_logic_0) or (in_r_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(in_r_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
                ap_block_state6 <= ((out_r_TREADY_int_regslice = ap_const_logic_0) or (in_r_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(in_r_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
                ap_block_state7 <= ((out_r_TREADY_int_regslice = ap_const_logic_0) or (in_r_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(in_r_TVALID_int_regslice, out_r_TREADY_int_regslice)
    begin
                ap_block_state8 <= ((out_r_TREADY_int_regslice = ap_const_logic_0) or (in_r_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    buf_1_address0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_1_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_1_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address0;
        else 
            buf_1_address0 <= "XXXXX";
        end if; 
    end process;


    buf_1_address1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_1_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_1_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_1_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_address1;
        else 
            buf_1_address1 <= "XXXXX";
        end if; 
    end process;


    buf_1_ce0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_1_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_1_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce0;
        else 
            buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_ce1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_1_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_1_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_1_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_ce1;
        else 
            buf_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_d1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_d1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_1_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_1_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_1_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_d1;
        else 
            buf_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_1_we1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_we1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_1_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_1_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_1_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_1_we1;
        else 
            buf_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_address0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_2_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_2_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address0;
        else 
            buf_2_address0 <= "XXXXX";
        end if; 
    end process;


    buf_2_address1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_2_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_2_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_2_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_address1;
        else 
            buf_2_address1 <= "XXXXX";
        end if; 
    end process;


    buf_2_ce0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_2_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_2_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce0;
        else 
            buf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_ce1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_2_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_2_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_2_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_ce1;
        else 
            buf_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_d1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_d1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_2_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_2_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_2_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_d1;
        else 
            buf_2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_2_we1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_we1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_2_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_2_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_2_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_2_we1;
        else 
            buf_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_3_address0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_3_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_3_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address0;
        else 
            buf_3_address0 <= "XXXXX";
        end if; 
    end process;


    buf_3_address1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_3_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_3_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_3_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_address1;
        else 
            buf_3_address1 <= "XXXXX";
        end if; 
    end process;


    buf_3_ce0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_3_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_3_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce0;
        else 
            buf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_3_ce1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_3_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_3_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_3_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_ce1;
        else 
            buf_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_3_d1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_d1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_3_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_3_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_3_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_d1;
        else 
            buf_3_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_3_we1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_we1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_3_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_3_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_3_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_3_we1;
        else 
            buf_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_4_address0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_4_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_4_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address0;
        else 
            buf_4_address0 <= "XXXXX";
        end if; 
    end process;


    buf_4_address1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_4_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_4_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_4_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_address1;
        else 
            buf_4_address1 <= "XXXXX";
        end if; 
    end process;


    buf_4_ce0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_4_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_4_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce0;
        else 
            buf_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_4_ce1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_4_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_4_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_4_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_ce1;
        else 
            buf_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_4_d1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_d1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_4_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_4_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_4_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_d1;
        else 
            buf_4_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_4_we1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_we1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_4_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_4_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_4_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_4_we1;
        else 
            buf_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_5_address0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_5_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_5_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address0;
        else 
            buf_5_address0 <= "XXXXX";
        end if; 
    end process;


    buf_5_address1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_5_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_5_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_5_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_address1;
        else 
            buf_5_address1 <= "XXXXX";
        end if; 
    end process;


    buf_5_ce0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_5_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_5_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce0;
        else 
            buf_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_5_ce1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_5_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_5_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_5_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_ce1;
        else 
            buf_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_5_d1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_d1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_5_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_5_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_5_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_d1;
        else 
            buf_5_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_5_we1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_we1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_5_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_5_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_5_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_5_we1;
        else 
            buf_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_6_address0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_6_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_6_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address0;
        else 
            buf_6_address0 <= "XXXXX";
        end if; 
    end process;


    buf_6_address1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_6_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_6_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_6_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_address1;
        else 
            buf_6_address1 <= "XXXXX";
        end if; 
    end process;


    buf_6_ce0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_6_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_6_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce0;
        else 
            buf_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_6_ce1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_6_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_6_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_6_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_ce1;
        else 
            buf_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_6_d1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_d1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_6_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_6_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_6_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_d1;
        else 
            buf_6_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_6_we1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_we1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_6_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_6_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_6_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_6_we1;
        else 
            buf_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_7_address0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_7_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_7_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address0;
        else 
            buf_7_address0 <= "XXXXX";
        end if; 
    end process;


    buf_7_address1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_7_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_7_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_7_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_address1;
        else 
            buf_7_address1 <= "XXXXX";
        end if; 
    end process;


    buf_7_ce0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_7_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_7_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce0;
        else 
            buf_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_7_ce1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_7_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_7_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_7_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_ce1;
        else 
            buf_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_7_d1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_d1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_7_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_7_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_7_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_d1;
        else 
            buf_7_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_7_we1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_we1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_7_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_7_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_7_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_7_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_7_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_7_we1;
        else 
            buf_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_address0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_address0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address0;
        else 
            buf_address0 <= "XXXXX";
        end if; 
    end process;


    buf_address1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_address1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_address1;
        else 
            buf_address1 <= "XXXXX";
        end if; 
    end process;


    buf_ce0_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce0, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce0, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_ce0 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce0;
        else 
            buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_ce1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_ce1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_ce1;
        else 
            buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_d1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_d1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_d1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_d1;
        else 
            buf_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_we1_assign_proc : process(grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_we1, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_we1, ap_CS_fsm_state50, ap_CS_fsm_state10, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            buf_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_buf_r_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            buf_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_buf_r_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_we1 <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_buf_r_we1;
        else 
            buf_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp130_not29_fu_763_p2 <= "0" when (num_img_fu_194 = sub_reg_949) else "1";
    cmp130_not_mid1_fu_758_p2 <= "0" when (add_ln155_1_fu_752_p2 = sub_reg_949) else "1";
    cmp132_not_fu_822_p2 <= "0" when (zext_ln156_reg_1009 = sub131_reg_955) else "1";
    grp_fu_569_p0 <= zext_ln154_1_fu_648_p1(31 - 1 downto 0);
    grp_fu_569_p1 <= grp_fu_569_p10(32 - 1 downto 0);
    grp_fu_569_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(IFMCH_curr),63));
    grp_fu_573_p0 <= grp_fu_573_p00(32 - 1 downto 0);
    grp_fu_573_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valIn_data_1_reg_851),63));
    grp_fu_573_p1 <= zext_ln154_1_fu_648_p1(31 - 1 downto 0);
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg;
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg;
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg;
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg;
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TREADY <= (out_r_TREADY_int_regslice and ap_CS_fsm_state51);
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg;
    grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TREADY <= (out_r_TREADY_int_regslice and ap_CS_fsm_state44);
    icmp_ln125_fu_606_p2 <= "1" when (valIn_data_reg_845 = ap_const_lv32_2) else "0";
    icmp_ln153_fu_621_p2 <= "1" when (valIn_data_reg_845 = ap_const_lv32_0) else "0";
    icmp_ln155_fu_722_p2 <= "1" when (indvar_flatten20_fu_198 = mul_ln154_1_reg_981) else "0";
    icmp_ln156_fu_739_p2 <= "1" when (yp_fu_190 = pool_out_bound_reg_912) else "0";
    icmp_ln157_fu_788_p2 <= "1" when (indvar_flatten6_reg_482 = tmp_5_reg_971) else "0";
    icmp_ln158_fu_799_p2 <= "1" when (xp_reg_493 = pool_out_bound_reg_912) else "0";

    in_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, in_r_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            in_r_TDATA_blk_n <= in_r_TVALID_int_regslice;
        else 
            in_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_r_TREADY <= regslice_both_in_r_U_ack_in;

    in_r_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_block_state1, ap_block_state2, ap_block_state3, ap_block_state4, ap_block_state5, ap_block_state6, ap_block_state7, ap_block_state8, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_in_r_TREADY, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_in_r_TREADY, ap_CS_fsm_state44, ap_CS_fsm_state48, out_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state8) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((ap_const_boolean_1 = ap_block_state7) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((ap_const_boolean_1 = ap_block_state6) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((ap_const_boolean_1 = ap_block_state5) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((ap_const_boolean_1 = ap_block_state4) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((ap_const_boolean_1 = ap_block_state3) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((ap_const_boolean_1 = ap_block_state2) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_const_boolean_1 
    = ap_block_state1) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            in_r_TREADY_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            in_r_TREADY_int_regslice <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_in_r_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            in_r_TREADY_int_regslice <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_in_r_TREADY;
        else 
            in_r_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    out_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, out_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            out_r_TDATA_blk_n <= out_r_TREADY_int_regslice;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_r_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_block_state1, ap_block_state2, ap_block_state3, ap_block_state4, ap_block_state5, ap_block_state6, ap_block_state7, ap_block_state8, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TDATA, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TVALID, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TVALID, ap_CS_fsm_state44, ap_CS_fsm_state51, in_r_TDATA_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_state8) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_boolean_0 = ap_block_state7) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_state5) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_boolean_0 = ap_block_state3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_state2) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            out_r_TDATA_int_regslice <= in_r_TDATA_int_regslice;
        elsif (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            out_r_TDATA_int_regslice <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TDATA;
        elsif (((grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            out_r_TDATA_int_regslice <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TDATA;
        else 
            out_r_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    out_r_TVALID <= regslice_both_out_r_U_vld_out;

    out_r_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_block_state1, ap_block_state2, ap_block_state3, ap_block_state4, ap_block_state5, ap_block_state6, ap_block_state7, ap_block_state8, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TVALID, grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TVALID, ap_CS_fsm_state44, ap_CS_fsm_state51, out_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state8) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((ap_const_boolean_1 = ap_block_state7) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((ap_const_boolean_1 = ap_block_state6) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((ap_const_boolean_1 = ap_block_state5) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((ap_const_boolean_1 = ap_block_state4) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((ap_const_boolean_1 = ap_block_state3) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((ap_const_boolean_1 = ap_block_state2) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_const_boolean_1 
    = ap_block_state1) or (out_r_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            out_r_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            out_r_TVALID_int_regslice <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TVALID;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            out_r_TVALID_int_regslice <= grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TVALID;
        else 
            out_r_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    pool_out_bound_fu_634_p4 <= IFMDim_curr(31 downto 1);
    select_ln155_1_fu_768_p3 <= 
        cmp130_not_mid1_fu_758_p2 when (icmp_ln156_fu_739_p2(0) = '1') else 
        cmp130_not29_fu_763_p2;
    select_ln155_2_fu_776_p3 <= 
        add_ln155_1_fu_752_p2 when (icmp_ln156_fu_739_p2(0) = '1') else 
        num_img_fu_194;
    select_ln155_fu_744_p3 <= 
        ap_const_lv31_0 when (icmp_ln156_fu_739_p2(0) = '1') else 
        yp_fu_190;
    select_ln157_fu_804_p3 <= 
        ap_const_lv31_0 when (icmp_ln158_fu_799_p2(0) = '1') else 
        xp_reg_493;
    sub131_fu_694_p2 <= std_logic_vector(unsigned(zext_ln154_fu_686_p1) + unsigned(ap_const_lv32_FFFFFFFF));
    sub137_fu_700_p2 <= std_logic_vector(unsigned(IFMCH_curr) + unsigned(ap_const_lv32_FFFFFFFF));
    sub_fu_689_p2 <= std_logic_vector(unsigned(valIn_data_1_reg_851) + unsigned(ap_const_lv32_FFFFFFFF));
    tmp_3_fu_705_p3 <= (IFMCH_curr & ap_const_lv1_0);
    tmp_5_fu_712_p3 <= (pool_out_bound_reg_912 & ap_const_lv1_0);
    trunc_ln158_fu_812_p1 <= select_ln157_fu_804_p3(3 - 1 downto 0);
    valIn_data_1_fu_586_p1 <= in_r_TDATA_int_regslice(32 - 1 downto 0);
    valIn_data_2_fu_590_p1 <= in_r_TDATA_int_regslice(32 - 1 downto 0);
    valIn_data_3_fu_594_p1 <= in_r_TDATA_int_regslice(32 - 1 downto 0);
    valIn_data_4_fu_598_p1 <= in_r_TDATA_int_regslice(32 - 1 downto 0);
    valIn_data_5_fu_602_p1 <= in_r_TDATA_int_regslice(32 - 1 downto 0);
    valIn_data_fu_582_p1 <= in_r_TDATA_int_regslice(32 - 1 downto 0);
    yp_1_fu_827_p2 <= std_logic_vector(unsigned(select_ln155_reg_994) + unsigned(ap_const_lv31_1));
    zext_ln154_1_fu_648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pool_out_bound_fu_634_p4),63));
    zext_ln154_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pool_out_bound_reg_912),32));
    zext_ln156_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln155_fu_744_p3),32));
end behav;
