INFO-FLOW: Workspace /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-conv-stream/sol1 opened at Wed Jul 09 19:18:30 UTC 2025
Command     open_solution done; 0.15 sec.
Execute     set_part xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Command       ap_part_info done; 1.45 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command           ap_source done; 0.3 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.99 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.35 sec.
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 1.65 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.62 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command         ap_source done; 0.3 sec.
Command       add_library done; 1.05 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 4.7 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/conv3_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/conv3_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/conv_stream_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/conv_stream_top.cpp 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 36.4 sec.
Command   ap_source done; error code: 1; 41.7 sec.
Execute   cleanup_all 
