* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 001

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

     1                                  ;------------------------------------------------------------------------
     2                                  ;                                                                       |
     3                                  ;   FILE        :für Uebungsprogramme mit Display                       |
     4                                  ;   DATE        :Nov 2014                                               |
     5                                  ;   DESCRIPTION :Template für M16C65 Uebungen an der Juventus           |
     6                                  ;   CPU GROUP   :M16C65                                                 |
     7                                  ;   Owner       :Martin Burger                                          |
     8                                  ;                                                                       |
     9                                  ;   Version: 1.0                                                        |
    10                                  ;                                                                       |
    11                                  ;------------------------------------------------------------------------
    12                                  
    13                                  
    14                                  ;*********************************************************************
    15                                  ;
    16                                  ;     *** Include Files ***
    17                                  ;
    18                                  ;*********************************************************************
    19                                  	.include sfr65.inc
    20                           1      ;------------------------------------------------------------------------
    21                           1      ;                                                                       |
    22                           1      ;                                                                       |
    23                           1      ;                                                                       |
    24                           1      ;   DESCRIPTION :define the sfr register. (for Assembler language)      |
    25                           1      ;                                                                       |
    26                           1      ;                                                                       |
    27                           1      ;   This file is generated by Renesas Project Generator.                |
    28                           1      ;                                                                       |
    29                           1      ;------------------------------------------------------------------------
    30                           1      ;*******************************************************************************
    31                           1      ;*
    32                           1      ;* Device     : R5F365xxxFx(M16C/65 group)
    33                           1      ;*
    34                           1      ;* File Name  : sfr65.inc
    35                           1      ;*
    36                           1      ;* Abstract   : Definition of I/O Register.
    37                           1      ;*
    38                           1      ;* History    : 1.00  (2009-02-12)  [Hardware Manual Revision : 1.00]
    39                           1      ;*
    40                           1      ;* Copyright (C) 2009 (2010) Renesas Electronics Corporation.
    41                           1      ;* and Renesas Solutions Corporation. All rights reserved.
    42                           1      ;*
    43                           1      ;*******************************************************************************
    44                           1      ;*******************************************************************************
    45                           1      ;*  Definition of SFR                                                          *
    46                           1      ;*******************************************************************************
    47                           1      ;*-----------------------------------------------------------------------------*
    48                           1      ;*  Processor Mode Register 0                                                  *
    49                           1      ;*-----------------------------------------------------------------------------*
    50  00000004h                1      pm0			.equ	0004h
    51                           1      ;
    52  0,00000004h              1      pm00			.btequ		0,pm0		; Processor mode bit
    53  1,00000004h              1      pm01			.btequ		1,pm0		; Processor mode bit
    54  2,00000004h              1      pm02			.btequ		2,pm0		; R/W mode select bit
    55  3,00000004h              1      pm03			.btequ		3,pm0		; Software reset bit
    56  4,00000004h              1      pm04			.btequ		4,pm0		; Multiplexed bus space select bit
    57  5,00000004h              1      pm05			.btequ		5,pm0		; Multiplexed bus space select bit
    58  6,00000004h              1      pm06			.btequ		6,pm0		; Port P4_0 to P4_3 function select bit
    59  7,00000004h              1      pm07			.btequ		7,pm0		; BCLK output disable bit
    60                           1      ;
    61                           1      ;*-----------------------------------------------------------------------------*
    62                           1      ;*  Processor Mode Register 1                                                  *
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 002

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

    63                           1      ;*-----------------------------------------------------------------------------*
    64  00000005h                1      pm1			.equ	0005h
    65                           1      ;
    66  0,00000005h              1      pm10			.btequ		0,pm1		; CS2~ area switch bit(data flash enable bit)
    67  1,00000005h              1      pm11			.btequ		1,pm1		; Port P3_7 to P3_4 function select bit
    68  2,00000005h              1      pm12			.btequ		2,pm1		; Watchdog timer function select bit
    69  3,00000005h              1      pm13			.btequ		3,pm1		; Internal reserved area expansion bit
    70  4,00000005h              1      pm14			.btequ		4,pm1		; Memory area expansion bit
    71  5,00000005h              1      pm15			.btequ		5,pm1		; Memory area expansion bit
    72  7,00000005h              1      pm17			.btequ		7,pm1		; Wait bit
    73                           1      ;
    74                           1      ;*-----------------------------------------------------------------------------*
    75                           1      ;*  System Clock Control Register 0                                            *
    76                           1      ;*-----------------------------------------------------------------------------*
    77  00000006h                1      cm0			.equ	0006h
    78                           1      ;
    79  0,00000006h              1      cm00			.btequ		0,cm0		; Clock output function select bit(valid in single-chip mode only)
    80  1,00000006h              1      cm01			.btequ		1,cm0		; Clock output function select bit(valid in single-chip mode only)
    81  2,00000006h              1      cm02			.btequ		2,cm0		; Wait mode peripheral function clock stop bit
    82  3,00000006h              1      cm03			.btequ		3,cm0		; XCIN-XCOUT drive capacity select bit
    83  4,00000006h              1      cm04			.btequ		4,cm0		; Port XC select bit
    84  5,00000006h              1      cm05			.btequ		5,cm0		; Main clock stop bit
    85  6,00000006h              1      cm06			.btequ		6,cm0		; Main clock division select bit 0
    86  7,00000006h              1      cm07			.btequ		7,cm0		; System clock select bit
    87                           1      ;
    88                           1      ;*-----------------------------------------------------------------------------*
    89                           1      ;*  System Clock Control Register 1                                            *
    90                           1      ;*-----------------------------------------------------------------------------*
    91  00000007h                1      cm1			.equ	0007h
    92                           1      ;
    93  0,00000007h              1      cm10			.btequ		0,cm1		; All clock stop control bit
    94  1,00000007h              1      cm11			.btequ		1,cm1		; System clock select bit 1
    95  3,00000007h              1      cm13			.btequ		3,cm1		; XIN-XOUT feedback register select bit
    96  4,00000007h              1      cm14			.btequ		4,cm1		; 125kHz on-chip oscillator stop bit
    97  5,00000007h              1      cm15			.btequ		5,cm1		; XIN-XOUT drive capacity select bit
    98  6,00000007h              1      cm16			.btequ		6,cm1		; Main clock division select bit 1
    99  7,00000007h              1      cm17			.btequ		7,cm1		; Main clock division select bit 1
   100                           1      ;
   101                           1      ;*-----------------------------------------------------------------------------*
   102                           1      ;*  Chip Select Control Register                                               *
   103                           1      ;*-----------------------------------------------------------------------------*
   104  00000008h                1      csr			.equ	0008h
   105                           1      ;
   106  0,00000008h              1      cs0				.btequ		0,csr		; CS0~ output enable bit
   107  1,00000008h              1      cs1				.btequ		1,csr		; CS1~ output enable bit
   108  2,00000008h              1      cs2				.btequ		2,csr		; CS2~ output enable bit
   109  3,00000008h              1      cs3				.btequ		3,csr		; CS3~ output enable bit
   110  4,00000008h              1      cs0w			.btequ		4,csr		; CS0~ wait bit
   111  5,00000008h              1      cs1w			.btequ		5,csr		; CS1~ wait bit
   112  6,00000008h              1      cs2w			.btequ		6,csr		; CS2~ wait bit
   113  7,00000008h              1      cs3w			.btequ		7,csr		; CS3~ wait bit
   114                           1      ;
   115                           1      ;*-----------------------------------------------------------------------------*
   116                           1      ;*  External Area Recovery Cycle Control Register                              *
   117                           1      ;*-----------------------------------------------------------------------------*
   118  00000009h                1      ewr			.equ	0009h
   119                           1      ;
   120  0,00000009h              1      ewr0			.btequ		0,ewr		; Recovery cycle insert bit
   121  1,00000009h              1      ewr1			.btequ		1,ewr		; Recovery cycle insert bit
   122                           1      ;
   123                           1      ;*-----------------------------------------------------------------------------*
   124                           1      ;*  Protect Register                                                           *
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 003

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   125                           1      ;*-----------------------------------------------------------------------------*
   126  0000000Ah                1      prcr		.equ	000Ah
   127                           1      ;
   128  0,0000000Ah              1      prc0			.btequ		0,prcr		; Protect bit 0
   129  1,0000000Ah              1      prc1			.btequ		1,prcr		; Protect bit 1
   130  2,0000000Ah              1      prc2			.btequ		2,prcr		; Protect bit 2
   131  3,0000000Ah              1      prc3			.btequ		3,prcr		; Protect bit 3
   132  6,0000000Ah              1      prc6			.btequ		6,prcr		; Protect bit 6
   133                           1      ;
   134                           1      ;*-----------------------------------------------------------------------------*
   135                           1      ;*  Data Bank Register                                                         *
   136                           1      ;*-----------------------------------------------------------------------------*
   137  0000000Bh                1      dbr			.equ	000Bh
   138                           1      ;
   139  2,0000000Bh              1      ofs				.btequ		2,dbr		; Offset bit
   140  3,0000000Bh              1      bsr0			.btequ		3,dbr		; Bank select bit
   141  4,0000000Bh              1      bsr1			.btequ		4,dbr		; Bank select bit
   142  5,0000000Bh              1      bsr2			.btequ		5,dbr		; Bank select bit
   143                           1      ;
   144                           1      ;*-----------------------------------------------------------------------------*
   145                           1      ;*  Oscillation Stop Detection Register                                        *
   146                           1      ;*-----------------------------------------------------------------------------*
   147  0000000Ch                1      cm2			.equ	000Ch
   148                           1      ;
   149  0,0000000Ch              1      cm20			.btequ		0,cm2		; Oscillator stop/restart detect enable bit
   150  1,0000000Ch              1      cm21			.btequ		1,cm2		; System clock select bit 2
   151  2,0000000Ch              1      cm22			.btequ		2,cm2		; Oscillator stop/restart detect flag
   152  3,0000000Ch              1      cm23			.btequ		3,cm2		; XIN monitor flag
   153  7,0000000Ch              1      cm27			.btequ		7,cm2		; Operation select bit(when an oscillator stop/restart is detected)
   154                           1      ;
   155                           1      ;*-----------------------------------------------------------------------------*
   156                           1      ;*  Program 2 Area Control Register                                            *
   157                           1      ;*-----------------------------------------------------------------------------*
   158  00000010h                1      prg2c		.equ	0010h
   159                           1      ;
   160  0,00000010h              1      prg2c0			.btequ		0,prg2c		; Program ROM 2 disable bit
   161  1,00000010h              1      iron			.btequ		1,prg2c		; Internal area expansion bit 1
   162                           1      ;
   163                           1      ;*-----------------------------------------------------------------------------*
   164                           1      ;*  External Area Wait Control Extension Register                              *
   165                           1      ;*-----------------------------------------------------------------------------*
   166  00000011h                1      ewc			.equ	0011h
   167                           1      ;
   168  0,00000011h              1      ewc00			.btequ		0,ewc		; CS0~ area wait extention bit
   169  1,00000011h              1      ewc01			.btequ		1,ewc		; CS0~ area wait extention bit
   170  2,00000011h              1      ewc10			.btequ		2,ewc		; CS1~ area wait extention bit
   171  3,00000011h              1      ewc11			.btequ		3,ewc		; CS1~ area wait extention bit
   172  4,00000011h              1      ewc20			.btequ		4,ewc		; CS2~ area wait extention bit
   173  5,00000011h              1      ewc21			.btequ		5,ewc		; CS2~ area wait extention bit
   174  6,00000011h              1      ewc30			.btequ		6,ewc		; CS3~ area wait extention bit
   175  7,00000011h              1      ewc31			.btequ		7,ewc		; CS3~ area wait extention bit
   176                           1      ;
   177                           1      ;*-----------------------------------------------------------------------------*
   178                           1      ;*  Peripheral Clock Select Register                                           *
   179                           1      ;*-----------------------------------------------------------------------------*
   180  00000012h                1      pclkr		.equ	0012h
   181                           1      ;
   182  0,00000012h              1      pclk0			.btequ		0,pclkr		; Timers A and B clock select bit
   183  1,00000012h              1      pclk1			.btequ		1,pclkr		; SI/O clock select bit
   184  5,00000012h              1      pclk5			.btequ		5,pclkr		; Clock output function extension bit(valid in single-chip mode)
   185                           1      ;
   186                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 004

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   187                           1      ;*  Clock Prescaler Reset Flag                                                 *
   188                           1      ;*-----------------------------------------------------------------------------*
   189  00000015h                1      cpsrf		.equ	0015h
   190                           1      ;
   191  7,00000015h              1      cpsr			.btequ		7,cpsrf		; Clock prescaler reset flag
   192                           1      ;
   193                           1      ;*-----------------------------------------------------------------------------*
   194                           1      ;*  Reset Source Determine Register                                            *
   195                           1      ;*-----------------------------------------------------------------------------*
   196  00000018h                1      rstfr		.equ	0018h
   197                           1      ;
   198  0,00000018h              1      cwr				.btequ		0,rstfr		; Cold start-up/warm start-up discrimination flag
   199  1,00000018h              1      hwr				.btequ		1,rstfr		; Hardware reset detection flag
   200  2,00000018h              1      swr				.btequ		2,rstfr		; Software reset detection flag
   201  3,00000018h              1      wdr				.btequ		3,rstfr		; Watchdog timer reset detection flag
   202  4,00000018h              1      lvd1r			.btequ		4,rstfr		; Voltage monitor 1 reset detection flag
   203  5,00000018h              1      lvd2r			.btequ		5,rstfr		; Voltage monitor 2 reset detection flag
   204  6,00000018h              1      osdr			.btequ		6,rstfr		; Oscillator stop detect reset detect flag
   205                           1      ;
   206                           1      ;*-----------------------------------------------------------------------------*
   207                           1      ;*  Voltage Detector 2 Flag Register                                           *
   208                           1      ;*-----------------------------------------------------------------------------*
   209  00000019h                1      vcr1		.equ	0019h
   210                           1      ;
   211  3,00000019h              1      vc13			.btequ		3,vcr1		; Low-voltage monitor flag
   212                           1      ;
   213                           1      ;*-----------------------------------------------------------------------------*
   214                           1      ;*  Voltage Detector Operation Enable Register                                 *
   215                           1      ;*-----------------------------------------------------------------------------*
   216  0000001Ah                1      vcr2		.equ	001Ah
   217                           1      ;
   218  5,0000001Ah              1      vc25			.btequ		5,vcr2		; Voltage detector 0 enable bit
   219  6,0000001Ah              1      vc26			.btequ		6,vcr2		; Voltage detector 1 enable bit
   220  7,0000001Ah              1      vc27			.btequ		7,vcr2		; Voltage detector 2 enable bit
   221                           1      ;
   222                           1      ;*-----------------------------------------------------------------------------*
   223                           1      ;*  Chip Select Expansion Control Register                                     *
   224                           1      ;*-----------------------------------------------------------------------------*
   225  0000001Bh                1      cse			.equ	001Bh
   226                           1      ;
   227  0,0000001Bh              1      cse00w			.btequ		0,cse		; CS0~ wait expansion bit
   228  1,0000001Bh              1      cse01w			.btequ		1,cse		; CS0~ wait expansion bit
   229  2,0000001Bh              1      cse10w			.btequ		2,cse		; CS1~ wait expansion bit
   230  3,0000001Bh              1      cse11w			.btequ		3,cse		; CS1~ wait expansion bit
   231  4,0000001Bh              1      cse20w			.btequ		4,cse		; CS2~ wait expansion bit
   232  5,0000001Bh              1      cse21w			.btequ		5,cse		; CS2~ wait expansion bit
   233  6,0000001Bh              1      cse30w			.btequ		6,cse		; CS3~ wait expansion bit
   234  7,0000001Bh              1      cse31w			.btequ		7,cse		; CS3~ wait expansion bit
   235                           1      ;
   236                           1      ;*-----------------------------------------------------------------------------*
   237                           1      ;*  PLL Control Register 0                                                     *
   238                           1      ;*-----------------------------------------------------------------------------*
   239  0000001Ch                1      plc0		.equ	001Ch
   240                           1      ;
   241  0,0000001Ch              1      plc00			.btequ		0,plc0		; PLL multiplying factor select bit
   242  1,0000001Ch              1      plc01			.btequ		1,plc0		; PLL multiplying factor select bit
   243  2,0000001Ch              1      plc02			.btequ		2,plc0		; PLL multiplying factor select bit
   244  4,0000001Ch              1      plc04			.btequ		4,plc0		; Reference frequency counter set bit
   245  5,0000001Ch              1      plc05			.btequ		5,plc0		; Reference frequency counter set bit
   246  7,0000001Ch              1      plc07			.btequ		7,plc0		; Operation enable bit
   247                           1      ;
   248                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 005

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   249                           1      ;*  Processor Mode Register 2                                                  *
   250                           1      ;*-----------------------------------------------------------------------------*
   251  0000001Eh                1      pm2			.equ	001Eh
   252                           1      ;
   253  1,0000001Eh              1      pm21			.btequ		1,pm2		; System clock protection bit
   254  4,0000001Eh              1      pm24			.btequ		4,pm2		; NMI~ interrupt enable bit
   255  5,0000001Eh              1      pm25			.btequ		5,pm2		; Peripheral clock fC provide bit
   256                           1      ;
   257                           1      ;*-----------------------------------------------------------------------------*
   258                           1      ;*  40MHz On-Chip Oscillator Control Register 0                                *
   259                           1      ;*-----------------------------------------------------------------------------*
   260  00000022h                1      fra0		.equ	0022h
   261                           1      ;
   262  0,00000022h              1      fra00			.btequ		0,fra0		; 40MHz on-chip oscillator start bit
   263  1,00000022h              1      fra01			.btequ		1,fra0		; On-chip oscillator select bit
   264                           1      ;
   265                           1      ;*-----------------------------------------------------------------------------*
   266                           1      ;*  Voltage Monitor Function Select Register                                   *
   267                           1      ;*-----------------------------------------------------------------------------*
   268  00000026h                1      vwce		.equ	0026h
   269                           1      ;
   270  0,00000026h              1      vw12e			.btequ		0,vwce		; Voltage detectors 1 and 2 enable bit
   271                           1      ;
   272                           1      ;*-----------------------------------------------------------------------------*
   273                           1      ;*  Voltage Detector 1 Level Select Register                                   *
   274                           1      ;*-----------------------------------------------------------------------------*
   275  00000028h                1      vd1ls		.equ	0028h
   276                           1      ;
   277  0,00000028h              1      vd1ls0			.btequ		0,vd1ls		; Vdet1 Select Bit
   278  1,00000028h              1      vd1ls1			.btequ		1,vd1ls		; Vdet1 Select Bit
   279  2,00000028h              1      vd1ls2			.btequ		2,vd1ls		; Vdet1 Select Bit
   280  3,00000028h              1      vd1ls3			.btequ		3,vd1ls		; Vdet1 Select Bit
   281                           1      ;
   282                           1      ;*-----------------------------------------------------------------------------*
   283                           1      ;*  Voltage Monitor 0 Control Register                                         *
   284                           1      ;*-----------------------------------------------------------------------------*
   285  0000002Ah                1      vw0c		.equ	002Ah
   286                           1      ;
   287  0,0000002Ah              1      vw0c0			.btequ		0,vw0c		; Voltage monitor 0 reset enable bit
   288  1,0000002Ah              1      vw0c1			.btequ		1,vw0c		; Voltage monitor 0 digital filter disable mode select bit
   289  4,0000002Ah              1      vw0f0			.btequ		4,vw0c		; Sampling clock select bit
   290  5,0000002Ah              1      vw0f1			.btequ		5,vw0c		; Sampling clock select bit
   291                           1      ;
   292                           1      ;*-----------------------------------------------------------------------------*
   293                           1      ;*  Voltage Monitor 1 Control Register                                         *
   294                           1      ;*-----------------------------------------------------------------------------*
   295  0000002Bh                1      vw1c		.equ	002Bh
   296                           1      ;
   297  0,0000002Bh              1      vw1c0			.btequ		0,vw1c		; Voltage monitor 1 interrupt/reset enable bit
   298  1,0000002Bh              1      vw1c1			.btequ		1,vw1c		; Voltage monitor 1 digital filter disable mode select bit
   299  2,0000002Bh              1      vw1c2			.btequ		2,vw1c		; Voltage change detection flag
   300  3,0000002Bh              1      vw1c3			.btequ		3,vw1c		; Voltage detector 1 signal monitor flag
   301  4,0000002Bh              1      vw1f0			.btequ		4,vw1c		; Sampling clock select bit
   302  5,0000002Bh              1      vw1f1			.btequ		5,vw1c		; Sampling clock select bit
   303  6,0000002Bh              1      vw1c6			.btequ		6,vw1c		; Voltage monitor 1 mode select bit
   304  7,0000002Bh              1      vw1c7			.btequ		7,vw1c		; Voltage monitor 1 interrupt/reset generation condition select bit
   305                           1      ;
   306                           1      ;*-----------------------------------------------------------------------------*
   307                           1      ;*  Voltage Monitor 2 Control Register                                         *
   308                           1      ;*-----------------------------------------------------------------------------*
   309  0000002Ch                1      vw2c		.equ	002Ch
   310                           1      ;
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 006

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   311  0,0000002Ch              1      vw2c0			.btequ		0,vw2c		; Voltage monitor 2 interrupt/reset enable bit
   312  1,0000002Ch              1      vw2c1			.btequ		1,vw2c		; Voltage monitor 2 digital filter disable mode select bit
   313  2,0000002Ch              1      vw2c2			.btequ		2,vw2c		; Voltage change detection flag
   314  3,0000002Ch              1      vw2c3			.btequ		3,vw2c		; WDT detection flag
   315  4,0000002Ch              1      vw2f0			.btequ		4,vw2c		; Sampling clock select bit
   316  5,0000002Ch              1      vw2f1			.btequ		5,vw2c		; Sampling clock select bit
   317  6,0000002Ch              1      vw2c6			.btequ		6,vw2c		; Voltage monitor 2 mode select bit
   318  7,0000002Ch              1      vw2c7			.btequ		7,vw2c		; Voltage monitor 2 interrupt/reset generation condition select bit
   319                           1      ;
   320                           1      ;*-----------------------------------------------------------------------------*
   321                           1      ;*  INT7~ Interrupt Control Register                                           *
   322                           1      ;*-----------------------------------------------------------------------------*
   323  00000042h                1      int7ic		.equ	0042h
   324                           1      ;
   325  0,00000042h              1      ilvl0_int7ic	.btequ		0,int7ic	; Interrupt priority level select bit
   326  1,00000042h              1      ilvl1_int7ic	.btequ		1,int7ic	; Interrupt priority level select bit
   327  2,00000042h              1      ilvl2_int7ic	.btequ		2,int7ic	; Interrupt priority level select bit
   328  3,00000042h              1      ir_int7ic		.btequ		3,int7ic	; Interrupt request bit
   329  4,00000042h              1      pol_int7ic		.btequ		4,int7ic	; Polarity select bit
   330                           1      ;
   331                           1      ;*-----------------------------------------------------------------------------*
   332                           1      ;*  INT6~ Interrupt Control Register                                           *
   333                           1      ;*-----------------------------------------------------------------------------*
   334  00000043h                1      int6ic		.equ	0043h
   335                           1      ;
   336  0,00000043h              1      ilvl0_int6ic	.btequ		0,int6ic	; Interrupt priority level select bit
   337  1,00000043h              1      ilvl1_int6ic	.btequ		1,int6ic	; Interrupt priority level select bit
   338  2,00000043h              1      ilvl2_int6ic	.btequ		2,int6ic	; Interrupt priority level select bit
   339  3,00000043h              1      ir_int6ic		.btequ		3,int6ic	; Interrupt request bit
   340  4,00000043h              1      pol_int6ic		.btequ		4,int6ic	; Polarity select bit
   341                           1      ;
   342                           1      ;*-----------------------------------------------------------------------------*
   343                           1      ;*  INT3~ Interrupt Control Register                                           *
   344                           1      ;*-----------------------------------------------------------------------------*
   345  00000044h                1      int3ic		.equ	0044h
   346                           1      ;
   347  0,00000044h              1      ilvl0_int3ic	.btequ		0,int3ic	; Interrupt priority level select bit
   348  1,00000044h              1      ilvl1_int3ic	.btequ		1,int3ic	; Interrupt priority level select bit
   349  2,00000044h              1      ilvl2_int3ic	.btequ		2,int3ic	; Interrupt priority level select bit
   350  3,00000044h              1      ir_int3ic		.btequ		3,int3ic	; Interrupt request bit
   351  4,00000044h              1      pol_int3ic		.btequ		4,int3ic	; Polarity select bit
   352                           1      ;
   353                           1      ;*-----------------------------------------------------------------------------*
   354                           1      ;*  Timer B5 Interrupt Control Register                                        *
   355                           1      ;*-----------------------------------------------------------------------------*
   356  00000045h                1      tb5ic		.equ	0045h
   357                           1      ;
   358  0,00000045h              1      ilvl0_tb5ic		.btequ		0,tb5ic		; Interrupt priority level select bit
   359  1,00000045h              1      ilvl1_tb5ic		.btequ		1,tb5ic		; Interrupt priority level select bit
   360  2,00000045h              1      ilvl2_tb5ic		.btequ		2,tb5ic		; Interrupt priority level select bit
   361  3,00000045h              1      ir_tb5ic		.btequ		3,tb5ic		; Interrupt request bit
   362                           1      ;
   363                           1      ;*-----------------------------------------------------------------------------*
   364                           1      ;*  Timer B4 Interrupt Control Register                                        *
   365                           1      ;*-----------------------------------------------------------------------------*
   366  00000046h                1      tb4ic		.equ	0046h
   367                           1      ;
   368  0,00000046h              1      ilvl0_tb4ic		.btequ		0,tb4ic		; Interrupt priority level select bit
   369  1,00000046h              1      ilvl1_tb4ic		.btequ		1,tb4ic		; Interrupt priority level select bit
   370  2,00000046h              1      ilvl2_tb4ic		.btequ		2,tb4ic		; Interrupt priority level select bit
   371  3,00000046h              1      ir_tb4ic		.btequ		3,tb4ic		; Interrupt request bit
   372                           1      ;
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 007

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   373                           1      ;*-----------------------------------------------------------------------------*
   374                           1      ;*  UART1 Bus Collision Detection Interrupt Control Register                   *
   375                           1      ;*-----------------------------------------------------------------------------*
   376  00000046h                1      u1bcnic		.equ	0046h
   377                           1      ;
   378  0,00000046h              1      ilvl0_u1bcnic	.btequ		0,u1bcnic	; Interrupt priority level select bit
   379  1,00000046h              1      ilvl1_u1bcnic	.btequ		1,u1bcnic	; Interrupt priority level select bit
   380  2,00000046h              1      ilvl2_u1bcnic	.btequ		2,u1bcnic	; Interrupt priority level select bit
   381  3,00000046h              1      ir_u1bcnic		.btequ		3,u1bcnic	; Interrupt request bit
   382                           1      ;
   383                           1      ;*-----------------------------------------------------------------------------*
   384                           1      ;*  Timer B3 Interrupt Control Register                                        *
   385                           1      ;*-----------------------------------------------------------------------------*
   386  00000047h                1      tb3ic		.equ	0047h
   387                           1      ;
   388  0,00000047h              1      ilvl0_tb3ic		.btequ		0,tb3ic		; Interrupt priority level select bit
   389  1,00000047h              1      ilvl1_tb3ic		.btequ		1,tb3ic		; Interrupt priority level select bit
   390  2,00000047h              1      ilvl2_tb3ic		.btequ		2,tb3ic		; Interrupt priority level select bit
   391  3,00000047h              1      ir_tb3ic		.btequ		3,tb3ic		; Interrupt request bit
   392                           1      ;
   393                           1      ;*-----------------------------------------------------------------------------*
   394                           1      ;*  UART0 Bus Collision Detection Interrupt Control Register                   *
   395                           1      ;*-----------------------------------------------------------------------------*
   396  00000047h                1      u0bcnic		.equ	0047h
   397                           1      ;
   398  0,00000047h              1      ilvl0_u0bcnic	.btequ		0,u0bcnic	; Interrupt priority level select bit
   399  1,00000047h              1      ilvl1_u0bcnic	.btequ		1,u0bcnic	; Interrupt priority level select bit
   400  2,00000047h              1      ilvl2_u0bcnic	.btequ		2,u0bcnic	; Interrupt priority level select bit
   401  3,00000047h              1      ir_u0bcnic		.btequ		3,u0bcnic	; Interrupt request bit
   402                           1      ;
   403                           1      ;*-----------------------------------------------------------------------------*
   404                           1      ;*  SI/O4 Interrupt Control Register                                           *
   405                           1      ;*-----------------------------------------------------------------------------*
   406  00000048h                1      s4ic		.equ	0048h
   407                           1      ;
   408  0,00000048h              1      ilvl0_s4ic		.btequ		0,s4ic		; Interrupt priority level select bit
   409  1,00000048h              1      ilvl1_s4ic		.btequ		1,s4ic		; Interrupt priority level select bit
   410  2,00000048h              1      ilvl2_s4ic		.btequ		2,s4ic		; Interrupt priority level select bit
   411  3,00000048h              1      ir_s4ic			.btequ		3,s4ic		; Interrupt request bit
   412  4,00000048h              1      pol_s4ic		.btequ		4,s4ic		; Polarity select bit
   413                           1      ;
   414                           1      ;*-----------------------------------------------------------------------------*
   415                           1      ;*  INT5~ Interrupt Control Register                                           *
   416                           1      ;*-----------------------------------------------------------------------------*
   417  00000048h                1      int5ic		.equ	0048h
   418                           1      ;
   419  0,00000048h              1      ilvl0_int5ic	.btequ		0,int5ic	; Interrupt priority level select bit
   420  1,00000048h              1      ilvl1_int5ic	.btequ		1,int5ic	; Interrupt priority level select bit
   421  2,00000048h              1      ilvl2_int5ic	.btequ		2,int5ic	; Interrupt priority level select bit
   422  3,00000048h              1      ir_int5ic		.btequ		3,int5ic	; Interrupt request bit
   423  4,00000048h              1      pol_int5ic		.btequ		4,int5ic	; Polarity select bit
   424                           1      ;
   425                           1      ;*-----------------------------------------------------------------------------*
   426                           1      ;*  SI/O3 Interrupt Control Register                                           *
   427                           1      ;*-----------------------------------------------------------------------------*
   428  00000049h                1      s3ic		.equ	0049h
   429                           1      ;
   430  0,00000049h              1      ilvl0_s3ic		.btequ		0,s3ic		; Interrupt priority level select bit
   431  1,00000049h              1      ilvl1_s3ic		.btequ		1,s3ic		; Interrupt priority level select bit
   432  2,00000049h              1      ilvl2_s3ic		.btequ		2,s3ic		; Interrupt priority level select bit
   433  3,00000049h              1      ir_s3ic			.btequ		3,s3ic		; Interrupt request bit
   434  4,00000049h              1      pol_s3ic		.btequ		4,s3ic		; Polarity select bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 008

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   435                           1      ;
   436                           1      ;*-----------------------------------------------------------------------------*
   437                           1      ;*  INT4~ Interrupt Control Register                                           *
   438                           1      ;*-----------------------------------------------------------------------------*
   439  00000049h                1      int4ic		.equ	0049h
   440                           1      ;
   441  0,00000049h              1      ilvl0_int4ic	.btequ		0,int4ic	; Interrupt priority level select bit
   442  1,00000049h              1      ilvl1_int4ic	.btequ		1,int4ic	; Interrupt priority level select bit
   443  2,00000049h              1      ilvl2_int4ic	.btequ		2,int4ic	; Interrupt priority level select bit
   444  3,00000049h              1      ir_int4ic		.btequ		3,int4ic	; Interrupt request bit
   445  4,00000049h              1      pol_int4ic		.btequ		4,int4ic	; Polarity select bit
   446                           1      ;
   447                           1      ;*-----------------------------------------------------------------------------*
   448                           1      ;*  UART2 Bus Collision Detection Interrupt Control Register                   *
   449                           1      ;*-----------------------------------------------------------------------------*
   450  0000004Ah                1      bcnic		.equ	004Ah
   451                           1      ;
   452  0,0000004Ah              1      ilvl0_bcnic		.btequ		0,bcnic		; Interrupt priority level select bit
   453  1,0000004Ah              1      ilvl1_bcnic		.btequ		1,bcnic		; Interrupt priority level select bit
   454  2,0000004Ah              1      ilvl2_bcnic		.btequ		2,bcnic		; Interrupt priority level select bit
   455  3,0000004Ah              1      ir_bcnic		.btequ		3,bcnic		; Interrupt request bit
   456                           1      ;
   457                           1      ;*-----------------------------------------------------------------------------*
   458                           1      ;*  DMA0 Interrupt Control Register                                            *
   459                           1      ;*-----------------------------------------------------------------------------*
   460  0000004Bh                1      dm0ic		.equ	004Bh
   461                           1      ;
   462  0,0000004Bh              1      ilvl0_dm0ic		.btequ		0,dm0ic		; Interrupt priority level select bit
   463  1,0000004Bh              1      ilvl1_dm0ic		.btequ		1,dm0ic		; Interrupt priority level select bit
   464  2,0000004Bh              1      ilvl2_dm0ic		.btequ		2,dm0ic		; Interrupt priority level select bit
   465  3,0000004Bh              1      ir_dm0ic		.btequ		3,dm0ic		; Interrupt request bit
   466                           1      ;
   467                           1      ;*-----------------------------------------------------------------------------*
   468                           1      ;*  DMA1 Interrupt Control Register                                            *
   469                           1      ;*-----------------------------------------------------------------------------*
   470  0000004Ch                1      dm1ic		.equ	004Ch
   471                           1      ;
   472  0,0000004Ch              1      ilvl0_dm1ic		.btequ		0,dm1ic		; Interrupt priority level select bit
   473  1,0000004Ch              1      ilvl1_dm1ic		.btequ		1,dm1ic		; Interrupt priority level select bit
   474  2,0000004Ch              1      ilvl2_dm1ic		.btequ		2,dm1ic		; Interrupt priority level select bit
   475  3,0000004Ch              1      ir_dm1ic		.btequ		3,dm1ic		; Interrupt request bit
   476                           1      ;
   477                           1      ;*-----------------------------------------------------------------------------*
   478                           1      ;*  Key Input Interrupt Control Register                                       *
   479                           1      ;*-----------------------------------------------------------------------------*
   480  0000004Dh                1      kupic		.equ	004Dh
   481                           1      ;
   482  0,0000004Dh              1      ilvl0_kupic		.btequ		0,kupic		; Interrupt priority level select bit
   483  1,0000004Dh              1      ilvl1_kupic		.btequ		1,kupic		; Interrupt priority level select bit
   484  2,0000004Dh              1      ilvl2_kupic		.btequ		2,kupic		; Interrupt priority level select bit
   485  3,0000004Dh              1      ir_kupic		.btequ		3,kupic		; Interrupt request bit
   486                           1      ;
   487                           1      ;*-----------------------------------------------------------------------------*
   488                           1      ;*  A/D Conversion Interrupt Control Register                                  *
   489                           1      ;*-----------------------------------------------------------------------------*
   490  0000004Eh                1      adic		.equ	004Eh
   491                           1      ;
   492  0,0000004Eh              1      ilvl0_adic		.btequ		0,adic		; Interrupt priority level select bit
   493  1,0000004Eh              1      ilvl1_adic		.btequ		1,adic		; Interrupt priority level select bit
   494  2,0000004Eh              1      ilvl2_adic		.btequ		2,adic		; Interrupt priority level select bit
   495  3,0000004Eh              1      ir_adic			.btequ		3,adic		; Interrupt request bit
   496                           1      ;
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 009

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   497                           1      ;*-----------------------------------------------------------------------------*
   498                           1      ;*  UART2 Transmit Interrupt Control Register                                  *
   499                           1      ;*-----------------------------------------------------------------------------*
   500  0000004Fh                1      s2tic		.equ	004Fh
   501                           1      ;
   502  0,0000004Fh              1      ilvl0_s2tic		.btequ		0,s2tic		; Interrupt priority level select bit
   503  1,0000004Fh              1      ilvl1_s2tic		.btequ		1,s2tic		; Interrupt priority level select bit
   504  2,0000004Fh              1      ilvl2_s2tic		.btequ		2,s2tic		; Interrupt priority level select bit
   505  3,0000004Fh              1      ir_s2tic		.btequ		3,s2tic		; Interrupt request bit
   506                           1      ;
   507                           1      ;*-----------------------------------------------------------------------------*
   508                           1      ;*  UART2 Receive Interrupt Control Register                                   *
   509                           1      ;*-----------------------------------------------------------------------------*
   510  00000050h                1      s2ric		.equ	0050h
   511                           1      ;
   512  0,00000050h              1      ilvl0_s2ric		.btequ		0,s2ric		; Interrupt priority level select bit
   513  1,00000050h              1      ilvl1_s2ric		.btequ		1,s2ric		; Interrupt priority level select bit
   514  2,00000050h              1      ilvl2_s2ric		.btequ		2,s2ric		; Interrupt priority level select bit
   515  3,00000050h              1      ir_s2ric		.btequ		3,s2ric		; Interrupt request bit
   516                           1      ;
   517                           1      ;*-----------------------------------------------------------------------------*
   518                           1      ;*  UART0 Transmit Interrupt Control Register                                  *
   519                           1      ;*-----------------------------------------------------------------------------*
   520  00000051h                1      s0tic		.equ	0051h
   521                           1      ;
   522  0,00000051h              1      ilvl0_s0tic		.btequ		0,s0tic		; Interrupt priority level select bit
   523  1,00000051h              1      ilvl1_s0tic		.btequ		1,s0tic		; Interrupt priority level select bit
   524  2,00000051h              1      ilvl2_s0tic		.btequ		2,s0tic		; Interrupt priority level select bit
   525  3,00000051h              1      ir_s0tic		.btequ		3,s0tic		; Interrupt request bit
   526                           1      ;
   527                           1      ;*-----------------------------------------------------------------------------*
   528                           1      ;*  UART0 Receive Interrupt Control Register                                   *
   529                           1      ;*-----------------------------------------------------------------------------*
   530  00000052h                1      s0ric		.equ	0052h
   531                           1      ;
   532  0,00000052h              1      ilvl0_s0ric		.btequ		0,s0ric		; Interrupt priority level select bit
   533  1,00000052h              1      ilvl1_s0ric		.btequ		1,s0ric		; Interrupt priority level select bit
   534  2,00000052h              1      ilvl2_s0ric		.btequ		2,s0ric		; Interrupt priority level select bit
   535  3,00000052h              1      ir_s0ric		.btequ		3,s0ric		; Interrupt request bit
   536                           1      ;
   537                           1      ;*-----------------------------------------------------------------------------*
   538                           1      ;*  UART1 Transmit Interrupt Control Register                                  *
   539                           1      ;*-----------------------------------------------------------------------------*
   540  00000053h                1      s1tic		.equ	0053h
   541                           1      ;
   542  0,00000053h              1      ilvl0_s1tic		.btequ		0,s1tic		; Interrupt priority level select bit
   543  1,00000053h              1      ilvl1_s1tic		.btequ		1,s1tic		; Interrupt priority level select bit
   544  2,00000053h              1      ilvl2_s1tic		.btequ		2,s1tic		; Interrupt priority level select bit
   545  3,00000053h              1      ir_s1tic		.btequ		3,s1tic		; Interrupt request bit
   546                           1      ;
   547                           1      ;*-----------------------------------------------------------------------------*
   548                           1      ;*  UART1 Receive Interrupt Control Register                                   *
   549                           1      ;*-----------------------------------------------------------------------------*
   550  00000054h                1      s1ric		.equ	0054h
   551                           1      ;
   552  0,00000054h              1      ilvl0_s1ric		.btequ		0,s1ric		; Interrupt priority level select bit
   553  1,00000054h              1      ilvl1_s1ric		.btequ		1,s1ric		; Interrupt priority level select bit
   554  2,00000054h              1      ilvl2_s1ric		.btequ		2,s1ric		; Interrupt priority level select bit
   555  3,00000054h              1      ir_s1ric		.btequ		3,s1ric		; Interrupt request bit
   556                           1      ;
   557                           1      ;*-----------------------------------------------------------------------------*
   558                           1      ;*  Timer A0 Interrupt Control Register                                        *
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 010

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   559                           1      ;*-----------------------------------------------------------------------------*
   560  00000055h                1      ta0ic		.equ	0055h
   561                           1      ;
   562  0,00000055h              1      ilvl0_ta0ic		.btequ		0,ta0ic		; Interrupt priority level select bit
   563  1,00000055h              1      ilvl1_ta0ic		.btequ		1,ta0ic		; Interrupt priority level select bit
   564  2,00000055h              1      ilvl2_ta0ic		.btequ		2,ta0ic		; Interrupt priority level select bit
   565  3,00000055h              1      ir_ta0ic		.btequ		3,ta0ic		; Interrupt request bit
   566                           1      ;
   567                           1      ;*-----------------------------------------------------------------------------*
   568                           1      ;*  Timer A1 Interrupt Control Register                                        *
   569                           1      ;*-----------------------------------------------------------------------------*
   570  00000056h                1      ta1ic		.equ	0056h
   571                           1      ;
   572  0,00000056h              1      ilvl0_ta1ic		.btequ		0,ta1ic		; Interrupt priority level select bit
   573  1,00000056h              1      ilvl1_ta1ic		.btequ		1,ta1ic		; Interrupt priority level select bit
   574  2,00000056h              1      ilvl2_ta1ic		.btequ		2,ta1ic		; Interrupt priority level select bit
   575  3,00000056h              1      ir_ta1ic		.btequ		3,ta1ic		; Interrupt request bit
   576                           1      ;
   577                           1      ;*-----------------------------------------------------------------------------*
   578                           1      ;*  Timer A2 Interrupt Control Register                                        *
   579                           1      ;*-----------------------------------------------------------------------------*
   580  00000057h                1      ta2ic		.equ	0057h
   581                           1      ;
   582  0,00000057h              1      ilvl0_ta2ic		.btequ		0,ta2ic		; Interrupt priority level select bit
   583  1,00000057h              1      ilvl1_ta2ic		.btequ		1,ta2ic		; Interrupt priority level select bit
   584  2,00000057h              1      ilvl2_ta2ic		.btequ		2,ta2ic		; Interrupt priority level select bit
   585  3,00000057h              1      ir_ta2ic		.btequ		3,ta2ic		; Interrupt request bit
   586                           1      ;
   587                           1      ;*-----------------------------------------------------------------------------*
   588                           1      ;*  Timer A3 Interrupt Control Register                                        *
   589                           1      ;*-----------------------------------------------------------------------------*
   590  00000058h                1      ta3ic		.equ	0058h
   591                           1      ;
   592  0,00000058h              1      ilvl0_ta3ic		.btequ		0,ta3ic		; Interrupt priority level select bit
   593  1,00000058h              1      ilvl1_ta3ic		.btequ		1,ta3ic		; Interrupt priority level select bit
   594  2,00000058h              1      ilvl2_ta3ic		.btequ		2,ta3ic		; Interrupt priority level select bit
   595  3,00000058h              1      ir_ta3ic		.btequ		3,ta3ic		; Interrupt request bit
   596                           1      ;
   597                           1      ;*-----------------------------------------------------------------------------*
   598                           1      ;*  Timer A4 Interrupt Control Register                                        *
   599                           1      ;*-----------------------------------------------------------------------------*
   600  00000059h                1      ta4ic		.equ	0059h
   601                           1      ;
   602  0,00000059h              1      ilvl0_ta4ic		.btequ		0,ta4ic		; Interrupt priority level select bit
   603  1,00000059h              1      ilvl1_ta4ic		.btequ		1,ta4ic		; Interrupt priority level select bit
   604  2,00000059h              1      ilvl2_ta4ic		.btequ		2,ta4ic		; Interrupt priority level select bit
   605  3,00000059h              1      ir_ta4ic		.btequ		3,ta4ic		; Interrupt request bit
   606                           1      ;
   607                           1      ;*-----------------------------------------------------------------------------*
   608                           1      ;*  Timer B0 Interrupt Control Register                                        *
   609                           1      ;*-----------------------------------------------------------------------------*
   610  0000005Ah                1      tb0ic		.equ	005Ah
   611                           1      ;
   612  0,0000005Ah              1      ilvl0_tb0ic		.btequ		0,tb0ic		; Interrupt priority level select bit
   613  1,0000005Ah              1      ilvl1_tb0ic		.btequ		1,tb0ic		; Interrupt priority level select bit
   614  2,0000005Ah              1      ilvl2_tb0ic		.btequ		2,tb0ic		; Interrupt priority level select bit
   615  3,0000005Ah              1      ir_tb0ic		.btequ		3,tb0ic		; Interrupt request bit
   616                           1      ;
   617                           1      ;*-----------------------------------------------------------------------------*
   618                           1      ;*  Timer B1 Interrupt Control Register                                        *
   619                           1      ;*-----------------------------------------------------------------------------*
   620  0000005Bh                1      tb1ic		.equ	005Bh
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 011

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   621                           1      ;
   622  0,0000005Bh              1      ilvl0_tb1ic		.btequ		0,tb1ic		; Interrupt priority level select bit
   623  1,0000005Bh              1      ilvl1_tb1ic		.btequ		1,tb1ic		; Interrupt priority level select bit
   624  2,0000005Bh              1      ilvl2_tb1ic		.btequ		2,tb1ic		; Interrupt priority level select bit
   625  3,0000005Bh              1      ir_tb1ic		.btequ		3,tb1ic		; Interrupt request bit
   626                           1      ;
   627                           1      ;*-----------------------------------------------------------------------------*
   628                           1      ;*  Timer B2 Interrupt Control Register                                        *
   629                           1      ;*-----------------------------------------------------------------------------*
   630  0000005Ch                1      tb2ic		.equ	005Ch
   631                           1      ;
   632  0,0000005Ch              1      ilvl0_tb2ic		.btequ		0,tb2ic		; Interrupt priority level select bit
   633  1,0000005Ch              1      ilvl1_tb2ic		.btequ		1,tb2ic		; Interrupt priority level select bit
   634  2,0000005Ch              1      ilvl2_tb2ic		.btequ		2,tb2ic		; Interrupt priority level select bit
   635  3,0000005Ch              1      ir_tb2ic		.btequ		3,tb2ic		; Interrupt request bit
   636                           1      ;
   637                           1      ;*-----------------------------------------------------------------------------*
   638                           1      ;*  INT0~ Interrupt Control Register                                           *
   639                           1      ;*-----------------------------------------------------------------------------*
   640  0000005Dh                1      int0ic		.equ	005Dh
   641                           1      ;
   642  0,0000005Dh              1      ilvl0_int0ic	.btequ		0,int0ic	; Interrupt priority level select bit
   643  1,0000005Dh              1      ilvl1_int0ic	.btequ		1,int0ic	; Interrupt priority level select bit
   644  2,0000005Dh              1      ilvl2_int0ic	.btequ		2,int0ic	; Interrupt priority level select bit
   645  3,0000005Dh              1      ir_int0ic		.btequ		3,int0ic	; Interrupt request bit
   646  4,0000005Dh              1      pol_int0ic		.btequ		4,int0ic	; Polarity select bit
   647                           1      ;
   648                           1      ;*-----------------------------------------------------------------------------*
   649                           1      ;*  INT1~ Interrupt Control Register                                           *
   650                           1      ;*-----------------------------------------------------------------------------*
   651  0000005Eh                1      int1ic		.equ	005Eh
   652                           1      ;
   653  0,0000005Eh              1      ilvl0_int1ic	.btequ		0,int1ic	; Interrupt priority level select bit
   654  1,0000005Eh              1      ilvl1_int1ic	.btequ		1,int1ic	; Interrupt priority level select bit
   655  2,0000005Eh              1      ilvl2_int1ic	.btequ		2,int1ic	; Interrupt priority level select bit
   656  3,0000005Eh              1      ir_int1ic		.btequ		3,int1ic	; Interrupt request bit
   657  4,0000005Eh              1      pol_int1ic		.btequ		4,int1ic	; Polarity select bit
   658                           1      ;
   659                           1      ;*-----------------------------------------------------------------------------*
   660                           1      ;*  INT2~ Interrupt Control Register                                           *
   661                           1      ;*-----------------------------------------------------------------------------*
   662  0000005Fh                1      int2ic		.equ	005Fh
   663                           1      ;
   664  0,0000005Fh              1      ilvl0_int2ic	.btequ		0,int2ic	; Interrupt priority level select bit
   665  1,0000005Fh              1      ilvl1_int2ic	.btequ		1,int2ic	; Interrupt priority level select bit
   666  2,0000005Fh              1      ilvl2_int2ic	.btequ		2,int2ic	; Interrupt priority level select bit
   667  3,0000005Fh              1      ir_int2ic		.btequ		3,int2ic	; Interrupt request bit
   668  4,0000005Fh              1      pol_int2ic		.btequ		4,int2ic	; Polarity select bit
   669                           1      ;
   670                           1      ;*-----------------------------------------------------------------------------*
   671                           1      ;*  DMA2 Interrupt Control Register                                            *
   672                           1      ;*-----------------------------------------------------------------------------*
   673  00000069h                1      dm2ic		.equ	0069h
   674                           1      ;
   675  0,00000069h              1      ilvl0_dm2ic		.btequ		0,dm2ic		; Interrupt priority level select bit
   676  1,00000069h              1      ilvl1_dm2ic		.btequ		1,dm2ic		; Interrupt priority level select bit
   677  2,00000069h              1      ilvl2_dm2ic		.btequ		2,dm2ic		; Interrupt priority level select bit
   678  3,00000069h              1      ir_dm2ic		.btequ		3,dm2ic		; Interrupt request bit
   679                           1      ;
   680                           1      ;*-----------------------------------------------------------------------------*
   681                           1      ;*  DMA3 Interrupt Control Register                                            *
   682                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 012

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   683  0000006Ah                1      dm3ic		.equ	006Ah
   684                           1      ;
   685  0,0000006Ah              1      ilvl0_dm3ic		.btequ		0,dm3ic		; Interrupt priority level select bit
   686  1,0000006Ah              1      ilvl1_dm3ic		.btequ		1,dm3ic		; Interrupt priority level select bit
   687  2,0000006Ah              1      ilvl2_dm3ic		.btequ		2,dm3ic		; Interrupt priority level select bit
   688  3,0000006Ah              1      ir_dm3ic		.btequ		3,dm3ic		; Interrupt request bit
   689                           1      ;
   690                           1      ;*-----------------------------------------------------------------------------*
   691                           1      ;*  UART5 Bus Collision Detection Interrupt Control Register                   *
   692                           1      ;*-----------------------------------------------------------------------------*
   693  0000006Bh                1      u5bcnic		.equ	006Bh
   694                           1      ;
   695  0,0000006Bh              1      ilvl0_u5bcnic	.btequ		0,u5bcnic	; Interrupt priority level select bit
   696  1,0000006Bh              1      ilvl1_u5bcnic	.btequ		1,u5bcnic	; Interrupt priority level select bit
   697  2,0000006Bh              1      ilvl2_u5bcnic	.btequ		2,u5bcnic	; Interrupt priority level select bit
   698  3,0000006Bh              1      ir_u5bcnic		.btequ		3,u5bcnic	; Interrupt request bit
   699                           1      ;
   700                           1      ;*-----------------------------------------------------------------------------*
   701                           1      ;*  CEC1 Interrupt Control Register                                            *
   702                           1      ;*-----------------------------------------------------------------------------*
   703  0000006Bh                1      cec1ic		.equ	006Bh
   704                           1      ;
   705  0,0000006Bh              1      ilvl0_cec1ic	.btequ		0,cec1ic	; Interrupt priority level select bit
   706  1,0000006Bh              1      ilvl1_cec1ic	.btequ		1,cec1ic	; Interrupt priority level select bit
   707  2,0000006Bh              1      ilvl2_cec1ic	.btequ		2,cec1ic	; Interrupt priority level select bit
   708  3,0000006Bh              1      ir_cec1ic		.btequ		3,cec1ic	; Interrupt request bit
   709                           1      ;
   710                           1      ;*-----------------------------------------------------------------------------*
   711                           1      ;*  UART5 Transmit Interrupt Control Register                                  *
   712                           1      ;*-----------------------------------------------------------------------------*
   713  0000006Ch                1      s5tic		.equ	006Ch
   714                           1      ;
   715  0,0000006Ch              1      ilvl0_s5tic		.btequ		0,s5tic		; Interrupt priority level select bit
   716  1,0000006Ch              1      ilvl1_s5tic		.btequ		1,s5tic		; Interrupt priority level select bit
   717  2,0000006Ch              1      ilvl2_s5tic		.btequ		2,s5tic		; Interrupt priority level select bit
   718  3,0000006Ch              1      ir_s5tic		.btequ		3,s5tic		; Interrupt request bit
   719                           1      ;
   720                           1      ;*-----------------------------------------------------------------------------*
   721                           1      ;*  CEC2 Interrupt Control Register                                            *
   722                           1      ;*-----------------------------------------------------------------------------*
   723  0000006Ch                1      cec2ic		.equ	006Ch
   724                           1      ;
   725  0,0000006Ch              1      ilvl0_cec2ic	.btequ		0,cec2ic	; Interrupt priority level select bit
   726  1,0000006Ch              1      ilvl1_cec2ic	.btequ		1,cec2ic	; Interrupt priority level select bit
   727  2,0000006Ch              1      ilvl2_cec2ic	.btequ		2,cec2ic	; Interrupt priority level select bit
   728  3,0000006Ch              1      ir_cec2ic		.btequ		3,cec2ic	; Interrupt request bit
   729                           1      ;
   730                           1      ;*-----------------------------------------------------------------------------*
   731                           1      ;*  UART5 Receive Interrupt Control Register                                   *
   732                           1      ;*-----------------------------------------------------------------------------*
   733  0000006Dh                1      s5ric		.equ	006Dh
   734                           1      ;
   735  0,0000006Dh              1      ilvl0_s5ric		.btequ		0,s5ric		; Interrupt priority level select bit
   736  1,0000006Dh              1      ilvl1_s5ric		.btequ		1,s5ric		; Interrupt priority level select bit
   737  2,0000006Dh              1      ilvl2_s5ric		.btequ		2,s5ric		; Interrupt priority level select bit
   738  3,0000006Dh              1      ir_s5ric		.btequ		3,s5ric		; Interrupt request bit
   739                           1      ;
   740                           1      ;*-----------------------------------------------------------------------------*
   741                           1      ;*  UART6 Bus Collision Detection Interrupt Control Register                   *
   742                           1      ;*-----------------------------------------------------------------------------*
   743  0000006Eh                1      u6bcnic		.equ	006Eh
   744                           1      ;
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 013

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   745  0,0000006Eh              1      ilvl0_u6bcnic	.btequ		0,u6bcnic	; Interrupt priority level select bit
   746  1,0000006Eh              1      ilvl1_u6bcnic	.btequ		1,u6bcnic	; Interrupt priority level select bit
   747  2,0000006Eh              1      ilvl2_u6bcnic	.btequ		2,u6bcnic	; Interrupt priority level select bit
   748  3,0000006Eh              1      ir_u6bcnic		.btequ		3,u6bcnic	; Interrupt request bit
   749                           1      ;
   750                           1      ;*-----------------------------------------------------------------------------*
   751                           1      ;*  Real-Time Clock Periodic Interrupt Control Register                        *
   752                           1      ;*-----------------------------------------------------------------------------*
   753  0000006Eh                1      rtctic		.equ	006Eh
   754                           1      ;
   755  0,0000006Eh              1      ilvl0_rtctic	.btequ		0,rtctic	; Interrupt priority level select bit
   756  1,0000006Eh              1      ilvl1_rtctic	.btequ		1,rtctic	; Interrupt priority level select bit
   757  2,0000006Eh              1      ilvl2_rtctic	.btequ		2,rtctic	; Interrupt priority level select bit
   758  3,0000006Eh              1      ir_rtctic		.btequ		3,rtctic	; Interrupt request bit
   759                           1      ;
   760                           1      ;*-----------------------------------------------------------------------------*
   761                           1      ;*  UART6 Transmit Interrupt Control Register                                  *
   762                           1      ;*-----------------------------------------------------------------------------*
   763  0000006Fh                1      s6tic		.equ	006Fh
   764                           1      ;
   765  0,0000006Fh              1      ilvl0_s6tic		.btequ		0,s6tic		; Interrupt priority level select bit
   766  1,0000006Fh              1      ilvl1_s6tic		.btequ		1,s6tic		; Interrupt priority level select bit
   767  2,0000006Fh              1      ilvl2_s6tic		.btequ		2,s6tic		; Interrupt priority level select bit
   768  3,0000006Fh              1      ir_s6tic		.btequ		3,s6tic		; Interrupt request bit
   769                           1      ;
   770                           1      ;*-----------------------------------------------------------------------------*
   771                           1      ;*  Real-Time Clock Compare Interrupt Control Register                         *
   772                           1      ;*-----------------------------------------------------------------------------*
   773  0000006Fh                1      rtccic		.equ	006Fh
   774                           1      ;
   775  0,0000006Fh              1      ilvl0_rtccic	.btequ		0,rtccic	; Interrupt priority level select bit
   776  1,0000006Fh              1      ilvl1_rtccic	.btequ		1,rtccic	; Interrupt priority level select bit
   777  2,0000006Fh              1      ilvl2_rtccic	.btequ		2,rtccic	; Interrupt priority level select bit
   778  3,0000006Fh              1      ir_rtccic		.btequ		3,rtccic	; Interrupt request bit
   779                           1      ;
   780                           1      ;*-----------------------------------------------------------------------------*
   781                           1      ;*  UART6 Receive Interrupt Control Register                                   *
   782                           1      ;*-----------------------------------------------------------------------------*
   783  00000070h                1      s6ric		.equ	0070h
   784                           1      ;
   785  0,00000070h              1      ilvl0_s6ric		.btequ		0,s6ric		; Interrupt priority level select bit
   786  1,00000070h              1      ilvl1_s6ric		.btequ		1,s6ric		; Interrupt priority level select bit
   787  2,00000070h              1      ilvl2_s6ric		.btequ		2,s6ric		; Interrupt priority level select bit
   788  3,00000070h              1      ir_s6ric		.btequ		3,s6ric		; Interrupt request bit
   789                           1      ;
   790                           1      ;*-----------------------------------------------------------------------------*
   791                           1      ;*  UART7 Bus Collision Detection Interrupt Control Register                   *
   792                           1      ;*-----------------------------------------------------------------------------*
   793  00000071h                1      u7bcnic		.equ	0071h
   794                           1      ;
   795  0,00000071h              1      ilvl0_u7bcnic	.btequ		0,u7bcnic	; Interrupt priority level select bit
   796  1,00000071h              1      ilvl1_u7bcnic	.btequ		1,u7bcnic	; Interrupt priority level select bit
   797  2,00000071h              1      ilvl2_u7bcnic	.btequ		2,u7bcnic	; Interrupt priority level select bit
   798  3,00000071h              1      ir_u7bcnic		.btequ		3,u7bcnic	; Interrupt request bit
   799                           1      ;
   800                           1      ;*-----------------------------------------------------------------------------*
   801                           1      ;*  Remote Control Signal Receiver 0 Interrupt Control Register                *
   802                           1      ;*-----------------------------------------------------------------------------*
   803  00000071h                1      pmc0ic		.equ	0071h
   804                           1      ;
   805  0,00000071h              1      ilvl0_pmc0ic	.btequ		0,pmc0ic	; Interrupt priority level select bit
   806  1,00000071h              1      ilvl1_pmc0ic	.btequ		1,pmc0ic	; Interrupt priority level select bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 014

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   807  2,00000071h              1      ilvl2_pmc0ic	.btequ		2,pmc0ic	; Interrupt priority level select bit
   808  3,00000071h              1      ir_pmc0ic		.btequ		3,pmc0ic	; Interrupt request bit
   809                           1      ;
   810                           1      ;*-----------------------------------------------------------------------------*
   811                           1      ;*  UART7 Transmit Interrupt Control Register                                  *
   812                           1      ;*-----------------------------------------------------------------------------*
   813  00000072h                1      s7tic		.equ	0072h
   814                           1      ;
   815  0,00000072h              1      ilvl0_s7tic		.btequ		0,s7tic		; Interrupt priority level select bit
   816  1,00000072h              1      ilvl1_s7tic		.btequ		1,s7tic		; Interrupt priority level select bit
   817  2,00000072h              1      ilvl2_s7tic		.btequ		2,s7tic		; Interrupt priority level select bit
   818  3,00000072h              1      ir_s7tic		.btequ		3,s7tic		; Interrupt request bit
   819                           1      ;
   820                           1      ;*-----------------------------------------------------------------------------*
   821                           1      ;*  Remote Control Signal Receiver 1 Interrupt Control Register                *
   822                           1      ;*-----------------------------------------------------------------------------*
   823  00000072h                1      pmc1ic		.equ	0072h
   824                           1      ;
   825  0,00000072h              1      ilvl0_pmc1ic	.btequ		0,pmc1ic	; Interrupt priority level select bit
   826  1,00000072h              1      ilvl1_pmc1ic	.btequ		1,pmc1ic	; Interrupt priority level select bit
   827  2,00000072h              1      ilvl2_pmc1ic	.btequ		2,pmc1ic	; Interrupt priority level select bit
   828  3,00000072h              1      ir_pmc1ic		.btequ		3,pmc1ic	; Interrupt request bit
   829                           1      ;
   830                           1      ;*-----------------------------------------------------------------------------*
   831                           1      ;*  UART7 Receive Interrupt Control Register                                   *
   832                           1      ;*-----------------------------------------------------------------------------*
   833  00000073h                1      s7ric		.equ	0073h
   834                           1      ;
   835  0,00000073h              1      ilvl0_s7ric		.btequ		0,s7ric		; Interrupt priority level select bit
   836  1,00000073h              1      ilvl1_s7ric		.btequ		1,s7ric		; Interrupt priority level select bit
   837  2,00000073h              1      ilvl2_s7ric		.btequ		2,s7ric		; Interrupt priority level select bit
   838  3,00000073h              1      ir_s7ric		.btequ		3,s7ric		; Interrupt request bit
   839                           1      ;
   840                           1      ;*-----------------------------------------------------------------------------*
   841                           1      ;*  I2C-bus Interface Interrupt Control Register                               *
   842                           1      ;*-----------------------------------------------------------------------------*
   843  0000007Bh                1      iicic		.equ	007Bh
   844                           1      ;
   845  0,0000007Bh              1      ilvl0_iicic		.btequ		0,iicic		; Interrupt priority level select bit
   846  1,0000007Bh              1      ilvl1_iicic		.btequ		1,iicic		; Interrupt priority level select bit
   847  2,0000007Bh              1      ilvl2_iicic		.btequ		2,iicic		; Interrupt priority level select bit
   848  3,0000007Bh              1      ir_iicic		.btequ		3,iicic		; Interrupt request bit
   849                           1      ;
   850                           1      ;*-----------------------------------------------------------------------------*
   851                           1      ;*  SCL/SDA Interrupt Control Register                                         *
   852                           1      ;*-----------------------------------------------------------------------------*
   853  0000007Ch                1      scldaic		.equ	007Ch
   854                           1      ;
   855  0,0000007Ch              1      ilvl0_scldaic	.btequ		0,scldaic	; Interrupt priority level select bit
   856  1,0000007Ch              1      ilvl1_scldaic	.btequ		1,scldaic	; Interrupt priority level select bit
   857  2,0000007Ch              1      ilvl2_scldaic	.btequ		2,scldaic	; Interrupt priority level select bit
   858  3,0000007Ch              1      ir_scldaic		.btequ		3,scldaic	; Interrupt request bit
   859                           1      ;
   860                           1      ;*-----------------------------------------------------------------------------*
   861                           1      ;*  DMA0 Source Pointer                                                        *
   862                           1      ;*-----------------------------------------------------------------------------*
   863  00000180h                1      sar0		.equ	0180h
   864                           1      ;
   865  00000180h                1      sar0l		.equ	sar0				; DMA0 Source Pointer(low 8bit)
   866  00000181h                1      sar0m		.equ	sar0+1				; DMA0 Source Pointer(mid 8bit)
   867  00000182h                1      sar0h		.equ	sar0+2				; DMA0 Source Pointer(high 8bit)
   868                           1      ;
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 015

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   869                           1      ;*-----------------------------------------------------------------------------*
   870                           1      ;*  DMA0 Destination Pointer                                                   *
   871                           1      ;*-----------------------------------------------------------------------------*
   872  00000184h                1      dar0		.equ	0184h
   873                           1      ;
   874  00000184h                1      dar0l		.equ	dar0				; DMA0 Destination Pointer(low 8bit)
   875  00000185h                1      dar0m		.equ	dar0+1				; DMA0 Destination Pointer(mid 8bit)
   876  00000186h                1      dar0h		.equ	dar0+2				; DMA0 Destination Pointer(high 8bit)
   877                           1      ;
   878                           1      ;*-----------------------------------------------------------------------------*
   879                           1      ;*  DMA0 Transfer Counter                                                      *
   880                           1      ;*-----------------------------------------------------------------------------*
   881  00000188h                1      tcr0		.equ	0188h
   882                           1      ;
   883  00000188h                1      tcr0l		.equ	tcr0				; DMA0 Transfer Counter(low 8bit)
   884  00000189h                1      tcr0h		.equ	tcr0+1				; DMA0 Transfer Counter(high 8bit)
   885                           1      ;
   886                           1      ;*-----------------------------------------------------------------------------*
   887                           1      ;*  DMA0 Control Register                                                      *
   888                           1      ;*-----------------------------------------------------------------------------*
   889  0000018Ch                1      dm0con		.equ	018Ch
   890                           1      ;
   891  0,0000018Ch              1      dmbit_dm0con	.btequ		0,dm0con	; Transfer unit bit select bit
   892  1,0000018Ch              1      dmasl_dm0con	.btequ		1,dm0con	; Repeat transfer mode select bit
   893  2,0000018Ch              1      dmas_dm0con		.btequ		2,dm0con	; DMA request bit
   894  3,0000018Ch              1      dmae_dm0con		.btequ		3,dm0con	; DMA enable bit
   895  4,0000018Ch              1      dsd_dm0con		.btequ		4,dm0con	; Source address direction select bit
   896  5,0000018Ch              1      dad_dm0con		.btequ		5,dm0con	; Destination address direction select bit
   897                           1      ;
   898                           1      ;*-----------------------------------------------------------------------------*
   899                           1      ;*  DMA1 Source Pointer                                                        *
   900                           1      ;*-----------------------------------------------------------------------------*
   901  00000190h                1      sar1		.equ	0190h
   902                           1      ;
   903  00000190h                1      sar1l		.equ	sar1				; DMA1 Source Pointer(low 8bit)
   904  00000191h                1      sar1m		.equ	sar1+1				; DMA1 Source Pointer(mid 8bit)
   905  00000192h                1      sar1h		.equ	sar1+2				; DMA1 Source Pointer(high 8bit)
   906                           1      ;
   907                           1      ;*-----------------------------------------------------------------------------*
   908                           1      ;*  DMA1 Destination Pointer                                                   *
   909                           1      ;*-----------------------------------------------------------------------------*
   910  00000194h                1      dar1		.equ	0194h
   911                           1      ;
   912  00000194h                1      dar1l		.equ	dar1				; DMA1 Destination Pointer(low 8bit)
   913  00000195h                1      dar1m		.equ	dar1+1				; DMA1 Destination Pointer(mid 8bit)
   914  00000196h                1      dar1h		.equ	dar1+2				; DMA1 Destination Pointer(high 8bit)
   915                           1      ;
   916                           1      ;*-----------------------------------------------------------------------------*
   917                           1      ;*  DMA1 Transfer Counter                                                      *
   918                           1      ;*-----------------------------------------------------------------------------*
   919  00000198h                1      tcr1		.equ	0198h
   920                           1      ;
   921  00000198h                1      tcr1l		.equ	tcr1				; DMA1 Transfer Counter(low 8bit)
   922  00000199h                1      tcr1h		.equ	tcr1+1				; DMA1 Transfer Counter(high 8bit)
   923                           1      ;
   924                           1      ;*-----------------------------------------------------------------------------*
   925                           1      ;*  DMA1 Control Register                                                      *
   926                           1      ;*-----------------------------------------------------------------------------*
   927  0000019Ch                1      dm1con		.equ	019Ch
   928                           1      ;
   929  0,0000019Ch              1      dmbit_dm1con	.btequ		0,dm1con	; Transfer unit bit select bit
   930  1,0000019Ch              1      dmasl_dm1con	.btequ		1,dm1con	; Repeat transfer mode select bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 016

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   931  2,0000019Ch              1      dmas_dm1con		.btequ		2,dm1con	; DMA request bit
   932  3,0000019Ch              1      dmae_dm1con		.btequ		3,dm1con	; DMA enable bit
   933  4,0000019Ch              1      dsd_dm1con		.btequ		4,dm1con	; Source address direction select bit
   934  5,0000019Ch              1      dad_dm1con		.btequ		5,dm1con	; Destination address direction select bit
   935                           1      ;
   936                           1      ;*-----------------------------------------------------------------------------*
   937                           1      ;*  DMA2 Source Pointer                                                        *
   938                           1      ;*-----------------------------------------------------------------------------*
   939  000001A0h                1      sar2		.equ	01A0h
   940                           1      ;
   941  000001A0h                1      sar2l		.equ	sar2				; DMA2 Source Pointer(low 8bit)
   942  000001A1h                1      sar2m		.equ	sar2+1				; DMA2 Source Pointer(mid 8bit)
   943  000001A2h                1      sar2h		.equ	sar2+2				; DMA2 Source Pointer(high 8bit)
   944                           1      ;
   945                           1      ;*-----------------------------------------------------------------------------*
   946                           1      ;*  DMA2 Destination Pointer                                                   *
   947                           1      ;*-----------------------------------------------------------------------------*
   948  000001A4h                1      dar2		.equ	01A4h
   949                           1      ;
   950  000001A4h                1      dar2l		.equ	dar2				; DMA2 Destination Pointer(low 8bit)
   951  000001A5h                1      dar2m		.equ	dar2+1				; DMA2 Destination Pointer(mid 8bit)
   952  000001A6h                1      dar2h		.equ	dar2+2				; DMA2 Destination Pointer(high 8bit)
   953                           1      ;
   954                           1      ;*-----------------------------------------------------------------------------*
   955                           1      ;*  DMA2 Transfer Counter                                                      *
   956                           1      ;*-----------------------------------------------------------------------------*
   957  000001A8h                1      tcr2		.equ	01A8h
   958                           1      ;
   959  000001A8h                1      tcr2l		.equ	tcr2				; DMA2 Transfer Counter(low 8bit)
   960  000001A9h                1      tcr2h		.equ	tcr2+1				; DMA2 Transfer Counter(high 8bit)
   961                           1      ;
   962                           1      ;*-----------------------------------------------------------------------------*
   963                           1      ;*  DMA2 Control Register                                                      *
   964                           1      ;*-----------------------------------------------------------------------------*
   965  000001ACh                1      dm2con		.equ	01ACh
   966                           1      ;
   967  0,000001ACh              1      dmbit_dm2con	.btequ		0,dm2con	; Transfer unit bit select bit
   968  1,000001ACh              1      dmasl_dm2con	.btequ		1,dm2con	; Repeat transfer mode select bit
   969  2,000001ACh              1      dmas_dm2con		.btequ		2,dm2con	; DMA request bit
   970  3,000001ACh              1      dmae_dm2con		.btequ		3,dm2con	; DMA enable bit
   971  4,000001ACh              1      dsd_dm2con		.btequ		4,dm2con	; Source address direction select bit
   972  5,000001ACh              1      dad_dm2con		.btequ		5,dm2con	; Destination address direction select bit
   973                           1      ;
   974                           1      ;*-----------------------------------------------------------------------------*
   975                           1      ;*  DMA3 Source Pointer                                                        *
   976                           1      ;*-----------------------------------------------------------------------------*
   977  000001B0h                1      sar3		.equ	01B0h
   978                           1      ;
   979  000001B0h                1      sar3l		.equ	sar3				; DMA3 Source Pointer(low 8bit)
   980  000001B1h                1      sar3m		.equ	sar3+1				; DMA3 Source Pointer(mid 8bit)
   981  000001B2h                1      sar3h		.equ	sar3+2				; DMA3 Source Pointer(high 8bit)
   982                           1      ;
   983                           1      ;*-----------------------------------------------------------------------------*
   984                           1      ;*  DMA3 Destination Pointer                                                   *
   985                           1      ;*-----------------------------------------------------------------------------*
   986  000001B4h                1      dar3		.equ	01B4h
   987                           1      ;
   988  000001B4h                1      dar3l		.equ	dar3				; DMA3 Destination Pointer(low 8bit)
   989  000001B5h                1      dar3m		.equ	dar3+1				; DMA3 Destination Pointer(mid 8bit)
   990  000001B6h                1      dar3h		.equ	dar3+2				; DMA3 Destination Pointer(high 8bit)
   991                           1      ;
   992                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 017

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

   993                           1      ;*  DMA3 Transfer Counter                                                      *
   994                           1      ;*-----------------------------------------------------------------------------*
   995  000001B8h                1      tcr3		.equ	01B8h
   996                           1      ;
   997  000001B8h                1      tcr3l		.equ	tcr3				; DMA3 Transfer Counter(low 8bit)
   998  000001B9h                1      tcr3h		.equ	tcr3+1				; DMA3 Transfer Counter(high 8bit)
   999                           1      ;
  1000                           1      ;*-----------------------------------------------------------------------------*
  1001                           1      ;*  DMA3 Control Register                                                      *
  1002                           1      ;*-----------------------------------------------------------------------------*
  1003  000001BCh                1      dm3con		.equ	01BCh
  1004                           1      ;
  1005  0,000001BCh              1      dmbit_dm3con	.btequ		0,dm3con	; Transfer unit bit select bit
  1006  1,000001BCh              1      dmasl_dm3con	.btequ		1,dm3con	; Repeat transfer mode select bit
  1007  2,000001BCh              1      dmas_dm3con		.btequ		2,dm3con	; DMA request bit
  1008  3,000001BCh              1      dmae_dm3con		.btequ		3,dm3con	; DMA enable bit
  1009  4,000001BCh              1      dsd_dm3con		.btequ		4,dm3con	; Source address direction select bit
  1010  5,000001BCh              1      dad_dm3con		.btequ		5,dm3con	; Destination address direction select bit
  1011                           1      ;
  1012                           1      ;*-----------------------------------------------------------------------------*
  1013                           1      ;*  Timer B0-1 Register                                                        *
  1014                           1      ;*-----------------------------------------------------------------------------*
  1015  000001C0h                1      tb01		.equ	01C0h
  1016                           1      ;
  1017                           1      ;*-----------------------------------------------------------------------------*
  1018                           1      ;*  Timer B1-1 Register                                                        *
  1019                           1      ;*-----------------------------------------------------------------------------*
  1020  000001C2h                1      tb11		.equ	01C2h
  1021                           1      ;
  1022                           1      ;*-----------------------------------------------------------------------------*
  1023                           1      ;*  Timer B2-1 Register                                                        *
  1024                           1      ;*-----------------------------------------------------------------------------*
  1025  000001C4h                1      tb21		.equ	01C4h
  1026                           1      ;
  1027                           1      ;*-----------------------------------------------------------------------------*
  1028                           1      ;*  Pulse Period/Pulse Width Measurement Mode Function Select Register 1       *
  1029                           1      ;*-----------------------------------------------------------------------------*
  1030  000001C6h                1      ppwfs1		.equ	01C6h
  1031                           1      ;
  1032  0,000001C6h              1      ppwfs10			.btequ		0,ppwfs1	; Timer B0 pulse period/pulse width measurement mode function select bit
  1033  1,000001C6h              1      ppwfs11			.btequ		1,ppwfs1	; Timer B1 pulse period/pulse width measurement mode function select bit
  1034  2,000001C6h              1      ppwfs12			.btequ		2,ppwfs1	; Timer B2 pulse period/pulse width measurement mode function select bit
  1035                           1      ;
  1036                           1      ;*-----------------------------------------------------------------------------*
  1037                           1      ;*  Timer B Count Source Select Register 0                                     *
  1038                           1      ;*-----------------------------------------------------------------------------*
  1039  000001C8h                1      tbcs0		.equ	01C8h
  1040                           1      ;
  1041  0,000001C8h              1      tcs0_tbcs0		.btequ		0,tbcs0		; TB0 count source select bit
  1042  1,000001C8h              1      tcs1_tbcs0		.btequ		1,tbcs0		; TB0 count source select bit
  1043  2,000001C8h              1      tcs2_tbcs0		.btequ		2,tbcs0		; TB0 count source select bit
  1044  3,000001C8h              1      tcs3_tbcs0		.btequ		3,tbcs0		; TB0 count source option specified bit
  1045  4,000001C8h              1      tcs4_tbcs0		.btequ		4,tbcs0		; TB1 count source select bit
  1046  5,000001C8h              1      tcs5_tbcs0		.btequ		5,tbcs0		; TB1 count source select bit
  1047  6,000001C8h              1      tcs6_tbcs0		.btequ		6,tbcs0		; TB1 count source select bit
  1048  7,000001C8h              1      tcs7_tbcs0		.btequ		7,tbcs0		; TB1 count source option specified bit
  1049                           1      ;
  1050                           1      ;*-----------------------------------------------------------------------------*
  1051                           1      ;*  Timer B Count Source Select Register 1                                     *
  1052                           1      ;*-----------------------------------------------------------------------------*
  1053  000001C9h                1      tbcs1		.equ	01C9h
  1054                           1      ;
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 018

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1055  0,000001C9h              1      tcs0_tbcs1		.btequ		0,tbcs1		; TB2 count source select bit
  1056  1,000001C9h              1      tcs1_tbcs1		.btequ		1,tbcs1		; TB2 count source select bit
  1057  2,000001C9h              1      tcs2_tbcs1		.btequ		2,tbcs1		; TB2 count source select bit
  1058  3,000001C9h              1      tcs3_tbcs1		.btequ		3,tbcs1		; TB2 count source option specified bit
  1059                           1      ;
  1060                           1      ;*-----------------------------------------------------------------------------*
  1061                           1      ;*  Timer AB Division Control Register 0                                       *
  1062                           1      ;*-----------------------------------------------------------------------------*
  1063  000001CBh                1      tckdivc0	.equ	01CBh
  1064                           1      ;
  1065  0,000001CBh              1      tcdiv00			.btequ		0,tckdivc0	; Clock select prior to timer AB division bit
  1066                           1      ;
  1067                           1      ;*-----------------------------------------------------------------------------*
  1068                           1      ;*  Timer A Count Source Select Register 0                                     *
  1069                           1      ;*-----------------------------------------------------------------------------*
  1070  000001D0h                1      tacs0		.equ	01D0h
  1071                           1      ;
  1072  0,000001D0h              1      tcs0_tacs0		.btequ		0,tacs0		; TA0 count source select bit
  1073  1,000001D0h              1      tcs1_tacs0		.btequ		1,tacs0		; TA0 count source select bit
  1074  2,000001D0h              1      tcs2_tacs0		.btequ		2,tacs0		; TA0 count source select bit
  1075  3,000001D0h              1      tcs3_tacs0		.btequ		3,tacs0		; TA0 count source option specified bit
  1076  4,000001D0h              1      tcs4_tacs0		.btequ		4,tacs0		; TA1 count source select bit
  1077  5,000001D0h              1      tcs5_tacs0		.btequ		5,tacs0		; TA1 count source select bit
  1078  6,000001D0h              1      tcs6_tacs0		.btequ		6,tacs0		; TA1 count source select bit
  1079  7,000001D0h              1      tcs7_tacs0		.btequ		7,tacs0		; TA1 count source option specified bit
  1080                           1      ;
  1081                           1      ;*-----------------------------------------------------------------------------*
  1082                           1      ;*  Timer A Count Source Select Register 1                                     *
  1083                           1      ;*-----------------------------------------------------------------------------*
  1084  000001D1h                1      tacs1		.equ	01D1h
  1085                           1      ;
  1086  0,000001D1h              1      tcs0_tacs1		.btequ		0,tacs1		; TA2 count source select bit
  1087  1,000001D1h              1      tcs1_tacs1		.btequ		1,tacs1		; TA2 count source select bit
  1088  2,000001D1h              1      tcs2_tacs1		.btequ		2,tacs1		; TA2 count source select bit
  1089  3,000001D1h              1      tcs3_tacs1		.btequ		3,tacs1		; TA2 count source option specified bit
  1090  4,000001D1h              1      tcs4_tacs1		.btequ		4,tacs1		; TA3 count source select bit
  1091  5,000001D1h              1      tcs5_tacs1		.btequ		5,tacs1		; TA3 count source select bit
  1092  6,000001D1h              1      tcs6_tacs1		.btequ		6,tacs1		; TA3 count source select bit
  1093  7,000001D1h              1      tcs7_tacs1		.btequ		7,tacs1		; TA3 count source option specified bit
  1094                           1      ;
  1095                           1      ;*-----------------------------------------------------------------------------*
  1096                           1      ;*  Timer A Count Source Select Register 2                                     *
  1097                           1      ;*-----------------------------------------------------------------------------*
  1098  000001D2h                1      tacs2		.equ	01D2h
  1099                           1      ;
  1100  0,000001D2h              1      tcs0_tacs2		.btequ		0,tacs2		; TA4 count source select bit
  1101  1,000001D2h              1      tcs1_tacs2		.btequ		1,tacs2		; TA4 count source select bit
  1102  2,000001D2h              1      tcs2_tacs2		.btequ		2,tacs2		; TA4 count source select bit
  1103  3,000001D2h              1      tcs3_tacs2		.btequ		3,tacs2		; TA4 count source option specified bit
  1104                           1      ;
  1105                           1      ;*-----------------------------------------------------------------------------*
  1106                           1      ;*  16-Bit Pulse Width Modulation Mode Function Select Register                *
  1107                           1      ;*-----------------------------------------------------------------------------*
  1108  000001D4h                1      pwmfs		.equ	01D4h
  1109                           1      ;
  1110  1,000001D4h              1      pwmfs1			.btequ		1,pwmfs		; Timer A1 programmable output mode select bit
  1111  2,000001D4h              1      pwmfs2			.btequ		2,pwmfs		; Timer A2 programmable output mode select bit
  1112  4,000001D4h              1      pwmfs4			.btequ		4,pwmfs		; Timer A4 programmable output mode select bit
  1113                           1      ;
  1114                           1      ;*-----------------------------------------------------------------------------*
  1115                           1      ;*  Timer A Waveform Output Function Select Register                           *
  1116                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 019

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1117  000001D5h                1      tapofs		.equ	01D5h
  1118                           1      ;
  1119  0,000001D5h              1      pofs0			.btequ		0,tapofs	; TA0OUT output polar control bit
  1120  1,000001D5h              1      pofs1			.btequ		1,tapofs	; TA1OUT output polar control bit
  1121  2,000001D5h              1      pofs2			.btequ		2,tapofs	; TA2OUT output polar control bit
  1122  3,000001D5h              1      pofs3			.btequ		3,tapofs	; TA3OUT output polar control bit
  1123  4,000001D5h              1      pofs4			.btequ		4,tapofs	; TA4OUT output polar control bit
  1124                           1      ;
  1125                           1      ;*-----------------------------------------------------------------------------*
  1126                           1      ;*  Timer A Output Waveform Change Enable Register                             *
  1127                           1      ;*-----------------------------------------------------------------------------*
  1128  000001D8h                1      taow		.equ	01D8h
  1129                           1      ;
  1130  1,000001D8h              1      ta1ow			.btequ		1,taow		; Timer A1 output waveform change enable bit
  1131  2,000001D8h              1      ta2ow			.btequ		2,taow		; Timer A2 output waveform change enable bit
  1132  4,000001D8h              1      ta4ow			.btequ		4,taow		; Timer A4 output waveform change enable bit
  1133                           1      ;
  1134                           1      ;*-----------------------------------------------------------------------------*
  1135                           1      ;*  Three-phase Protect Control Register                                       *
  1136                           1      ;*-----------------------------------------------------------------------------*
  1137  000001DAh                1      tprc		.equ	01DAh
  1138                           1      ;
  1139  0,000001DAh              1      tprc0			.btequ		0,tprc		; Three-phase protect control bit
  1140                           1      ;
  1141                           1      ;*-----------------------------------------------------------------------------*
  1142                           1      ;*  Timer B3-1 Register                                                        *
  1143                           1      ;*-----------------------------------------------------------------------------*
  1144  000001E0h                1      tb31		.equ	01E0h
  1145                           1      ;
  1146                           1      ;*-----------------------------------------------------------------------------*
  1147                           1      ;*  Timer B4-1 Register                                                        *
  1148                           1      ;*-----------------------------------------------------------------------------*
  1149  000001E2h                1      tb41		.equ	01E2h
  1150                           1      ;
  1151                           1      ;*-----------------------------------------------------------------------------*
  1152                           1      ;*  Timer B5-1 Register                                                        *
  1153                           1      ;*-----------------------------------------------------------------------------*
  1154  000001E4h                1      tb51		.equ	01E4h
  1155                           1      ;
  1156                           1      ;*-----------------------------------------------------------------------------*
  1157                           1      ;*  Pulse Period/Pulse Width Measurement Mode Function Select Register 2       *
  1158                           1      ;*-----------------------------------------------------------------------------*
  1159  000001E6h                1      ppwfs2		.equ	01E6h
  1160                           1      ;
  1161  0,000001E6h              1      ppwfs20			.btequ		0,ppwfs2	; Timer B3 pulse period/pulse width measurement mode function select bit
  1162  1,000001E6h              1      ppwfs21			.btequ		1,ppwfs2	; Timer B4 pulse period/pulse width measurement mode function select bit
  1163  2,000001E6h              1      ppwfs22			.btequ		2,ppwfs2	; Timer B5 pulse period/pulse width measurement mode function select bit
  1164                           1      ;
  1165                           1      ;*-----------------------------------------------------------------------------*
  1166                           1      ;*  Timer B Count Source Select Register 2                                     *
  1167                           1      ;*-----------------------------------------------------------------------------*
  1168  000001E8h                1      tbcs2		.equ	01E8h
  1169                           1      ;
  1170  0,000001E8h              1      tcs0_tbcs2		.btequ		0,tbcs2		; TB3 count source select bit
  1171  1,000001E8h              1      tcs1_tbcs2		.btequ		1,tbcs2		; TB3 count source select bit
  1172  2,000001E8h              1      tcs2_tbcs2		.btequ		2,tbcs2		; TB3 count source select bit
  1173  3,000001E8h              1      tcs3_tbcs2		.btequ		3,tbcs2		; TB3 count source option specified bit
  1174  4,000001E8h              1      tcs4_tbcs2		.btequ		4,tbcs2		; TB4 count source select bit
  1175  5,000001E8h              1      tcs5_tbcs2		.btequ		5,tbcs2		; TB4 count source select bit
  1176  6,000001E8h              1      tcs6_tbcs2		.btequ		6,tbcs2		; TB4 count source select bit
  1177  7,000001E8h              1      tcs7_tbcs2		.btequ		7,tbcs2		; TB4 count source option specified bit
  1178                           1      ;
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 020

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1179                           1      ;*-----------------------------------------------------------------------------*
  1180                           1      ;*  Timer B Count Source Select Register 3                                     *
  1181                           1      ;*-----------------------------------------------------------------------------*
  1182  000001E9h                1      tbcs3		.equ	01E9h
  1183                           1      ;
  1184  0,000001E9h              1      tcs0_tbcs3		.btequ		0,tbcs3		; TB5 count source select bit
  1185  1,000001E9h              1      tcs1_tbcs3		.btequ		1,tbcs3		; TB5 count source select bit
  1186  2,000001E9h              1      tcs2_tbcs3		.btequ		2,tbcs3		; TB5 count source select bit
  1187  3,000001E9h              1      tcs3_tbcs3		.btequ		3,tbcs3		; TB5 count source option specified bit
  1188                           1      ;
  1189                           1      ;*-----------------------------------------------------------------------------*
  1190                           1      ;*  PMC0 Function Select Register 0                                            *
  1191                           1      ;*-----------------------------------------------------------------------------*
  1192  000001F0h                1      pmc0con0	.equ	01F0h
  1193                           1      ;
  1194  0,000001F0h              1      en_pmc0con0		.btequ		0,pmc0con0	; PMC0 operation enable bit
  1195  1,000001F0h              1      sinv_pmc0con0	.btequ		1,pmc0con0	; Input signal polarity invert bit
  1196  2,000001F0h              1      fil_pmc0con0	.btequ		2,pmc0con0	; Filter enable bit
  1197  3,000001F0h              1      ehold_pmc0con0	.btequ		3,pmc0con0	; Error flag hold bit
  1198  4,000001F0h              1      hden_pmc0con0	.btequ		4,pmc0con0	; Header pattern enable bit
  1199  5,000001F0h              1      sden_pmc0con0	.btequ		5,pmc0con0	; Special data pattern enable bit
  1200  6,000001F0h              1      drint0_pmc0con0	.btequ		6,pmc0con0	; Receive interrupt control bit
  1201  7,000001F0h              1      drint1_pmc0con0	.btequ		7,pmc0con0	; Receive interrupt control bit
  1202                           1      ;
  1203                           1      ;*-----------------------------------------------------------------------------*
  1204                           1      ;*  PMC0 Function Select Register 1                                            *
  1205                           1      ;*-----------------------------------------------------------------------------*
  1206  000001F1h                1      pmc0con1	.equ	01F1h
  1207                           1      ;
  1208  0,000001F1h              1      typ0_pmc0con1	.btequ		0,pmc0con1	; Receive mode select bit
  1209  1,000001F1h              1      typ1_pmc0con1	.btequ		1,pmc0con1	; Receive mode select bit
  1210  2,000001F1h              1      css_pmc0con1	.btequ		2,pmc0con1	; Counter start control bit
  1211  6,000001F1h              1      exsden_pmc0con1	.btequ		6,pmc0con1	; Special pattern detect block select bit
  1212  7,000001F1h              1      exhden_pmc0con1	.btequ		7,pmc0con1	; Header pattern detect block select bit
  1213                           1      ;
  1214                           1      ;*-----------------------------------------------------------------------------*
  1215                           1      ;*  PMC0 Function Select Register 2                                            *
  1216                           1      ;*-----------------------------------------------------------------------------*
  1217  000001F2h                1      pmc0con2	.equ	01F2h
  1218                           1      ;
  1219  0,000001F2h              1      enflg_pmc0con2	.btequ		0,pmc0con2	; PMC0 status flag
  1220  3,000001F2h              1      inflg_pmc0con2	.btequ		3,pmc0con2	; Input signal flag
  1221  4,000001F2h              1      ceflg_pmc0con2	.btequ		4,pmc0con2	; Counter overflow flag
  1222  5,000001F2h              1      ceint_pmc0con2	.btequ		5,pmc0con2	; Counter overflow interrupt enable bit
  1223  6,000001F2h              1      psel0_pmc0con2	.btequ		6,pmc0con2	; Input pin select bit
  1224  7,000001F2h              1      psel1_pmc0con2	.btequ		7,pmc0con2	; Input pin select bit
  1225                           1      ;
  1226                           1      ;*-----------------------------------------------------------------------------*
  1227                           1      ;*  PMC0 Function Select Register 3                                            *
  1228                           1      ;*-----------------------------------------------------------------------------*
  1229  000001F3h                1      pmc0con3	.equ	01F3h
  1230                           1      ;
  1231  0,000001F3h              1      cre_pmc0con3	.btequ		0,pmc0con3	; Mode select bit
  1232  1,000001F3h              1      cfr_pmc0con3	.btequ		1,pmc0con3	; Mode select bit
  1233  2,000001F3h              1      cst_pmc0con3	.btequ		2,pmc0con3	; Mode select bit
  1234  3,000001F3h              1      pd_pmc0con3		.btequ		3,pmc0con3	; Mode select bit
  1235  4,000001F3h              1      csrc0_pmc0con3	.btequ		4,pmc0con3	; Clock source select bit
  1236  5,000001F3h              1      csrc1_pmc0con3	.btequ		5,pmc0con3	; Clock source select bit
  1237  6,000001F3h              1      cdiv0_pmc0con3	.btequ		6,pmc0con3	; Count source divisor select bit
  1238  7,000001F3h              1      cdiv1_pmc0con3	.btequ		7,pmc0con3	; Count source divisor select bit
  1239                           1      ;
  1240                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 021

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1241                           1      ;*  PMC0 Status Register                                                       *
  1242                           1      ;*-----------------------------------------------------------------------------*
  1243  000001F4h                1      pmc0sts		.equ	01F4h
  1244                           1      ;
  1245  0,000001F4h              1      cpflg_pmc0sts	.btequ		0,pmc0sts	; Compare match flag
  1246  1,000001F4h              1      reflg_pmc0sts	.btequ		1,pmc0sts	; Receive error flag
  1247  2,000001F4h              1      drflg_pmc0sts	.btequ		2,pmc0sts	; Data receiving flag
  1248  3,000001F4h              1      bfulflg_pmc0sts	.btequ		3,pmc0sts	; Receive buffer full flag
  1249  4,000001F4h              1      pthdflg_pmc0sts	.btequ		4,pmc0sts	; Header pattern match flag
  1250  5,000001F4h              1      ptd0flg_pmc0sts	.btequ		5,pmc0sts	; Data 0 pattern match flag
  1251  6,000001F4h              1      ptd1flg_pmc0sts	.btequ		6,pmc0sts	; Data 1 pattern match flag
  1252  7,000001F4h              1      sdflg_pmc0sts	.btequ		7,pmc0sts	; Special pattern match flag
  1253                           1      ;
  1254                           1      ;*-----------------------------------------------------------------------------*
  1255                           1      ;*  PMC0 Interrupt Source Register                                             *
  1256                           1      ;*-----------------------------------------------------------------------------*
  1257  000001F5h                1      pmc0int		.equ	01F5h
  1258                           1      ;
  1259  0,000001F5h              1      cpint_pmc0int	.btequ		0,pmc0int	; Compare match flag interrupt enable bit
  1260  1,000001F5h              1      reint_pmc0int	.btequ		1,pmc0int	; Receive error flag interrupt enable bit
  1261  2,000001F5h              1      drint_pmc0int	.btequ		2,pmc0int	; Data reception complete interrupt enable bit
  1262  3,000001F5h              1      bfulint_pmc0int	.btequ		3,pmc0int	; Receive buffer full flag interrupt enable bit
  1263  4,000001F5h              1      pthdint_pmc0int	.btequ		4,pmc0int	; Header match flag interrupt enable bit
  1264  5,000001F5h              1      ptdint_pmc0int	.btequ		5,pmc0int	; Data 0/1 match flag interrupt enable bit
  1265  6,000001F5h              1      timint_pmc0int	.btequ		6,pmc0int	; Timer measure interrupt enable bit
  1266  7,000001F5h              1      sdint_pmc0int	.btequ		7,pmc0int	; Special data match flag interrupt enable bit
  1267                           1      ;
  1268                           1      ;*-----------------------------------------------------------------------------*
  1269                           1      ;*  PMC0 Compare Control Register                                              *
  1270                           1      ;*-----------------------------------------------------------------------------*
  1271  000001F6h                1      pmc0cpc		.equ	01F6h
  1272                           1      ;
  1273  0,000001F6h              1      cpn0			.btequ		0,pmc0cpc	; Compare bit specified bit
  1274  1,000001F6h              1      cpn1			.btequ		1,pmc0cpc	; Compare bit specified bit
  1275  2,000001F6h              1      cpn2			.btequ		2,pmc0cpc	; Compare bit specified bit
  1276  4,000001F6h              1      cpen			.btequ		4,pmc0cpc	; Compare enable bit
  1277                           1      ;
  1278                           1      ;*-----------------------------------------------------------------------------*
  1279                           1      ;*  PMC0 Compare Data Register                                                 *
  1280                           1      ;*-----------------------------------------------------------------------------*
  1281  000001F7h                1      pmc0cpd		.equ	01F7h
  1282                           1      ;
  1283                           1      ;*-----------------------------------------------------------------------------*
  1284                           1      ;*  PMC1 Function Select Register 0                                            *
  1285                           1      ;*-----------------------------------------------------------------------------*
  1286  000001F8h                1      pmc1con0	.equ	01F8h
  1287                           1      ;
  1288  0,000001F8h              1      en_pmc1con0		.btequ		0,pmc1con0	; PMC1 operation enable bit
  1289  1,000001F8h              1      sinv_pmc1con0	.btequ		1,pmc1con0	; Input signal polarity invert bit
  1290  2,000001F8h              1      fil_pmc1con0	.btequ		2,pmc1con0	; Filter enable bit
  1291  4,000001F8h              1      hden_pmc1con0	.btequ		4,pmc1con0	; Header pattern enable bit
  1292                           1      ;
  1293                           1      ;*-----------------------------------------------------------------------------*
  1294                           1      ;*  PMC1 Function Select Register 1                                            *
  1295                           1      ;*-----------------------------------------------------------------------------*
  1296  000001F9h                1      pmc1con1	.equ	01F9h
  1297                           1      ;
  1298  0,000001F9h              1      typ0_pmc1con1	.btequ		0,pmc1con1	; Receive mode select bit
  1299  1,000001F9h              1      typ1_pmc1con1	.btequ		1,pmc1con1	; Receive mode select bit
  1300                           1      ;
  1301                           1      ;*-----------------------------------------------------------------------------*
  1302                           1      ;*  PMC1 Function Select Register 2                                            *
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 022

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1303                           1      ;*-----------------------------------------------------------------------------*
  1304  000001FAh                1      pmc1con2	.equ	01FAh
  1305                           1      ;
  1306  0,000001FAh              1      enflg_pmc1con2	.btequ		0,pmc1con2	; PMC1 status flag
  1307  3,000001FAh              1      inflg_pmc1con2	.btequ		3,pmc1con2	; Input signal flag
  1308  4,000001FAh              1      ceflg_pmc1con2	.btequ		4,pmc1con2	; Counter overflow flag
  1309  5,000001FAh              1      ceint_pmc1con2	.btequ		5,pmc1con2	; Counter overflow interrupt enable bit
  1310  6,000001FAh              1      psel0_pmc1con2	.btequ		6,pmc1con2	; Input pin select bit
  1311  7,000001FAh              1      psel1_pmc1con2	.btequ		7,pmc1con2	; Input pin select bit
  1312                           1      ;
  1313                           1      ;*-----------------------------------------------------------------------------*
  1314                           1      ;*  PMC1 Function Select Register 3                                            *
  1315                           1      ;*-----------------------------------------------------------------------------*
  1316  000001FBh                1      pmc1con3	.equ	01FBh
  1317                           1      ;
  1318  0,000001FBh              1      cre_pmc1con3	.btequ		0,pmc1con3	; Mode select bit
  1319  1,000001FBh              1      cfr_pmc1con3	.btequ		1,pmc1con3	; Mode select bit
  1320  2,000001FBh              1      cst_pmc1con3	.btequ		2,pmc1con3	; Mode select bit
  1321  3,000001FBh              1      pd_pmc1con3		.btequ		3,pmc1con3	; Mode select bit
  1322  4,000001FBh              1      csrc0_pmc1con3	.btequ		4,pmc1con3	; Clock source select bit
  1323  5,000001FBh              1      csrc1_pmc1con3	.btequ		5,pmc1con3	; Clock source select bit
  1324  6,000001FBh              1      cdiv0_pmc1con3	.btequ		6,pmc1con3	; Count source divisor select bit
  1325  7,000001FBh              1      cdiv1_pmc1con3	.btequ		7,pmc1con3	; Count source divisor select bit
  1326                           1      ;
  1327                           1      ;*-----------------------------------------------------------------------------*
  1328                           1      ;*  PMC1 Status Register                                                       *
  1329                           1      ;*-----------------------------------------------------------------------------*
  1330  000001FCh                1      pmc1sts		.equ	01FCh
  1331                           1      ;
  1332  1,000001FCh              1      reflg_pmc1sts	.btequ		1,pmc1sts	; Receive error flag
  1333  2,000001FCh              1      drflg_pmc1sts	.btequ		2,pmc1sts	; Data receiving flag
  1334  4,000001FCh              1      pthdflg_pmc1sts	.btequ		4,pmc1sts	; Header pattern match falg
  1335  5,000001FCh              1      ptd0flg_pmc1sts	.btequ		5,pmc1sts	; Data 0 pattern match flag
  1336  6,000001FCh              1      ptd1flg_pmc1sts	.btequ		6,pmc1sts	; Data 1 pattern match flag
  1337                           1      ;
  1338                           1      ;*-----------------------------------------------------------------------------*
  1339                           1      ;*  PMC1 Interrupt Source Register                                             *
  1340                           1      ;*-----------------------------------------------------------------------------*
  1341  000001FDh                1      pmc1int		.equ	01FDh
  1342                           1      ;
  1343  1,000001FDh              1      reint_pmc1int	.btequ		1,pmc1int	; Receive error flag interrupt enable bit
  1344  2,000001FDh              1      drint_pmc1int	.btequ		2,pmc1int	; Data reception complete interrupt enable bit
  1345  4,000001FDh              1      pthdint_pmc1int	.btequ		4,pmc1int	; Header match flag interrupt enable bit
  1346  5,000001FDh              1      ptdint_pmc1int	.btequ		5,pmc1int	; Data 0/1 match flag interrupt enable bit
  1347  6,000001FDh              1      timint_pmc1int	.btequ		6,pmc1int	; Timer measure interrupt enable bit
  1348                           1      ;
  1349                           1      ;*-----------------------------------------------------------------------------*
  1350                           1      ;*  Interrupt Source Select Register 3                                         *
  1351                           1      ;*-----------------------------------------------------------------------------*
  1352  00000205h                1      ifsr3a		.equ	0205h
  1353                           1      ;
  1354  0,00000205h              1      ifsr30			.btequ		0,ifsr3a	; INT6~ interrupt polarity select bit
  1355  1,00000205h              1      ifsr31			.btequ		1,ifsr3a	; INT7~ interrupt polarity select bit
  1356  3,00000205h              1      ifsr33			.btequ		3,ifsr3a	; Interrupt request source select bit
  1357  4,00000205h              1      ifsr34			.btequ		4,ifsr3a	; Interrupt request source select bit
  1358  5,00000205h              1      ifsr35			.btequ		5,ifsr3a	; Interrupt request source select bit
  1359  6,00000205h              1      ifsr36			.btequ		6,ifsr3a	; Interrupt request source select bit
  1360                           1      ;
  1361                           1      ;*-----------------------------------------------------------------------------*
  1362                           1      ;*  Interrupt Source Select Register 2                                         *
  1363                           1      ;*-----------------------------------------------------------------------------*
  1364  00000206h                1      ifsr2a		.equ	0206h
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 023

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1365                           1      ;
  1366  2,00000206h              1      ifsr22			.btequ		2,ifsr2a	; Interrupt request source select bit
  1367  3,00000206h              1      ifsr23			.btequ		3,ifsr2a	; Interrupt request source select bit
  1368  4,00000206h              1      ifsr24			.btequ		4,ifsr2a	; Interrupt request source select bit
  1369  5,00000206h              1      ifsr25			.btequ		5,ifsr2a	; Interrupt request source select bit
  1370  6,00000206h              1      ifsr26			.btequ		6,ifsr2a	; Interrupt request source select bit
  1371  7,00000206h              1      ifsr27			.btequ		7,ifsr2a	; Interrupt request source select bit
  1372                           1      ;
  1373                           1      ;*-----------------------------------------------------------------------------*
  1374                           1      ;*  Interrupt Source Select Register                                           *
  1375                           1      ;*-----------------------------------------------------------------------------*
  1376  00000207h                1      ifsr		.equ	0207h
  1377                           1      ;
  1378  0,00000207h              1      ifsr0			.btequ		0,ifsr		; INT0~ interrupt polarity select bit
  1379  1,00000207h              1      ifsr1			.btequ		1,ifsr		; INT1~ interrupt polarity select bit
  1380  2,00000207h              1      ifsr2			.btequ		2,ifsr		; INT2~ interrupt polarity select bit
  1381  3,00000207h              1      ifsr3			.btequ		3,ifsr		; INT3~ interrupt polarity select bit
  1382  4,00000207h              1      ifsr4			.btequ		4,ifsr		; INT4~ interrupt polarity select bit
  1383  5,00000207h              1      ifsr5			.btequ		5,ifsr		; INT5~ interrupt polarity select bit
  1384  6,00000207h              1      ifsr6			.btequ		6,ifsr		; Interrupt request source select bit
  1385  7,00000207h              1      ifsr7			.btequ		7,ifsr		; Interrupt request source select bit
  1386                           1      ;
  1387                           1      ;*-----------------------------------------------------------------------------*
  1388                           1      ;*  Address Match Interrupt Enable Register                                    *
  1389                           1      ;*-----------------------------------------------------------------------------*
  1390  0000020Eh                1      aier		.equ	020Eh
  1391                           1      ;
  1392  0,0000020Eh              1      aier0			.btequ		0,aier		; Address match interrupt 0 enable bit
  1393  1,0000020Eh              1      aier1			.btequ		1,aier		; Address match interrupt 1 enable bit
  1394                           1      ;
  1395                           1      ;*-----------------------------------------------------------------------------*
  1396                           1      ;*  Address Match Interrupt Enable Register 2                                  *
  1397                           1      ;*-----------------------------------------------------------------------------*
  1398  0000020Fh                1      aier2		.equ	020Fh
  1399                           1      ;
  1400  0,0000020Fh              1      aier20			.btequ		0,aier2		; Address match interrupt 2 enable bit
  1401  1,0000020Fh              1      aier21			.btequ		1,aier2		; Address match interrupt 3 enable bit
  1402                           1      ;
  1403                           1      ;*-----------------------------------------------------------------------------*
  1404                           1      ;*  Address Match Interrupt Register 0                                         *
  1405                           1      ;*-----------------------------------------------------------------------------*
  1406  00000210h                1      rmad0		.equ	0210h
  1407                           1      ;
  1408  00000210h                1      rmad0l		.equ	rmad0				; Address Match Interrupt Register 0(low 8bit)
  1409  00000211h                1      rmad0m		.equ	rmad0+1				; Address Match Interrupt Register 0(mid 8bit)
  1410  00000212h                1      rmad0h		.equ	rmad0+2				; Address Match Interrupt Register 0(high 8bit)
  1411                           1      ;
  1412                           1      ;*-----------------------------------------------------------------------------*
  1413                           1      ;*  Address Match Interrupt Register 1                                         *
  1414                           1      ;*-----------------------------------------------------------------------------*
  1415  00000214h                1      rmad1		.equ	0214h
  1416                           1      ;
  1417  00000214h                1      rmad1l		.equ	rmad1				; Address Match Interrupt Register 1(low 8bit)
  1418  00000215h                1      rmad1m		.equ	rmad1+1				; Address Match Interrupt Register 1(mid 8bit)
  1419  00000216h                1      rmad1h		.equ	rmad1+2				; Address Match Interrupt Register 1(high 8bit)
  1420                           1      ;
  1421                           1      ;*-----------------------------------------------------------------------------*
  1422                           1      ;*  Address Match Interrupt Register 2                                         *
  1423                           1      ;*-----------------------------------------------------------------------------*
  1424  00000218h                1      rmad2		.equ	0218h
  1425                           1      ;
  1426  00000218h                1      rmad2l		.equ	rmad2				; Address Match Interrupt Register 2(low 8bit)
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 024

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1427  00000219h                1      rmad2m		.equ	rmad2+1				; Address Match Interrupt Register 2(mid 8bit)
  1428  0000021Ah                1      rmad2h		.equ	rmad2+2				; Address Match Interrupt Register 2(high 8bit)
  1429                           1      ;
  1430                           1      ;*-----------------------------------------------------------------------------*
  1431                           1      ;*  Address Match Interrupt Register 3                                         *
  1432                           1      ;*-----------------------------------------------------------------------------*
  1433  0000021Ch                1      rmad3		.equ	021Ch
  1434                           1      ;
  1435  0000021Ch                1      rmad3l		.equ	rmad3				; Address Match Interrupt Register 3(low 8bit)
  1436  0000021Dh                1      rmad3m		.equ	rmad3+1				; Address Match Interrupt Register 3(mid 8bit)
  1437  0000021Eh                1      rmad3h		.equ	rmad3+2				; Address Match Interrupt Register 3(high 8bit)
  1438                           1      ;
  1439                           1      ;*-----------------------------------------------------------------------------*
  1440                           1      ;*  Flash Memory Control Register 0                                            *
  1441                           1      ;*-----------------------------------------------------------------------------*
  1442  00000220h                1      fmr0		.equ	0220h
  1443                           1      ;
  1444  0,00000220h              1      fmr00			.btequ		0,fmr0		; RY/BY~ status flag
  1445  1,00000220h              1      fmr01			.btequ		1,fmr0		; CPU rewrite mode select bit
  1446  2,00000220h              1      fmr02			.btequ		2,fmr0		; Lock bit disable select bit
  1447  3,00000220h              1      fmstp			.btequ		3,fmr0		; Flash memory stop bit
  1448  6,00000220h              1      fmr06			.btequ		6,fmr0		; Program status flag
  1449  7,00000220h              1      fmr07			.btequ		7,fmr0		; Erase Status Flag
  1450                           1      ;
  1451                           1      ;*-----------------------------------------------------------------------------*
  1452                           1      ;*  Flash Memory Control Register 1                                            *
  1453                           1      ;*-----------------------------------------------------------------------------*
  1454  00000221h                1      fmr1		.equ	0221h
  1455                           1      ;
  1456  1,00000221h              1      fmr11			.btequ		1,fmr1		; Write to FMR6 register enable bit
  1457  6,00000221h              1      fmr16			.btequ		6,fmr1		; Lock bit status flag
  1458  7,00000221h              1      fmr17			.btequ		7,fmr1		; Data flash wait bit
  1459                           1      ;
  1460                           1      ;*-----------------------------------------------------------------------------*
  1461                           1      ;*  Flash Memory Control Register 2                                            *
  1462                           1      ;*-----------------------------------------------------------------------------*
  1463  00000222h                1      fmr2		.equ	0222h
  1464                           1      ;
  1465  2,00000222h              1      fmr22			.btequ		2,fmr2		; Slow read mode enable bit
  1466  3,00000222h              1      fmr23			.btequ		3,fmr2		; Low-current consumption read mode enable bit
  1467                           1      ;
  1468                           1      ;*-----------------------------------------------------------------------------*
  1469                           1      ;*  Flash Memory Control Register 6                                            *
  1470                           1      ;*-----------------------------------------------------------------------------*
  1471  00000230h                1      fmr6		.equ	0230h
  1472                           1      ;
  1473  0,00000230h              1      fmr60			.btequ		0,fmr6		; EW1 mode select bit
  1474  1,00000230h              1      fmr61			.btequ		1,fmr6		; Reserved bit
  1475                           1      ;
  1476                           1      ;*-----------------------------------------------------------------------------*
  1477                           1      ;*  UART0 Special Mode Register 4                                              *
  1478                           1      ;*-----------------------------------------------------------------------------*
  1479  00000244h                1      u0smr4		.equ	0244h
  1480                           1      ;
  1481  0,00000244h              1      stareq_u0smr4	.btequ		0,u0smr4	; Start condition generate bit
  1482  1,00000244h              1      rstareq_u0smr4	.btequ		1,u0smr4	; Restart condition generate bit
  1483  2,00000244h              1      stpreq_u0smr4	.btequ		2,u0smr4	; Stop condition generate bit
  1484  3,00000244h              1      stspsel_u0smr4	.btequ		3,u0smr4	; SCL, SDA output select bit
  1485  4,00000244h              1      ackd_u0smr4		.btequ		4,u0smr4	; ACK data bit
  1486  5,00000244h              1      ackc_u0smr4		.btequ		5,u0smr4	; ACK data output enable bit
  1487  6,00000244h              1      sclhi_u0smr4	.btequ		6,u0smr4	; SCL output stop enable bit
  1488  7,00000244h              1      swc9_u0smr4		.btequ		7,u0smr4	; SCL wait bit 3
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 025

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1489                           1      ;
  1490                           1      ;*-----------------------------------------------------------------------------*
  1491                           1      ;*  UART0 Special Mode Register 3                                              *
  1492                           1      ;*-----------------------------------------------------------------------------*
  1493  00000245h                1      u0smr3		.equ	0245h
  1494                           1      ;
  1495  1,00000245h              1      ckph_u0smr3		.btequ		1,u0smr3	; Clock phase set bit
  1496  3,00000245h              1      nodc_u0smr3		.btequ		3,u0smr3	; Clock output select bit
  1497  5,00000245h              1      dl0_u0smr3		.btequ		5,u0smr3	; SDA0 digital delay setup bit
  1498  6,00000245h              1      dl1_u0smr3		.btequ		6,u0smr3	; SDA0 digital delay setup bit
  1499  7,00000245h              1      dl2_u0smr3		.btequ		7,u0smr3	; SDA0 digital delay setup bit
  1500                           1      ;
  1501                           1      ;*-----------------------------------------------------------------------------*
  1502                           1      ;*  UART0 Special Mode Register 2                                              *
  1503                           1      ;*-----------------------------------------------------------------------------*
  1504  00000246h                1      u0smr2		.equ	0246h
  1505                           1      ;
  1506  0,00000246h              1      iicm2_u0smr2	.btequ		0,u0smr2	; I2C mode select bit 2
  1507  1,00000246h              1      csc_u0smr2		.btequ		1,u0smr2	; Clock synchronization bit
  1508  2,00000246h              1      swc_u0smr2		.btequ		2,u0smr2	; SCL wait output bit
  1509  3,00000246h              1      als_u0smr2		.btequ		3,u0smr2	; SDA output stop bit
  1510  4,00000246h              1      stac_u0smr2		.btequ		4,u0smr2	; UART0 initialization bit
  1511  5,00000246h              1      swc2_u0smr2		.btequ		5,u0smr2	; SCL wait output bit 2
  1512  6,00000246h              1      sdhi_u0smr2		.btequ		6,u0smr2	; SDA output disable bit
  1513                           1      ;
  1514                           1      ;*-----------------------------------------------------------------------------*
  1515                           1      ;*  UART0 Special Mode Register                                                *
  1516                           1      ;*-----------------------------------------------------------------------------*
  1517  00000247h                1      u0smr		.equ	0247h
  1518                           1      ;
  1519  0,00000247h              1      iicm_u0smr		.btequ		0,u0smr		; I2C mode select bit
  1520  1,00000247h              1      abc_u0smr		.btequ		1,u0smr		; Arbitration lost detect flag control bit
  1521  2,00000247h              1      bbs_u0smr		.btequ		2,u0smr		; Bus busy flag
  1522  4,00000247h              1      abscs_u0smr		.btequ		4,u0smr		; Bus collision detect sampling clock select bit
  1523  5,00000247h              1      acse_u0smr		.btequ		5,u0smr		; Auto clear function select bit of transmit enable bit
  1524  6,00000247h              1      sss_u0smr		.btequ		6,u0smr		; Transmit start condition select bit
  1525                           1      ;
  1526                           1      ;*-----------------------------------------------------------------------------*
  1527                           1      ;*  UART0 Transmit/Receive Mode Register                                       *
  1528                           1      ;*-----------------------------------------------------------------------------*
  1529  00000248h                1      u0mr		.equ	0248h
  1530                           1      ;
  1531  0,00000248h              1      smd0_u0mr		.btequ		0,u0mr		; Serial I/O mode select bit
  1532  1,00000248h              1      smd1_u0mr		.btequ		1,u0mr		; Serial I/O mode select bit
  1533  2,00000248h              1      smd2_u0mr		.btequ		2,u0mr		; Serial I/O mode select bit
  1534  3,00000248h              1      ckdir_u0mr		.btequ		3,u0mr		; Internal/external clock select bit
  1535  4,00000248h              1      stps_u0mr		.btequ		4,u0mr		; Stop bit length select bit
  1536  5,00000248h              1      pry_u0mr		.btequ		5,u0mr		; Odd/even parity select bit
  1537  6,00000248h              1      prye_u0mr		.btequ		6,u0mr		; Parity enable bit
  1538  7,00000248h              1      iopol_u0mr		.btequ		7,u0mr		; TXD, RXD I/O polarity reverse bit
  1539                           1      ;
  1540                           1      ;*-----------------------------------------------------------------------------*
  1541                           1      ;*  UART0 Bit Rate Register                                                    *
  1542                           1      ;*-----------------------------------------------------------------------------*
  1543  00000249h                1      u0brg		.equ	0249h
  1544                           1      ;
  1545                           1      ;*-----------------------------------------------------------------------------*
  1546                           1      ;*  UART0 Transmit Buffer Register                                             *
  1547                           1      ;*-----------------------------------------------------------------------------*
  1548  0000024Ah                1      u0tb		.equ	024Ah
  1549                           1      ;
  1550  0000024Ah                1      u0tbl		.equ	u0tb				; UART0 Transmit Buffer Register(low 8bit)
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 026

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1551  0000024Bh                1      u0tbh		.equ	u0tb+1				; UART0 Transmit Buffer Register(high 8bit)
  1552                           1      ;
  1553                           1      ;*-----------------------------------------------------------------------------*
  1554                           1      ;*  UART0 Transmit/Receive Control Register 0                                  *
  1555                           1      ;*-----------------------------------------------------------------------------*
  1556  0000024Ch                1      u0c0		.equ	024Ch
  1557                           1      ;
  1558  0,0000024Ch              1      clk0_u0c0		.btequ		0,u0c0		; U0BRG count source select bit
  1559  1,0000024Ch              1      clk1_u0c0		.btequ		1,u0c0		; U0BRG count source select bit
  1560  2,0000024Ch              1      crs_u0c0		.btequ		2,u0c0		; CTS~/RTS~ function select bit
  1561  3,0000024Ch              1      txept_u0c0		.btequ		3,u0c0		; Transmit register empty flag
  1562  4,0000024Ch              1      crd_u0c0		.btequ		4,u0c0		; CTS~/RTS~ disable bit
  1563  5,0000024Ch              1      nch_u0c0		.btequ		5,u0c0		; Data output select bit
  1564  6,0000024Ch              1      ckpol_u0c0		.btequ		6,u0c0		; CLK polarity select bit
  1565  7,0000024Ch              1      uform_u0c0		.btequ		7,u0c0		; Bit order select bit
  1566                           1      ;
  1567                           1      ;*-----------------------------------------------------------------------------*
  1568                           1      ;*  UART0 Transmit/Receive Control Register 1                                  *
  1569                           1      ;*-----------------------------------------------------------------------------*
  1570  0000024Dh                1      u0c1		.equ	024Dh
  1571                           1      ;
  1572  0,0000024Dh              1      te_u0c1			.btequ		0,u0c1		; Transmit enable bit
  1573  1,0000024Dh              1      ti_u0c1			.btequ		1,u0c1		; Transmit buffer empty flag
  1574  2,0000024Dh              1      re_u0c1			.btequ		2,u0c1		; Receive enable bit
  1575  3,0000024Dh              1      ri_u0c1			.btequ		3,u0c1		; Receive complete flag
  1576  6,0000024Dh              1      u0lch			.btequ		6,u0c1		; Data logic select bit
  1577  7,0000024Dh              1      u0ere			.btequ		7,u0c1		; Error signal output enable bit
  1578                           1      ;
  1579                           1      ;*-----------------------------------------------------------------------------*
  1580                           1      ;*  UART0 Receive Buffer Register                                              *
  1581                           1      ;*-----------------------------------------------------------------------------*
  1582  0000024Eh                1      u0rb		.equ	024Eh
  1583                           1      ;
  1584  0000024Eh                1      u0rbl		.equ	u0rb				; UART0 Receive Buffer Register(low 8bit)
  1585  0000024Fh                1      u0rbh		.equ	u0rb+1				; UART0 Receive Buffer Register(high 8bit)
  1586                           1      ;
  1587  3,0000024Fh              1      abt_u0rb		.btequ		11,u0rb		; Arbitration lost detect flag
  1588  4,0000024Fh              1      oer_u0rb		.btequ		12,u0rb		; Overrun error flag
  1589  5,0000024Fh              1      fer_u0rb		.btequ		13,u0rb		; Framing error flag
  1590  6,0000024Fh              1      per_u0rb		.btequ		14,u0rb		; Parity error flag
  1591  7,0000024Fh              1      sum_u0rb		.btequ		15,u0rb		; Error sum flag
  1592                           1      ;
  1593                           1      ;*-----------------------------------------------------------------------------*
  1594                           1      ;*  UART Transmit/Receive Control Register 2                                   *
  1595                           1      ;*-----------------------------------------------------------------------------*
  1596  00000250h                1      ucon		.equ	0250h
  1597                           1      ;
  1598  0,00000250h              1      u0irs			.btequ		0,ucon		; UART0 transmit interrupt source select bit
  1599  1,00000250h              1      u1irs			.btequ		1,ucon		; UART1 transmit interrupt source select bit
  1600  2,00000250h              1      u0rrm			.btequ		2,ucon		; UART0 continuous receive mode enable bit
  1601  3,00000250h              1      u1rrm			.btequ		3,ucon		; UART1 continuous receive mode enable bit
  1602  4,00000250h              1      clkmd0			.btequ		4,ucon		; UART1 CLK, CLKS select bit 0
  1603  5,00000250h              1      clkmd1			.btequ		5,ucon		; UART1 CLK, CLKS select bit 1
  1604  6,00000250h              1      rcsp			.btequ		6,ucon		; Separate UART0 CTS~/RTS~ bit
  1605                           1      ;
  1606                           1      ;*-----------------------------------------------------------------------------*
  1607                           1      ;*  UART Clock Select Register                                                 *
  1608                           1      ;*-----------------------------------------------------------------------------*
  1609  00000252h                1      uclksel0	.equ	0252h
  1610                           1      ;
  1611  2,00000252h              1      ocosel0			.btequ		2,uclksel0	; UART0 to UART2 clock prior to division select bit
  1612  3,00000252h              1      ocosel1			.btequ		3,uclksel0	; UART5 to UART7 clock prior to division select bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 027

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1613                           1      ;
  1614                           1      ;*-----------------------------------------------------------------------------*
  1615                           1      ;*  UART1 Special Mode Register 4                                              *
  1616                           1      ;*-----------------------------------------------------------------------------*
  1617  00000254h                1      u1smr4		.equ	0254h
  1618                           1      ;
  1619  0,00000254h              1      stareq_u1smr4	.btequ		0,u1smr4	; Start condition generate bit
  1620  1,00000254h              1      rstareq_u1smr4	.btequ		1,u1smr4	; Restart condition generate bit
  1621  2,00000254h              1      stpreq_u1smr4	.btequ		2,u1smr4	; Stop condition generate bit
  1622  3,00000254h              1      stspsel_u1smr4	.btequ		3,u1smr4	; SCL, SDA output select bit
  1623  4,00000254h              1      ackd_u1smr4		.btequ		4,u1smr4	; ACK data bit
  1624  5,00000254h              1      ackc_u1smr4		.btequ		5,u1smr4	; ACK data output enable bit
  1625  6,00000254h              1      sclhi_u1smr4	.btequ		6,u1smr4	; SCL output stop enable bit
  1626  7,00000254h              1      swc9_u1smr4		.btequ		7,u1smr4	; SCL wait bit 3
  1627                           1      ;
  1628                           1      ;*-----------------------------------------------------------------------------*
  1629                           1      ;*  UART1 Special Mode Register 3                                              *
  1630                           1      ;*-----------------------------------------------------------------------------*
  1631  00000255h                1      u1smr3		.equ	0255h
  1632                           1      ;
  1633  1,00000255h              1      ckph_u1smr3		.btequ		1,u1smr3	; Clock phase set bit
  1634  3,00000255h              1      nodc_u1smr3		.btequ		3,u1smr3	; Clock output select bit
  1635  5,00000255h              1      dl0_u1smr3		.btequ		5,u1smr3	; SDA1 digital delay setup bit
  1636  6,00000255h              1      dl1_u1smr3		.btequ		6,u1smr3	; SDA1 digital delay setup bit
  1637  7,00000255h              1      dl2_u1smr3		.btequ		7,u1smr3	; SDA1 digital delay setup bit
  1638                           1      ;
  1639                           1      ;*-----------------------------------------------------------------------------*
  1640                           1      ;*  UART1 Special Mode Register 2                                              *
  1641                           1      ;*-----------------------------------------------------------------------------*
  1642  00000256h                1      u1smr2		.equ	0256h
  1643                           1      ;
  1644  0,00000256h              1      iicm2_u1smr2	.btequ		0,u1smr2	; I2C mode select bit 2
  1645  1,00000256h              1      csc_u1smr2		.btequ		1,u1smr2	; Clock synchronization bit
  1646  2,00000256h              1      swc_u1smr2		.btequ		2,u1smr2	; SCL wait output bit
  1647  3,00000256h              1      als_u1smr2		.btequ		3,u1smr2	; SDA output stop bit
  1648  4,00000256h              1      stac_u1smr2		.btequ		4,u1smr2	; UART1 initialization bit
  1649  5,00000256h              1      swc2_u1smr2		.btequ		5,u1smr2	; SCL wait output bit 2
  1650  6,00000256h              1      sdhi_u1smr2		.btequ		6,u1smr2	; SDA output disable bit
  1651                           1      ;
  1652                           1      ;*-----------------------------------------------------------------------------*
  1653                           1      ;*  UART1 Special Mode Register                                                *
  1654                           1      ;*-----------------------------------------------------------------------------*
  1655  00000257h                1      u1smr		.equ	0257h
  1656                           1      ;
  1657  0,00000257h              1      iicm_u1smr		.btequ		0,u1smr		; I2C mode select bit
  1658  1,00000257h              1      abc_u1smr		.btequ		1,u1smr		; Arbitration lost detect flag control bit
  1659  2,00000257h              1      bbs_u1smr		.btequ		2,u1smr		; Bus busy flag
  1660  4,00000257h              1      abscs_u1smr		.btequ		4,u1smr		; Bus collision detect sampling clock select bit
  1661  5,00000257h              1      acse_u1smr		.btequ		5,u1smr		; Auto clear function select bit of transmit enable bit
  1662  6,00000257h              1      sss_u1smr		.btequ		6,u1smr		; Transmit start condition select bit
  1663                           1      ;
  1664                           1      ;*-----------------------------------------------------------------------------*
  1665                           1      ;*  UART1 Transmit/Receive Mode Register                                       *
  1666                           1      ;*-----------------------------------------------------------------------------*
  1667  00000258h                1      u1mr		.equ	0258h
  1668                           1      ;
  1669  0,00000258h              1      smd0_u1mr		.btequ		0,u1mr		; Serial I/O mode select bit
  1670  1,00000258h              1      smd1_u1mr		.btequ		1,u1mr		; Serial I/O mode select bit
  1671  2,00000258h              1      smd2_u1mr		.btequ		2,u1mr		; Serial I/O mode select bit
  1672  3,00000258h              1      ckdir_u1mr		.btequ		3,u1mr		; Internal/external clock select bit
  1673  4,00000258h              1      stps_u1mr		.btequ		4,u1mr		; Stop bit length select bit
  1674  5,00000258h              1      pry_u1mr		.btequ		5,u1mr		; Odd/even parity select bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 028

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1675  6,00000258h              1      prye_u1mr		.btequ		6,u1mr		; Parity enable bit
  1676  7,00000258h              1      iopol_u1mr		.btequ		7,u1mr		; TXD, RXD I/O polarity reverse bit
  1677                           1      ;
  1678                           1      ;*-----------------------------------------------------------------------------*
  1679                           1      ;*  UART1 Bit Rate Register                                                    *
  1680                           1      ;*-----------------------------------------------------------------------------*
  1681  00000259h                1      u1brg		.equ	0259h
  1682                           1      ;
  1683                           1      ;*-----------------------------------------------------------------------------*
  1684                           1      ;*  UART1 Transmit Buffer Register                                             *
  1685                           1      ;*-----------------------------------------------------------------------------*
  1686  0000025Ah                1      u1tb		.equ	025Ah
  1687                           1      ;
  1688  0000025Ah                1      u1tbl		.equ	u1tb				; UART1 Transmit Buffer Register(low 8bit)
  1689  0000025Bh                1      u1tbh		.equ	u1tb+1				; UART1 Transmit Buffer Register(high 8bit)
  1690                           1      ;
  1691                           1      ;*-----------------------------------------------------------------------------*
  1692                           1      ;*  UART1 Transmit/Receive Control Register 0                                  *
  1693                           1      ;*-----------------------------------------------------------------------------*
  1694  0000025Ch                1      u1c0		.equ	025Ch
  1695                           1      ;
  1696  0,0000025Ch              1      clk0_u1c0		.btequ		0,u1c0		; U1BRG count source select bit
  1697  1,0000025Ch              1      clk1_u1c0		.btequ		1,u1c0		; U1BRG count source select bit
  1698  2,0000025Ch              1      crs_u1c0		.btequ		2,u1c0		; CTS~/RTS~ function select bit
  1699  3,0000025Ch              1      txept_u1c0		.btequ		3,u1c0		; Transmit register empty flag
  1700  4,0000025Ch              1      crd_u1c0		.btequ		4,u1c0		; CTS~/RTS~ disable bit
  1701  5,0000025Ch              1      nch_u1c0		.btequ		5,u1c0		; Data output select bit
  1702  6,0000025Ch              1      ckpol_u1c0		.btequ		6,u1c0		; CLK polarity select bit
  1703  7,0000025Ch              1      uform_u1c0		.btequ		7,u1c0		; Bit order select bit
  1704                           1      ;
  1705                           1      ;*-----------------------------------------------------------------------------*
  1706                           1      ;*  UART1 Transmit/Receive Control Register 1                                  *
  1707                           1      ;*-----------------------------------------------------------------------------*
  1708  0000025Dh                1      u1c1		.equ	025Dh
  1709                           1      ;
  1710  0,0000025Dh              1      te_u1c1			.btequ		0,u1c1		; Transmit enable bit
  1711  1,0000025Dh              1      ti_u1c1			.btequ		1,u1c1		; Transmit buffer empty flag
  1712  2,0000025Dh              1      re_u1c1			.btequ		2,u1c1		; Receive enable bit
  1713  3,0000025Dh              1      ri_u1c1			.btequ		3,u1c1		; Receive complete flag
  1714  6,0000025Dh              1      u1lch			.btequ		6,u1c1		; Data logic select bit
  1715  7,0000025Dh              1      u1ere			.btequ		7,u1c1		; Error signal output enable bit
  1716                           1      ;
  1717                           1      ;*-----------------------------------------------------------------------------*
  1718                           1      ;*  UART1 Receive Buffer Register                                              *
  1719                           1      ;*-----------------------------------------------------------------------------*
  1720  0000025Eh                1      u1rb		.equ	025Eh
  1721                           1      ;
  1722  0000025Eh                1      u1rbl		.equ	u1rb				; UART1 Receive Buffer Register(low 8bit)
  1723  0000025Fh                1      u1rbh		.equ	u1rb+1				; UART1 Receive Buffer Register(high 8bit)
  1724                           1      ;
  1725  3,0000025Fh              1      abt_u1rb		.btequ		11,u1rb		; Arbitration lost detect flag
  1726  4,0000025Fh              1      oer_u1rb		.btequ		12,u1rb		; Overrun error flag
  1727  5,0000025Fh              1      fer_u1rb		.btequ		13,u1rb		; Framing error flag
  1728  6,0000025Fh              1      per_u1rb		.btequ		14,u1rb		; Parity error flag
  1729  7,0000025Fh              1      sum_u1rb		.btequ		15,u1rb		; Error sum flag
  1730                           1      ;
  1731                           1      ;*-----------------------------------------------------------------------------*
  1732                           1      ;*  UART2 Special Mode Register 4                                              *
  1733                           1      ;*-----------------------------------------------------------------------------*
  1734  00000264h                1      u2smr4		.equ	0264h
  1735                           1      ;
  1736  0,00000264h              1      stareq_u2smr4	.btequ		0,u2smr4	; Start condition generate bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 029

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1737  1,00000264h              1      rstareq_u2smr4	.btequ		1,u2smr4	; Restart condition generate bit
  1738  2,00000264h              1      stpreq_u2smr4	.btequ		2,u2smr4	; Stop condition generate bit
  1739  3,00000264h              1      stspsel_u2smr4	.btequ		3,u2smr4	; SCL, SDA output select bit
  1740  4,00000264h              1      ackd_u2smr4		.btequ		4,u2smr4	; ACK data bit
  1741  5,00000264h              1      ackc_u2smr4		.btequ		5,u2smr4	; ACK data output enable bit
  1742  6,00000264h              1      sclhi_u2smr4	.btequ		6,u2smr4	; SCL output stop enable bit
  1743  7,00000264h              1      swc9_u2smr4		.btequ		7,u2smr4	; SCL wait bit 3
  1744                           1      ;
  1745                           1      ;*-----------------------------------------------------------------------------*
  1746                           1      ;*  UART2 Special Mode Register 3                                              *
  1747                           1      ;*-----------------------------------------------------------------------------*
  1748  00000265h                1      u2smr3		.equ	0265h
  1749                           1      ;
  1750  1,00000265h              1      ckph_u2smr3		.btequ		1,u2smr3	; Clock phase set bit
  1751  3,00000265h              1      nodc_u2smr3		.btequ		3,u2smr3	; Clock output select bit
  1752  5,00000265h              1      dl0_u2smr3		.btequ		5,u2smr3	; SDA2 digital delay setup bit
  1753  6,00000265h              1      dl1_u2smr3		.btequ		6,u2smr3	; SDA2 digital delay setup bit
  1754  7,00000265h              1      dl2_u2smr3		.btequ		7,u2smr3	; SDA2 digital delay setup bit
  1755                           1      ;
  1756                           1      ;*-----------------------------------------------------------------------------*
  1757                           1      ;*  UART2 Special Mode Register 2                                              *
  1758                           1      ;*-----------------------------------------------------------------------------*
  1759  00000266h                1      u2smr2		.equ	0266h
  1760                           1      ;
  1761  0,00000266h              1      iicm2_u2smr2	.btequ		0,u2smr2	; I2C mode select bit 2
  1762  1,00000266h              1      csc_u2smr2		.btequ		1,u2smr2	; Clock synchronization bit
  1763  2,00000266h              1      swc_u2smr2		.btequ		2,u2smr2	; SCL wait output bit
  1764  3,00000266h              1      als_u2smr2		.btequ		3,u2smr2	; SDA output stop bit
  1765  4,00000266h              1      stac_u2smr2		.btequ		4,u2smr2	; UART2 initialization bit
  1766  5,00000266h              1      swc2_u2smr2		.btequ		5,u2smr2	; SCL wait output bit 2
  1767  6,00000266h              1      sdhi_u2smr2		.btequ		6,u2smr2	; SDA output disable bit
  1768                           1      ;
  1769                           1      ;*-----------------------------------------------------------------------------*
  1770                           1      ;*  UART2 Special Mode Register                                                *
  1771                           1      ;*-----------------------------------------------------------------------------*
  1772  00000267h                1      u2smr		.equ	0267h
  1773                           1      ;
  1774  0,00000267h              1      iicm_u2smr		.btequ		0,u2smr		; I2C mode select bit
  1775  1,00000267h              1      abc_u2smr		.btequ		1,u2smr		; Arbitration lost detect flag control bit
  1776  2,00000267h              1      bbs_u2smr		.btequ		2,u2smr		; Bus busy flag
  1777  4,00000267h              1      abscs_u2smr		.btequ		4,u2smr		; Bus collision detect sampling clock select bit
  1778  5,00000267h              1      acse_u2smr		.btequ		5,u2smr		; Auto clear function select bit of transmit enable bit
  1779  6,00000267h              1      sss_u2smr		.btequ		6,u2smr		; Transmit start condition select bit
  1780                           1      ;
  1781                           1      ;*-----------------------------------------------------------------------------*
  1782                           1      ;*  UART2 Transmit/Receive Mode Register                                       *
  1783                           1      ;*-----------------------------------------------------------------------------*
  1784  00000268h                1      u2mr		.equ	0268h
  1785                           1      ;
  1786  0,00000268h              1      smd0_u2mr		.btequ		0,u2mr		; Serial I/O mode select bit
  1787  1,00000268h              1      smd1_u2mr		.btequ		1,u2mr		; Serial I/O mode select bit
  1788  2,00000268h              1      smd2_u2mr		.btequ		2,u2mr		; Serial I/O mode select bit
  1789  3,00000268h              1      ckdir_u2mr		.btequ		3,u2mr		; Internal/external clock select bit
  1790  4,00000268h              1      stps_u2mr		.btequ		4,u2mr		; Stop bit length select bit
  1791  5,00000268h              1      pry_u2mr		.btequ		5,u2mr		; Odd/even parity select bit
  1792  6,00000268h              1      prye_u2mr		.btequ		6,u2mr		; Parity enable bit
  1793  7,00000268h              1      iopol_u2mr		.btequ		7,u2mr		; TXD, RXD I/O polarity reverse bit
  1794                           1      ;
  1795                           1      ;*-----------------------------------------------------------------------------*
  1796                           1      ;*  UART2 Bit Rate Register                                                    *
  1797                           1      ;*-----------------------------------------------------------------------------*
  1798  00000269h                1      u2brg		.equ	0269h
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 030

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1799                           1      ;
  1800                           1      ;*-----------------------------------------------------------------------------*
  1801                           1      ;*  UART2 Transmit Buffer Register                                             *
  1802                           1      ;*-----------------------------------------------------------------------------*
  1803  0000026Ah                1      u2tb		.equ	026Ah
  1804                           1      ;
  1805  0000026Ah                1      u2tbl		.equ	u2tb				; UART2 Transmit Buffer Register(low 8bit)
  1806  0000026Bh                1      u2tbh		.equ	u2tb+1				; UART2 Transmit Buffer Register(high 8bit)
  1807                           1      ;
  1808                           1      ;*-----------------------------------------------------------------------------*
  1809                           1      ;*  UART2 Transmit/Receive Control Register 0                                  *
  1810                           1      ;*-----------------------------------------------------------------------------*
  1811  0000026Ch                1      u2c0		.equ	026Ch
  1812                           1      ;
  1813  0,0000026Ch              1      clk0_u2c0		.btequ		0,u2c0		; U2BRG count source select bit
  1814  1,0000026Ch              1      clk1_u2c0		.btequ		1,u2c0		; U2BRG count source select bit
  1815  2,0000026Ch              1      crs_u2c0		.btequ		2,u2c0		; CTS~/RTS~ function select bit
  1816  3,0000026Ch              1      txept_u2c0		.btequ		3,u2c0		; Transmit register empty flag
  1817  4,0000026Ch              1      crd_u2c0		.btequ		4,u2c0		; CTS~/RTS~ disable bit
  1818  5,0000026Ch              1      nch_u2c0		.btequ		5,u2c0		; Data output select bit
  1819  6,0000026Ch              1      ckpol_u2c0		.btequ		6,u2c0		; CLK polarity select bit
  1820  7,0000026Ch              1      uform_u2c0		.btequ		7,u2c0		; Bit order select bit
  1821                           1      ;
  1822                           1      ;*-----------------------------------------------------------------------------*
  1823                           1      ;*  UART2 Transmit/Receive Control Register 1                                  *
  1824                           1      ;*-----------------------------------------------------------------------------*
  1825  0000026Dh                1      u2c1		.equ	026Dh
  1826                           1      ;
  1827  0,0000026Dh              1      te_u2c1			.btequ		0,u2c1		; Transmit enable bit
  1828  1,0000026Dh              1      ti_u2c1			.btequ		1,u2c1		; Transmit buffer empty flag
  1829  2,0000026Dh              1      re_u2c1			.btequ		2,u2c1		; Receive enable bit
  1830  3,0000026Dh              1      ri_u2c1			.btequ		3,u2c1		; Receive complete flag
  1831  4,0000026Dh              1      u2irs			.btequ		4,u2c1		; UART2 transmit interrupt source select bit
  1832  5,0000026Dh              1      u2rrm			.btequ		5,u2c1		; UART2 continuous receive mode enable bit
  1833  6,0000026Dh              1      u2lch			.btequ		6,u2c1		; Data logic select bit
  1834  7,0000026Dh              1      u2ere			.btequ		7,u2c1		; Error signal output enable bit
  1835                           1      ;
  1836                           1      ;*-----------------------------------------------------------------------------*
  1837                           1      ;*  UART2 Receive Buffer Register                                              *
  1838                           1      ;*-----------------------------------------------------------------------------*
  1839  0000026Eh                1      u2rb		.equ	026Eh
  1840                           1      ;
  1841  0000026Eh                1      u2rbl		.equ	u2rb				; UART2 Receive Buffer Register(low 8bit)
  1842  0000026Fh                1      u2rbh		.equ	u2rb+1				; UART2 Receive Buffer Register(high 8bit)
  1843                           1      ;
  1844  3,0000026Fh              1      abt_u2rb		.btequ		11,u2rb		; Arbitration lost detect flag
  1845  4,0000026Fh              1      oer_u2rb		.btequ		12,u2rb		; Overrun error flag
  1846  5,0000026Fh              1      fer_u2rb		.btequ		13,u2rb		; Framing error flag
  1847  6,0000026Fh              1      per_u2rb		.btequ		14,u2rb		; Parity error flag
  1848  7,0000026Fh              1      sum_u2rb		.btequ		15,u2rb		; Error sum flag
  1849                           1      ;
  1850                           1      ;*-----------------------------------------------------------------------------*
  1851                           1      ;*  SI/O3 Transmit/Receive Register                                            *
  1852                           1      ;*-----------------------------------------------------------------------------*
  1853  00000270h                1      s3trr		.equ	0270h
  1854                           1      ;
  1855                           1      ;*-----------------------------------------------------------------------------*
  1856                           1      ;*  SI/O3 Control Register                                                     *
  1857                           1      ;*-----------------------------------------------------------------------------*
  1858  00000272h                1      s3c			.equ	0272h
  1859                           1      ;
  1860  0,00000272h              1      sm30			.btequ		0,s3c		; Internal synchronous clock select bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 031

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1861  1,00000272h              1      sm31			.btequ		1,s3c		; Internal synchronous clock select bit
  1862  2,00000272h              1      sm32			.btequ		2,s3c		; SOUT3 output disable bit
  1863  3,00000272h              1      sm33			.btequ		3,s3c		; SI/O3 port select bit
  1864  4,00000272h              1      sm34			.btequ		4,s3c		; CLK polarity select bit
  1865  5,00000272h              1      sm35			.btequ		5,s3c		; Bit order select bit
  1866  6,00000272h              1      sm36			.btequ		6,s3c		; Synchronous clock select bit
  1867  7,00000272h              1      sm37			.btequ		7,s3c		; SOUT3 initial output set bit
  1868                           1      ;
  1869                           1      ;*-----------------------------------------------------------------------------*
  1870                           1      ;*  SI/O3 Bit Rate Register                                                    *
  1871                           1      ;*-----------------------------------------------------------------------------*
  1872  00000273h                1      s3brg		.equ	0273h
  1873                           1      ;
  1874                           1      ;*-----------------------------------------------------------------------------*
  1875                           1      ;*  SI/O4 Transmit/Receive Register                                            *
  1876                           1      ;*-----------------------------------------------------------------------------*
  1877  00000274h                1      s4trr		.equ	0274h
  1878                           1      ;
  1879                           1      ;*-----------------------------------------------------------------------------*
  1880                           1      ;*  SI/O4 Control Register                                                     *
  1881                           1      ;*-----------------------------------------------------------------------------*
  1882  00000276h                1      s4c			.equ	0276h
  1883                           1      ;
  1884  0,00000276h              1      sm40			.btequ		0,s4c		; Internal synchronous clock select bit
  1885  1,00000276h              1      sm41			.btequ		1,s4c		; Internal synchronous clock select bit
  1886  2,00000276h              1      sm42			.btequ		2,s4c		; SOUT4 output disable bit
  1887  3,00000276h              1      sm43			.btequ		3,s4c		; SI/O4 port select bit
  1888  4,00000276h              1      sm44			.btequ		4,s4c		; CLK polarity select bit
  1889  5,00000276h              1      sm45			.btequ		5,s4c		; Bit order select bit
  1890  6,00000276h              1      sm46			.btequ		6,s4c		; Synchronous clock select bit
  1891  7,00000276h              1      sm47			.btequ		7,s4c		; SOUT4 initial output set bit
  1892                           1      ;
  1893                           1      ;*-----------------------------------------------------------------------------*
  1894                           1      ;*  SI/O4 Bit Rate Register                                                    *
  1895                           1      ;*-----------------------------------------------------------------------------*
  1896  00000277h                1      s4brg		.equ	0277h
  1897                           1      ;
  1898                           1      ;*-----------------------------------------------------------------------------*
  1899                           1      ;*  SI/O3, 4 Control Register 2                                                *
  1900                           1      ;*-----------------------------------------------------------------------------*
  1901  00000278h                1      s34c2		.equ	0278h
  1902                           1      ;
  1903  2,00000278h              1      sm22			.btequ		2,s34c2		; SI/O3, SI/O4 before-division clock select bit
  1904  6,00000278h              1      sm26			.btequ		6,s34c2		; SOUT3 output control bit
  1905  7,00000278h              1      sm27			.btequ		7,s34c2		; SOUT4 output control bit
  1906                           1      ;
  1907                           1      ;*-----------------------------------------------------------------------------*
  1908                           1      ;*  UART5 Special Mode Register 4                                              *
  1909                           1      ;*-----------------------------------------------------------------------------*
  1910  00000284h                1      u5smr4		.equ	0284h
  1911                           1      ;
  1912  0,00000284h              1      stareq_u5smr4	.btequ		0,u5smr4	; Start condition generate bit
  1913  1,00000284h              1      rstareq_u5smr4	.btequ		1,u5smr4	; Restart condition generate bit
  1914  2,00000284h              1      stpreq_u5smr4	.btequ		2,u5smr4	; Stop condition generate bit
  1915  3,00000284h              1      stspsel_u5smr4	.btequ		3,u5smr4	; SCL, SDA output select bit
  1916  4,00000284h              1      ackd_u5smr4		.btequ		4,u5smr4	; ACK data bit
  1917  5,00000284h              1      ackc_u5smr4		.btequ		5,u5smr4	; ACK data output enable bit
  1918  6,00000284h              1      sclhi_u5smr4	.btequ		6,u5smr4	; SCL output stop enable bit
  1919  7,00000284h              1      swc9_u5smr4		.btequ		7,u5smr4	; SCL wait bit 3
  1920                           1      ;
  1921                           1      ;*-----------------------------------------------------------------------------*
  1922                           1      ;*  UART5 Special Mode Register 3                                              *
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 032

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1923                           1      ;*-----------------------------------------------------------------------------*
  1924  00000285h                1      u5smr3		.equ	0285h
  1925                           1      ;
  1926  1,00000285h              1      ckph_u5smr3		.btequ		1,u5smr3	; Clock phase set bit
  1927  3,00000285h              1      nodc_u5smr3		.btequ		3,u5smr3	; Clock output select bit
  1928  5,00000285h              1      dl0_u5smr3		.btequ		5,u5smr3	; SDA5 digital delay setup bit
  1929  6,00000285h              1      dl1_u5smr3		.btequ		6,u5smr3	; SDA5 digital delay setup bit
  1930  7,00000285h              1      dl2_u5smr3		.btequ		7,u5smr3	; SDA5 digital delay setup bit
  1931                           1      ;
  1932                           1      ;*-----------------------------------------------------------------------------*
  1933                           1      ;*  UART5 Special Mode Register 2                                              *
  1934                           1      ;*-----------------------------------------------------------------------------*
  1935  00000286h                1      u5smr2		.equ	0286h
  1936                           1      ;
  1937  0,00000286h              1      iicm2_u5smr2	.btequ		0,u5smr2	; I2C mode select bit 2
  1938  1,00000286h              1      csc_u5smr2		.btequ		1,u5smr2	; Clock synchronization bit
  1939  2,00000286h              1      swc_u5smr2		.btequ		2,u5smr2	; SCL wait output bit
  1940  3,00000286h              1      als_u5smr2		.btequ		3,u5smr2	; SDA output stop bit
  1941  4,00000286h              1      stac_u5smr2		.btequ		4,u5smr2	; UART5 initialization bit
  1942  5,00000286h              1      swc2_u5smr2		.btequ		5,u5smr2	; SCL wait output bit 2
  1943  6,00000286h              1      sdhi_u5smr2		.btequ		6,u5smr2	; SDA output disable bit
  1944                           1      ;
  1945                           1      ;*-----------------------------------------------------------------------------*
  1946                           1      ;*  UART5 Special Mode Register                                                *
  1947                           1      ;*-----------------------------------------------------------------------------*
  1948  00000287h                1      u5smr		.equ	0287h
  1949                           1      ;
  1950  0,00000287h              1      iicm_u5smr		.btequ		0,u5smr		; I2C mode select bit
  1951  1,00000287h              1      abc_u5smr		.btequ		1,u5smr		; Arbitration lost detect flag control bit
  1952  2,00000287h              1      bbs_u5smr		.btequ		2,u5smr		; Bus busy flag
  1953  4,00000287h              1      abscs_u5smr		.btequ		4,u5smr		; Bus collision detect sampling clock select bit
  1954  5,00000287h              1      acse_u5smr		.btequ		5,u5smr		; Auto clear function select bit of transmit enable bit
  1955  6,00000287h              1      sss_u5smr		.btequ		6,u5smr		; Transmit start condition select bit
  1956                           1      ;
  1957                           1      ;*-----------------------------------------------------------------------------*
  1958                           1      ;*  UART5 Transmit/Receive Mode Register                                       *
  1959                           1      ;*-----------------------------------------------------------------------------*
  1960  00000288h                1      u5mr		.equ	0288h
  1961                           1      ;
  1962  0,00000288h              1      smd0_u5mr		.btequ		0,u5mr		; Serial I/O mode select bit
  1963  1,00000288h              1      smd1_u5mr		.btequ		1,u5mr		; Serial I/O mode select bit
  1964  2,00000288h              1      smd2_u5mr		.btequ		2,u5mr		; Serial I/O mode select bit
  1965  3,00000288h              1      ckdir_u5mr		.btequ		3,u5mr		; Internal/external clock select bit
  1966  4,00000288h              1      stps_u5mr		.btequ		4,u5mr		; Stop bit length select bit
  1967  5,00000288h              1      pry_u5mr		.btequ		5,u5mr		; Odd/even parity select bit
  1968  6,00000288h              1      prye_u5mr		.btequ		6,u5mr		; Parity enable bit
  1969  7,00000288h              1      iopol_u5mr		.btequ		7,u5mr		; TXD, RXD I/O polarity reverse bit
  1970                           1      ;
  1971                           1      ;*-----------------------------------------------------------------------------*
  1972                           1      ;*  UART5 Bit Rate Register                                                    *
  1973                           1      ;*-----------------------------------------------------------------------------*
  1974  00000289h                1      u5brg		.equ	0289h
  1975                           1      ;
  1976                           1      ;*-----------------------------------------------------------------------------*
  1977                           1      ;*  UART5 Transmit Buffer Register                                             *
  1978                           1      ;*-----------------------------------------------------------------------------*
  1979  0000028Ah                1      u5tb		.equ	028Ah
  1980                           1      ;
  1981  0000028Ah                1      u5tbl		.equ	u5tb				; UART5 Transmit Buffer Register(low 8bit)
  1982  0000028Bh                1      u5tbh		.equ	u5tb+1				; UART5 Transmit Buffer Register(high 8bit)
  1983                           1      ;
  1984                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 033

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  1985                           1      ;*  UART5 Transmit/Receive Control Register 0                                  *
  1986                           1      ;*-----------------------------------------------------------------------------*
  1987  0000028Ch                1      u5c0		.equ	028Ch
  1988                           1      ;
  1989  0,0000028Ch              1      clk0_u5c0		.btequ		0,u5c0		; U5BRG count source select bit
  1990  1,0000028Ch              1      clk1_u5c0		.btequ		1,u5c0		; U5BRG count source select bit
  1991  2,0000028Ch              1      crs_u5c0		.btequ		2,u5c0		; CTS~/RTS~ function select bit
  1992  3,0000028Ch              1      txept_u5c0		.btequ		3,u5c0		; Transmit register empty flag
  1993  4,0000028Ch              1      crd_u5c0		.btequ		4,u5c0		; CTS~/RTS~ disable bit
  1994  5,0000028Ch              1      nch_u5c0		.btequ		5,u5c0		; Data output select bit
  1995  6,0000028Ch              1      ckpol_u5c0		.btequ		6,u5c0		; CLK polarity select bit
  1996  7,0000028Ch              1      uform_u5c0		.btequ		7,u5c0		; Bit order select bit
  1997                           1      ;
  1998                           1      ;*-----------------------------------------------------------------------------*
  1999                           1      ;*  UART5 Transmit/Receive Control Register 1                                  *
  2000                           1      ;*-----------------------------------------------------------------------------*
  2001  0000028Dh                1      u5c1		.equ	028Dh
  2002                           1      ;
  2003  0,0000028Dh              1      te_u5c1			.btequ		0,u5c1		; Transmit enable bit
  2004  1,0000028Dh              1      ti_u5c1			.btequ		1,u5c1		; Transmit buffer empty flag
  2005  2,0000028Dh              1      re_u5c1			.btequ		2,u5c1		; Receive enable bit
  2006  3,0000028Dh              1      ri_u5c1			.btequ		3,u5c1		; Receive complete flag
  2007  4,0000028Dh              1      u5irs			.btequ		4,u5c1		; UART5 transmit interrupt source select bit
  2008  5,0000028Dh              1      u5rrm			.btequ		5,u5c1		; UART5 continuous receive mode enable bit
  2009  6,0000028Dh              1      u5lch			.btequ		6,u5c1		; Data logic select bit
  2010  7,0000028Dh              1      u5ere			.btequ		7,u5c1		; Error signal output enable bit
  2011                           1      ;
  2012                           1      ;*-----------------------------------------------------------------------------*
  2013                           1      ;*  UART5 Receive Buffer Register                                              *
  2014                           1      ;*-----------------------------------------------------------------------------*
  2015  0000028Eh                1      u5rb		.equ	028Eh
  2016                           1      ;
  2017  0000028Eh                1      u5rbl		.equ	u5rb				; UART5 Receive Buffer Register(low 8bit)
  2018  0000028Fh                1      u5rbh		.equ	u5rb+1				; UART5 Receive Buffer Register(high 8bit)
  2019                           1      ;
  2020  3,0000028Fh              1      abt_u5rb		.btequ		11,u5rb		; Arbitration lost detect flag
  2021  4,0000028Fh              1      oer_u5rb		.btequ		12,u5rb		; Overrun error flag
  2022  5,0000028Fh              1      fer_u5rb		.btequ		13,u5rb		; Framing error flag
  2023  6,0000028Fh              1      per_u5rb		.btequ		14,u5rb		; Parity error flag
  2024  7,0000028Fh              1      sum_u5rb		.btequ		15,u5rb		; Error sum flag
  2025                           1      ;
  2026                           1      ;*-----------------------------------------------------------------------------*
  2027                           1      ;*  UART6 Special Mode Register 4                                              *
  2028                           1      ;*-----------------------------------------------------------------------------*
  2029  00000294h                1      u6smr4		.equ	0294h
  2030                           1      ;
  2031  0,00000294h              1      stareq_u6smr4	.btequ		0,u6smr4	; Start condition generate bit
  2032  1,00000294h              1      rstareq_u6smr4	.btequ		1,u6smr4	; Restart condition generate bit
  2033  2,00000294h              1      stpreq_u6smr4	.btequ		2,u6smr4	; Stop condition generate bit
  2034  3,00000294h              1      stspsel_u6smr4	.btequ		3,u6smr4	; SCL, SDA output select bit
  2035  4,00000294h              1      ackd_u6smr4		.btequ		4,u6smr4	; ACK data bit
  2036  5,00000294h              1      ackc_u6smr4		.btequ		5,u6smr4	; ACK data output enable bit
  2037  6,00000294h              1      sclhi_u6smr4	.btequ		6,u6smr4	; SCL output stop enable bit
  2038  7,00000294h              1      swc9_u6smr4		.btequ		7,u6smr4	; SCL wait bit 3
  2039                           1      ;
  2040                           1      ;*-----------------------------------------------------------------------------*
  2041                           1      ;*  UART6 Special Mode Register 3                                              *
  2042                           1      ;*-----------------------------------------------------------------------------*
  2043  00000295h                1      u6smr3		.equ	0295h
  2044                           1      ;
  2045  1,00000295h              1      ckph_u6smr3		.btequ		1,u6smr3	; Clock phase set bit
  2046  3,00000295h              1      nodc_u6smr3		.btequ		3,u6smr3	; Clock output select bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 034

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2047  5,00000295h              1      dl0_u6smr3		.btequ		5,u6smr3	; SDA6 digital delay setup bit
  2048  6,00000295h              1      dl1_u6smr3		.btequ		6,u6smr3	; SDA6 digital delay setup bit
  2049  7,00000295h              1      dl2_u6smr3		.btequ		7,u6smr3	; SDA6 digital delay setup bit
  2050                           1      ;
  2051                           1      ;*-----------------------------------------------------------------------------*
  2052                           1      ;*  UART6 Special Mode Register 2                                              *
  2053                           1      ;*-----------------------------------------------------------------------------*
  2054  00000296h                1      u6smr2		.equ	0296h
  2055                           1      ;
  2056  0,00000296h              1      iicm2_u6smr2	.btequ		0,u6smr2	; I2C mode select bit 2
  2057  1,00000296h              1      csc_u6smr2		.btequ		1,u6smr2	; Clock synchronization bit
  2058  2,00000296h              1      swc_u6smr2		.btequ		2,u6smr2	; SCL wait output bit
  2059  3,00000296h              1      als_u6smr2		.btequ		3,u6smr2	; SDA output stop bit
  2060  4,00000296h              1      stac_u6smr2		.btequ		4,u6smr2	; UART6 initialization bit
  2061  5,00000296h              1      swc2_u6smr2		.btequ		5,u6smr2	; SCL wait output bit 2
  2062  6,00000296h              1      sdhi_u6smr2		.btequ		6,u6smr2	; SDA output disable bit
  2063                           1      ;
  2064                           1      ;*-----------------------------------------------------------------------------*
  2065                           1      ;*  UART6 Special Mode Register                                                *
  2066                           1      ;*-----------------------------------------------------------------------------*
  2067  00000297h                1      u6smr		.equ	0297h
  2068                           1      ;
  2069  0,00000297h              1      iicm_u6smr		.btequ		0,u6smr		; I2C mode select bit
  2070  1,00000297h              1      abc_u6smr		.btequ		1,u6smr		; Arbitration lost detect flag control bit
  2071  2,00000297h              1      bbs_u6smr		.btequ		2,u6smr		; Bus busy flag
  2072  4,00000297h              1      abscs_u6smr		.btequ		4,u6smr		; Bus collision detect sampling clock select bit
  2073  5,00000297h              1      acse_u6smr		.btequ		5,u6smr		; Auto clear function select bit of transmit enable bit
  2074  6,00000297h              1      sss_u6smr		.btequ		6,u6smr		; Transmit start condition select bit
  2075                           1      ;
  2076                           1      ;*-----------------------------------------------------------------------------*
  2077                           1      ;*  UART6 Transmit/Receive Mode Register                                       *
  2078                           1      ;*-----------------------------------------------------------------------------*
  2079  00000298h                1      u6mr		.equ	0298h
  2080                           1      ;
  2081  0,00000298h              1      smd0_u6mr		.btequ		0,u6mr		; Serial I/O mode select bit
  2082  1,00000298h              1      smd1_u6mr		.btequ		1,u6mr		; Serial I/O mode select bit
  2083  2,00000298h              1      smd2_u6mr		.btequ		2,u6mr		; Serial I/O mode select bit
  2084  3,00000298h              1      ckdir_u6mr		.btequ		3,u6mr		; Internal/external clock select bit
  2085  4,00000298h              1      stps_u6mr		.btequ		4,u6mr		; Stop bit length select bit
  2086  5,00000298h              1      pry_u6mr		.btequ		5,u6mr		; Odd/even parity select bit
  2087  6,00000298h              1      prye_u6mr		.btequ		6,u6mr		; Parity enable bit
  2088  7,00000298h              1      iopol_u6mr		.btequ		7,u6mr		; TXD, RXD I/O polarity reverse bit
  2089                           1      ;
  2090                           1      ;*-----------------------------------------------------------------------------*
  2091                           1      ;*  UART6 Bit Rate Register                                                    *
  2092                           1      ;*-----------------------------------------------------------------------------*
  2093  00000299h                1      u6brg		.equ	0299h
  2094                           1      ;
  2095                           1      ;*-----------------------------------------------------------------------------*
  2096                           1      ;*  UART6 Transmit Buffer Register                                             *
  2097                           1      ;*-----------------------------------------------------------------------------*
  2098  0000029Ah                1      u6tb		.equ	029Ah
  2099                           1      ;
  2100  0000029Ah                1      u6tbl		.equ	u6tb				; UART6 Transmit Buffer Register(low 8bit)
  2101  0000029Bh                1      u6tbh		.equ	u6tb+1				; UART6 Transmit Buffer Register(high 8bit)
  2102                           1      ;
  2103                           1      ;*-----------------------------------------------------------------------------*
  2104                           1      ;*  UART6 Transmit/Receive Control Register 0                                  *
  2105                           1      ;*-----------------------------------------------------------------------------*
  2106  0000029Ch                1      u6c0		.equ	029Ch
  2107                           1      ;
  2108  0,0000029Ch              1      clk0_u6c0		.btequ		0,u6c0		; U6BRG count source select bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 035

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2109  1,0000029Ch              1      clk1_u6c0		.btequ		1,u6c0		; U6BRG count source select bit
  2110  2,0000029Ch              1      crs_u6c0		.btequ		2,u6c0		; CTS~/RTS~ function select bit
  2111  3,0000029Ch              1      txept_u6c0		.btequ		3,u6c0		; Transmit register empty flag
  2112  4,0000029Ch              1      crd_u6c0		.btequ		4,u6c0		; CTS~/RTS~ disable bit
  2113  5,0000029Ch              1      nch_u6c0		.btequ		5,u6c0		; Data output select bit
  2114  6,0000029Ch              1      ckpol_u6c0		.btequ		6,u6c0		; CLK polarity select bit
  2115  7,0000029Ch              1      uform_u6c0		.btequ		7,u6c0		; Bit order select bit
  2116                           1      ;
  2117                           1      ;*-----------------------------------------------------------------------------*
  2118                           1      ;*  UART6 Transmit/Receive Control Register 1                                  *
  2119                           1      ;*-----------------------------------------------------------------------------*
  2120  0000029Dh                1      u6c1		.equ	029Dh
  2121                           1      ;
  2122  0,0000029Dh              1      te_u6c1			.btequ		0,u6c1		; Transmit enable bit
  2123  1,0000029Dh              1      ti_u6c1			.btequ		1,u6c1		; Transmit buffer empty flag
  2124  2,0000029Dh              1      re_u6c1			.btequ		2,u6c1		; Receive enable bit
  2125  3,0000029Dh              1      ri_u6c1			.btequ		3,u6c1		; Receive complete flag
  2126  4,0000029Dh              1      u6irs			.btequ		4,u6c1		; UART6 transmit interrupt source select bit
  2127  5,0000029Dh              1      u6rrm			.btequ		5,u6c1		; UART6 continuous receive mode enable bit
  2128  6,0000029Dh              1      u6lch			.btequ		6,u6c1		; Data logic select bit
  2129  7,0000029Dh              1      u6ere			.btequ		7,u6c1		; Error signal output enable bit
  2130                           1      ;
  2131                           1      ;*-----------------------------------------------------------------------------*
  2132                           1      ;*  UART6 Receive Buffer Register                                              *
  2133                           1      ;*-----------------------------------------------------------------------------*
  2134  0000029Eh                1      u6rb		.equ	029Eh
  2135                           1      ;
  2136  0000029Eh                1      u6rbl		.equ	u6rb				; UART6 Receive Buffer Register(low 8bit)
  2137  0000029Fh                1      u6rbh		.equ	u6rb+1				; UART6 Receive Buffer Register(high 8bit)
  2138                           1      ;
  2139  3,0000029Fh              1      abt_u6rb		.btequ		11,u6rb		; Arbitration lost detect flag
  2140  4,0000029Fh              1      oer_u6rb		.btequ		12,u6rb		; Overrun error flag
  2141  5,0000029Fh              1      fer_u6rb		.btequ		13,u6rb		; Framing error flag
  2142  6,0000029Fh              1      per_u6rb		.btequ		14,u6rb		; Parity error flag
  2143  7,0000029Fh              1      sum_u6rb		.btequ		15,u6rb		; Error sum flag
  2144                           1      ;
  2145                           1      ;*-----------------------------------------------------------------------------*
  2146                           1      ;*  UART7 Special Mode Register 4                                              *
  2147                           1      ;*-----------------------------------------------------------------------------*
  2148  000002A4h                1      u7smr4		.equ	02A4h
  2149                           1      ;
  2150  0,000002A4h              1      stareq_u7smr4	.btequ		0,u7smr4	; Start condition generate bit
  2151  1,000002A4h              1      rstareq_u7smr4	.btequ		1,u7smr4	; Restart condition generate bit
  2152  2,000002A4h              1      stpreq_u7smr4	.btequ		2,u7smr4	; Stop condition generate bit
  2153  3,000002A4h              1      stspsel_u7smr4	.btequ		3,u7smr4	; SCL, SDA output select bit
  2154  4,000002A4h              1      ackd_u7smr4		.btequ		4,u7smr4	; ACK data bit
  2155  5,000002A4h              1      ackc_u7smr4		.btequ		5,u7smr4	; ACK data output enable bit
  2156  6,000002A4h              1      sclhi_u7smr4	.btequ		6,u7smr4	; SCL output stop enable bit
  2157  7,000002A4h              1      swc9_u7smr4		.btequ		7,u7smr4	; SCL wait bit 3
  2158                           1      ;
  2159                           1      ;*-----------------------------------------------------------------------------*
  2160                           1      ;*  UART7 Special Mode Register 3                                              *
  2161                           1      ;*-----------------------------------------------------------------------------*
  2162  000002A5h                1      u7smr3		.equ	02A5h
  2163                           1      ;
  2164  1,000002A5h              1      ckph_u7smr3		.btequ		1,u7smr3	; Clock phase set bit
  2165  3,000002A5h              1      nodc_u7smr3		.btequ		3,u7smr3	; Clock output select bit
  2166  5,000002A5h              1      dl0_u7smr3		.btequ		5,u7smr3	; SDA7 digital delay setup bit
  2167  6,000002A5h              1      dl1_u7smr3		.btequ		6,u7smr3	; SDA7 digital delay setup bit
  2168  7,000002A5h              1      dl2_u7smr3		.btequ		7,u7smr3	; SDA7 digital delay setup bit
  2169                           1      ;
  2170                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 036

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2171                           1      ;*  UART7 Special Mode Register 2                                              *
  2172                           1      ;*-----------------------------------------------------------------------------*
  2173  000002A6h                1      u7smr2		.equ	02A6h
  2174                           1      ;
  2175  0,000002A6h              1      iicm2_u7smr2	.btequ		0,u7smr2	; I2C mode select bit 2
  2176  1,000002A6h              1      csc_u7smr2		.btequ		1,u7smr2	; Clock synchronization bit
  2177  2,000002A6h              1      swc_u7smr2		.btequ		2,u7smr2	; SCL wait output bit
  2178  3,000002A6h              1      als_u7smr2		.btequ		3,u7smr2	; SDA output stop bit
  2179  4,000002A6h              1      stac_u7smr2		.btequ		4,u7smr2	; UART7 initialization bit
  2180  5,000002A6h              1      swc2_u7smr2		.btequ		5,u7smr2	; SCL wait output bit 2
  2181  6,000002A6h              1      sdhi_u7smr2		.btequ		6,u7smr2	; SDA output disable bit
  2182                           1      ;
  2183                           1      ;*-----------------------------------------------------------------------------*
  2184                           1      ;*  UART7 Special Mode Register                                                *
  2185                           1      ;*-----------------------------------------------------------------------------*
  2186  000002A7h                1      u7smr		.equ	02A7h
  2187                           1      ;
  2188  0,000002A7h              1      iicm_u7smr		.btequ		0,u7smr		; I2C mode select bit
  2189  1,000002A7h              1      abc_u7smr		.btequ		1,u7smr		; Arbitration lost detect flag control bit
  2190  2,000002A7h              1      bbs_u7smr		.btequ		2,u7smr		; Bus busy flag
  2191  4,000002A7h              1      abscs_u7smr		.btequ		4,u7smr		; Bus collision detect sampling clock select bit
  2192  5,000002A7h              1      acse_u7smr		.btequ		5,u7smr		; Auto clear function select bit of transmit enable bit
  2193  6,000002A7h              1      sss_u7smr		.btequ		6,u7smr		; Transmit start condition select bit
  2194                           1      ;
  2195                           1      ;*-----------------------------------------------------------------------------*
  2196                           1      ;*  UART7 Transmit/Receive Mode Register                                       *
  2197                           1      ;*-----------------------------------------------------------------------------*
  2198  000002A8h                1      u7mr		.equ	02A8h
  2199                           1      ;
  2200  0,000002A8h              1      smd0_u7mr		.btequ		0,u7mr		; Serial I/O mode select bit
  2201  1,000002A8h              1      smd1_u7mr		.btequ		1,u7mr		; Serial I/O mode select bit
  2202  2,000002A8h              1      smd2_u7mr		.btequ		2,u7mr		; Serial I/O mode select bit
  2203  3,000002A8h              1      ckdir_u7mr		.btequ		3,u7mr		; Internal/external clock select bit
  2204  4,000002A8h              1      stps_u7mr		.btequ		4,u7mr		; Stop bit length select bit
  2205  5,000002A8h              1      pry_u7mr		.btequ		5,u7mr		; Odd/even parity select bit
  2206  6,000002A8h              1      prye_u7mr		.btequ		6,u7mr		; Parity enable bit
  2207  7,000002A8h              1      iopol_u7mr		.btequ		7,u7mr		; TXD, RXD I/O polarity reverse bit
  2208                           1      ;
  2209                           1      ;*-----------------------------------------------------------------------------*
  2210                           1      ;*  UART7 Bit Rate Register                                                    *
  2211                           1      ;*-----------------------------------------------------------------------------*
  2212  000002A9h                1      u7brg		.equ	02A9h
  2213                           1      ;
  2214                           1      ;*-----------------------------------------------------------------------------*
  2215                           1      ;*  UART7 Transmit Buffer Register                                             *
  2216                           1      ;*-----------------------------------------------------------------------------*
  2217  000002AAh                1      u7tb		.equ	02AAh
  2218                           1      ;
  2219  000002AAh                1      u7tbl		.equ	u7tb				; UART7 Transmit Buffer Register(low 8bit)
  2220  000002ABh                1      u7tbh		.equ	u7tb+1				; UART7 Transmit Buffer Register(high 8bit)
  2221                           1      ;
  2222                           1      ;*-----------------------------------------------------------------------------*
  2223                           1      ;*  UART7 Transmit/Receive Control Register 0                                  *
  2224                           1      ;*-----------------------------------------------------------------------------*
  2225  000002ACh                1      u7c0		.equ	02ACh
  2226                           1      ;
  2227  0,000002ACh              1      clk0_u7c0		.btequ		0,u7c0		; U7BRG count source select bit
  2228  1,000002ACh              1      clk1_u7c0		.btequ		1,u7c0		; U7BRG count source select bit
  2229  2,000002ACh              1      crs_u7c0		.btequ		2,u7c0		; CTS~/RTS~ function select bit
  2230  3,000002ACh              1      txept_u7c0		.btequ		3,u7c0		; Transmit register empty flag
  2231  4,000002ACh              1      crd_u7c0		.btequ		4,u7c0		; CTS~/RTS~ disable bit
  2232  5,000002ACh              1      nch_u7c0		.btequ		5,u7c0		; Data output select bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 037

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2233  6,000002ACh              1      ckpol_u7c0		.btequ		6,u7c0		; CLK polarity select bit
  2234  7,000002ACh              1      uform_u7c0		.btequ		7,u7c0		; Bit order select bit
  2235                           1      ;
  2236                           1      ;*-----------------------------------------------------------------------------*
  2237                           1      ;*  UART7 Transmit/Receive Control Register 1                                  *
  2238                           1      ;*-----------------------------------------------------------------------------*
  2239  000002ADh                1      u7c1		.equ	02ADh
  2240                           1      ;
  2241  0,000002ADh              1      te_u7c1			.btequ		0,u7c1		; Transmit enable bit
  2242  1,000002ADh              1      ti_u7c1			.btequ		1,u7c1		; Transmit buffer empty flag
  2243  2,000002ADh              1      re_u7c1			.btequ		2,u7c1		; Receive enable bit
  2244  3,000002ADh              1      ri_u7c1			.btequ		3,u7c1		; Receive complete flag
  2245  4,000002ADh              1      u7irs			.btequ		4,u7c1		; UART7 transmit interrupt source select bit
  2246  5,000002ADh              1      u7rrm			.btequ		5,u7c1		; UART7 continuous receive mode enable bit
  2247  6,000002ADh              1      u7lch			.btequ		6,u7c1		; Data logic select bit
  2248  7,000002ADh              1      u7ere			.btequ		7,u7c1		; Error signal output enable bit
  2249                           1      ;
  2250                           1      ;*-----------------------------------------------------------------------------*
  2251                           1      ;*  UART7 Receive Buffer Register                                              *
  2252                           1      ;*-----------------------------------------------------------------------------*
  2253  000002AEh                1      u7rb		.equ	02AEh
  2254                           1      ;
  2255  000002AEh                1      u7rbl		.equ	u7rb				; UART7 Receive Buffer Register(low 8bit)
  2256  000002AFh                1      u7rbh		.equ	u7rb+1				; UART7 Receive Buffer Register(high 8bit)
  2257                           1      ;
  2258  3,000002AFh              1      abt_u7rb		.btequ		11,u7rb		; Arbitration lost detect flag
  2259  4,000002AFh              1      oer_u7rb		.btequ		12,u7rb		; Overrun error flag
  2260  5,000002AFh              1      fer_u7rb		.btequ		13,u7rb		; Framing error flag
  2261  6,000002AFh              1      per_u7rb		.btequ		14,u7rb		; Parity error flag
  2262  7,000002AFh              1      sum_u7rb		.btequ		15,u7rb		; Error sum flag
  2263                           1      ;
  2264                           1      ;*-----------------------------------------------------------------------------*
  2265                           1      ;*  I2C0 Data Shift Register                                                   *
  2266                           1      ;*-----------------------------------------------------------------------------*
  2267  000002B0h                1      s00			.equ	02B0h
  2268                           1      ;
  2269                           1      ;*-----------------------------------------------------------------------------*
  2270                           1      ;*  I2C0 Address Register 0                                                    *
  2271                           1      ;*-----------------------------------------------------------------------------*
  2272  000002B2h                1      s0d0		.equ	02B2h
  2273                           1      ;
  2274  1,000002B2h              1      sad0_s0d0		.btequ		1,s0d0		; Slave Address
  2275  2,000002B2h              1      sad1_s0d0		.btequ		2,s0d0		; Slave Address
  2276  3,000002B2h              1      sad2_s0d0		.btequ		3,s0d0		; Slave Address
  2277  4,000002B2h              1      sad3_s0d0		.btequ		4,s0d0		; Slave Address
  2278  5,000002B2h              1      sad4_s0d0		.btequ		5,s0d0		; Slave Address
  2279  6,000002B2h              1      sad5_s0d0		.btequ		6,s0d0		; Slave Address
  2280  7,000002B2h              1      sad6_s0d0		.btequ		7,s0d0		; Slave Address
  2281                           1      ;
  2282                           1      ;*-----------------------------------------------------------------------------*
  2283                           1      ;*  I2C0 Control Register 0                                                    *
  2284                           1      ;*-----------------------------------------------------------------------------*
  2285  000002B3h                1      s1d0		.equ	02B3h
  2286                           1      ;
  2287  0,000002B3h              1      bc0				.btequ		0,s1d0		; Bit counter(number of transmitted/received bits)
  2288  1,000002B3h              1      bc1				.btequ		1,s1d0		; Bit counter(number of transmitted/received bits)
  2289  2,000002B3h              1      bc2				.btequ		2,s1d0		; Bit counter(number of transmitted/received bits)
  2290  3,000002B3h              1      es0				.btequ		3,s1d0		; I2C-bus interface enable bit
  2291  4,000002B3h              1      als				.btequ		4,s1d0		; Data format select bit
  2292  6,000002B3h              1      ihr				.btequ		6,s1d0		; I2C-bus interface reset bit
  2293  7,000002B3h              1      tiss			.btequ		7,s1d0		; I2C-bus interface pin input level select bit
  2294                           1      ;
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 038

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2295                           1      ;*-----------------------------------------------------------------------------*
  2296                           1      ;*  I2C0 Clock Control Register                                                *
  2297                           1      ;*-----------------------------------------------------------------------------*
  2298  000002B4h                1      s20			.equ	02B4h
  2299                           1      ;
  2300  0,000002B4h              1      ccr0			.btequ		0,s20		; Bit rate control bit
  2301  1,000002B4h              1      ccr1			.btequ		1,s20		; Bit rate control bit
  2302  2,000002B4h              1      ccr2			.btequ		2,s20		; Bit rate control bit
  2303  3,000002B4h              1      ccr3			.btequ		3,s20		; Bit rate control bit
  2304  4,000002B4h              1      ccr4			.btequ		4,s20		; Bit rate control bit
  2305  5,000002B4h              1      fastmode		.btequ		5,s20		; SCL mode select bit
  2306  6,000002B4h              1      ackbit			.btequ		6,s20		; ACK bit
  2307  7,000002B4h              1      ackclk			.btequ		7,s20		; ACK clock bit
  2308                           1      ;
  2309                           1      ;*-----------------------------------------------------------------------------*
  2310                           1      ;*  I2C0 Start/Stop Condition Control Register                                 *
  2311                           1      ;*-----------------------------------------------------------------------------*
  2312  000002B5h                1      s2d0		.equ	02B5h
  2313                           1      ;
  2314  0,000002B5h              1      ssc0			.btequ		0,s2d0		; Start/stop condition setting bit
  2315  1,000002B5h              1      ssc1			.btequ		1,s2d0		; Start/stop condition setting bit
  2316  2,000002B5h              1      ssc2			.btequ		2,s2d0		; Start/stop condition setting bit
  2317  3,000002B5h              1      ssc3			.btequ		3,s2d0		; Start/stop condition setting bit
  2318  4,000002B5h              1      ssc4			.btequ		4,s2d0		; Start/stop condition setting bit
  2319  5,000002B5h              1      sip				.btequ		5,s2d0		; SCL/SDA interrupt pin polarity select bit
  2320  6,000002B5h              1      sis				.btequ		6,s2d0		; SCL/SDA interrupt pin select bit
  2321  7,000002B5h              1      stspsel			.btequ		7,s2d0		; Start/stop condition generation select bit
  2322                           1      ;
  2323                           1      ;*-----------------------------------------------------------------------------*
  2324                           1      ;*  I2C0 Control Register 1                                                    *
  2325                           1      ;*-----------------------------------------------------------------------------*
  2326  000002B6h                1      s3d0		.equ	02B6h
  2327                           1      ;
  2328  0,000002B6h              1      sim				.btequ		0,s3d0		; Stop condition detect interrupt enable bit
  2329  1,000002B6h              1      wit				.btequ		1,s3d0		; Data receive interrupt enable bit
  2330  2,000002B6h              1      ped				.btequ		2,s3d0		; SDAMM/port function select bit
  2331  3,000002B6h              1      pec				.btequ		3,s3d0		; SCLMM/port function select bit
  2332  4,000002B6h              1      sdam			.btequ		4,s3d0		; Internal SDA output monitor bit
  2333  5,000002B6h              1      sclm			.btequ		5,s3d0		; Internal SCL output monitor bit
  2334  6,000002B6h              1      ick0			.btequ		6,s3d0		; I2C-bus system clock select bit
  2335  7,000002B6h              1      ick1			.btequ		7,s3d0		; I2C-bus system clock select bit
  2336                           1      ;
  2337                           1      ;*-----------------------------------------------------------------------------*
  2338                           1      ;*  I2C0 Control Register 2                                                    *
  2339                           1      ;*-----------------------------------------------------------------------------*
  2340  000002B7h                1      s4d0		.equ	02B7h
  2341                           1      ;
  2342  0,000002B7h              1      toe				.btequ		0,s4d0		; Timeout detect function enable bit
  2343  1,000002B7h              1      tof				.btequ		1,s4d0		; Timeout detect flag
  2344  2,000002B7h              1      tosel			.btequ		2,s4d0		; Timeout detect time select bit
  2345  3,000002B7h              1      ick2			.btequ		3,s4d0		; I2C-bus system clock select bit
  2346  4,000002B7h              1      ick3			.btequ		4,s4d0		; I2C-bus system clock select bit
  2347  5,000002B7h              1      ick4			.btequ		5,s4d0		; I2C-bus system clock select bit
  2348  6,000002B7h              1      mslad			.btequ		6,s4d0		; Slave address compare bit
  2349  7,000002B7h              1      scpin			.btequ		7,s4d0		; Stop condition detect interrupt request bit
  2350                           1      ;
  2351                           1      ;*-----------------------------------------------------------------------------*
  2352                           1      ;*  I2C0 Status Register 0                                                     *
  2353                           1      ;*-----------------------------------------------------------------------------*
  2354  000002B8h                1      s10			.equ	02B8h
  2355                           1      ;
  2356  0,000002B8h              1      lrb				.btequ		0,s10		; Last receive bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 039

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2357  1,000002B8h              1      adr0			.btequ		1,s10		; General call detection flag
  2358  2,000002B8h              1      aas				.btequ		2,s10		; Slave address compare flag
  2359  3,000002B8h              1      al				.btequ		3,s10		; Arbitration lost detection flag
  2360  4,000002B8h              1      pin				.btequ		4,s10		; I2C-bus interface interrupt request bit
  2361  5,000002B8h              1      bb				.btequ		5,s10		; Bus busy flag
  2362  6,000002B8h              1      trx				.btequ		6,s10		; Communication mode select bit 0
  2363  7,000002B8h              1      mst				.btequ		7,s10		; Communication mode select bit 1
  2364                           1      ;
  2365                           1      ;*-----------------------------------------------------------------------------*
  2366                           1      ;*  I2C0 Status Register 1                                                     *
  2367                           1      ;*-----------------------------------------------------------------------------*
  2368  000002B9h                1      s11			.equ	02B9h
  2369                           1      ;
  2370  0,000002B9h              1      aas0			.btequ		0,s11		; Slave address 0 compare flag
  2371  1,000002B9h              1      aas1			.btequ		1,s11		; Slave address 1 compare flag
  2372  2,000002B9h              1      aas2			.btequ		2,s11		; Slave address 2 compare flag
  2373                           1      ;
  2374                           1      ;*-----------------------------------------------------------------------------*
  2375                           1      ;*  I2C0 Address Register 1                                                    *
  2376                           1      ;*-----------------------------------------------------------------------------*
  2377  000002BAh                1      s0d1		.equ	02BAh
  2378                           1      ;
  2379  1,000002BAh              1      sad0_s0d1		.btequ		1,s0d1		; Slave Address
  2380  2,000002BAh              1      sad1_s0d1		.btequ		2,s0d1		; Slave Address
  2381  3,000002BAh              1      sad2_s0d1		.btequ		3,s0d1		; Slave Address
  2382  4,000002BAh              1      sad3_s0d1		.btequ		4,s0d1		; Slave Address
  2383  5,000002BAh              1      sad4_s0d1		.btequ		5,s0d1		; Slave Address
  2384  6,000002BAh              1      sad5_s0d1		.btequ		6,s0d1		; Slave Address
  2385  7,000002BAh              1      sad6_s0d1		.btequ		7,s0d1		; Slave Address
  2386                           1      ;
  2387                           1      ;*-----------------------------------------------------------------------------*
  2388                           1      ;*  I2C0 Address Register 2                                                    *
  2389                           1      ;*-----------------------------------------------------------------------------*
  2390  000002BBh                1      s0d2		.equ	02BBh
  2391                           1      ;
  2392  1,000002BBh              1      sad0_s0d2		.btequ		1,s0d2		; Slave Address
  2393  2,000002BBh              1      sad1_s0d2		.btequ		2,s0d2		; Slave Address
  2394  3,000002BBh              1      sad2_s0d2		.btequ		3,s0d2		; Slave Address
  2395  4,000002BBh              1      sad3_s0d2		.btequ		4,s0d2		; Slave Address
  2396  5,000002BBh              1      sad4_s0d2		.btequ		5,s0d2		; Slave Address
  2397  6,000002BBh              1      sad5_s0d2		.btequ		6,s0d2		; Slave Address
  2398  7,000002BBh              1      sad6_s0d2		.btequ		7,s0d2		; Slave Address
  2399                           1      ;
  2400                           1      ;*-----------------------------------------------------------------------------*
  2401                           1      ;*  Timer B3/B4/B5 Count Start Flag                                            *
  2402                           1      ;*-----------------------------------------------------------------------------*
  2403  00000300h                1      tbsr		.equ	0300h
  2404                           1      ;
  2405  5,00000300h              1      tb3s			.btequ		5,tbsr		; Timer B3 count start flag
  2406  6,00000300h              1      tb4s			.btequ		6,tbsr		; Timer B4 count start flag
  2407  7,00000300h              1      tb5s			.btequ		7,tbsr		; Timer B5 count start flag
  2408                           1      ;
  2409                           1      ;*-----------------------------------------------------------------------------*
  2410                           1      ;*  Timer A1-1 Register                                                        *
  2411                           1      ;*-----------------------------------------------------------------------------*
  2412  00000302h                1      ta11		.equ	0302h
  2413                           1      ;
  2414                           1      ;*-----------------------------------------------------------------------------*
  2415                           1      ;*  Timer A2-1 Register                                                        *
  2416                           1      ;*-----------------------------------------------------------------------------*
  2417  00000304h                1      ta21		.equ	0304h
  2418                           1      ;
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 040

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2419                           1      ;*-----------------------------------------------------------------------------*
  2420                           1      ;*  Timer A4-1 Register                                                        *
  2421                           1      ;*-----------------------------------------------------------------------------*
  2422  00000306h                1      ta41		.equ	0306h
  2423                           1      ;
  2424                           1      ;*-----------------------------------------------------------------------------*
  2425                           1      ;*  Three-Phase PWM Control Register 0                                         *
  2426                           1      ;*-----------------------------------------------------------------------------*
  2427  00000308h                1      invc0		.equ	0308h
  2428                           1      ;
  2429  0,00000308h              1      inv00			.btequ		0,invc0		; ICTB2 count condition select bit
  2430  1,00000308h              1      inv01			.btequ		1,invc0		; ICTB2 count condition select bit
  2431  2,00000308h              1      inv02			.btequ		2,invc0		; Three-phase motor control timer function enable bit
  2432  3,00000308h              1      inv03			.btequ		3,invc0		; Three-phase motor control timer output control bit
  2433  4,00000308h              1      inv04			.btequ		4,invc0		; High- and low-side simultaneous turn-on disable bit
  2434  5,00000308h              1      inv05			.btequ		5,invc0		; High- and low-side simultaneous turn-on detect flag
  2435  6,00000308h              1      inv06			.btequ		6,invc0		; Modulation mode select bit
  2436  7,00000308h              1      inv07			.btequ		7,invc0		; Software trigger select bit
  2437                           1      ;
  2438                           1      ;*-----------------------------------------------------------------------------*
  2439                           1      ;*  Three-Phase PWM Control Register 1                                         *
  2440                           1      ;*-----------------------------------------------------------------------------*
  2441  00000309h                1      invc1		.equ	0309h
  2442                           1      ;
  2443  0,00000309h              1      inv10			.btequ		0,invc1		; Timer A1, A2, and A4 start trigger select bit
  2444  1,00000309h              1      inv11			.btequ		1,invc1		; Timer A1-1, A2-1 and A4-1 control bit
  2445  2,00000309h              1      inv12			.btequ		2,invc1		; Dead time timer count source select bit
  2446  3,00000309h              1      inv13			.btequ		3,invc1		; Carrier wave rise/fall detect flag
  2447  4,00000309h              1      inv14			.btequ		4,invc1		; Active level control bit
  2448  5,00000309h              1      inv15			.btequ		5,invc1		; Dead time disable bit
  2449  6,00000309h              1      inv16			.btequ		6,invc1		; Dead time timer trigger select bit
  2450                           1      ;
  2451                           1      ;*-----------------------------------------------------------------------------*
  2452                           1      ;*  Three-Phase Output Buffer Register 0                                       *
  2453                           1      ;*-----------------------------------------------------------------------------*
  2454  0000030Ah                1      idb0		.equ	030Ah
  2455                           1      ;
  2456  0,0000030Ah              1      du0				.btequ		0,idb0		; U-phase output buffer 0
  2457  1,0000030Ah              1      dub0			.btequ		1,idb0		; U~-phase output buffer 0
  2458  2,0000030Ah              1      dv0				.btequ		2,idb0		; V-phase output buffer 0
  2459  3,0000030Ah              1      dvb0			.btequ		3,idb0		; V~-phase output buffer 0
  2460  4,0000030Ah              1      dw0				.btequ		4,idb0		; W-phase output buffer 0
  2461  5,0000030Ah              1      dwb0			.btequ		5,idb0		; W~-phase output buffer 0
  2462                           1      ;
  2463                           1      ;*-----------------------------------------------------------------------------*
  2464                           1      ;*  Three-Phase Output Buffer Register 1                                       *
  2465                           1      ;*-----------------------------------------------------------------------------*
  2466  0000030Bh                1      idb1		.equ	030Bh
  2467                           1      ;
  2468  0,0000030Bh              1      du1				.btequ		0,idb1		; U-phase output buffer 1
  2469  1,0000030Bh              1      dub1			.btequ		1,idb1		; U~-phase output buffer 1
  2470  2,0000030Bh              1      dv1				.btequ		2,idb1		; V-phase output buffer 1
  2471  3,0000030Bh              1      dvb1			.btequ		3,idb1		; V~-phase output buffer 1
  2472  4,0000030Bh              1      dw1				.btequ		4,idb1		; W-phase output buffer 1
  2473  5,0000030Bh              1      dwb1			.btequ		5,idb1		; W~-phase output buffer 1
  2474                           1      ;
  2475                           1      ;*-----------------------------------------------------------------------------*
  2476                           1      ;*  Dead Time Timer                                                            *
  2477                           1      ;*-----------------------------------------------------------------------------*
  2478  0000030Ch                1      dtt			.equ	030Ch
  2479                           1      ;
  2480                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 041

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2481                           1      ;*  Timer B2 Interrupt Generation Frequency Set Counter                        *
  2482                           1      ;*-----------------------------------------------------------------------------*
  2483  0000030Dh                1      ictb2		.equ	030Dh
  2484                           1      ;
  2485                           1      ;*-----------------------------------------------------------------------------*
  2486                           1      ;*  Position-Data-Retain Function Control Register                             *
  2487                           1      ;*-----------------------------------------------------------------------------*
  2488  0000030Eh                1      pdrf		.equ	030Eh
  2489                           1      ;
  2490  0,0000030Eh              1      pdrw			.btequ		0,pdrf		; W-phase position data retain bit
  2491  1,0000030Eh              1      pdrv			.btequ		1,pdrf		; V-phase position data retain bit
  2492  2,0000030Eh              1      pdru			.btequ		2,pdrf		; U-phase position data retain bit
  2493  3,0000030Eh              1      pdrt			.btequ		3,pdrf		; Retain-trigger polarity select bit
  2494                           1      ;
  2495                           1      ;*-----------------------------------------------------------------------------*
  2496                           1      ;*  Timer B3 Register                                                          *
  2497                           1      ;*-----------------------------------------------------------------------------*
  2498  00000310h                1      tb3			.equ	0310h
  2499                           1      ;
  2500                           1      ;*-----------------------------------------------------------------------------*
  2501                           1      ;*  Timer B4 Register                                                          *
  2502                           1      ;*-----------------------------------------------------------------------------*
  2503  00000312h                1      tb4			.equ	0312h
  2504                           1      ;
  2505                           1      ;*-----------------------------------------------------------------------------*
  2506                           1      ;*  Timer B5 Register                                                          *
  2507                           1      ;*-----------------------------------------------------------------------------*
  2508  00000314h                1      tb5			.equ	0314h
  2509                           1      ;
  2510                           1      ;*-----------------------------------------------------------------------------*
  2511                           1      ;*  Port Function Control Register                                             *
  2512                           1      ;*-----------------------------------------------------------------------------*
  2513  00000318h                1      pfcr		.equ	0318h
  2514                           1      ;
  2515  0,00000318h              1      pfc0			.btequ		0,pfcr		; Port P8_0 output function select bit
  2516  1,00000318h              1      pfc1			.btequ		1,pfcr		; Port P8_1 output function select bit
  2517  2,00000318h              1      pfc2			.btequ		2,pfcr		; Port P7_2 output function select bit
  2518  3,00000318h              1      pfc3			.btequ		3,pfcr		; Port P7_3 output function select bit
  2519  4,00000318h              1      pfc4			.btequ		4,pfcr		; Port P7_4 output function select bit
  2520  5,00000318h              1      pfc5			.btequ		5,pfcr		; Port P7_5 output function select bit
  2521                           1      ;
  2522                           1      ;*-----------------------------------------------------------------------------*
  2523                           1      ;*  Timer B3 Mode Register                                                     *
  2524                           1      ;*-----------------------------------------------------------------------------*
  2525  0000031Bh                1      tb3mr		.equ	031Bh
  2526                           1      ;
  2527  0,0000031Bh              1      tmod0_tb3mr		.btequ		0,tb3mr		; Operation mode select bit
  2528  1,0000031Bh              1      tmod1_tb3mr		.btequ		1,tb3mr		; Operation mode select bit
  2529  2,0000031Bh              1      mr0_tb3mr		.btequ		2,tb3mr		; Function varies with the operation mode
  2530  3,0000031Bh              1      mr1_tb3mr		.btequ		3,tb3mr		; Function varies with the operation mode
  2531  5,0000031Bh              1      mr3_tb3mr		.btequ		5,tb3mr		; Function varies with the operation mode
  2532  6,0000031Bh              1      tck0_tb3mr		.btequ		6,tb3mr		; Count source select bit(Function varies with the operation mode)
  2533  7,0000031Bh              1      tck1_tb3mr		.btequ		7,tb3mr		; Count source select bit(Function varies with the operation mode)
  2534                           1      ;
  2535                           1      ;*-----------------------------------------------------------------------------*
  2536                           1      ;*  Timer B4 Mode Register                                                     *
  2537                           1      ;*-----------------------------------------------------------------------------*
  2538  0000031Ch                1      tb4mr		.equ	031Ch
  2539                           1      ;
  2540  0,0000031Ch              1      tmod0_tb4mr		.btequ		0,tb4mr		; Operation mode select bit
  2541  1,0000031Ch              1      tmod1_tb4mr		.btequ		1,tb4mr		; Operation mode select bit
  2542  2,0000031Ch              1      mr0_tb4mr		.btequ		2,tb4mr		; Function varies with the operation mode
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 042

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2543  3,0000031Ch              1      mr1_tb4mr		.btequ		3,tb4mr		; Function varies with the operation mode
  2544  5,0000031Ch              1      mr3_tb4mr		.btequ		5,tb4mr		; Function varies with the operation mode
  2545  6,0000031Ch              1      tck0_tb4mr		.btequ		6,tb4mr		; Count source select bit(Function varies with the operation mode)
  2546  7,0000031Ch              1      tck1_tb4mr		.btequ		7,tb4mr		; Count source select bit(Function varies with the operation mode)
  2547                           1      ;
  2548                           1      ;*-----------------------------------------------------------------------------*
  2549                           1      ;*  Timer B5 Mode Register                                                     *
  2550                           1      ;*-----------------------------------------------------------------------------*
  2551  0000031Dh                1      tb5mr		.equ	031Dh
  2552                           1      ;
  2553  0,0000031Dh              1      tmod0_tb5mr		.btequ		0,tb5mr		; Operation mode select bit
  2554  1,0000031Dh              1      tmod1_tb5mr		.btequ		1,tb5mr		; Operation mode select bit
  2555  2,0000031Dh              1      mr0_tb5mr		.btequ		2,tb5mr		; Function varies with the operation mode
  2556  3,0000031Dh              1      mr1_tb5mr		.btequ		3,tb5mr		; Function varies with the operation mode
  2557  5,0000031Dh              1      mr3_tb5mr		.btequ		5,tb5mr		; Function varies with the operation mode
  2558  6,0000031Dh              1      tck0_tb5mr		.btequ		6,tb5mr		; Count source select bit(Function varies with the operation mode)
  2559  7,0000031Dh              1      tck1_tb5mr		.btequ		7,tb5mr		; Count source select bit(Function varies with the operation mode)
  2560                           1      ;
  2561                           1      ;*-----------------------------------------------------------------------------*
  2562                           1      ;*  Count Start Flag                                                           *
  2563                           1      ;*-----------------------------------------------------------------------------*
  2564  00000320h                1      tabsr		.equ	0320h
  2565                           1      ;
  2566  0,00000320h              1      ta0s			.btequ		0,tabsr		; Timer A0 count start flag
  2567  1,00000320h              1      ta1s			.btequ		1,tabsr		; Timer A1 count start flag
  2568  2,00000320h              1      ta2s			.btequ		2,tabsr		; Timer A2 count start flag
  2569  3,00000320h              1      ta3s			.btequ		3,tabsr		; Timer A3 count start flag
  2570  4,00000320h              1      ta4s			.btequ		4,tabsr		; Timer A4 count start flag
  2571  5,00000320h              1      tb0s			.btequ		5,tabsr		; Timer B0 count start flag
  2572  6,00000320h              1      tb1s			.btequ		6,tabsr		; Timer B1 count start flag
  2573  7,00000320h              1      tb2s			.btequ		7,tabsr		; Timer B2 count start flag
  2574                           1      ;
  2575                           1      ;*-----------------------------------------------------------------------------*
  2576                           1      ;*  One-Shot Start Flag                                                        *
  2577                           1      ;*-----------------------------------------------------------------------------*
  2578  00000322h                1      onsf		.equ	0322h
  2579                           1      ;
  2580  0,00000322h              1      ta0os			.btequ		0,onsf		; Timer A0 one-shot start flag
  2581  1,00000322h              1      ta1os			.btequ		1,onsf		; Timer A1 one-shot start flag
  2582  2,00000322h              1      ta2os			.btequ		2,onsf		; Timer A2 one-shot start flag
  2583  3,00000322h              1      ta3os			.btequ		3,onsf		; Timer A3 one-shot start flag
  2584  4,00000322h              1      ta4os			.btequ		4,onsf		; Timer A4 one-shot start flag
  2585  5,00000322h              1      tazie			.btequ		5,onsf		; Z-phase input enable bit
  2586  6,00000322h              1      ta0tgl			.btequ		6,onsf		; Timer A0 event/trigger select bit
  2587  7,00000322h              1      ta0tgh			.btequ		7,onsf		; Timer A0 event/trigger select bit
  2588                           1      ;
  2589                           1      ;*-----------------------------------------------------------------------------*
  2590                           1      ;*  Trigger Select Register                                                    *
  2591                           1      ;*-----------------------------------------------------------------------------*
  2592  00000323h                1      trgsr		.equ	0323h
  2593                           1      ;
  2594  0,00000323h              1      ta1tgl			.btequ		0,trgsr		; Timer A1 event/trigger select bit
  2595  1,00000323h              1      ta1tgh			.btequ		1,trgsr		; Timer A1 event/trigger select bit
  2596  2,00000323h              1      ta2tgl			.btequ		2,trgsr		; Timer A2 event/trigger select bit
  2597  3,00000323h              1      ta2tgh			.btequ		3,trgsr		; Timer A2 event/trigger select bit
  2598  4,00000323h              1      ta3tgl			.btequ		4,trgsr		; Timer A3 event/trigger select bit
  2599  5,00000323h              1      ta3tgh			.btequ		5,trgsr		; Timer A3 event/trigger select bit
  2600  6,00000323h              1      ta4tgl			.btequ		6,trgsr		; Timer A4 event/trigger select bit
  2601  7,00000323h              1      ta4tgh			.btequ		7,trgsr		; Timer A4 event/trigger select bit
  2602                           1      ;
  2603                           1      ;*-----------------------------------------------------------------------------*
  2604                           1      ;*  Up/Down Flag                                                               *
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 043

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2605                           1      ;*-----------------------------------------------------------------------------*
  2606  00000324h                1      udf			.equ	0324h
  2607                           1      ;
  2608  0,00000324h              1      ta0ud			.btequ		0,udf		; Timer A0 up/down flag
  2609  1,00000324h              1      ta1ud			.btequ		1,udf		; Timer A1 up/down flag
  2610  2,00000324h              1      ta2ud			.btequ		2,udf		; Timer A2 up/down flag
  2611  3,00000324h              1      ta3ud			.btequ		3,udf		; Timer A3 up/down flag
  2612  4,00000324h              1      ta4ud			.btequ		4,udf		; Timer A4 up/down flag
  2613  5,00000324h              1      ta2p			.btequ		5,udf		; Timer A2 two-phase pulse signal processing select bit
  2614  6,00000324h              1      ta3p			.btequ		6,udf		; Timer A3 two-phase pulse signal processing select bit
  2615  7,00000324h              1      ta4p			.btequ		7,udf		; Timer A4 two-phase pulse signal processing select bit
  2616                           1      ;
  2617                           1      ;*-----------------------------------------------------------------------------*
  2618                           1      ;*  Timer A0 Register                                                          *
  2619                           1      ;*-----------------------------------------------------------------------------*
  2620  00000326h                1      ta0			.equ	0326h
  2621                           1      ;
  2622                           1      ;*-----------------------------------------------------------------------------*
  2623                           1      ;*  Timer A1 Register                                                          *
  2624                           1      ;*-----------------------------------------------------------------------------*
  2625  00000328h                1      ta1			.equ	0328h
  2626                           1      ;
  2627                           1      ;*-----------------------------------------------------------------------------*
  2628                           1      ;*  Timer A2 Register                                                          *
  2629                           1      ;*-----------------------------------------------------------------------------*
  2630  0000032Ah                1      ta2			.equ	032Ah
  2631                           1      ;
  2632                           1      ;*-----------------------------------------------------------------------------*
  2633                           1      ;*  Timer A3 Register                                                          *
  2634                           1      ;*-----------------------------------------------------------------------------*
  2635  0000032Ch                1      ta3			.equ	032Ch
  2636                           1      ;
  2637                           1      ;*-----------------------------------------------------------------------------*
  2638                           1      ;*  Timer A4 Register                                                          *
  2639                           1      ;*-----------------------------------------------------------------------------*
  2640  0000032Eh                1      ta4			.equ	032Eh
  2641                           1      ;
  2642                           1      ;*-----------------------------------------------------------------------------*
  2643                           1      ;*  Timer B0 Register                                                          *
  2644                           1      ;*-----------------------------------------------------------------------------*
  2645  00000330h                1      tb0			.equ	0330h
  2646                           1      ;
  2647                           1      ;*-----------------------------------------------------------------------------*
  2648                           1      ;*  Timer B1 Register                                                          *
  2649                           1      ;*-----------------------------------------------------------------------------*
  2650  00000332h                1      tb1			.equ	0332h
  2651                           1      ;
  2652                           1      ;*-----------------------------------------------------------------------------*
  2653                           1      ;*  Timer B2 Register                                                          *
  2654                           1      ;*-----------------------------------------------------------------------------*
  2655  00000334h                1      tb2			.equ	0334h
  2656                           1      ;
  2657                           1      ;*-----------------------------------------------------------------------------*
  2658                           1      ;*  Timer A0 Mode Register                                                     *
  2659                           1      ;*-----------------------------------------------------------------------------*
  2660  00000336h                1      ta0mr		.equ	0336h
  2661                           1      ;
  2662  0,00000336h              1      tmod0_ta0mr		.btequ		0,ta0mr		; Operation mode select bit
  2663  1,00000336h              1      tmod1_ta0mr		.btequ		1,ta0mr		; Operation mode select bit
  2664  2,00000336h              1      mr0_ta0mr		.btequ		2,ta0mr		; Function varies with the operation mode
  2665  3,00000336h              1      mr1_ta0mr		.btequ		3,ta0mr		; Function varies with the operation mode
  2666  4,00000336h              1      mr2_ta0mr		.btequ		4,ta0mr		; Function varies with the operation mode
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 044

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2667  5,00000336h              1      mr3_ta0mr		.btequ		5,ta0mr		; Function varies with the operation mode
  2668  6,00000336h              1      tck0_ta0mr		.btequ		6,ta0mr		; Count source select bit(Function varies with the operation mode)
  2669  7,00000336h              1      tck1_ta0mr		.btequ		7,ta0mr		; Count source select bit(Function varies with the operation mode)
  2670                           1      ;
  2671                           1      ;*-----------------------------------------------------------------------------*
  2672                           1      ;*  Timer A1 Mode Register                                                     *
  2673                           1      ;*-----------------------------------------------------------------------------*
  2674  00000337h                1      ta1mr		.equ	0337h
  2675                           1      ;
  2676  0,00000337h              1      tmod0_ta1mr		.btequ		0,ta1mr		; Operation mode select bit
  2677  1,00000337h              1      tmod1_ta1mr		.btequ		1,ta1mr		; Operation mode select bit
  2678  2,00000337h              1      mr0_ta1mr		.btequ		2,ta1mr		; Function varies with the operation mode
  2679  3,00000337h              1      mr1_ta1mr		.btequ		3,ta1mr		; Function varies with the operation mode
  2680  4,00000337h              1      mr2_ta1mr		.btequ		4,ta1mr		; Function varies with the operation mode
  2681  5,00000337h              1      mr3_ta1mr		.btequ		5,ta1mr		; Function varies with the operation mode
  2682  6,00000337h              1      tck0_ta1mr		.btequ		6,ta1mr		; Count source select bit(Function varies with the operation mode)
  2683  7,00000337h              1      tck1_ta1mr		.btequ		7,ta1mr		; Count source select bit(Function varies with the operation mode)
  2684                           1      ;
  2685                           1      ;*-----------------------------------------------------------------------------*
  2686                           1      ;*  Timer A2 Mode Register                                                     *
  2687                           1      ;*-----------------------------------------------------------------------------*
  2688  00000338h                1      ta2mr		.equ	0338h
  2689                           1      ;
  2690  0,00000338h              1      tmod0_ta2mr		.btequ		0,ta2mr		; Operation mode select bit
  2691  1,00000338h              1      tmod1_ta2mr		.btequ		1,ta2mr		; Operation mode select bit
  2692  2,00000338h              1      mr0_ta2mr		.btequ		2,ta2mr		; Function varies with the operation mode
  2693  3,00000338h              1      mr1_ta2mr		.btequ		3,ta2mr		; Function varies with the operation mode
  2694  4,00000338h              1      mr2_ta2mr		.btequ		4,ta2mr		; Function varies with the operation mode
  2695  5,00000338h              1      mr3_ta2mr		.btequ		5,ta2mr		; Function varies with the operation mode
  2696  6,00000338h              1      tck0_ta2mr		.btequ		6,ta2mr		; Count source select bit(Function varies with the operation mode)
  2697  7,00000338h              1      tck1_ta2mr		.btequ		7,ta2mr		; Count source select bit(Function varies with the operation mode)
  2698                           1      ;
  2699                           1      ;*-----------------------------------------------------------------------------*
  2700                           1      ;*  Timer A3 Mode Register                                                     *
  2701                           1      ;*-----------------------------------------------------------------------------*
  2702  00000339h                1      ta3mr		.equ	0339h
  2703                           1      ;
  2704  0,00000339h              1      tmod0_ta3mr		.btequ		0,ta3mr		; Operation mode select bit
  2705  1,00000339h              1      tmod1_ta3mr		.btequ		1,ta3mr		; Operation mode select bit
  2706  2,00000339h              1      mr0_ta3mr		.btequ		2,ta3mr		; Function varies with the operation mode
  2707  3,00000339h              1      mr1_ta3mr		.btequ		3,ta3mr		; Function varies with the operation mode
  2708  4,00000339h              1      mr2_ta3mr		.btequ		4,ta3mr		; Function varies with the operation mode
  2709  5,00000339h              1      mr3_ta3mr		.btequ		5,ta3mr		; Function varies with the operation mode
  2710  6,00000339h              1      tck0_ta3mr		.btequ		6,ta3mr		; Count source select bit(Function varies with the operation mode)
  2711  7,00000339h              1      tck1_ta3mr		.btequ		7,ta3mr		; Count source select bit(Function varies with the operation mode)
  2712                           1      ;
  2713                           1      ;*-----------------------------------------------------------------------------*
  2714                           1      ;*  Timer A4 Mode Register                                                     *
  2715                           1      ;*-----------------------------------------------------------------------------*
  2716  0000033Ah                1      ta4mr		.equ	033Ah
  2717                           1      ;
  2718  0,0000033Ah              1      tmod0_ta4mr		.btequ		0,ta4mr		; Operation mode select bit
  2719  1,0000033Ah              1      tmod1_ta4mr		.btequ		1,ta4mr		; Operation mode select bit
  2720  2,0000033Ah              1      mr0_ta4mr		.btequ		2,ta4mr		; Function varies with the operation mode
  2721  3,0000033Ah              1      mr1_ta4mr		.btequ		3,ta4mr		; Function varies with the operation mode
  2722  4,0000033Ah              1      mr2_ta4mr		.btequ		4,ta4mr		; Function varies with the operation mode
  2723  5,0000033Ah              1      mr3_ta4mr		.btequ		5,ta4mr		; Function varies with the operation mode
  2724  6,0000033Ah              1      tck0_ta4mr		.btequ		6,ta4mr		; Count source select bit(Function varies with the operation mode)
  2725  7,0000033Ah              1      tck1_ta4mr		.btequ		7,ta4mr		; Count source select bit(Function varies with the operation mode)
  2726                           1      ;
  2727                           1      ;*-----------------------------------------------------------------------------*
  2728                           1      ;*  Timer B0 Mode Register                                                     *
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 045

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2729                           1      ;*-----------------------------------------------------------------------------*
  2730  0000033Bh                1      tb0mr		.equ	033Bh
  2731                           1      ;
  2732  0,0000033Bh              1      tmod0_tb0mr		.btequ		0,tb0mr		; Operation mode select bit
  2733  1,0000033Bh              1      tmod1_tb0mr		.btequ		1,tb0mr		; Operation mode select bit
  2734  2,0000033Bh              1      mr0_tb0mr		.btequ		2,tb0mr		; Function varies with the operation mode
  2735  3,0000033Bh              1      mr1_tb0mr		.btequ		3,tb0mr		; Function varies with the operation mode
  2736  5,0000033Bh              1      mr3_tb0mr		.btequ		5,tb0mr		; Function varies with the operation mode
  2737  6,0000033Bh              1      tck0_tb0mr		.btequ		6,tb0mr		; Count source select bit(Function varies with the operation mode)
  2738  7,0000033Bh              1      tck1_tb0mr		.btequ		7,tb0mr		; Count source select bit(Function varies with the operation mode)
  2739                           1      ;
  2740                           1      ;*-----------------------------------------------------------------------------*
  2741                           1      ;*  Timer B1 Mode Register                                                     *
  2742                           1      ;*-----------------------------------------------------------------------------*
  2743  0000033Ch                1      tb1mr		.equ	033Ch
  2744                           1      ;
  2745  0,0000033Ch              1      tmod0_tb1mr		.btequ		0,tb1mr		; Operation mode select bit
  2746  1,0000033Ch              1      tmod1_tb1mr		.btequ		1,tb1mr		; Operation mode select bit
  2747  2,0000033Ch              1      mr0_tb1mr		.btequ		2,tb1mr		; Function varies with the operation mode
  2748  3,0000033Ch              1      mr1_tb1mr		.btequ		3,tb1mr		; Function varies with the operation mode
  2749  5,0000033Ch              1      mr3_tb1mr		.btequ		5,tb1mr		; Function varies with the operation mode
  2750  6,0000033Ch              1      tck0_tb1mr		.btequ		6,tb1mr		; Count source select bit(Function varies with the operation mode)
  2751  7,0000033Ch              1      tck1_tb1mr		.btequ		7,tb1mr		; Count source select bit(Function varies with the operation mode)
  2752                           1      ;
  2753                           1      ;*-----------------------------------------------------------------------------*
  2754                           1      ;*  Timer B2 Mode Register                                                     *
  2755                           1      ;*-----------------------------------------------------------------------------*
  2756  0000033Dh                1      tb2mr		.equ	033Dh
  2757                           1      ;
  2758  0,0000033Dh              1      tmod0_tb2mr		.btequ		0,tb2mr		; Operation mode select bit
  2759  1,0000033Dh              1      tmod1_tb2mr		.btequ		1,tb2mr		; Operation mode select bit
  2760  2,0000033Dh              1      mr0_tb2mr		.btequ		2,tb2mr		; Function varies with the operation mode
  2761  3,0000033Dh              1      mr1_tb2mr		.btequ		3,tb2mr		; Function varies with the operation mode
  2762  5,0000033Dh              1      mr3_tb2mr		.btequ		5,tb2mr		; Function varies with the operation mode
  2763  6,0000033Dh              1      tck0_tb2mr		.btequ		6,tb2mr		; Count source select bit(Function varies with the operation mode)
  2764  7,0000033Dh              1      tck1_tb2mr		.btequ		7,tb2mr		; Count source select bit(Function varies with the operation mode)
  2765                           1      ;
  2766                           1      ;*-----------------------------------------------------------------------------*
  2767                           1      ;*  Timer B2 Special Mode Register                                             *
  2768                           1      ;*-----------------------------------------------------------------------------*
  2769  0000033Eh                1      tb2sc		.equ	033Eh
  2770                           1      ;
  2771  0,0000033Eh              1      pwcon			.btequ		0,tb2sc		; Timer B2 reload timing switch bit
  2772  1,0000033Eh              1      ivpcr1			.btequ		1,tb2sc		; Three-phase output port SD~ control bit 1
  2773                           1      ;
  2774                           1      ;*-----------------------------------------------------------------------------*
  2775                           1      ;*  Real-Time Clock Second Data Register                                       *
  2776                           1      ;*-----------------------------------------------------------------------------*
  2777  00000340h                1      rtcsec		.equ	0340h
  2778                           1      ;
  2779  0,00000340h              1      sc00			.btequ		0,rtcsec	; 1st digit of second count bit
  2780  1,00000340h              1      sc01			.btequ		1,rtcsec	; 1st digit of second count bit
  2781  2,00000340h              1      sc02			.btequ		2,rtcsec	; 1st digit of second count bit
  2782  3,00000340h              1      sc03			.btequ		3,rtcsec	; 1st digit of second count bit
  2783  4,00000340h              1      sc10			.btequ		4,rtcsec	; 2nd digit of second count bit
  2784  5,00000340h              1      sc11			.btequ		5,rtcsec	; 2nd digit of second count bit
  2785  6,00000340h              1      sc12			.btequ		6,rtcsec	; 2nd digit of second count bit
  2786  7,00000340h              1      bsy				.btequ		7,rtcsec	; Real-time clock busy flag
  2787                           1      ;
  2788                           1      ;*-----------------------------------------------------------------------------*
  2789                           1      ;*  Real-Time Clock Minute Data Register                                       *
  2790                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 046

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2791  00000341h                1      rtcmin		.equ	0341h
  2792                           1      ;
  2793  0,00000341h              1      mn00			.btequ		0,rtcmin	; 1st digit of minute count bit
  2794  1,00000341h              1      mn01			.btequ		1,rtcmin	; 1st digit of minute count bit
  2795  2,00000341h              1      mn02			.btequ		2,rtcmin	; 1st digit of minute count bit
  2796  3,00000341h              1      mn03			.btequ		3,rtcmin	; 1st digit of minute count bit
  2797  4,00000341h              1      mn10			.btequ		4,rtcmin	; 2nd digit of minute count bit
  2798  5,00000341h              1      mn11			.btequ		5,rtcmin	; 2nd digit of minute count bit
  2799  6,00000341h              1      mn12			.btequ		6,rtcmin	; 2nd digit of minute count bit
  2800                           1      ;
  2801                           1      ;*-----------------------------------------------------------------------------*
  2802                           1      ;*  Real-Time Clock Hour Data Register                                         *
  2803                           1      ;*-----------------------------------------------------------------------------*
  2804  00000342h                1      rtchr		.equ	0342h
  2805                           1      ;
  2806  0,00000342h              1      hr00			.btequ		0,rtchr		; 1st digit of hour count bit
  2807  1,00000342h              1      hr01			.btequ		1,rtchr		; 1st digit of hour count bit
  2808  2,00000342h              1      hr02			.btequ		2,rtchr		; 1st digit of hour count bit
  2809  3,00000342h              1      hr03			.btequ		3,rtchr		; 1st digit of hour count bit
  2810  4,00000342h              1      hr10			.btequ		4,rtchr		; 2nd digit of hour count bit
  2811  5,00000342h              1      hr11			.btequ		5,rtchr		; 2nd digit of hour count bit
  2812                           1      ;
  2813                           1      ;*-----------------------------------------------------------------------------*
  2814                           1      ;*  Real-Time Clock Day Data Register                                          *
  2815                           1      ;*-----------------------------------------------------------------------------*
  2816  00000343h                1      rtcwk		.equ	0343h
  2817                           1      ;
  2818  0,00000343h              1      wk0				.btequ		0,rtcwk		; Day count bit
  2819  1,00000343h              1      wk1				.btequ		1,rtcwk		; Day count bit
  2820  2,00000343h              1      wk2				.btequ		2,rtcwk		; Day count bit
  2821                           1      ;
  2822                           1      ;*-----------------------------------------------------------------------------*
  2823                           1      ;*  Real-Time Clock Control Register 1                                         *
  2824                           1      ;*-----------------------------------------------------------------------------*
  2825  00000344h                1      rtccr1		.equ	0344h
  2826                           1      ;
  2827  1,00000344h              1      tcstf			.btequ		1,rtccr1	; Real-time clock count status flag
  2828  2,00000344h              1      toena			.btequ		2,rtccr1	; RTCOUT pin output bit
  2829  4,00000344h              1      rtcrst			.btequ		4,rtccr1	; Real-time clock reset bit
  2830  5,00000344h              1      rtcpm			.btequ		5,rtccr1	; a.m./p.m. bit
  2831  6,00000344h              1      h12h24			.btequ		6,rtccr1	; Operating mode select bit
  2832  7,00000344h              1      tstart			.btequ		7,rtccr1	; Real-time clock count start bit
  2833                           1      ;
  2834                           1      ;*-----------------------------------------------------------------------------*
  2835                           1      ;*  Real-Time Clock Control Register 2                                         *
  2836                           1      ;*-----------------------------------------------------------------------------*
  2837  00000345h                1      rtccr2		.equ	0345h
  2838                           1      ;
  2839  0,00000345h              1      seie			.btequ		0,rtccr2	; Periodic interrupt triggered every second enable bit
  2840  1,00000345h              1      mnie			.btequ		1,rtccr2	; Periodic interrupt triggered every minute enable bit
  2841  2,00000345h              1      hrie			.btequ		2,rtccr2	; Periodic interrupt triggered every hour enable bit
  2842  3,00000345h              1      dyie			.btequ		3,rtccr2	; Periodic interrupt triggered every day enable bit
  2843  4,00000345h              1      wkie			.btequ		4,rtccr2	; Periodic interrupt triggered every week enable bit
  2844  5,00000345h              1      rtccmp0			.btequ		5,rtccr2	; Compare mode select bit
  2845  6,00000345h              1      rtccmp1			.btequ		6,rtccr2	; Compare mode select bit
  2846                           1      ;
  2847                           1      ;*-----------------------------------------------------------------------------*
  2848                           1      ;*  Real-Time Clock Count source Select Register                               *
  2849                           1      ;*-----------------------------------------------------------------------------*
  2850  00000346h                1      rtccsr		.equ	0346h
  2851                           1      ;
  2852  0,00000346h              1      rcs0			.btequ		0,rtccsr	; Count source select bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 047

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2853  1,00000346h              1      rcs1			.btequ		1,rtccsr	; Count source select bit
  2854  2,00000346h              1      rcs2			.btequ		2,rtccsr	; Count source frequency select bit
  2855  3,00000346h              1      rcs3			.btequ		3,rtccsr	; Count source frequency select bit
  2856  4,00000346h              1      rcs4			.btequ		4,rtccsr	; Count source frequency select bit
  2857                           1      ;
  2858                           1      ;*-----------------------------------------------------------------------------*
  2859                           1      ;*  Real-Time Clock Second Compare Data Register                               *
  2860                           1      ;*-----------------------------------------------------------------------------*
  2861  00000348h                1      rtccsec		.equ	0348h
  2862                           1      ;
  2863  0,00000348h              1      scmp00			.btequ		0,rtccsec	; 1st digit of second compare data bit
  2864  1,00000348h              1      scmp01			.btequ		1,rtccsec	; 1st digit of second compare data bit
  2865  2,00000348h              1      scmp02			.btequ		2,rtccsec	; 1st digit of second compare data bit
  2866  3,00000348h              1      scmp03			.btequ		3,rtccsec	; 1st digit of second compare data bit
  2867  4,00000348h              1      scmp10			.btequ		4,rtccsec	; 2nd digit of second compare data bit
  2868  5,00000348h              1      scmp11			.btequ		5,rtccsec	; 2nd digit of second compare data bit
  2869  6,00000348h              1      scmp12			.btequ		6,rtccsec	; 2nd digit of second compare data bit
  2870                           1      ;
  2871                           1      ;*-----------------------------------------------------------------------------*
  2872                           1      ;*  Real-Time Clock Minute Compare Data Register                               *
  2873                           1      ;*-----------------------------------------------------------------------------*
  2874  00000349h                1      rtccmin		.equ	0349h
  2875                           1      ;
  2876  0,00000349h              1      mcmp00			.btequ		0,rtccmin	; 1st digit of minute compare data bit
  2877  1,00000349h              1      mcmp01			.btequ		1,rtccmin	; 1st digit of minute compare data bit
  2878  2,00000349h              1      mcmp02			.btequ		2,rtccmin	; 1st digit of minute compare data bit
  2879  3,00000349h              1      mcmp03			.btequ		3,rtccmin	; 1st digit of minute compare data bit
  2880  4,00000349h              1      mcmp10			.btequ		4,rtccmin	; 2nd digit of minute compare data bit
  2881  5,00000349h              1      mcmp11			.btequ		5,rtccmin	; 2nd digit of minute compare data bit
  2882  6,00000349h              1      mcmp12			.btequ		6,rtccmin	; 2nd digit of minute compare data bit
  2883                           1      ;
  2884                           1      ;*-----------------------------------------------------------------------------*
  2885                           1      ;*  Real-Time Clock Hour Compare Data Register                                 *
  2886                           1      ;*-----------------------------------------------------------------------------*
  2887  0000034Ah                1      rtcchr		.equ	034Ah
  2888                           1      ;
  2889  0,0000034Ah              1      hcmp00			.btequ		0,rtcchr	; 1st digit of hour compare data bit
  2890  1,0000034Ah              1      hcmp01			.btequ		1,rtcchr	; 1st digit of hour compare data bit
  2891  2,0000034Ah              1      hcmp02			.btequ		2,rtcchr	; 1st digit of hour compare data bit
  2892  3,0000034Ah              1      hcmp03			.btequ		3,rtcchr	; 1st digit of hour compare data bit
  2893  4,0000034Ah              1      hcmp10			.btequ		4,rtcchr	; 2nd digit of hour compare data bit
  2894  5,0000034Ah              1      hcmp11			.btequ		5,rtcchr	; 2nd digit of hour compare data bit
  2895  6,0000034Ah              1      pmcmp			.btequ		6,rtcchr	; a.m./p.m. compare bit
  2896                           1      ;
  2897                           1      ;*-----------------------------------------------------------------------------*
  2898                           1      ;*  CEC Function Control Register 1                                            *
  2899                           1      ;*-----------------------------------------------------------------------------*
  2900  00000350h                1      cecc1		.equ	0350h
  2901                           1      ;
  2902  0,00000350h              1      cecen			.btequ		0,cecc1		; CEC enable bit
  2903  1,00000350h              1      cclk0			.btequ		1,cecc1		; Clock source select bit
  2904  2,00000350h              1      cclk1			.btequ		2,cecc1		; Clock source select bit
  2905                           1      ;
  2906                           1      ;*-----------------------------------------------------------------------------*
  2907                           1      ;*  CEC Function Control Register 2                                            *
  2908                           1      ;*-----------------------------------------------------------------------------*
  2909  00000351h                1      cecc2		.equ	0351h
  2910                           1      ;
  2911  0,00000351h              1      crrng			.btequ		0,cecc2		; Receive edge detection select bit
  2912  1,00000351h              1      ctnack			.btequ		1,cecc2		; Transmit NACK(ACK) end select bit
  2913  2,00000351h              1      ctacken			.btequ		2,cecc2		; Transmit NACK(ACK) end control bit
  2914  3,00000351h              1      crack			.btequ		3,cecc2		; ACK output control bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 048

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2915  4,00000351h              1      ctabts			.btequ		4,cecc2		; Arbitration lost detect condition select bit
  2916  5,00000351h              1      cfil			.btequ		5,cecc2		; Digital filter enable bit
  2917  6,00000351h              1      cstrrng			.btequ		6,cecc2		; Start bit acceptable range select bit
  2918  7,00000351h              1      cdatrng			.btequ		7,cecc2		; Data bit acceptable range select bit
  2919                           1      ;
  2920                           1      ;*-----------------------------------------------------------------------------*
  2921                           1      ;*  CEC Function Control Register 3                                            *
  2922                           1      ;*-----------------------------------------------------------------------------*
  2923  00000352h                1      cecc3		.equ	0352h
  2924                           1      ;
  2925  0,00000352h              1      ctxden			.btequ		0,cecc3		; Transmit enable bit
  2926  1,00000352h              1      crxden			.btequ		1,cecc3		; Receive enable bit
  2927  2,00000352h              1      cregclr			.btequ		2,cecc3		; Receive edge detect flag clear bit
  2928  3,00000352h              1      ceomi			.btequ		3,cecc3		; EOM disable bit
  2929                           1      ;
  2930                           1      ;*-----------------------------------------------------------------------------*
  2931                           1      ;*  CEC Function Control Register 4                                            *
  2932                           1      ;*-----------------------------------------------------------------------------*
  2933  00000353h                1      cecc4		.equ	0353h
  2934                           1      ;
  2935  0,00000353h              1      crise0			.btequ		0,cecc4		; Rising timing select bit
  2936  1,00000353h              1      crise1			.btequ		1,cecc4		; Rising timing select bit
  2937  2,00000353h              1      crise2			.btequ		2,cecc4		; Rising timing select bit
  2938  3,00000353h              1      cabten			.btequ		3,cecc4		; Error low pulse output enabled bit
  2939  4,00000353h              1      cfall0			.btequ		4,cecc4		; Falling timing select bit
  2940  5,00000353h              1      cfall1			.btequ		5,cecc4		; Falling timing select bit
  2941  6,00000353h              1      cregflg			.btequ		6,cecc4		; Receive edge detect flag
  2942  7,00000353h              1      cabtwen			.btequ		7,cecc4		; Error low pulse output wait control bit
  2943                           1      ;
  2944                           1      ;*-----------------------------------------------------------------------------*
  2945                           1      ;*  CEC Flag Register                                                          *
  2946                           1      ;*-----------------------------------------------------------------------------*
  2947  00000354h                1      cecflg		.equ	0354h
  2948                           1      ;
  2949  0,00000354h              1      crflg			.btequ		0,cecflg	; Receive status flag
  2950  1,00000354h              1      ctflg			.btequ		1,cecflg	; Transmit status flag
  2951  2,00000354h              1      crerrflg		.btequ		2,cecflg	; Receive error detect flag
  2952  3,00000354h              1      ctabtflg		.btequ		3,cecflg	; Arbitration lost detect flag
  2953  4,00000354h              1      ctnackflg		.btequ		4,cecflg	; Transmit NACK detect flag
  2954  5,00000354h              1      crd8flg			.btequ		5,cecflg	; 8th bit of data receive flag
  2955  6,00000354h              1      ctd8flg			.btequ		6,cecflg	; 8th bit of data transmit flag
  2956  7,00000354h              1      crstflg			.btequ		7,cecflg	; Start bit detection
  2957                           1      ;
  2958                           1      ;*-----------------------------------------------------------------------------*
  2959                           1      ;*  CEC Interrupt Source Select Register                                       *
  2960                           1      ;*-----------------------------------------------------------------------------*
  2961  00000355h                1      cisel		.equ	0355h
  2962                           1      ;
  2963  0,00000355h              1      crisel0			.btequ		0,cisel		; 8th bit receive interrupt enable bit
  2964  1,00000355h              1      crisel1			.btequ		1,cisel		; 10th bit receive interrupt enable bit
  2965  2,00000355h              1      crisel2			.btequ		2,cisel		; Receive error interrupt enable bit
  2966  3,00000355h              1      criselm			.btequ		3,cisel		; Receive interrupt mode select bit
  2967  4,00000355h              1      ctisel0			.btequ		4,cisel		; 8th bit transmit interrupt enable bit
  2968  5,00000355h              1      ctisel1			.btequ		5,cisel		; 10th bit transmit interrupt enable bit
  2969  6,00000355h              1      ctisel2			.btequ		6,cisel		; Transmit error interrupt enable bit
  2970  7,00000355h              1      crisels			.btequ		7,cisel		; Reception start bit interrupt enable bit
  2971                           1      ;
  2972                           1      ;*-----------------------------------------------------------------------------*
  2973                           1      ;*  CEC Transmit Buffer Register 1                                             *
  2974                           1      ;*-----------------------------------------------------------------------------*
  2975  00000356h                1      cctb1		.equ	0356h
  2976                           1      ;
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 049

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  2977                           1      ;*-----------------------------------------------------------------------------*
  2978                           1      ;*  CEC Transmit Buffer Register 2                                             *
  2979                           1      ;*-----------------------------------------------------------------------------*
  2980  00000357h                1      cctb2		.equ	0357h
  2981                           1      ;
  2982  0,00000357h              1      cctbe			.btequ		0,cctb2		; Transmit data EOM bit
  2983  1,00000357h              1      cctba			.btequ		1,cctb2		; Transmit data ACK input bit
  2984                           1      ;
  2985                           1      ;*-----------------------------------------------------------------------------*
  2986                           1      ;*  CEC Receive Buffer Register 1                                              *
  2987                           1      ;*-----------------------------------------------------------------------------*
  2988  00000358h                1      ccrb1		.equ	0358h
  2989                           1      ;
  2990                           1      ;*-----------------------------------------------------------------------------*
  2991                           1      ;*  CEC Receive Buffer Register 2                                              *
  2992                           1      ;*-----------------------------------------------------------------------------*
  2993  00000359h                1      ccrb2		.equ	0359h
  2994                           1      ;
  2995  0,00000359h              1      ccrbe			.btequ		0,ccrb2		; Receive data EOM bit
  2996  1,00000359h              1      ccrbao			.btequ		1,ccrb2		; Receive data ACK output bit
  2997  2,00000359h              1      ccrbai			.btequ		2,ccrb2		; Receive data ACK input bit
  2998                           1      ;
  2999                           1      ;*-----------------------------------------------------------------------------*
  3000                           1      ;*  CEC Receive Follower Address Set Register 1                                *
  3001                           1      ;*-----------------------------------------------------------------------------*
  3002  0000035Ah                1      cradri1		.equ	035Ah
  3003                           1      ;
  3004  0,0000035Ah              1      cradri10		.btequ		0,cradri1	; 0000b select bit
  3005  1,0000035Ah              1      cradri11		.btequ		1,cradri1	; 0001b select bit
  3006  2,0000035Ah              1      cradri12		.btequ		2,cradri1	; 0010b select bit
  3007  3,0000035Ah              1      cradri13		.btequ		3,cradri1	; 0011b select bit
  3008  4,0000035Ah              1      cradri14		.btequ		4,cradri1	; 0100b select bit
  3009  5,0000035Ah              1      cradri15		.btequ		5,cradri1	; 0101b select bit
  3010  6,0000035Ah              1      cradri16		.btequ		6,cradri1	; 0110b select bit
  3011  7,0000035Ah              1      cradri17		.btequ		7,cradri1	; 0111b select bit
  3012                           1      ;
  3013                           1      ;*-----------------------------------------------------------------------------*
  3014                           1      ;*  CEC Receive Follower Address Set Register 2                                *
  3015                           1      ;*-----------------------------------------------------------------------------*
  3016  0000035Bh                1      cradri2		.equ	035Bh
  3017                           1      ;
  3018  0,0000035Bh              1      cradri20		.btequ		0,cradri2	; 1000b select bit
  3019  1,0000035Bh              1      cradri21		.btequ		1,cradri2	; 1001b select bit
  3020  2,0000035Bh              1      cradri22		.btequ		2,cradri2	; 1010b select bit
  3021  3,0000035Bh              1      cradri23		.btequ		3,cradri2	; 1011b select bit
  3022  4,0000035Bh              1      cradri24		.btequ		4,cradri2	; 1100b select bit
  3023  5,0000035Bh              1      cradri25		.btequ		5,cradri2	; 1101b select bit
  3024  6,0000035Bh              1      cradri26		.btequ		6,cradri2	; 1110b select bit
  3025  7,0000035Bh              1      cradri27		.btequ		7,cradri2	; 1111b select bit
  3026                           1      ;
  3027                           1      ;*-----------------------------------------------------------------------------*
  3028                           1      ;*  Pull-Up Control Register 0                                                 *
  3029                           1      ;*-----------------------------------------------------------------------------*
  3030  00000360h                1      pur0		.equ	0360h
  3031                           1      ;
  3032  0,00000360h              1      pu00			.btequ		0,pur0		; P0_0 to P0_3 pull-up
  3033  1,00000360h              1      pu01			.btequ		1,pur0		; P0_4 to P0_7 pull-up
  3034  2,00000360h              1      pu02			.btequ		2,pur0		; P1_0 to P1_3 pull-up
  3035  3,00000360h              1      pu03			.btequ		3,pur0		; P1_4 to P1_7 pull-up
  3036  4,00000360h              1      pu04			.btequ		4,pur0		; P2_0 to P2_3 pull-up
  3037  5,00000360h              1      pu05			.btequ		5,pur0		; P2_4 to P2_7 pull-up
  3038  6,00000360h              1      pu06			.btequ		6,pur0		; P3_0 to P3_3 pull-up
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 050

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3039  7,00000360h              1      pu07			.btequ		7,pur0		; P3_4 to P3_7 pull-up
  3040                           1      ;
  3041                           1      ;*-----------------------------------------------------------------------------*
  3042                           1      ;*  Pull-Up Control Register 1                                                 *
  3043                           1      ;*-----------------------------------------------------------------------------*
  3044  00000361h                1      pur1		.equ	0361h
  3045                           1      ;
  3046  0,00000361h              1      pu10			.btequ		0,pur1		; P4_0 to P4_3 pull-up
  3047  1,00000361h              1      pu11			.btequ		1,pur1		; P4_4 to P4_7 pull-up
  3048  2,00000361h              1      pu12			.btequ		2,pur1		; P5_0 to P5_3 pull-up
  3049  3,00000361h              1      pu13			.btequ		3,pur1		; P5_4 to P5_7 pull-up
  3050  4,00000361h              1      pu14			.btequ		4,pur1		; P6_0 to P6_3 pull-up
  3051  5,00000361h              1      pu15			.btequ		5,pur1		; P6_4 to P6_7 pull-up
  3052  6,00000361h              1      pu16			.btequ		6,pur1		; P7_2 to P7_3 pull-up
  3053  7,00000361h              1      pu17			.btequ		7,pur1		; P7_4 to P7_7 pull-up
  3054                           1      ;
  3055                           1      ;*-----------------------------------------------------------------------------*
  3056                           1      ;*  Pull-Up Control Register 2                                                 *
  3057                           1      ;*-----------------------------------------------------------------------------*
  3058  00000362h                1      pur2		.equ	0362h
  3059                           1      ;
  3060  0,00000362h              1      pu20			.btequ		0,pur2		; P8_0 to P8_3 pull-up
  3061  1,00000362h              1      pu21			.btequ		1,pur2		; P8_4 to P8_7 pull-up
  3062  2,00000362h              1      pu22			.btequ		2,pur2		; P9_0 to P9_3 pull-up
  3063  3,00000362h              1      pu23			.btequ		3,pur2		; P9_4 to P9_7 pull-up
  3064  4,00000362h              1      pu24			.btequ		4,pur2		; P10_0 to P10_3 pull-up
  3065  5,00000362h              1      pu25			.btequ		5,pur2		; P10_4 to P10_7 pull-up
  3066                           1      ;
  3067                           1      ;*-----------------------------------------------------------------------------*
  3068                           1      ;*  Pull-Up Control Register 3                                                 *
  3069                           1      ;*-----------------------------------------------------------------------------*
  3070  00000363h                1      pur3		.equ	0363h
  3071                           1      ;
  3072  0,00000363h              1      pu30			.btequ		0,pur3		; P11_0 to P11_3 pull-up
  3073  1,00000363h              1      pu31			.btequ		1,pur3		; P11_4 to P11_7 pull-up
  3074  2,00000363h              1      pu32			.btequ		2,pur3		; P12_0 to P12_3 pull-up
  3075  3,00000363h              1      pu33			.btequ		3,pur3		; P12_4 to P12_7 pull-up
  3076  4,00000363h              1      pu34			.btequ		4,pur3		; P13_0 to P13_3 pull-up
  3077  5,00000363h              1      pu35			.btequ		5,pur3		; P13_4 to P13_7 pull-up
  3078  6,00000363h              1      pu36			.btequ		6,pur3		; P14_0, P14_1 pull-up
  3079  7,00000363h              1      pu37			.btequ		7,pur3		; P11 to P14 enable bit
  3080                           1      ;
  3081                           1      ;*-----------------------------------------------------------------------------*
  3082                           1      ;*  Port Control Register                                                      *
  3083                           1      ;*-----------------------------------------------------------------------------*
  3084  00000366h                1      pcr			.equ	0366h
  3085                           1      ;
  3086  0,00000366h              1      pcr0			.btequ		0,pcr		; Port P1 control bit
  3087  4,00000366h              1      pcr4			.btequ		4,pcr		; CEC output enable bit
  3088  5,00000366h              1      pcr5			.btequ		5,pcr		; INT6~ input enable bit
  3089  6,00000366h              1      pcr6			.btequ		6,pcr		; INT7~ input enable bit
  3090  7,00000366h              1      pcr7			.btequ		7,pcr		; Key input enable bit
  3091                           1      ;
  3092                           1      ;*-----------------------------------------------------------------------------*
  3093                           1      ;*  NMI~/SD~ Digital Filter Register                                           *
  3094                           1      ;*-----------------------------------------------------------------------------*
  3095  00000369h                1      nmidf		.equ	0369h
  3096                           1      ;
  3097  0,00000369h              1      nmidf0			.btequ		0,nmidf		; NMI~/SD~ filter sampling clock select bit
  3098  1,00000369h              1      nmidf1			.btequ		1,nmidf		; NMI~/SD~ filter sampling clock select bit
  3099  2,00000369h              1      nmidf2			.btequ		2,nmidf		; NMI~/SD~ filter sampling clock select bit
  3100                           1      ;
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 051

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3101                           1      ;*-----------------------------------------------------------------------------*
  3102                           1      ;*  PWM Control Register 0                                                     *
  3103                           1      ;*-----------------------------------------------------------------------------*
  3104  00000370h                1      pwmcon0		.equ	0370h
  3105                           1      ;
  3106  0,00000370h              1      pwmsel0			.btequ		0,pwmcon0	; PWM0 output pin select bit
  3107  1,00000370h              1      pwmsel1			.btequ		1,pwmcon0	; PWM1 output pin select bit
  3108  6,00000370h              1      pwmclk0			.btequ		6,pwmcon0	; PWM count source select bit
  3109  7,00000370h              1      pwmclk1			.btequ		7,pwmcon0	; PWM count source select bit
  3110                           1      ;
  3111                           1      ;*-----------------------------------------------------------------------------*
  3112                           1      ;*  PWM0 prescaler                                                             *
  3113                           1      ;*-----------------------------------------------------------------------------*
  3114  00000372h                1      pwmpre0		.equ	0372h
  3115                           1      ;
  3116                           1      ;*-----------------------------------------------------------------------------*
  3117                           1      ;*  PWM0 register                                                              *
  3118                           1      ;*-----------------------------------------------------------------------------*
  3119  00000373h                1      pwmreg0		.equ	0373h
  3120                           1      ;
  3121                           1      ;*-----------------------------------------------------------------------------*
  3122                           1      ;*  PWM1 prescaler                                                             *
  3123                           1      ;*-----------------------------------------------------------------------------*
  3124  00000374h                1      pwmpre1		.equ	0374h
  3125                           1      ;
  3126                           1      ;*-----------------------------------------------------------------------------*
  3127                           1      ;*  PWM1 register                                                              *
  3128                           1      ;*-----------------------------------------------------------------------------*
  3129  00000375h                1      pwmreg1		.equ	0375h
  3130                           1      ;
  3131                           1      ;*-----------------------------------------------------------------------------*
  3132                           1      ;*  PWM Control Register 1                                                     *
  3133                           1      ;*-----------------------------------------------------------------------------*
  3134  00000376h                1      pwmcon1		.equ	0376h
  3135                           1      ;
  3136  0,00000376h              1      pwmen0			.btequ		0,pwmcon1	; PWM0 output enable bit
  3137  1,00000376h              1      pwmen1			.btequ		1,pwmcon1	; PWM1 output enable bit
  3138  2,00000376h              1      pwmport0		.btequ		2,pwmcon1	; PWM0 port switch bit
  3139  3,00000376h              1      pwmport1		.btequ		3,pwmcon1	; PWM1 port switch bit
  3140                           1      ;
  3141                           1      ;*-----------------------------------------------------------------------------*
  3142                           1      ;*  Count Source Protection Mode Register                                      *
  3143                           1      ;*-----------------------------------------------------------------------------*
  3144  0000037Ch                1      cspr		.equ	037Ch
  3145                           1      ;
  3146  7,0000037Ch              1      cspro			.btequ		7,cspr		; Count source protection mode select bit
  3147                           1      ;
  3148                           1      ;*-----------------------------------------------------------------------------*
  3149                           1      ;*  Watchdog Timer Reset Register                                              *
  3150                           1      ;*-----------------------------------------------------------------------------*
  3151  0000037Dh                1      wdtr		.equ	037Dh
  3152                           1      ;
  3153                           1      ;*-----------------------------------------------------------------------------*
  3154                           1      ;*  Watchdog Timer Start Register                                              *
  3155                           1      ;*-----------------------------------------------------------------------------*
  3156  0000037Eh                1      wdts		.equ	037Eh
  3157                           1      ;
  3158                           1      ;*-----------------------------------------------------------------------------*
  3159                           1      ;*  Watchdog Timer Control Register                                            *
  3160                           1      ;*-----------------------------------------------------------------------------*
  3161  0000037Fh                1      wdc			.equ	037Fh
  3162                           1      ;
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 052

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3163  0,0000037Fh              1      wdc0			.btequ		0,wdc		; Higher-order bits (b14 to b10) of the watchdog timer can be read
  3164  1,0000037Fh              1      wdc1			.btequ		1,wdc		; Higher-order bits (b14 to b10) of the watchdog timer can be read
  3165  2,0000037Fh              1      wdc2			.btequ		2,wdc		; Higher-order bits (b14 to b10) of the watchdog timer can be read
  3166  3,0000037Fh              1      wdc3			.btequ		3,wdc		; Higher-order bits (b14 to b10) of the watchdog timer can be read
  3167  4,0000037Fh              1      wdc4			.btequ		4,wdc		; Higher-order bits (b14 to b10) of the watchdog timer can be read
  3168  7,0000037Fh              1      wdc7			.btequ		7,wdc		; Prescaler select bit
  3169                           1      ;
  3170                           1      ;*-----------------------------------------------------------------------------*
  3171                           1      ;*  DMA2 Source Select Register                                                *
  3172                           1      ;*-----------------------------------------------------------------------------*
  3173  00000390h                1      dm2sl		.equ	0390h
  3174                           1      ;
  3175  0,00000390h              1      dsel0_dm2sl		.btequ		0,dm2sl		; DMA request source select bit
  3176  1,00000390h              1      dsel1_dm2sl		.btequ		1,dm2sl		; DMA request source select bit
  3177  2,00000390h              1      dsel2_dm2sl		.btequ		2,dm2sl		; DMA request source select bit
  3178  3,00000390h              1      dsel3_dm2sl		.btequ		3,dm2sl		; DMA request source select bit
  3179  4,00000390h              1      dsel4_dm2sl		.btequ		4,dm2sl		; DMA request source select bit
  3180  6,00000390h              1      dms_dm2sl		.btequ		6,dm2sl		; DMA request source expansion select bit
  3181  7,00000390h              1      dsr_dm2sl		.btequ		7,dm2sl		; Software DMA request bit
  3182                           1      ;
  3183                           1      ;*-----------------------------------------------------------------------------*
  3184                           1      ;*  DMA3 Source Select Register                                                *
  3185                           1      ;*-----------------------------------------------------------------------------*
  3186  00000392h                1      dm3sl		.equ	0392h
  3187                           1      ;
  3188  0,00000392h              1      dsel0_dm3sl		.btequ		0,dm3sl		; DMA request source select bit
  3189  1,00000392h              1      dsel1_dm3sl		.btequ		1,dm3sl		; DMA request source select bit
  3190  2,00000392h              1      dsel2_dm3sl		.btequ		2,dm3sl		; DMA request source select bit
  3191  3,00000392h              1      dsel3_dm3sl		.btequ		3,dm3sl		; DMA request source select bit
  3192  4,00000392h              1      dsel4_dm3sl		.btequ		4,dm3sl		; DMA request source select bit
  3193  6,00000392h              1      dms_dm3sl		.btequ		6,dm3sl		; DMA request source expansion select bit
  3194  7,00000392h              1      dsr_dm3sl		.btequ		7,dm3sl		; Software DMA request bit
  3195                           1      ;
  3196                           1      ;*-----------------------------------------------------------------------------*
  3197                           1      ;*  DMA0 Source Select Register                                                *
  3198                           1      ;*-----------------------------------------------------------------------------*
  3199  00000398h                1      dm0sl		.equ	0398h
  3200                           1      ;
  3201  0,00000398h              1      dsel0_dm0sl		.btequ		0,dm0sl		; DMA request source select bit
  3202  1,00000398h              1      dsel1_dm0sl		.btequ		1,dm0sl		; DMA request source select bit
  3203  2,00000398h              1      dsel2_dm0sl		.btequ		2,dm0sl		; DMA request source select bit
  3204  3,00000398h              1      dsel3_dm0sl		.btequ		3,dm0sl		; DMA request source select bit
  3205  4,00000398h              1      dsel4_dm0sl		.btequ		4,dm0sl		; DMA request source select bit
  3206  6,00000398h              1      dms_dm0sl		.btequ		6,dm0sl		; DMA request source expansion select bit
  3207  7,00000398h              1      dsr_dm0sl		.btequ		7,dm0sl		; Software DMA request bit
  3208                           1      ;
  3209                           1      ;*-----------------------------------------------------------------------------*
  3210                           1      ;*  DMA1 Source Select Register                                                *
  3211                           1      ;*-----------------------------------------------------------------------------*
  3212  0000039Ah                1      dm1sl		.equ	039Ah
  3213                           1      ;
  3214  0,0000039Ah              1      dsel0_dm1sl		.btequ		0,dm1sl		; DMA request source select bit
  3215  1,0000039Ah              1      dsel1_dm1sl		.btequ		1,dm1sl		; DMA request source select bit
  3216  2,0000039Ah              1      dsel2_dm1sl		.btequ		2,dm1sl		; DMA request source select bit
  3217  3,0000039Ah              1      dsel3_dm1sl		.btequ		3,dm1sl		; DMA request source select bit
  3218  4,0000039Ah              1      dsel4_dm1sl		.btequ		4,dm1sl		; DMA request source select bit
  3219  6,0000039Ah              1      dms_dm1sl		.btequ		6,dm1sl		; DMA request source expansion select bit
  3220  7,0000039Ah              1      dsr_dm1sl		.btequ		7,dm1sl		; Software DMA request bit
  3221                           1      ;
  3222                           1      ;*-----------------------------------------------------------------------------*
  3223                           1      ;*  Open-Circuit Detection Assist Function Register                            *
  3224                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 053

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3225  000003A2h                1      ainrst		.equ	03A2h
  3226                           1      ;
  3227  4,000003A2h              1      ainrst0			.btequ		4,ainrst	; Open-circuit detection assist function enable bit
  3228  5,000003A2h              1      ainrst1			.btequ		5,ainrst	; Open-circuit detection assist function enable bit
  3229                           1      ;
  3230                           1      ;*-----------------------------------------------------------------------------*
  3231                           1      ;*  SFR Snoop Address Register                                                 *
  3232                           1      ;*-----------------------------------------------------------------------------*
  3233  000003B4h                1      crcsar		.equ	03B4h
  3234                           1      ;
  3235  000003B4h                1      crcsarl		.equ	crcsar				; SFR Snoop Address Register(low 8bit)
  3236  000003B5h                1      crcsarh		.equ	crcsar+1			; SFR Snoop Address Register(high 8bit)
  3237                           1      ;
  3238  0,000003B4h              1      crcsar0			.btequ		0,crcsar	; SFR snoop address bit
  3239  1,000003B4h              1      crcsar1			.btequ		1,crcsar	; SFR snoop address bit
  3240  2,000003B4h              1      crcsar2			.btequ		2,crcsar	; SFR snoop address bit
  3241  3,000003B4h              1      crcsar3			.btequ		3,crcsar	; SFR snoop address bit
  3242  4,000003B4h              1      crcsar4			.btequ		4,crcsar	; SFR snoop address bit
  3243  5,000003B4h              1      crcsar5			.btequ		5,crcsar	; SFR snoop address bit
  3244  6,000003B4h              1      crcsar6			.btequ		6,crcsar	; SFR snoop address bit
  3245  7,000003B4h              1      crcsar7			.btequ		7,crcsar	; SFR snoop address bit
  3246  0,000003B5h              1      crcsar8			.btequ		8,crcsar	; SFR snoop address bit
  3247  1,000003B5h              1      crcsar9			.btequ		9,crcsar	; SFR snoop address bit
  3248  6,000003B5h              1      crcsr			.btequ		14,crcsar	; Snoop-on-read enable bit
  3249  7,000003B5h              1      crcsw			.btequ		15,crcsar	; Snoop-on-write enable bit
  3250                           1      ;
  3251                           1      ;*-----------------------------------------------------------------------------*
  3252                           1      ;*  CRC Mode Register                                                          *
  3253                           1      ;*-----------------------------------------------------------------------------*
  3254  000003B6h                1      crcmr		.equ	03B6h
  3255                           1      ;
  3256  0,000003B6h              1      crcps			.btequ		0,crcmr		; CRC polynomial select bit
  3257  7,000003B6h              1      crcms			.btequ		7,crcmr		; CRC mode select bit
  3258                           1      ;
  3259                           1      ;*-----------------------------------------------------------------------------*
  3260                           1      ;*  CRC Data Register                                                          *
  3261                           1      ;*-----------------------------------------------------------------------------*
  3262  000003BCh                1      crcd		.equ	03BCh
  3263                           1      ;
  3264  000003BCh                1      crcdl		.equ	crcd				; CRC Data Register(low 8bit)
  3265  000003BDh                1      crcdh		.equ	crcd+1				; CRC Data Register(high 8bit)
  3266                           1      ;
  3267                           1      ;*-----------------------------------------------------------------------------*
  3268                           1      ;*  CRC Input Register                                                         *
  3269                           1      ;*-----------------------------------------------------------------------------*
  3270  000003BEh                1      crcin		.equ	03BEh
  3271                           1      ;
  3272                           1      ;*-----------------------------------------------------------------------------*
  3273                           1      ;*  A/D Register 0                                                             *
  3274                           1      ;*-----------------------------------------------------------------------------*
  3275  000003C0h                1      ad0			.equ	03C0h
  3276                           1      ;
  3277  000003C0h                1      ad0l		.equ	ad0					; A/D Register 0(low 8bit)
  3278  000003C1h                1      ad0h		.equ	ad0+1				; A/D Register 0(high 8bit)
  3279                           1      ;
  3280                           1      ;*-----------------------------------------------------------------------------*
  3281                           1      ;*  A/D Register 1                                                             *
  3282                           1      ;*-----------------------------------------------------------------------------*
  3283  000003C2h                1      ad1			.equ	03C2h
  3284                           1      ;
  3285  000003C2h                1      ad1l		.equ	ad1					; A/D Register 1(low 8bit)
  3286  000003C3h                1      ad1h		.equ	ad1+1				; A/D Register 1(high 8bit)
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 054

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3287                           1      ;
  3288                           1      ;*-----------------------------------------------------------------------------*
  3289                           1      ;*  A/D Register 2                                                             *
  3290                           1      ;*-----------------------------------------------------------------------------*
  3291  000003C4h                1      ad2			.equ	03C4h
  3292                           1      ;
  3293  000003C4h                1      ad2l		.equ	ad2					; A/D Register 2(low 8bit)
  3294  000003C5h                1      ad2h		.equ	ad2+1				; A/D Register 2(high 8bit)
  3295                           1      ;
  3296                           1      ;*-----------------------------------------------------------------------------*
  3297                           1      ;*  A/D Register 3                                                             *
  3298                           1      ;*-----------------------------------------------------------------------------*
  3299  000003C6h                1      ad3			.equ	03C6h
  3300                           1      ;
  3301  000003C6h                1      ad3l		.equ	ad3					; A/D Register 3(low 8bit)
  3302  000003C7h                1      ad3h		.equ	ad3+1				; A/D Register 3(high 8bit)
  3303                           1      ;
  3304                           1      ;*-----------------------------------------------------------------------------*
  3305                           1      ;*  A/D Register 4                                                             *
  3306                           1      ;*-----------------------------------------------------------------------------*
  3307  000003C8h                1      ad4			.equ	03C8h
  3308                           1      ;
  3309  000003C8h                1      ad4l		.equ	ad4					; A/D Register 4(low 8bit)
  3310  000003C9h                1      ad4h		.equ	ad4+1				; A/D Register 4(high 8bit)
  3311                           1      ;
  3312                           1      ;*-----------------------------------------------------------------------------*
  3313                           1      ;*  A/D Register 5                                                             *
  3314                           1      ;*-----------------------------------------------------------------------------*
  3315  000003CAh                1      ad5			.equ	03CAh
  3316                           1      ;
  3317  000003CAh                1      ad5l		.equ	ad5					; A/D Register 5(low 8bit)
  3318  000003CBh                1      ad5h		.equ	ad5+1				; A/D Register 5(high 8bit)
  3319                           1      ;
  3320                           1      ;*-----------------------------------------------------------------------------*
  3321                           1      ;*  A/D Register 6                                                             *
  3322                           1      ;*-----------------------------------------------------------------------------*
  3323  000003CCh                1      ad6			.equ	03CCh
  3324                           1      ;
  3325  000003CCh                1      ad6l		.equ	ad6					; A/D Register 6(low 8bit)
  3326  000003CDh                1      ad6h		.equ	ad6+1				; A/D Register 6(high 8bit)
  3327                           1      ;
  3328                           1      ;*-----------------------------------------------------------------------------*
  3329                           1      ;*  A/D Register 7                                                             *
  3330                           1      ;*-----------------------------------------------------------------------------*
  3331  000003CEh                1      ad7			.equ	03CEh
  3332                           1      ;
  3333  000003CEh                1      ad7l		.equ	ad7					; A/D Register 7(low 8bit)
  3334  000003CFh                1      ad7h		.equ	ad7+1				; A/D Register 7(high 8bit)
  3335                           1      ;
  3336                           1      ;*-----------------------------------------------------------------------------*
  3337                           1      ;*  A/D Control Register 2                                                     *
  3338                           1      ;*-----------------------------------------------------------------------------*
  3339  000003D4h                1      adcon2		.equ	03D4h
  3340                           1      ;
  3341  1,000003D4h              1      adgsel0			.btequ		1,adcon2	; A/D input group select bit
  3342  2,000003D4h              1      adgsel1			.btequ		2,adcon2	; A/D input group select bit
  3343  4,000003D4h              1      cks2			.btequ		4,adcon2	; Frequency select bit 2
  3344  7,000003D4h              1      cks3			.btequ		7,adcon2	; fAD select bit
  3345                           1      ;
  3346                           1      ;*-----------------------------------------------------------------------------*
  3347                           1      ;*  A/D Control Register 0                                                     *
  3348                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 055

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3349  000003D6h                1      adcon0		.equ	03D6h
  3350                           1      ;
  3351  0,000003D6h              1      ch0				.btequ		0,adcon0	; Analog input pin select bit
  3352  1,000003D6h              1      ch1				.btequ		1,adcon0	; Analog input pin select bit
  3353  2,000003D6h              1      ch2				.btequ		2,adcon0	; Analog input pin select bit
  3354  3,000003D6h              1      md0				.btequ		3,adcon0	; A/D operation mode select bit 0
  3355  4,000003D6h              1      md1				.btequ		4,adcon0	; A/D operation mode select bit 0
  3356  5,000003D6h              1      trg				.btequ		5,adcon0	; Trigger select bit
  3357  6,000003D6h              1      adst			.btequ		6,adcon0	; A/D conversion start flag
  3358  7,000003D6h              1      cks0			.btequ		7,adcon0	; Frequency select bit 0
  3359                           1      ;
  3360                           1      ;*-----------------------------------------------------------------------------*
  3361                           1      ;*  A/D Control Register 1                                                     *
  3362                           1      ;*-----------------------------------------------------------------------------*
  3363  000003D7h                1      adcon1		.equ	03D7h
  3364                           1      ;
  3365  0,000003D7h              1      scan0			.btequ		0,adcon1	; A/D sweep pin select
  3366  1,000003D7h              1      scan1			.btequ		1,adcon1	; A/D sweep pin select
  3367  2,000003D7h              1      md2				.btequ		2,adcon1	; A/D operation mode select bit 1
  3368  4,000003D7h              1      cks1			.btequ		4,adcon1	; Frequency select bit 1
  3369  5,000003D7h              1      adstby			.btequ		5,adcon1	; A/D standby bit
  3370  6,000003D7h              1      adex0			.btequ		6,adcon1	; Extended pin select bit
  3371  7,000003D7h              1      adex1			.btequ		7,adcon1	; Extended pin select bit
  3372                           1      ;
  3373                           1      ;*-----------------------------------------------------------------------------*
  3374                           1      ;*  D/A0 Register                                                              *
  3375                           1      ;*-----------------------------------------------------------------------------*
  3376  000003D8h                1      da0			.equ	03D8h
  3377                           1      ;
  3378                           1      ;*-----------------------------------------------------------------------------*
  3379                           1      ;*  D/A1 Register                                                              *
  3380                           1      ;*-----------------------------------------------------------------------------*
  3381  000003DAh                1      da1			.equ	03DAh
  3382                           1      ;
  3383                           1      ;*-----------------------------------------------------------------------------*
  3384                           1      ;*  D/A Control Register                                                       *
  3385                           1      ;*-----------------------------------------------------------------------------*
  3386  000003DCh                1      dacon		.equ	03DCh
  3387                           1      ;
  3388  0,000003DCh              1      da0e			.btequ		0,dacon		; D/A 0 output enable bit
  3389  1,000003DCh              1      da1e			.btequ		1,dacon		; D/A 1 output enable bit
  3390                           1      ;
  3391                           1      ;*-----------------------------------------------------------------------------*
  3392                           1      ;*  Port P0 Register                                                           *
  3393                           1      ;*-----------------------------------------------------------------------------*
  3394  000003E0h                1      p0			.equ	03E0h
  3395                           1      ;
  3396  0,000003E0h              1      p0_0			.btequ		0,p0		; Port P0_0 bit
  3397  1,000003E0h              1      p0_1			.btequ		1,p0		; Port P0_1 bit
  3398  2,000003E0h              1      p0_2			.btequ		2,p0		; Port P0_2 bit
  3399  3,000003E0h              1      p0_3			.btequ		3,p0		; Port P0_3 bit
  3400  4,000003E0h              1      p0_4			.btequ		4,p0		; Port P0_4 bit
  3401  5,000003E0h              1      p0_5			.btequ		5,p0		; Port P0_5 bit
  3402  6,000003E0h              1      p0_6			.btequ		6,p0		; Port P0_6 bit
  3403  7,000003E0h              1      p0_7			.btequ		7,p0		; Port P0_7 bit
  3404                           1      ;
  3405                           1      ;*-----------------------------------------------------------------------------*
  3406                           1      ;*  Port P1 Register                                                           *
  3407                           1      ;*-----------------------------------------------------------------------------*
  3408  000003E1h                1      p1			.equ	03E1h
  3409                           1      ;
  3410  0,000003E1h              1      p1_0			.btequ		0,p1		; Port P1_0 bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 056

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3411  1,000003E1h              1      p1_1			.btequ		1,p1		; Port P1_1 bit
  3412  2,000003E1h              1      p1_2			.btequ		2,p1		; Port P1_2 bit
  3413  3,000003E1h              1      p1_3			.btequ		3,p1		; Port P1_3 bit
  3414  4,000003E1h              1      p1_4			.btequ		4,p1		; Port P1_4 bit
  3415  5,000003E1h              1      p1_5			.btequ		5,p1		; Port P1_5 bit
  3416  6,000003E1h              1      p1_6			.btequ		6,p1		; Port P1_6 bit
  3417  7,000003E1h              1      p1_7			.btequ		7,p1		; Port P1_7 bit
  3418                           1      ;
  3419                           1      ;*-----------------------------------------------------------------------------*
  3420                           1      ;*  Port P0 Direction Register                                                 *
  3421                           1      ;*-----------------------------------------------------------------------------*
  3422  000003E2h                1      pd0			.equ	03E2h
  3423                           1      ;
  3424  0,000003E2h              1      pd0_0			.btequ		0,pd0		; Port P0_0 direction bit
  3425  1,000003E2h              1      pd0_1			.btequ		1,pd0		; Port P0_1 direction bit
  3426  2,000003E2h              1      pd0_2			.btequ		2,pd0		; Port P0_2 direction bit
  3427  3,000003E2h              1      pd0_3			.btequ		3,pd0		; Port P0_3 direction bit
  3428  4,000003E2h              1      pd0_4			.btequ		4,pd0		; Port P0_4 direction bit
  3429  5,000003E2h              1      pd0_5			.btequ		5,pd0		; Port P0_5 direction bit
  3430  6,000003E2h              1      pd0_6			.btequ		6,pd0		; Port P0_6 direction bit
  3431  7,000003E2h              1      pd0_7			.btequ		7,pd0		; Port P0_7 direction bit
  3432                           1      ;
  3433                           1      ;*-----------------------------------------------------------------------------*
  3434                           1      ;*  Port P1 Direction Register                                                 *
  3435                           1      ;*-----------------------------------------------------------------------------*
  3436  000003E3h                1      pd1			.equ	03E3h
  3437                           1      ;
  3438  0,000003E3h              1      pd1_0			.btequ		0,pd1		; Port P1_0 direction bit
  3439  1,000003E3h              1      pd1_1			.btequ		1,pd1		; Port P1_1 direction bit
  3440  2,000003E3h              1      pd1_2			.btequ		2,pd1		; Port P1_2 direction bit
  3441  3,000003E3h              1      pd1_3			.btequ		3,pd1		; Port P1_3 direction bit
  3442  4,000003E3h              1      pd1_4			.btequ		4,pd1		; Port P1_4 direction bit
  3443  5,000003E3h              1      pd1_5			.btequ		5,pd1		; Port P1_5 direction bit
  3444  6,000003E3h              1      pd1_6			.btequ		6,pd1		; Port P1_6 direction bit
  3445  7,000003E3h              1      pd1_7			.btequ		7,pd1		; Port P1_7 direction bit
  3446                           1      ;
  3447                           1      ;*-----------------------------------------------------------------------------*
  3448                           1      ;*  Port P2 Register                                                           *
  3449                           1      ;*-----------------------------------------------------------------------------*
  3450  000003E4h                1      p2			.equ	03E4h
  3451                           1      ;
  3452  0,000003E4h              1      p2_0			.btequ		0,p2		; Port P2_0 bit
  3453  1,000003E4h              1      p2_1			.btequ		1,p2		; Port P2_1 bit
  3454  2,000003E4h              1      p2_2			.btequ		2,p2		; Port P2_2 bit
  3455  3,000003E4h              1      p2_3			.btequ		3,p2		; Port P2_3 bit
  3456  4,000003E4h              1      p2_4			.btequ		4,p2		; Port P2_4 bit
  3457  5,000003E4h              1      p2_5			.btequ		5,p2		; Port P2_5 bit
  3458  6,000003E4h              1      p2_6			.btequ		6,p2		; Port P2_6 bit
  3459  7,000003E4h              1      p2_7			.btequ		7,p2		; Port P2_7 bit
  3460                           1      ;
  3461                           1      ;*-----------------------------------------------------------------------------*
  3462                           1      ;*  Port P3 Register                                                           *
  3463                           1      ;*-----------------------------------------------------------------------------*
  3464  000003E5h                1      p3			.equ	03E5h
  3465                           1      ;
  3466  0,000003E5h              1      p3_0			.btequ		0,p3		; Port P3_0 bit
  3467  1,000003E5h              1      p3_1			.btequ		1,p3		; Port P3_1 bit
  3468  2,000003E5h              1      p3_2			.btequ		2,p3		; Port P3_2 bit
  3469  3,000003E5h              1      p3_3			.btequ		3,p3		; Port P3_3 bit
  3470  4,000003E5h              1      p3_4			.btequ		4,p3		; Port P3_4 bit
  3471  5,000003E5h              1      p3_5			.btequ		5,p3		; Port P3_5 bit
  3472  6,000003E5h              1      p3_6			.btequ		6,p3		; Port P3_6 bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 057

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3473  7,000003E5h              1      p3_7			.btequ		7,p3		; Port P3_7 bit
  3474                           1      ;
  3475                           1      ;*-----------------------------------------------------------------------------*
  3476                           1      ;*  Port P2 Direction Register                                                 *
  3477                           1      ;*-----------------------------------------------------------------------------*
  3478  000003E6h                1      pd2			.equ	03E6h
  3479                           1      ;
  3480  0,000003E6h              1      pd2_0			.btequ		0,pd2		; Port P2_0 direction bit
  3481  1,000003E6h              1      pd2_1			.btequ		1,pd2		; Port P2_1 direction bit
  3482  2,000003E6h              1      pd2_2			.btequ		2,pd2		; Port P2_2 direction bit
  3483  3,000003E6h              1      pd2_3			.btequ		3,pd2		; Port P2_3 direction bit
  3484  4,000003E6h              1      pd2_4			.btequ		4,pd2		; Port P2_4 direction bit
  3485  5,000003E6h              1      pd2_5			.btequ		5,pd2		; Port P2_5 direction bit
  3486  6,000003E6h              1      pd2_6			.btequ		6,pd2		; Port P2_6 direction bit
  3487  7,000003E6h              1      pd2_7			.btequ		7,pd2		; Port P2_7 direction bit
  3488                           1      ;
  3489                           1      ;*-----------------------------------------------------------------------------*
  3490                           1      ;*  Port P3 Direction Register                                                 *
  3491                           1      ;*-----------------------------------------------------------------------------*
  3492  000003E7h                1      pd3			.equ	03E7h
  3493                           1      ;
  3494  0,000003E7h              1      pd3_0			.btequ		0,pd3		; Port P3_0 direction bit
  3495  1,000003E7h              1      pd3_1			.btequ		1,pd3		; Port P3_1 direction bit
  3496  2,000003E7h              1      pd3_2			.btequ		2,pd3		; Port P3_2 direction bit
  3497  3,000003E7h              1      pd3_3			.btequ		3,pd3		; Port P3_3 direction bit
  3498  4,000003E7h              1      pd3_4			.btequ		4,pd3		; Port P3_4 direction bit
  3499  5,000003E7h              1      pd3_5			.btequ		5,pd3		; Port P3_5 direction bit
  3500  6,000003E7h              1      pd3_6			.btequ		6,pd3		; Port P3_6 direction bit
  3501  7,000003E7h              1      pd3_7			.btequ		7,pd3		; Port P3_7 direction bit
  3502                           1      ;
  3503                           1      ;*-----------------------------------------------------------------------------*
  3504                           1      ;*  Port P4 Register                                                           *
  3505                           1      ;*-----------------------------------------------------------------------------*
  3506  000003E8h                1      p4			.equ	03E8h
  3507                           1      ;
  3508  0,000003E8h              1      p4_0			.btequ		0,p4		; Port P4_0 bit
  3509  1,000003E8h              1      p4_1			.btequ		1,p4		; Port P4_1 bit
  3510  2,000003E8h              1      p4_2			.btequ		2,p4		; Port P4_2 bit
  3511  3,000003E8h              1      p4_3			.btequ		3,p4		; Port P4_3 bit
  3512  4,000003E8h              1      p4_4			.btequ		4,p4		; Port P4_4 bit
  3513  5,000003E8h              1      p4_5			.btequ		5,p4		; Port P4_5 bit
  3514  6,000003E8h              1      p4_6			.btequ		6,p4		; Port P4_6 bit
  3515  7,000003E8h              1      p4_7			.btequ		7,p4		; Port P4_7 bit
  3516                           1      ;
  3517                           1      ;*-----------------------------------------------------------------------------*
  3518                           1      ;*  Port P5 Register                                                           *
  3519                           1      ;*-----------------------------------------------------------------------------*
  3520  000003E9h                1      p5			.equ	03E9h
  3521                           1      ;
  3522  0,000003E9h              1      p5_0			.btequ		0,p5		; Port P5_0 bit
  3523  1,000003E9h              1      p5_1			.btequ		1,p5		; Port P5_1 bit
  3524  2,000003E9h              1      p5_2			.btequ		2,p5		; Port P5_2 bit
  3525  3,000003E9h              1      p5_3			.btequ		3,p5		; Port P5_3 bit
  3526  4,000003E9h              1      p5_4			.btequ		4,p5		; Port P5_4 bit
  3527  5,000003E9h              1      p5_5			.btequ		5,p5		; Port P5_5 bit
  3528  6,000003E9h              1      p5_6			.btequ		6,p5		; Port P5_6 bit
  3529  7,000003E9h              1      p5_7			.btequ		7,p5		; Port P5_7 bit
  3530                           1      ;
  3531                           1      ;*-----------------------------------------------------------------------------*
  3532                           1      ;*  Port P4 Direction Register                                                 *
  3533                           1      ;*-----------------------------------------------------------------------------*
  3534  000003EAh                1      pd4			.equ	03EAh
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 058

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3535                           1      ;
  3536  0,000003EAh              1      pd4_0			.btequ		0,pd4		; Port P4_0 direction bit
  3537  1,000003EAh              1      pd4_1			.btequ		1,pd4		; Port P4_1 direction bit
  3538  2,000003EAh              1      pd4_2			.btequ		2,pd4		; Port P4_2 direction bit
  3539  3,000003EAh              1      pd4_3			.btequ		3,pd4		; Port P4_3 direction bit
  3540  4,000003EAh              1      pd4_4			.btequ		4,pd4		; Port P4_4 direction bit
  3541  5,000003EAh              1      pd4_5			.btequ		5,pd4		; Port P4_5 direction bit
  3542  6,000003EAh              1      pd4_6			.btequ		6,pd4		; Port P4_6 direction bit
  3543  7,000003EAh              1      pd4_7			.btequ		7,pd4		; Port P4_7 direction bit
  3544                           1      ;
  3545                           1      ;*-----------------------------------------------------------------------------*
  3546                           1      ;*  Port P5 Direction Register                                                 *
  3547                           1      ;*-----------------------------------------------------------------------------*
  3548  000003EBh                1      pd5			.equ	03EBh
  3549                           1      ;
  3550  0,000003EBh              1      pd5_0			.btequ		0,pd5		; Port P5_0 direction bit
  3551  1,000003EBh              1      pd5_1			.btequ		1,pd5		; Port P5_1 direction bit
  3552  2,000003EBh              1      pd5_2			.btequ		2,pd5		; Port P5_2 direction bit
  3553  3,000003EBh              1      pd5_3			.btequ		3,pd5		; Port P5_3 direction bit
  3554  4,000003EBh              1      pd5_4			.btequ		4,pd5		; Port P5_4 direction bit
  3555  5,000003EBh              1      pd5_5			.btequ		5,pd5		; Port P5_5 direction bit
  3556  6,000003EBh              1      pd5_6			.btequ		6,pd5		; Port P5_6 direction bit
  3557  7,000003EBh              1      pd5_7			.btequ		7,pd5		; Port P5_7 direction bit
  3558                           1      ;
  3559                           1      ;*-----------------------------------------------------------------------------*
  3560                           1      ;*  Port P6 Register                                                           *
  3561                           1      ;*-----------------------------------------------------------------------------*
  3562  000003ECh                1      p6			.equ	03ECh
  3563                           1      ;
  3564  0,000003ECh              1      p6_0			.btequ		0,p6		; Port P6_0 bit
  3565  1,000003ECh              1      p6_1			.btequ		1,p6		; Port P6_1 bit
  3566  2,000003ECh              1      p6_2			.btequ		2,p6		; Port P6_2 bit
  3567  3,000003ECh              1      p6_3			.btequ		3,p6		; Port P6_3 bit
  3568  4,000003ECh              1      p6_4			.btequ		4,p6		; Port P6_4 bit
  3569  5,000003ECh              1      p6_5			.btequ		5,p6		; Port P6_5 bit
  3570  6,000003ECh              1      p6_6			.btequ		6,p6		; Port P6_6 bit
  3571  7,000003ECh              1      p6_7			.btequ		7,p6		; Port P6_7 bit
  3572                           1      ;
  3573                           1      ;*-----------------------------------------------------------------------------*
  3574                           1      ;*  Port P7 Register                                                           *
  3575                           1      ;*-----------------------------------------------------------------------------*
  3576  000003EDh                1      p7			.equ	03EDh
  3577                           1      ;
  3578  0,000003EDh              1      p7_0			.btequ		0,p7		; Port P7_0 bit
  3579  1,000003EDh              1      p7_1			.btequ		1,p7		; Port P7_1 bit
  3580  2,000003EDh              1      p7_2			.btequ		2,p7		; Port P7_2 bit
  3581  3,000003EDh              1      p7_3			.btequ		3,p7		; Port P7_3 bit
  3582  4,000003EDh              1      p7_4			.btequ		4,p7		; Port P7_4 bit
  3583  5,000003EDh              1      p7_5			.btequ		5,p7		; Port P7_5 bit
  3584  6,000003EDh              1      p7_6			.btequ		6,p7		; Port P7_6 bit
  3585  7,000003EDh              1      p7_7			.btequ		7,p7		; Port P7_7 bit
  3586                           1      ;
  3587                           1      ;*-----------------------------------------------------------------------------*
  3588                           1      ;*  Port P6 Direction Register                                                 *
  3589                           1      ;*-----------------------------------------------------------------------------*
  3590  000003EEh                1      pd6			.equ	03EEh
  3591                           1      ;
  3592  0,000003EEh              1      pd6_0			.btequ		0,pd6		; Port P6_0 direction bit
  3593  1,000003EEh              1      pd6_1			.btequ		1,pd6		; Port P6_1 direction bit
  3594  2,000003EEh              1      pd6_2			.btequ		2,pd6		; Port P6_2 direction bit
  3595  3,000003EEh              1      pd6_3			.btequ		3,pd6		; Port P6_3 direction bit
  3596  4,000003EEh              1      pd6_4			.btequ		4,pd6		; Port P6_4 direction bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 059

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3597  5,000003EEh              1      pd6_5			.btequ		5,pd6		; Port P6_5 direction bit
  3598  6,000003EEh              1      pd6_6			.btequ		6,pd6		; Port P6_6 direction bit
  3599  7,000003EEh              1      pd6_7			.btequ		7,pd6		; Port P6_7 direction bit
  3600                           1      ;
  3601                           1      ;*-----------------------------------------------------------------------------*
  3602                           1      ;*  Port P7 Direction Register                                                 *
  3603                           1      ;*-----------------------------------------------------------------------------*
  3604  000003EFh                1      pd7			.equ	03EFh
  3605                           1      ;
  3606  0,000003EFh              1      pd7_0			.btequ		0,pd7		; Port P7_0 direction bit
  3607  1,000003EFh              1      pd7_1			.btequ		1,pd7		; Port P7_1 direction bit
  3608  2,000003EFh              1      pd7_2			.btequ		2,pd7		; Port P7_2 direction bit
  3609  3,000003EFh              1      pd7_3			.btequ		3,pd7		; Port P7_3 direction bit
  3610  4,000003EFh              1      pd7_4			.btequ		4,pd7		; Port P7_4 direction bit
  3611  5,000003EFh              1      pd7_5			.btequ		5,pd7		; Port P7_5 direction bit
  3612  6,000003EFh              1      pd7_6			.btequ		6,pd7		; Port P7_6 direction bit
  3613  7,000003EFh              1      pd7_7			.btequ		7,pd7		; Port P7_7 direction bit
  3614                           1      ;
  3615                           1      ;*-----------------------------------------------------------------------------*
  3616                           1      ;*  Port P8 Register                                                           *
  3617                           1      ;*-----------------------------------------------------------------------------*
  3618  000003F0h                1      p8			.equ	03F0h
  3619                           1      ;
  3620  0,000003F0h              1      p8_0			.btequ		0,p8		; Port P8_0 bit
  3621  1,000003F0h              1      p8_1			.btequ		1,p8		; Port P8_1 bit
  3622  2,000003F0h              1      p8_2			.btequ		2,p8		; Port P8_2 bit
  3623  3,000003F0h              1      p8_3			.btequ		3,p8		; Port P8_3 bit
  3624  4,000003F0h              1      p8_4			.btequ		4,p8		; Port P8_4 bit
  3625  5,000003F0h              1      p8_5			.btequ		5,p8		; Port P8_5 bit
  3626  6,000003F0h              1      p8_6			.btequ		6,p8		; Port P8_6 bit
  3627  7,000003F0h              1      p8_7			.btequ		7,p8		; Port P8_7 bit
  3628                           1      ;
  3629                           1      ;*-----------------------------------------------------------------------------*
  3630                           1      ;*  Port P9 Register                                                           *
  3631                           1      ;*-----------------------------------------------------------------------------*
  3632  000003F1h                1      p9			.equ	03F1h
  3633                           1      ;
  3634  0,000003F1h              1      p9_0			.btequ		0,p9		; Port P9_0 bit
  3635  1,000003F1h              1      p9_1			.btequ		1,p9		; Port P9_1 bit
  3636  2,000003F1h              1      p9_2			.btequ		2,p9		; Port P9_2 bit
  3637  3,000003F1h              1      p9_3			.btequ		3,p9		; Port P9_3 bit
  3638  4,000003F1h              1      p9_4			.btequ		4,p9		; Port P9_4 bit
  3639  5,000003F1h              1      p9_5			.btequ		5,p9		; Port P9_5 bit
  3640  6,000003F1h              1      p9_6			.btequ		6,p9		; Port P9_6 bit
  3641  7,000003F1h              1      p9_7			.btequ		7,p9		; Port P9_7 bit
  3642                           1      ;
  3643                           1      ;*-----------------------------------------------------------------------------*
  3644                           1      ;*  Port P8 Direction Register                                                 *
  3645                           1      ;*-----------------------------------------------------------------------------*
  3646  000003F2h                1      pd8			.equ	03F2h
  3647                           1      ;
  3648  0,000003F2h              1      pd8_0			.btequ		0,pd8		; Port P8_0 direction bit
  3649  1,000003F2h              1      pd8_1			.btequ		1,pd8		; Port P8_1 direction bit
  3650  2,000003F2h              1      pd8_2			.btequ		2,pd8		; Port P8_2 direction bit
  3651  3,000003F2h              1      pd8_3			.btequ		3,pd8		; Port P8_3 direction bit
  3652  4,000003F2h              1      pd8_4			.btequ		4,pd8		; Port P8_4 direction bit
  3653  5,000003F2h              1      pd8_5			.btequ		5,pd8		; Port P8_5 direction bit
  3654  6,000003F2h              1      pd8_6			.btequ		6,pd8		; Port P8_6 direction bit
  3655  7,000003F2h              1      pd8_7			.btequ		7,pd8		; Port P8_7 direction bit
  3656                           1      ;
  3657                           1      ;*-----------------------------------------------------------------------------*
  3658                           1      ;*  Port P9 Direction Register                                                 *
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 060

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3659                           1      ;*-----------------------------------------------------------------------------*
  3660  000003F3h                1      pd9			.equ	03F3h
  3661                           1      ;
  3662  0,000003F3h              1      pd9_0			.btequ		0,pd9		; Port P9_0 direction bit
  3663  1,000003F3h              1      pd9_1			.btequ		1,pd9		; Port P9_1 direction bit
  3664  2,000003F3h              1      pd9_2			.btequ		2,pd9		; Port P9_2 direction bit
  3665  3,000003F3h              1      pd9_3			.btequ		3,pd9		; Port P9_3 direction bit
  3666  4,000003F3h              1      pd9_4			.btequ		4,pd9		; Port P9_4 direction bit
  3667  5,000003F3h              1      pd9_5			.btequ		5,pd9		; Port P9_5 direction bit
  3668  6,000003F3h              1      pd9_6			.btequ		6,pd9		; Port P9_6 direction bit
  3669  7,000003F3h              1      pd9_7			.btequ		7,pd9		; Port P9_7 direction bit
  3670                           1      ;
  3671                           1      ;*-----------------------------------------------------------------------------*
  3672                           1      ;*  Port P10 Register                                                          *
  3673                           1      ;*-----------------------------------------------------------------------------*
  3674  000003F4h                1      p10			.equ	03F4h
  3675                           1      ;
  3676  0,000003F4h              1      p10_0			.btequ		0,p10		; Port P10_0 bit
  3677  1,000003F4h              1      p10_1			.btequ		1,p10		; Port P10_1 bit
  3678  2,000003F4h              1      p10_2			.btequ		2,p10		; Port P10_2 bit
  3679  3,000003F4h              1      p10_3			.btequ		3,p10		; Port P10_3 bit
  3680  4,000003F4h              1      p10_4			.btequ		4,p10		; Port P10_4 bit
  3681  5,000003F4h              1      p10_5			.btequ		5,p10		; Port P10_5 bit
  3682  6,000003F4h              1      p10_6			.btequ		6,p10		; Port P10_6 bit
  3683  7,000003F4h              1      p10_7			.btequ		7,p10		; Port P10_7 bit
  3684                           1      ;
  3685                           1      ;*-----------------------------------------------------------------------------*
  3686                           1      ;*  Port P11 Register                                                          *
  3687                           1      ;*-----------------------------------------------------------------------------*
  3688  000003F5h                1      p11			.equ	03F5h
  3689                           1      ;
  3690  0,000003F5h              1      p11_0			.btequ		0,p11		; Port P11_0 bit
  3691  1,000003F5h              1      p11_1			.btequ		1,p11		; Port P11_1 bit
  3692  2,000003F5h              1      p11_2			.btequ		2,p11		; Port P11_2 bit
  3693  3,000003F5h              1      p11_3			.btequ		3,p11		; Port P11_3 bit
  3694  4,000003F5h              1      p11_4			.btequ		4,p11		; Port P11_4 bit
  3695  5,000003F5h              1      p11_5			.btequ		5,p11		; Port P11_5 bit
  3696  6,000003F5h              1      p11_6			.btequ		6,p11		; Port P11_6 bit
  3697  7,000003F5h              1      p11_7			.btequ		7,p11		; Port P11_7 bit
  3698                           1      ;
  3699                           1      ;*-----------------------------------------------------------------------------*
  3700                           1      ;*  Port P10 Direction Register                                                *
  3701                           1      ;*-----------------------------------------------------------------------------*
  3702  000003F6h                1      pd10		.equ	03F6h
  3703                           1      ;
  3704  0,000003F6h              1      pd10_0			.btequ		0,pd10		; Port P10_0 direction bit
  3705  1,000003F6h              1      pd10_1			.btequ		1,pd10		; Port P10_1 direction bit
  3706  2,000003F6h              1      pd10_2			.btequ		2,pd10		; Port P10_2 direction bit
  3707  3,000003F6h              1      pd10_3			.btequ		3,pd10		; Port P10_3 direction bit
  3708  4,000003F6h              1      pd10_4			.btequ		4,pd10		; Port P10_4 direction bit
  3709  5,000003F6h              1      pd10_5			.btequ		5,pd10		; Port P10_5 direction bit
  3710  6,000003F6h              1      pd10_6			.btequ		6,pd10		; Port P10_6 direction bit
  3711  7,000003F6h              1      pd10_7			.btequ		7,pd10		; Port P10_7 direction bit
  3712                           1      ;
  3713                           1      ;*-----------------------------------------------------------------------------*
  3714                           1      ;*  Port P11 Direction Register                                                *
  3715                           1      ;*-----------------------------------------------------------------------------*
  3716  000003F7h                1      pd11		.equ	03F7h
  3717                           1      ;
  3718  0,000003F7h              1      pd11_0			.btequ		0,pd11		; Port P11_0 direction bit
  3719  1,000003F7h              1      pd11_1			.btequ		1,pd11		; Port P11_1 direction bit
  3720  2,000003F7h              1      pd11_2			.btequ		2,pd11		; Port P11_2 direction bit
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 061

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3721  3,000003F7h              1      pd11_3			.btequ		3,pd11		; Port P11_3 direction bit
  3722  4,000003F7h              1      pd11_4			.btequ		4,pd11		; Port P11_4 direction bit
  3723  5,000003F7h              1      pd11_5			.btequ		5,pd11		; Port P11_5 direction bit
  3724  6,000003F7h              1      pd11_6			.btequ		6,pd11		; Port P11_6 direction bit
  3725  7,000003F7h              1      pd11_7			.btequ		7,pd11		; Port P11_7 direction bit
  3726                           1      ;
  3727                           1      ;*-----------------------------------------------------------------------------*
  3728                           1      ;*  Port P12 Register                                                          *
  3729                           1      ;*-----------------------------------------------------------------------------*
  3730  000003F8h                1      p12			.equ	03F8h
  3731                           1      ;
  3732  0,000003F8h              1      p12_0			.btequ		0,p12		; Port P12_0 bit
  3733  1,000003F8h              1      p12_1			.btequ		1,p12		; Port P12_1 bit
  3734  2,000003F8h              1      p12_2			.btequ		2,p12		; Port P12_2 bit
  3735  3,000003F8h              1      p12_3			.btequ		3,p12		; Port P12_3 bit
  3736  4,000003F8h              1      p12_4			.btequ		4,p12		; Port P12_4 bit
  3737  5,000003F8h              1      p12_5			.btequ		5,p12		; Port P12_5 bit
  3738  6,000003F8h              1      p12_6			.btequ		6,p12		; Port P12_6 bit
  3739  7,000003F8h              1      p12_7			.btequ		7,p12		; Port P12_7 bit
  3740                           1      ;
  3741                           1      ;*-----------------------------------------------------------------------------*
  3742                           1      ;*  Port P13 Register                                                          *
  3743                           1      ;*-----------------------------------------------------------------------------*
  3744  000003F9h                1      p13			.equ	03F9h
  3745                           1      ;
  3746  0,000003F9h              1      p13_0			.btequ		0,p13		; Port P13_0 bit
  3747  1,000003F9h              1      p13_1			.btequ		1,p13		; Port P13_1 bit
  3748  2,000003F9h              1      p13_2			.btequ		2,p13		; Port P13_2 bit
  3749  3,000003F9h              1      p13_3			.btequ		3,p13		; Port P13_3 bit
  3750  4,000003F9h              1      p13_4			.btequ		4,p13		; Port P13_4 bit
  3751  5,000003F9h              1      p13_5			.btequ		5,p13		; Port P13_5 bit
  3752  6,000003F9h              1      p13_6			.btequ		6,p13		; Port P13_6 bit
  3753  7,000003F9h              1      p13_7			.btequ		7,p13		; Port P13_7 bit
  3754                           1      ;
  3755                           1      ;*-----------------------------------------------------------------------------*
  3756                           1      ;*  Port P12 Direction Register                                                *
  3757                           1      ;*-----------------------------------------------------------------------------*
  3758  000003FAh                1      pd12		.equ	03FAh
  3759                           1      ;
  3760  0,000003FAh              1      pd12_0			.btequ		0,pd12		; Port P12_0 direction bit
  3761  1,000003FAh              1      pd12_1			.btequ		1,pd12		; Port P12_1 direction bit
  3762  2,000003FAh              1      pd12_2			.btequ		2,pd12		; Port P12_2 direction bit
  3763  3,000003FAh              1      pd12_3			.btequ		3,pd12		; Port P12_3 direction bit
  3764  4,000003FAh              1      pd12_4			.btequ		4,pd12		; Port P12_4 direction bit
  3765  5,000003FAh              1      pd12_5			.btequ		5,pd12		; Port P12_5 direction bit
  3766  6,000003FAh              1      pd12_6			.btequ		6,pd12		; Port P12_6 direction bit
  3767  7,000003FAh              1      pd12_7			.btequ		7,pd12		; Port P12_7 direction bit
  3768                           1      ;
  3769                           1      ;*-----------------------------------------------------------------------------*
  3770                           1      ;*  Port P13 Direction Register                                                *
  3771                           1      ;*-----------------------------------------------------------------------------*
  3772  000003FBh                1      pd13		.equ	03FBh
  3773                           1      ;
  3774  0,000003FBh              1      pd13_0			.btequ		0,pd13		; Port P13_0 direction bit
  3775  1,000003FBh              1      pd13_1			.btequ		1,pd13		; Port P13_1 direction bit
  3776  2,000003FBh              1      pd13_2			.btequ		2,pd13		; Port P13_2 direction bit
  3777  3,000003FBh              1      pd13_3			.btequ		3,pd13		; Port P13_3 direction bit
  3778  4,000003FBh              1      pd13_4			.btequ		4,pd13		; Port P13_4 direction bit
  3779  5,000003FBh              1      pd13_5			.btequ		5,pd13		; Port P13_5 direction bit
  3780  6,000003FBh              1      pd13_6			.btequ		6,pd13		; Port P13_6 direction bit
  3781  7,000003FBh              1      pd13_7			.btequ		7,pd13		; Port P13_7 direction bit
  3782                           1      ;
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 062

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3783                           1      ;*-----------------------------------------------------------------------------*
  3784                           1      ;*  Port P14 Register                                                          *
  3785                           1      ;*-----------------------------------------------------------------------------*
  3786  000003FCh                1      p14			.equ	03FCh
  3787                           1      ;
  3788  0,000003FCh              1      p14_0			.btequ		0,p14		; Port P14_0 bit
  3789  1,000003FCh              1      p14_1			.btequ		1,p14		; Port P14_1 bit
  3790                           1      ;
  3791                           1      ;*-----------------------------------------------------------------------------*
  3792                           1      ;*  Port P14 Direction Register                                                *
  3793                           1      ;*-----------------------------------------------------------------------------*
  3794  000003FEh                1      pd14		.equ	03FEh
  3795                           1      ;
  3796  0,000003FEh              1      pd14_0			.btequ		0,pd14		; Port P14_0 direction bit
  3797  1,000003FEh              1      pd14_1			.btequ		1,pd14		; Port P14_1 direction bit
  3798                           1      ;
  3799                           1      ;*-----------------------------------------------------------------------------*
  3800                           1      ;*  PMC0 Header Pattern Set Register (MIN)                                     *
  3801                           1      ;*-----------------------------------------------------------------------------*
  3802  0000D080h                1      pmc0hdpmin	.equ	0D080h
  3803                           1      ;
  3804                           1      ;*-----------------------------------------------------------------------------*
  3805                           1      ;*  PMC0 Header Pattern Set Register (MAX)                                     *
  3806                           1      ;*-----------------------------------------------------------------------------*
  3807  0000D082h                1      pmc0hdpmax	.equ	0D082h
  3808                           1      ;
  3809                           1      ;*-----------------------------------------------------------------------------*
  3810                           1      ;*  PMC0 Data 0 Pattern Set Register (MIN)                                     *
  3811                           1      ;*-----------------------------------------------------------------------------*
  3812  0000D084h                1      pmc0d0pmin	.equ	0D084h
  3813                           1      ;
  3814                           1      ;*-----------------------------------------------------------------------------*
  3815                           1      ;*  PMC0 Data 0 Pattern Set Register (MAX)                                     *
  3816                           1      ;*-----------------------------------------------------------------------------*
  3817  0000D085h                1      pmc0d0pmax	.equ	0D085h
  3818                           1      ;
  3819                           1      ;*-----------------------------------------------------------------------------*
  3820                           1      ;*  PMC0 Data 1 Pattern Set Register (MIN)                                     *
  3821                           1      ;*-----------------------------------------------------------------------------*
  3822  0000D086h                1      pmc0d1pmin	.equ	0D086h
  3823                           1      ;
  3824                           1      ;*-----------------------------------------------------------------------------*
  3825                           1      ;*  PMC0 Data 1 Pattern Set Register (MAX)                                     *
  3826                           1      ;*-----------------------------------------------------------------------------*
  3827  0000D087h                1      pmc0d1pmax	.equ	0D087h
  3828                           1      ;
  3829                           1      ;*-----------------------------------------------------------------------------*
  3830                           1      ;*  PMC0 Measurements Register                                                 *
  3831                           1      ;*-----------------------------------------------------------------------------*
  3832  0000D088h                1      pmc0tim		.equ	0D088h
  3833                           1      ;
  3834                           1      ;*-----------------------------------------------------------------------------*
  3835                           1      ;*  PMC0 Counter Value Register                                                *
  3836                           1      ;*-----------------------------------------------------------------------------*
  3837  0000D08Ah                1      pmc0bc		.equ	0D08Ah
  3838                           1      ;
  3839                           1      ;*-----------------------------------------------------------------------------*
  3840                           1      ;*  PMC0 Receive Data Store Register 0                                         *
  3841                           1      ;*-----------------------------------------------------------------------------*
  3842  0000D08Ch                1      pmc0dat0	.equ	0D08Ch
  3843                           1      ;
  3844                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 063

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3845                           1      ;*  PMC0 Receive Data Store Register 1                                         *
  3846                           1      ;*-----------------------------------------------------------------------------*
  3847  0000D08Dh                1      pmc0dat1	.equ	0D08Dh
  3848                           1      ;
  3849                           1      ;*-----------------------------------------------------------------------------*
  3850                           1      ;*  PMC0 Receive Data Store Register 2                                         *
  3851                           1      ;*-----------------------------------------------------------------------------*
  3852  0000D08Eh                1      pmc0dat2	.equ	0D08Eh
  3853                           1      ;
  3854                           1      ;*-----------------------------------------------------------------------------*
  3855                           1      ;*  PMC0 Receive Data Store Register 3                                         *
  3856                           1      ;*-----------------------------------------------------------------------------*
  3857  0000D08Fh                1      pmc0dat3	.equ	0D08Fh
  3858                           1      ;
  3859                           1      ;*-----------------------------------------------------------------------------*
  3860                           1      ;*  PMC0 Receive Data Store Register 4                                         *
  3861                           1      ;*-----------------------------------------------------------------------------*
  3862  0000D090h                1      pmc0dat4	.equ	0D090h
  3863                           1      ;
  3864                           1      ;*-----------------------------------------------------------------------------*
  3865                           1      ;*  PMC0 Receive Data Store Register 5                                         *
  3866                           1      ;*-----------------------------------------------------------------------------*
  3867  0000D091h                1      pmc0dat5	.equ	0D091h
  3868                           1      ;
  3869                           1      ;*-----------------------------------------------------------------------------*
  3870                           1      ;*  PMC0 Receive Bit Count Register                                            *
  3871                           1      ;*-----------------------------------------------------------------------------*
  3872  0000D092h                1      pmc0rbit	.equ	0D092h
  3873                           1      ;
  3874                           1      ;*-----------------------------------------------------------------------------*
  3875                           1      ;*  PMC1 Header Pattern Set Register (MIN)                                     *
  3876                           1      ;*-----------------------------------------------------------------------------*
  3877  0000D094h                1      pmc1hdpmin	.equ	0D094h
  3878                           1      ;
  3879                           1      ;*-----------------------------------------------------------------------------*
  3880                           1      ;*  PMC1 Header Pattern Set Register (MAX)                                     *
  3881                           1      ;*-----------------------------------------------------------------------------*
  3882  0000D096h                1      pmc1hdpmax	.equ	0D096h
  3883                           1      ;
  3884                           1      ;*-----------------------------------------------------------------------------*
  3885                           1      ;*  PMC1 Data 0 Pattern Set Register (MIN)                                     *
  3886                           1      ;*-----------------------------------------------------------------------------*
  3887  0000D098h                1      pmc1d0pmin	.equ	0D098h
  3888                           1      ;
  3889                           1      ;*-----------------------------------------------------------------------------*
  3890                           1      ;*  PMC1 Data 0 Pattern Set Register (MAX)                                     *
  3891                           1      ;*-----------------------------------------------------------------------------*
  3892  0000D099h                1      pmc1d0pmax	.equ	0D099h
  3893                           1      ;
  3894                           1      ;*-----------------------------------------------------------------------------*
  3895                           1      ;*  PMC1 Data 1 Pattern Set Register (MIN)                                     *
  3896                           1      ;*-----------------------------------------------------------------------------*
  3897  0000D09Ah                1      pmc1d1pmin	.equ	0D09Ah
  3898                           1      ;
  3899                           1      ;*-----------------------------------------------------------------------------*
  3900                           1      ;*  PMC1 Data 1 Pattern Set Register (MAX)                                     *
  3901                           1      ;*-----------------------------------------------------------------------------*
  3902  0000D09Bh                1      pmc1d1pmax	.equ	0D09Bh
  3903                           1      ;
  3904                           1      ;*-----------------------------------------------------------------------------*
  3905                           1      ;*  PMC1 Measurements Register                                                 *
  3906                           1      ;*-----------------------------------------------------------------------------*
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 064

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3907  0000D09Ch                1      pmc1tim		.equ	0D09Ch
  3908                           1      ;
  3909                           1      ;*-----------------------------------------------------------------------------*
  3910                           1      ;*  PMC1 Counter Value Register                                                *
  3911                           1      ;*-----------------------------------------------------------------------------*
  3912  0000D09Eh                1      pmc1bc		.equ	0D09Eh
  3913                           1      ;
  3914                           1      ;*** EOF ***********************************************************************
  3915                                  	.include Init_M16C65.inc
  3916                           1      ;------------------------------------------------------------------------
  3917                           1      ;                                                                       |
  3918                           1      ;   FILE        :Init_M16C65                                      |
  3919                           1      ;   DATE        :Sept 2011                                              |
  3920                           1      ;   DESCRIPTION :Template für M16C65 Uebungen an der Juventus           |
  3921                           1      ;   CPU GROUP   :M16C65                                                 |
  3922                           1      ;   Owner       :Clive Giovannini                                       |
  3923                           1      ;                                                                       |
  3924                           1      ;   Version: 1.0                                                        |
  3925                           1      ;                                                                       |
  3926                           1      ;------------------------------------------------------------------------
  3927                           1      
  3928                           1      	.glb start
  3929                           1      
  3930                           1      
  3931  000FF000h                1      VECTOR_ADR	.equ	0ff000H	; INTERRUPT VECTOR ADDRESS definition
  3932  000A0000h                1      ROM_TOPADR	.equ	0a0000H	; ROM TOP ADDRESS definition
  3933  0000BF00h                1      stack_top	.equ	0bf00h	; Start User Stack
  3934  0000BFA0h                1      istack_top	.equ	0bfa0h	; Interrupt Stack
  3935                           1      	
  3936                           1      
  3937                           1      
  3938                           1      
  3939                           1      
  3940                           1      ;=====================================================================
  3941                           1      ; after reset,the program starts here
  3942                           1      ;---------------------------------------------------------------------
  3943                           1      	.section	program,CODE
  3944  A0000                    1      	.org	ROM_TOPADR
  3945                           1      	
  3946  A0000                    1      start:
  3947  A0000  EB74              1      	fset	u		;set stack pointer
  3948  A0002  EB5000BF          1      	ldc	#stack_top,sp
  3949  A0006  EB75              1      	fclr	u
  3950  A0008  EB50A0BF          1      	ldc	#istack_top,sp	;set istack pointer
  3951                           1      			
  3952  A000C  EB200F00          1      	ldintb	#VECTOR_ADR
               EB1000F0 
  3953                           1      
  3954                           1      
  3955                           1      ;=====================================================================
  3956                           1      ; User Program starts here
  3957                           1      ; Initialisierung
  3958                           1      ;---------------------------------------------------------------------
  3959                           1      
  3960                           1      ; Initialisiere Reset Circuit (ab Seite 51)
  3961                           1      ;---------------------------------------------------------------------
  3962                           1      ;	mov.b #00000000b,prcr	;Protect Register
  3963                           1      
  3964                           1      
  3965                           1      ; Initialisiere Reset Circuit (ab Seite 54)
  3966                           1      ;---------------------------------------------------------------------
  3967                           1      ;	mov.b #00000000b,pm0	;Processor Mode Register 0
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 065

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  3968                           1      ;	mov.b #00000000b,rstfr	;Reset Source Determine Register
  3969                           1      
  3970                           1      ; Initialisiere Voltage Dedection Circuit (ab Seite 70)
  3971                           1      ;---------------------------------------------------------------------
  3972                           1      ;	mov.b #00000000b,vcr1	;Voltage Detector 2 Flag Register
  3973                           1      ;	mov.b #00000000b,vcr2	;Voltage Detector Operation Enable Register
  3974                           1      ;	mov.b #00000000b,vwce	;Voltage Monitor Function Select
  3975                           1      ;	mov.b #00000000b,vd1ls	;Voltage Dedector 1 Level Select Register
  3976                           1      ;	mov.b #00000000b,vw0c	;Voltage Monitor 0 Circuit Register
  3977                           1      ;	mov.b #00000000b,vw1c	;Voltage Monitor 1 Circuit Register
  3978                           1      ;	mov.b #00000000b,vw2c	;Voltage Monitor 1 Circuit Register
  3979                           1      	
  3980                           1      
  3981                           1      ; Initialisiere Clock Generation Circuit (ab Seite 93)
  3982                           1      ;---------------------------------------------------------------------
  3983  A0014  7E9F5000          1      	bset prc0
  3984  A0018  C7C00400          1   S  	mov.b #11000000b,pm0	;Processor Mode Register 0
  3985  A001C  C7100600          1   S  	mov.b #00010000b,cm0	;System Clock Control Register 0
  3986  A0020  C7300700          1   S  	mov.b #00110000b,cm1	;System Clock Control Register 1
  3987                           1      ;	mov.b #00000000b,cm2	;Oscillation Stop Dedection Register
  3988                           1      ;	mov.b #00000000b,pclkr	;Peripheral Clock Select Register
  3989                           1      ;	mov.b #00000000b,plc0	;PLL Control Register 0
  3990                           1      ;	mov.b #00000000b,pm2	;Processor Mode Register 2
  3991                           1      ;	mov.b #00000000b,fra0	;40 MHz On-Chip Oscillator Control Register 0
  3992  A0024  7E8F5000          1      	bclr prc0	
  3993                           1      
  3994                           1      ; Initialisiere Power Control (ab Seite 123)
  3995                           1      ;---------------------------------------------------------------------
  3996                           1      ;	mov.b #00000000b,fmr0	;Flash Memory Control Register 0
  3997                           1      ;	mov.b #00000000b,fmr2	;Flash Memory Control Register 2
  3998                           1      
  3999                           1      
  4000                           1      ; Initialisiere Processor Mode (ab Seite 145)
  4001                           1      ;---------------------------------------------------------------------
  4002                           1      ;	mov.b #00000000b,pm0	;Processor Mode Register 0
  4003                           1      ;	mov.b #00000000b,prg2c	;Program 2 Area Control Register
  4004                           1      ;	mov.b #00000000b,dbr	;Data Bank Register
  4005                           1      
  4006                           1      
  4007                           1      ; Initialisiere Bus Function (ab S. 152)
  4008                           1      ;---------------------------------------------------------------------
  4009                           1      ;	mov.b #00000000b,pm0	;Processor Mode Register 0
  4010                           1      ;	mov.b #00000000b,pm1	;Processor Mode Register 1
  4011                           1      ;	mov.b #00000000b,csr	;Chip Select Control Register
  4012                           1      ;	mov.b #00000000b,ewr	;External Area Recovery Cycle Control Register
  4013                           1      ;	mov.b #00000000b,ewc	;External Area Wait Control Expansion Register
  4014                           1      ;	mov.b #00000000b,cse	;Chip Select Expansion Control Register
  4015                           1      ;	mov.b #00000000b,fmr1	;Flash Memory Control Register 1
  4016                           1      
  4017                           1      ; Initialisiere Memory Space Expansion Function (ab S. 184)
  4018                           1      ;---------------------------------------------------------------------
  4019                           1      ;	mov.b #00000010b,pm1	;Processor Mode Register 1
  4020                           1      ;	mov.b #00100000b,dbr	;Data Bank Register
  4021                           1      	
  4022                           1      
  4023                           1      ; Initialisiere Ports P0 bis P10 (ab S. 184)
  4024                           1      ;---------------------------------------------------------------------
  4025                           1      ; Initialisiere Port 0
  4026                           1      ;	mov.b #00000000b,pd0	;Port Direction Register
  4027                           1      ;	bset pu00			;Pull up Port P0_0 bis P0_3
  4028                           1      ;	bset pu01			;Pull up Port P0_4 bis P0_7
  4029                           1      ;	mov.b #00000000b,p0		;Port Register
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 066

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4030                           1      
  4031                           1      ; Initialisiere Port 1
  4032                           1      ;	mov.b #00000000b,pd1	;Port Direction Register
  4033                           1      ;	bset pu02			;Pull up Port P1_0 bis P1_3
  4034                           1      ;	bset pu03			;Pull up Port P1_4 bis P1_7
  4035                           1      ;	mov.b #00000000b,p1		;Port Register
  4036                           1      
  4037                           1      ; Initialisiere Port 2
  4038                           1      ;	mov.b #00000000b,pd2	;Port Direction Register
  4039                           1      ;	bset pu04			;Pull up Port P2_0 bis P2_3
  4040                           1      ;	bset pu05			;Pull up Port P2_4 bis P2_7
  4041                           1      ;	mov.b #00000000b,p2		;Port Register
  4042                           1      	
  4043                           1      ; Initialisiere Port 3
  4044                           1      ;	mov.b #00000000b,pd3	;Port Direction Register
  4045                           1      ;	bset pu06			;Pull up Port P3_0 bis P3_3
  4046                           1      ;	bset pu07			;Pull up Port P3_4 bis P3_7
  4047                           1      ;	mov.b #00000000b,p3		;Port Register	
  4048                           1      	
  4049                           1      ; Initialisiere Port 4
  4050                           1      ;	mov.b #00000000b,pd4	;Port Direction Register
  4051                           1      ;	bset pu10			;Pull up Port P4_3
  4052                           1      ;	bset pu11			;Pull up Port P4_4 bis P4_5
  4053                           1      ;	mov.b #00000000b,p4		;Port Register	
  4054                           1      
  4055                           1      ; Initialisiere Port 5
  4056                           1      ;	mov.b #00000000b,pd6	;Port Direction Register
  4057                           1      ;	bset pu12			;Pull up Port P5_0 bis P5_3
  4058                           1      ;	bset pu13			;Pull up Port P5_4 bis P5_7
  4059                           1      ;	mov.b #00000000b,p6		;Port Register
  4060                           1      
  4061                           1      ; Initialisiere Port 6
  4062                           1      ;	mov.b #00000000b,pd6	;Port Direction Register
  4063                           1      ;	bset pu14			;Pull up Port P6_0 bis P6_3
  4064                           1      ;	bset pu15			;Pull up Port P6_4 bis P6_7
  4065                           1      ;	mov.b #00000000b,p6		;Port Register
  4066                           1      
  4067                           1      ; Initialisiere Port 7
  4068                           1      ;	mov.b #00000000b,pd7	;Port Direction Register
  4069                           1      ;	bset pu16			;Pull up Port P7_0 bis P7_3
  4070                           1      ;	bset pu17			;Pull up Port P7_4 bis P7_7
  4071                           1      ;	mov.b #00000000b,p7		;Port Register
  4072                           1      
  4073                           1      ; Initialisiere Port 8
  4074                           1      ;	mov.b #00000000b,pd8	;Port Direction Register
  4075                           1      ;	bset pu20			;Pull up Port P8_0 bis P8_3
  4076                           1      ;	bset pu21			;Pull up Port P8_4 bis P8_7
  4077                           1      ;	mov.b #00000000b,p8		;Port Register
  4078                           1      
  4079                           1      ; Initialisiere Port 9
  4080                           1      ;	mov.b #00000100b,prcr	;PD9 Freigabe
  4081                           1      ;	mov.b #00000000b,pd9	;Port Direction Register
  4082                           1      ;	bset pu22			;Pull up Port P9_0 bis P9_3
  4083                           1      ;	bset pu23			;Pull up Port P9_4 bis P9_7
  4084                           1      ;	mov.b #00000000b,p9		;Port Register
  4085                           1      
  4086                           1      ; Initialisiere Port 10
  4087                           1      ;	mov.b #00000000b,pd10	;Port Direction Register
  4088                           1      ;	bset pu24			;Pull up Port P10_0 bis P10_3
  4089                           1      ;	bset pu25			;Pull up Port P10_4 bis P10_7
  4090                           1      ;	mov.b #00000000b,p10		;Port Register
  4091                           1      
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 067

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4092                           1      
  4093                           1      ;	mov.b #00000000b,pcr	;Port Control Register (S. 202)	
  4094                           1      ;	mov.b #00000000b,nmidf	;/NMI-/SD Digital Filter Register (S. 205)
  4095                           1      
  4096                           1      ; Initialisiere Watchdog Timer
  4097                           1      ;------------------------------
  4098                           1      ;	mov.b #00000000b,vw2c	;Voltage Monitor 2 Control Register
  4099                           1      ;	mov.b #00010000b,cspr	;Count Source Protection Mode Register
  4100                           1      ;	mov.b #00000000b,wdtr	;Watchdog Timer Refresh Register
  4101                           1      ;	mov.b #00000000b,wdts	;Watchdog Timer Start Register
  4102                           1      ;	mov.b #00000000b,wdc	;Watchdog Timer Control Register	
  4103                           1      
  4104                           1      ; Initialisiere DMAC
  4105                           1      ;---------------------
  4106                           1      ;	mov.b #00000000b,sar0	;DMA0 Source Pointer
  4107                           1      ;	mov.b #00010000b,dar0	;DMA0 Destination Pointer
  4108                           1      ;	mov.b #00000000b,tcr0	;DMA0 Transfer Counter
  4109                           1      ;	mov.b #00000000b,dm0con	;DMA0 Control Register
  4110                           1      ;	mov.b #00000000b,sar1	;DMA1 Source Pointer
  4111                           1      ;	mov.b #00000000b,dar1	;DMA1 Destination Pointer
  4112                           1      ;	mov.b #00000000b,tcr1	;DMA1 Transfer Counter
  4113                           1      ;	mov.b #00000000b,dm1con	;DMA1 Control Register
  4114                           1      ;	mov.b #00010000b,sar2	;DMA2 Source Pointer
  4115                           1      ;	mov.b #00000000b,dar2	;DMA2 Destination Pointer
  4116                           1      ;	mov.b #00000000b,tcr2	;DMA2 Transfer Counter
  4117                           1      ;	mov.b #00000000b,dm2con	;DMA2 Control Register
  4118                           1      ;	mov.b #00000000b,sar3	;DMA3 Source Pointer
  4119                           1      ;	mov.b #00000000b,dar3	;DMA3 Destination Pointer
  4120                           1      ;	mov.b #00000000b,tcr3	;DMA3 Transfer Counter
  4121                           1      ;	mov.b #00010000b,dm3con	;DMA3 Control Register
  4122                           1      ;	mov.b #00000000b,dm2sl	;DMA2 Source Select Register
  4123                           1      ;	mov.b #00000000b,dm3sl	;DMA3 Source Select Register
  4124                           1      ;	mov.b #00000000b,dm0sl	;DMA0 Source Select Register
  4125                           1      ;	mov.b #00000000b,dm1sl	;DMA1 Source Select Register
  4126                           1      	
  4127                           1      
  4128                           1      ; Initialisiere Timers
  4129                           1      ;---------------------------------------------------------------------	
  4130                           1      ;Timer A (S. 272 - 320)
  4131                           1      ;Initialisiere Timer A + B Count Source
  4132                           1      ;	mov.b #00000000b,pclkr	;Peripheral Clock Select Register
  4133                           1      ;	mov.b #00010000b,cpsrf	;Clock Prescaler Reset Flag
  4134                           1      ;	mov.b #00000000b,tckdivc0	;Timer AB Division Control Register 0
  4135                           1      ;	mov.b #00000000b,tabsr	;Count Start Flag
  4136                           1      ;	mov.b #00000000b,onsf	;One-Shot Start Flag
  4137                           1      ;	mov.b #00000000b,trgsr	;Trigger Select Register
  4138                           1      ;	mov.b #00000000b,udf	;Increment/Decrement Flag
  4139                           1      
  4140                           1      ;Initialisiere Timer A allgemein
  4141                           1      ;	mov.b #00000000b,pwmfs	;16-bit Pulse Width Modulation Mode Function Select Register
  4142                           1      ;	mov.b #00000000b,tapofs	;Timer A Waveform Output Function Select Register
  4143                           1      ;	mov.b #00000000b,taow	;Timer A Output Waveform Change Enable Register
  4144                           1      	
  4145                           1      ; Initialisiere Timer A0 + A1
  4146                           1      ;	mov.b #00000000b,tacs0	;Timer A Count Source Select Register 0
  4147                           1      ;	mov.b #00000000b,ta0mr	;Timer A0 Mode Register
  4148                           1      ;	mov.b #00000000b,ta1mr	;Timer A1 Mode Register
  4149                           1      ;	mov.w #0ffffh,ta0		;Timer A0 Register
  4150                           1      ;	mov.w #0ffffh,ta1		;Timer A1 Register
  4151                           1      
  4152                           1      ;	mov.w #0ffffh,ta11		;Timer A1-1 Register
  4153                           1      
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 068

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4154                           1      ; Initialisiere Timer A2 + A3
  4155                           1      ;	mov.b #00000000b,tacs1	;Timer A Count Source Select Register 1
  4156                           1      ;	mov.b #00000000b,ta2mr	;Timer A2 Mode Register
  4157                           1      ;	mov.b #00000000b,ta3mr	;Timer A3 Mode Register
  4158                           1      ;	mov.w #0ffffh,ta2		;Timer A2 Register
  4159                           1      ;	mov.w #0ffffh,ta3		;Timer A3 Register
  4160                           1      	
  4161                           1      ;	mov.w #0ffffh,ta21		;Timer A2-1 Register
  4162                           1      	
  4163                           1      ; Initialisiere Timer A4	
  4164                           1      ;	mov.b #00000000b,tacs2	;Timer A Count Source Select Register 2
  4165                           1      ;	mov.b #00000000b,ta4mr	;Timer A4 Mode Register
  4166                           1      ;	mov.w #0ffffh,ta4		;Timer A4 Register
  4167                           1      ;	mov.w #0ffffh,ta41		;Timer A4-1 Register
  4168                           1      
  4169                           1      	
  4170                           1      ; Initialisiere Timer B (S. 321 - 153)
  4171                           1      ;	mov.w #00000h,tb01		;Timer B0-1 Register
  4172                           1      ;	mov.w #00000h,tb11		;Timer B1-1 Register
  4173                           1      ;	mov.w #00000h,tb21		;Timer B2-1 Register	
  4174                           1      ;	mov.b #00000000b,ppwfs1	;Pulse Period/Pulse Width Measurement Mode Function Select Register 1
  4175                           1      
  4176                           1      ;	mov.b #00000000b,tbcs0	;Timer B Count Source Select Register 0
  4177                           1      ;	mov.b #00000000b,tbcs1	;Timer B Count Source Select Register 1
  4178                           1      ;	mov.b #00000000b,tb31	;Timer B3-1 Register
  4179                           1      ;	mov.b #00000000b,tb41	;Timer B4-1 Register
  4180                           1      ;	mov.b #00000000b,tb51	;Timer B5-1 Register
  4181                           1      ;	mov.b #00000000b,ppwfs2	;Pulse Period/Pulse Width Measurement Mode Function Select Register 2
  4182                           1      ;	mov.b #00000000b,tbcs2	;Timer B Count Source Select Register 2
  4183                           1      ;	mov.b #00000000b,tbcs3	;Timer B Count Source Select Register 3
  4184                           1      ;	mov.b #00000000b,tbsr	;Timer B3/B4/B5 Count Start Flag
  4185                           1      ;	mov.w #00000h,tb3		;Timer B3 Register
  4186                           1      ;	mov.w #00000h,tb4		;Timer B4 Register
  4187                           1      ;	mov.w #00000h,tb5		;Timer B5 Register
  4188                           1      ;	mov.b #00000000b,tb3mr	;Timer B3 Mode Register
  4189                           1      ;	mov.b #00000000b,tb4mr	;Timer B4 Mode Register
  4190                           1      ;	mov.b #00000000b,tb5mr	;Timer B5 Mode Register
  4191                           1      ;	mov.w #00000h,tb0		;Timer B0 Register
  4192                           1      ;	mov.w #00000h,tb1		;Timer B1 Register
  4193                           1      ;	mov.w #00000h,tb2		;Timer B2 Register	
  4194                           1      ;	mov.b #00000000b,tb0mr	;Timer B0 Mode Register
  4195                           1      ;	mov.b #00000000b,tb1mr	;Timer B1 Mode Register
  4196                           1      ;	mov.b #00000000b,tb2mr	;Timer B2 Mode Register	
  4197                           1      
  4198                           1      ; Three-Phase Motor Control Timer Function
  4199                           1      ;	mov.b #00000000b,tprc	;Three-Phase Protect Control Register
  4200                           1      ;	mov.w #00000h,ta11		;Timer A1-1 Register
  4201                           1      ;	mov.w #00000h,ta21		;Timer A2-1 Register
  4202                           1      ;	mov.w #00000h,ta41		;Timer A4-1 Register	
  4203                           1      ;	mov.b #00000000b,invc0	;Three-Phase PWM Control Register 0
  4204                           1      ;	mov.b #00000000b,invc1	;Three-Phase PWM Control Register 1
  4205                           1      ;	mov.b #00000000b,idb0	;Three-Phase Output Buffer Register 0
  4206                           1      ;	mov.b #00000000b,idb1	;Three-Phase Output Buffer Register 1
  4207                           1      ;	mov.b #00000000b,dtt	;Dead Time Timer
  4208                           1      ;	mov.b #00000000b,ictb2	;Timer B2 Interrupt Generation Frequency Set Counter
  4209                           1      ;	mov.b #00000000b,pdrf	;Position-Data-Retain Function Control Register
  4210                           1      ;	mov.b #00000000b,pfcr	;Port Function Control Register
  4211                           1      ;	mov.w #00000h,ta1		;Timer A1 Register
  4212                           1      ;	mov.w #00000h,ta2		;Timer A2 Register
  4213                           1      ;	mov.w #00000h,ta4		;Timer A4 Register
  4214                           1      ;	mov.w #00000h,tb2		;Timer B2 Register
  4215                           1      ;	mov.w #00000h,tb2sc		;Timer B2 Special Mode Register
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 069

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4216                           1      
  4217                           1      	
  4218                           1      ; Initialisiere Real Time Clock (S. 388 - xxx)
  4219                           1      ;	mov.b #00000000b,rtcsec	;Real-Time Clock Second Data Register
  4220                           1      ;	mov.b #00000000b,rtcmin 	;Real-Time Clock Minute Data Register
  4221                           1      ;	mov.b #00000000b,rtchr	;Real-Time Clock Hour Data Register
  4222                           1      ;	mov.b #00000000b,rtcwk	;Real-Time Clock Day Data Register
  4223                           1      ;	mov.b #00000000b,rtccr1 	;Real-Time Clock Control Register 1
  4224                           1      ;	mov.b #00000000b,rtccr1 	;Real-Time Clock Control Register 2
  4225                           1      ;	mov.b #00000000b,rtccsr 	;Real-Time Clock Count Source Select Register
  4226                           1      ;	mov.b #00000000b,rtccsec 	;Real-Time Clock Second Compare Data Register
  4227                           1      ;	mov.b #00000000b,rtccmin 	;Real-Time Clock Minute Compare Data Register
  4228                           1      ;	mov.b #00000000b,rtcchr 	;Real-Time Clock Hour Compare Data Register
  4229                           1      
  4230                           1      ; Initialisiere Puls Width Modulator (S. 415 - xxx)	
  4231                           1      ;	mov.b #00000000b,pwmcon0	;PWM Control Register 0
  4232                           1      ;	mov.b #00000000b,pwmpre0 	;PWM0 Prescaler
  4233                           1      ;	mov.b #00000000b,pwmreg0 	;PWM0 Register
  4234                           1      
  4235                           1      ;	mov.b #00000000b,pwmcon1	;PWM Control Register 0
  4236                           1      ;	mov.b #00000000b,pwmpre1 	;PWM0 Prescaler
  4237                           1      ;	mov.b #00000000b,pwmreg1 	;PWM0 Register
  4238                           1      
  4239                           1      
  4240                           1      ; Initialisiere Remote Control Signal Receiver (S. 422 - xxx)
  4241                           1      ;------------------------------------------------------------
  4242                           1      ;	mov.b #00000000b,pmc0con0	;PMC0 Function Select Register 0
  4243                           1      ;	mov.b #00000000b,pmc0con1 	;PMC0 Function Select Register 1
  4244                           1      ;	mov.b #00000000b,pmc0con2 	;PMC0 Function Select Register 2
  4245                           1      ;	mov.b #00000000b,pmc0con3 	;PMC0 Function Select Register 3
  4246                           1      ;	mov.b #00000000b,pmc0sts	;PMC0 Status Register
  4247                           1      ;	mov.b #00000000b,pmc0int 	;PMC0 Interrupt Source Select Register
  4248                           1      ;	mov.b #00000000b,pmc0cpc 	;PMC0 Compare Control Register
  4249                           1      ;	mov.b #00000000b,pmc0cpd	;PMC0 Compare Data Register
  4250                           1      ;	mov.w #00000h,pmc0hdpmin 	;PMC0 Header Pattern Set Register (Min)
  4251                           1      ;	mov.w #00000h,pmc0hdpmax 	;PMC0 Header Pattern Set Register (Max)
  4252                           1      ;	mov.b #00000000b,pmc0d0pmin 	;PMC0 Data 0 Pattern Set Register (Min)
  4253                           1      ;	mov.b #00000000b,pmc0d0pmax 	;PMC0 Data 0 Pattern Set Register (Max)
  4254                           1      ;	mov.b #00000000b,pmc0d1pmin 	;PMC0 Data 1 Pattern Set Register (Min)
  4255                           1      ;	mov.b #00000000b,pmc0d1pmax 	;PMC0 Data 1 Pattern Set Register (Max)
  4256                           1      ;	mov.w #00000h,pmc0tim 	;PMC0 Measurements Register
  4257                           1      ;	mov.b #00000000b,pmc0dat0 	;PMC0 Receive Data Store Register 0
  4258                           1      ;	mov.b #00000000b,pmc0dat1 	;PMC0 Receive Data Store Register 1
  4259                           1      ;	mov.b #00000000b,pmc0dat2 	;PMC0 Receive Data Store Register 2
  4260                           1      ;	mov.b #00000000b,pmc0dat3 	;PMC0 Receive Data Store Register 3
  4261                           1      ;	mov.b #00000000b,pmc0dat4 	;PMC0 Receive Data Store Register 4
  4262                           1      ;	mov.b #00000000b,pmc0dat5 	;PMC0 Receive Data Store Register 5
  4263                           1      ;	mov.b #00000000b,pmc0rbit 	;PMC0 Receive Bit Count Register
  4264                           1      
  4265                           1      ; Initialisiere Serielle Schnittstellen (S. 469 - xxx)
  4266                           1      ;---------------------------------------------------------------------
  4267                           1      
  4268                           1      ;	mov.b #01000100b,pclkr	;Peripheral Clock Select Register
  4269                           1      ;	mov.b #01000100b,ucon	;UART Transmit/Receive Control Register 2
  4270                           1      ;	mov.b #01000100b,uclksel0	;UART Clock Select Register
  4271                           1      	
  4272                           1      ; UART0 
  4273                           1      ;	mov.b #01000100b,u0smr4	;UART0 Special Mode Register 4
  4274                           1      ;	mov.b #01000100b,u0smr3	;UART0 Special Mode Register 3
  4275                           1      ;	mov.b #01000100b,u0smr2	;UART0 Special Mode Register 2
  4276                           1      ;	mov.b #01000100b,u0smr	;UART0 Special Mode Register
  4277                           1      ;	mov.b #01000100b,u0mr	;UART0 Transmit/Receive Mode Register 			
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 070

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4278                           1      ;	mov.b #00000000b,u0brg	;UART0 Bit Rate Register
  4279                           1      ;	mov.w #00000h,u0tb		;UART0 Transmit Buffer Register 
  4280                           1      ;	mov.b #00000000b,u0c0	;UART0 Transmit/Receive Control Register 0
  4281                           1      ;	mov.b #00000000b,u0c1	;UART0 Transmit/Receive Control Register 1
  4282                           1      ;	mov.w #00000h,u0rb		;UART0 Receive Buffer Register
  4283                           1      	
  4284                           1      ; UART1 
  4285                           1      ;	mov.b #01000100b,u1smr4	;UART1 Special Mode Register 4
  4286                           1      ;	mov.b #01000100b,u1smr3	;UART1 Special Mode Register 3
  4287                           1      ;	mov.b #01000100b,u1smr2	;UART1 Special Mode Register 2
  4288                           1      ;	mov.b #01000100b,u1smr	;UART1 Special Mode Register
  4289                           1      ;	mov.b #01000100b,u1mr	;UART1 Transmit/Receive Mode Register 			
  4290                           1      ;	mov.b #00000000b,u1brg	;UART1 Bit Rate Register
  4291                           1      ;	mov.w #00000h,u1tb		;UART1 Transmit Buffer Register 
  4292                           1      ;	mov.b #00000000b,u1c0	;UART1 Transmit/Receive Control Register 0
  4293                           1      ;	mov.b #00000000b,u1c1	;UART1 Transmit/Receive Control Register 1
  4294                           1      ;	mov.w #00000h,u1rb		;UART1 Receive Buffer Register
  4295                           1      
  4296                           1      ; UART2 
  4297                           1      ;	mov.b #01000100b,u2smr4	;UART2 Special Mode Register 4
  4298                           1      ;	mov.b #01000100b,u2smr3	;UART2 Special Mode Register 3
  4299                           1      ;	mov.b #01000100b,u2smr2	;UART2 Special Mode Register 2
  4300                           1      ;	mov.b #01000100b,u2smr	;UART2 Special Mode Register
  4301                           1      ;	mov.b #01000100b,u2mr	;UART2 Transmit/Receive Mode Register 			
  4302                           1      ;	mov.b #00000000b,u2brg	;UART2 Bit Rate Register
  4303                           1      ;	mov.w #00000h,u2tb		;UART2 Transmit Buffer Register 
  4304                           1      ;	mov.b #00000000b,u2c0	;UART2 Transmit/Receive Control Register 0
  4305                           1      ;	mov.b #00000000b,u2c1	;UART2 Transmit/Receive Control Register 1
  4306                           1      ;	mov.w #00000h,u2rb		;UART2 Receive Buffer Register
  4307                           1      
  4308                           1      ; UART5 
  4309                           1      ;	mov.b #01000100b,u5smr4	;UART5 Special Mode Register 4
  4310                           1      ;	mov.b #01000100b,u5smr3	;UART5 Special Mode Register 3
  4311                           1      ;	mov.b #01000100b,u5smr2	;UART5 Special Mode Register 2
  4312                           1      ;	mov.b #01000100b,u5smr	;UART5 Special Mode Register
  4313                           1      ;	mov.b #01000100b,u5mr	;UART5 Transmit/Receive Mode Register 			
  4314                           1      ;	mov.b #00000000b,u5brg	;UART5 Bit Rate Register
  4315                           1      ;	mov.w #00000h,u5tb		;UART5 Transmit Buffer Register 
  4316                           1      ;	mov.b #00000000b,u5c0	;UART5 Transmit/Receive Control Register 0
  4317                           1      ;	mov.b #00000000b,u5c1	;UART5 Transmit/Receive Control Register 1
  4318                           1      ;	mov.w #00000h,u5rb		;UAR5 Receive Buffer Register
  4319                           1      
  4320                           1      ; UART6 
  4321                           1      ;	mov.b #01000100b,u6smr4	;UART6 Special Mode Register 4
  4322                           1      ;	mov.b #01000100b,u6smr3	;UART6 Special Mode Register 3
  4323                           1      ;	mov.b #01000100b,u6smr2	;UART6 Special Mode Register 2
  4324                           1      ;	mov.b #01000100b,u6smr	;UART6 Special Mode Register
  4325                           1      ;	mov.b #01000100b,u6mr	;UART6 Transmit/Receive Mode Register 			
  4326                           1      ;	mov.b #00000000b,u6brg	;UART6 Bit Rate Register
  4327                           1      ;	mov.w #00000h,u6tb		;UART6 Transmit Buffer Register 
  4328                           1      ;	mov.b #00000000b,u6c0	;UART6 Transmit/Receive Control Register 0
  4329                           1      ;	mov.b #00000000b,u6c1	;UART6 Transmit/Receive Control Register 1
  4330                           1      ;	mov.w #00000h,u6rb		;UART6 Receive Buffer Register
  4331                           1      	
  4332                           1      ; UART7 
  4333                           1      ;	mov.b #01000100b,u7smr4	;UART7 Special Mode Register 4
  4334                           1      ;	mov.b #01000100b,u7smr3	;UART7 Special Mode Register 3
  4335                           1      ;	mov.b #01000100b,u7smr2	;UART7 Special Mode Register 2
  4336                           1      ;	mov.b #01000100b,u7smr	;UART7 Special Mode Register
  4337                           1      ;	mov.b #01000100b,u7mr	;UART7 Transmit/Receive Mode Register 			
  4338                           1      ;	mov.b #00000000b,u7brg	;UART7 Bit Rate Register
  4339                           1      ;	mov.w #00000h,u7tb		;UART7 Transmit Buffer Register 
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 071

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4340                           1      ;	mov.b #00000000b,u7c0	;UART7 Transmit/Receive Control Register 0
  4341                           1      ;	mov.b #00000000b,u7c1	;UART7 Transmit/Receive Control Register 1
  4342                           1      ;	mov.w #00000h,u7rb		;UART7 Receive Buffer Register
  4343                           1      
  4344                           1      ; Initialisiere Clock Synchrone Schnittstelle (S. 539 - xxx)
  4345                           1      ;	mov.b #00000000b,pclkr	;Peripheral Clock Select Register
  4346                           1      
  4347                           1      ; SI/O3
  4348                           1      ;	mov.b #00000000b,s3trr	;SI/O3 Transmit/Receive Register
  4349                           1      ;	mov.b #00000000b,s3c	;SI/O3 Control Register
  4350                           1      ;	mov.b #00000000b,s3brg	;SI/O3 Bit Rate Register
  4351                           1      
  4352                           1      ; SI/O4
  4353                           1      ;	mov.b #00000000b,s4trr	;SI/O4 Transmit/Receive Register
  4354                           1      ;	mov.b #00000000b,s4c	;SI/O4 Control Register
  4355                           1      ;	mov.b #00000000b,s4brg	;SI/O4 Bit Rate Register
  4356                           1      
  4357                           1      
  4358                           1      ; Initialisiere Multi-Master I2C Bus Interface (S. 553 - xxx)
  4359                           1      ;	mov.b #00000000b,pclkr	;Peripheral Clock Select Register
  4360                           1      ;	mov.b #00000000b,s00	;I2C0 Data Shift Register
  4361                           1      ;	mov.b #00000000b,s0d0	;I2C0 Address Register 0
  4362                           1      ;	mov.b #00000000b,s1d0	;I2C0 Control Register 0
  4363                           1      ;	mov.b #00000000b,s20	;I2C0 Clock Control Register 
  4364                           1      ;	mov.b #00000000b,s2d0	;I2C0 Start/Stop Condition Control Register
  4365                           1      ;	mov.b #00000000b,s3d0	;I2C0 Control Register 1
  4366                           1      ;	mov.b #00000000b,s4d0	;I2C0 Control Register 2
  4367                           1      ;	mov.b #00000000b,s10	;I2C0 Status Register 0
  4368                           1      ;	mov.b #00000000b,s11	;I2C0 Status Register 1
  4369                           1      ;	mov.b #00000000b,s0d1	;I2C0 Address Register 1
  4370                           1      ;	mov.b #00000000b,s0d2	;I2C0 Address Register 2	
  4371                           1      
  4372                           1      
  4373                           1      ; InitialisiereConsumer Electronics Control (CEC) Function (S. 603 - xxx)
  4374                           1      ;------------------------------------------------------------------------
  4375                           1      ;	mov.b #00000000b,cecc1	;CEC Function Control Register 1
  4376                           1      ;	mov.b #00000000b,cecc2	;CEC Function Control Register 2
  4377                           1      ;	mov.b #00000000b,cecc3	;CEC Function Control Register 3
  4378                           1      ;	mov.b #00000000b,cecc4	;CEC Function Control Register 4
  4379                           1      ;	mov.b #00000000b,cecflg	;CEC Flag Register
  4380                           1      ;	mov.b #00000000b,cisel	;CEC Interrupt Source Select Register
  4381                           1      ;	mov.b #00000000b,cctb1	;CEC Transmit Buffer Register 1
  4382                           1      ;	mov.b #00000000b,cctb2	;CEC Transmit Buffer Register 2
  4383                           1      ;	mov.b #00000000b,ccrb1	;CEC Receive Buffer Register 1
  4384                           1      ;	mov.b #00000000b,ccrb2	;CEC Receive Buffer Register 2
  4385                           1      ;	mov.b #00000000b,cradri1	;CEC Receive Follower Address Set Register 1
  4386                           1      ;	mov.b #00000000b,cradri2	;CEC Receive Follower Address Set Register 2
  4387                           1      ;	mov.b #00000000b,pcr	;Port Control Register
  4388                           1      
  4389                           1      	
  4390                           1      ; Initialisiere A/D-Wandler (S. 637 - xxx)
  4391                           1      ;---------------------------------------------------------------------
  4392                           1      ;	mov.b #00000000b,pcr	;Port Control Register
  4393                           1      ;	mov.b #00000000b,ainrst	;Open-Circuit Detection Assist Function Register
  4394                           1      ;	mov.w #00000h,ad0		;A/D Register 0
  4395                           1      ;	mov.w #00000h,ad1		;A/D Register 1
  4396                           1      ;	mov.w #00000h,ad2		;A/D Register 2
  4397                           1      ;	mov.w #00000h,ad3		;A/D Register 3
  4398                           1      ;	mov.w #00000h,ad4		;A/D Register 4
  4399                           1      ;	mov.w #00000h,ad5		;A/D Register 5
  4400                           1      ;	mov.w #00000h,ad6		;A/D Register 6
  4401                           1      ;	mov.w #00000h,ad7		;A/D Register 7
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 072

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4402                           1      ;	mov.b #00000000b,adcon0	;A/D Control Register 0
  4403                           1      ;	mov.b #00000000b,adcon1	;A/D Control Register 1
  4404                           1      ;	mov.b #00000000b,adcon2	;A/D Control Register 2	
  4405                           1      
  4406                           1      
  4407                           1      
  4408                           1      ; Initialisiere Flash Memory Register (S. 679 - xxx)
  4409                           1      ;---------------------------------------------------------------------
  4410                           1      ;	mov.b #00000000b,fmr0	;Flash Memory Control Register 0
  4411                           1      ;	mov.b #00000000b,fmr1	;Flash Memory Control Register 1
  4412                           1      ;	mov.b #00000000b,fmr2	;Flash Memory Control Register 2
  4413                           1      ;	mov.b #00000000b,fmr6	;Flash Memory Control Register 6
  4414                           1      
  4415                           1      	
  4416                           1      	
  4417                           1      ; Initialisiere Interrupts (S. 106 - 108)
  4418                           1      ;---------------------------------------------------------------------
  4419                           1      ;	mov.b #00000000b,pm2	;Timer RE Interrupt Control Register
  4420                           1      
  4421                           1      ;	mov.b #00000000b,bcnic	;UART2 Bus Collision Detectetion Interrupt Control Reg
  4422                           1      	
  4423                           1      ;	mov.b #00000000b,dm0ic	;DMA0 Interrupt Control Register
  4424                           1      ;	mov.b #00000000b,dm1ic	;DMA1 Interrupt Control Register
  4425                           1      ;	mov.b #00000000b,dm2ic	;DMA2 Interrupt Control Register
  4426                           1      ;	mov.b #00000000b,dm3ic	;DMA3 Interrupt Control Register	
  4427                           1      	
  4428                           1      ;	mov.b #00000000b,ta0ic	;Timer A0 Interrupt Control Register
  4429                           1      ;	mov.b #00000000b,ta1ic	;Timer A1 Interrupt Control Register
  4430                           1      ;	mov.b #00000000b,ta2ic	;Timer A2 Interrupt Control Register
  4431                           1      ;	mov.b #00000000b,ta3ic	;Timer A3 Interrupt Control Register
  4432                           1      ;	mov.b #00000000b,ta4ic	;Timer A4 Interrupt Control Register
  4433                           1      
  4434                           1      ;	mov.b #00000000b,tb0ic	;Timer B0 Interrupt Control Register
  4435                           1      ;	mov.b #00000000b,tb1ic	;Timer B1 Interrupt Control Register
  4436                           1      ;	mov.b #00000000b,tb2ic	;Timer B2 Interrupt Control Register
  4437                           1      ;	mov.b #00000000b,tb3ic  	;Timer B3 Interrupt Control Register
  4438                           1      		      ;u0bcnic	;UART0 Bus Collision Detection Interrupt Control Register
  4439                           1      ;	mov.b #00000000b,tb4ic  	;Timer B4 Interrupt Control Register
  4440                           1      		      ;u1bcnic	;UART1 Bus Collision Detection Interrupt Control Register
  4441                           1      ;	mov.b #00000000b,tb5ic	;Timer B5 Interrupt Control Register
  4442                           1      
  4443                           1      ;	mov.b #00000000b,int0ic	;Ext. Int0 Interrupt Control Register
  4444                           1      ;	mov.b #00000000b,int1ic	;Ext. Int1 Interrupt Control Register
  4445                           1      ;	mov.b #00000000b,int2ic	;Ext. Int2 Interrupt Control Register
  4446                           1      ;	mov.b #00000000b,int3ic	;Ext. Int3 Interrupt Control Register
  4447                           1      ;	mov.b #00000000b,int4ic	;Ext. Int4 Interrupt Control Register
  4448                           1      ;	mov.b #00000000b,int5ic	;Ext. Int5 Interrupt Control Register
  4449                           1      ;	mov.b #00000000b,int6ic	;Ext. Int6 Interrupt Control Register
  4450                           1      ;	mov.b #00000000b,int7ic	;Ext. Int7 Interrupt Control Register
  4451                           1      	
  4452                           1      ;	mov.b #00000000b,kupic	;Key Input Interrupt Control Register
  4453                           1      
  4454                           1      ;	mov.b #00000000b,adic	;A/D Conversion Interrupt Control Register
  4455                           1      	
  4456                           1      ;	mov.b #00000000b,s0tic	;UART0 Transmit Interrupt Control Register
  4457                           1      ;	mov.b #00000000b,s0ric	;UART0 Receive Interrupt Control Register
  4458                           1      ;	mov.b #00000000b,s1tic	;UART1 Transmit Interrupt Control Register
  4459                           1      ;	mov.b #00000000b,s1ric	;UART1 Receive Interrupt Control Register
  4460                           1      ;	mov.b #00000000b,s2tic	;UART2 Transmit Interrupt Control Register
  4461                           1      ;	mov.b #00000000b,s2ric	;UART2 Receive Interrupt Control Register
  4462                           1      ;	mov.b #00000000b,s5tic   	;UART5 Transmit Interrupt Control Register
  4463                           1      		      ;cec1ic	;CEC1 Interrupt Control Register
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 073

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4464                           1      ;	mov.b #00000000b,s5ric	;UART5 Receive Interrupt Control Register
  4465                           1      ;	mov.b #00000000b,u5bcnic   	;UART5 Bus Collision Detection Interrupt Control Register
  4466                           1      		      ;pmc0ic	;Remote Control Signal Receiver 0 Interrupt Control Register
  4467                           1      ;	mov.b #00000000b,s6tic   	;UART6 Transmit Interrupt Control Register
  4468                           1      		      ;rtccic	;Real-Time Clock Compare Interrupt Control Register
  4469                           1      ;	mov.b #00000000b,s6ric	;UART6 Receive Interrupt Control Register
  4470                           1      ;	mov.b #00000000b,u6bcnic   	;UART6 Bus Collision Detection Interrupt Control Register
  4471                           1      		      ;rtctic	;Real-Time Clock Compare Interrupt Control Register
  4472                           1      ;	mov.b #00000000b,s7tic   	;UART7 Transmit Interrupt Control Register
  4473                           1      		      ;pmc1ic	;Remote Control Signal Receiver 1 Interrupt Control Register
  4474                           1      ;	mov.b #00000000b,s7ric	;UART7 Receive Interrupt Control Register
  4475                           1      ;	mov.b #00000000b,u7bcnic   	;UART7 Bus Collision Detection Interrupt Control Register
  4476                           1      		      ;pmc0ic	;Remote Control Signal Receiver 0 Interrupt Control Register
  4477                           1      
  4478                           1      ;	mov.b #00000000b,s3ic   	;SI/O3 Interrupt Control Register
  4479                           1      		      ;int4ic	;INT4 Interrupt Control Register
  4480                           1      ;	mov.b #00000000b,s4ic   	;SI/O4 Interrupt Control Register
  4481                           1      		      ;int5ic	;INT5 Interrupt Control Register
  4482                           1      	
  4483                           1      ;	mov.b #00000000b,iicic	;I2C-bus Interface Interrupt Control Register
  4484                           1      	
  4485                           1      ;	mov.b #00000000b,scldaic	;SCL/SDA Interrupt Control Register
  4486                           1      	
  4487                           1      ;	mov.b #00000000b,ifsr	;Interrupt Source Select Register
  4488                           1      ;	mov.b #00000000b,ifsr2a	;Interrupt Source Select Register 2
  4489                           1      ;	mov.b #00000000b,ifsr3a	;Interrupt Source Select Register 3
  4490                           1      	
  4491                           1      ;	mov.b #00000000b,aier	;Address Match Interrupt Enable Register
  4492                           1      ;	mov.b #00000000b,rmad0	;Address Match Interrupt Register 0
  4493                           1      ;	mov.b #00000000b,rmad1	;Address Match Interrupt Register 1
  4494                           1      ;	mov.b #00000000b,aier2	;Address Match Interrupt Enable Register 2
  4495                           1      ;	mov.b #00000000b,rmad2	;Address Match Interrupt Register 2
  4496                           1      ;	mov.b #00000000b,rmad3	;Address Match Interrupt Register 3
  4497                           1      	
  4498                           1      ;	mov.b #00000000b,pcr	;Port Control Register
  4499                           1      	
  4500                           1      ;	mov.b #00000000b,nmidf	;NMI/SD Digital Filter Register
  4501                           1      		
  4502                           1      
  4503                           1      ;	fset i			;Enable all Interrupts
  4504                           1      
  4505                           1      
  4506                           1      ; Initialisierung Ende
  4507                           1      ;---------------------------------------------------------------------
  4508  A0028  F48302            1   W  jmp ProgramStart
  4509                                  	.include displaydriver.inc
  4510                           1      ;*********************************************************************
  4511                           1      ;     	***Display Driver for ACM0802C Series LCD Module***
  4512                           1      ;
  4513                           1      ;	Author:		Martin Burger
  4514                           1      ;	Date:		31.10.2014
  4515                           1      ;	Version:	1.1
  4516                           1      ;	
  4517                           1      ;	This driver is customized for the M16C65 Development-Board,
  4518                           1      ;	combined with the corresponding LCD-Display ACM0802C.
  4519                           1      ;	The Display is driven by a KS0066-Chip. 
  4520                           1      ;
  4521                           1      ;	The driver uses the internal Timer B5 to updating the
  4522                           1      ;	Display every 50 Milliseconds.
  4523                           1      ;	The Timer runs on Interrupt-Priority-Level 4
  4524                           1      ;
  4525                           1      ;	Interface/Functions:
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 074

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4526                           1      ;	displayInit		<->	Initializes the Display 
  4527                           1      ;	displaySetPos		<->	Line in R0H (0/1), Pos in R0L (0-7)
  4528                           1      ;	displayWriteString	<->	Startaddress in A0, Last Char = 0x0C
  4529                           1      ;	displayWriteChar	<->	Char in R0L
  4530                           1      ;	displayClearBuffer	<->	Clears the Buffer
  4531                           1      ;	displayForceUpdate	<->	Force Display update
  4532                           1      ;
  4533                           1      ;	Notes:
  4534                           1      ;	- Dont forget to set the I-Flag in the main-Program
  4535                           1      ;	- Timer-B5 is used by the Display
  4536                           1      ;	- Timer-B5 Interrupt has to be called in the vector-table
  4537                           1      ;		Interrupt-Vector-Name: "int_displayupdate"
  4538                           1      ;*********************************************************************
  4539                           1      
  4540                           1      
  4541  0,000003E4h              1      Display_RS				.btequ		p2_0
  4542  1,000003E4h              1      Display_E				.btequ		p2_1
  4543  7,000003E4h              1      Display_D7				.btequ		p2_7
  4544  6,000003E4h              1      Display_D6				.btequ		p2_6
  4545  5,000003E4h              1      Display_D5				.btequ		p2_5
  4546  4,000003E4h              1      Display_D4				.btequ		p2_4
  4547                           1      
  4548  00000800h                1      DisplayTopAddress 		.equ		0800h
  4549  00000800h                1      BufferLine1				.equ		DisplayTopAddress + 0
  4550  00000808h                1      BufferLine2				.equ		DisplayTopAddress + 8
  4551  00000810h                1      WriteBufferLine1		.equ		DisplayTopAddress + 16
  4552  00000818h                1      WriteBufferLine2		.equ		DisplayTopAddress + 24
  4553  00000820h                1      BufferWritePos			.equ		DisplayTopAddress + 32
  4554  00000821h                1      BufferWriteLine			.equ		DisplayTopAddress + 33
  4555                           1      
  4556                           1      
  4557                           1      
  4558                           1      ;*********************************************************************
  4559                           1      ;     	***InitDisplay***
  4560                           1      ;	
  4561                           1      ;		Initializes the Display if nescessary.
  4562                           1      ;		
  4563                           1      ;		Needs no values set
  4564                           1      ;*********************************************************************	
  4565  A002B                    1      displayInit:	
  4566  A002B  C7F3E603          1   S  	mov.b #0F3h, pd2			;Init Port 2
  4567  A002F  B7E403            1   Z  	mov.b #00h, p2
  4568  A0032  7EBFC000          1      	btst cwr
  4569  A0036  6E52              1      	jnz Init_DisplayEnd
  4570  A0038  7E9FC000          1      	bset cwr
  4571  A003C  82                1   S  	push.b R0L
  4572  A003D  7543              1      	push.w R3			
  4573  A003F  75C32300          1      	mov.w #035, R3
  4574  A0043  F5A701            1   W  	JSR Long_Wait				;Wait 35ms	
  4575  A0046  C402              1   S  	mov.b #02h, R0L
  4576  A0048  F54E01            1   W  	JSR Write_Half_Command	
  4577  A004B  C402              1   S  	mov.b #02h, R0L
  4578  A004D  F54901            1   W  	JSR Write_Half_Command	
  4579  A0050  C40F              1   S  	mov.b #0Fh, R0L
  4580  A0052  F54401            1   W  	JSR Write_Half_Command	
  4581  A0055  D913              1   Q  	mov.w #01h,R3
  4582  A0057  F59301            1   W  	JSR Long_Wait	
  4583  A005A  B4                1   Z  	mov.b #00,R0L
  4584  A005B  F53B01            1   W  	JSR Write_Half_Command	
  4585  A005E  C40C              1   S  	mov.b #0Ch,R0L
  4586  A0060  F53601            1   W  	JSR Write_Half_Command	
  4587  A0063  D913              1   Q  	mov.w #01h,R3
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 075

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4588  A0065  F58501            1   W  	JSR Long_Wait		
  4589  A0068  B4                1   Z  	mov.b #00h,R0L
  4590  A0069  F52D01            1   W  	JSR Write_Half_Command	
  4591  A006C  C401              1   S  	mov.b #01h,R0L
  4592  A006E  F52801            1   W  	JSR Write_Half_Command	
  4593  A0071  D923              1   Q  	mov.w #02h,R3
  4594  A0073  F57701            1   W  	JSR Long_Wait		
  4595  A0076  B4                1   Z  	mov.b #00h,R0L
  4596  A0077  F51F01            1   W  	JSR Write_Half_Command	
  4597  A007A  C406              1   S  	mov.b #06h,R0L
  4598  A007C  F51A01            1   W  	JSR Write_Half_Command		
  4599  A007F  75C31000          1      	mov.w #010h,R3
  4600  A0083  F56701            1   W  	JSR Long_Wait
  4601  A0086  75D3              1      	pop.w R3
  4602  A0088  92                1   S  	pop.b R0L
  4603  A0089                    1      Init_DisplayEnd:
  4604  A0089  F5DE01            1   W  	JSR InitDisplayTimer
  4605  A008C  F3                1      	RTS
  4606                           1      	
  4607                           1      ;*********************************************************************
  4608                           1      ;     	***SetPos***
  4609                           1      ;	
  4610                           1      ;		Set the Cursor Position in the Buffer by Line and Pos
  4611                           1      ;		
  4612                           1      ;		Line in R0H (0/1) , Pos in R0L (0-7)
  4613                           1      ;*********************************************************************	
  4614  A008D                    1      displaySetPos:
  4615  A008D  E302              1   S  	cmp.b #02h,R0H
  4616  A008F  6F0B              1      	jpz EndOfBufferPosition
  4617  A0091  E408              1   S  	cmp.b #08h,R0L
  4618  A0093  6F07              1      	jpz EndOfBufferPosition
  4619  A0095  072108            1   S  	mov.b R0H,BufferWriteLine
  4620  A0098  032008            1   S  	mov.b R0L,BufferWritePos
  4621  A009B                    1      EndOfBufferPosition:
  4622  A009B  F3                1      	RTS
  4623                           1      	
  4624                           1      ;*********************************************************************
  4625                           1      ;     	***WriteString***
  4626                           1      ;	
  4627                           1      ;		Writes a string to the Buffer. The last Character is defined
  4628                           1      ;		by 0x0C.
  4629                           1      ;		If any characters are written out of the Buffer-Boundries, the
  4630                           1      ;		characters get lost.
  4631                           1      ;		Position has to be set previously
  4632                           1      ;		
  4633                           1      ;		Startaddress in A0
  4634                           1      ;*********************************************************************	
  4635  A009C                    1      displayWriteString:
  4636  A009C  CA                1   S  	push.w A1	
  4637  A009D  E7012108          1   S  	cmp.b #01h,BufferWriteLine
  4638  A00A1  6A1C              1      	jz WriteStringLine2
  4639  A00A3                    1      WriteStringLine1:
  4640  A00A3  AA0008            1   S  	mov.w #BufferLine1,A1
  4641  A00A6  A0F52008          1      	add.b BufferWritePos,A1
  4642  A00AA  7267              1      	mov.b [A0],[A1]
  4643  A00AC  B2                1      	inc.w A0
  4644  A00AD  87012008          1   S  	add.b #01h,BufferWritePos
  4645  A00B1  76860C            1      	cmp.b #0Ch,[A0]
  4646  A00B4  6A24              1      	jz WriteStringEnd
  4647  A00B6  E7082008          1   S  	cmp.b #08h,BufferWritePos
  4648  A00BA  6A1E              1      	jz WriteStringEnd
  4649  A00BC  FEE6              1   B  	jmp WriteStringLine1
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 076

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4650  A00BE                    1      WriteStringLine2:
  4651  A00BE  AA0808            1   S  	mov.w #BufferLine2,A1
  4652  A00C1  A0F52008          1      	add.b BufferWritePos,A1
  4653  A00C5  7267              1      	mov.b [A0],[A1]
  4654  A00C7  B2                1      	inc.w A0
  4655  A00C8  87012008          1   S  	add.b #01h,BufferWritePos
  4656  A00CC  76860C            1      	cmp.b #0Ch,[A0]
  4657  A00CF  6A09              1      	jz WriteStringEnd
  4658  A00D1  E7082008          1   S  	cmp.b #08h,BufferWritePos
  4659  A00D5  6A03              1      	jz WriteStringEnd
  4660  A00D7  FEE6              1   B  	jmp WriteStringLine2
  4661  A00D9                    1      WriteStringEnd:
  4662  A00D9  DA                1   S  	pop.w A1
  4663  A00DA  F3                1      	RTS
  4664                           1      	
  4665                           1      ;*********************************************************************
  4666                           1      ;     	***WriteChar***
  4667                           1      ;	
  4668                           1      ;		Writes a singel Char to the Buffer
  4669                           1      ;		Position has to be set previously
  4670                           1      ;		
  4671                           1      ;		R0L contains Character
  4672                           1      ;*********************************************************************	
  4673  A00DB                    1      displayWriteChar:
  4674  A00DB  C2                1   S  	push.w A0
  4675  A00DC  E7082008          1   S  	cmp.b #08h,BufferWritePos
  4676  A00E0  6F23              1      	jpz WriteCharEnd
  4677  A00E2  E7012108          1   S  	cmp.b #01h,BufferWriteLine
  4678  A00E6  6A10              1      	jz WriteCharLine2
  4679  A00E8                    1      WriteCharLine1:
  4680  A00E8  A20008            1   S  	mov.w #BufferLine1,A0
  4681  A00EB  A1F42008          1      	add.w BufferWritePos,A0
  4682  A00EF  7206              1      	mov.b R0L,[A0]
  4683  A00F1  87012008          1   S  	add.b #01h, BufferWritePos
  4684  A00F5  FE0E              1   B  	jmp WriteCharEnd
  4685  A00F7                    1      WriteCharLine2:
  4686  A00F7  A20808            1   S  	mov.w #BufferLine2,A0
  4687  A00FA  A1F42008          1      	add.w BufferWritePos,A0
  4688  A00FE  7206              1      	mov.b R0L,[A0]
  4689  A0100  87012008          1   S  	add.b #01h, BufferWritePos
  4690  A0104                    1      WriteCharEnd:
  4691  A0104  D2                1   S  	pop.w A0
  4692  A0105  F3                1      	RTS
  4693                           1      	
  4694                           1      ;*********************************************************************
  4695                           1      ;     	***ClearBuffer***
  4696                           1      ;	
  4697                           1      ;		Clears the Display Buffer. The Display will be cleared on the
  4698                           1      ;		next autoupdate or by calling ForceUpdate.
  4699                           1      ;		
  4700                           1      ;		Needs no values set
  4701                           1      ;*********************************************************************	
  4702  A0106                    1      displayClearBuffer:
  4703  A0106  C2                1   S  	push.w A0
  4704  A0107  82                1   S  	push.b R0L
  4705  A0108  A20008            1   S  	mov.w #BufferLine1,A0
  4706  A010B  B4                1   Z  	mov.b #0h,R0L
  4707  A010C                    1      ClearBufferLoop:
  4708  A010C  74C620            1      	mov.b #020h,[A0]
  4709  A010F  B2                1      	inc.w A0
  4710  A0110  A4                1      	inc.b R0L
  4711  A0111  E410              1   S  	cmp.b #016,R0L
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 077

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4712  A0113  6EF8              1      	jnz ClearBufferLoop
  4713  A0115  92                1   S  	pop.b R0L
  4714  A0116  D2                1   S  	pop.w A0	
  4715  A0117  F3                1      	RTS
  4716                           1      	
  4717                           1      ;*********************************************************************
  4718                           1      ;     	***ForceUpdate***
  4719                           1      ;	
  4720                           1      ;		Forces the Display to update it's Buffer.
  4721                           1      ;		
  4722                           1      ;		Needs no values set
  4723                           1      ;*********************************************************************	
  4724  A0118                    1      displayForceUpdate:
  4725  A0118  F5FB00            1   W  	JSR CopyBufferToWriteBuffer
  4726  A011B  F50F01            1   W  	JSR WriteBufferToDisplay
  4727  A011E  F53A01            1   W  	JSR RestartDisplayTimer
  4728  A0121  F3                1      	RTS
  4729                           1      	
  4730                           1      	
  4731                           1      ;*********************************************************************
  4732                           1      ;     	***display_int***
  4733                           1      ;	
  4734                           1      ;		Interrupt called by Timer B5.
  4735                           1      ;		This Interrupt updates the Display automatically.
  4736                           1      ;		Dont Call this Routine by yourself!
  4737                           1      ;*********************************************************************	
  4738  A0122                    1      int_displayupdate:
  4739  A0122  C2                1   S  	push.w A0
  4740  A0123  CA                1   S  	push.w A1
  4741  A0124  7540              1      	push.w R0
  4742  A0126  B4                1   Z  	mov.b #00h,R0L
  4743  A0127  A20008            1   S  	mov.w #BufferLine1,A0
  4744  A012A  AA1008            1   S  	mov.w #WriteBufferLine1,A1
  4745  A012D                    1      BufferDifferenceCheckLoop:
  4746  A012D  C067              1      	cmp.b [A0],[A1]
  4747  A012F  6E0A              1      	jnz	BufferDifferenceDetected
  4748  A0131  B2                1      	inc.w A0
  4749  A0132  BA                1      	inc.w A1
  4750  A0133  A4                1      	inc.b R0L
  4751  A0134  E410              1   S  	cmp.b #016,R0L
  4752  A0136  6A09              1      	jz int_displayupdateend	
  4753  A0138  FEF4              1   B  	jmp BufferDifferenceCheckLoop
  4754  A013A                    1      BufferDifferenceDetected:
  4755  A013A  F5D900            1   W  	JSR CopyBufferToWriteBuffer
  4756  A013D  F5ED00            1   W  	JSR WriteBufferToDisplay	
  4757  A0140                    1      int_displayupdateend:
  4758  A0140  75D0              1      	pop.w R0
  4759  A0142  DA                1   S  	pop.w A1
  4760  A0143  D2                1   S  	pop.w A0
  4761  A0144  FB                1      	reit	
  4762                           1      
  4763                           1      
  4764                           1      ;*********************************************************************
  4765                           1      ;*********************************************************************
  4766                           1      ;*********************************************************************
  4767                           1      ;     	***Helper-Functions***
  4768                           1      ;	
  4769                           1      ;	The following Functions are dedicated to driver-internal use only
  4770                           1      ;*********************************************************************	
  4771  A0145                    1      WaitWhileBusy:
  4772  A0145  D923              1   Q  	mov.w #02h,R3
  4773  A0147  F5A300            1   W  	JSR Long_Wait
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 078

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4774  A014A  F3                1      	RTS
  4775                           1      
  4776  A014B                    1      Clear_Display:
  4777  A014B  82                1   S  	push.b R0L
  4778  A014C  F5F8FF            1   W  	JSR WaitWhileBusy
  4779  A014F  C401              1   S  	mov.b #01h, R0L
  4780  A0151  F53400            1   W  	JSR Write_Command
  4781  A0154  92                1   S  	pop.b R0L
  4782  A0155  F3                1      	RTS
  4783                           1      	
  4784  A0156                    1      Return_Home:
  4785  A0156  82                1   S  	push.b R0L
  4786  A0157  F5EDFF            1   W  	JSR WaitWhileBusy
  4787  A015A  C402              1   S  	mov.b #02h,R0L
  4788  A015C  F52900            1   W  	JSR Write_Command
  4789  A015F  92                1   S  	pop.b R0L
  4790  A0160  F3                1      	RTS
  4791                           1      	
  4792  A0161                    1      SetDisplayPosition:	;R0H = Line, R0L = Position
  4793  A0161  E302              1   S  	cmp.b #02h,R0H
  4794  A0163  6F10              1      	jpz EndOfDisplayPosition
  4795  A0165  E408              1   S  	cmp.b #08h,R0L
  4796  A0167  6F0C              1      	jpz EndOfDisplayPosition
  4797  A0169  E301              1   S  	cmp.b #01h,R0H
  4798  A016B  6E03              1      	jnz WritePositionCommand
  4799  A016D  8440              1   S  	add.b #040h,R0L
  4800  A016F                    1      WritePositionCommand:
  4801  A016F  9C80              1   S  	or.b #080h,R0L
  4802  A0171  F51400            1   W  	JSR Write_Command	
  4803  A0174                    1      EndOfDisplayPosition:
  4804  A0174  F3                1      	RTS
  4805                           1      	
  4806  A0175                    1      Write_Character:	;Data in R0L
  4807  A0175  7E9F201F          1      	bset Display_RS
  4808  A0179  F5CBFF            1   W  	JSR WaitWhileBusy
  4809  A017C  F52800            1   W  	JSR Write_Upper_Nibble
  4810  A017F  F5C5FF            1   W  	JSR WaitWhileBusy
  4811  A0182  F54400            1   W  	JSR Write_Lower_Nibble
  4812                           1      	;JSR Write_Upper_Nibble
  4813  A0185  F3                1      	RTS
  4814                           1      
  4815  A0186                    1      Write_Command:			;Data in R0L
  4816  A0186  7E8F201F          1      	bclr Display_RS
  4817  A018A  F5BAFF            1   W  	JSR WaitWhileBusy
  4818  A018D  F51700            1   W  	JSR Write_Upper_Nibble
  4819  A0190  F5B4FF            1   W  	JSR WaitWhileBusy
  4820  A0193  F53300            1   W  	JSR Write_Lower_Nibble
  4821  A0196  F3                1      	RTS
  4822                           1      
  4823  A0197                    1      Write_Half_Command:		;Data in R0L
  4824  A0197  F57200            1   W  	JSR Short_Wait
  4825  A019A  7E8F201F          1      	bclr Display_RS
  4826  A019E  F5A6FF            1   W  	JSR WaitWhileBusy
  4827  A01A1  F52500            1   W  	JSR Write_Lower_Nibble
  4828  A01A4  F3                1      	RTS
  4829                           1      	
  4830  A01A5                    1      Write_Upper_Nibble: ;from R0L
  4831  A01A5  8A                1   S  	push.b R0H
  4832  A01A6  F56300            1   W  	JSR Short_Wait
  4833  A01A9  7E9F211F          1      	bset Display_E
  4834  A01AD  F55C00            1   W  	JSR Short_Wait
  4835  A01B0  0C                1   S  	mov.b R0L, R0H
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 079

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4836  A01B1  93F0              1   S  	and.b #0F0h, R0H
  4837  A01B3  970FE403          1   S  	and.b #0Fh, p2
  4838  A01B7  981FE403          1      	or.b R0H, p2
  4839  A01BB  F54E00            1   W  	JSR Short_Wait
  4840  A01BE  7E8F211F          1      	bclr Display_E
  4841  A01C2  F54700            1   W  	JSR Short_Wait
  4842  A01C5  9A                1   S  	pop.b R0H
  4843  A01C6  F3                1      	RTS
  4844                           1      	
  4845  A01C7                    1      Write_Lower_Nibble:	;from R0L
  4846  A01C7  8A                1   S  	push.b R0H
  4847  A01C8  F54100            1   W  	JSR Short_Wait
  4848  A01CB  7E9F211F          1      	bset Display_E
  4849  A01CF  F53A00            1   W  	JSR Short_Wait
  4850  A01D2  0C                1   S  	mov.b R0L, R0H
  4851  A01D3  E031              1      	rot.b #04h, R0H
  4852  A01D5  93F0              1   S  	and.b #0F0h, R0H
  4853  A01D7  970FE403          1   S  	and.b #0Fh, p2
  4854  A01DB  981FE403          1      	or.b R0H, p2
  4855  A01DF  F52A00            1   W  	JSR Short_Wait
  4856  A01E2  7E8F211F          1      	bclr Display_E
  4857  A01E6  F52300            1   W  	JSR Short_Wait
  4858  A01E9  9A                1   S  	pop.b R0H
  4859  A01EA  F3                1      	RTS
  4860                           1      
  4861  A01EB                    1      Long_Wait:						;Put ms value in R3	
  4862  A01EB  7540              1      	push.w R0
  4863  A01ED  7541              1      	push.w R1
  4864  A01EF  D900              1   Q  	mov.w #000h, R0
  4865  A01F1                    1      StartOfOuterIteration:
  4866  A01F1  C130              1      	cmp.w R3, R0				
  4867  A01F3  6F11              1      	jpz EndOfOuterIteration		
  4868  A01F5  D901              1   Q  	mov.w #0000h, R1			
  4869  A01F7                    1      StartOfInnerIteration:
  4870  A01F7  7781640A          1      	cmp.w #00A64h, R1			
  4871  A01FB  6F05              1      	jpz EndOfInnerIteration		
  4872  A01FD  C911              1   Q  	add.w #001h, R1				
  4873  A01FF  FEF7              1   B  	jmp StartOfInnerIteration	
  4874  A0201                    1      EndOfInnerIteration:			
  4875  A0201  C910              1   Q  	add.w #001h, R0				
  4876  A0203  FEED              1   B  	jmp StartOfOuterIteration	
  4877  A0205                    1      EndOfOuterIteration:
  4878  A0205  75D1              1      	pop.w R1
  4879  A0207  75D0              1      	pop.w R0					
  4880  A0209  F3                1      	RTS
  4881                           1      
  4882  A020A                    1      Short_Wait:
  4883  A020A  82                1   S  	push.b R0L
  4884  A020B  B4                1   Z  	mov.b #00h,R0L
  4885  A020C                    1      Short_Wait_Start:
  4886  A020C  04                1      	nop
  4887  A020D  A4                1      	inc.b R0L
  4888  A020E  E450              1   S  	cmp.b #50h,R0L
  4889  A0210  6EFB              1      	jnz Short_Wait_Start
  4890  A0212  92                1   S  	pop.b R0L
  4891  A0213  F3                1      	RTS
  4892                           1      	
  4893  A0214                    1      CopyBufferToWriteBuffer:
  4894  A0214  C2                1   S  	push.w A0
  4895  A0215  CA                1   S  	push.w A1
  4896  A0216  82                1   S  	push.b R0L
  4897  A0217  B4                1   Z  	mov.b #0,R0L
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 080

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4898  A0218  A20008            1   S  	mov.w #BufferLine1, A0
  4899  A021B  AA1008            1   S  	mov.w #WriteBufferLine1, A1
  4900  A021E                    1      CopyBufferLineLoop:
  4901  A021E  7267              1      	mov.b [A0],[A1]
  4902  A0220  B2                1      	inc.w A0
  4903  A0221  BA                1      	inc.w A1
  4904  A0222  A4                1      	inc.b R0L
  4905  A0223  E410              1   S  	cmp.b #16,R0L
  4906  A0225  6EF8              1      	jnz CopyBufferLineLoop
  4907  A0227  92                1   S  	pop.b R0L
  4908  A0228  DA                1   S  	pop.w A1
  4909  A0229  D2                1   S  	pop.w A0
  4910  A022A  F3                1      	RTS
  4911                           1      	
  4912  A022B                    1      WriteBufferToDisplay:
  4913  A022B  7540              1      	push.w R0
  4914  A022D  C2                1   S  	push.w A0
  4915  A022E  D900              1   Q  	mov.w #0000h,R0
  4916  A0230  F530FF            1   W  	JSR SetDisplayPosition
  4917  A0233  A21008            1   S  	mov.w #WriteBufferLine1, A0
  4918  A0236  B3                1   Z  	mov.b #00h,R0H
  4919  A0237                    1      WriteBufferLine1Loop:
  4920  A0237  7260              1      	mov.b [A0],R0L
  4921  A0239  F53BFF            1   W  	JSR Write_Character
  4922  A023C  B2                1      	inc.w A0
  4923  A023D  A3                1      	inc.b R0H
  4924  A023E  E308              1   S  	cmp.b #08h,R0H
  4925  A0240  6EF6              1      	jnz WriteBufferLine1Loop
  4926  A0242  75C00001          1      	mov.w #0100h,R0
  4927  A0246  F51AFF            1   W  	JSR SetDisplayPosition	
  4928  A0249  B3                1   Z  	mov.b #00h,R0H
  4929  A024A                    1      WriteBufferLine2Loop:
  4930  A024A  7260              1      	mov.b [A0],R0L
  4931  A024C  F528FF            1   W  	JSR Write_Character
  4932  A024F  B2                1      	inc.w A0
  4933  A0250  A3                1      	inc.b R0H
  4934  A0251  E308              1   S  	cmp.b #08h,R0H
  4935  A0253  6EF6              1      	jnz WriteBufferLine2Loop
  4936  A0255  D2                1   S  	pop.w A0
  4937  A0256  75D0              1      	pop.w R0
  4938  A0258  F3                1      	RTS
  4939                           1      	
  4940  A0259                    1      RestartDisplayTimer:
  4941  A0259  7E8F0718          1      	bclr tb5s
  4942  A025D  75CF14037C92      1      	mov.w #37500,tb5
  4943  A0263  7E9F0718          1      	bset tb5s
  4944  A0267  F3                1      	RTS
  4945                           1      
  4946  A0268                    1      InitDisplayTimer:	
  4947  A0268  75CF14037C92      1      	mov.w #37500,tb5
  4948  A026E  C7801D03          1   S  	mov.b #80h,tb5mr
  4949  A0272  C7044500          1   S  	mov.b #04h,tb5ic
  4950  A0276  7E9F0718          1      	bset tb5s
  4951  A027A  F3                1      	RTS
  4952                                  	.include clockdriver.inc
  4953                           1      ;*********************************************************************
  4954                           1      ;     	***Clock Driver for M16C65***
  4955                           1      ;
  4956                           1      ;	Author:		Martin Burger
  4957                           1      ;	Date:		1.11.2014
  4958                           1      ;	Version:	1.0
  4959                           1      ;	
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 081

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  4960                           1      ;	This driver is customized for the M16C65 Development-Board.
  4961                           1      ;	It configures the Controller to 8MHz and multiplies via the
  4962                           1      ;	PLL to 24MHz.
  4963                           1      ;	All internal Peripherals run on 24MHz
  4964                           1      ;	Baseclock f1 for Timers is 24MHz
  4965                           1      ;
  4966                           1      ;	Usage:
  4967                           1      ;	run subroutine: clockInit
  4968                           1      ;	
  4969                           1      ;*********************************************************************
  4970                           1      
  4971  A027B                    1      clockInit:
  4972  A027B  7E9F5000          1      	bset prc0
  4973  A027F  97DB1C00          1   S  	and.b #0dbh, plc0 		;Set PLL Register
  4974  A0283  7E9F5000          1      	bset prc0
  4975  A0287  9F931C00          1   S  	or.b #093h, plc0
  4976  A028B  7E9F5000          1      	bset prc0
  4977  A028F  973F0600          1   S  	and.b #03Fh, cm0		;Set Clock Control Register 0
  4978  A0293  7E9F5000          1      	bset prc0
  4979  A0297  973F0700          1   S  	and.b #03Fh, cm1		;Set Clock Control Register 1
  4980  A029B  7E9F5000          1      	bset prc0
  4981  A029F  9F020700          1   S  	or.b #02h, cm1
  4982  A02A3  7E9F5000          1      	bset prc0
  4983  A02A7  97FD0C00          1   S  	and.b #0fdh, cm2		;Set Clock Control Register 2	
  4984  A02AB  F3                1      	RTS
  4985                           1      	
  4986                                  
  4987                                  
  4988  A02AC                           ProgramStart:
  4989                                  
  4990                                  ;*********************************************************************
  4991                                  ;
  4992                                  ;     *** Initialization ***
  4993                                  ;
  4994                                  ;*********************************************************************	
  4995  A02AC  F5CEFF                W  	JSR clockInit
  4996  A02AF  F57BFD                W  	JSR displayInit
  4997                                  
  4998                                  	;00000100 => 0x04 ; UART Clock select register
  4999  A02B2  C7045202              S  	mov.b #04h, uclksel0
  5000                                  
  5001                                  ;*********************************************************************
  5002                                  ;
  5003                                  ;     *** Programm ***
  5004                                  ;
  5005                                  ;*********************************************************************	
  5006                                  	
  5007  A02B6                           Loop:	
  5008  A02B6  04                       	nop
  5009  A02B7  04                       	nop
  5010  A02B8  04                       	nop
  5011  A02B9  FEFC                  B  	jmp Loop
  5012                                  
  5013                                  
  5014                                  ;*********************************************************************
  5015                                  ;
  5016                                  ;     *** Interrupts ***
  5017                                  ;
  5018                                  ;*********************************************************************	
  5019                                  
  5020                                  
  5021                                  
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 082

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  5022                                  
  5023                                  ; dummy interrupt function
  5024                                  ;---------------------------------------------------------------------
  5025                                  
  5026  A02BB                           dummy_int:
  5027  A02BB  FB                       		reit
  5028                                  
  5029                                  ; Interrupt Vektoren
  5030                                  ;---------------------------------------------------------------------
  5031                                  	.include IRQ_Vect.inc
  5032                           1      ;=====================================================================
  5033                           1      ; Interrupt Vektoren
  5034                           1      ;---------------------------------------------------------------------
  5035                           1      
  5036                           1      ;---------------------------------------------------------------------
  5037                           1      ; variable vector section
  5038                           1      ;---------------------------------------------------------------------
  5039                           1      	.section	vector,ROMDATA
  5040  FF000                    1      	.org	VECTOR_ADR
  5041                           1      
  5042  FF000  BB020A00          1      	.lword	dummy_int		; vector  0  BRK
  5043  FF004  BB020A00          1      	.lword	dummy_int		; vector  1
  5044  FF008  BB020A00          1      	.lword	dummy_int		; vector  2  /INT7
  5045  FF00C  BB020A00          1      	.lword	dummy_int		; vector  3  /INT6
  5046  FF010  BB020A00          1      	.lword	dummy_int		; vector  4  /INT3
  5047  FF014  22010A00          1      	.lword	int_displayupdate	; vector  5  Timer B5
  5048  FF018  BB020A00          1      	.lword	dummy_int		; vector  6  Timer B4
  5049                           1      				;	   UART1 start/stop condition detection
  5050                           1      				;	   Bus collision detection
  5051  FF01C  BB020A00          1      	.lword	dummy_int		; vector  7  Timer B3
  5052                           1      				;            UART0 start/stop condition detection
  5053                           1      				;	   bus collision detection
  5054  FF020  BB020A00          1      	.lword	dummy_int		; vector  8  SI/O4
  5055                           1      				;	   /INT5
  5056  FF024  BB020A00          1      	.lword	dummy_int		; vector  9  SI/O3
  5057                           1      				;	   /INT4
  5058  FF028  BB020A00          1      	.lword	dummy_int		; vector 10  UART2 start/stop condition detection
  5059                           1      				;	   Bus collision detection
  5060  FF02C  BB020A00          1      	.lword	dummy_int		; vector 11  DMA0
  5061  FF030  BB020A00          1      	.lword	dummy_int		; vector 12  DMA1
  5062  FF034  BB020A00          1      	.lword	dummy_int		; vector 13  Key input interrupt
  5063  FF038  BB020A00          1      	.lword	dummy_int		; vector 14  A/D Converter
  5064  FF03C  BB020A00          1      	.lword	dummy_int		; vector 15  UART2 transmit
  5065                           1      				;	   NACK2
  5066  FF040  BB020A00          1      	.lword	dummy_int		; vector 16  UART2 receive
  5067                           1      				;	   ACK2
  5068  FF044  BB020A00          1      	.lword	dummy_int		; vector 17  UART0 transmit
  5069                           1      				;	   NACK0
  5070  FF048  BB020A00          1      	.lword	dummy_int		; vector 18  UART0 receive
  5071                           1      				;	   ACK0
  5072  FF04C  BB020A00          1      	.lword	dummy_int		; vector 19  UART1 transmit
  5073                           1      				;	   NACK1
  5074  FF050  BB020A00          1      	.lword	dummy_int		; vector 20  UART1 receive
  5075                           1      				;	   ACK1
  5076  FF054  BB020A00          1      	.lword	dummy_int		; vector 21  Timer A0
  5077  FF058  BB020A00          1      	.lword	dummy_int		; vector 22  Timer A1
  5078  FF05C  BB020A00          1      	.lword	dummy_int		; vector 23  Timer A2
  5079  FF060  BB020A00          1      	.lword	dummy_int		; vector 24  Timer A3
  5080  FF064  BB020A00          1      	.lword	dummy_int		; vector 25  Timer A4
  5081  FF068  BB020A00          1      	.lword	dummy_int		; vector 26  Timer B0
  5082  FF06C  BB020A00          1      	.lword	dummy_int		; vector 27  Timer B1
  5083  FF070  BB020A00          1      	.lword	dummy_int		; vector 28  Timer B2
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 083

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  5084  FF074  BB020A00          1      	.lword	dummy_int		; vector 29  /Int0
  5085  FF078  BB020A00          1      	.lword	dummy_int		; vector 30  /Int1
  5086  FF07C  BB020A00          1      	.lword	dummy_int		; vector 31  /Int2
  5087  FF080  BB020A00          1      	.lword	dummy_int		; vector 32  
  5088  FF084  BB020A00          1      	.lword	dummy_int		; vector 33  
  5089  FF088  BB020A00          1      	.lword	dummy_int		; vector 34 
  5090  FF08C  BB020A00          1      	.lword	dummy_int		; vector 35 
  5091  FF090  BB020A00          1      	.lword	dummy_int		; vector 36
  5092  FF094  BB020A00          1      	.lword	dummy_int		; vector 37 
  5093  FF098  BB020A00          1      	.lword	dummy_int		; vector 38
  5094  FF09C  BB020A00          1      	.lword	dummy_int		; vector 39
  5095  FF0A0  BB020A00          1      	.lword	dummy_int		; vector 40 
  5096  FF0A4  BB020A00          1      	.lword	dummy_int		; vector 41  DMA2
  5097  FF0A8  BB020A00          1      	.lword	dummy_int		; vector 42  DMA3
  5098  FF0AC  BB020A00          1      	.lword	dummy_int		; vector 43  UART5 start/stop condition detection
  5099                           1      				;	   bus collision detection
  5100                           1      				;	   CEC1
  5101  FF0B0  BB020A00          1      	.lword	dummy_int		; vector 44  UART5 transmit
  5102                           1      				;	   NACK5
  5103                           1      				;	   CEC2
  5104  FF0B4  BB020A00          1      	.lword	dummy_int		; vector 45  UART5 receive
  5105                           1      				;	   ACK5
  5106  FF0B8  BB020A00          1      	.lword	dummy_int		; vector 46  UART6 start/stop condition detection
  5107                           1      				;	   Bus collision detection
  5108                           1      				;	   Real-time clock period
  5109  FF0BC  BB020A00          1      	.lword	dummy_int 	; vector 47  UART6 transmit
  5110                           1      				;	   NACK6
  5111                           1      				;	   Real-time clock compare
  5112  FF0C0  BB020A00          1      	.lword	dummy_int 	; vector 48  UART6 receive
  5113                           1      				;	   ACK6
  5114  FF0C4  BB020A00          1      	.lword	dummy_int 	; vector 49  UART7 start/stop condition detection
  5115                           1      				;	   Bus collision detection
  5116                           1      				;	   Remote control 0
  5117  FF0C8  BB020A00          1      	.lword	dummy_int 	; vector 50  UART7 transmit
  5118                           1      				;	   NACK7
  5119                           1      				;	   Remote Control 1
  5120  FF0CC  BB020A00          1      	.lword	dummy_int 	; vector 51  UART7 receive
  5121                           1      				;	   ACK7
  5122  FF0D0  BB020A00          1      	.lword	dummy_int 	; vector 52
  5123  FF0D4  BB020A00          1      	.lword	dummy_int 	; vector 53
  5124  FF0D8  BB020A00          1      	.lword	dummy_int 	; vector 54
  5125  FF0DC  BB020A00          1      	.lword	dummy_int 	; vector 55
  5126  FF0E0  BB020A00          1      	.lword	dummy_int 	; vector 56
  5127  FF0E4  BB020A00          1      	.lword	dummy_int 	; vector 57
  5128  FF0E8  BB020A00          1      	.lword	dummy_int 	; vector 58
  5129  FF0EC  BB020A00          1      	.lword	dummy_int 	; vector 59  I2C-bus interface interrupt
  5130  FF0F0  BB020A00          1      	.lword	dummy_int 	; vector 60
  5131  FF0F4  BB020A00          1      	.lword	dummy_int 	; vector 61  SCL/SDA interrupt
  5132  FF0F8  BB020A00          1      	.lword	dummy_int 	; vector 62
  5133  FF0FC  BB020A00          1      	.lword	dummy_int 	; vector 63
  5134                           1      
  5135                           1      
  5136                           1      ;---------------------------------------------------------------------
  5137                           1      ; fixed vector section
  5138                           1      ;---------------------------------------------------------------------
  5139                           1      	.section	fvector,ROMDATA
  5140  FFFDC                    1      	.org	0fffdcH
  5141                           1      
  5142  FFFDC  BB020A00          1      UDI:	.lword	dummy_int
  5143                           1      
  5144  FFFE0                    1      OVER_FLOW:
  5145  FFFE0  BB020A00          1      	.lword	dummy_int
* R8C/Tiny,M16C/60 SERIES ASSEMBLER *   SOURCE LIST       Tue Dec 02 20:52:39 2014  PAGE 084

  SEQ.  LOC.   OBJ.              0XMSDA ....*....SOURCE STATEMENT....7....*....8....*....9....*....0....*....1....*....2....*....3....*....4....*....5....*....6....*....7....*....8....*....9....*....0

  5146                           1      
  5147  FFFE4  BB020A00          1      BRKI:	.lword	dummy_int
  5148                           1      
  5149  FFFE8                    1      ADDRESS_MATCH:
  5150  FFFE8  BB020A00          1      	.lword	dummy_int
  5151                           1      
  5152  FFFEC                    1      SINGLE_STEP:
  5153  FFFEC  BB020A00          1      	.lword	dummy_int
  5154                           1      
  5155  FFFF0  BB020A00          1      WDT:	.lword	dummy_int
  5156                           1      
  5157  FFFF4                    1      DBC:
  5158  FFFF4  BB020A00          1      	.lword	dummy_int
  5159                           1      
  5160  FFFF8                    1      NMI:
  5161  FFFF8  BB020A00          1      	.lword	dummy_int
  5162                           1      
  5163  FFFFC  00000A00          1      RESET:	.lword	start
  5164                           1      
  5165                           1      
  5166                           1      ;=====================================================================
  5167                           1      ; ID code & Option function select register
  5168                           1      ;---------------------------------------------------------------------
  5169                           1      ; ID code check function
  5170                           1      		.id "#FFFFFFFFFFFFFF"
  5171                           1      
  5172                           1      ; option function select register
  5173                           1      		.ofsreg	0FFH
  5174                                  		
  5175                                  
  5176                                  .End	

Information List

TOTAL ERROR(S)    00000
TOTAL WARNING(S)  00000
TOTAL LINE(S)     05176   LINES

Section List

Attr        Size          Name
CODE     0000700(002BCH)  program
ROMDATA  0000256(00100H)  vector
ROMDATA  0000036(00024H)  fvector
