impl_lib: AAA_bootstrap_diff
impl_cell: AAAbootstrap
root_dir: gen_outputs/skywater130_bag3_sar_adc/bootstrap_diff
lay_class: skywater130_bag3_sar_adc.layout.bootstrap_simple.BootstrapDiff_simple

params:
  sampler_params:
    swap_inout: True
    fast_on: &fast False
    dum_sampler: &dum False
    has_buf: &buf False
    top_layer: 4
    tr_widths: &tr_w
      sig: {2: 1}
      clk: {2: 1}
      sup: {2: 4}
      cap: {2: 1, 3: 2, 4: 4, 5: 4}
    tr_spaces: &tr_sp
      !!python/tuple ['cap', 'cap']: {3: 0, 4: 1}
    seg_dict: &seg
      cap_p: 24
      cap_p_aux: 0
      on_p: 20
      inv_p_vg2: 2
      inv_n0_vg2: 2
      inv_n1_vg2: 2
      buf_n: [2, 4]
      buf_p: [2, 4]
      inv_n: 4
      inv_p: 16
      mid: 8
      # segment in nmos part
      sampler: [16]
      on_n: 20
      off1: 20
      off0: 12
      cap_n: 12
    nwl_params:
      has_buf: *buf
      seg_dict: *seg
      pinfo:
        tiles:
          - name: ptap_tile
            flip: True
          - name: logic_tile
            flip: False
          - name: ntap_tile
          - name: nwl_tile
          - name: ntap_tile
        tile_specs:
          arr_info:
            lch: 30
            top_layer: 4
            tr_widths: *tr_w
            tr_spaces: *tr_sp
          place_info:
            ntap_tile:
              priority: 2
              top_mirror: False
              bot_mirror: False
              row_specs:
                - mos_type: ntap
                  width: 84
                  threshold: standard
                  top_wires: []
                  bot_wires:
                    data: ['sup']
                    align: UPPER_COMPACT
                  flip: True
            ptap_tile:
              priority: 2
              top_mirror: False
              bot_mirror: False
              row_specs:
                - mos_type: ptap
                  width: 84
                  threshold: standard
                  top_wires: []
                  bot_wires:
                    data: ['sup']
                    align: UPPER_COMPACT
                  flip: True
            nwl_tile:
              priority: 1
              top_mirror: False
              bot_mirror: False
              row_specs:
                - mos_type: nch
                  width: 84
                  threshold: standard
                  top_wires: ['clk<0:1>']
                  bot_wires: ['sig<0:1>']
                  flip: True
                - mos_type: pch
                  width: 110
                  threshold: standard
                  bot_wires:
                    data: ['sig', 'clk']
                  #                  align: LOWER_COMPACT
                  top_wires:
                    data: ['sig', 'cap', 'sup']
            logic_tile:
              priority: 1
              bot_mirror: False
              top_mirror: False
              row_specs:
                - mos_type: nch
                  width: 84
                  threshold: standard
                  bot_wires: ['sig<0:2>']
                  top_wires: ['sig<0:1>']
                  flip: True
                - mos_type: pch
                  width: 110
                  threshold: standard
                  bot_wires: ['sig<0:1>']
                  top_wires: ['sig<0:1>']
          abut_list:
            - [[nwl_tile, 1], [ntap_tile, 0]]
            - [[ptap_tile, 1], [nwl_tile, 0]]
            - [[logic_tile, 1], [ntap_tile, 0]]
            - [[ptap_tile, 1], [logic_tile, 0]]
    nmos_params:
      seg_dict: *seg
      dum_sampler: *dum
      fast_on: *fast
      break_outputs: False
      sampler_params:
       m_list: [1]
       nbits: 4
       sampler_unit_params:
         ridx_n: 1
         seg: 64
         w_n: 84
      pinfo:
        tiles:
          - name: ptap_tile
          - name: sampler_tile
          - name: off_tile
          - name: ptap_tile
        tile_specs:
          arr_info:
            lch: 30
            top_layer: 4
            tr_widths: *tr_w
            tr_spaces: *tr_sp
          place_info:
            ptap_tile:
              priority: 3
              top_mirror: False
              bot_mirror: True
              row_specs:
                - mos_type: ptap
                  width: 110
                  threshold: standard
                  top_wires: []
                  bot_wires:
                    data: ['sup']
                    align: LOWER_COMPACT
                  flip: True
            sampler_tile:
              priority: 1
              top_mirror: False
              bot_mirror: False
              row_specs:
                - mos_type: nch
                  width: 84
                  threshold: standard
                  # bot_wires: []
                  # top_wires:
                  #   data: ['sig<2:0>']
   #                      shared: ['sig']
                  bot_wires:
                    data: ['sig<0:1>']
                    shared: ['sig']
                  top_wires: ['clk']
                  flip: True
                - mos_type: nch
                  width: 84
                  threshold: standard
                  bot_wires:
                    data: ['sig<0:2>']
   #                shared: ['sig']
                  top_wires: [['clk', G_MATCH]]
                  flip: True
            off_tile:
              priority: 2
              top_mirror: False
              bot_mirror: False
              row_specs:
                - mos_type: nch
                  width: 84
                  threshold: standard
                  bot_wires: ['clk', 'sup']
                  top_wires: ['sig<0:1>']
                - mos_type: nch
                  width: 84
                  threshold: standard
                  bot_wires: ['clk']
                  top_wires:
                    data: ['sig']
          abut_list:
            - [[sampler_tile, 1], [off_tile, 0]]
            - edges: [[off_tile, 1], [ptap_tile, 0]]
    cap_params:
      ny: 4
      width: &cap_width 2200
      ratio: 1
      height: &cap_height 4800
      cap_config:
        top_layer: 4
        bot_layer: 3 
        num_rows: 1
        num_cols: 1
        dum_col_l: 0
        unit_height: *cap_height
        unit_width: *cap_width
        rotateable: True
        mim_type: '34'
        has_res_metal: False
    #    cap: 317e-18

    # mom_params:
    #   bot_layer: 1
    #   top_layer: 5
    #   width: 7
    #   height: 0
    #   margin: 200
    #   port_tr_w: 2
    #   half_blk_x: False
    #   half_blk_y: False
    #   fill_dummy: False