{
    "DESIGN_NAME": "DSP",
    "VERILOG_FILES": [
        "dir::src/*.v",
        "dir::src/DSP_top/*.v",
        "dir::src/DSP_bot/*.v"
    ],
    "SYNTH_STRATEGY": "DELAY 0",
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "//": "seems important",
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "//": "seems important",
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "//": "seems important",
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "//": "seems important",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 223.5 450",

    "FP_IO_VEXTEND": 0.2,
   "FP_IO_HEXTEND": 0.2,
   
    "CLOCK_PERIOD": "40",
    "CLOCK_PORT": "UserCLK",
    "RUN_CTS": 1,
    "CELL_PAD": 4,
    "RUN_LINTER": 0,
    "GRT_OBS": "met5 0 0 223.5 453.5",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    "PDK": "sky130A",
    "PDK_ROOT": "/home/asma/Desktop/open_eFPGA/dependencies/pdks/",
    "SYNTH_NO_FLAT": "1",
    "DESIGN_IS_CORE": 0,
    "FP_PDN_CORE_RING": 0,
    "GLB_RT_MAXLAYER": "met4",
    "SYNTH_LATCH_MAP": "dir::gate_map.v",
    "BASE_SDC_FILE": "dir::DSP.sdc",
    "FP_IO_VLENGTH": 4,
    "FP_IO_HLENGTH": 4,
    "FP_IO_HTHICKNESS_MULT": 2,
    "FP_IO_VTHICKNESS_MULT": 2,
    "ROUTING_CORES": 12,
    "TOP_MARGIN_MULT": 2,
    "BOTTOM_MARGIN_MULT": 2,
    "FP_IO_MODE": 0,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "VDD_PINS": "vccd1",
    "GND_PINS": "vssd1"
}
