$date
	Sat Oct 22 22:45:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#243666
b1110 &
b1110 %
1$
b1110 !
1"
#243667
0"
#243670
b111 &
b111 %
#243674
b10110 &
b10110 %
#243678
b1011 &
b1011 %
#243682
b100010 &
b100010 %
#243686
b10001 &
b10001 %
#243690
b110100 &
b110100 %
#243694
b11010 &
b11010 %
#243698
b1101 &
b1101 %
#243702
b101000 &
b101000 %
#243706
b10100 &
b10100 %
#243710
b1010 &
b1010 %
#243714
b101 &
b101 %
#243718
b10000 &
b10000 %
#243722
b1000 &
b1000 %
#243726
b100 &
b100 %
#243730
b10 &
b10 %
#243734
b1 &
1#
b1 %
#243738
b0 &
b0 %
0#
0$
#1292699
b1 !
1"
#1292702
b1 &
b1 %
1$
#1292703
0"
#1292706
1#
#1292710
b0 &
0#
b0 %
0$
#2251120
b10110 !
1"
#2251122
b10110 &
b10110 %
1$
#2251123
0"
#2251126
b1011 &
b1011 %
#2251130
b100010 &
b100010 %
#2251134
b10001 &
b10001 %
#2251138
b110100 &
b110100 %
#2251142
b11010 &
b11010 %
#2251146
b1101 &
b1101 %
#2251150
b101000 &
b101000 %
#2251154
b10100 &
b10100 %
#2251158
b1010 &
b1010 %
#2251162
b101 &
b101 %
#2251166
b10000 &
b10000 %
#2251170
b1000 &
b1000 %
#2251174
b100 &
b100 %
#2251178
b10 &
b10 %
#2251182
b1 &
1#
b1 %
#2251186
b0 &
b0 %
0#
0$
#4500012
