// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception2501[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception2549[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 512, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<369>;
	.reg .b16 	%rs<97>;
	.reg .b32 	%r<3549>;
	.reg .f32 	%f<752>;
	.reg .b64 	%rd<432>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r298, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd59, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r307, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r307, 34943;
	@%p2 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L20
	ld.param.u64 	%rd60, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r299, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 9;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	mov.u32 	%r5, %tid.x;
	or.b32  	%r308, %r4, %r5;
	or.b32  	%r309, %r308, %r2;
	mul.wide.u32 	%rd67, %r309, 4;
	add.s64 	%rd6, %rd60, %rd67;
	mov.u32 	%r310, 1;
	st.global.u32 	[%rd6], %r310;
	setp.gt.u32 	%p3, %r299, 4095;
	@%p3 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r300, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r300, %r299;
	setp.gt.s32 	%p5, %r300, 8191;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r301, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r300, %r299;
	and.b32  	%r311, %r6, 63;
	setp.ne.s32 	%p7, %r311, 0;
	setp.gt.u32 	%p8, %r301, 511;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r302, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p10, %r302, %r301;
	setp.lt.s32 	%p11, %r302, 1024;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass40
	sub.s32 	%r312, %r302, %r301;
	mul.hi.s32 	%r313, %r6, 1374389535;
	shr.u32 	%r314, %r313, 31;
	shr.s32 	%r315, %r313, 3;
	add.s32 	%r316, %r315, %r314;
	setp.eq.s32 	%p13, %r312, %r316;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L261
	ld.param.u32 	%r303, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r303, 0;
	@%p14 bra 	$L__BB0_13;
// %bb.9:                               // %L263
	ld.param.u32 	%r304, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p15, %r304, %r303;
	setp.gt.s32 	%p16, %r304, 512;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
// %bb.10:                              // %L273
	ld.param.u32 	%r305, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r304, %r303;
	and.b32  	%r317, %r7, 7;
	setp.ne.s32 	%p18, %r317, 0;
	setp.lt.s32 	%p19, %r305, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_13;
// %bb.11:                              // %L279
	ld.param.u32 	%r306, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p21, %r306, %r305;
	setp.gt.s32 	%p22, %r306, 512;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_13;
// %bb.12:                              // %L289
	sub.s32 	%r318, %r306, %r305;
	and.b32  	%r319, %r318, 7;
	setp.eq.s32 	%p24, %r319, 0;
	setp.eq.s32 	%p25, %r318, %r7;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_197;
	bra.uni 	$L__BB0_13;
$L__BB0_197:                            // %pass149
	and.b32  	%r144, %r5, 3;
	shr.u32 	%r145, %r5, 2;
	mul.lo.s32 	%r320, %r144, %r145;
	and.b32  	%r321, %r320, 7;
	cvt.rn.f32.s32 	%f185, %r321;
	mov.f32 	%f186, 0f40800000;
	div.approx.f32 	%f151, %f185, %f186;
	abs.f32 	%f750, %f151;
	setp.lt.f32 	%p27, %f750, 0f40000000;
	mov.f32 	%f703, 0f40000000;
	setp.gtu.f32 	%p364, %f750, 0f4B800000;
	mov.f32 	%f746, %f750;
	@%p27 bra 	$L__BB0_209;
// %bb.198:
	@%p364 bra 	$L__BB0_205;
	bra.uni 	$L__BB0_199;
$L__BB0_205:
	mov.b32 	%r147, %f750;
	and.b32  	%r322, %r147, 8388607;
	or.b32  	%r3502, %r322, 1065353216;
	mov.b32 	%f745, %r3502;
	add.s32 	%r323, %r147, -1073741824;
	and.b32  	%r3503, %r323, -8388608;
	setp.eq.s32 	%p34, %r3503, 0;
	@%p34 bra 	$L__BB0_208;
// %bb.206:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f196, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f195,%f196;
	// end inline asm
$L__BB0_207:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r324, %r3503, 192937984;
	add.s32 	%r325, %r3502, %r324;
	mov.b32 	%f197, %r325;
	mul.f32 	%f198, %f195, %f197;
	sub.f32 	%f199, %f197, %f198;
	fma.rn.f32 	%f200, %f199, %f195, %f198;
	sub.f32 	%f201, %f197, %f200;
	fma.rz.f32 	%f202, %f201, %f195, %f200;
	cvt.rzi.f32.f32 	%f203, %f202;
	sub.f32 	%f745, %f197, %f203;
	sub.s32 	%r3503, %r3503, %r324;
	mov.b32 	%r3502, %f745;
	setp.ne.s32 	%p35, %r3503, 0;
	setp.ne.s32 	%p36, %r3502, 0;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB0_207;
$L__BB0_208:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p38, %r147, 2139095039;
	selp.f32 	%f204, 0f7FFFFFFF, 0f4B800000, %p38;
	mul.f32 	%f205, %f745, 0f34000000;
	mul.f32 	%f746, %f204, %f205;
	bra.uni 	$L__BB0_209;
$L__BB0_199:                            // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f188, %f750, %f703;
	cvt.rzi.f32.f32 	%f744, %f188;
	fma.rn.f32 	%f154, %f744, 0fC0000000, %f750;
	mov.b32 	%r146, %f154;
	setp.lt.u32 	%p29, %r146, 1073741824;
	@%p29 bra 	$L__BB0_204;
// %bb.200:
	setp.lt.u32 	%p30, %r146, -2147483647;
	@%p30 bra 	$L__BB0_202;
// %bb.201:
	add.f32 	%f193, %f744, 0fBF800000;
	setp.lt.f32 	%p33, %f154, 0fC0000000;
	add.f32 	%f194, %f193, 0fBF800000;
	selp.f32 	%f744, %f194, %f193, %p33;
	bra.uni 	$L__BB0_204;
$L__BB0_202:
	add.f32 	%f744, %f744, 0f3F800000;
	setp.ltu.f32 	%p31, %f154, 0f40800000;
	@%p31 bra 	$L__BB0_204;
// %bb.203:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f189, %f744, 0f3F800000;
	fma.rn.f32 	%f191, %f703, 0fC0400000, %f154;
	setp.ge.f32 	%p32, %f191, 0f00000000;
	add.f32 	%f192, %f189, 0f3F800000;
	selp.f32 	%f744, %f192, %f189, %p32;
$L__BB0_204:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f746, %f744, 0fC0000000, %f750;
$L__BB0_209:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f206, %f746;
	setp.gtu.f32 	%p39, %f206, 0f7F800000;
	mov.b32 	%r326, %f151;
	and.b32  	%r154, %r326, -2147483648;
	@%p39 bra 	$L__BB0_211;
// %bb.210:
	mov.b32 	%r327, %f746;
	or.b32  	%r328, %r154, %r327;
	mov.b32 	%f746, %r328;
$L__BB0_211:                            // %__nv_fmodf.exit
	shl.b32 	%r157, %r5, 1;
	and.b32  	%r343, %r157, 2;
	mul.lo.s32 	%r158, %r343, %r145;
	cvt.rn.f32.s32 	%f239, %r158;
	mov.f32 	%f240, 0f41800000;
	div.approx.f32 	%f168, %f239, %f240;
	abs.f32 	%f726, %f168;
	setp.lt.f32 	%p47, %f726, 0f40000000;
	setp.gtu.f32 	%p365, %f726, 0f4B800000;
	mov.f32 	%f706, %f726;
	@%p47 bra 	$L__BB0_25;
// %bb.14:
	@%p365 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f726;
	and.b32  	%r344, %r9, 8388607;
	or.b32  	%r3468, %r344, 1065353216;
	mov.b32 	%f705, %r3468;
	add.s32 	%r345, %r9, -1073741824;
	and.b32  	%r3469, %r345, -8388608;
	setp.eq.s32 	%p54, %r3469, 0;
	@%p54 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i2328.preheader
	mov.f32 	%f250, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f249,%f250;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i2328
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r346, %r3469, 192937984;
	add.s32 	%r347, %r3468, %r346;
	mov.b32 	%f251, %r347;
	mul.f32 	%f252, %f249, %f251;
	sub.f32 	%f253, %f251, %f252;
	fma.rn.f32 	%f254, %f253, %f249, %f252;
	sub.f32 	%f255, %f251, %f254;
	fma.rz.f32 	%f256, %f255, %f249, %f254;
	cvt.rzi.f32.f32 	%f257, %f256;
	sub.f32 	%f705, %f251, %f257;
	sub.s32 	%r3469, %r3469, %r346;
	mov.b32 	%r3468, %f705;
	setp.ne.s32 	%p55, %r3469, 0;
	setp.ne.s32 	%p56, %r3468, 0;
	and.pred  	%p57, %p55, %p56;
	@%p57 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i2330
	setp.gt.u32 	%p58, %r9, 2139095039;
	selp.f32 	%f258, 0f7FFFFFFF, 0f4B800000, %p58;
	mul.f32 	%f259, %f705, 0f34000000;
	mul.f32 	%f706, %f258, %f259;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i2307
	div.approx.f32 	%f242, %f726, %f703;
	cvt.rzi.f32.f32 	%f704, %f242;
	fma.rn.f32 	%f2, %f704, 0fC0000000, %f726;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p49, %r8, 1073741824;
	@%p49 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p50, %r8, -2147483647;
	@%p50 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f247, %f704, 0fBF800000;
	setp.lt.f32 	%p53, %f2, 0fC0000000;
	add.f32 	%f248, %f247, 0fBF800000;
	selp.f32 	%f704, %f248, %f247, %p53;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f704, %f704, 0f3F800000;
	setp.ltu.f32 	%p51, %f2, 0f40800000;
	@%p51 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i2311
	add.f32 	%f243, %f704, 0f3F800000;
	fma.rn.f32 	%f245, %f703, 0fC0400000, %f2;
	setp.ge.f32 	%p52, %f245, 0f00000000;
	add.f32 	%f246, %f243, 0f3F800000;
	selp.f32 	%f704, %f246, %f243, %p52;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i2314
	fma.rn.f32 	%f706, %f704, 0fC0000000, %f726;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i2333
	abs.f32 	%f260, %f706;
	setp.gtu.f32 	%p59, %f260, 0f7F800000;
	mov.b32 	%r348, %f168;
	and.b32  	%r16, %r348, -2147483648;
	@%p59 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r349, %f706;
	or.b32  	%r350, %r16, %r349;
	mov.b32 	%f706, %r350;
$L__BB0_27:                             // %__nv_fmodf.exit2334
	add.s32 	%r359, %r158, %r145;
	cvt.rn.f32.s32 	%f291, %r359;
	div.approx.f32 	%f18, %f291, %f240;
	abs.f32 	%f730, %f18;
	setp.lt.f32 	%p67, %f730, 0f40000000;
	setp.gtu.f32 	%p366, %f730, 0f4B800000;
	mov.f32 	%f710, %f730;
	@%p67 bra 	$L__BB0_39;
// %bb.28:
	@%p366 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r18, %f730;
	and.b32  	%r360, %r18, 8388607;
	or.b32  	%r3470, %r360, 1065353216;
	mov.b32 	%f709, %r3470;
	add.s32 	%r361, %r18, -1073741824;
	and.b32  	%r3471, %r361, -8388608;
	setp.eq.s32 	%p74, %r3471, 0;
	@%p74 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2359.preheader
	mov.f32 	%f302, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f301,%f302;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2359
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r362, %r3471, 192937984;
	add.s32 	%r363, %r3470, %r362;
	mov.b32 	%f303, %r363;
	mul.f32 	%f304, %f301, %f303;
	sub.f32 	%f305, %f303, %f304;
	fma.rn.f32 	%f306, %f305, %f301, %f304;
	sub.f32 	%f307, %f303, %f306;
	fma.rz.f32 	%f308, %f307, %f301, %f306;
	cvt.rzi.f32.f32 	%f309, %f308;
	sub.f32 	%f709, %f303, %f309;
	sub.s32 	%r3471, %r3471, %r362;
	mov.b32 	%r3470, %f709;
	setp.ne.s32 	%p75, %r3471, 0;
	setp.ne.s32 	%p76, %r3470, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2361
	setp.gt.u32 	%p78, %r18, 2139095039;
	selp.f32 	%f310, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f311, %f709, 0f34000000;
	mul.f32 	%f710, %f310, %f311;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2338
	div.approx.f32 	%f294, %f730, %f703;
	cvt.rzi.f32.f32 	%f708, %f294;
	fma.rn.f32 	%f21, %f708, 0fC0000000, %f730;
	mov.b32 	%r17, %f21;
	setp.lt.u32 	%p69, %r17, 1073741824;
	@%p69 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p70, %r17, -2147483647;
	@%p70 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f299, %f708, 0fBF800000;
	setp.lt.f32 	%p73, %f21, 0fC0000000;
	add.f32 	%f300, %f299, 0fBF800000;
	selp.f32 	%f708, %f300, %f299, %p73;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f708, %f708, 0f3F800000;
	setp.ltu.f32 	%p71, %f21, 0f40800000;
	@%p71 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2342
	add.f32 	%f295, %f708, 0f3F800000;
	fma.rn.f32 	%f297, %f703, 0fC0400000, %f21;
	setp.ge.f32 	%p72, %f297, 0f00000000;
	add.f32 	%f298, %f295, 0f3F800000;
	selp.f32 	%f708, %f298, %f295, %p72;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2345
	fma.rn.f32 	%f710, %f708, 0fC0000000, %f730;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2364
	abs.f32 	%f312, %f710;
	setp.gtu.f32 	%p79, %f312, 0f7F800000;
	mov.b32 	%r364, %f18;
	and.b32  	%r25, %r364, -2147483648;
	@%p79 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r365, %f710;
	or.b32  	%r366, %r25, %r365;
	mov.b32 	%f710, %r366;
$L__BB0_41:                             // %__nv_fmodf.exit2365
	mul.lo.s32 	%r28, %r157, %r145;
	and.b32  	%r381, %r28, 2;
	cvt.rn.f32.s32 	%f345, %r381;
	div.approx.f32 	%f35, %f345, %f703;
	abs.f32 	%f734, %f35;
	setp.lt.f32 	%p87, %f734, 0f40000000;
	setp.gtu.f32 	%p367, %f734, 0f4B800000;
	mov.f32 	%f714, %f734;
	@%p87 bra 	$L__BB0_53;
// %bb.42:
	@%p367 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_43;
$L__BB0_49:
	mov.b32 	%r30, %f734;
	and.b32  	%r382, %r30, 8388607;
	or.b32  	%r3472, %r382, 1065353216;
	mov.b32 	%f713, %r3472;
	add.s32 	%r383, %r30, -1073741824;
	and.b32  	%r3473, %r383, -8388608;
	setp.eq.s32 	%p94, %r3473, 0;
	@%p94 bra 	$L__BB0_52;
// %bb.50:                              // %__nv_fmaf_rn.exit4.i.i.i2390.preheader
	mov.f32 	%f356, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f355,%f356;
	// end inline asm
$L__BB0_51:                             // %__nv_fmaf_rn.exit4.i.i.i2390
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r384, %r3473, 192937984;
	add.s32 	%r385, %r3472, %r384;
	mov.b32 	%f357, %r385;
	mul.f32 	%f358, %f355, %f357;
	sub.f32 	%f359, %f357, %f358;
	fma.rn.f32 	%f360, %f359, %f355, %f358;
	sub.f32 	%f361, %f357, %f360;
	fma.rz.f32 	%f362, %f361, %f355, %f360;
	cvt.rzi.f32.f32 	%f363, %f362;
	sub.f32 	%f713, %f357, %f363;
	sub.s32 	%r3473, %r3473, %r384;
	mov.b32 	%r3472, %f713;
	setp.ne.s32 	%p95, %r3473, 0;
	setp.ne.s32 	%p96, %r3472, 0;
	and.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB0_51;
$L__BB0_52:                             // %__internal_fmodf_slowpath_mod.exit.i.i2392
	setp.gt.u32 	%p98, %r30, 2139095039;
	selp.f32 	%f364, 0f7FFFFFFF, 0f4B800000, %p98;
	mul.f32 	%f365, %f713, 0f34000000;
	mul.f32 	%f714, %f364, %f365;
	bra.uni 	$L__BB0_53;
$L__BB0_43:                             // %__nv_fast_fdividef.exit.i.i.i2369
	div.approx.f32 	%f348, %f734, %f703;
	cvt.rzi.f32.f32 	%f712, %f348;
	fma.rn.f32 	%f38, %f712, 0fC0000000, %f734;
	mov.b32 	%r29, %f38;
	setp.lt.u32 	%p89, %r29, 1073741824;
	@%p89 bra 	$L__BB0_48;
// %bb.44:
	setp.lt.u32 	%p90, %r29, -2147483647;
	@%p90 bra 	$L__BB0_46;
// %bb.45:
	add.f32 	%f353, %f712, 0fBF800000;
	setp.lt.f32 	%p93, %f38, 0fC0000000;
	add.f32 	%f354, %f353, 0fBF800000;
	selp.f32 	%f712, %f354, %f353, %p93;
	bra.uni 	$L__BB0_48;
$L__BB0_46:
	add.f32 	%f712, %f712, 0f3F800000;
	setp.ltu.f32 	%p91, %f38, 0f40800000;
	@%p91 bra 	$L__BB0_48;
// %bb.47:                              // %__nv_fmaf_rn.exit.i.i.i2373
	add.f32 	%f349, %f712, 0f3F800000;
	fma.rn.f32 	%f351, %f703, 0fC0400000, %f38;
	setp.ge.f32 	%p92, %f351, 0f00000000;
	add.f32 	%f352, %f349, 0f3F800000;
	selp.f32 	%f712, %f352, %f349, %p92;
$L__BB0_48:                             // %__internal_fmodf_fastpath_quot.exit.i.i2376
	fma.rn.f32 	%f714, %f712, 0fC0000000, %f734;
$L__BB0_53:                             // %__internal_fmodf_kernel.exit.i2395
	mov.f32 	%f230, 0f00000000;
	abs.f32 	%f366, %f714;
	setp.gtu.f32 	%p99, %f366, 0f7F800000;
	mov.b32 	%r386, %f35;
	and.b32  	%r37, %r386, -2147483648;
	@%p99 bra 	$L__BB0_55;
// %bb.54:
	mov.b32 	%r387, %f714;
	or.b32  	%r388, %r37, %r387;
	mov.b32 	%f714, %r388;
$L__BB0_55:                             // %__nv_fmodf.exit2396
	add.f32 	%f367, %f714, %f714;
	mov.b32 	%r389, %f367;
	and.b32  	%r390, %r389, -2147483648;
	or.b32  	%r391, %r390, 1056964608;
	mov.b32 	%f368, %r391;
	add.f32 	%f369, %f367, %f368;
	cvt.rzi.f32.f32 	%f370, %f369;
	abs.f32 	%f371, %f367;
	setp.gt.f32 	%p100, %f371, 0f4B000000;
	selp.f32 	%f372, %f367, %f370, %p100;
	cvt.rzi.f32.f32 	%f373, %f367;
	setp.lt.f32 	%p101, %f371, 0f3F000000;
	selp.f32 	%f374, %f373, %f372, %p101;
	cvt.rzi.s32.f32 	%r392, %f374;
	fma.rn.f32 	%f375, %f374, 0fBF000000, %f714;
	mul.f32 	%f376, %f375, %f375;
	fma.rn.f32 	%f377, %f376, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f378, %f376, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f379, %f377, %f376, 0fC0A55DF6;
	fma.rn.f32 	%f380, %f378, %f376, 0f4081E0CF;
	fma.rn.f32 	%f381, %f376, %f375, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f376, 0fC09DE9E6;
	fma.rn.f32 	%f383, %f379, %f381, 0f00000000;
	fma.rn.f32 	%f384, %f382, %f376, 0f3F800000;
	fma.rn.f32 	%f385, %f375, 0f40490FDB, %f383;
	and.b32  	%r393, %r392, 1;
	setp.eq.b32 	%p102, %r393, 1;
	selp.f32 	%f386, %f384, %f385, %p102;
	selp.f32 	%f387, %f385, %f384, %p102;
	and.b32  	%r394, %r392, 2;
	setp.eq.s32 	%p103, %r394, 0;
	neg.f32 	%f388, %f386;
	selp.f32 	%f389, %f386, %f388, %p103;
	add.s32 	%r395, %r392, 1;
	and.b32  	%r396, %r395, 2;
	setp.eq.s32 	%p104, %r396, 0;
	sub.f32 	%f391, %f230, %f387;
	cvt.rzi.f32.f32 	%f393, %f714;
	setp.eq.f32 	%p105, %f393, %f714;
	mul.f32 	%f394, %f714, 0f00000000;
	selp.f32 	%f76, %f394, %f389, %p105;
	abs.f32 	%f395, %f714;
	add.s32 	%r397, %r28, %r145;
	and.b32  	%r398, %r397, 3;
	cvt.rn.f32.s32 	%f397, %r398;
	div.approx.f32 	%f54, %f397, %f703;
	abs.f32 	%f738, %f54;
	setp.lt.f32 	%p107, %f738, 0f40000000;
	setp.gtu.f32 	%p368, %f738, 0f4B800000;
	mov.f32 	%f718, %f738;
	@%p107 bra 	$L__BB0_67;
// %bb.56:
	@%p368 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_57;
$L__BB0_63:
	mov.b32 	%r39, %f738;
	and.b32  	%r399, %r39, 8388607;
	or.b32  	%r3474, %r399, 1065353216;
	mov.b32 	%f717, %r3474;
	add.s32 	%r400, %r39, -1073741824;
	and.b32  	%r3475, %r400, -8388608;
	setp.eq.s32 	%p114, %r3475, 0;
	@%p114 bra 	$L__BB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i2421.preheader
	mov.f32 	%f408, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f407,%f408;
	// end inline asm
$L__BB0_65:                             // %__nv_fmaf_rn.exit4.i.i.i2421
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r401, %r3475, 192937984;
	add.s32 	%r402, %r3474, %r401;
	mov.b32 	%f409, %r402;
	mul.f32 	%f410, %f407, %f409;
	sub.f32 	%f411, %f409, %f410;
	fma.rn.f32 	%f412, %f411, %f407, %f410;
	sub.f32 	%f413, %f409, %f412;
	fma.rz.f32 	%f414, %f413, %f407, %f412;
	cvt.rzi.f32.f32 	%f415, %f414;
	sub.f32 	%f717, %f409, %f415;
	sub.s32 	%r3475, %r3475, %r401;
	mov.b32 	%r3474, %f717;
	setp.ne.s32 	%p115, %r3475, 0;
	setp.ne.s32 	%p116, %r3474, 0;
	and.pred  	%p117, %p115, %p116;
	@%p117 bra 	$L__BB0_65;
$L__BB0_66:                             // %__internal_fmodf_slowpath_mod.exit.i.i2423
	setp.gt.u32 	%p118, %r39, 2139095039;
	selp.f32 	%f416, 0f7FFFFFFF, 0f4B800000, %p118;
	mul.f32 	%f417, %f717, 0f34000000;
	mul.f32 	%f718, %f416, %f417;
	bra.uni 	$L__BB0_67;
$L__BB0_57:                             // %__nv_fast_fdividef.exit.i.i.i2400
	div.approx.f32 	%f400, %f738, %f703;
	cvt.rzi.f32.f32 	%f716, %f400;
	fma.rn.f32 	%f57, %f716, 0fC0000000, %f738;
	mov.b32 	%r38, %f57;
	setp.lt.u32 	%p109, %r38, 1073741824;
	@%p109 bra 	$L__BB0_62;
// %bb.58:
	setp.lt.u32 	%p110, %r38, -2147483647;
	@%p110 bra 	$L__BB0_60;
// %bb.59:
	add.f32 	%f405, %f716, 0fBF800000;
	setp.lt.f32 	%p113, %f57, 0fC0000000;
	add.f32 	%f406, %f405, 0fBF800000;
	selp.f32 	%f716, %f406, %f405, %p113;
	bra.uni 	$L__BB0_62;
$L__BB0_60:
	add.f32 	%f716, %f716, 0f3F800000;
	setp.ltu.f32 	%p111, %f57, 0f40800000;
	@%p111 bra 	$L__BB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i2404
	add.f32 	%f401, %f716, 0f3F800000;
	fma.rn.f32 	%f403, %f703, 0fC0400000, %f57;
	setp.ge.f32 	%p112, %f403, 0f00000000;
	add.f32 	%f404, %f401, 0f3F800000;
	selp.f32 	%f716, %f404, %f401, %p112;
$L__BB0_62:                             // %__internal_fmodf_fastpath_quot.exit.i.i2407
	fma.rn.f32 	%f718, %f716, 0fC0000000, %f738;
$L__BB0_67:                             // %__internal_fmodf_kernel.exit.i2426
	selp.f32 	%f392, %f387, %f391, %p104;
	setp.gt.f32 	%p106, %f395, 0f4B800000;
	add.f32 	%f396, %f76, 0f3F800000;
	abs.f32 	%f418, %f718;
	setp.gtu.f32 	%p119, %f418, 0f7F800000;
	mov.b32 	%r403, %f54;
	and.b32  	%r46, %r403, -2147483648;
	@%p119 bra 	$L__BB0_69;
// %bb.68:
	mov.b32 	%r404, %f718;
	or.b32  	%r405, %r46, %r404;
	mov.b32 	%f718, %r405;
$L__BB0_69:                             // %__nv_fmodf.exit2427
	selp.f32 	%f53, %f396, %f392, %p106;
	add.f32 	%f419, %f718, %f718;
	mov.b32 	%r406, %f419;
	and.b32  	%r407, %r406, -2147483648;
	or.b32  	%r408, %r407, 1056964608;
	mov.b32 	%f420, %r408;
	add.f32 	%f421, %f419, %f420;
	cvt.rzi.f32.f32 	%f422, %f421;
	abs.f32 	%f423, %f419;
	setp.gt.f32 	%p120, %f423, 0f4B000000;
	selp.f32 	%f424, %f419, %f422, %p120;
	cvt.rzi.f32.f32 	%f425, %f419;
	setp.lt.f32 	%p121, %f423, 0f3F000000;
	selp.f32 	%f426, %f425, %f424, %p121;
	cvt.rzi.s32.f32 	%r409, %f426;
	fma.rn.f32 	%f427, %f426, 0fBF000000, %f718;
	mul.f32 	%f428, %f427, %f427;
	fma.rn.f32 	%f429, %f428, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f430, %f428, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f431, %f429, %f428, 0fC0A55DF6;
	fma.rn.f32 	%f432, %f430, %f428, 0f4081E0CF;
	fma.rn.f32 	%f433, %f428, %f427, 0f00000000;
	fma.rn.f32 	%f434, %f432, %f428, 0fC09DE9E6;
	fma.rn.f32 	%f435, %f431, %f433, 0f00000000;
	fma.rn.f32 	%f436, %f434, %f428, 0f3F800000;
	fma.rn.f32 	%f437, %f427, 0f40490FDB, %f435;
	and.b32  	%r410, %r409, 1;
	setp.eq.b32 	%p122, %r410, 1;
	selp.f32 	%f438, %f436, %f437, %p122;
	selp.f32 	%f439, %f437, %f436, %p122;
	and.b32  	%r411, %r409, 2;
	setp.eq.s32 	%p123, %r411, 0;
	neg.f32 	%f440, %f438;
	selp.f32 	%f441, %f438, %f440, %p123;
	add.s32 	%r412, %r409, 1;
	and.b32  	%r413, %r412, 2;
	setp.eq.s32 	%p124, %r413, 0;
	sub.f32 	%f443, %f230, %f439;
	selp.f32 	%f444, %f439, %f443, %p124;
	cvt.rzi.f32.f32 	%f445, %f718;
	setp.eq.f32 	%p125, %f445, %f718;
	mul.f32 	%f446, %f718, 0f00000000;
	selp.f32 	%f78, %f446, %f441, %p125;
	abs.f32 	%f447, %f718;
	setp.gt.f32 	%p126, %f447, 0f4B800000;
	add.f32 	%f448, %f78, 0f3F800000;
	selp.f32 	%f72, %f448, %f444, %p126;
	and.b32  	%r47, %r5, 2;
	setp.eq.s32 	%p127, %r47, 0;
	mov.f32 	%f75, %f53;
	mov.f32 	%f77, %f72;
	@%p127 bra 	$L__BB0_71;
// %bb.70:                              // %L688
	neg.f32 	%f77, %f78;
	neg.f32 	%f75, %f76;
	mov.f32 	%f76, %f53;
	mov.f32 	%f78, %f72;
$L__BB0_71:                             // %L690
	@%p27 bra 	$L__BB0_219;
// %bb.72:
	@%p364 bra 	$L__BB0_215;
	bra.uni 	$L__BB0_73;
$L__BB0_215:
	mov.b32 	%r160, %f750;
	and.b32  	%r420, %r160, 8388607;
	or.b32  	%r3504, %r420, 1065353216;
	mov.b32 	%f749, %r3504;
	add.s32 	%r421, %r160, -1073741824;
	and.b32  	%r3505, %r421, -8388608;
	setp.eq.s32 	%p135, %r3505, 0;
	@%p135 bra 	$L__BB0_218;
// %bb.216:                             // %__nv_fmaf_rn.exit4.i.i.i2452.preheader
	mov.f32 	%f458, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f457,%f458;
	// end inline asm
$L__BB0_217:                            // %__nv_fmaf_rn.exit4.i.i.i2452
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r422, %r3505, 192937984;
	add.s32 	%r423, %r3504, %r422;
	mov.b32 	%f459, %r423;
	mul.f32 	%f460, %f457, %f459;
	sub.f32 	%f461, %f459, %f460;
	fma.rn.f32 	%f462, %f461, %f457, %f460;
	sub.f32 	%f463, %f459, %f462;
	fma.rz.f32 	%f464, %f463, %f457, %f462;
	cvt.rzi.f32.f32 	%f465, %f464;
	sub.f32 	%f749, %f459, %f465;
	sub.s32 	%r3505, %r3505, %r422;
	mov.b32 	%r3504, %f749;
	setp.ne.s32 	%p136, %r3505, 0;
	setp.ne.s32 	%p137, %r3504, 0;
	and.pred  	%p138, %p136, %p137;
	@%p138 bra 	$L__BB0_217;
$L__BB0_218:                            // %__internal_fmodf_slowpath_mod.exit.i.i2454
	setp.gt.u32 	%p139, %r160, 2139095039;
	selp.f32 	%f466, 0f7FFFFFFF, 0f4B800000, %p139;
	mul.f32 	%f467, %f749, 0f34000000;
	mul.f32 	%f750, %f466, %f467;
	bra.uni 	$L__BB0_219;
$L__BB0_73:                             // %__nv_fast_fdividef.exit.i.i.i2431
	div.approx.f32 	%f450, %f750, %f703;
	cvt.rzi.f32.f32 	%f748, %f450;
	fma.rn.f32 	%f171, %f748, 0fC0000000, %f750;
	mov.b32 	%r159, %f171;
	setp.lt.u32 	%p130, %r159, 1073741824;
	@%p130 bra 	$L__BB0_214;
// %bb.74:
	setp.lt.u32 	%p131, %r159, -2147483647;
	@%p131 bra 	$L__BB0_212;
// %bb.75:
	add.f32 	%f455, %f748, 0fBF800000;
	setp.lt.f32 	%p134, %f171, 0fC0000000;
	add.f32 	%f456, %f455, 0fBF800000;
	selp.f32 	%f748, %f456, %f455, %p134;
	bra.uni 	$L__BB0_214;
$L__BB0_212:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p132, %f171, 0f40800000;
	@%p132 bra 	$L__BB0_214;
// %bb.213:                             // %__nv_fmaf_rn.exit.i.i.i2435
	add.f32 	%f451, %f748, 0f3F800000;
	fma.rn.f32 	%f453, %f703, 0fC0400000, %f171;
	setp.ge.f32 	%p133, %f453, 0f00000000;
	add.f32 	%f454, %f451, 0f3F800000;
	selp.f32 	%f748, %f454, %f451, %p133;
$L__BB0_214:                            // %__internal_fmodf_fastpath_quot.exit.i.i2438
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_219:                            // %__internal_fmodf_kernel.exit.i2457
	abs.f32 	%f468, %f750;
	setp.gtu.f32 	%p140, %f468, 0f7F800000;
	@%p140 bra 	$L__BB0_221;
// %bb.220:
	mov.b32 	%r424, %f750;
	or.b32  	%r425, %r154, %r424;
	mov.b32 	%f750, %r425;
$L__BB0_221:                            // %__nv_fmodf.exit2458
	@%p47 bra 	$L__BB0_87;
// %bb.76:
	@%p365 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_77;
$L__BB0_83:
	mov.b32 	%r51, %f726;
	and.b32  	%r440, %r51, 8388607;
	or.b32  	%r3476, %r440, 1065353216;
	mov.b32 	%f725, %r3476;
	add.s32 	%r441, %r51, -1073741824;
	and.b32  	%r3477, %r441, -8388608;
	setp.eq.s32 	%p155, %r3477, 0;
	@%p155 bra 	$L__BB0_86;
// %bb.84:                              // %__nv_fmaf_rn.exit4.i.i.i2483.preheader
	mov.f32 	%f510, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f509,%f510;
	// end inline asm
$L__BB0_85:                             // %__nv_fmaf_rn.exit4.i.i.i2483
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r442, %r3477, 192937984;
	add.s32 	%r443, %r3476, %r442;
	mov.b32 	%f511, %r443;
	mul.f32 	%f512, %f509, %f511;
	sub.f32 	%f513, %f511, %f512;
	fma.rn.f32 	%f514, %f513, %f509, %f512;
	sub.f32 	%f515, %f511, %f514;
	fma.rz.f32 	%f516, %f515, %f509, %f514;
	cvt.rzi.f32.f32 	%f517, %f516;
	sub.f32 	%f725, %f511, %f517;
	sub.s32 	%r3477, %r3477, %r442;
	mov.b32 	%r3476, %f725;
	setp.ne.s32 	%p156, %r3477, 0;
	setp.ne.s32 	%p157, %r3476, 0;
	and.pred  	%p158, %p156, %p157;
	@%p158 bra 	$L__BB0_85;
$L__BB0_86:                             // %__internal_fmodf_slowpath_mod.exit.i.i2485
	setp.gt.u32 	%p159, %r51, 2139095039;
	selp.f32 	%f518, 0f7FFFFFFF, 0f4B800000, %p159;
	mul.f32 	%f519, %f725, 0f34000000;
	mul.f32 	%f726, %f518, %f519;
	bra.uni 	$L__BB0_87;
$L__BB0_77:                             // %__nv_fast_fdividef.exit.i.i.i2462
	div.approx.f32 	%f502, %f726, %f703;
	cvt.rzi.f32.f32 	%f724, %f502;
	fma.rn.f32 	%f80, %f724, 0fC0000000, %f726;
	mov.b32 	%r50, %f80;
	setp.lt.u32 	%p150, %r50, 1073741824;
	@%p150 bra 	$L__BB0_82;
// %bb.78:
	setp.lt.u32 	%p151, %r50, -2147483647;
	@%p151 bra 	$L__BB0_80;
// %bb.79:
	add.f32 	%f507, %f724, 0fBF800000;
	setp.lt.f32 	%p154, %f80, 0fC0000000;
	add.f32 	%f508, %f507, 0fBF800000;
	selp.f32 	%f724, %f508, %f507, %p154;
	bra.uni 	$L__BB0_82;
$L__BB0_80:
	add.f32 	%f724, %f724, 0f3F800000;
	setp.ltu.f32 	%p152, %f80, 0f40800000;
	@%p152 bra 	$L__BB0_82;
// %bb.81:                              // %__nv_fmaf_rn.exit.i.i.i2466
	add.f32 	%f503, %f724, 0f3F800000;
	fma.rn.f32 	%f505, %f703, 0fC0400000, %f80;
	setp.ge.f32 	%p153, %f505, 0f00000000;
	add.f32 	%f506, %f503, 0f3F800000;
	selp.f32 	%f724, %f506, %f503, %p153;
$L__BB0_82:                             // %__internal_fmodf_fastpath_quot.exit.i.i2469
	fma.rn.f32 	%f726, %f724, 0fC0000000, %f726;
$L__BB0_87:                             // %__internal_fmodf_kernel.exit.i2488
	abs.f32 	%f520, %f726;
	setp.gtu.f32 	%p160, %f520, 0f7F800000;
	@%p160 bra 	$L__BB0_89;
// %bb.88:
	mov.b32 	%r444, %f726;
	or.b32  	%r445, %r16, %r444;
	mov.b32 	%f726, %r445;
$L__BB0_89:                             // %__nv_fmodf.exit2489
	@%p67 bra 	$L__BB0_101;
// %bb.90:
	@%p366 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_91;
$L__BB0_97:
	mov.b32 	%r59, %f730;
	and.b32  	%r454, %r59, 8388607;
	or.b32  	%r3478, %r454, 1065353216;
	mov.b32 	%f729, %r3478;
	add.s32 	%r455, %r59, -1073741824;
	and.b32  	%r3479, %r455, -8388608;
	setp.eq.s32 	%p175, %r3479, 0;
	@%p175 bra 	$L__BB0_100;
// %bb.98:                              // %__nv_fmaf_rn.exit4.i.i.i2514.preheader
	mov.f32 	%f560, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f559,%f560;
	// end inline asm
$L__BB0_99:                             // %__nv_fmaf_rn.exit4.i.i.i2514
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r456, %r3479, 192937984;
	add.s32 	%r457, %r3478, %r456;
	mov.b32 	%f561, %r457;
	mul.f32 	%f562, %f559, %f561;
	sub.f32 	%f563, %f561, %f562;
	fma.rn.f32 	%f564, %f563, %f559, %f562;
	sub.f32 	%f565, %f561, %f564;
	fma.rz.f32 	%f566, %f565, %f559, %f564;
	cvt.rzi.f32.f32 	%f567, %f566;
	sub.f32 	%f729, %f561, %f567;
	sub.s32 	%r3479, %r3479, %r456;
	mov.b32 	%r3478, %f729;
	setp.ne.s32 	%p176, %r3479, 0;
	setp.ne.s32 	%p177, %r3478, 0;
	and.pred  	%p178, %p176, %p177;
	@%p178 bra 	$L__BB0_99;
$L__BB0_100:                            // %__internal_fmodf_slowpath_mod.exit.i.i2516
	setp.gt.u32 	%p179, %r59, 2139095039;
	selp.f32 	%f568, 0f7FFFFFFF, 0f4B800000, %p179;
	mul.f32 	%f569, %f729, 0f34000000;
	mul.f32 	%f730, %f568, %f569;
	bra.uni 	$L__BB0_101;
$L__BB0_91:                             // %__nv_fast_fdividef.exit.i.i.i2493
	div.approx.f32 	%f552, %f730, %f703;
	cvt.rzi.f32.f32 	%f728, %f552;
	fma.rn.f32 	%f97, %f728, 0fC0000000, %f730;
	mov.b32 	%r58, %f97;
	setp.lt.u32 	%p170, %r58, 1073741824;
	@%p170 bra 	$L__BB0_96;
// %bb.92:
	setp.lt.u32 	%p171, %r58, -2147483647;
	@%p171 bra 	$L__BB0_94;
// %bb.93:
	add.f32 	%f557, %f728, 0fBF800000;
	setp.lt.f32 	%p174, %f97, 0fC0000000;
	add.f32 	%f558, %f557, 0fBF800000;
	selp.f32 	%f728, %f558, %f557, %p174;
	bra.uni 	$L__BB0_96;
$L__BB0_94:
	add.f32 	%f728, %f728, 0f3F800000;
	setp.ltu.f32 	%p172, %f97, 0f40800000;
	@%p172 bra 	$L__BB0_96;
// %bb.95:                              // %__nv_fmaf_rn.exit.i.i.i2497
	add.f32 	%f553, %f728, 0f3F800000;
	fma.rn.f32 	%f555, %f703, 0fC0400000, %f97;
	setp.ge.f32 	%p173, %f555, 0f00000000;
	add.f32 	%f556, %f553, 0f3F800000;
	selp.f32 	%f728, %f556, %f553, %p173;
$L__BB0_96:                             // %__internal_fmodf_fastpath_quot.exit.i.i2500
	fma.rn.f32 	%f730, %f728, 0fC0000000, %f730;
$L__BB0_101:                            // %__internal_fmodf_kernel.exit.i2519
	abs.f32 	%f570, %f730;
	setp.gtu.f32 	%p180, %f570, 0f7F800000;
	@%p180 bra 	$L__BB0_103;
// %bb.102:
	mov.b32 	%r458, %f730;
	or.b32  	%r459, %r25, %r458;
	mov.b32 	%f730, %r459;
$L__BB0_103:                            // %__nv_fmodf.exit2520
	@%p87 bra 	$L__BB0_115;
// %bb.104:
	@%p367 bra 	$L__BB0_111;
	bra.uni 	$L__BB0_105;
$L__BB0_111:
	mov.b32 	%r69, %f734;
	and.b32  	%r474, %r69, 8388607;
	or.b32  	%r3480, %r474, 1065353216;
	mov.b32 	%f733, %r3480;
	add.s32 	%r475, %r69, -1073741824;
	and.b32  	%r3481, %r475, -8388608;
	setp.eq.s32 	%p195, %r3481, 0;
	@%p195 bra 	$L__BB0_114;
// %bb.112:                             // %__nv_fmaf_rn.exit4.i.i.i2545.preheader
	mov.f32 	%f612, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f611,%f612;
	// end inline asm
$L__BB0_113:                            // %__nv_fmaf_rn.exit4.i.i.i2545
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r476, %r3481, 192937984;
	add.s32 	%r477, %r3480, %r476;
	mov.b32 	%f613, %r477;
	mul.f32 	%f614, %f611, %f613;
	sub.f32 	%f615, %f613, %f614;
	fma.rn.f32 	%f616, %f615, %f611, %f614;
	sub.f32 	%f617, %f613, %f616;
	fma.rz.f32 	%f618, %f617, %f611, %f616;
	cvt.rzi.f32.f32 	%f619, %f618;
	sub.f32 	%f733, %f613, %f619;
	sub.s32 	%r3481, %r3481, %r476;
	mov.b32 	%r3480, %f733;
	setp.ne.s32 	%p196, %r3481, 0;
	setp.ne.s32 	%p197, %r3480, 0;
	and.pred  	%p198, %p196, %p197;
	@%p198 bra 	$L__BB0_113;
$L__BB0_114:                            // %__internal_fmodf_slowpath_mod.exit.i.i2547
	setp.gt.u32 	%p199, %r69, 2139095039;
	selp.f32 	%f620, 0f7FFFFFFF, 0f4B800000, %p199;
	mul.f32 	%f621, %f733, 0f34000000;
	mul.f32 	%f734, %f620, %f621;
	bra.uni 	$L__BB0_115;
$L__BB0_105:                            // %__nv_fast_fdividef.exit.i.i.i2524
	div.approx.f32 	%f604, %f734, %f703;
	cvt.rzi.f32.f32 	%f732, %f604;
	fma.rn.f32 	%f112, %f732, 0fC0000000, %f734;
	mov.b32 	%r68, %f112;
	setp.lt.u32 	%p190, %r68, 1073741824;
	@%p190 bra 	$L__BB0_110;
// %bb.106:
	setp.lt.u32 	%p191, %r68, -2147483647;
	@%p191 bra 	$L__BB0_108;
// %bb.107:
	add.f32 	%f609, %f732, 0fBF800000;
	setp.lt.f32 	%p194, %f112, 0fC0000000;
	add.f32 	%f610, %f609, 0fBF800000;
	selp.f32 	%f732, %f610, %f609, %p194;
	bra.uni 	$L__BB0_110;
$L__BB0_108:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p192, %f112, 0f40800000;
	@%p192 bra 	$L__BB0_110;
// %bb.109:                             // %__nv_fmaf_rn.exit.i.i.i2528
	add.f32 	%f605, %f732, 0f3F800000;
	fma.rn.f32 	%f607, %f703, 0fC0400000, %f112;
	setp.ge.f32 	%p193, %f607, 0f00000000;
	add.f32 	%f608, %f605, 0f3F800000;
	selp.f32 	%f732, %f608, %f605, %p193;
$L__BB0_110:                            // %__internal_fmodf_fastpath_quot.exit.i.i2531
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_115:                            // %__internal_fmodf_kernel.exit.i2550
	abs.f32 	%f622, %f734;
	setp.gtu.f32 	%p200, %f622, 0f7F800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:
	mov.b32 	%r478, %f734;
	or.b32  	%r479, %r37, %r478;
	mov.b32 	%f734, %r479;
$L__BB0_117:                            // %__nv_fmodf.exit2551
	add.f32 	%f623, %f734, %f734;
	mov.b32 	%r480, %f623;
	and.b32  	%r481, %r480, -2147483648;
	or.b32  	%r482, %r481, 1056964608;
	mov.b32 	%f624, %r482;
	add.f32 	%f625, %f623, %f624;
	cvt.rzi.f32.f32 	%f626, %f625;
	abs.f32 	%f627, %f623;
	setp.gt.f32 	%p202, %f627, 0f4B000000;
	selp.f32 	%f628, %f623, %f626, %p202;
	cvt.rzi.f32.f32 	%f629, %f623;
	setp.lt.f32 	%p203, %f627, 0f3F000000;
	selp.f32 	%f630, %f629, %f628, %p203;
	cvt.rzi.s32.f32 	%r483, %f630;
	fma.rn.f32 	%f631, %f630, 0fBF000000, %f734;
	mul.f32 	%f632, %f631, %f631;
	fma.rn.f32 	%f633, %f632, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f634, %f632, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f635, %f633, %f632, 0fC0A55DF6;
	fma.rn.f32 	%f636, %f634, %f632, 0f4081E0CF;
	fma.rn.f32 	%f637, %f632, %f631, 0f00000000;
	fma.rn.f32 	%f638, %f636, %f632, 0fC09DE9E6;
	fma.rn.f32 	%f639, %f635, %f637, 0f00000000;
	fma.rn.f32 	%f640, %f638, %f632, 0f3F800000;
	fma.rn.f32 	%f641, %f631, 0f40490FDB, %f639;
	and.b32  	%r484, %r483, 1;
	setp.eq.b32 	%p204, %r484, 1;
	selp.f32 	%f642, %f640, %f641, %p204;
	selp.f32 	%f643, %f641, %f640, %p204;
	and.b32  	%r485, %r483, 2;
	setp.eq.s32 	%p205, %r485, 0;
	neg.f32 	%f644, %f642;
	selp.f32 	%f645, %f642, %f644, %p205;
	add.s32 	%r486, %r483, 1;
	and.b32  	%r487, %r486, 2;
	setp.eq.s32 	%p206, %r487, 0;
	sub.f32 	%f647, %f230, %f643;
	cvt.rzi.f32.f32 	%f649, %f734;
	setp.eq.f32 	%p207, %f649, %f734;
	mul.f32 	%f650, %f734, 0f00000000;
	selp.f32 	%f148, %f650, %f645, %p207;
	abs.f32 	%f651, %f734;
	@%p107 bra 	$L__BB0_129;
// %bb.118:
	@%p368 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_119;
$L__BB0_125:
	mov.b32 	%r77, %f738;
	and.b32  	%r488, %r77, 8388607;
	or.b32  	%r3482, %r488, 1065353216;
	mov.b32 	%f737, %r3482;
	add.s32 	%r489, %r77, -1073741824;
	and.b32  	%r3483, %r489, -8388608;
	setp.eq.s32 	%p215, %r3483, 0;
	@%p215 bra 	$L__BB0_128;
// %bb.126:                             // %__nv_fmaf_rn.exit4.i.i.i2576.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_127:                            // %__nv_fmaf_rn.exit4.i.i.i2576
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r490, %r3483, 192937984;
	add.s32 	%r491, %r3482, %r490;
	mov.b32 	%f663, %r491;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f737, %f663, %f669;
	sub.s32 	%r3483, %r3483, %r490;
	mov.b32 	%r3482, %f737;
	setp.ne.s32 	%p216, %r3483, 0;
	setp.ne.s32 	%p217, %r3482, 0;
	and.pred  	%p218, %p216, %p217;
	@%p218 bra 	$L__BB0_127;
$L__BB0_128:                            // %__internal_fmodf_slowpath_mod.exit.i.i2578
	setp.gt.u32 	%p219, %r77, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p219;
	mul.f32 	%f671, %f737, 0f34000000;
	mul.f32 	%f738, %f670, %f671;
	bra.uni 	$L__BB0_129;
$L__BB0_119:                            // %__nv_fast_fdividef.exit.i.i.i2555
	div.approx.f32 	%f654, %f738, %f703;
	cvt.rzi.f32.f32 	%f736, %f654;
	fma.rn.f32 	%f129, %f736, 0fC0000000, %f738;
	mov.b32 	%r76, %f129;
	setp.lt.u32 	%p210, %r76, 1073741824;
	@%p210 bra 	$L__BB0_124;
// %bb.120:
	setp.lt.u32 	%p211, %r76, -2147483647;
	@%p211 bra 	$L__BB0_122;
// %bb.121:
	add.f32 	%f659, %f736, 0fBF800000;
	setp.lt.f32 	%p214, %f129, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f736, %f660, %f659, %p214;
	bra.uni 	$L__BB0_124;
$L__BB0_122:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p212, %f129, 0f40800000;
	@%p212 bra 	$L__BB0_124;
// %bb.123:                             // %__nv_fmaf_rn.exit.i.i.i2559
	add.f32 	%f655, %f736, 0f3F800000;
	fma.rn.f32 	%f657, %f703, 0fC0400000, %f129;
	setp.ge.f32 	%p213, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f736, %f658, %f655, %p213;
$L__BB0_124:                            // %__internal_fmodf_fastpath_quot.exit.i.i2562
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_129:                            // %__internal_fmodf_kernel.exit.i2581
	selp.f32 	%f648, %f643, %f647, %p206;
	setp.gt.f32 	%p208, %f651, 0f4B800000;
	add.f32 	%f652, %f148, 0f3F800000;
	abs.f32 	%f672, %f738;
	setp.gtu.f32 	%p220, %f672, 0f7F800000;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	mov.b32 	%r492, %f738;
	or.b32  	%r493, %r46, %r492;
	mov.b32 	%f738, %r493;
$L__BB0_131:                            // %__nv_fmodf.exit2582
	selp.f32 	%f127, %f652, %f648, %p208;
	add.f32 	%f673, %f738, %f738;
	mov.b32 	%r494, %f673;
	and.b32  	%r495, %r494, -2147483648;
	or.b32  	%r496, %r495, 1056964608;
	mov.b32 	%f674, %r496;
	add.f32 	%f675, %f673, %f674;
	cvt.rzi.f32.f32 	%f676, %f675;
	abs.f32 	%f677, %f673;
	setp.gt.f32 	%p222, %f677, 0f4B000000;
	selp.f32 	%f678, %f673, %f676, %p222;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p223, %f677, 0f3F000000;
	selp.f32 	%f680, %f679, %f678, %p223;
	cvt.rzi.s32.f32 	%r497, %f680;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f738;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	and.b32  	%r498, %r497, 1;
	setp.eq.b32 	%p224, %r498, 1;
	selp.f32 	%f692, %f690, %f691, %p224;
	selp.f32 	%f693, %f691, %f690, %p224;
	and.b32  	%r499, %r497, 2;
	setp.eq.s32 	%p225, %r499, 0;
	neg.f32 	%f694, %f692;
	selp.f32 	%f695, %f692, %f694, %p225;
	add.s32 	%r500, %r497, 1;
	and.b32  	%r501, %r500, 2;
	setp.eq.s32 	%p226, %r501, 0;
	sub.f32 	%f697, %f230, %f693;
	selp.f32 	%f698, %f693, %f697, %p226;
	cvt.rzi.f32.f32 	%f699, %f738;
	setp.eq.f32 	%p227, %f699, %f738;
	mul.f32 	%f700, %f738, 0f00000000;
	selp.f32 	%f150, %f700, %f695, %p227;
	abs.f32 	%f701, %f738;
	setp.gt.f32 	%p228, %f701, 0f4B800000;
	add.f32 	%f702, %f150, 0f3F800000;
	selp.f32 	%f144, %f702, %f698, %p228;
	mov.f32 	%f147, %f127;
	mov.f32 	%f149, %f144;
	@%p127 bra 	$L__BB0_133;
// %bb.132:                             // %L981
	neg.f32 	%f149, %f150;
	neg.f32 	%f147, %f148;
	mov.f32 	%f148, %f127;
	mov.f32 	%f150, %f144;
$L__BB0_133:                            // %L983
	setp.gt.u32 	%p229, %r5, 15;
	mov.u32 	%r169, 999999999;
	@%p229 bra 	$L__BB0_223;
// %bb.134:                             // %L1013
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	shl.b32 	%r509, %r5, 4;
	and.b32  	%r510, %r509, 240;
	or.b32  	%r511, %r510, %r3;
	mul.wide.u32 	%rd68, %r511, 4;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.u32 	%r512, [%rd69];
	shl.b32 	%r513, %r512, 16;
	cvt.s32.s16 	%r86, %r512;
	shr.s32 	%r87, %r512, 16;
	or.b32  	%r514, %r513, 65535;
	setp.lt.u32 	%p230, %r514, 1114111;
	setp.lt.u32 	%p231, %r512, 1048576;
	and.pred  	%p232, %p230, %p231;
	@%p232 bra 	$L__BB0_222;
	bra.uni 	$L__BB0_135;
$L__BB0_222:                            // %L1257
	mul.lo.s32 	%r518, %r87, 546;
	mad.lo.s32 	%r169, %r86, 33, %r518;
$L__BB0_223:                            // %pass544
	add.f32 	%f207, %f746, %f746;
	mov.b32 	%r335, %f207;
	add.f32 	%f469, %f750, %f750;
	and.b32  	%r336, %r335, -2147483648;
	add.f32 	%f261, %f706, %f706;
	add.f32 	%f313, %f710, %f710;
	mov.b32 	%r432, %f469;
	or.b32  	%r337, %r336, 1056964608;
	mov.b32 	%r351, %f261;
	mov.b32 	%r373, %f313;
	and.b32  	%r433, %r432, -2147483648;
	add.f32 	%f521, %f726, %f726;
	add.f32 	%f571, %f730, %f730;
	mov.b32 	%f208, %r337;
	and.b32  	%r352, %r351, -2147483648;
	and.b32  	%r374, %r373, -2147483648;
	or.b32  	%r434, %r433, 1056964608;
	mov.b32 	%r446, %f521;
	mov.b32 	%r466, %f571;
	add.f32 	%f209, %f207, %f208;
	abs.f32 	%f211, %f207;
	or.b32  	%r353, %r352, 1056964608;
	or.b32  	%r375, %r374, 1056964608;
	mov.b32 	%f470, %r434;
	and.b32  	%r447, %r446, -2147483648;
	and.b32  	%r467, %r466, -2147483648;
	cvt.rzi.f32.f32 	%f210, %f209;
	setp.gt.f32 	%p40, %f211, 0f4B000000;
	mov.b32 	%f262, %r353;
	mov.b32 	%f314, %r375;
	add.f32 	%f471, %f469, %f470;
	abs.f32 	%f473, %f469;
	or.b32  	%r448, %r447, 1056964608;
	or.b32  	%r468, %r467, 1056964608;
	selp.f32 	%f212, %f207, %f210, %p40;
	cvt.rzi.f32.f32 	%f213, %f207;
	setp.lt.f32 	%p41, %f211, 0f3F000000;
	add.f32 	%f263, %f261, %f262;
	abs.f32 	%f265, %f261;
	add.f32 	%f315, %f313, %f314;
	abs.f32 	%f317, %f313;
	cvt.rzi.f32.f32 	%f472, %f471;
	setp.gt.f32 	%p142, %f473, 0f4B000000;
	mov.b32 	%f522, %r448;
	mov.b32 	%f572, %r468;
	selp.f32 	%f214, %f213, %f212, %p41;
	cvt.rzi.f32.f32 	%f264, %f263;
	setp.gt.f32 	%p60, %f265, 0f4B000000;
	cvt.rzi.f32.f32 	%f316, %f315;
	setp.gt.f32 	%p80, %f317, 0f4B000000;
	selp.f32 	%f474, %f469, %f472, %p142;
	cvt.rzi.f32.f32 	%f475, %f469;
	setp.lt.f32 	%p143, %f473, 0f3F000000;
	add.f32 	%f523, %f521, %f522;
	abs.f32 	%f525, %f521;
	add.f32 	%f573, %f571, %f572;
	abs.f32 	%f575, %f571;
	fma.rn.f32 	%f215, %f214, 0fBF000000, %f746;
	selp.f32 	%f266, %f261, %f264, %p60;
	cvt.rzi.f32.f32 	%f267, %f261;
	setp.lt.f32 	%p61, %f265, 0f3F000000;
	selp.f32 	%f318, %f313, %f316, %p80;
	cvt.rzi.f32.f32 	%f319, %f313;
	setp.lt.f32 	%p81, %f317, 0f3F000000;
	selp.f32 	%f476, %f475, %f474, %p143;
	cvt.rzi.f32.f32 	%f524, %f523;
	setp.gt.f32 	%p162, %f525, 0f4B000000;
	cvt.rzi.f32.f32 	%f574, %f573;
	setp.gt.f32 	%p182, %f575, 0f4B000000;
	mul.f32 	%f216, %f215, %f215;
	selp.f32 	%f268, %f267, %f266, %p61;
	selp.f32 	%f320, %f319, %f318, %p81;
	fma.rn.f32 	%f477, %f476, 0fBF000000, %f750;
	selp.f32 	%f526, %f521, %f524, %p162;
	cvt.rzi.f32.f32 	%f527, %f521;
	setp.lt.f32 	%p163, %f525, 0f3F000000;
	selp.f32 	%f576, %f571, %f574, %p182;
	cvt.rzi.f32.f32 	%f577, %f571;
	setp.lt.f32 	%p183, %f575, 0f3F000000;
	fma.rn.f32 	%f217, %f216, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f218, %f216, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f269, %f268, 0fBF000000, %f706;
	fma.rn.f32 	%f321, %f320, 0fBF000000, %f710;
	mul.f32 	%f478, %f477, %f477;
	selp.f32 	%f528, %f527, %f526, %p163;
	selp.f32 	%f578, %f577, %f576, %p183;
	cvt.rzi.s32.f32 	%r338, %f214;
	fma.rn.f32 	%f219, %f217, %f216, 0fC0A55DF6;
	fma.rn.f32 	%f220, %f218, %f216, 0f4081E0CF;
	fma.rn.f32 	%f221, %f216, %f215, 0f00000000;
	mul.f32 	%f270, %f269, %f269;
	mul.f32 	%f322, %f321, %f321;
	fma.rn.f32 	%f479, %f478, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f480, %f478, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f529, %f528, 0fBF000000, %f726;
	fma.rn.f32 	%f579, %f578, 0fBF000000, %f730;
	fma.rn.f32 	%f222, %f220, %f216, 0fC09DE9E6;
	fma.rn.f32 	%f223, %f219, %f221, 0f00000000;
	and.b32  	%r339, %r338, 1;
	fma.rn.f32 	%f271, %f270, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f272, %f270, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f323, %f322, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f324, %f322, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r435, %f476;
	fma.rn.f32 	%f481, %f479, %f478, 0fC0A55DF6;
	fma.rn.f32 	%f482, %f480, %f478, 0f4081E0CF;
	fma.rn.f32 	%f483, %f478, %f477, 0f00000000;
	mul.f32 	%f530, %f529, %f529;
	mul.f32 	%f580, %f579, %f579;
	fma.rn.f32 	%f224, %f222, %f216, 0f3F800000;
	fma.rn.f32 	%f225, %f215, 0f40490FDB, %f223;
	setp.eq.b32 	%p42, %r339, 1;
	cvt.rzi.s32.f32 	%r354, %f268;
	fma.rn.f32 	%f273, %f271, %f270, 0fC0A55DF6;
	fma.rn.f32 	%f274, %f272, %f270, 0f4081E0CF;
	fma.rn.f32 	%f275, %f270, %f269, 0f00000000;
	cvt.rzi.s32.f32 	%r376, %f320;
	fma.rn.f32 	%f325, %f323, %f322, 0fC0A55DF6;
	fma.rn.f32 	%f326, %f324, %f322, 0f4081E0CF;
	fma.rn.f32 	%f327, %f322, %f321, 0f00000000;
	fma.rn.f32 	%f484, %f482, %f478, 0fC09DE9E6;
	fma.rn.f32 	%f485, %f481, %f483, 0f00000000;
	and.b32  	%r436, %r435, 1;
	fma.rn.f32 	%f531, %f530, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f532, %f530, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f581, %f580, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f582, %f580, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f226, %f224, %f225, %p42;
	and.b32  	%r340, %r338, 2;
	fma.rn.f32 	%f276, %f274, %f270, 0fC09DE9E6;
	fma.rn.f32 	%f277, %f273, %f275, 0f00000000;
	and.b32  	%r355, %r354, 1;
	fma.rn.f32 	%f328, %f326, %f322, 0fC09DE9E6;
	fma.rn.f32 	%f329, %f325, %f327, 0f00000000;
	and.b32  	%r377, %r376, 1;
	fma.rn.f32 	%f486, %f484, %f478, 0f3F800000;
	fma.rn.f32 	%f487, %f477, 0f40490FDB, %f485;
	setp.eq.b32 	%p144, %r436, 1;
	cvt.rzi.s32.f32 	%r449, %f528;
	fma.rn.f32 	%f533, %f531, %f530, 0fC0A55DF6;
	fma.rn.f32 	%f534, %f532, %f530, 0f4081E0CF;
	fma.rn.f32 	%f535, %f530, %f529, 0f00000000;
	cvt.rzi.s32.f32 	%r469, %f578;
	fma.rn.f32 	%f583, %f581, %f580, 0fC0A55DF6;
	fma.rn.f32 	%f584, %f582, %f580, 0f4081E0CF;
	fma.rn.f32 	%f585, %f580, %f579, 0f00000000;
	setp.eq.s32 	%p43, %r340, 0;
	neg.f32 	%f228, %f226;
	add.s32 	%r341, %r338, 1;
	cvt.rzi.f32.f32 	%f233, %f746;
	fma.rn.f32 	%f278, %f276, %f270, 0f3F800000;
	fma.rn.f32 	%f279, %f269, 0f40490FDB, %f277;
	setp.eq.b32 	%p62, %r355, 1;
	fma.rn.f32 	%f330, %f328, %f322, 0f3F800000;
	fma.rn.f32 	%f331, %f321, 0f40490FDB, %f329;
	setp.eq.b32 	%p82, %r377, 1;
	selp.f32 	%f488, %f486, %f487, %p144;
	and.b32  	%r437, %r435, 2;
	fma.rn.f32 	%f536, %f534, %f530, 0fC09DE9E6;
	fma.rn.f32 	%f537, %f533, %f535, 0f00000000;
	and.b32  	%r450, %r449, 1;
	fma.rn.f32 	%f586, %f584, %f580, 0fC09DE9E6;
	fma.rn.f32 	%f587, %f583, %f585, 0f00000000;
	and.b32  	%r470, %r469, 1;
	selp.f32 	%f227, %f225, %f224, %p42;
	selp.f32 	%f229, %f226, %f228, %p43;
	and.b32  	%r342, %r341, 2;
	setp.eq.f32 	%p45, %f233, %f746;
	mul.f32 	%f234, %f746, 0f00000000;
	selp.f32 	%f280, %f278, %f279, %p62;
	and.b32  	%r356, %r354, 2;
	selp.f32 	%f332, %f330, %f331, %p82;
	and.b32  	%r378, %r376, 2;
	setp.eq.s32 	%p145, %r437, 0;
	neg.f32 	%f490, %f488;
	add.s32 	%r438, %r435, 1;
	cvt.rzi.f32.f32 	%f495, %f750;
	fma.rn.f32 	%f538, %f536, %f530, 0f3F800000;
	fma.rn.f32 	%f539, %f529, 0f40490FDB, %f537;
	setp.eq.b32 	%p164, %r450, 1;
	fma.rn.f32 	%f588, %f586, %f580, 0f3F800000;
	fma.rn.f32 	%f589, %f579, 0f40490FDB, %f587;
	setp.eq.b32 	%p184, %r470, 1;
	setp.eq.s32 	%p44, %r342, 0;
	sub.f32 	%f231, %f230, %f227;
	selp.f32 	%f235, %f234, %f229, %p45;
	abs.f32 	%f236, %f746;
	setp.eq.s32 	%p63, %r356, 0;
	neg.f32 	%f282, %f280;
	add.s32 	%r357, %r354, 1;
	cvt.rzi.f32.f32 	%f287, %f706;
	setp.eq.s32 	%p83, %r378, 0;
	neg.f32 	%f334, %f332;
	add.s32 	%r379, %r376, 1;
	cvt.rzi.f32.f32 	%f339, %f710;
	selp.f32 	%f489, %f487, %f486, %p144;
	selp.f32 	%f491, %f488, %f490, %p145;
	and.b32  	%r439, %r438, 2;
	setp.eq.f32 	%p147, %f495, %f750;
	mul.f32 	%f496, %f750, 0f00000000;
	selp.f32 	%f540, %f538, %f539, %p164;
	and.b32  	%r451, %r449, 2;
	selp.f32 	%f590, %f588, %f589, %p184;
	and.b32  	%r471, %r469, 2;
	selp.f32 	%f232, %f227, %f231, %p44;
	setp.gt.f32 	%p46, %f236, 0f4B800000;
	add.f32 	%f237, %f235, 0f3F800000;
	selp.f32 	%f281, %f279, %f278, %p62;
	selp.f32 	%f283, %f280, %f282, %p63;
	and.b32  	%r358, %r357, 2;
	setp.eq.f32 	%p65, %f287, %f706;
	mul.f32 	%f288, %f706, 0f00000000;
	selp.f32 	%f333, %f331, %f330, %p82;
	selp.f32 	%f335, %f332, %f334, %p83;
	and.b32  	%r380, %r379, 2;
	setp.eq.f32 	%p85, %f339, %f710;
	mul.f32 	%f340, %f710, 0f00000000;
	setp.eq.s32 	%p146, %r439, 0;
	sub.f32 	%f493, %f230, %f489;
	selp.f32 	%f497, %f496, %f491, %p147;
	abs.f32 	%f498, %f750;
	setp.eq.s32 	%p165, %r451, 0;
	neg.f32 	%f542, %f540;
	add.s32 	%r452, %r449, 1;
	cvt.rzi.f32.f32 	%f547, %f726;
	setp.eq.s32 	%p185, %r471, 0;
	neg.f32 	%f592, %f590;
	add.s32 	%r472, %r469, 1;
	cvt.rzi.f32.f32 	%f597, %f730;
	selp.f32 	%f238, %f237, %f232, %p46;
	setp.eq.s32 	%p64, %r358, 0;
	sub.f32 	%f285, %f230, %f281;
	selp.f32 	%f16, %f288, %f283, %p65;
	abs.f32 	%f289, %f706;
	setp.eq.s32 	%p84, %r380, 0;
	sub.f32 	%f337, %f230, %f333;
	selp.f32 	%f341, %f340, %f335, %p85;
	abs.f32 	%f342, %f710;
	selp.f32 	%f494, %f489, %f493, %p146;
	setp.gt.f32 	%p148, %f498, 0f4B800000;
	add.f32 	%f499, %f497, 0f3F800000;
	selp.f32 	%f541, %f539, %f538, %p164;
	selp.f32 	%f543, %f540, %f542, %p165;
	and.b32  	%r453, %r452, 2;
	setp.eq.f32 	%p167, %f547, %f726;
	mul.f32 	%f548, %f726, 0f00000000;
	selp.f32 	%f591, %f589, %f588, %p184;
	selp.f32 	%f593, %f590, %f592, %p185;
	and.b32  	%r473, %r472, 2;
	setp.eq.f32 	%p187, %f597, %f730;
	mul.f32 	%f598, %f730, 0f00000000;
	mov.b32 	%r331, %f238;
	mov.b32 	%r334, %f235;
	selp.f32 	%f286, %f281, %f285, %p64;
	setp.gt.f32 	%p66, %f289, 0f4B800000;
	add.f32 	%f290, %f16, 0f3F800000;
	selp.f32 	%f338, %f333, %f337, %p84;
	setp.gt.f32 	%p86, %f342, 0f4B800000;
	add.f32 	%f343, %f341, 0f3F800000;
	selp.f32 	%f500, %f499, %f494, %p148;
	setp.eq.s32 	%p166, %r453, 0;
	sub.f32 	%f545, %f230, %f541;
	selp.f32 	%f94, %f548, %f543, %p167;
	abs.f32 	%f549, %f726;
	setp.eq.s32 	%p186, %r473, 0;
	sub.f32 	%f595, %f230, %f591;
	selp.f32 	%f599, %f598, %f593, %p187;
	abs.f32 	%f600, %f730;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r330, %r334, -2147483648;
	selp.f32 	%f17, %f290, %f286, %p66;
	selp.f32 	%f344, %f343, %f338, %p86;
	mov.b32 	%r428, %f500;
	mov.b32 	%r431, %f497;
	selp.f32 	%f546, %f541, %f545, %p166;
	setp.gt.f32 	%p168, %f549, 0f4B800000;
	add.f32 	%f550, %f94, 0f3F800000;
	selp.f32 	%f596, %f591, %f595, %p186;
	setp.gt.f32 	%p188, %f600, 0f4B800000;
	add.f32 	%f601, %f599, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r329, %r331, %r330;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r332, %r334, %r331;
	// end inline asm
	mov.b32 	%r369, %f344;
	mov.b32 	%r368, %f17;
	mov.b32 	%r372, %f341;
	mov.b32 	%r371, %f16;
	mov.b32 	%r415, %f75;
	mov.b32 	%r416, %f77;
	mov.b32 	%r418, %f76;
	mov.b32 	%r419, %f78;
	xor.b32  	%r427, %r431, -2147483648;
	selp.f32 	%f95, %f550, %f546, %p168;
	selp.f32 	%f602, %f601, %f596, %p188;
	// begin inline asm
	cvt.rn.f16x2.f32 %r367, %r369, %r368;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r370, %r372, %r371;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r414, %r416, %r415;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r417, %r419, %r418;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r426, %r428, %r427;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r429, %r431, %r428;
	// end inline asm
	mov.b32 	%r462, %f602;
	mov.b32 	%r461, %f95;
	mov.b32 	%r465, %f599;
	mov.b32 	%r464, %f94;
	// begin inline asm
	cvt.rn.f16x2.f32 %r460, %r462, %r461;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r463, %r465, %r464;
	// end inline asm
	mov.b32 	%r503, %f147;
	mov.b32 	%r504, %f149;
	// begin inline asm
	cvt.rn.f16x2.f32 %r502, %r504, %r503;
	// end inline asm
	mov.b32 	%r506, %f148;
	mov.b32 	%r507, %f150;
	// begin inline asm
	cvt.rn.f16x2.f32 %r505, %r507, %r506;
	// end inline asm
	shl.b32 	%r520, %r3, 1;
	and.b32  	%r521, %r145, 1;
	shr.u32 	%r522, %r5, 3;
	and.b32  	%r523, %r522, 2;
	or.b32  	%r524, %r521, %r523;
	shl.b32 	%r525, %r524, 4;
	bfe.u32 	%r526, %r5, 3, 1;
	and.b32  	%r527, %r520, 14;
	or.b32  	%r528, %r527, %r526;
	shl.b32 	%r529, %r5, 6;
	and.b32  	%r530, %r529, 192;
	or.b32  	%r531, %r525, %r528;
	or.b32  	%r532, %r531, %r530;
	or.b32  	%r533, %r532, %r2;
	mul.wide.u32 	%rd75, %r533, 4;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.u32 	%r170, [%rd76];
	ld.global.u32 	%r171, [%rd76+1024];
	shl.b32 	%r534, %r299, 16;
	shl.b32 	%r535, %r303, 7;
	add.s32 	%r172, %r535, %r534;
	shl.b32 	%r536, %r5, 2;
	shl.b32 	%r537, %r1, 7;
	or.b32  	%r173, %r536, %r537;
	and.b32  	%r174, %r5, 16;
	shr.u32 	%r538, %r5, 4;
	and.b32  	%r539, %r157, 30;
	or.b32  	%r540, %r539, %r538;
	mul.lo.s32 	%r541, %r540, 257;
	shr.u32 	%r542, %r3, 3;
	and.b32  	%r543, %r4, 224;
	mad.lo.s32 	%r544, %r542, 257, %r543;
	or.b32  	%r545, %r542, 2;
	mad.lo.s32 	%r546, %r545, 257, %r543;
	or.b32  	%r547, %r542, 4;
	mad.lo.s32 	%r548, %r547, 257, %r543;
	or.b32  	%r549, %r542, 6;
	mad.lo.s32 	%r550, %r549, 257, %r543;
	or.b32  	%r551, %r542, 8;
	mad.lo.s32 	%r552, %r551, 257, %r543;
	or.b32  	%r553, %r542, 10;
	mad.lo.s32 	%r554, %r553, 257, %r543;
	or.b32  	%r555, %r542, 12;
	mad.lo.s32 	%r556, %r555, 257, %r543;
	or.b32  	%r557, %r542, 14;
	mad.lo.s32 	%r558, %r557, 257, %r543;
	or.b32  	%r559, %r542, 16;
	mad.lo.s32 	%r560, %r559, 257, %r543;
	or.b32  	%r561, %r542, 18;
	mad.lo.s32 	%r562, %r561, 257, %r543;
	or.b32  	%r563, %r542, 20;
	mad.lo.s32 	%r564, %r563, 257, %r543;
	or.b32  	%r565, %r542, 22;
	mad.lo.s32 	%r566, %r565, 257, %r543;
	or.b32  	%r567, %r542, 24;
	mad.lo.s32 	%r568, %r567, 257, %r543;
	or.b32  	%r569, %r542, 26;
	mad.lo.s32 	%r570, %r569, 257, %r543;
	or.b32  	%r571, %r542, 28;
	mad.lo.s32 	%r572, %r571, 257, %r543;
	or.b32  	%r573, %r542, 30;
	mad.lo.s32 	%r574, %r573, 257, %r543;
	mul.lo.s32 	%r575, %r144, 2184;
	mad.lo.s32 	%r576, %r528, 33, %r575;
	mad.lo.s32 	%r577, %r524, 546, %r576;
	setp.lt.u32 	%p233, %r5, 4;
	setp.eq.s32 	%p234, %r145, 4;
	setp.eq.s32 	%p235, %r145, 5;
	and.b32  	%r578, %r3, 1;
	neg.s32 	%r579, %r578;
	and.b32  	%r580, %r579, 2064;
	bfe.s32 	%r581, %r3, 1, 1;
	and.b32  	%r582, %r581, 1032;
	bfe.s32 	%r583, %r3, 2, 1;
	and.b32  	%r584, %r3, 4;
	setp.eq.s32 	%p236, %r584, 0;
	and.b32  	%r585, %r583, 516;
	and.b32  	%r586, %r536, 12;
	bfe.s32 	%r587, %r5, 3, 1;
	and.b32  	%r588, %r5, 8;
	setp.eq.s32 	%p237, %r588, 0;
	and.b32  	%r589, %r587, 4144;
	mul.lo.s32 	%r590, %r542, 258;
	or.b32  	%r591, %r580, %r582;
	or.b32  	%r592, %r524, %r586;
	add.s32 	%r593, %r592, %r590;
	add.s32 	%r594, %r593, %r585;
	add.s32 	%r595, %r594, %r589;
	add.s32 	%r596, %r595, %r591;
	mul.wide.u32 	%rd77, %r596, 4;
	mov.u64 	%rd78, shmem;
	add.s64 	%rd7, %rd78, %rd77;
	cvt.u64.u32 	%rd79, %r591;
	selp.b64 	%rd80, 0, 4144, %p237;
	selp.b64 	%rd81, 0, 516, %p236;
	cvt.u64.u32 	%rd82, %r590;
	cvt.u64.u32 	%rd83, %r592;
	add.s64 	%rd84, %rd83, %rd82;
	add.s64 	%rd85, %rd84, %rd81;
	add.s64 	%rd86, %rd85, %rd80;
	add.s64 	%rd87, %rd86, %rd79;
	shl.b64 	%rd88, %rd87, 2;
	add.s64 	%rd8, %rd78, %rd88;
	shl.b32 	%r597, %r301, 18;
	shl.b32 	%r598, %r305, 9;
	add.s32 	%r599, %r598, %r597;
	and.b32  	%r175, %r5, 15;
	or.b32  	%r176, %r4, %r174;
	cvt.s64.s32 	%rd9, %r599;
	add.s32 	%r600, %r3, %r541;
	mul.wide.u32 	%rd89, %r600, 4;
	add.s64 	%rd10, %rd78, %rd89;
	cvt.u64.u32 	%rd90, %r3;
	cvt.u64.u32 	%rd11, %r541;
	add.s64 	%rd91, %rd11, %rd90;
	shl.b64 	%rd92, %rd91, 2;
	add.s64 	%rd12, %rd78, %rd92;
	add.s32 	%r601, %r544, %r5;
	mul.wide.u32 	%rd93, %r601, 4;
	add.s64 	%rd13, %rd78, %rd93;
	add.s32 	%r602, %r546, %r5;
	mul.wide.u32 	%rd94, %r602, 4;
	add.s64 	%rd14, %rd78, %rd94;
	add.s32 	%r603, %r548, %r5;
	mul.wide.u32 	%rd95, %r603, 4;
	add.s64 	%rd15, %rd78, %rd95;
	add.s32 	%r604, %r550, %r5;
	mul.wide.u32 	%rd96, %r604, 4;
	add.s64 	%rd16, %rd78, %rd96;
	add.s32 	%r605, %r552, %r5;
	mul.wide.u32 	%rd97, %r605, 4;
	add.s64 	%rd17, %rd78, %rd97;
	add.s32 	%r606, %r554, %r5;
	mul.wide.u32 	%rd98, %r606, 4;
	add.s64 	%rd18, %rd78, %rd98;
	add.s32 	%r607, %r556, %r5;
	mul.wide.u32 	%rd99, %r607, 4;
	add.s64 	%rd19, %rd78, %rd99;
	add.s32 	%r608, %r558, %r5;
	mul.wide.u32 	%rd100, %r608, 4;
	add.s64 	%rd20, %rd78, %rd100;
	add.s32 	%r609, %r560, %r5;
	mul.wide.u32 	%rd101, %r609, 4;
	add.s64 	%rd21, %rd78, %rd101;
	add.s32 	%r610, %r562, %r5;
	mul.wide.u32 	%rd102, %r610, 4;
	add.s64 	%rd22, %rd78, %rd102;
	add.s32 	%r611, %r564, %r5;
	mul.wide.u32 	%rd103, %r611, 4;
	add.s64 	%rd23, %rd78, %rd103;
	add.s32 	%r612, %r566, %r5;
	mul.wide.u32 	%rd104, %r612, 4;
	add.s64 	%rd24, %rd78, %rd104;
	add.s32 	%r613, %r568, %r5;
	mul.wide.u32 	%rd105, %r613, 4;
	add.s64 	%rd25, %rd78, %rd105;
	add.s32 	%r614, %r570, %r5;
	mul.wide.u32 	%rd106, %r614, 4;
	add.s64 	%rd26, %rd78, %rd106;
	add.s32 	%r615, %r572, %r5;
	mul.wide.u32 	%rd107, %r615, 4;
	add.s64 	%rd27, %rd78, %rd107;
	add.s32 	%r616, %r574, %r5;
	mul.wide.u32 	%rd108, %r616, 4;
	add.s64 	%rd28, %rd78, %rd108;
	add.s32 	%r617, %r577, %r542;
	mul.wide.u32 	%rd109, %r617, 4;
	add.s64 	%rd29, %rd78, %rd109;
	add.s32 	%r618, %r577, %r545;
	mul.wide.u32 	%rd110, %r618, 4;
	add.s64 	%rd30, %rd78, %rd110;
	add.s32 	%r619, %r577, %r547;
	mul.wide.u32 	%rd111, %r619, 4;
	add.s64 	%rd31, %rd78, %rd111;
	add.s32 	%r620, %r577, %r549;
	mul.wide.u32 	%rd112, %r620, 4;
	add.s64 	%rd32, %rd78, %rd112;
	add.s32 	%r621, %r577, %r551;
	mul.wide.u32 	%rd113, %r621, 4;
	add.s64 	%rd33, %rd78, %rd113;
	add.s32 	%r622, %r577, %r553;
	mul.wide.u32 	%rd114, %r622, 4;
	add.s64 	%rd34, %rd78, %rd114;
	add.s32 	%r623, %r577, %r555;
	mul.wide.u32 	%rd115, %r623, 4;
	add.s64 	%rd35, %rd78, %rd115;
	add.s32 	%r624, %r577, %r557;
	mul.wide.u32 	%rd116, %r624, 4;
	add.s64 	%rd36, %rd78, %rd116;
	add.s32 	%r625, %r577, %r559;
	mul.wide.u32 	%rd117, %r625, 4;
	add.s64 	%rd37, %rd78, %rd117;
	add.s32 	%r626, %r577, %r561;
	mul.wide.u32 	%rd118, %r626, 4;
	add.s64 	%rd38, %rd78, %rd118;
	add.s32 	%r627, %r577, %r563;
	mul.wide.u32 	%rd119, %r627, 4;
	add.s64 	%rd39, %rd78, %rd119;
	add.s32 	%r628, %r577, %r565;
	mul.wide.u32 	%rd120, %r628, 4;
	add.s64 	%rd40, %rd78, %rd120;
	add.s32 	%r629, %r577, %r567;
	mul.wide.u32 	%rd121, %r629, 4;
	add.s64 	%rd41, %rd78, %rd121;
	add.s32 	%r630, %r577, %r569;
	mul.wide.u32 	%rd122, %r630, 4;
	add.s64 	%rd42, %rd78, %rd122;
	add.s32 	%r631, %r577, %r571;
	mul.wide.u32 	%rd123, %r631, 4;
	add.s64 	%rd43, %rd78, %rd123;
	add.s32 	%r632, %r577, %r573;
	mul.wide.u32 	%rd124, %r632, 4;
	add.s64 	%rd44, %rd78, %rd124;
	add.s32 	%r633, %r145, -1;
	setp.lt.u32 	%p238, %r633, 3;
	or.pred  	%p239, %p233, %p238;
	or.pred  	%p240, %p239, %p234;
	and.b32  	%r634, %r5, 24;
	setp.eq.s32 	%p241, %r634, 24;
	or.pred  	%p242, %p235, %p241;
	selp.b32 	%r177, 1145324612, -286331154, %p239;
	or.pred  	%p1, %p240, %p242;
	add.s32 	%r635, %r596, 32;
	mul.wide.u32 	%rd125, %r635, 4;
	add.s64 	%rd45, %rd78, %rd125;
	add.s32 	%r636, %r596, 48;
	mul.wide.u32 	%rd126, %r636, 4;
	add.s64 	%rd46, %rd78, %rd126;
	add.s32 	%r637, %r596, 64;
	mul.wide.u32 	%rd127, %r637, 4;
	add.s64 	%rd47, %rd78, %rd127;
	add.s32 	%r638, %r596, 80;
	mul.wide.u32 	%rd128, %r638, 4;
	add.s64 	%rd48, %rd78, %rd128;
	add.s32 	%r639, %r596, 96;
	mul.wide.u32 	%rd129, %r639, 4;
	add.s64 	%rd49, %rd78, %rd129;
	add.s32 	%r640, %r596, 112;
	mul.wide.u32 	%rd130, %r640, 4;
	add.s64 	%rd50, %rd78, %rd130;
	add.s32 	%r641, %r596, 128;
	mul.wide.u32 	%rd131, %r641, 4;
	add.s64 	%rd51, %rd78, %rd131;
	add.s32 	%r642, %r596, 144;
	mul.wide.u32 	%rd132, %r642, 4;
	add.s64 	%rd52, %rd78, %rd132;
	add.s32 	%r643, %r596, 160;
	mul.wide.u32 	%rd133, %r643, 4;
	add.s64 	%rd53, %rd78, %rd133;
	add.s32 	%r644, %r596, 176;
	mul.wide.u32 	%rd134, %r644, 4;
	add.s64 	%rd54, %rd78, %rd134;
	add.s32 	%r645, %r596, 192;
	mul.wide.u32 	%rd135, %r645, 4;
	add.s64 	%rd55, %rd78, %rd135;
	add.s32 	%r646, %r596, 208;
	mul.wide.u32 	%rd136, %r646, 4;
	add.s64 	%rd56, %rd78, %rd136;
	add.s32 	%r647, %r596, 224;
	mul.wide.u32 	%rd137, %r647, 4;
	add.s64 	%rd57, %rd78, %rd137;
	add.s32 	%r648, %r596, 240;
	mul.wide.u32 	%rd138, %r648, 4;
	add.s64 	%rd58, %rd78, %rd138;
	mov.u32 	%r89, 0;
	setp.eq.s32 	%p244, %r174, 0;
	mov.u16 	%rs38, 25600;
	mov.u16 	%rs40, 21504;
	mov.u16 	%rs44, 18432;
	mov.u32 	%r3496, %r89;
	mov.u32 	%r3497, %r89;
	mov.u32 	%r3498, %r89;
	bra.uni 	$L__BB0_224;
$L__BB0_195:                            // %L32549
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r143, %r89, 64;
	setp.ne.s32 	%p363, %r89, 4032;
	mov.u32 	%r89, %r143;
	@%p363 bra 	$L__BB0_224;
	bra.uni 	$L__BB0_196;
$L__BB0_224:                            // %L1614
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_242 Depth 2
                                        //     Child Loop BB0_170 Depth 2
	add.s32 	%r649, %r89, %r299;
	setp.lt.s32 	%p243, %r649, %r300;
	@%p243 bra 	$L__BB0_225;
	bra.uni 	$L__BB0_196;
$L__BB0_225:                            // %pass761
                                        //   in Loop: Header=BB0_224 Depth=1
	cvt.u32.u64 	%r842, %rd11;
	or.b32  	%r843, %r89, %r3;
	shl.b32 	%r844, %r843, 16;
	and.b32  	%r845, %r844, 265224192;
	or.b32  	%r846, %r845, %r173;
	add.s32 	%r847, %r172, %r846;
	shr.s32 	%r848, %r847, 31;
	shr.u32 	%r849, %r848, 4;
	add.s32 	%r850, %r847, %r849;
	shr.s32 	%r851, %r850, 28;
	setp.lt.s32 	%p245, %r847, 0;
	and.b32  	%r852, %r850, -268435456;
	setp.ne.s32 	%p246, %r852, %r847;
	and.pred  	%p247, %p245, %p246;
	selp.u32 	%r853, 1, 0, %p247;
	sub.s32 	%r854, %r853, %r851;
	shl.b32 	%r855, %r854, 28;
	add.s32 	%r856, %r855, %r847;
	mul.wide.s32 	%rd139, %r856, 4;
	add.s64 	%rd140, %rd3, %rd139;
	ld.global.v4.u32 	{%r857, %r858, %r859, %r860}, [%rd140];
	or.b32  	%r861, %r843, 16;
	shl.b32 	%r862, %r861, 16;
	and.b32  	%r863, %r862, 266272768;
	or.b32  	%r864, %r863, %r173;
	add.s32 	%r865, %r172, %r864;
	shr.s32 	%r866, %r865, 31;
	shr.u32 	%r867, %r866, 4;
	add.s32 	%r868, %r865, %r867;
	shr.s32 	%r869, %r868, 28;
	setp.lt.s32 	%p248, %r865, 0;
	and.b32  	%r870, %r868, -268435456;
	setp.ne.s32 	%p249, %r870, %r865;
	and.pred  	%p250, %p248, %p249;
	selp.u32 	%r871, 1, 0, %p250;
	sub.s32 	%r872, %r871, %r869;
	shl.b32 	%r873, %r872, 28;
	add.s32 	%r874, %r873, %r865;
	mul.wide.s32 	%rd141, %r874, 4;
	add.s64 	%rd142, %rd3, %rd141;
	ld.global.v4.u32 	{%r875, %r876, %r877, %r878}, [%rd142];
	and.b32  	%r879, %r89, 4032;
	or.b32  	%r880, %r3, %r879;
	shl.b32 	%r881, %r880, 16;
	or.b32  	%r882, %r881, %r173;
	or.b32  	%r883, %r882, 2097152;
	add.s32 	%r884, %r172, %r883;
	shr.s32 	%r885, %r884, 31;
	shr.u32 	%r886, %r885, 4;
	add.s32 	%r887, %r884, %r886;
	shr.s32 	%r888, %r887, 28;
	setp.lt.s32 	%p251, %r884, 0;
	and.b32  	%r889, %r887, -268435456;
	setp.ne.s32 	%p252, %r889, %r884;
	and.pred  	%p253, %p251, %p252;
	selp.u32 	%r890, 1, 0, %p253;
	sub.s32 	%r891, %r890, %r888;
	shl.b32 	%r892, %r891, 28;
	add.s32 	%r893, %r892, %r884;
	mul.wide.s32 	%rd143, %r893, 4;
	add.s64 	%rd144, %rd3, %rd143;
	ld.global.v4.u32 	{%r894, %r895, %r896, %r897}, [%rd144];
	or.b32  	%r898, %r882, 3145728;
	add.s32 	%r899, %r172, %r898;
	shr.s32 	%r900, %r899, 31;
	shr.u32 	%r901, %r900, 4;
	add.s32 	%r902, %r899, %r901;
	shr.s32 	%r903, %r902, 28;
	setp.lt.s32 	%p254, %r899, 0;
	and.b32  	%r904, %r902, -268435456;
	setp.ne.s32 	%p255, %r904, %r899;
	and.pred  	%p256, %p254, %p255;
	selp.u32 	%r905, 1, 0, %p256;
	sub.s32 	%r906, %r905, %r903;
	shl.b32 	%r907, %r906, 28;
	add.s32 	%r908, %r907, %r899;
	mul.wide.s32 	%rd145, %r908, 4;
	add.s64 	%rd146, %rd3, %rd145;
	ld.global.v4.u32 	{%r909, %r910, %r911, %r912}, [%rd146];
	selp.b32 	%r913, %r859, %r857, %p244;
	shfl.sync.bfly.b32	%r914, %r913, 16, 31, -1;
	selp.b32 	%r652, %r857, %r914, %p244;
	selp.b32 	%r657, %r914, %r859, %p244;
	selp.b32 	%r915, %r860, %r858, %p244;
	shfl.sync.bfly.b32	%r916, %r915, 16, 31, -1;
	selp.b32 	%r660, %r858, %r916, %p244;
	selp.b32 	%r665, %r916, %r860, %p244;
	selp.b32 	%r917, %r877, %r875, %p244;
	shfl.sync.bfly.b32	%r918, %r917, 16, 31, -1;
	selp.b32 	%r668, %r875, %r918, %p244;
	selp.b32 	%r673, %r918, %r877, %p244;
	selp.b32 	%r919, %r878, %r876, %p244;
	shfl.sync.bfly.b32	%r920, %r919, 16, 31, -1;
	selp.b32 	%r676, %r876, %r920, %p244;
	selp.b32 	%r681, %r920, %r878, %p244;
	selp.b32 	%r921, %r896, %r894, %p244;
	shfl.sync.bfly.b32	%r922, %r921, 16, 31, -1;
	selp.b32 	%r684, %r894, %r922, %p244;
	selp.b32 	%r689, %r922, %r896, %p244;
	selp.b32 	%r923, %r897, %r895, %p244;
	shfl.sync.bfly.b32	%r924, %r923, 16, 31, -1;
	selp.b32 	%r692, %r895, %r924, %p244;
	selp.b32 	%r697, %r924, %r897, %p244;
	selp.b32 	%r925, %r911, %r909, %p244;
	shfl.sync.bfly.b32	%r926, %r925, 16, 31, -1;
	selp.b32 	%r700, %r909, %r926, %p244;
	selp.b32 	%r705, %r926, %r911, %p244;
	selp.b32 	%r927, %r912, %r910, %p244;
	shfl.sync.bfly.b32	%r928, %r927, 16, 31, -1;
	selp.b32 	%r708, %r910, %r928, %p244;
	selp.b32 	%r713, %r928, %r912, %p244;
	shl.b32 	%r653, %r657, 4;
	mov.u32 	%r651, 252645135;
	// begin inline asm
	lop3.b32 %r715, %r651, %r652, %r653, 202;
	// end inline asm
	shr.u32 	%r656, %r652, 4;
	// begin inline asm
	lop3.b32 %r731, %r651, %r656, %r657, 202;
	// end inline asm
	shl.b32 	%r661, %r665, 4;
	// begin inline asm
	lop3.b32 %r723, %r651, %r660, %r661, 202;
	// end inline asm
	shr.u32 	%r664, %r660, 4;
	// begin inline asm
	lop3.b32 %r739, %r651, %r664, %r665, 202;
	// end inline asm
	shl.b32 	%r669, %r673, 4;
	// begin inline asm
	lop3.b32 %r747, %r651, %r668, %r669, 202;
	// end inline asm
	shr.u32 	%r672, %r668, 4;
	// begin inline asm
	lop3.b32 %r763, %r651, %r672, %r673, 202;
	// end inline asm
	shl.b32 	%r677, %r681, 4;
	// begin inline asm
	lop3.b32 %r755, %r651, %r676, %r677, 202;
	// end inline asm
	shr.u32 	%r680, %r676, 4;
	// begin inline asm
	lop3.b32 %r771, %r651, %r680, %r681, 202;
	// end inline asm
	shl.b32 	%r685, %r689, 4;
	// begin inline asm
	lop3.b32 %r716, %r651, %r684, %r685, 202;
	// end inline asm
	shr.u32 	%r688, %r684, 4;
	// begin inline asm
	lop3.b32 %r732, %r651, %r688, %r689, 202;
	// end inline asm
	shl.b32 	%r693, %r697, 4;
	// begin inline asm
	lop3.b32 %r724, %r651, %r692, %r693, 202;
	// end inline asm
	shr.u32 	%r696, %r692, 4;
	// begin inline asm
	lop3.b32 %r740, %r651, %r696, %r697, 202;
	// end inline asm
	shl.b32 	%r701, %r705, 4;
	// begin inline asm
	lop3.b32 %r748, %r651, %r700, %r701, 202;
	// end inline asm
	shr.u32 	%r704, %r700, 4;
	// begin inline asm
	lop3.b32 %r764, %r651, %r704, %r705, 202;
	// end inline asm
	shl.b32 	%r709, %r713, 4;
	// begin inline asm
	lop3.b32 %r756, %r651, %r708, %r709, 202;
	// end inline asm
	shr.u32 	%r712, %r708, 4;
	// begin inline asm
	lop3.b32 %r772, %r651, %r712, %r713, 202;
	// end inline asm
	mov.u32 	%r717, 25152;
	// begin inline asm
	prmt.b32 %r779, %r715, %r716, %r717;
	// end inline asm
	mov.u32 	%r721, 29521;
	// begin inline asm
	prmt.b32 %r811, %r715, %r716, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r787, %r723, %r724, %r717;
	// end inline asm
	// begin inline asm
	prmt.b32 %r819, %r723, %r724, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r780, %r731, %r732, %r717;
	// end inline asm
	// begin inline asm
	prmt.b32 %r812, %r731, %r732, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r788, %r739, %r740, %r717;
	// end inline asm
	// begin inline asm
	prmt.b32 %r820, %r739, %r740, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r795, %r747, %r748, %r717;
	// end inline asm
	// begin inline asm
	prmt.b32 %r827, %r747, %r748, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r803, %r755, %r756, %r717;
	// end inline asm
	// begin inline asm
	prmt.b32 %r835, %r755, %r756, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r796, %r763, %r764, %r717;
	// end inline asm
	// begin inline asm
	prmt.b32 %r828, %r763, %r764, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r804, %r771, %r772, %r717;
	// end inline asm
	// begin inline asm
	prmt.b32 %r836, %r771, %r772, %r721;
	// end inline asm
	mov.u32 	%r781, 21520;
	// begin inline asm
	prmt.b32 %r778, %r779, %r780, %r781;
	// end inline asm
	mov.u32 	%r785, 30258;
	// begin inline asm
	prmt.b32 %r782, %r779, %r780, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r786, %r787, %r788, %r781;
	// end inline asm
	// begin inline asm
	prmt.b32 %r790, %r787, %r788, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r794, %r795, %r796, %r781;
	// end inline asm
	// begin inline asm
	prmt.b32 %r798, %r795, %r796, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r802, %r803, %r804, %r781;
	// end inline asm
	// begin inline asm
	prmt.b32 %r806, %r803, %r804, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r810, %r811, %r812, %r781;
	// end inline asm
	// begin inline asm
	prmt.b32 %r814, %r811, %r812, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r818, %r819, %r820, %r781;
	// end inline asm
	// begin inline asm
	prmt.b32 %r822, %r819, %r820, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r826, %r827, %r828, %r781;
	// end inline asm
	// begin inline asm
	prmt.b32 %r830, %r827, %r828, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r834, %r835, %r836, %r781;
	// end inline asm
	// begin inline asm
	prmt.b32 %r838, %r835, %r836, %r785;
	// end inline asm
	st.shared.u32 	[%rd10], %r778;
	st.shared.u32 	[%rd12+512], %r786;
	st.shared.u32 	[%rd12+256], %r782;
	st.shared.u32 	[%rd12+768], %r790;
	and.b32  	%r929, %r861, 31;
	add.s32 	%r930, %r929, %r842;
	mul.wide.u32 	%rd147, %r930, 4;
	add.s64 	%rd149, %rd78, %rd147;
	st.shared.u32 	[%rd149], %r794;
	cvt.u64.u32 	%rd150, %r929;
	add.s64 	%rd151, %rd11, %rd150;
	shl.b64 	%rd152, %rd151, 2;
	add.s64 	%rd153, %rd78, %rd152;
	st.shared.u32 	[%rd153+512], %r802;
	st.shared.u32 	[%rd153+256], %r798;
	st.shared.u32 	[%rd153+768], %r806;
	st.shared.u32 	[%rd12+128], %r810;
	st.shared.u32 	[%rd12+640], %r818;
	st.shared.u32 	[%rd12+384], %r814;
	st.shared.u32 	[%rd12+896], %r822;
	st.shared.u32 	[%rd153+128], %r826;
	st.shared.u32 	[%rd153+640], %r834;
	st.shared.u32 	[%rd153+384], %r830;
	st.shared.u32 	[%rd153+896], %r838;
	bar.sync 	0;
	ld.shared.u32 	%r178, [%rd13];
	ld.shared.u32 	%r179, [%rd14];
	ld.shared.u32 	%r180, [%rd15];
	ld.shared.u32 	%r181, [%rd16];
	ld.shared.u32 	%r182, [%rd17];
	ld.shared.u32 	%r183, [%rd18];
	ld.shared.u32 	%r184, [%rd19];
	ld.shared.u32 	%r185, [%rd20];
	ld.shared.u32 	%r186, [%rd21];
	ld.shared.u32 	%r187, [%rd22];
	ld.shared.u32 	%r188, [%rd23];
	ld.shared.u32 	%r189, [%rd24];
	ld.shared.u32 	%r190, [%rd25];
	ld.shared.u32 	%r191, [%rd26];
	ld.shared.u32 	%r192, [%rd27];
	ld.shared.u32 	%r193, [%rd28];
	bar.sync 	0;
	shfl.sync.idx.b32	%r194, %r169, 0, 31, -1;
	shfl.sync.idx.b32	%r195, %r169, 1, 31, -1;
	shfl.sync.idx.b32	%r196, %r169, 2, 31, -1;
	shfl.sync.idx.b32	%r197, %r169, 3, 31, -1;
	shfl.sync.idx.b32	%r198, %r169, 4, 31, -1;
	shfl.sync.idx.b32	%r199, %r169, 5, 31, -1;
	shfl.sync.idx.b32	%r200, %r169, 6, 31, -1;
	shfl.sync.idx.b32	%r201, %r169, 7, 31, -1;
	shfl.sync.idx.b32	%r202, %r169, 8, 31, -1;
	shfl.sync.idx.b32	%r203, %r169, 9, 31, -1;
	shfl.sync.idx.b32	%r204, %r169, 10, 31, -1;
	shfl.sync.idx.b32	%r205, %r169, 11, 31, -1;
	shfl.sync.idx.b32	%r206, %r169, 12, 31, -1;
	shfl.sync.idx.b32	%r207, %r169, 13, 31, -1;
	shfl.sync.idx.b32	%r208, %r169, 14, 31, -1;
	shfl.sync.idx.b32	%r209, %r169, 15, 31, -1;
	setp.eq.s32 	%p257, %r194, 999999999;
	@%p257 bra 	$L__BB0_136;
// %bb.226:                             // %pass3031
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r931, %r194, %r5;
	mul.wide.s32 	%rd154, %r931, 4;
	add.s64 	%rd156, %rd78, %rd154;
	st.shared.u32 	[%rd156], %r178;
	setp.eq.s32 	%p258, %r195, 999999999;
	@%p258 bra 	$L__BB0_137;
// %bb.227:                             // %pass3097
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r932, %r195, %r5;
	mul.wide.s32 	%rd157, %r932, 4;
	add.s64 	%rd159, %rd78, %rd157;
	st.shared.u32 	[%rd159], %r179;
	setp.eq.s32 	%p259, %r196, 999999999;
	@%p259 bra 	$L__BB0_138;
// %bb.228:                             // %pass3163
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r933, %r196, %r5;
	mul.wide.s32 	%rd160, %r933, 4;
	add.s64 	%rd162, %rd78, %rd160;
	st.shared.u32 	[%rd162], %r180;
	setp.eq.s32 	%p260, %r197, 999999999;
	@%p260 bra 	$L__BB0_139;
// %bb.229:                             // %pass3229
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r934, %r197, %r5;
	mul.wide.s32 	%rd163, %r934, 4;
	add.s64 	%rd165, %rd78, %rd163;
	st.shared.u32 	[%rd165], %r181;
	setp.eq.s32 	%p261, %r198, 999999999;
	@%p261 bra 	$L__BB0_140;
// %bb.230:                             // %pass3295
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r935, %r198, %r5;
	mul.wide.s32 	%rd166, %r935, 4;
	add.s64 	%rd168, %rd78, %rd166;
	st.shared.u32 	[%rd168], %r182;
	setp.eq.s32 	%p262, %r199, 999999999;
	@%p262 bra 	$L__BB0_141;
// %bb.231:                             // %pass3361
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r936, %r199, %r5;
	mul.wide.s32 	%rd169, %r936, 4;
	add.s64 	%rd171, %rd78, %rd169;
	st.shared.u32 	[%rd171], %r183;
	setp.eq.s32 	%p263, %r200, 999999999;
	@%p263 bra 	$L__BB0_142;
// %bb.232:                             // %pass3427
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r937, %r200, %r5;
	mul.wide.s32 	%rd172, %r937, 4;
	add.s64 	%rd174, %rd78, %rd172;
	st.shared.u32 	[%rd174], %r184;
	setp.eq.s32 	%p264, %r201, 999999999;
	@%p264 bra 	$L__BB0_143;
// %bb.233:                             // %pass3493
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r938, %r201, %r5;
	mul.wide.s32 	%rd175, %r938, 4;
	add.s64 	%rd177, %rd78, %rd175;
	st.shared.u32 	[%rd177], %r185;
	setp.eq.s32 	%p265, %r202, 999999999;
	@%p265 bra 	$L__BB0_144;
// %bb.234:                             // %pass3559
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r939, %r202, %r5;
	mul.wide.s32 	%rd178, %r939, 4;
	add.s64 	%rd180, %rd78, %rd178;
	st.shared.u32 	[%rd180], %r186;
	setp.eq.s32 	%p266, %r203, 999999999;
	@%p266 bra 	$L__BB0_145;
// %bb.235:                             // %pass3625
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r940, %r203, %r5;
	mul.wide.s32 	%rd181, %r940, 4;
	add.s64 	%rd183, %rd78, %rd181;
	st.shared.u32 	[%rd183], %r187;
	setp.eq.s32 	%p267, %r204, 999999999;
	@%p267 bra 	$L__BB0_146;
// %bb.236:                             // %pass3691
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r941, %r204, %r5;
	mul.wide.s32 	%rd184, %r941, 4;
	add.s64 	%rd186, %rd78, %rd184;
	st.shared.u32 	[%rd186], %r188;
	setp.eq.s32 	%p268, %r205, 999999999;
	@%p268 bra 	$L__BB0_147;
// %bb.237:                             // %pass3757
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r942, %r205, %r5;
	mul.wide.s32 	%rd187, %r942, 4;
	add.s64 	%rd189, %rd78, %rd187;
	st.shared.u32 	[%rd189], %r189;
	setp.eq.s32 	%p269, %r206, 999999999;
	@%p269 bra 	$L__BB0_148;
// %bb.238:                             // %pass3823
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r943, %r206, %r5;
	mul.wide.s32 	%rd190, %r943, 4;
	add.s64 	%rd192, %rd78, %rd190;
	st.shared.u32 	[%rd192], %r190;
	setp.eq.s32 	%p270, %r207, 999999999;
	@%p270 bra 	$L__BB0_149;
// %bb.239:                             // %pass3889
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r944, %r207, %r5;
	mul.wide.s32 	%rd193, %r944, 4;
	add.s64 	%rd195, %rd78, %rd193;
	st.shared.u32 	[%rd195], %r191;
	setp.eq.s32 	%p271, %r208, 999999999;
	@%p271 bra 	$L__BB0_150;
// %bb.240:                             // %pass3955
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r945, %r208, %r5;
	mul.wide.s32 	%rd196, %r945, 4;
	add.s64 	%rd198, %rd78, %rd196;
	st.shared.u32 	[%rd198], %r192;
	setp.eq.s32 	%p272, %r209, 999999999;
	@%p272 bra 	$L__BB0_151;
// %bb.241:                             // %pass4021
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r947, %r209, %r5;
	mul.wide.s32 	%rd199, %r947, 4;
	add.s64 	%rd201, %rd78, %rd199;
	st.shared.u32 	[%rd201], %r193;
	bar.sync 	0;
	ld.shared.u32 	%r210, [%rd29];
	ld.shared.u32 	%r211, [%rd30];
	ld.shared.u32 	%r212, [%rd31];
	ld.shared.u32 	%r213, [%rd32];
	ld.shared.u32 	%r214, [%rd33];
	ld.shared.u32 	%r215, [%rd34];
	ld.shared.u32 	%r216, [%rd35];
	ld.shared.u32 	%r217, [%rd36];
	ld.shared.u32 	%r218, [%rd37];
	ld.shared.u32 	%r219, [%rd38];
	ld.shared.u32 	%r220, [%rd39];
	ld.shared.u32 	%r221, [%rd40];
	ld.shared.u32 	%r222, [%rd41];
	ld.shared.u32 	%r223, [%rd42];
	ld.shared.u32 	%r224, [%rd43];
	ld.shared.u32 	%r225, [%rd44];
	bar.sync 	0;
	mov.u32 	%r3488, 16;
	bra.uni 	$L__BB0_242;
$L__BB0_167:                            // %L22444
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3496, 0;
	mov.u32 	%r3498, %r3496;
$L__BB0_168:                            // %L22445
                                        //   in Loop: Header=BB0_242 Depth=2
	bar.sync 	0;
	add.s32 	%r3488, %r3488, -8;
	setp.ne.s32 	%p317, %r3488, -16;
	@%p317 bra 	$L__BB0_242;
	bra.uni 	$L__BB0_169;
$L__BB0_242:                            // %L12378
                                        //   Parent Loop BB0_224 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p273, %r3488, 16;
	selp.b32 	%r1340, %r210, 0, %p273;
	setp.eq.s32 	%p274, %r3488, 8;
	selp.b32 	%r1341, %r214, %r1340, %p274;
	setp.eq.s32 	%p275, %r3488, 0;
	selp.b32 	%r1342, %r218, %r1341, %p275;
	setp.eq.s32 	%p276, %r3488, -8;
	selp.b32 	%r1343, %r222, %r1342, %p276;
	selp.b32 	%r1344, %r211, 0, %p273;
	selp.b32 	%r1345, %r215, %r1344, %p274;
	selp.b32 	%r1346, %r219, %r1345, %p275;
	selp.b32 	%r1347, %r223, %r1346, %p276;
	selp.b32 	%r1348, %r212, 0, %p273;
	selp.b32 	%r1349, %r216, %r1348, %p274;
	selp.b32 	%r1350, %r220, %r1349, %p275;
	selp.b32 	%r1351, %r224, %r1350, %p276;
	selp.b32 	%r1352, %r213, 0, %p273;
	selp.b32 	%r1353, %r217, %r1352, %p274;
	selp.b32 	%r1354, %r221, %r1353, %p275;
	selp.b32 	%r1355, %r225, %r1354, %p276;
	// begin inline asm
	mov.b32 %r953, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r964, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r952, %r1343, -2004318072;
	mov.u32 	%r1089, 983055;
	// begin inline asm
	lop3.b32 %r950, %r1089, %r952, %r953, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r954, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r955, %r953, %r954;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r958, %r950, %r955;
	// end inline asm
	mov.u32 	%r1100, 15728880;
	// begin inline asm
	lop3.b32 %r961, %r1100, %r952, %r964, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r965, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r966, %r964, %r965;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r969, %r961, %r966;
	// end inline asm
	// begin inline asm
	mov.b32 %r999, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1010, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r998, %r1347, -2004318072;
	// begin inline asm
	lop3.b32 %r996, %r1089, %r998, %r999, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1000, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1001, %r999, %r1000;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1004, %r996, %r1001;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1007, %r1100, %r998, %r1010, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1011, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1012, %r1010, %r1011;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1015, %r1007, %r1012;
	// end inline asm
	// begin inline asm
	mov.b32 %r1045, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1056, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1044, %r1351, -2004318072;
	// begin inline asm
	lop3.b32 %r1042, %r1089, %r1044, %r1045, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1046, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1047, %r1045, %r1046;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1050, %r1042, %r1047;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1053, %r1100, %r1044, %r1056, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1057, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1058, %r1056, %r1057;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1061, %r1053, %r1058;
	// end inline asm
	// begin inline asm
	mov.b32 %r1091, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1102, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1090, %r1355, -2004318072;
	// begin inline asm
	lop3.b32 %r1088, %r1089, %r1090, %r1091, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1092, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1093, %r1091, %r1092;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1096, %r1088, %r1093;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1099, %r1100, %r1090, %r1102, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1103, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1104, %r1102, %r1103;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1107, %r1099, %r1104;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r958;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1132, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r969;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1135, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r1004;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1138, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r1015;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1141, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r1050;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1144, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r1061;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1147, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r1096;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1150, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r1107;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1153, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1211, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1156, %r1157}, {%r329, %r332}, {%r1132}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1163, %r1164}, {%r329, %r332}, {%r1135}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1170, %r1171}, {%r329, %r332}, {%r1138}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1177, %r1178}, {%r329, %r332}, {%r1141}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1184, %r1185}, {%r329, %r332}, {%r1144}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1191, %r1192}, {%r329, %r332}, {%r1147}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1198, %r1199}, {%r329, %r332}, {%r1150}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1205, %r1206}, {%r329, %r332}, {%r1153}, {%r1211, %r1211};
	// end inline asm
	@%p1 bra 	$L__BB0_245;
	bra.uni 	$L__BB0_243;
$L__BB0_245:                            // %pass5418
                                        //   in Loop: Header=BB0_242 Depth=2
	// begin inline asm
	neg.f16x2 %r1212, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1214, %r1212, %r1157;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1217, %r367, %r1156, %r1214;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1221, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1223, %r1221, %r1164;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1226, %r367, %r1163, %r1223;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1230, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1232, %r1230, %r1171;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1235, %r367, %r1170, %r1232;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1239, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1241, %r1239, %r1178;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1244, %r367, %r1177, %r1241;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1248, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1250, %r1248, %r1185;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1253, %r367, %r1184, %r1250;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1257, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1259, %r1257, %r1192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1262, %r367, %r1191, %r1259;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1266, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1268, %r1266, %r1199;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1271, %r367, %r1198, %r1268;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1275, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1277, %r1275, %r1206;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1280, %r367, %r1205, %r1277;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1284, %r370, %r1156;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1287, %r367, %r1157, %r1284;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1291, %r370, %r1163;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1294, %r367, %r1164, %r1291;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1298, %r370, %r1170;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1301, %r367, %r1171, %r1298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1305, %r370, %r1177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1308, %r367, %r1178, %r1305;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1312, %r370, %r1184;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1315, %r367, %r1185, %r1312;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1319, %r370, %r1191;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1322, %r367, %r1192, %r1319;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1326, %r370, %r1198;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1329, %r367, %r1199, %r1326;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1333, %r370, %r1205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1336, %r367, %r1206, %r1333;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1356, %r1357}, {%r414, %r417}, {%r1217, %r1287}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1365, %r1366}, {%r414, %r417}, {%r1226, %r1294}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1374, %r1375}, {%r414, %r417}, {%r1235, %r1301}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1383, %r1384}, {%r414, %r417}, {%r1244, %r1308}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1392, %r1393}, {%r414, %r417}, {%r1253, %r1315}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1401, %r1402}, {%r414, %r417}, {%r1262, %r1322}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1410, %r1411}, {%r414, %r417}, {%r1271, %r1329}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1419, %r1420}, {%r414, %r417}, {%r1280, %r1336}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r1496, [%rd7];
	ld.shared.u32 	%r1503, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1513, %r1510}, {%r426, %r429}, {%r1496}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1522, %r1519}, {%r426, %r429}, {%r1503}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1506, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1508, %r1506, %r1510;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1511, %r460, %r1513, %r1508;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1515, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1517, %r1515, %r1519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1520, %r460, %r1522, %r1517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1524, %r463, %r1513;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1527, %r460, %r1510, %r1524;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1531, %r463, %r1522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1534, %r460, %r1519, %r1531;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1557, %r1560}, {%r502, %r505}, {%r1511, %r1527}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1564, %r1568}, {%r502, %r505}, {%r1520, %r1534}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1556, %r1557, %r1557;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1559, %r1560, %r1560, %r1556;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1563, %r1564, %r1564, %r1559;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1567, %r1568, %r1568, %r1563;
	// end inline asm
	mov.u32 	%r1572, 488578335;
	// begin inline asm
	fma.rn.f16x2 %r3509, %r1572, %r1567, %r3498;
	// end inline asm
	add.s32 	%r3507, %r3496, 1;
	setp.eq.s32 	%p277, %r3507, 25;
	@%p277 bra 	$L__BB0_152;
	bra.uni 	$L__BB0_246;
$L__BB0_152:                            // %L14233
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p278, %r5, 16;
	@%p278 bra 	$L__BB0_244;
	bra.uni 	$L__BB0_153;
$L__BB0_244:                            // %pass5965
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1575, %r3497, 18;
	or.b32  	%r1576, %r1575, %r175;
	or.b32  	%r1577, %r1576, %r176;
	or.b32  	%r1578, %r1577, %r2;
	cvt.u64.u32 	%rd204, %r1578;
	add.s64 	%rd205, %rd204, %rd9;
	shr.u64 	%rd206, %rd205, 37;
	add.s64 	%rd207, %rd205, %rd206;
	shr.s64 	%rd208, %rd207, 27;
	setp.lt.s64 	%p279, %rd205, 0;
	and.b64  	%rd209, %rd207, -134217728;
	setp.ne.s64 	%p280, %rd209, %rd205;
	and.pred  	%p281, %p279, %p280;
	selp.u64 	%rd210, 1, 0, %p281;
	sub.s64 	%rd211, %rd210, %rd208;
	shl.b64 	%rd212, %rd211, 27;
	add.s64 	%rd213, %rd212, %rd205;
	shl.b64 	%rd214, %rd213, 2;
	add.s64 	%rd215, %rd4, %rd214;
	st.global.u32 	[%rd215], %r3509;
$L__BB0_153:                            // %L14450
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3507, 0;
	mov.u32 	%r3509, %r3507;
$L__BB0_246:                            // %pass6200
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1584, [%rd45];
	ld.shared.u32 	%r1591, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1601, %r1598}, {%r426, %r429}, {%r1584}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1610, %r1607}, {%r426, %r429}, {%r1591}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1594, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1596, %r1594, %r1598;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1599, %r460, %r1601, %r1596;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1603, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1605, %r1603, %r1607;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1608, %r460, %r1610, %r1605;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1612, %r463, %r1601;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1615, %r460, %r1598, %r1612;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1619, %r463, %r1610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1622, %r460, %r1607, %r1619;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1645, %r1648}, {%r502, %r505}, {%r1599, %r1615}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1652, %r1656}, {%r502, %r505}, {%r1608, %r1622}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1644, %r1645, %r1645;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1647, %r1648, %r1648, %r1644;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1651, %r1652, %r1652, %r1647;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1655, %r1656, %r1656, %r1651;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3512, %r1572, %r1655, %r3509;
	// end inline asm
	add.s32 	%r3510, %r3507, 1;
	setp.eq.s32 	%p282, %r3510, 25;
	@%p282 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_247;
$L__BB0_154:                            // %L15375
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p283, %r5, 16;
	@%p283 bra 	$L__BB0_262;
	bra.uni 	$L__BB0_155;
$L__BB0_262:                            // %pass6448
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1663, %r3497, 18;
	or.b32  	%r1664, %r1663, %r175;
	or.b32  	%r1665, %r1664, %r176;
	or.b32  	%r1666, %r1665, %r2;
	cvt.u64.u32 	%rd216, %r1666;
	add.s64 	%rd217, %rd216, %rd9;
	shr.u64 	%rd218, %rd217, 37;
	add.s64 	%rd219, %rd217, %rd218;
	shr.s64 	%rd220, %rd219, 27;
	setp.lt.s64 	%p284, %rd217, 0;
	and.b64  	%rd221, %rd219, -134217728;
	setp.ne.s64 	%p285, %rd221, %rd217;
	and.pred  	%p286, %p284, %p285;
	selp.u64 	%rd222, 1, 0, %p286;
	sub.s64 	%rd223, %rd222, %rd220;
	shl.b64 	%rd224, %rd223, 27;
	add.s64 	%rd225, %rd224, %rd217;
	shl.b64 	%rd226, %rd225, 2;
	add.s64 	%rd227, %rd4, %rd226;
	st.global.u32 	[%rd227], %r3512;
$L__BB0_155:                            // %L15592
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3510, 0;
	mov.u32 	%r3512, %r3510;
$L__BB0_247:                            // %pass6683
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1672, [%rd47];
	ld.shared.u32 	%r1679, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1689, %r1686}, {%r426, %r429}, {%r1672}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1698, %r1695}, {%r426, %r429}, {%r1679}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1682, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1684, %r1682, %r1686;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1687, %r460, %r1689, %r1684;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1691, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1693, %r1691, %r1695;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1696, %r460, %r1698, %r1693;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1700, %r463, %r1689;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1703, %r460, %r1686, %r1700;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1707, %r463, %r1698;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1710, %r460, %r1695, %r1707;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1733, %r1736}, {%r502, %r505}, {%r1687, %r1703}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1740, %r1744}, {%r502, %r505}, {%r1696, %r1710}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1732, %r1733, %r1733;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1735, %r1736, %r1736, %r1732;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1739, %r1740, %r1740, %r1735;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1743, %r1744, %r1744, %r1739;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3515, %r1572, %r1743, %r3512;
	// end inline asm
	add.s32 	%r3513, %r3510, 1;
	setp.eq.s32 	%p287, %r3513, 25;
	@%p287 bra 	$L__BB0_156;
	bra.uni 	$L__BB0_248;
$L__BB0_156:                            // %L16517
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p288, %r5, 16;
	@%p288 bra 	$L__BB0_263;
	bra.uni 	$L__BB0_157;
$L__BB0_263:                            // %pass6931
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1751, %r3497, 18;
	or.b32  	%r1752, %r1751, %r175;
	or.b32  	%r1753, %r1752, %r176;
	or.b32  	%r1754, %r1753, %r2;
	cvt.u64.u32 	%rd228, %r1754;
	add.s64 	%rd229, %rd228, %rd9;
	shr.u64 	%rd230, %rd229, 37;
	add.s64 	%rd231, %rd229, %rd230;
	shr.s64 	%rd232, %rd231, 27;
	setp.lt.s64 	%p289, %rd229, 0;
	and.b64  	%rd233, %rd231, -134217728;
	setp.ne.s64 	%p290, %rd233, %rd229;
	and.pred  	%p291, %p289, %p290;
	selp.u64 	%rd234, 1, 0, %p291;
	sub.s64 	%rd235, %rd234, %rd232;
	shl.b64 	%rd236, %rd235, 27;
	add.s64 	%rd237, %rd236, %rd229;
	shl.b64 	%rd238, %rd237, 2;
	add.s64 	%rd239, %rd4, %rd238;
	st.global.u32 	[%rd239], %r3515;
$L__BB0_157:                            // %L16734
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3513, 0;
	mov.u32 	%r3515, %r3513;
$L__BB0_248:                            // %pass7166
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1760, [%rd49];
	ld.shared.u32 	%r1767, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1777, %r1774}, {%r426, %r429}, {%r1760}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1786, %r1783}, {%r426, %r429}, {%r1767}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1770, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1772, %r1770, %r1774;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1775, %r460, %r1777, %r1772;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1779, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1781, %r1779, %r1783;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1784, %r460, %r1786, %r1781;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1788, %r463, %r1777;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1791, %r460, %r1774, %r1788;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1795, %r463, %r1786;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1798, %r460, %r1783, %r1795;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1821, %r1824}, {%r502, %r505}, {%r1775, %r1791}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1828, %r1832}, {%r502, %r505}, {%r1784, %r1798}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1820, %r1821, %r1821;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1823, %r1824, %r1824, %r1820;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1827, %r1828, %r1828, %r1823;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1831, %r1832, %r1832, %r1827;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3518, %r1572, %r1831, %r3515;
	// end inline asm
	add.s32 	%r3516, %r3513, 1;
	setp.eq.s32 	%p292, %r3516, 25;
	@%p292 bra 	$L__BB0_158;
	bra.uni 	$L__BB0_249;
$L__BB0_158:                            // %L17659
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p293, %r5, 16;
	@%p293 bra 	$L__BB0_264;
	bra.uni 	$L__BB0_159;
$L__BB0_264:                            // %pass7414
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1839, %r3497, 18;
	or.b32  	%r1840, %r1839, %r175;
	or.b32  	%r1841, %r1840, %r176;
	or.b32  	%r1842, %r1841, %r2;
	cvt.u64.u32 	%rd240, %r1842;
	add.s64 	%rd241, %rd240, %rd9;
	shr.u64 	%rd242, %rd241, 37;
	add.s64 	%rd243, %rd241, %rd242;
	shr.s64 	%rd244, %rd243, 27;
	setp.lt.s64 	%p294, %rd241, 0;
	and.b64  	%rd245, %rd243, -134217728;
	setp.ne.s64 	%p295, %rd245, %rd241;
	and.pred  	%p296, %p294, %p295;
	selp.u64 	%rd246, 1, 0, %p296;
	sub.s64 	%rd247, %rd246, %rd244;
	shl.b64 	%rd248, %rd247, 27;
	add.s64 	%rd249, %rd248, %rd241;
	shl.b64 	%rd250, %rd249, 2;
	add.s64 	%rd251, %rd4, %rd250;
	st.global.u32 	[%rd251], %r3518;
$L__BB0_159:                            // %L17876
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3516, 0;
	mov.u32 	%r3518, %r3516;
$L__BB0_249:                            // %pass7649
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1848, [%rd51];
	ld.shared.u32 	%r1855, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1865, %r1862}, {%r426, %r429}, {%r1848}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1874, %r1871}, {%r426, %r429}, {%r1855}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1858, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1860, %r1858, %r1862;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1863, %r460, %r1865, %r1860;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1867, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1869, %r1867, %r1871;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1872, %r460, %r1874, %r1869;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1876, %r463, %r1865;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1879, %r460, %r1862, %r1876;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1883, %r463, %r1874;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1886, %r460, %r1871, %r1883;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1909, %r1912}, {%r502, %r505}, {%r1863, %r1879}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1916, %r1920}, {%r502, %r505}, {%r1872, %r1886}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1908, %r1909, %r1909;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1911, %r1912, %r1912, %r1908;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1915, %r1916, %r1916, %r1911;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1919, %r1920, %r1920, %r1915;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3521, %r1572, %r1919, %r3518;
	// end inline asm
	add.s32 	%r3519, %r3516, 1;
	setp.eq.s32 	%p297, %r3519, 25;
	@%p297 bra 	$L__BB0_160;
	bra.uni 	$L__BB0_250;
$L__BB0_160:                            // %L18801
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p298, %r5, 16;
	@%p298 bra 	$L__BB0_265;
	bra.uni 	$L__BB0_161;
$L__BB0_265:                            // %pass7897
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1927, %r3497, 18;
	or.b32  	%r1928, %r1927, %r175;
	or.b32  	%r1929, %r1928, %r176;
	or.b32  	%r1930, %r1929, %r2;
	cvt.u64.u32 	%rd252, %r1930;
	add.s64 	%rd253, %rd252, %rd9;
	shr.u64 	%rd254, %rd253, 37;
	add.s64 	%rd255, %rd253, %rd254;
	shr.s64 	%rd256, %rd255, 27;
	setp.lt.s64 	%p299, %rd253, 0;
	and.b64  	%rd257, %rd255, -134217728;
	setp.ne.s64 	%p300, %rd257, %rd253;
	and.pred  	%p301, %p299, %p300;
	selp.u64 	%rd258, 1, 0, %p301;
	sub.s64 	%rd259, %rd258, %rd256;
	shl.b64 	%rd260, %rd259, 27;
	add.s64 	%rd261, %rd260, %rd253;
	shl.b64 	%rd262, %rd261, 2;
	add.s64 	%rd263, %rd4, %rd262;
	st.global.u32 	[%rd263], %r3521;
$L__BB0_161:                            // %L19018
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3519, 0;
	mov.u32 	%r3521, %r3519;
$L__BB0_250:                            // %pass8132
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1936, [%rd53];
	ld.shared.u32 	%r1943, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1953, %r1950}, {%r426, %r429}, {%r1936}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1962, %r1959}, {%r426, %r429}, {%r1943}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1946, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1948, %r1946, %r1950;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1951, %r460, %r1953, %r1948;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1955, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1957, %r1955, %r1959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1960, %r460, %r1962, %r1957;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1964, %r463, %r1953;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1967, %r460, %r1950, %r1964;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1971, %r463, %r1962;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1974, %r460, %r1959, %r1971;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1997, %r2000}, {%r502, %r505}, {%r1951, %r1967}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2004, %r2008}, {%r502, %r505}, {%r1960, %r1974}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1996, %r1997, %r1997;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1999, %r2000, %r2000, %r1996;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2003, %r2004, %r2004, %r1999;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2007, %r2008, %r2008, %r2003;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3524, %r1572, %r2007, %r3521;
	// end inline asm
	add.s32 	%r3522, %r3519, 1;
	setp.eq.s32 	%p302, %r3522, 25;
	@%p302 bra 	$L__BB0_162;
	bra.uni 	$L__BB0_251;
$L__BB0_162:                            // %L19943
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p303, %r5, 16;
	@%p303 bra 	$L__BB0_266;
	bra.uni 	$L__BB0_163;
$L__BB0_266:                            // %pass8380
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r2015, %r3497, 18;
	or.b32  	%r2016, %r2015, %r175;
	or.b32  	%r2017, %r2016, %r176;
	or.b32  	%r2018, %r2017, %r2;
	cvt.u64.u32 	%rd264, %r2018;
	add.s64 	%rd265, %rd264, %rd9;
	shr.u64 	%rd266, %rd265, 37;
	add.s64 	%rd267, %rd265, %rd266;
	shr.s64 	%rd268, %rd267, 27;
	setp.lt.s64 	%p304, %rd265, 0;
	and.b64  	%rd269, %rd267, -134217728;
	setp.ne.s64 	%p305, %rd269, %rd265;
	and.pred  	%p306, %p304, %p305;
	selp.u64 	%rd270, 1, 0, %p306;
	sub.s64 	%rd271, %rd270, %rd268;
	shl.b64 	%rd272, %rd271, 27;
	add.s64 	%rd273, %rd272, %rd265;
	shl.b64 	%rd274, %rd273, 2;
	add.s64 	%rd275, %rd4, %rd274;
	st.global.u32 	[%rd275], %r3524;
$L__BB0_163:                            // %L20160
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3522, 0;
	mov.u32 	%r3524, %r3522;
$L__BB0_251:                            // %pass8615
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r2024, [%rd55];
	ld.shared.u32 	%r2031, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2041, %r2038}, {%r426, %r429}, {%r2024}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2050, %r2047}, {%r426, %r429}, {%r2031}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2034, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2036, %r2034, %r2038;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2039, %r460, %r2041, %r2036;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2043, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2045, %r2043, %r2047;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2048, %r460, %r2050, %r2045;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2052, %r463, %r2041;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2055, %r460, %r2038, %r2052;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2059, %r463, %r2050;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2062, %r460, %r2047, %r2059;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2085, %r2088}, {%r502, %r505}, {%r2039, %r2055}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2092, %r2096}, {%r502, %r505}, {%r2048, %r2062}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2084, %r2085, %r2085;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2087, %r2088, %r2088, %r2084;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2091, %r2092, %r2092, %r2087;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2095, %r2096, %r2096, %r2091;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3527, %r1572, %r2095, %r3524;
	// end inline asm
	add.s32 	%r3525, %r3522, 1;
	setp.eq.s32 	%p307, %r3525, 25;
	@%p307 bra 	$L__BB0_164;
	bra.uni 	$L__BB0_252;
$L__BB0_164:                            // %L21085
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p308, %r5, 16;
	@%p308 bra 	$L__BB0_267;
	bra.uni 	$L__BB0_165;
$L__BB0_267:                            // %pass8863
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r2103, %r3497, 18;
	or.b32  	%r2104, %r2103, %r175;
	or.b32  	%r2105, %r2104, %r176;
	or.b32  	%r2106, %r2105, %r2;
	cvt.u64.u32 	%rd276, %r2106;
	add.s64 	%rd277, %rd276, %rd9;
	shr.u64 	%rd278, %rd277, 37;
	add.s64 	%rd279, %rd277, %rd278;
	shr.s64 	%rd280, %rd279, 27;
	setp.lt.s64 	%p309, %rd277, 0;
	and.b64  	%rd281, %rd279, -134217728;
	setp.ne.s64 	%p310, %rd281, %rd277;
	and.pred  	%p311, %p309, %p310;
	selp.u64 	%rd282, 1, 0, %p311;
	sub.s64 	%rd283, %rd282, %rd280;
	shl.b64 	%rd284, %rd283, 27;
	add.s64 	%rd285, %rd284, %rd277;
	shl.b64 	%rd286, %rd285, 2;
	add.s64 	%rd287, %rd4, %rd286;
	st.global.u32 	[%rd287], %r3527;
$L__BB0_165:                            // %L21302
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3525, 0;
	mov.u32 	%r3527, %r3525;
$L__BB0_252:                            // %pass9098
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r2112, [%rd57];
	ld.shared.u32 	%r2119, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2129, %r2126}, {%r426, %r429}, {%r2112}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2138, %r2135}, {%r426, %r429}, {%r2119}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2122, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2124, %r2122, %r2126;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2127, %r460, %r2129, %r2124;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2131, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2133, %r2131, %r2135;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2136, %r460, %r2138, %r2133;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2140, %r463, %r2129;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2143, %r460, %r2126, %r2140;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2147, %r463, %r2138;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2150, %r460, %r2135, %r2147;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2173, %r2176}, {%r502, %r505}, {%r2127, %r2143}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2180, %r2184}, {%r502, %r505}, {%r2136, %r2150}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2172, %r2173, %r2173;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2175, %r2176, %r2176, %r2172;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2179, %r2180, %r2180, %r2175;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2183, %r2184, %r2184, %r2179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3498, %r1572, %r2183, %r3527;
	// end inline asm
	add.s32 	%r3496, %r3525, 1;
	setp.eq.s32 	%p312, %r3496, 25;
	@%p312 bra 	$L__BB0_166;
	bra.uni 	$L__BB0_168;
$L__BB0_166:                            // %L22227
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p313, %r5, 16;
	@%p313 bra 	$L__BB0_253;
	bra.uni 	$L__BB0_167;
$L__BB0_253:                            // %pass9346
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r2191, %r3497, 18;
	or.b32  	%r2192, %r2191, %r175;
	or.b32  	%r2193, %r2192, %r176;
	or.b32  	%r2194, %r2193, %r2;
	cvt.u64.u32 	%rd288, %r2194;
	add.s64 	%rd289, %rd288, %rd9;
	shr.u64 	%rd290, %rd289, 37;
	add.s64 	%rd291, %rd289, %rd290;
	shr.s64 	%rd292, %rd291, 27;
	setp.lt.s64 	%p314, %rd289, 0;
	and.b64  	%rd293, %rd291, -134217728;
	setp.ne.s64 	%p315, %rd293, %rd289;
	and.pred  	%p316, %p314, %p315;
	selp.u64 	%rd294, 1, 0, %p316;
	sub.s64 	%rd295, %rd294, %rd292;
	shl.b64 	%rd296, %rd295, 27;
	add.s64 	%rd297, %rd296, %rd289;
	shl.b64 	%rd298, %rd297, 2;
	add.s64 	%rd299, %rd4, %rd298;
	st.global.u32 	[%rd299], %r3498;
	bra.uni 	$L__BB0_167;
$L__BB0_169:                            // %L22466.preheader
                                        //   in Loop: Header=BB0_224 Depth=1
	mov.u32 	%r3495, 16;
	bra.uni 	$L__BB0_170;
$L__BB0_193:                            // %L32532
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3496, %r1211;
	mov.u32 	%r3498, %r1211;
$L__BB0_194:                            // %L32533
                                        //   in Loop: Header=BB0_170 Depth=2
	bar.sync 	0;
	add.s32 	%r3495, %r3495, -8;
	setp.ne.s32 	%p362, %r3495, -16;
	@%p362 bra 	$L__BB0_170;
	bra.uni 	$L__BB0_195;
$L__BB0_170:                            // %L22466
                                        //   Parent Loop BB0_224 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p318, %r3495, 16;
	selp.b32 	%r2808, %r210, 0, %p318;
	setp.eq.s32 	%p319, %r3495, 8;
	selp.b32 	%r2809, %r214, %r2808, %p319;
	setp.eq.s32 	%p320, %r3495, 0;
	selp.b32 	%r2810, %r218, %r2809, %p320;
	setp.eq.s32 	%p321, %r3495, -8;
	selp.b32 	%r2811, %r222, %r2810, %p321;
	selp.b32 	%r2812, %r211, 0, %p318;
	selp.b32 	%r2813, %r215, %r2812, %p319;
	selp.b32 	%r2814, %r219, %r2813, %p320;
	selp.b32 	%r2815, %r223, %r2814, %p321;
	selp.b32 	%r2816, %r212, 0, %p318;
	selp.b32 	%r2817, %r216, %r2816, %p319;
	selp.b32 	%r2818, %r220, %r2817, %p320;
	selp.b32 	%r2819, %r224, %r2818, %p321;
	selp.b32 	%r2820, %r213, 0, %p318;
	selp.b32 	%r2821, %r217, %r2820, %p319;
	selp.b32 	%r2822, %r221, %r2821, %p320;
	selp.b32 	%r2823, %r225, %r2822, %p321;
	// begin inline asm
	mov.b32 %r2224, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2235, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2824, %r2811, 8;
	xor.b32  	%r2234, %r2824, 8947848;
	// begin inline asm
	lop3.b32 %r2221, %r1089, %r2234, %r2224, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2225, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2226, %r2224, %r2225;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2229, %r2221, %r2226;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2232, %r1100, %r2234, %r2235, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2236, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2237, %r2235, %r2236;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2240, %r2232, %r2237;
	// end inline asm
	// begin inline asm
	mov.b32 %r2270, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2281, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2825, %r2815, 8;
	xor.b32  	%r2280, %r2825, 8947848;
	// begin inline asm
	lop3.b32 %r2267, %r1089, %r2280, %r2270, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2271, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2272, %r2270, %r2271;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2275, %r2267, %r2272;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2278, %r1100, %r2280, %r2281, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2282, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2283, %r2281, %r2282;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2286, %r2278, %r2283;
	// end inline asm
	// begin inline asm
	mov.b32 %r2316, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2327, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2826, %r2819, 8;
	xor.b32  	%r2326, %r2826, 8947848;
	// begin inline asm
	lop3.b32 %r2313, %r1089, %r2326, %r2316, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2317, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2318, %r2316, %r2317;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2321, %r2313, %r2318;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2324, %r1100, %r2326, %r2327, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2328, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2329, %r2327, %r2328;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2332, %r2324, %r2329;
	// end inline asm
	// begin inline asm
	mov.b32 %r2362, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2373, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2827, %r2823, 8;
	xor.b32  	%r2372, %r2827, 8947848;
	// begin inline asm
	lop3.b32 %r2359, %r1089, %r2372, %r2362, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2363, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2364, %r2362, %r2363;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2367, %r2359, %r2364;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2370, %r1100, %r2372, %r2373, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2374, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2375, %r2373, %r2374;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2378, %r2370, %r2375;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r2229;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2381, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r2240;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2384, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r2275;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2387, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r2286;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2390, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r2321;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2393, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r2332;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2396, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r2367;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2399, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r2378;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2402, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2468, %r2465}, {%r329, %r332}, {%r2381}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2477, %r2474}, {%r329, %r332}, {%r2384}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2486, %r2483}, {%r329, %r332}, {%r2387}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2495, %r2492}, {%r329, %r332}, {%r2390}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2504, %r2501}, {%r329, %r332}, {%r2393}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2513, %r2510}, {%r329, %r332}, {%r2396}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2522, %r2519}, {%r329, %r332}, {%r2399}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2531, %r2528}, {%r329, %r332}, {%r2402}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2461, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2463, %r2461, %r2465;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2466, %r367, %r2468, %r2463;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2470, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2472, %r2470, %r2474;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2475, %r367, %r2477, %r2472;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2479, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2481, %r2479, %r2483;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2484, %r367, %r2486, %r2481;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2488, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2490, %r2488, %r2492;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2493, %r367, %r2495, %r2490;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2497, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2499, %r2497, %r2501;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2502, %r367, %r2504, %r2499;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2506, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2508, %r2506, %r2510;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2511, %r367, %r2513, %r2508;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2515, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2517, %r2515, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2520, %r367, %r2522, %r2517;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2524, %r370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2526, %r2524, %r2528;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2529, %r367, %r2531, %r2526;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2533, %r370, %r2468;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2536, %r367, %r2465, %r2533;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2540, %r370, %r2477;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2543, %r367, %r2474, %r2540;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2547, %r370, %r2486;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2550, %r367, %r2483, %r2547;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2554, %r370, %r2495;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2557, %r367, %r2492, %r2554;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2561, %r370, %r2504;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2564, %r367, %r2501, %r2561;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2568, %r370, %r2513;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2571, %r367, %r2510, %r2568;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2575, %r370, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2578, %r367, %r2519, %r2575;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2582, %r370, %r2531;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2585, %r367, %r2528, %r2582;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2589, %r2590}, {%r414, %r417}, {%r2466, %r2536}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2598, %r2599}, {%r414, %r417}, {%r2475, %r2543}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2607, %r2608}, {%r414, %r417}, {%r2484, %r2550}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2616, %r2617}, {%r414, %r417}, {%r2493, %r2557}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2625, %r2626}, {%r414, %r417}, {%r2502, %r2564}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2634, %r2635}, {%r414, %r417}, {%r2511, %r2571}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2643, %r2644}, {%r414, %r417}, {%r2520, %r2578}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2652, %r2653}, {%r414, %r417}, {%r2529, %r2585}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r2729, [%rd7];
	ld.shared.u32 	%r2736, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2746, %r2743}, {%r426, %r429}, {%r2729}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2755, %r2752}, {%r426, %r429}, {%r2736}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2739, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2741, %r2739, %r2743;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2744, %r460, %r2746, %r2741;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2748, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2750, %r2748, %r2752;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2753, %r460, %r2755, %r2750;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2757, %r463, %r2746;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2760, %r460, %r2743, %r2757;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2764, %r463, %r2755;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2767, %r460, %r2752, %r2764;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2790, %r2793}, {%r502, %r505}, {%r2744, %r2760}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2797, %r2801}, {%r502, %r505}, {%r2753, %r2767}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2789, %r2790, %r2790;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2792, %r2793, %r2793, %r2789;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2796, %r2797, %r2797, %r2792;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2800, %r2801, %r2801, %r2796;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3530, %r1572, %r2800, %r3498;
	// end inline asm
	add.s32 	%r3528, %r3496, 1;
	setp.ne.s32 	%p322, %r3528, 25;
	@%p322 bra 	$L__BB0_173;
// %bb.171:                             // %L24321
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p323, %r5, 16;
	@%p323 bra 	$L__BB0_254;
	bra.uni 	$L__BB0_172;
$L__BB0_254:                            // %pass10014
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r2828, %r3497, 18;
	or.b32  	%r2829, %r2828, %r175;
	or.b32  	%r2830, %r2829, %r176;
	or.b32  	%r2831, %r2830, %r2;
	cvt.u64.u32 	%rd300, %r2831;
	add.s64 	%rd301, %rd300, %rd9;
	shr.u64 	%rd302, %rd301, 37;
	add.s64 	%rd303, %rd301, %rd302;
	shr.s64 	%rd304, %rd303, 27;
	setp.lt.s64 	%p324, %rd301, 0;
	and.b64  	%rd305, %rd303, -134217728;
	setp.ne.s64 	%p325, %rd305, %rd301;
	and.pred  	%p326, %p324, %p325;
	selp.u64 	%rd306, 1, 0, %p326;
	sub.s64 	%rd307, %rd306, %rd304;
	shl.b64 	%rd308, %rd307, 27;
	add.s64 	%rd309, %rd308, %rd301;
	shl.b64 	%rd310, %rd309, 2;
	add.s64 	%rd311, %rd4, %rd310;
	st.global.u32 	[%rd311], %r3530;
$L__BB0_172:                            // %L24538
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3528, 0;
	mov.u32 	%r3530, %r3528;
$L__BB0_173:                            // %pass10249
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r2837, [%rd45];
	ld.shared.u32 	%r2844, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2854, %r2851}, {%r426, %r429}, {%r2837}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2863, %r2860}, {%r426, %r429}, {%r2844}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2847, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2849, %r2847, %r2851;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2852, %r460, %r2854, %r2849;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2856, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2858, %r2856, %r2860;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2861, %r460, %r2863, %r2858;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2865, %r463, %r2854;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2868, %r460, %r2851, %r2865;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2872, %r463, %r2863;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2875, %r460, %r2860, %r2872;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2898, %r2901}, {%r502, %r505}, {%r2852, %r2868}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2905, %r2909}, {%r502, %r505}, {%r2861, %r2875}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2897, %r2898, %r2898;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2900, %r2901, %r2901, %r2897;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2904, %r2905, %r2905, %r2900;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2908, %r2909, %r2909, %r2904;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3533, %r1572, %r2908, %r3530;
	// end inline asm
	add.s32 	%r3531, %r3528, 1;
	setp.eq.s32 	%p327, %r3531, 25;
	@%p327 bra 	$L__BB0_174;
	bra.uni 	$L__BB0_176;
$L__BB0_174:                            // %L25463
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p328, %r5, 16;
	@%p328 bra 	$L__BB0_255;
	bra.uni 	$L__BB0_175;
$L__BB0_255:                            // %pass10497
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r2916, %r3497, 18;
	or.b32  	%r2917, %r2916, %r175;
	or.b32  	%r2918, %r2917, %r176;
	or.b32  	%r2919, %r2918, %r2;
	cvt.u64.u32 	%rd312, %r2919;
	add.s64 	%rd313, %rd312, %rd9;
	shr.u64 	%rd314, %rd313, 37;
	add.s64 	%rd315, %rd313, %rd314;
	shr.s64 	%rd316, %rd315, 27;
	setp.lt.s64 	%p329, %rd313, 0;
	and.b64  	%rd317, %rd315, -134217728;
	setp.ne.s64 	%p330, %rd317, %rd313;
	and.pred  	%p331, %p329, %p330;
	selp.u64 	%rd318, 1, 0, %p331;
	sub.s64 	%rd319, %rd318, %rd316;
	shl.b64 	%rd320, %rd319, 27;
	add.s64 	%rd321, %rd320, %rd313;
	shl.b64 	%rd322, %rd321, 2;
	add.s64 	%rd323, %rd4, %rd322;
	st.global.u32 	[%rd323], %r3533;
$L__BB0_175:                            // %L25680
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3531, 0;
	mov.u32 	%r3533, %r3531;
$L__BB0_176:                            // %pass10732
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r2925, [%rd47];
	ld.shared.u32 	%r2932, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2942, %r2939}, {%r426, %r429}, {%r2925}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2951, %r2948}, {%r426, %r429}, {%r2932}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2935, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2937, %r2935, %r2939;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2940, %r460, %r2942, %r2937;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2944, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2946, %r2944, %r2948;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2949, %r460, %r2951, %r2946;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2953, %r463, %r2942;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2956, %r460, %r2939, %r2953;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2960, %r463, %r2951;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2963, %r460, %r2948, %r2960;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2986, %r2989}, {%r502, %r505}, {%r2940, %r2956}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2993, %r2997}, {%r502, %r505}, {%r2949, %r2963}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2985, %r2986, %r2986;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2988, %r2989, %r2989, %r2985;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2992, %r2993, %r2993, %r2988;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2996, %r2997, %r2997, %r2992;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3536, %r1572, %r2996, %r3533;
	// end inline asm
	add.s32 	%r3534, %r3531, 1;
	setp.eq.s32 	%p332, %r3534, 25;
	@%p332 bra 	$L__BB0_177;
	bra.uni 	$L__BB0_179;
$L__BB0_177:                            // %L26605
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p333, %r5, 16;
	@%p333 bra 	$L__BB0_256;
	bra.uni 	$L__BB0_178;
$L__BB0_256:                            // %pass10980
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3004, %r3497, 18;
	or.b32  	%r3005, %r3004, %r175;
	or.b32  	%r3006, %r3005, %r176;
	or.b32  	%r3007, %r3006, %r2;
	cvt.u64.u32 	%rd324, %r3007;
	add.s64 	%rd325, %rd324, %rd9;
	shr.u64 	%rd326, %rd325, 37;
	add.s64 	%rd327, %rd325, %rd326;
	shr.s64 	%rd328, %rd327, 27;
	setp.lt.s64 	%p334, %rd325, 0;
	and.b64  	%rd329, %rd327, -134217728;
	setp.ne.s64 	%p335, %rd329, %rd325;
	and.pred  	%p336, %p334, %p335;
	selp.u64 	%rd330, 1, 0, %p336;
	sub.s64 	%rd331, %rd330, %rd328;
	shl.b64 	%rd332, %rd331, 27;
	add.s64 	%rd333, %rd332, %rd325;
	shl.b64 	%rd334, %rd333, 2;
	add.s64 	%rd335, %rd4, %rd334;
	st.global.u32 	[%rd335], %r3536;
$L__BB0_178:                            // %L26822
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3534, 0;
	mov.u32 	%r3536, %r3534;
$L__BB0_179:                            // %pass11215
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3013, [%rd49];
	ld.shared.u32 	%r3020, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3030, %r3027}, {%r426, %r429}, {%r3013}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3039, %r3036}, {%r426, %r429}, {%r3020}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3023, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3025, %r3023, %r3027;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3028, %r460, %r3030, %r3025;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3032, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3034, %r3032, %r3036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3037, %r460, %r3039, %r3034;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3041, %r463, %r3030;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3044, %r460, %r3027, %r3041;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3048, %r463, %r3039;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3051, %r460, %r3036, %r3048;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3074, %r3077}, {%r502, %r505}, {%r3028, %r3044}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3081, %r3085}, {%r502, %r505}, {%r3037, %r3051}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3073, %r3074, %r3074;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3076, %r3077, %r3077, %r3073;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3080, %r3081, %r3081, %r3076;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3084, %r3085, %r3085, %r3080;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3539, %r1572, %r3084, %r3536;
	// end inline asm
	add.s32 	%r3537, %r3534, 1;
	setp.eq.s32 	%p337, %r3537, 25;
	@%p337 bra 	$L__BB0_180;
	bra.uni 	$L__BB0_182;
$L__BB0_180:                            // %L27747
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p338, %r5, 16;
	@%p338 bra 	$L__BB0_257;
	bra.uni 	$L__BB0_181;
$L__BB0_257:                            // %pass11463
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3092, %r3497, 18;
	or.b32  	%r3093, %r3092, %r175;
	or.b32  	%r3094, %r3093, %r176;
	or.b32  	%r3095, %r3094, %r2;
	cvt.u64.u32 	%rd336, %r3095;
	add.s64 	%rd337, %rd336, %rd9;
	shr.u64 	%rd338, %rd337, 37;
	add.s64 	%rd339, %rd337, %rd338;
	shr.s64 	%rd340, %rd339, 27;
	setp.lt.s64 	%p339, %rd337, 0;
	and.b64  	%rd341, %rd339, -134217728;
	setp.ne.s64 	%p340, %rd341, %rd337;
	and.pred  	%p341, %p339, %p340;
	selp.u64 	%rd342, 1, 0, %p341;
	sub.s64 	%rd343, %rd342, %rd340;
	shl.b64 	%rd344, %rd343, 27;
	add.s64 	%rd345, %rd344, %rd337;
	shl.b64 	%rd346, %rd345, 2;
	add.s64 	%rd347, %rd4, %rd346;
	st.global.u32 	[%rd347], %r3539;
$L__BB0_181:                            // %L27964
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3537, 0;
	mov.u32 	%r3539, %r3537;
$L__BB0_182:                            // %pass11698
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3101, [%rd51];
	ld.shared.u32 	%r3108, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3118, %r3115}, {%r426, %r429}, {%r3101}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3127, %r3124}, {%r426, %r429}, {%r3108}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3111, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3113, %r3111, %r3115;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3116, %r460, %r3118, %r3113;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3120, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3122, %r3120, %r3124;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3125, %r460, %r3127, %r3122;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3129, %r463, %r3118;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3132, %r460, %r3115, %r3129;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3136, %r463, %r3127;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3139, %r460, %r3124, %r3136;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3162, %r3165}, {%r502, %r505}, {%r3116, %r3132}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3169, %r3173}, {%r502, %r505}, {%r3125, %r3139}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3161, %r3162, %r3162;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3164, %r3165, %r3165, %r3161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3168, %r3169, %r3169, %r3164;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3172, %r3173, %r3173, %r3168;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3542, %r1572, %r3172, %r3539;
	// end inline asm
	add.s32 	%r3540, %r3537, 1;
	setp.eq.s32 	%p342, %r3540, 25;
	@%p342 bra 	$L__BB0_183;
	bra.uni 	$L__BB0_185;
$L__BB0_183:                            // %L28889
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p343, %r5, 16;
	@%p343 bra 	$L__BB0_258;
	bra.uni 	$L__BB0_184;
$L__BB0_258:                            // %pass11946
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3180, %r3497, 18;
	or.b32  	%r3181, %r3180, %r175;
	or.b32  	%r3182, %r3181, %r176;
	or.b32  	%r3183, %r3182, %r2;
	cvt.u64.u32 	%rd348, %r3183;
	add.s64 	%rd349, %rd348, %rd9;
	shr.u64 	%rd350, %rd349, 37;
	add.s64 	%rd351, %rd349, %rd350;
	shr.s64 	%rd352, %rd351, 27;
	setp.lt.s64 	%p344, %rd349, 0;
	and.b64  	%rd353, %rd351, -134217728;
	setp.ne.s64 	%p345, %rd353, %rd349;
	and.pred  	%p346, %p344, %p345;
	selp.u64 	%rd354, 1, 0, %p346;
	sub.s64 	%rd355, %rd354, %rd352;
	shl.b64 	%rd356, %rd355, 27;
	add.s64 	%rd357, %rd356, %rd349;
	shl.b64 	%rd358, %rd357, 2;
	add.s64 	%rd359, %rd4, %rd358;
	st.global.u32 	[%rd359], %r3542;
$L__BB0_184:                            // %L29106
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3540, 0;
	mov.u32 	%r3542, %r3540;
$L__BB0_185:                            // %pass12181
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3189, [%rd53];
	ld.shared.u32 	%r3196, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3206, %r3203}, {%r426, %r429}, {%r3189}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3215, %r3212}, {%r426, %r429}, {%r3196}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3199, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3201, %r3199, %r3203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3204, %r460, %r3206, %r3201;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3208, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3210, %r3208, %r3212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3213, %r460, %r3215, %r3210;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3217, %r463, %r3206;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3220, %r460, %r3203, %r3217;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3224, %r463, %r3215;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3227, %r460, %r3212, %r3224;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3250, %r3253}, {%r502, %r505}, {%r3204, %r3220}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3257, %r3261}, {%r502, %r505}, {%r3213, %r3227}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3249, %r3250, %r3250;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3252, %r3253, %r3253, %r3249;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3256, %r3257, %r3257, %r3252;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3260, %r3261, %r3261, %r3256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3545, %r1572, %r3260, %r3542;
	// end inline asm
	add.s32 	%r3543, %r3540, 1;
	setp.eq.s32 	%p347, %r3543, 25;
	@%p347 bra 	$L__BB0_186;
	bra.uni 	$L__BB0_188;
$L__BB0_186:                            // %L30031
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p348, %r5, 16;
	@%p348 bra 	$L__BB0_259;
	bra.uni 	$L__BB0_187;
$L__BB0_259:                            // %pass12429
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3268, %r3497, 18;
	or.b32  	%r3269, %r3268, %r175;
	or.b32  	%r3270, %r3269, %r176;
	or.b32  	%r3271, %r3270, %r2;
	cvt.u64.u32 	%rd360, %r3271;
	add.s64 	%rd361, %rd360, %rd9;
	shr.u64 	%rd362, %rd361, 37;
	add.s64 	%rd363, %rd361, %rd362;
	shr.s64 	%rd364, %rd363, 27;
	setp.lt.s64 	%p349, %rd361, 0;
	and.b64  	%rd365, %rd363, -134217728;
	setp.ne.s64 	%p350, %rd365, %rd361;
	and.pred  	%p351, %p349, %p350;
	selp.u64 	%rd366, 1, 0, %p351;
	sub.s64 	%rd367, %rd366, %rd364;
	shl.b64 	%rd368, %rd367, 27;
	add.s64 	%rd369, %rd368, %rd361;
	shl.b64 	%rd370, %rd369, 2;
	add.s64 	%rd371, %rd4, %rd370;
	st.global.u32 	[%rd371], %r3545;
$L__BB0_187:                            // %L30248
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3543, 0;
	mov.u32 	%r3545, %r3543;
$L__BB0_188:                            // %pass12664
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3277, [%rd55];
	ld.shared.u32 	%r3284, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3294, %r3291}, {%r426, %r429}, {%r3277}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3303, %r3300}, {%r426, %r429}, {%r3284}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3287, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3289, %r3287, %r3291;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3292, %r460, %r3294, %r3289;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3296, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3298, %r3296, %r3300;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3301, %r460, %r3303, %r3298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3305, %r463, %r3294;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3308, %r460, %r3291, %r3305;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3312, %r463, %r3303;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3315, %r460, %r3300, %r3312;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3338, %r3341}, {%r502, %r505}, {%r3292, %r3308}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3345, %r3349}, {%r502, %r505}, {%r3301, %r3315}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3337, %r3338, %r3338;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3340, %r3341, %r3341, %r3337;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3344, %r3345, %r3345, %r3340;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3348, %r3349, %r3349, %r3344;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3548, %r1572, %r3348, %r3545;
	// end inline asm
	add.s32 	%r3546, %r3543, 1;
	setp.eq.s32 	%p352, %r3546, 25;
	@%p352 bra 	$L__BB0_189;
	bra.uni 	$L__BB0_191;
$L__BB0_189:                            // %L31173
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p353, %r5, 16;
	@%p353 bra 	$L__BB0_260;
	bra.uni 	$L__BB0_190;
$L__BB0_260:                            // %pass12912
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3356, %r3497, 18;
	or.b32  	%r3357, %r3356, %r175;
	or.b32  	%r3358, %r3357, %r176;
	or.b32  	%r3359, %r3358, %r2;
	cvt.u64.u32 	%rd372, %r3359;
	add.s64 	%rd373, %rd372, %rd9;
	shr.u64 	%rd374, %rd373, 37;
	add.s64 	%rd375, %rd373, %rd374;
	shr.s64 	%rd376, %rd375, 27;
	setp.lt.s64 	%p354, %rd373, 0;
	and.b64  	%rd377, %rd375, -134217728;
	setp.ne.s64 	%p355, %rd377, %rd373;
	and.pred  	%p356, %p354, %p355;
	selp.u64 	%rd378, 1, 0, %p356;
	sub.s64 	%rd379, %rd378, %rd376;
	shl.b64 	%rd380, %rd379, 27;
	add.s64 	%rd381, %rd380, %rd373;
	shl.b64 	%rd382, %rd381, 2;
	add.s64 	%rd383, %rd4, %rd382;
	st.global.u32 	[%rd383], %r3548;
$L__BB0_190:                            // %L31390
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3497, %r3497, 1;
	mov.u32 	%r3546, 0;
	mov.u32 	%r3548, %r3546;
$L__BB0_191:                            // %pass13147
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3365, [%rd57];
	ld.shared.u32 	%r3372, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3382, %r3379}, {%r426, %r429}, {%r3365}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3391, %r3388}, {%r426, %r429}, {%r3372}, {%r1211, %r1211};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3375, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3377, %r3375, %r3379;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3380, %r460, %r3382, %r3377;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3384, %r463;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3386, %r3384, %r3388;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3389, %r460, %r3391, %r3386;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3393, %r463, %r3382;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3396, %r460, %r3379, %r3393;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3400, %r463, %r3391;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3403, %r460, %r3388, %r3400;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3426, %r3429}, {%r502, %r505}, {%r3380, %r3396}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3433, %r3437}, {%r502, %r505}, {%r3389, %r3403}, {%r1211, %r1211}, %r177, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3425, %r3426, %r3426;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3428, %r3429, %r3429, %r3425;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3432, %r3433, %r3433, %r3428;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3436, %r3437, %r3437, %r3432;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3498, %r1572, %r3436, %r3548;
	// end inline asm
	add.s32 	%r3496, %r3546, 1;
	setp.eq.s32 	%p357, %r3496, 25;
	@%p357 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_194;
$L__BB0_192:                            // %L32315
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p358, %r5, 16;
	@%p358 bra 	$L__BB0_261;
	bra.uni 	$L__BB0_193;
$L__BB0_261:                            // %pass13395
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3444, %r3497, 18;
	or.b32  	%r3445, %r3444, %r175;
	or.b32  	%r3446, %r3445, %r176;
	or.b32  	%r3447, %r3446, %r2;
	cvt.u64.u32 	%rd384, %r3447;
	add.s64 	%rd385, %rd384, %rd9;
	shr.u64 	%rd386, %rd385, 37;
	add.s64 	%rd387, %rd385, %rd386;
	shr.s64 	%rd388, %rd387, 27;
	setp.lt.s64 	%p359, %rd385, 0;
	and.b64  	%rd389, %rd387, -134217728;
	setp.ne.s64 	%p360, %rd389, %rd385;
	and.pred  	%p361, %p359, %p360;
	selp.u64 	%rd390, 1, 0, %p361;
	sub.s64 	%rd391, %rd390, %rd388;
	shl.b64 	%rd392, %rd391, 27;
	add.s64 	%rd393, %rd392, %rd385;
	shl.b64 	%rd394, %rd393, 2;
	add.s64 	%rd395, %rd4, %rd394;
	st.global.u32 	[%rd395], %r3498;
	bra.uni 	$L__BB0_193;
$L__BB0_196:                            // %L32564
	mov.u32 	%r3449, 0;
	st.global.u32 	[%rd6], %r3449;
	ret;
$L__BB0_243:                            // %post_box_union
	mov.u64 	%rd202, exception2549;
	cvta.global.u64 	%rd203, %rd202;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd203;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_136:                            // %L6861
	mov.u32 	%r3465, 5;
	st.global.u32 	[%rd6], %r3465;
	mov.u64 	%rd426, exception2501;
	cvta.global.u64 	%rd427, %rd426;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd427;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_137:                            // %L7023
	mov.u32 	%r3464, 5;
	st.global.u32 	[%rd6], %r3464;
	mov.u64 	%rd424, exception2501;
	cvta.global.u64 	%rd425, %rd424;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd425;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_138:                            // %L7185
	mov.u32 	%r3463, 5;
	st.global.u32 	[%rd6], %r3463;
	mov.u64 	%rd422, exception2501;
	cvta.global.u64 	%rd423, %rd422;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd423;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_139:                            // %L7347
	mov.u32 	%r3462, 5;
	st.global.u32 	[%rd6], %r3462;
	mov.u64 	%rd420, exception2501;
	cvta.global.u64 	%rd421, %rd420;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd421;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_140:                            // %L7509
	mov.u32 	%r3461, 5;
	st.global.u32 	[%rd6], %r3461;
	mov.u64 	%rd418, exception2501;
	cvta.global.u64 	%rd419, %rd418;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd419;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_141:                            // %L7671
	mov.u32 	%r3460, 5;
	st.global.u32 	[%rd6], %r3460;
	mov.u64 	%rd416, exception2501;
	cvta.global.u64 	%rd417, %rd416;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd417;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_142:                            // %L7833
	mov.u32 	%r3459, 5;
	st.global.u32 	[%rd6], %r3459;
	mov.u64 	%rd414, exception2501;
	cvta.global.u64 	%rd415, %rd414;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd415;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_143:                            // %L7995
	mov.u32 	%r3458, 5;
	st.global.u32 	[%rd6], %r3458;
	mov.u64 	%rd412, exception2501;
	cvta.global.u64 	%rd413, %rd412;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd413;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L8157
	mov.u32 	%r3457, 5;
	st.global.u32 	[%rd6], %r3457;
	mov.u64 	%rd410, exception2501;
	cvta.global.u64 	%rd411, %rd410;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd411;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L8319
	mov.u32 	%r3456, 5;
	st.global.u32 	[%rd6], %r3456;
	mov.u64 	%rd408, exception2501;
	cvta.global.u64 	%rd409, %rd408;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd409;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L8481
	mov.u32 	%r3455, 5;
	st.global.u32 	[%rd6], %r3455;
	mov.u64 	%rd406, exception2501;
	cvta.global.u64 	%rd407, %rd406;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd407;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L8643
	mov.u32 	%r3454, 5;
	st.global.u32 	[%rd6], %r3454;
	mov.u64 	%rd404, exception2501;
	cvta.global.u64 	%rd405, %rd404;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd405;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L8805
	mov.u32 	%r3453, 5;
	st.global.u32 	[%rd6], %r3453;
	mov.u64 	%rd402, exception2501;
	cvta.global.u64 	%rd403, %rd402;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd403;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L8967
	mov.u32 	%r3452, 5;
	st.global.u32 	[%rd6], %r3452;
	mov.u64 	%rd400, exception2501;
	cvta.global.u64 	%rd401, %rd400;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd401;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L9129
	mov.u32 	%r3451, 5;
	st.global.u32 	[%rd6], %r3451;
	mov.u64 	%rd398, exception2501;
	cvta.global.u64 	%rd399, %rd398;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd399;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L9291
	mov.u32 	%r3450, 5;
	st.global.u32 	[%rd6], %r3450;
	mov.u64 	%rd396, exception2501;
	cvta.global.u64 	%rd397, %rd396;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd397;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L167
	mov.u32 	%r3467, 2;
	st.global.u32 	[%rd6], %r3467;
	mov.u64 	%rd430, exception2501;
	cvta.global.u64 	%rd431, %rd430;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd431;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L311
	mov.u32 	%r3466, 3;
	st.global.u32 	[%rd6], %r3466;
	mov.u64 	%rd428, exception2501;
	cvta.global.u64 	%rd429, %rd428;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd429;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd65, exception1;
	cvta.global.u64 	%rd66, %rd65;
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd66;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 45
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 46
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_135:                            // %L1160
	add.u64 	%rd64, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r5, %r3};
	st.local.v2.u32 	[%rd5+8], {%r1, %r86};
	st.local.u32 	[%rd5+16], %r87;
	mov.u64 	%rd70, __unnamed_1;
	cvta.global.u64 	%rd71, %rd70;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd71;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd64;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r515, [retval0+0];
	} // callseq 47
	mov.u32 	%r517, 4;
	st.global.u32 	[%rd6], %r517;
	mov.u64 	%rd73, exception2501;
	cvta.global.u64 	%rd74, %rd73;
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd74;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 48
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r298;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 49
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
