$date
  Fri Sep 26 07:18:25 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module vhdl1_tb $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 1 # cin $end
$var reg 4 $ sum[3:0] $end
$var reg 1 % cout $end
$scope module dut $end
$var reg 4 & a[3:0] $end
$var reg 4 ' b[3:0] $end
$var reg 1 ( cin $end
$var reg 4 ) sum[3:0] $end
$var reg 1 * cout $end
$var reg 5 + c[4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0001 !
b0010 "
0#
b0011 $
0%
b0001 &
b0010 '
0(
b0011 )
0*
b00000 +
#10000000
b0101 !
b0011 "
1#
b1001 $
b0101 &
b0011 '
1(
b1001 )
b01111 +
#20000000
b1111 !
b0001 "
0#
b0000 $
1%
b1111 &
b0001 '
0(
b0000 )
1*
b11110 +
#30000000
