// Seed: 1446200346
module module_0 (
    input tri1 id_0
    , id_4,
    input wand id_1,
    input tri  id_2
);
  uwire id_5 = 1;
  module_2(
      id_4, id_4, id_5, id_4, id_4, id_4, id_4, id_5, id_4
  );
  wire id_6, id_7;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    output tri id_2,
    output uwire id_3,
    input wand id_4,
    output supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    inout wor id_8
);
  assign id_5 = id_0;
  wire id_10;
  module_0(
      id_6, id_0, id_4
  );
endmodule
module module_2 #(
    parameter id_12 = 32'd89,
    parameter id_13 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
  wire id_11;
  assign id_11 = id_5;
  defparam id_12.id_13 = 1;
endmodule
