<stg><name>digitrec</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="27">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="4">
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="3">
<condition id="29">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="3" to="2">
<condition id="31">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="8">
<condition id="34">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="36">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="5" to="6">
<condition id="37">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="5" to="4">
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="6" to="7">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="7" to="5">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.preheader18.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i4 0), !map !63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
.preheader18.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i49 %input_V), !map !69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader18.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @digitrec_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
.preheader18.preheader:3  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

]]></Node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="64">
<![CDATA[
.preheader18.preheader:4  %knn_set_V = alloca [40 x i6], align 1

]]></Node>
<StgValue><ssdm name="knn_set_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:5  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader18:0  %i = phi i4 [ 0, %.preheader18.preheader ], [ %i_2, %.preheader18.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:1  %exitcond1 = icmp eq i4 %i, -6

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:3  %i_2 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18:4  br i1 %exitcond1, label %.preheader.preheader, label %.preheader17.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader17.preheader:0  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="6">
<![CDATA[
.preheader17.preheader:1  %tmp_7_cast = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:2  br label %.preheader17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader17:0  %k = phi i3 [ %k_1, %0 ], [ 0, %.preheader17.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader17:1  %exitcond3 = icmp eq i3 %k, -4

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader17:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader17:3  %k_1 = add i3 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:4  br i1 %exitcond3, label %.preheader18.loopexit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="3">
<![CDATA[
:0  %tmp_cast = zext i3 %k to i7

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp_8 = add i7 %tmp_7_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="7">
<![CDATA[
:2  %tmp_8_cast = zext i7 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %knn_set_V_addr = getelementptr [40 x i6]* %knn_set_V, i64 0, i64 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="knn_set_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  store i6 -14, i6* %knn_set_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.loopexit:0  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %i4 = phi i11 [ %i_3, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="11">
<![CDATA[
.preheader:1  %i4_cast3 = zext i11 %i4 to i15

]]></Node>
<StgValue><ssdm name="i4_cast3"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:2  %exitcond2 = icmp eq i11 %i4, -248

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:4  %i_3 = add i11 %i4, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond2, label %5, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="6">
<![CDATA[
:0  %agg_result_V1 = call fastcc i4 @knn_vote([40 x i6]* %knn_set_V)

]]></Node>
<StgValue><ssdm name="agg_result_V1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j = phi i4 [ 0, %1 ], [ %j_2, %3 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i15 [ 0, %1 ], [ %next_mul, %3 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %exitcond = icmp eq i4 %j, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %j_2 = add i4 %j, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %next_mul = add i15 %phi_mul, 1800

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_5 = add i15 %i4_cast3, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_6 = zext i15 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="training_data_V_addr"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="48" op_0_bw="15">
<![CDATA[
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

]]></Node>
<StgValue><ssdm name="training_instance_V"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="48" op_0_bw="15">
<![CDATA[
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

]]></Node>
<StgValue><ssdm name="training_instance_V"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="4">
<![CDATA[
:6  call fastcc void @update_knn(i49 %input_V_read, i48 %training_instance_V, [40 x i6]* %knn_set_V, i4 %j)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="4">
<![CDATA[
:6  call fastcc void @update_knn(i49 %input_V_read, i48 %training_instance_V, [40 x i6]* %knn_set_V, i4 %j)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="64" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="6">
<![CDATA[
:0  %agg_result_V1 = call fastcc i4 @knn_vote([40 x i6]* %knn_set_V)

]]></Node>
<StgValue><ssdm name="agg_result_V1"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="4">
<![CDATA[
:1  ret i4 %agg_result_V1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="79" name="input_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_V"/></StgValue>
</port>
<port id="80" name="training_data_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="training_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="82" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="81" toId="9">
</dataflow>
<dataflow id="84" from="StgValue_83" to="StgValue_9" fromId="83" toId="9">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="81" toId="10">
</dataflow>
<dataflow id="86" from="input_V" to="StgValue_10" fromId="79" toId="10">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecTopModule" to="StgValue_11" fromId="87" toId="11">
</dataflow>
<dataflow id="90" from="digitrec_str" to="StgValue_11" fromId="89" toId="11">
</dataflow>
<dataflow id="92" from="_ssdm_op_Read.ap_auto.i49" to="input_V_read" fromId="91" toId="12">
</dataflow>
<dataflow id="93" from="input_V" to="input_V_read" fromId="79" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_94" to="knn_set_V" fromId="94" toId="13">
</dataflow>
<dataflow id="96" from="StgValue_83" to="i" fromId="83" toId="15">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="StgValue_14" to="i" fromId="14" toId="15">
</dataflow>
<dataflow id="98" from="i_2" to="i" fromId="18" toId="15">
<BackEdge/>
<condition id="54">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="StgValue_35" to="i" fromId="35" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="100" from="i" to="exitcond1" fromId="15" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_101" to="exitcond1" fromId="101" toId="16">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="103" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_105" to="empty" fromId="105" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_105" to="empty" fromId="105" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_105" to="empty" fromId="105" toId="17">
</dataflow>
<dataflow id="109" from="i" to="i_2" fromId="15" toId="18">
</dataflow>
<dataflow id="111" from="StgValue_110" to="i_2" fromId="110" toId="18">
</dataflow>
<dataflow id="112" from="exitcond1" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="114" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="tmp" fromId="113" toId="20">
</dataflow>
<dataflow id="115" from="i" to="tmp" fromId="15" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_116" to="tmp" fromId="116" toId="20">
</dataflow>
<dataflow id="118" from="tmp" to="tmp_7_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="119" from="k_1" to="k" fromId="27" toId="24">
<BackEdge/>
<condition id="55">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="StgValue_34" to="k" fromId="34" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="122" from="StgValue_121" to="k" fromId="121" toId="24">
<condition id="56">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="StgValue_22" to="k" fromId="22" toId="24">
</dataflow>
<dataflow id="124" from="k" to="exitcond3" fromId="24" toId="25">
</dataflow>
<dataflow id="126" from="StgValue_125" to="exitcond3" fromId="125" toId="25">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="103" toId="26">
</dataflow>
<dataflow id="129" from="StgValue_128" to="empty_5" fromId="128" toId="26">
</dataflow>
<dataflow id="130" from="StgValue_128" to="empty_5" fromId="128" toId="26">
</dataflow>
<dataflow id="131" from="StgValue_128" to="empty_5" fromId="128" toId="26">
</dataflow>
<dataflow id="132" from="k" to="k_1" fromId="24" toId="27">
</dataflow>
<dataflow id="134" from="StgValue_133" to="k_1" fromId="133" toId="27">
</dataflow>
<dataflow id="135" from="exitcond3" to="StgValue_28" fromId="25" toId="28">
</dataflow>
<dataflow id="136" from="k" to="tmp_cast" fromId="24" toId="29">
</dataflow>
<dataflow id="137" from="tmp_7_cast" to="tmp_8" fromId="21" toId="30">
</dataflow>
<dataflow id="138" from="tmp_cast" to="tmp_8" fromId="29" toId="30">
</dataflow>
<dataflow id="139" from="tmp_8" to="tmp_8_cast" fromId="30" toId="31">
</dataflow>
<dataflow id="140" from="knn_set_V" to="knn_set_V_addr" fromId="13" toId="32">
</dataflow>
<dataflow id="142" from="StgValue_141" to="knn_set_V_addr" fromId="141" toId="32">
</dataflow>
<dataflow id="143" from="tmp_8_cast" to="knn_set_V_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="145" from="StgValue_144" to="StgValue_33" fromId="144" toId="33">
</dataflow>
<dataflow id="146" from="knn_set_V_addr" to="StgValue_33" fromId="32" toId="33">
</dataflow>
<dataflow id="147" from="i_3" to="i4" fromId="40" toId="36">
<BackEdge/>
<condition id="57">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="StgValue_58" to="i4" fromId="58" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="150" from="StgValue_149" to="i4" fromId="149" toId="36">
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="151" from="StgValue_23" to="i4" fromId="23" toId="36">
</dataflow>
<dataflow id="152" from="i4" to="i4_cast3" fromId="36" toId="37">
</dataflow>
<dataflow id="153" from="i4" to="exitcond2" fromId="36" toId="38">
</dataflow>
<dataflow id="155" from="StgValue_154" to="exitcond2" fromId="154" toId="38">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="103" toId="39">
</dataflow>
<dataflow id="158" from="StgValue_157" to="empty_6" fromId="157" toId="39">
</dataflow>
<dataflow id="159" from="StgValue_157" to="empty_6" fromId="157" toId="39">
</dataflow>
<dataflow id="160" from="StgValue_157" to="empty_6" fromId="157" toId="39">
</dataflow>
<dataflow id="161" from="i4" to="i_3" fromId="36" toId="40">
</dataflow>
<dataflow id="163" from="StgValue_162" to="i_3" fromId="162" toId="40">
</dataflow>
<dataflow id="164" from="exitcond2" to="StgValue_41" fromId="38" toId="41">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecLoopName" to="StgValue_42" fromId="165" toId="42">
</dataflow>
<dataflow id="168" from="p_str" to="StgValue_42" fromId="167" toId="42">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecRegionBegin" to="tmp_1" fromId="169" toId="43">
</dataflow>
<dataflow id="171" from="p_str" to="tmp_1" fromId="167" toId="43">
</dataflow>
<dataflow id="173" from="knn_vote" to="agg_result_V1" fromId="172" toId="45">
</dataflow>
<dataflow id="174" from="knn_set_V" to="agg_result_V1" fromId="13" toId="45">
</dataflow>
<dataflow id="175" from="StgValue_83" to="j" fromId="83" toId="46">
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="StgValue_44" to="j" fromId="44" toId="46">
</dataflow>
<dataflow id="177" from="j_2" to="j" fromId="50" toId="46">
<BackEdge/>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="StgValue_63" to="j" fromId="63" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="180" from="StgValue_179" to="phi_mul" fromId="179" toId="47">
<condition id="61">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="181" from="StgValue_44" to="phi_mul" fromId="44" toId="47">
</dataflow>
<dataflow id="182" from="next_mul" to="phi_mul" fromId="52" toId="47">
<BackEdge/>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="183" from="StgValue_63" to="phi_mul" fromId="63" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="184" from="j" to="exitcond" fromId="46" toId="48">
</dataflow>
<dataflow id="185" from="StgValue_101" to="exitcond" fromId="101" toId="48">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="103" toId="49">
</dataflow>
<dataflow id="187" from="StgValue_105" to="empty_7" fromId="105" toId="49">
</dataflow>
<dataflow id="188" from="StgValue_105" to="empty_7" fromId="105" toId="49">
</dataflow>
<dataflow id="189" from="StgValue_105" to="empty_7" fromId="105" toId="49">
</dataflow>
<dataflow id="190" from="j" to="j_2" fromId="46" toId="50">
</dataflow>
<dataflow id="191" from="StgValue_110" to="j_2" fromId="110" toId="50">
</dataflow>
<dataflow id="192" from="exitcond" to="StgValue_51" fromId="48" toId="51">
</dataflow>
<dataflow id="193" from="phi_mul" to="next_mul" fromId="47" toId="52">
</dataflow>
<dataflow id="195" from="StgValue_194" to="next_mul" fromId="194" toId="52">
</dataflow>
<dataflow id="196" from="i4_cast3" to="tmp_5" fromId="37" toId="53">
</dataflow>
<dataflow id="197" from="phi_mul" to="tmp_5" fromId="47" toId="53">
</dataflow>
<dataflow id="198" from="tmp_5" to="tmp_6" fromId="53" toId="54">
</dataflow>
<dataflow id="199" from="training_data_V" to="training_data_V_addr" fromId="80" toId="55">
</dataflow>
<dataflow id="200" from="StgValue_141" to="training_data_V_addr" fromId="141" toId="55">
</dataflow>
<dataflow id="201" from="tmp_6" to="training_data_V_addr" fromId="54" toId="55">
</dataflow>
<dataflow id="202" from="training_data_V_addr" to="training_instance_V" fromId="55" toId="56">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecRegionEnd" to="empty_8" fromId="203" toId="57">
</dataflow>
<dataflow id="205" from="p_str" to="empty_8" fromId="167" toId="57">
</dataflow>
<dataflow id="206" from="tmp_1" to="empty_8" fromId="43" toId="57">
</dataflow>
<dataflow id="207" from="training_data_V_addr" to="training_instance_V" fromId="55" toId="59">
</dataflow>
<dataflow id="209" from="update_knn" to="StgValue_60" fromId="208" toId="60">
</dataflow>
<dataflow id="210" from="input_V_read" to="StgValue_60" fromId="12" toId="60">
</dataflow>
<dataflow id="211" from="training_instance_V" to="StgValue_60" fromId="59" toId="60">
</dataflow>
<dataflow id="212" from="knn_set_V" to="StgValue_60" fromId="13" toId="60">
</dataflow>
<dataflow id="213" from="j" to="StgValue_60" fromId="46" toId="60">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecLoopName" to="StgValue_61" fromId="165" toId="61">
</dataflow>
<dataflow id="216" from="p_str2" to="StgValue_61" fromId="215" toId="61">
</dataflow>
<dataflow id="217" from="update_knn" to="StgValue_62" fromId="208" toId="62">
</dataflow>
<dataflow id="218" from="input_V_read" to="StgValue_62" fromId="12" toId="62">
</dataflow>
<dataflow id="219" from="training_instance_V" to="StgValue_62" fromId="59" toId="62">
</dataflow>
<dataflow id="220" from="knn_set_V" to="StgValue_62" fromId="13" toId="62">
</dataflow>
<dataflow id="221" from="j" to="StgValue_62" fromId="46" toId="62">
</dataflow>
<dataflow id="222" from="knn_vote" to="agg_result_V1" fromId="172" toId="64">
</dataflow>
<dataflow id="223" from="knn_set_V" to="agg_result_V1" fromId="13" toId="64">
</dataflow>
<dataflow id="224" from="agg_result_V1" to="StgValue_65" fromId="64" toId="65">
</dataflow>
<dataflow id="225" from="exitcond1" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="226" from="exitcond3" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="227" from="exitcond2" to="StgValue_4" fromId="38" toId="4">
</dataflow>
<dataflow id="228" from="exitcond" to="StgValue_5" fromId="48" toId="5">
</dataflow>
</dataflows>


</stg>
