$date
	Sun Oct 23 08:31:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#510017
b1000 !
1"
#510018
b1000 &
b1000 %
1$
#510019
0"
#510022
b100 &
b100 %
#510026
b10 &
b10 %
#510030
b1 &
1#
b1 %
#510034
b0 &
b0 %
0#
0$
#1457781
b11100 !
1"
#1457782
b11100 &
b11100 %
1$
#1457783
0"
#1457786
b1110 &
b1110 %
#1457790
b111 &
b111 %
#1457794
b10110 &
b10110 %
#1457798
b1011 &
b1011 %
#1457802
b100010 &
b100010 %
#1457806
b10001 &
b10001 %
#1457810
b110100 &
b110100 %
#1457814
b11010 &
b11010 %
#1457818
b1101 &
b1101 %
#1457822
b101000 &
b101000 %
#1457826
b10100 &
b10100 %
#1457830
b1010 &
b1010 %
#1457834
b101 &
b101 %
#1457838
b10000 &
b10000 %
#1457842
b1000 &
b1000 %
#1457846
b100 &
b100 %
#1457850
b10 &
b10 %
#1457854
b1 &
1#
b1 %
#1457858
b0 &
b0 %
0#
0$
#2459005
b1010 !
1"
#2459006
b1010 &
b1010 %
1$
#2459007
0"
#2459010
b101 &
b101 %
#2459014
b10000 &
b10000 %
#2459018
b1000 &
b1000 %
#2459022
b100 &
b100 %
#2459026
b10 &
b10 %
#2459030
b1 &
1#
b1 %
#2459034
b0 &
b0 %
0#
0$
#4500012
