# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project apb
# reading /pkgs/mentor/questa/2024.2/questasim/linux_x86_64/../modelsim.ini
# Loading project apb
# reading /pkgs/mentor/questa/2024.2/questasim/linux_x86_64/../modelsim.ini
# Loading project apb
# Compile of apb.sv was successful.
# Compile of tb_apb.sv was successful.
# 2 compiles, 0 failed with no errors.
vopt work.tb_apb_master_slave -o tb_opt
# QuestaSim-64 vopt 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:41:03 on Dec 04,2024
# vopt -reportprogress 300 work.tb_apb_master_slave -o tb_opt 
# 
# Top level modules:
# 	tb_apb_master_slave
# 
# Analyzing design...
# -- Loading module tb_apb_master_slave
# -- Loading module apb_master_slave_top
# -- Loading module apb_add_master
# -- Loading module apb_add_slave
# Optimizing 4 design-units (inlining 3/4 module instances):
# -- Inlining module apb_add_master(fast)
# -- Inlining module apb_add_slave(fast)
# -- Inlining module apb_master_slave_top(fast)
# -- Optimizing module tb_apb_master_slave(fast)
# Optimized design name is tb_opt
# End time: 21:41:04 on Dec 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_apb_master_slave -voptargs=+acc
# vsim work.tb_apb_master_slave -voptargs="+acc" 
# Start time: 21:41:17 on Dec 04,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_add_master(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb_apb_master_slave(fast)
# Loading work.apb_master_slave_top(fast)
# Loading work.apb_add_master(fast)
# Loading work.apb_add_slave(fast)
add wave -position insertpoint sim:/tb_apb_master_slave/*
run -all
# TIME:                   40
# Performing WRITE operation...
# Write Data: 0x1234abcd
# TIME:                   80
# Performing READ operation...
# Slave: Write operation. Address: 0x0000a000, Data: 0x1234abcd
# Read Data: 0x00000000
# TIME:                  140
# Slave: Read operation. Address: 0x0000a000, Data: 0x1234abcd
# Read Data: 0x1234abcd
# TIME:                  200
# Performing another WRITE operation...
# Write Data: 0x5678ef01
# TIME:                  240
# Performing another READ operation...
# Slave: Write operation. Address: 0x0000a000, Data: 0x5678ef01
# Read Data: 0x00000000
# TIME:                  300
# Slave: Read operation. Address: 0x0000a000, Data: 0x5678ef01
# Read Data: 0x5678ef01
# ** Note: $stop    : /u/gowthami/ECE571-F24/finalprj-team_16/rtl/tb_apb.sv(84)
#    Time: 330 ns  Iteration: 1  Instance: /tb_apb_master_slave
# Break in Module tb_apb_master_slave at /u/gowthami/ECE571-F24/finalprj-team_16/rtl/tb_apb.sv line 84
exit
# End time: 21:42:01 on Dec 04,2024, Elapsed time: 0:00:44
# Errors: 0, Warnings: 8
