<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Nov 16 15:38:47 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     Clock_TOP
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets Clkout1M]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U4/sclk_out_33  (from Clkout1M +)
   Destination:    FD1S3AX    D              \U4/sclk_out_33  (to Clkout1M +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \U4/sclk_out_33 to \U4/sclk_out_33 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.764ns

 Path Details: \U4/sclk_out_33 to \U4/sclk_out_33

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U4/sclk_out_33 (from Clkout1M)
Route         2   e 1.198                                  sclk_out1_c
LUT4        ---     0.493              C to Z              \U4/i1861_3_lut
Route         1   e 0.941                                  \U4/n2497
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.


Passed:  The following path meets requirements by 1.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U4/rclk_out_32  (from Clkout1M +)
   Destination:    FD1S3AX    D              \U4/rclk_out_32  (to Clkout1M +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \U4/rclk_out_32 to \U4/rclk_out_32 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.764ns

 Path Details: \U4/rclk_out_32 to \U4/rclk_out_32

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U4/rclk_out_32 (from Clkout1M)
Route         2   e 1.198                                  rclk_out1_c
LUT4        ---     0.493              C to Z              \U4/i1858_3_lut_4_lut
Route         1   e 0.941                                  \U4/n2494
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.

Report: 3.236 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets Clk1_c]
            4096 items scored, 4095 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 9.753ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \U2/COUNT1_i8  (from Clk1_c +)
   Destination:    FD1P3AX    D              \U2/clr_179  (to Clk1_c +)

   Delay:                  14.593ns  (41.7% logic, 58.3% route), 17 logic levels.

 Constraint Details:

     14.593ns data_path \U2/COUNT1_i8 to \U2/clr_179 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.753ns

 Path Details: \U2/COUNT1_i8 to \U2/clr_179

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U2/COUNT1_i8 (from Clk1_c)
Route         2   e 1.198                                  \U2/COUNT1[8]
LUT4        ---     0.493              B to Z              \U2/i3342_2_lut
Route         1   e 0.941                                  \U2/n3968
LUT4        ---     0.493              C to Z              \U2/i3426_4_lut
Route         1   e 0.941                                  \U2/n4052
LUT4        ---     0.493              A to Z              \U2/i3498_4_lut
Route         1   e 0.941                                  \U2/n4124
A1_TO_FCO   ---     0.827           A[2] to COUT           \U2/add_8_1
Route         1   e 0.020                                  \U2/n5632
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_3
Route         1   e 0.020                                  \U2/n5633
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_5
Route         1   e 0.020                                  \U2/n5634
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_7
Route         1   e 0.020                                  \U2/n5635
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_9
Route         1   e 0.020                                  \U2/n5636
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_11
Route         1   e 0.020                                  \U2/n5637
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_13
Route         1   e 0.020                                  \U2/n5638
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_15
Route         1   e 0.020                                  \U2/n5639
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_17
Route         1   e 0.020                                  \U2/n5640
FCI_TO_F    ---     0.598            CIN to S[2]           \U2/add_8_19
Route         2   e 1.486                                  \U2/COUNT1_17__N_278[17]
LUT4        ---     0.493              A to Z              \U2/i5959_4_lut
Route         1   e 0.941                                  \U2/n6720
LUT4        ---     0.493              A to Z              \U2/i5971_4_lut
Route         1   e 0.941                                  \U2/n6732
LUT4        ---     0.493              D to Z              \U2/i6056_4_lut
Route         1   e 0.941                                  \U2/clr_N_409
                  --------
                   14.593  (41.7% logic, 58.3% route), 17 logic levels.


Error:  The following path violates requirements by 9.753ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \U2/COUNT1_i7  (from Clk1_c +)
   Destination:    FD1P3AX    D              \U2/clr_179  (to Clk1_c +)

   Delay:                  14.593ns  (41.7% logic, 58.3% route), 17 logic levels.

 Constraint Details:

     14.593ns data_path \U2/COUNT1_i7 to \U2/clr_179 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.753ns

 Path Details: \U2/COUNT1_i7 to \U2/clr_179

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U2/COUNT1_i7 (from Clk1_c)
Route         2   e 1.198                                  \U2/COUNT1[7]
LUT4        ---     0.493              A to Z              \U2/i3342_2_lut
Route         1   e 0.941                                  \U2/n3968
LUT4        ---     0.493              C to Z              \U2/i3426_4_lut
Route         1   e 0.941                                  \U2/n4052
LUT4        ---     0.493              A to Z              \U2/i3498_4_lut
Route         1   e 0.941                                  \U2/n4124
A1_TO_FCO   ---     0.827           A[2] to COUT           \U2/add_8_1
Route         1   e 0.020                                  \U2/n5632
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_3
Route         1   e 0.020                                  \U2/n5633
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_5
Route         1   e 0.020                                  \U2/n5634
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_7
Route         1   e 0.020                                  \U2/n5635
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_9
Route         1   e 0.020                                  \U2/n5636
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_11
Route         1   e 0.020                                  \U2/n5637
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_13
Route         1   e 0.020                                  \U2/n5638
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_15
Route         1   e 0.020                                  \U2/n5639
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_17
Route         1   e 0.020                                  \U2/n5640
FCI_TO_F    ---     0.598            CIN to S[2]           \U2/add_8_19
Route         2   e 1.486                                  \U2/COUNT1_17__N_278[17]
LUT4        ---     0.493              A to Z              \U2/i5959_4_lut
Route         1   e 0.941                                  \U2/n6720
LUT4        ---     0.493              A to Z              \U2/i5971_4_lut
Route         1   e 0.941                                  \U2/n6732
LUT4        ---     0.493              D to Z              \U2/i6056_4_lut
Route         1   e 0.941                                  \U2/clr_N_409
                  --------
                   14.593  (41.7% logic, 58.3% route), 17 logic levels.


Error:  The following path violates requirements by 9.399ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \U2/COUNT1_i8  (from Clk1_c +)
   Destination:    FD1P3AX    D              \U2/clr_179  (to Clk1_c +)

   Delay:                  14.239ns  (40.5% logic, 59.5% route), 15 logic levels.

 Constraint Details:

     14.239ns data_path \U2/COUNT1_i8 to \U2/clr_179 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.399ns

 Path Details: \U2/COUNT1_i8 to \U2/clr_179

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U2/COUNT1_i8 (from Clk1_c)
Route         2   e 1.198                                  \U2/COUNT1[8]
LUT4        ---     0.493              B to Z              \U2/i3342_2_lut
Route         1   e 0.941                                  \U2/n3968
LUT4        ---     0.493              C to Z              \U2/i3426_4_lut
Route         1   e 0.941                                  \U2/n4052
LUT4        ---     0.493              A to Z              \U2/i3498_4_lut
Route         1   e 0.941                                  \U2/n4124
A1_TO_FCO   ---     0.827           A[2] to COUT           \U2/add_8_1
Route         1   e 0.020                                  \U2/n5632
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_3
Route         1   e 0.020                                  \U2/n5633
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_5
Route         1   e 0.020                                  \U2/n5634
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_7
Route         1   e 0.020                                  \U2/n5635
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_9
Route         1   e 0.020                                  \U2/n5636
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_11
Route         1   e 0.020                                  \U2/n5637
FCI_TO_FCO  ---     0.157            CIN to COUT           \U2/add_8_13
Route         1   e 0.020                                  \U2/n5638
FCI_TO_F    ---     0.598            CIN to S[2]           \U2/add_8_15
Route         2   e 1.486                                  \U2/COUNT1_17__N_278[13]
LUT4        ---     0.493              D to Z              \U2/i5959_4_lut
Route         1   e 0.941                                  \U2/n6720
LUT4        ---     0.493              A to Z              \U2/i5971_4_lut
Route         1   e 0.941                                  \U2/n6732
LUT4        ---     0.493              D to Z              \U2/i6056_4_lut
Route         1   e 0.941                                  \U2/clr_N_409
                  --------
                   14.239  (40.5% logic, 59.5% route), 15 logic levels.

Warning: 14.753 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets Clkout200]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets Clkout1M]                |     5.000 ns|     3.236 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets Clk1_c]                  |     5.000 ns|    14.753 ns|    17 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets Clkout200]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\U2/n1219                               |       1|     736|     17.97%
                                        |        |        |
\U2/n2512                               |      32|     736|     17.97%
                                        |        |        |
\U2/n5737                               |       1|     736|     17.97%
                                        |        |        |
\U2/n5738                               |       1|     736|     17.97%
                                        |        |        |
\U2/n5739                               |       1|     736|     17.97%
                                        |        |        |
\U2/n5740                               |       1|     736|     17.97%
                                        |        |        |
\U2/n5741                               |       1|     736|     17.97%
                                        |        |        |
\U2/n5736                               |       1|     672|     16.41%
                                        |        |        |
\U2/n5735                               |       1|     608|     14.85%
                                        |        |        |
\U1/n7244                               |       4|     550|     13.43%
                                        |        |        |
\U2/n5734                               |       1|     544|     13.28%
                                        |        |        |
\U2/n5733                               |       1|     480|     11.72%
                                        |        |        |
\U2/n5732                               |       1|     416|     10.16%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4095  Score: 16038508

Constraints cover  8745 paths, 848 nets, and 2323 connections (94.0% coverage)


Peak memory: 94539776 bytes, TRCE: 3584000 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
