{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668954213954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668954213954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:23:33 2022 " "Processing started: Sun Nov 20 22:23:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668954213954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668954213954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Time_Watch -c Time_Watch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Time_Watch -c Time_Watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668954213954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668954214123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/time_watch.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/time_watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time_Watch " "Found entity 1: Time_Watch" {  } { { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/time_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/time_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time_Counter " "Found entity 1: Time_Counter" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tube " "Found entity 1: Tube" {  } { { "../rtl/Tube.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_8 " "Found entity 1: Decoder_3_8" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/selector_5_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/selector_5_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Selector_5_1 " "Found entity 1: Selector_5_1" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7/rtl/bcd_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7/rtl/bcd_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7_SEG " "Found entity 1: BCD_7_SEG" {  } { { "../rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/BCD_7_SEG.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num1 packed Time_Counter.v(6) " "Verilog HDL Port Declaration warning at Time_Counter.v(6): data type declaration for \"num1\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "num1 Time_Counter.v(5) " "HDL info at Time_Counter.v(5): see declaration for object \"num1\"" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num2 packed Time_Counter.v(6) " "Verilog HDL Port Declaration warning at Time_Counter.v(6): data type declaration for \"num2\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "num2 Time_Counter.v(5) " "HDL info at Time_Counter.v(5): see declaration for object \"num2\"" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num3 packed Time_Counter.v(6) " "Verilog HDL Port Declaration warning at Time_Counter.v(6): data type declaration for \"num3\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "num3 Time_Counter.v(5) " "HDL info at Time_Counter.v(5): see declaration for object \"num3\"" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num4 packed Time_Counter.v(6) " "Verilog HDL Port Declaration warning at Time_Counter.v(6): data type declaration for \"num4\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "num4 Time_Counter.v(5) " "HDL info at Time_Counter.v(5): see declaration for object \"num4\"" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num5 packed Time_Counter.v(6) " "Verilog HDL Port Declaration warning at Time_Counter.v(6): data type declaration for \"num5\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "num5 Time_Counter.v(5) " "HDL info at Time_Counter.v(5): see declaration for object \"num5\"" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tube packed Tube.v(6) " "Verilog HDL Port Declaration warning at Tube.v(6): data type declaration for \"tube\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Tube.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Tube.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tube Tube.v(4) " "HDL info at Tube.v(4): see declaration for object \"tube\"" {  } { { "../rtl/Tube.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Tube.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Pout packed Decoder_3_8.v(10) " "Verilog HDL Port Declaration warning at Decoder_3_8.v(10): data type declaration for \"Pout\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Pout Decoder_3_8.v(8) " "HDL info at Decoder_3_8.v(8): see declaration for object \"Pout\"" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "SEL packed Selector_5_1.v(6) " "Verilog HDL Port Declaration warning at Selector_5_1.v(6): data type declaration for \"SEL\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SEL Selector_5_1.v(3) " "HDL info at Selector_5_1.v(3): see declaration for object \"SEL\"" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "N packed Selector_5_1.v(7) " "Verilog HDL Port Declaration warning at Selector_5_1.v(7): data type declaration for \"N\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "N Selector_5_1.v(5) " "HDL info at Selector_5_1.v(5): see declaration for object \"N\"" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "BCD packed BCD_7_SEG.v(9) " "Verilog HDL Port Declaration warning at BCD_7_SEG.v(9): data type declaration for \"BCD\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/BCD_7_SEG.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "BCD BCD_7_SEG.v(7) " "HDL info at BCD_7_SEG.v(7): see declaration for object \"BCD\"" {  } { { "../rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/BCD_7_SEG.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "SEG packed BCD_7_SEG.v(10) " "Verilog HDL Port Declaration warning at BCD_7_SEG.v(10): data type declaration for \"SEG\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/BCD_7_SEG.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SEG BCD_7_SEG.v(8) " "HDL info at BCD_7_SEG.v(8): see declaration for object \"SEG\"" {  } { { "../rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/BCD_7_SEG.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Time_Watch " "Elaborating entity \"Time_Watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668954214183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:U1 " "Elaborating entity \"Divider\" for hierarchy \"Divider:U1\"" {  } { { "../rtl/Time_Watch.v" "U1" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668954214183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Divider.v(26) " "Verilog HDL assignment warning at Divider.v(26): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Divider.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Divider:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Divider.v(40) " "Verilog HDL assignment warning at Divider.v(40): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Divider.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Divider:U1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fout1 Divider.v(10) " "Output port \"fout1\" at Divider.v(10) has no driver" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Divider.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Divider:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_Counter Time_Counter:U2 " "Elaborating entity \"Time_Counter\" for hierarchy \"Time_Counter:U2\"" {  } { { "../rtl/Time_Watch.v" "U2" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668954214183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_Counter.v(23) " "Verilog HDL assignment warning at Time_Counter.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Time_Counter:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_Counter.v(28) " "Verilog HDL assignment warning at Time_Counter.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Time_Counter:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_Counter.v(33) " "Verilog HDL assignment warning at Time_Counter.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Time_Counter:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_Counter.v(38) " "Verilog HDL assignment warning at Time_Counter.v(38): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Time_Counter:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_Counter.v(50) " "Verilog HDL assignment warning at Time_Counter.v(50): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/Time_Counter.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Counter.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Time_Counter:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tube Tube:U3 " "Elaborating entity \"Tube\" for hierarchy \"Tube:U3\"" {  } { { "../rtl/Time_Watch.v" "U3" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668954214183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Tube.v(15) " "Verilog HDL assignment warning at Tube.v(15): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/Tube.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Tube.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Tube:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3_8 Decoder_3_8:U4 " "Elaborating entity \"Decoder_3_8\" for hierarchy \"Decoder_3_8:U4\"" {  } { { "../rtl/Time_Watch.v" "U4" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668954214183 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Pout Decoder_3_8.v(12) " "Verilog HDL Always Construct warning at Decoder_3_8.v(12): inferring latch(es) for variable \"Pout\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[0\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[0\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[1\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[1\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[2\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[2\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[3\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[3\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[4\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[4\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[5\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[5\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[6\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[6\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[7\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[7\]\" at Decoder_3_8.v(16)" {  } { { "../rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Decoder_3_8:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector_5_1 Selector_5_1:U5 " "Elaborating entity \"Selector_5_1\" for hierarchy \"Selector_5_1:U5\"" {  } { { "../rtl/Time_Watch.v" "U5" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668954214183 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A0 Selector_5_1.v(12) " "Verilog HDL Always Construct warning at Selector_5_1.v(12): variable \"A0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Selector_5_1:U5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A1 Selector_5_1.v(13) " "Verilog HDL Always Construct warning at Selector_5_1.v(13): variable \"A1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Selector_5_1:U5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A2 Selector_5_1.v(14) " "Verilog HDL Always Construct warning at Selector_5_1.v(14): variable \"A2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Selector_5_1:U5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A3 Selector_5_1.v(15) " "Verilog HDL Always Construct warning at Selector_5_1.v(15): variable \"A3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Selector_5_1:U5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A4 Selector_5_1.v(16) " "Verilog HDL Always Construct warning at Selector_5_1.v(16): variable \"A4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Selector_5_1:U5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A0 Selector_5_1.v(17) " "Verilog HDL Always Construct warning at Selector_5_1.v(17): variable \"A0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/Selector_5_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Selector_5_1.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1668954214183 "|Time_Watch|Selector_5_1:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7_SEG BCD_7_SEG:U6 " "Elaborating entity \"BCD_7_SEG\" for hierarchy \"BCD_7_SEG:U6\"" {  } { { "../rtl/Time_Watch.v" "U6" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668954214198 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1668954214359 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[0\] GND " "Pin \"LED_SEG\[0\]\" is stuck at GND" {  } { { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668954214374 "|Time_Watch|LED_SEG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[1\] GND " "Pin \"LED_SEG\[1\]\" is stuck at GND" {  } { { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668954214374 "|Time_Watch|LED_SEG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[2\] GND " "Pin \"LED_SEG\[2\]\" is stuck at GND" {  } { { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668954214374 "|Time_Watch|LED_SEG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[3\] GND " "Pin \"LED_SEG\[3\]\" is stuck at GND" {  } { { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668954214374 "|Time_Watch|LED_SEG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[4\] GND " "Pin \"LED_SEG\[4\]\" is stuck at GND" {  } { { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668954214374 "|Time_Watch|LED_SEG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[5\] GND " "Pin \"LED_SEG\[5\]\" is stuck at GND" {  } { { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668954214374 "|Time_Watch|LED_SEG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[6\] VCC " "Pin \"LED_SEG\[6\]\" is stuck at VCC" {  } { { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668954214374 "|Time_Watch|LED_SEG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[7\] VCC " "Pin \"LED_SEG\[7\]\" is stuck at VCC" {  } { { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668954214374 "|Time_Watch|LED_SEG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1668954214374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668954214449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214449 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S5 " "No output dependent on input pin \"S5\"" {  } { { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214459 "|Time_Watch|S5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S6 " "No output dependent on input pin \"S6\"" {  } { { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668954214459 "|Time_Watch|S6"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1668954214459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668954214459 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668954214459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668954214459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668954214459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668954214459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:23:34 2022 " "Processing ended: Sun Nov 20 22:23:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668954214459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668954214459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668954214459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668954214459 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668954215299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668954215299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:23:35 2022 " "Processing started: Sun Nov 20 22:23:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668954215299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668954215299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Time_Watch -c Time_Watch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Time_Watch -c Time_Watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668954215299 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1668954215331 ""}
{ "Info" "0" "" "Project  = Time_Watch" {  } {  } 0 0 "Project  = Time_Watch" 0 0 "Fitter" 0 0 1668954215331 ""}
{ "Info" "0" "" "Revision = Time_Watch" {  } {  } 0 0 "Revision = Time_Watch" 0 0 "Fitter" 0 0 1668954215331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1668954215362 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Time_Watch EP2C8Q208C8 " "Selected device EP2C8Q208C8 for design \"Time_Watch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668954215378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668954215395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668954215395 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668954215427 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Device EP2C5Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668954215546 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668954215546 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668954215546 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668954215546 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668954215546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668954215546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668954215546 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668954215546 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S5 " "Pin S5 not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { S5 } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 9 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S6 " "Pin S6 not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { S6 } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 9 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Bit\[0\] " "Pin LED_Bit\[0\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_Bit[0] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_Bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Bit\[1\] " "Pin LED_Bit\[1\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_Bit[1] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_Bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Bit\[2\] " "Pin LED_Bit\[2\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_Bit[2] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_Bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Bit\[3\] " "Pin LED_Bit\[3\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_Bit[3] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_Bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Bit\[4\] " "Pin LED_Bit\[4\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_Bit[4] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_Bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Bit\[5\] " "Pin LED_Bit\[5\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_Bit[5] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_Bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Bit\[6\] " "Pin LED_Bit\[6\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_Bit[6] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_Bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_Bit\[7\] " "Pin LED_Bit\[7\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_Bit[7] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_Bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SEG\[0\] " "Pin LED_SEG\[0\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_SEG[0] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SEG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SEG\[1\] " "Pin LED_SEG\[1\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_SEG[1] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SEG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SEG\[2\] " "Pin LED_SEG\[2\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_SEG[2] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SEG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SEG\[3\] " "Pin LED_SEG\[3\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_SEG[3] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SEG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SEG\[4\] " "Pin LED_SEG\[4\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_SEG[4] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SEG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SEG\[5\] " "Pin LED_SEG\[5\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_SEG[5] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SEG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SEG\[6\] " "Pin LED_SEG\[6\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_SEG[6] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SEG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_SEG\[7\] " "Pin LED_SEG\[7\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { LED_SEG[7] } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 11 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_SEG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cp " "Pin cp not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { cp } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 8 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668954215562 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1668954215562 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Time_Watch.sdc " "Synopsys Design Constraints File file not found: 'Time_Watch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668954215609 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668954215609 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668954215609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cp (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node cp (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668954215624 ""}  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { cp } } } { "../rtl/Time_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Time_Watch.v" 8 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668954215624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Divider:U1\|fout2  " "Automatically promoted node Divider:U1\|fout2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668954215624 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divider:U1\|fout2~0 " "Destination node Divider:U1\|fout2~0" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Divider.v" 10 -1 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Divider:U1|fout2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668954215624 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668954215624 ""}  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7/rtl/Divider.v" 10 -1 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Divider:U1|fout2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668954215624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668954215640 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668954215640 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668954215656 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668954215656 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668954215656 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668954215656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668954215656 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668954215656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668954215656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1668954215656 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668954215656 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 2 16 0 " "Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 2 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1668954215657 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1668954215657 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1668954215657 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668954215657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668954215657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668954215657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668954215657 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1668954215657 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1668954215657 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668954215657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668954215813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668954215857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668954215862 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668954216057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668954216057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668954216089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9" {  } { { "loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_7/par/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9"} 0 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1668954217386 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668954217386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668954217457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1668954217457 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668954217457 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1668954217457 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668954217457 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[0\] 0 " "Pin \"LED_Bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[1\] 0 " "Pin \"LED_Bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[2\] 0 " "Pin \"LED_Bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[3\] 0 " "Pin \"LED_Bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[4\] 0 " "Pin \"LED_Bit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[5\] 0 " "Pin \"LED_Bit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[6\] 0 " "Pin \"LED_Bit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Bit\[7\] 0 " "Pin \"LED_Bit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[0\] 0 " "Pin \"LED_SEG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[1\] 0 " "Pin \"LED_SEG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[2\] 0 " "Pin \"LED_SEG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[3\] 0 " "Pin \"LED_SEG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[4\] 0 " "Pin \"LED_SEG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[5\] 0 " "Pin \"LED_SEG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[6\] 0 " "Pin \"LED_SEG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_SEG\[7\] 0 " "Pin \"LED_SEG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668954217457 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1668954217457 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668954217488 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668954217488 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668954217519 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668954217607 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1668954217623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/code/digital-electronic-technology/lab/experiment_7/par/output_files/Time_Watch.fit.smsg " "Generated suppressed messages file H:/code/digital-electronic-technology/lab/experiment_7/par/output_files/Time_Watch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668954217638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5506 " "Peak virtual memory: 5506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668954217685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:23:37 2022 " "Processing ended: Sun Nov 20 22:23:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668954217685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668954217685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668954217685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668954217685 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668954218477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668954218477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:23:38 2022 " "Processing started: Sun Nov 20 22:23:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668954218477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668954218477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Time_Watch -c Time_Watch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Time_Watch -c Time_Watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668954218477 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1668954218776 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668954218800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668954218925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:23:38 2022 " "Processing ended: Sun Nov 20 22:23:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668954218925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668954218925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668954218925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668954218925 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668954219487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668954219769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:23:39 2022 " "Processing started: Sun Nov 20 22:23:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668954219769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668954219769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Time_Watch -c Time_Watch " "Command: quartus_sta Time_Watch -c Time_Watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668954219769 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1668954219816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668954219896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668954219912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668954219912 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Time_Watch.sdc " "Synopsys Design Constraints File file not found: 'Time_Watch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1668954219943 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1668954219943 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cp cp " "create_clock -period 1.000 -name cp cp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divider:U1\|fout2 Divider:U1\|fout2 " "create_clock -period 1.000 -name Divider:U1\|fout2 Divider:U1\|fout2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219943 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219943 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1668954219943 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1668954219943 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1668954219943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.192 " "Worst-case setup slack is -3.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.192       -35.344 cp  " "   -3.192       -35.344 cp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447        -0.858 Divider:U1\|fout2  " "   -0.447        -0.858 Divider:U1\|fout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.634 " "Worst-case hold slack is -2.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.634        -2.634 cp  " "   -2.634        -2.634 cp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 Divider:U1\|fout2  " "    0.499         0.000 Divider:U1\|fout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668954219959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668954219959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -27.169 cp  " "   -1.941       -27.169 cp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -4.452 Divider:U1\|fout2  " "   -0.742        -4.452 Divider:U1\|fout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668954219959 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1668954219974 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1668954219974 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1668954219974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.434 " "Worst-case setup slack is -0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.434        -2.332 cp  " "   -0.434        -2.332 cp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517         0.000 Divider:U1\|fout2  " "    0.517         0.000 Divider:U1\|fout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668954219974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.409 " "Worst-case hold slack is -1.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.409        -1.409 cp  " "   -1.409        -1.409 cp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Divider:U1\|fout2  " "    0.215         0.000 Divider:U1\|fout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668954219974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668954219974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668954219974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -18.380 cp  " "   -1.380       -18.380 cp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 Divider:U1\|fout2  " "   -0.500        -3.000 Divider:U1\|fout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668954219990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668954219990 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1668954220006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1668954220006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1668954220006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668954220037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:23:40 2022 " "Processing ended: Sun Nov 20 22:23:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668954220037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668954220037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668954220037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668954220037 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668954220609 ""}
