These directories follow the structure of Gem5 to make it more convenient for users to implement our design.

Implementation:

Run the drl_Qlearning_wu2.py by using python configs/main/drl_Qlearning_wu2.py. 



Results:

Please refer to the paper.



Project Information:

Copyright (c) HP-NTU Digital Manufacturing Corporate Lab, Nanyang Technological University, Singapore.

If you find our model helps your research, please consider citing it: 

Guochu Xiong, Xiangzhong Luo, and Weichen Liu. 2025. Learning Cache Coherence Traffic for NoC Routing Design. In Great Lakes Symposium on VLSI 2025 (GLSVLSI '25), June 30--July 2, 2025, New Orleans, LA, USA. ACM, New York, NY, USA, 7 pages. https://doi.org/10.1145/3716368.3735166

Contributors: Guochu Xiong, Xiangzhong Luo and Weichen Liu.

If you have any comments, questions, or suggestions please create an issue on github or contact us via email.

Guochu Xiong<guochu [DOT] xiong [AT] ntu [DOT] edu [DOT] sg>

