{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 04 17:12:37 2012 " "Info: Processing started: Sun Mar 04 17:12:37 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c proc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LCD lcd proc.v(4) " "Info (10281): Verilog HDL Declaration information at proc.v(4): object \"LCD\" differs only in case from object \"lcd\" in the same scope" {  } { { "proc.v" "" { Text "E:/quartus_workspace/rob_processor/proc.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Info (12023): Found entity 1: proc" {  } { { "proc.v" "" { Text "E:/quartus_workspace/rob_processor/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MAR.v(31) " "Warning (10273): Verilog HDL warning at MAR.v(31): extended using \"x\" or \"z\"" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Info (12023): Found entity 1: MAR" {  } { { "MAR.v" "" { Text "E:/quartus_workspace/rob_processor/MAR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info (12023): Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/quartus_workspace/rob_processor/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MDR.v(32) " "Warning (10273): Verilog HDL warning at MDR.v(32): extended using \"x\" or \"z\"" {  } { { "MDR.v" "" { Text "E:/quartus_workspace/rob_processor/MDR.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Info (12023): Found entity 1: MDR" {  } { { "MDR.v" "" { Text "E:/quartus_workspace/rob_processor/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(26) " "Warning (10273): Verilog HDL warning at ALU.v(26): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(16) " "Warning (10268): Verilog HDL information at ALU.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/quartus_workspace/rob_processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IR.v(26) " "Warning (10273): Verilog HDL warning at IR.v(26): extended using \"x\" or \"z\"" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info (12023): Found entity 1: IR" {  } { { "IR.v" "" { Text "E:/quartus_workspace/rob_processor/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PC.v(32) " "Warning (10273): Verilog HDL warning at PC.v(32): extended using \"x\" or \"z\"" {  } { { "PC.v" "" { Text "E:/quartus_workspace/rob_processor/PC.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info (12023): Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/quartus_workspace/rob_processor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AC.v(27) " "Warning (10273): Verilog HDL warning at AC.v(27): extended using \"x\" or \"z\"" {  } { { "AC.v" "" { Text "E:/quartus_workspace/rob_processor/AC.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Info (12023): Found entity 1: AC" {  } { { "AC.v" "" { Text "E:/quartus_workspace/rob_processor/AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlblock.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file controlblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlBlock " "Info (12023): Found entity 1: ControlBlock" {  } { { "ControlBlock.v" "" { Text "E:/quartus_workspace/rob_processor/ControlBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Info (12023): Found entity 1: clkDiv" {  } { { "clkDiv.v" "" { Text "E:/quartus_workspace/rob_processor/clkDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv10khz.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file clkdiv10khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkDiv10Khz " "Info (12023): Found entity 1: clkDiv10Khz" {  } { { "clkDiv10Khz.v" "" { Text "E:/quartus_workspace/rob_processor/clkDiv10Khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit LCD_Driver.v(10) " "Warning (10463): Verilog HDL Declaration warning at LCD_Driver.v(10): \"bit\" is SystemVerilog-2005 keyword" {  } { { "LCD_Driver.v" "" { Text "E:/quartus_workspace/rob_processor/LCD_Driver.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Info (12023): Found entity 1: LCD_Driver" {  } { { "LCD_Driver.v" "" { Text "E:/quartus_workspace/rob_processor/LCD_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushbutton_debouncer.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pushbutton_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Info (12023): Found entity 1: PushButton_Debouncer" {  } { { "PushButton_Debouncer.v" "" { Text "E:/quartus_workspace/rob_processor/PushButton_Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ireset proc.v(41) " "Error (10137): Verilog HDL Procedural Assignment error at proc.v(41): object \"ireset\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "E:/quartus_workspace/rob_processor/proc.v" 41 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ireset proc.v(44) " "Error (10137): Verilog HDL Procedural Assignment error at proc.v(44): object \"ireset\" on left-hand side of assignment must have a variable data type" {  } { { "proc.v" "" { Text "E:/quartus_workspace/rob_processor/proc.v" 44 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus_workspace/rob_processor/proc.map.smsg " "Info (144001): Generated suppressed messages file E:/quartus_workspace/rob_processor/proc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Error: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 04 17:12:38 2012 " "Error: Processing ended: Sun Mar 04 17:12:38 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
