
board1_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000168c4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  08016aa8  08016aa8  00017aa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016f4c  08016f4c  0001822c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016f4c  08016f4c  00017f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016f54  08016f54  0001822c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016f54  08016f54  00017f54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016f58  08016f58  00017f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000022c  20000000  08016f5c  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006c44  2000022c  08017188  0001822c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006e70  08017188  00018e70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001822c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00031f34  00000000  00000000  0001825c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006fa6  00000000  00000000  0004a190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002658  00000000  00000000  00051138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d80  00000000  00000000  00053790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f681  00000000  00000000  00055510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f234  00000000  00000000  00084b91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00124a0e  00000000  00000000  000b3dc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d87d3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000af58  00000000  00000000  001d8818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001e3770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000022c 	.word	0x2000022c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08016a8c 	.word	0x08016a8c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000230 	.word	0x20000230
 800021c:	08016a8c 	.word	0x08016a8c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b988 	b.w	8001000 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9d08      	ldr	r5, [sp, #32]
 8000d0e:	468e      	mov	lr, r1
 8000d10:	4604      	mov	r4, r0
 8000d12:	4688      	mov	r8, r1
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d14a      	bne.n	8000dae <__udivmoddi4+0xa6>
 8000d18:	428a      	cmp	r2, r1
 8000d1a:	4617      	mov	r7, r2
 8000d1c:	d962      	bls.n	8000de4 <__udivmoddi4+0xdc>
 8000d1e:	fab2 f682 	clz	r6, r2
 8000d22:	b14e      	cbz	r6, 8000d38 <__udivmoddi4+0x30>
 8000d24:	f1c6 0320 	rsb	r3, r6, #32
 8000d28:	fa01 f806 	lsl.w	r8, r1, r6
 8000d2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d30:	40b7      	lsls	r7, r6
 8000d32:	ea43 0808 	orr.w	r8, r3, r8
 8000d36:	40b4      	lsls	r4, r6
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	fa1f fc87 	uxth.w	ip, r7
 8000d40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d44:	0c23      	lsrs	r3, r4, #16
 8000d46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d909      	bls.n	8000d6a <__udivmoddi4+0x62>
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d5c:	f080 80ea 	bcs.w	8000f34 <__udivmoddi4+0x22c>
 8000d60:	429a      	cmp	r2, r3
 8000d62:	f240 80e7 	bls.w	8000f34 <__udivmoddi4+0x22c>
 8000d66:	3902      	subs	r1, #2
 8000d68:	443b      	add	r3, r7
 8000d6a:	1a9a      	subs	r2, r3, r2
 8000d6c:	b2a3      	uxth	r3, r4
 8000d6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d7e:	459c      	cmp	ip, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x8e>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d88:	f080 80d6 	bcs.w	8000f38 <__udivmoddi4+0x230>
 8000d8c:	459c      	cmp	ip, r3
 8000d8e:	f240 80d3 	bls.w	8000f38 <__udivmoddi4+0x230>
 8000d92:	443b      	add	r3, r7
 8000d94:	3802      	subs	r0, #2
 8000d96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d9a:	eba3 030c 	sub.w	r3, r3, ip
 8000d9e:	2100      	movs	r1, #0
 8000da0:	b11d      	cbz	r5, 8000daa <__udivmoddi4+0xa2>
 8000da2:	40f3      	lsrs	r3, r6
 8000da4:	2200      	movs	r2, #0
 8000da6:	e9c5 3200 	strd	r3, r2, [r5]
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d905      	bls.n	8000dbe <__udivmoddi4+0xb6>
 8000db2:	b10d      	cbz	r5, 8000db8 <__udivmoddi4+0xb0>
 8000db4:	e9c5 0100 	strd	r0, r1, [r5]
 8000db8:	2100      	movs	r1, #0
 8000dba:	4608      	mov	r0, r1
 8000dbc:	e7f5      	b.n	8000daa <__udivmoddi4+0xa2>
 8000dbe:	fab3 f183 	clz	r1, r3
 8000dc2:	2900      	cmp	r1, #0
 8000dc4:	d146      	bne.n	8000e54 <__udivmoddi4+0x14c>
 8000dc6:	4573      	cmp	r3, lr
 8000dc8:	d302      	bcc.n	8000dd0 <__udivmoddi4+0xc8>
 8000dca:	4282      	cmp	r2, r0
 8000dcc:	f200 8105 	bhi.w	8000fda <__udivmoddi4+0x2d2>
 8000dd0:	1a84      	subs	r4, r0, r2
 8000dd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000dd6:	2001      	movs	r0, #1
 8000dd8:	4690      	mov	r8, r2
 8000dda:	2d00      	cmp	r5, #0
 8000ddc:	d0e5      	beq.n	8000daa <__udivmoddi4+0xa2>
 8000dde:	e9c5 4800 	strd	r4, r8, [r5]
 8000de2:	e7e2      	b.n	8000daa <__udivmoddi4+0xa2>
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f000 8090 	beq.w	8000f0a <__udivmoddi4+0x202>
 8000dea:	fab2 f682 	clz	r6, r2
 8000dee:	2e00      	cmp	r6, #0
 8000df0:	f040 80a4 	bne.w	8000f3c <__udivmoddi4+0x234>
 8000df4:	1a8a      	subs	r2, r1, r2
 8000df6:	0c03      	lsrs	r3, r0, #16
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	b280      	uxth	r0, r0
 8000dfe:	b2bc      	uxth	r4, r7
 8000e00:	2101      	movs	r1, #1
 8000e02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d907      	bls.n	8000e26 <__udivmoddi4+0x11e>
 8000e16:	18fb      	adds	r3, r7, r3
 8000e18:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e1c:	d202      	bcs.n	8000e24 <__udivmoddi4+0x11c>
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	f200 80e0 	bhi.w	8000fe4 <__udivmoddi4+0x2dc>
 8000e24:	46c4      	mov	ip, r8
 8000e26:	1a9b      	subs	r3, r3, r2
 8000e28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e34:	fb02 f404 	mul.w	r4, r2, r4
 8000e38:	429c      	cmp	r4, r3
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x144>
 8000e3c:	18fb      	adds	r3, r7, r3
 8000e3e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e42:	d202      	bcs.n	8000e4a <__udivmoddi4+0x142>
 8000e44:	429c      	cmp	r4, r3
 8000e46:	f200 80ca 	bhi.w	8000fde <__udivmoddi4+0x2d6>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	1b1b      	subs	r3, r3, r4
 8000e4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e52:	e7a5      	b.n	8000da0 <__udivmoddi4+0x98>
 8000e54:	f1c1 0620 	rsb	r6, r1, #32
 8000e58:	408b      	lsls	r3, r1
 8000e5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e5e:	431f      	orrs	r7, r3
 8000e60:	fa0e f401 	lsl.w	r4, lr, r1
 8000e64:	fa20 f306 	lsr.w	r3, r0, r6
 8000e68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e70:	4323      	orrs	r3, r4
 8000e72:	fa00 f801 	lsl.w	r8, r0, r1
 8000e76:	fa1f fc87 	uxth.w	ip, r7
 8000e7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e7e:	0c1c      	lsrs	r4, r3, #16
 8000e80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e92:	d909      	bls.n	8000ea8 <__udivmoddi4+0x1a0>
 8000e94:	193c      	adds	r4, r7, r4
 8000e96:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e9a:	f080 809c 	bcs.w	8000fd6 <__udivmoddi4+0x2ce>
 8000e9e:	45a6      	cmp	lr, r4
 8000ea0:	f240 8099 	bls.w	8000fd6 <__udivmoddi4+0x2ce>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	eba4 040e 	sub.w	r4, r4, lr
 8000eac:	fa1f fe83 	uxth.w	lr, r3
 8000eb0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eb4:	fb09 4413 	mls	r4, r9, r3, r4
 8000eb8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ebc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ec0:	45a4      	cmp	ip, r4
 8000ec2:	d908      	bls.n	8000ed6 <__udivmoddi4+0x1ce>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eca:	f080 8082 	bcs.w	8000fd2 <__udivmoddi4+0x2ca>
 8000ece:	45a4      	cmp	ip, r4
 8000ed0:	d97f      	bls.n	8000fd2 <__udivmoddi4+0x2ca>
 8000ed2:	3b02      	subs	r3, #2
 8000ed4:	443c      	add	r4, r7
 8000ed6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eda:	eba4 040c 	sub.w	r4, r4, ip
 8000ede:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ee2:	4564      	cmp	r4, ip
 8000ee4:	4673      	mov	r3, lr
 8000ee6:	46e1      	mov	r9, ip
 8000ee8:	d362      	bcc.n	8000fb0 <__udivmoddi4+0x2a8>
 8000eea:	d05f      	beq.n	8000fac <__udivmoddi4+0x2a4>
 8000eec:	b15d      	cbz	r5, 8000f06 <__udivmoddi4+0x1fe>
 8000eee:	ebb8 0203 	subs.w	r2, r8, r3
 8000ef2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ef6:	fa04 f606 	lsl.w	r6, r4, r6
 8000efa:	fa22 f301 	lsr.w	r3, r2, r1
 8000efe:	431e      	orrs	r6, r3
 8000f00:	40cc      	lsrs	r4, r1
 8000f02:	e9c5 6400 	strd	r6, r4, [r5]
 8000f06:	2100      	movs	r1, #0
 8000f08:	e74f      	b.n	8000daa <__udivmoddi4+0xa2>
 8000f0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f0e:	0c01      	lsrs	r1, r0, #16
 8000f10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f14:	b280      	uxth	r0, r0
 8000f16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	4638      	mov	r0, r7
 8000f1e:	463c      	mov	r4, r7
 8000f20:	46b8      	mov	r8, r7
 8000f22:	46be      	mov	lr, r7
 8000f24:	2620      	movs	r6, #32
 8000f26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f2a:	eba2 0208 	sub.w	r2, r2, r8
 8000f2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f32:	e766      	b.n	8000e02 <__udivmoddi4+0xfa>
 8000f34:	4601      	mov	r1, r0
 8000f36:	e718      	b.n	8000d6a <__udivmoddi4+0x62>
 8000f38:	4610      	mov	r0, r2
 8000f3a:	e72c      	b.n	8000d96 <__udivmoddi4+0x8e>
 8000f3c:	f1c6 0220 	rsb	r2, r6, #32
 8000f40:	fa2e f302 	lsr.w	r3, lr, r2
 8000f44:	40b7      	lsls	r7, r6
 8000f46:	40b1      	lsls	r1, r6
 8000f48:	fa20 f202 	lsr.w	r2, r0, r2
 8000f4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f50:	430a      	orrs	r2, r1
 8000f52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f56:	b2bc      	uxth	r4, r7
 8000f58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f5c:	0c11      	lsrs	r1, r2, #16
 8000f5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f62:	fb08 f904 	mul.w	r9, r8, r4
 8000f66:	40b0      	lsls	r0, r6
 8000f68:	4589      	cmp	r9, r1
 8000f6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f6e:	b280      	uxth	r0, r0
 8000f70:	d93e      	bls.n	8000ff0 <__udivmoddi4+0x2e8>
 8000f72:	1879      	adds	r1, r7, r1
 8000f74:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f78:	d201      	bcs.n	8000f7e <__udivmoddi4+0x276>
 8000f7a:	4589      	cmp	r9, r1
 8000f7c:	d81f      	bhi.n	8000fbe <__udivmoddi4+0x2b6>
 8000f7e:	eba1 0109 	sub.w	r1, r1, r9
 8000f82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f86:	fb09 f804 	mul.w	r8, r9, r4
 8000f8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f94:	4542      	cmp	r2, r8
 8000f96:	d229      	bcs.n	8000fec <__udivmoddi4+0x2e4>
 8000f98:	18ba      	adds	r2, r7, r2
 8000f9a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f9e:	d2c4      	bcs.n	8000f2a <__udivmoddi4+0x222>
 8000fa0:	4542      	cmp	r2, r8
 8000fa2:	d2c2      	bcs.n	8000f2a <__udivmoddi4+0x222>
 8000fa4:	f1a9 0102 	sub.w	r1, r9, #2
 8000fa8:	443a      	add	r2, r7
 8000faa:	e7be      	b.n	8000f2a <__udivmoddi4+0x222>
 8000fac:	45f0      	cmp	r8, lr
 8000fae:	d29d      	bcs.n	8000eec <__udivmoddi4+0x1e4>
 8000fb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fb8:	3801      	subs	r0, #1
 8000fba:	46e1      	mov	r9, ip
 8000fbc:	e796      	b.n	8000eec <__udivmoddi4+0x1e4>
 8000fbe:	eba7 0909 	sub.w	r9, r7, r9
 8000fc2:	4449      	add	r1, r9
 8000fc4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fc8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fcc:	fb09 f804 	mul.w	r8, r9, r4
 8000fd0:	e7db      	b.n	8000f8a <__udivmoddi4+0x282>
 8000fd2:	4673      	mov	r3, lr
 8000fd4:	e77f      	b.n	8000ed6 <__udivmoddi4+0x1ce>
 8000fd6:	4650      	mov	r0, sl
 8000fd8:	e766      	b.n	8000ea8 <__udivmoddi4+0x1a0>
 8000fda:	4608      	mov	r0, r1
 8000fdc:	e6fd      	b.n	8000dda <__udivmoddi4+0xd2>
 8000fde:	443b      	add	r3, r7
 8000fe0:	3a02      	subs	r2, #2
 8000fe2:	e733      	b.n	8000e4c <__udivmoddi4+0x144>
 8000fe4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fe8:	443b      	add	r3, r7
 8000fea:	e71c      	b.n	8000e26 <__udivmoddi4+0x11e>
 8000fec:	4649      	mov	r1, r9
 8000fee:	e79c      	b.n	8000f2a <__udivmoddi4+0x222>
 8000ff0:	eba1 0109 	sub.w	r1, r1, r9
 8000ff4:	46c4      	mov	ip, r8
 8000ff6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ffa:	fb09 f804 	mul.w	r8, r9, r4
 8000ffe:	e7c4      	b.n	8000f8a <__udivmoddi4+0x282>

08001000 <__aeabi_idiv0>:
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <Board1_Rover_Lights_OFF>:
static void Board1_Supervisor(void);
static void Board1_Init_Data_Structures(void);

/* Function for Chart: '<Root>/Board1' */
static void Board1_Rover_Lights_OFF(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  Board1_DW.decision.led_A = OFF;
 8001008:	4b0a      	ldr	r3, [pc, #40]	@ (8001034 <Board1_Rover_Lights_OFF+0x30>)
 800100a:	2200      	movs	r2, #0
 800100c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board1_DW.decision.led_B = OFF;
 8001010:	4b08      	ldr	r3, [pc, #32]	@ (8001034 <Board1_Rover_Lights_OFF+0x30>)
 8001012:	2200      	movs	r2, #0
 8001014:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board1_DW.decision.rear_led = IDLE;
 8001018:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <Board1_Rover_Lights_OFF+0x30>)
 800101a:	2200      	movs	r2, #0
 800101c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board1_DW.decision.rear_sign = OFF;
 8001020:	4b04      	ldr	r3, [pc, #16]	@ (8001034 <Board1_Rover_Lights_OFF+0x30>)
 8001022:	2200      	movs	r2, #0
 8001024:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8001028:	bf00      	nop
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	20000248 	.word	0x20000248

08001038 <Board1_enter_internal_Normal>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_enter_internal_Normal(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  Board1_DW.is_active_Supervisor = 1U;
 800103c:	4b4f      	ldr	r3, [pc, #316]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 800103e:	2201      	movs	r2, #1
 8001040:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
  Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 8001044:	4b4d      	ldr	r3, [pc, #308]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001046:	220e      	movs	r2, #14
 8001048:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
  Board1_DW.is_active_Moving_obstacle = 1U;
 800104c:	4b4b      	ldr	r3, [pc, #300]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 800104e:	2201      	movs	r2, #1
 8001050:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
  Board1_DW.is_active_No_obstacle = 1U;
 8001054:	4b49      	ldr	r3, [pc, #292]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001056:	2201      	movs	r2, #1
 8001058:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
  Board1_DW.is_No_obstacle = Board1_IN_No_movements;
 800105c:	4b47      	ldr	r3, [pc, #284]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 800105e:	2201      	movs	r2, #1
 8001060:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  Board1_DW.moving_obstacle = NO_OBSTACLE;
 8001064:	4b45      	ldr	r3, [pc, #276]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001066:	2200      	movs	r2, #0
 8001068:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  Board1_DW.is_active_Obstacle_from_left = 1U;
 800106c:	4b43      	ldr	r3, [pc, #268]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 800106e:	2201      	movs	r2, #1
 8001070:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 8001074:	4b41      	ldr	r3, [pc, #260]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001076:	2203      	movs	r2, #3
 8001078:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
  Board1_DW.is_active_Obstacle_from_right = 1U;
 800107c:	4b3f      	ldr	r3, [pc, #252]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 800107e:	2201      	movs	r2, #1
 8001080:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
  Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8001084:	4b3d      	ldr	r3, [pc, #244]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001086:	2203      	movs	r2, #3
 8001088:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
  Board1_DW.is_active_Combo = 1U;
 800108c:	4b3b      	ldr	r3, [pc, #236]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 800108e:	2201      	movs	r2, #1
 8001090:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
  Board1_DW.is_active_Special_retro = 1U;
 8001094:	4b39      	ldr	r3, [pc, #228]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001096:	2201      	movs	r2, #1
 8001098:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board1_DW.special_retro = false;
 800109c:	4b37      	ldr	r3, [pc, #220]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 800109e:	2200      	movs	r2, #0
 80010a0:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
  Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 80010a4:	4b35      	ldr	r3, [pc, #212]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 80010a6:	2203      	movs	r2, #3
 80010a8:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board1_DW.is_active_Obstacle_detection = 1U;
 80010ac:	4b33      	ldr	r3, [pc, #204]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board1_DW.obs_detection = true;
 80010b4:	4b31      	ldr	r3, [pc, #196]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 80010b6:	2201      	movs	r2, #1
 80010b8:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
  Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 80010bc:	4b2f      	ldr	r3, [pc, #188]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 80010be:	2203      	movs	r2, #3
 80010c0:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board1_DW.is_active_Battery_temperature_m = 1U;
 80010c4:	4b2d      	ldr	r3, [pc, #180]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board1_DW.is_active_Normal_velocity = 1U;
 80010cc:	4b2b      	ldr	r3, [pc, #172]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 80010ce:	2201      	movs	r2, #1
 80010d0:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board1_DW.is_Normal_velocity = Board1_IN_No_limitation;
 80010d4:	4b29      	ldr	r3, [pc, #164]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board1_DW.limit_velocity = false;
 80010dc:	4b27      	ldr	r3, [pc, #156]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 80010de:	2200      	movs	r2, #0
 80010e0:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  Board1_DW.is_active_Battery_manager = 1U;
 80010e4:	4b25      	ldr	r3, [pc, #148]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board1_DW.is_Battery_manager = Board1_IN_Normal;
 80010ec:	4b23      	ldr	r3, [pc, #140]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 80010ee:	2202      	movs	r2, #2
 80010f0:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board1_DW.is_active_Temperature_manager = 1U;
 80010f4:	4b21      	ldr	r3, [pc, #132]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board1_DW.is_Temperature_manager = Board1_IN_Normal_g;
 80010fc:	4b1f      	ldr	r3, [pc, #124]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 80010fe:	2203      	movs	r2, #3
 8001100:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board1_DW.is_active_Actions = 1U;
 8001104:	4b1d      	ldr	r3, [pc, #116]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001106:	2201      	movs	r2, #1
 8001108:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.is_active_Routine_manager = 1U;
 800110c:	4b1b      	ldr	r3, [pc, #108]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 800110e:	2201      	movs	r2, #1
 8001110:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_Routine_manager = Board1_IN_Normal_voltage;
 8001114:	4b19      	ldr	r3, [pc, #100]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001116:	2202      	movs	r2, #2
 8001118:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 800111c:	4b17      	ldr	r3, [pc, #92]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 800111e:	2208      	movs	r2, #8
 8001120:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board1_DW.is_active_Lights_manager = 1U;
 8001124:	4b15      	ldr	r3, [pc, #84]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001126:	2201      	movs	r2, #1
 8001128:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
  Board1_DW.is_Lights_manager = Board1_IN_Normal_voltage;
 800112c:	4b13      	ldr	r3, [pc, #76]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 800112e:	2202      	movs	r2, #2
 8001130:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
  Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_OFF;
 8001134:	4b11      	ldr	r3, [pc, #68]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001136:	2202      	movs	r2, #2
 8001138:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  Board1_Rover_Lights_OFF();
 800113c:	f7ff ff62 	bl	8001004 <Board1_Rover_Lights_OFF>
  Board1_DW.is_active_Mode_manager = 1U;
 8001140:	4b0e      	ldr	r3, [pc, #56]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001142:	2201      	movs	r2, #1
 8001144:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
  Board1_DW.is_Mode_manager = Board1_IN_Normal_voltage;
 8001148:	4b0c      	ldr	r3, [pc, #48]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 800114a:	2202      	movs	r2, #2
 800114c:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_DEFAULT;
 8001150:	4b0a      	ldr	r3, [pc, #40]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001152:	2201      	movs	r2, #1
 8001154:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board1_DW.decision.mode = DEFAULT;
 8001158:	4b08      	ldr	r3, [pc, #32]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 800115a:	2200      	movs	r2, #0
 800115c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
  Board1_DW.is_active_Relay_manager = 1U;
 8001160:	4b06      	ldr	r3, [pc, #24]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001162:	2201      	movs	r2, #1
 8001164:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board1_DW.is_Relay_manager = Board1_IN_Normal_voltage;
 8001168:	4b04      	ldr	r3, [pc, #16]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 800116a:	2202      	movs	r2, #2
 800116c:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board1_DW.decision.relay = true;
 8001170:	4b02      	ldr	r3, [pc, #8]	@ (800117c <Board1_enter_internal_Normal+0x144>)
 8001172:	2201      	movs	r2, #1
 8001174:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
}
 8001178:	bf00      	nop
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000248 	.word	0x20000248

08001180 <Board1_isSessionhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isSessionhigh(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  return IO_Read_Session();
 8001184:	f004 febe 	bl	8005f04 <IO_Read_Session>
 8001188:	4603      	mov	r3, r0
}
 800118a:	4618      	mov	r0, r3
 800118c:	bd80      	pop	{r7, pc}

0800118e <Board1_Check_Timeout_Us>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Check_Timeout_Us(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	b082      	sub	sp, #8
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
 8001196:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_us(b_start_time, b_min_elapsed_time);
 8001198:	6839      	ldr	r1, [r7, #0]
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f004 fefa 	bl	8005f94 <Time_Check_Elapsed_us>
 80011a0:	4603      	mov	r3, r0
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}

080011aa <Board1_Abort_Communication>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Abort_Communication(void)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	af00      	add	r7, sp, #0
  UART_Stop_DMA();
 80011ae:	f004 fd0f 	bl	8005bd0 <UART_Stop_DMA>
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <Board1_setSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_setSTalk(void)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	af00      	add	r7, sp, #0
  IO_Set_SlaveTalk();
 80011ba:	f004 feb5 	bl	8005f28 <IO_Set_SlaveTalk>
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <Board1_Send_Ping>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Ping(void)
{
 80011c2:	b580      	push	{r7, lr}
 80011c4:	af00      	add	r7, sp, #0
  UART_Send_Ping();
 80011c6:	f004 fd9d 	bl	8005d04 <UART_Send_Ping>
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}

080011ce <Board1_Get_Timestamp>:

/* Function for Chart: '<Root>/Board1' */
static uint32_T Board1_Get_Timestamp(void)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	af00      	add	r7, sp, #0
  return Time_Get_Tick();
 80011d2:	f004 fed3 	bl	8005f7c <Time_Get_Tick>
 80011d6:	4603      	mov	r3, r0
}
 80011d8:	4618      	mov	r0, r3
 80011da:	bd80      	pop	{r7, pc}

080011dc <Board1_Is_Rx_Finished>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rx_Finished(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  return UART_Is_Rx_Complete();
 80011e0:	f004 fce2 	bl	8005ba8 <UART_Is_Rx_Complete>
 80011e4:	4603      	mov	r3, r0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	bd80      	pop	{r7, pc}
	...

080011ec <Board1_Verify_Ping>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_Ping(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  return UART_Check_Ping(Board1_DW.receivedPing);
 80011f0:	4b04      	ldr	r3, [pc, #16]	@ (8001204 <Board1_Verify_Ping+0x18>)
 80011f2:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 80011f6:	4618      	mov	r0, r3
 80011f8:	f004 fddc 	bl	8005db4 <UART_Check_Ping>
 80011fc:	4603      	mov	r3, r0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000248 	.word	0x20000248

08001208 <Board1_Wait_Ping>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Ping(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  UART_Wait_Ping(&Board1_DW.receivedPing);
 800120c:	4802      	ldr	r0, [pc, #8]	@ (8001218 <Board1_Wait_Ping+0x10>)
 800120e:	f004 fdbf 	bl	8005d90 <UART_Wait_Ping>
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2000033a 	.word	0x2000033a

0800121c <Board1_resetSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_resetSTalk(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  IO_Reset_SlaveTalk();
 8001220:	f004 fe8e 	bl	8005f40 <IO_Reset_SlaveTalk>
}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}

08001228 <Board1_isMTalkhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isMTalkhigh(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  return IO_Read_MasterTalk();
 800122c:	f004 fe94 	bl	8005f58 <IO_Read_MasterTalk>
 8001230:	4603      	mov	r3, r0
}
 8001232:	4618      	mov	r0, r3
 8001234:	bd80      	pop	{r7, pc}

08001236 <Board1_Is_Tx_Finished>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Tx_Finished(void)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	af00      	add	r7, sp, #0
  return UART_Is_Tx_Complete();
 800123a:	f004 fca1 	bl	8005b80 <UART_Is_Tx_Complete>
 800123e:	4603      	mov	r3, r0
}
 8001240:	4618      	mov	r0, r3
 8001242:	bd80      	pop	{r7, pc}

08001244 <Board1_stop_motors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_stop_motors(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 8001248:	f004 fede 	bl	8006008 <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  Board1_Y.output.rif_FA = 0.0F;
 800124c:	4b1c      	ldr	r3, [pc, #112]	@ (80012c0 <Board1_stop_motors+0x7c>)
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
  Board1_Y.output.rif_FB = 0.0F;
 8001254:	4b1a      	ldr	r3, [pc, #104]	@ (80012c0 <Board1_stop_motors+0x7c>)
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	605a      	str	r2, [r3, #4]
  Board1_Y.output.rif_BA = 0.0F;
 800125c:	4b18      	ldr	r3, [pc, #96]	@ (80012c0 <Board1_stop_motors+0x7c>)
 800125e:	f04f 0200 	mov.w	r2, #0
 8001262:	609a      	str	r2, [r3, #8]
  Board1_Y.output.rif_BB = 0.0F;
 8001264:	4b16      	ldr	r3, [pc, #88]	@ (80012c0 <Board1_stop_motors+0x7c>)
 8001266:	f04f 0200 	mov.w	r2, #0
 800126a:	60da      	str	r2, [r3, #12]
  Board1_Y.output.brk_mode = EMERGENCY;
 800126c:	4b14      	ldr	r3, [pc, #80]	@ (80012c0 <Board1_stop_motors+0x7c>)
 800126e:	2202      	movs	r2, #2
 8001270:	741a      	strb	r2, [r3, #16]
  Board1_Y.output.relay = false;
 8001272:	4b13      	ldr	r3, [pc, #76]	@ (80012c0 <Board1_stop_motors+0x7c>)
 8001274:	2200      	movs	r2, #0
 8001276:	759a      	strb	r2, [r3, #22]
  Board1_Y.output.rear_led = IDLE;
 8001278:	4b11      	ldr	r3, [pc, #68]	@ (80012c0 <Board1_stop_motors+0x7c>)
 800127a:	2200      	movs	r2, #0
 800127c:	74da      	strb	r2, [r3, #19]

  /* Inport: '<Root>/battery_voltage' */
  if (Board1_U.battery_voltage < Board1_CRITICAL_VOLTAGE) {
 800127e:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <Board1_stop_motors+0x80>)
 8001280:	edd3 7a01 	vldr	s15, [r3, #4]
 8001284:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8001288:	eef4 7ac7 	vcmpe.f32	s15, s14
 800128c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001290:	d509      	bpl.n	80012a6 <Board1_stop_motors+0x62>
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = OFF;
 8001292:	4b0b      	ldr	r3, [pc, #44]	@ (80012c0 <Board1_stop_motors+0x7c>)
 8001294:	2200      	movs	r2, #0
 8001296:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = OFF;
 8001298:	4b09      	ldr	r3, [pc, #36]	@ (80012c0 <Board1_stop_motors+0x7c>)
 800129a:	2200      	movs	r2, #0
 800129c:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_sign = OFF;
 800129e:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <Board1_stop_motors+0x7c>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	751a      	strb	r2, [r3, #20]
 80012a4:	e008      	b.n	80012b8 <Board1_stop_motors+0x74>
  } else {
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = RED;
 80012a6:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <Board1_stop_motors+0x7c>)
 80012a8:	2202      	movs	r2, #2
 80012aa:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = RED;
 80012ac:	4b04      	ldr	r3, [pc, #16]	@ (80012c0 <Board1_stop_motors+0x7c>)
 80012ae:	2202      	movs	r2, #2
 80012b0:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_sign = RED;
 80012b2:	4b03      	ldr	r3, [pc, #12]	@ (80012c0 <Board1_stop_motors+0x7c>)
 80012b4:	2202      	movs	r2, #2
 80012b6:	751a      	strb	r2, [r3, #20]
  }

  /* End of Inport: '<Root>/battery_voltage' */
  OS_Exit_Critical();
 80012b8:	f004 feac 	bl	8006014 <OS_Exit_Critical>
}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000384 	.word	0x20000384
 80012c4:	20000374 	.word	0x20000374

080012c8 <Board1_Send_Decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Decision(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  UART_Send_Decision(&Board1_DW.decision);
 80012cc:	4802      	ldr	r0, [pc, #8]	@ (80012d8 <Board1_Send_Decision+0x10>)
 80012ce:	f004 fce9 	bl	8005ca4 <UART_Send_Decision>
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	200002d0 	.word	0x200002d0

080012dc <Bo_exit_internal_Normal_voltage>:

/* Function for Chart: '<Root>/Board1' */
static void Bo_exit_internal_Normal_voltage(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  Board1_DW.is_Control_controller_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012e0:	4b16      	ldr	r3, [pc, #88]	@ (800133c <Bo_exit_internal_Normal_voltage+0x60>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board1_DW.is_Emergency_button_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012e8:	4b14      	ldr	r3, [pc, #80]	@ (800133c <Bo_exit_internal_Normal_voltage+0x60>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012f0:	4b12      	ldr	r3, [pc, #72]	@ (800133c <Bo_exit_internal_Normal_voltage+0x60>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board1_DW.is_Low_controller_battery_routi = Board1_IN_NO_ACTIVE_CHILD;
 80012f8:	4b10      	ldr	r3, [pc, #64]	@ (800133c <Bo_exit_internal_Normal_voltage+0x60>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8001300:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <Bo_exit_internal_Normal_voltage+0x60>)
 8001302:	2200      	movs	r2, #0
 8001304:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
  Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8001308:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <Bo_exit_internal_Normal_voltage+0x60>)
 800130a:	2200      	movs	r2, #0
 800130c:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
  Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001310:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <Bo_exit_internal_Normal_voltage+0x60>)
 8001312:	2200      	movs	r2, #0
 8001314:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
  Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001318:	4b08      	ldr	r3, [pc, #32]	@ (800133c <Bo_exit_internal_Normal_voltage+0x60>)
 800131a:	2200      	movs	r2, #0
 800131c:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001320:	4b06      	ldr	r3, [pc, #24]	@ (800133c <Bo_exit_internal_Normal_voltage+0x60>)
 8001322:	2200      	movs	r2, #0
 8001324:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
  Board1_DW.is_Normal_voltage = Board1_IN_NO_ACTIVE_CHILD;
 8001328:	4b04      	ldr	r3, [pc, #16]	@ (800133c <Bo_exit_internal_Normal_voltage+0x60>)
 800132a:	2200      	movs	r2, #0
 800132c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	20000248 	.word	0x20000248

08001340 <Board1_exit_internal_Normal>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_exit_internal_Normal(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  Board1_DW.is_Relay_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001344:	4b41      	ldr	r3, [pc, #260]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 8001346:	2200      	movs	r2, #0
 8001348:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board1_DW.is_active_Relay_manager = 0U;
 800134c:	4b3f      	ldr	r3, [pc, #252]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 800134e:	2200      	movs	r2, #0
 8001350:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board1_DW.is_Normal_voltage_n = Board1_IN_NO_ACTIVE_CHILD;
 8001354:	4b3d      	ldr	r3, [pc, #244]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 8001356:	2200      	movs	r2, #0
 8001358:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board1_DW.is_Mode_manager = Board1_IN_NO_ACTIVE_CHILD;
 800135c:	4b3b      	ldr	r3, [pc, #236]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 800135e:	2200      	movs	r2, #0
 8001360:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Board1_DW.is_active_Mode_manager = 0U;
 8001364:	4b39      	ldr	r3, [pc, #228]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 8001366:	2200      	movs	r2, #0
 8001368:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
  Board1_DW.is_Normal_voltage_g = Board1_IN_NO_ACTIVE_CHILD;
 800136c:	4b37      	ldr	r3, [pc, #220]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 800136e:	2200      	movs	r2, #0
 8001370:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  Board1_DW.is_Lights_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001374:	4b35      	ldr	r3, [pc, #212]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 8001376:	2200      	movs	r2, #0
 8001378:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
  Board1_DW.is_active_Lights_manager = 0U;
 800137c:	4b33      	ldr	r3, [pc, #204]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 800137e:	2200      	movs	r2, #0
 8001380:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
  Bo_exit_internal_Normal_voltage();
 8001384:	f7ff ffaa 	bl	80012dc <Bo_exit_internal_Normal_voltage>
  Board1_DW.is_Routine_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001388:	4b30      	ldr	r3, [pc, #192]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 800138a:	2200      	movs	r2, #0
 800138c:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_active_Routine_manager = 0U;
 8001390:	4b2e      	ldr	r3, [pc, #184]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 8001392:	2200      	movs	r2, #0
 8001394:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_active_Actions = 0U;
 8001398:	4b2c      	ldr	r3, [pc, #176]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 800139a:	2200      	movs	r2, #0
 800139c:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.is_Temperature_manager = Board1_IN_NO_ACTIVE_CHILD;
 80013a0:	4b2a      	ldr	r3, [pc, #168]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board1_DW.is_active_Temperature_manager = 0U;
 80013a8:	4b28      	ldr	r3, [pc, #160]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board1_DW.is_Battery_manager = Board1_IN_NO_ACTIVE_CHILD;
 80013b0:	4b26      	ldr	r3, [pc, #152]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board1_DW.is_active_Battery_manager = 0U;
 80013b8:	4b24      	ldr	r3, [pc, #144]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board1_DW.is_Normal_velocity = Board1_IN_NO_ACTIVE_CHILD;
 80013c0:	4b22      	ldr	r3, [pc, #136]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board1_DW.is_active_Normal_velocity = 0U;
 80013c8:	4b20      	ldr	r3, [pc, #128]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board1_DW.is_active_Battery_temperature_m = 0U;
 80013d0:	4b1e      	ldr	r3, [pc, #120]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board1_DW.is_Obstacle_detection = Board1_IN_NO_ACTIVE_CHILD;
 80013d8:	4b1c      	ldr	r3, [pc, #112]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 80013da:	2200      	movs	r2, #0
 80013dc:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board1_DW.is_active_Obstacle_detection = 0U;
 80013e0:	4b1a      	ldr	r3, [pc, #104]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board1_DW.is_Special_retro = Board1_IN_NO_ACTIVE_CHILD;
 80013e8:	4b18      	ldr	r3, [pc, #96]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board1_DW.is_active_Special_retro = 0U;
 80013f0:	4b16      	ldr	r3, [pc, #88]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board1_DW.is_active_Combo = 0U;
 80013f8:	4b14      	ldr	r3, [pc, #80]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
  Board1_DW.is_Obstacle_from_right = Board1_IN_NO_ACTIVE_CHILD;
 8001400:	4b12      	ldr	r3, [pc, #72]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 8001402:	2200      	movs	r2, #0
 8001404:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
  Board1_DW.is_active_Obstacle_from_right = 0U;
 8001408:	4b10      	ldr	r3, [pc, #64]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 800140a:	2200      	movs	r2, #0
 800140c:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
  Board1_DW.is_Obstacle_from_left = Board1_IN_NO_ACTIVE_CHILD;
 8001410:	4b0e      	ldr	r3, [pc, #56]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 8001412:	2200      	movs	r2, #0
 8001414:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
  Board1_DW.is_active_Obstacle_from_left = 0U;
 8001418:	4b0c      	ldr	r3, [pc, #48]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 800141a:	2200      	movs	r2, #0
 800141c:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  Board1_DW.is_No_obstacle = Board1_IN_NO_ACTIVE_CHILD;
 8001420:	4b0a      	ldr	r3, [pc, #40]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 8001422:	2200      	movs	r2, #0
 8001424:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  Board1_DW.is_active_No_obstacle = 0U;
 8001428:	4b08      	ldr	r3, [pc, #32]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 800142a:	2200      	movs	r2, #0
 800142c:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
  Board1_DW.is_active_Moving_obstacle = 0U;
 8001430:	4b06      	ldr	r3, [pc, #24]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 8001432:	2200      	movs	r2, #0
 8001434:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
  Board1_DW.is_Supervisor = Board1_IN_NO_ACTIVE_CHILD;
 8001438:	4b04      	ldr	r3, [pc, #16]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 800143a:	2200      	movs	r2, #0
 800143c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
  Board1_DW.is_active_Supervisor = 0U;
 8001440:	4b02      	ldr	r3, [pc, #8]	@ (800144c <Board1_exit_internal_Normal+0x10c>)
 8001442:	2200      	movs	r2, #0
 8001444:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
}
 8001448:	bf00      	nop
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20000248 	.word	0x20000248

08001450 <Board1_Write_Output>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Write_Output(void)
{
 8001450:	b5b0      	push	{r4, r5, r7, lr}
 8001452:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 8001454:	f004 fdd8 	bl	8006008 <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  Board1_Y.output = Board1_DW.decision;
 8001458:	4a07      	ldr	r2, [pc, #28]	@ (8001478 <Board1_Write_Output+0x28>)
 800145a:	4b08      	ldr	r3, [pc, #32]	@ (800147c <Board1_Write_Output+0x2c>)
 800145c:	4615      	mov	r5, r2
 800145e:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8001462:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001464:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001466:	e894 0003 	ldmia.w	r4, {r0, r1}
 800146a:	e885 0003 	stmia.w	r5, {r0, r1}
  OS_Exit_Critical();
 800146e:	f004 fdd1 	bl	8006014 <OS_Exit_Critical>
}
 8001472:	bf00      	nop
 8001474:	bdb0      	pop	{r4, r5, r7, pc}
 8001476:	bf00      	nop
 8001478:	20000384 	.word	0x20000384
 800147c:	20000248 	.word	0x20000248

08001480 <Board1_Decision_transmitted>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Decision_transmitted(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
  boolean_T b;
  boolean_T d_p;
  b = !Board1_isSessionhigh();
 8001486:	f7ff fe7b 	bl	8001180 <Board1_isSessionhigh>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	bf0c      	ite	eq
 8001490:	2301      	moveq	r3, #1
 8001492:	2300      	movne	r3, #0
 8001494:	b2db      	uxtb	r3, r3
 8001496:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	2b00      	cmp	r3, #0
 800149c:	f000 80d1 	beq.w	8001642 <Board1_Decision_transmitted+0x1c2>
    b = false;
 80014a0:	2300      	movs	r3, #0
 80014a2:	71fb      	strb	r3, [r7, #7]
    if (Board1_DW.decision.relay ==
 80014a4:	4b82      	ldr	r3, [pc, #520]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 80014a6:	f893 209e 	ldrb.w	r2, [r3, #158]	@ 0x9e
        Board1_DW.receivedDecisionPacket.decision.relay) {
 80014aa:	4b81      	ldr	r3, [pc, #516]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 80014ac:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
    if (Board1_DW.decision.relay ==
 80014b0:	429a      	cmp	r2, r3
 80014b2:	f040 80a4 	bne.w	80015fe <Board1_Decision_transmitted+0x17e>
      d_p = false;
 80014b6:	2300      	movs	r3, #0
 80014b8:	71bb      	strb	r3, [r7, #6]
      if ((int32_T)Board1_DW.decision.mode == (int32_T)
 80014ba:	4b7d      	ldr	r3, [pc, #500]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 80014bc:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
          Board1_DW.receivedDecisionPacket.decision.mode) {
 80014c0:	4b7b      	ldr	r3, [pc, #492]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 80014c2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
      if ((int32_T)Board1_DW.decision.mode == (int32_T)
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d101      	bne.n	80014ce <Board1_Decision_transmitted+0x4e>
        d_p = true;
 80014ca:	2301      	movs	r3, #1
 80014cc:	71bb      	strb	r3, [r7, #6]
      }

      if (d_p) {
 80014ce:	79bb      	ldrb	r3, [r7, #6]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	f000 8091 	beq.w	80015f8 <Board1_Decision_transmitted+0x178>
        d_p = false;
 80014d6:	2300      	movs	r3, #0
 80014d8:	71bb      	strb	r3, [r7, #6]
        if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 80014da:	4b75      	ldr	r3, [pc, #468]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 80014dc:	f893 209c 	ldrb.w	r2, [r3, #156]	@ 0x9c
            Board1_DW.receivedDecisionPacket.decision.rear_sign) {
 80014e0:	4b73      	ldr	r3, [pc, #460]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 80014e2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
        if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 80014e6:	429a      	cmp	r2, r3
 80014e8:	d101      	bne.n	80014ee <Board1_Decision_transmitted+0x6e>
          d_p = true;
 80014ea:	2301      	movs	r3, #1
 80014ec:	71bb      	strb	r3, [r7, #6]
        }

        if (d_p) {
 80014ee:	79bb      	ldrb	r3, [r7, #6]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d07e      	beq.n	80015f2 <Board1_Decision_transmitted+0x172>
          d_p = false;
 80014f4:	2300      	movs	r3, #0
 80014f6:	71bb      	strb	r3, [r7, #6]
          if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 80014f8:	4b6d      	ldr	r3, [pc, #436]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 80014fa:	f893 209b 	ldrb.w	r2, [r3, #155]	@ 0x9b
              Board1_DW.receivedDecisionPacket.decision.rear_led) {
 80014fe:	4b6c      	ldr	r3, [pc, #432]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 8001500:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
          if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 8001504:	429a      	cmp	r2, r3
 8001506:	d101      	bne.n	800150c <Board1_Decision_transmitted+0x8c>
            d_p = true;
 8001508:	2301      	movs	r3, #1
 800150a:	71bb      	strb	r3, [r7, #6]
          }

          if (d_p) {
 800150c:	79bb      	ldrb	r3, [r7, #6]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d06c      	beq.n	80015ec <Board1_Decision_transmitted+0x16c>
            d_p = false;
 8001512:	2300      	movs	r3, #0
 8001514:	71bb      	strb	r3, [r7, #6]
            if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 8001516:	4b66      	ldr	r3, [pc, #408]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 8001518:	f893 209a 	ldrb.w	r2, [r3, #154]	@ 0x9a
                Board1_DW.receivedDecisionPacket.decision.led_B) {
 800151c:	4b64      	ldr	r3, [pc, #400]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 800151e:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
            if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 8001522:	429a      	cmp	r2, r3
 8001524:	d101      	bne.n	800152a <Board1_Decision_transmitted+0xaa>
              d_p = true;
 8001526:	2301      	movs	r3, #1
 8001528:	71bb      	strb	r3, [r7, #6]
            }

            if (d_p) {
 800152a:	79bb      	ldrb	r3, [r7, #6]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d05a      	beq.n	80015e6 <Board1_Decision_transmitted+0x166>
              d_p = false;
 8001530:	2300      	movs	r3, #0
 8001532:	71bb      	strb	r3, [r7, #6]
              if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 8001534:	4b5e      	ldr	r3, [pc, #376]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 8001536:	f893 2099 	ldrb.w	r2, [r3, #153]	@ 0x99
                  Board1_DW.receivedDecisionPacket.decision.led_A) {
 800153a:	4b5d      	ldr	r3, [pc, #372]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 800153c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
              if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 8001540:	429a      	cmp	r2, r3
 8001542:	d101      	bne.n	8001548 <Board1_Decision_transmitted+0xc8>
                d_p = true;
 8001544:	2301      	movs	r3, #1
 8001546:	71bb      	strb	r3, [r7, #6]
              }

              if (d_p) {
 8001548:	79bb      	ldrb	r3, [r7, #6]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d048      	beq.n	80015e0 <Board1_Decision_transmitted+0x160>
                d_p = false;
 800154e:	2300      	movs	r3, #0
 8001550:	71bb      	strb	r3, [r7, #6]
                if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 8001552:	4b57      	ldr	r3, [pc, #348]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 8001554:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
                    Board1_DW.receivedDecisionPacket.decision.brk_mode) {
 8001558:	4b55      	ldr	r3, [pc, #340]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 800155a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
                if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 800155e:	429a      	cmp	r2, r3
 8001560:	d101      	bne.n	8001566 <Board1_Decision_transmitted+0xe6>
                  d_p = true;
 8001562:	2301      	movs	r3, #1
 8001564:	71bb      	strb	r3, [r7, #6]
                }

                if (d_p) {
 8001566:	79bb      	ldrb	r3, [r7, #6]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d036      	beq.n	80015da <Board1_Decision_transmitted+0x15a>
                  if (Board1_DW.decision.rif_BB ==
 800156c:	4b50      	ldr	r3, [pc, #320]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 800156e:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
                      Board1_DW.receivedDecisionPacket.decision.rif_BB) {
 8001572:	4b4f      	ldr	r3, [pc, #316]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 8001574:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
                  if (Board1_DW.decision.rif_BB ==
 8001578:	eeb4 7a67 	vcmp.f32	s14, s15
 800157c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001580:	d128      	bne.n	80015d4 <Board1_Decision_transmitted+0x154>
                    if (Board1_DW.decision.rif_BA ==
 8001582:	4b4b      	ldr	r3, [pc, #300]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 8001584:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
                        Board1_DW.receivedDecisionPacket.decision.rif_BA) {
 8001588:	4b49      	ldr	r3, [pc, #292]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 800158a:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
                    if (Board1_DW.decision.rif_BA ==
 800158e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001596:	d11a      	bne.n	80015ce <Board1_Decision_transmitted+0x14e>
                      d_p = ((Board1_DW.decision.rif_FB ==
 8001598:	4b45      	ldr	r3, [pc, #276]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 800159a:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
                              Board1_DW.receivedDecisionPacket.decision.rif_FB) &&
 800159e:	4b44      	ldr	r3, [pc, #272]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 80015a0:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80015a4:	eeb4 7a67 	vcmp.f32	s14, s15
 80015a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ac:	d10c      	bne.n	80015c8 <Board1_Decision_transmitted+0x148>
                             (Board1_DW.decision.rif_FA ==
 80015ae:	4b40      	ldr	r3, [pc, #256]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 80015b0:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
                              Board1_DW.receivedDecisionPacket.decision.rif_FA));
 80015b4:	4b3e      	ldr	r3, [pc, #248]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 80015b6:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
                              Board1_DW.receivedDecisionPacket.decision.rif_FB) &&
 80015ba:	eeb4 7a67 	vcmp.f32	s14, s15
 80015be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c2:	d101      	bne.n	80015c8 <Board1_Decision_transmitted+0x148>
 80015c4:	2301      	movs	r3, #1
 80015c6:	e000      	b.n	80015ca <Board1_Decision_transmitted+0x14a>
 80015c8:	2300      	movs	r3, #0
                      d_p = ((Board1_DW.decision.rif_FB ==
 80015ca:	71bb      	strb	r3, [r7, #6]
 80015cc:	e019      	b.n	8001602 <Board1_Decision_transmitted+0x182>
                    } else {
                      d_p = false;
 80015ce:	2300      	movs	r3, #0
 80015d0:	71bb      	strb	r3, [r7, #6]
 80015d2:	e016      	b.n	8001602 <Board1_Decision_transmitted+0x182>
                    }
                  } else {
                    d_p = false;
 80015d4:	2300      	movs	r3, #0
 80015d6:	71bb      	strb	r3, [r7, #6]
 80015d8:	e013      	b.n	8001602 <Board1_Decision_transmitted+0x182>
                  }
                } else {
                  d_p = false;
 80015da:	2300      	movs	r3, #0
 80015dc:	71bb      	strb	r3, [r7, #6]
 80015de:	e010      	b.n	8001602 <Board1_Decision_transmitted+0x182>
                }
              } else {
                d_p = false;
 80015e0:	2300      	movs	r3, #0
 80015e2:	71bb      	strb	r3, [r7, #6]
 80015e4:	e00d      	b.n	8001602 <Board1_Decision_transmitted+0x182>
              }
            } else {
              d_p = false;
 80015e6:	2300      	movs	r3, #0
 80015e8:	71bb      	strb	r3, [r7, #6]
 80015ea:	e00a      	b.n	8001602 <Board1_Decision_transmitted+0x182>
            }
          } else {
            d_p = false;
 80015ec:	2300      	movs	r3, #0
 80015ee:	71bb      	strb	r3, [r7, #6]
 80015f0:	e007      	b.n	8001602 <Board1_Decision_transmitted+0x182>
          }
        } else {
          d_p = false;
 80015f2:	2300      	movs	r3, #0
 80015f4:	71bb      	strb	r3, [r7, #6]
 80015f6:	e004      	b.n	8001602 <Board1_Decision_transmitted+0x182>
        }
      } else {
        d_p = false;
 80015f8:	2300      	movs	r3, #0
 80015fa:	71bb      	strb	r3, [r7, #6]
 80015fc:	e001      	b.n	8001602 <Board1_Decision_transmitted+0x182>
      }
    } else {
      d_p = false;
 80015fe:	2300      	movs	r3, #0
 8001600:	71bb      	strb	r3, [r7, #6]
    }

    if (d_p) {
 8001602:	79bb      	ldrb	r3, [r7, #6]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <Board1_Decision_transmitted+0x18c>
      b = true;
 8001608:	2301      	movs	r3, #1
 800160a:	71fb      	strb	r3, [r7, #7]
    }

    if (b) {
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d006      	beq.n	8001620 <Board1_Decision_transmitted+0x1a0>
      Board1_DW.is_Supervisor = Board1_IN_Same_decision;
 8001612:	4b27      	ldr	r3, [pc, #156]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 8001614:	220a      	movs	r2, #10
 8001616:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Write_Output();
 800161a:	f7ff ff19 	bl	8001450 <Board1_Write_Output>
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 800161e:	e043      	b.n	80016a8 <Board1_Decision_transmitted+0x228>
      Board1_exit_internal_Normal();
 8001620:	f7ff fe8e 	bl	8001340 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 8001624:	f7ff fdc1 	bl	80011aa <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Single_Board;
 8001628:	4b21      	ldr	r3, [pc, #132]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 800162a:	2203      	movs	r2, #3
 800162c:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_resetSTalk();
 8001630:	f7ff fdf4 	bl	800121c <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 8001634:	4b1e      	ldr	r3, [pc, #120]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 8001636:	2201      	movs	r2, #1
 8001638:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      Board1_stop_motors();
 800163c:	f7ff fe02 	bl	8001244 <Board1_stop_motors>
}
 8001640:	e032      	b.n	80016a8 <Board1_Decision_transmitted+0x228>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8001642:	4b1b      	ldr	r3, [pc, #108]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 8001644:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001648:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff fd9e 	bl	800118e <Board1_Check_Timeout_Us>
 8001652:	4603      	mov	r3, r0
 8001654:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d025      	beq.n	80016a8 <Board1_Decision_transmitted+0x228>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 800165c:	4b14      	ldr	r3, [pc, #80]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 800165e:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8001662:	2b00      	cmp	r3, #0
 8001664:	d110      	bne.n	8001688 <Board1_Decision_transmitted+0x208>
        Board1_DW.retransmitted = 1U;
 8001666:	4b12      	ldr	r3, [pc, #72]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 8001668:	2201      	movs	r2, #1
 800166a:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
 800166e:	4b10      	ldr	r3, [pc, #64]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 8001670:	220b      	movs	r2, #11
 8001672:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_Send_Decision();
 8001676:	f7ff fe27 	bl	80012c8 <Board1_Send_Decision>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 800167a:	f7ff fda8 	bl	80011ce <Board1_Get_Timestamp>
 800167e:	4603      	mov	r3, r0
 8001680:	4a0b      	ldr	r2, [pc, #44]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 8001682:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8001686:	e00f      	b.n	80016a8 <Board1_Decision_transmitted+0x228>
        Board1_stop_motors();
 8001688:	f7ff fddc 	bl	8001244 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 800168c:	f7ff fe58 	bl	8001340 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8001690:	f7ff fd8b 	bl	80011aa <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8001694:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 8001696:	2201      	movs	r2, #1
 8001698:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 800169c:	f7ff fd8b 	bl	80011b6 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 80016a0:	4b03      	ldr	r3, [pc, #12]	@ (80016b0 <Board1_Decision_transmitted+0x230>)
 80016a2:	2202      	movs	r2, #2
 80016a4:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000248 	.word	0x20000248

080016b4 <Board1_Send_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Global_State(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  UART_Send_GlobalState(&Board1_DW.global_state);
 80016b8:	4802      	ldr	r0, [pc, #8]	@ (80016c4 <Board1_Send_Global_State+0x10>)
 80016ba:	f004 fac3 	bl	8005c44 <UART_Send_GlobalState>
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	20000280 	.word	0x20000280

080016c8 <Board1_isequal_h>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isequal_h(MOVING_OBSTACLE_TYPE varargin_1,
  MOVING_OBSTACLE_TYPE varargin_2)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	460a      	mov	r2, r1
 80016d2:	71fb      	strb	r3, [r7, #7]
 80016d4:	4613      	mov	r3, r2
 80016d6:	71bb      	strb	r3, [r7, #6]
  boolean_T p;
  p = false;
 80016d8:	2300      	movs	r3, #0
 80016da:	73fb      	strb	r3, [r7, #15]
  if ((int32_T)varargin_1 == (int32_T)varargin_2) {
 80016dc:	79fa      	ldrb	r2, [r7, #7]
 80016de:	79bb      	ldrb	r3, [r7, #6]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d101      	bne.n	80016e8 <Board1_isequal_h+0x20>
    p = true;
 80016e4:	2301      	movs	r3, #1
 80016e6:	73fb      	strb	r3, [r7, #15]
  }

  return p;
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3714      	adds	r7, #20
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <Board1_isequal>:
  boolean_T varargin_1_spc_retro, boolean_T varargin_1_limit_vel, boolean_T
  varargin_1_obs_detection, const StateBusB1 varargin_2_stateB1, const
  StateBusB2 varargin_2_stateB2, MOVING_OBSTACLE_TYPE varargin_2_mov_obs,
  boolean_T varargin_2_spc_retro, boolean_T varargin_2_limit_vel, boolean_T
  varargin_2_obs_detection)
{
 80016f6:	b590      	push	{r4, r7, lr}
 80016f8:	b087      	sub	sp, #28
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	ed87 0a03 	vstr	s0, [r7, #12]
 8001700:	edc7 0a02 	vstr	s1, [r7, #8]
 8001704:	4604      	mov	r4, r0
 8001706:	4608      	mov	r0, r1
 8001708:	4611      	mov	r1, r2
 800170a:	461a      	mov	r2, r3
 800170c:	4623      	mov	r3, r4
 800170e:	80fb      	strh	r3, [r7, #6]
 8001710:	4603      	mov	r3, r0
 8001712:	80bb      	strh	r3, [r7, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	807b      	strh	r3, [r7, #2]
 8001718:	4613      	mov	r3, r2
 800171a:	803b      	strh	r3, [r7, #0]
  boolean_T e_p;
  boolean_T p;
  p = false;
 800171c:	2300      	movs	r3, #0
 800171e:	75bb      	strb	r3, [r7, #22]
  if (varargin_1_obs_detection == varargin_2_obs_detection) {
 8001720:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8001724:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8001728:	429a      	cmp	r2, r3
 800172a:	f040 80ee 	bne.w	800190a <Board1_isequal+0x214>
    if (varargin_1_limit_vel == varargin_2_limit_vel) {
 800172e:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8001732:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8001736:	429a      	cmp	r2, r3
 8001738:	f040 80e4 	bne.w	8001904 <Board1_isequal+0x20e>
      if (varargin_1_spc_retro == varargin_2_spc_retro) {
 800173c:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8001740:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8001744:	429a      	cmp	r2, r3
 8001746:	f040 80da 	bne.w	80018fe <Board1_isequal+0x208>
        if (Board1_isequal_h(varargin_1_mov_obs, varargin_2_mov_obs)) {
 800174a:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
 800174e:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001752:	4611      	mov	r1, r2
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff ffb7 	bl	80016c8 <Board1_isequal_h>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	f000 80cb 	beq.w	80018f8 <Board1_isequal+0x202>
          if (varargin_1_stateB2.controller_battery ==
 8001762:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
              varargin_2_stateB2.controller_battery) {
 8001766:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
          if (varargin_1_stateB2.controller_battery ==
 800176a:	429a      	cmp	r2, r3
 800176c:	f040 8081 	bne.w	8001872 <Board1_isequal+0x17c>
            if (varargin_1_stateB2.l_stick_button ==
 8001770:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
                varargin_2_stateB2.l_stick_button) {
 8001774:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
            if (varargin_1_stateB2.l_stick_button ==
 8001778:	429a      	cmp	r2, r3
 800177a:	d177      	bne.n	800186c <Board1_isequal+0x176>
              if (varargin_1_stateB2.r_stick_button ==
 800177c:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
                  varargin_2_stateB2.r_stick_button) {
 8001780:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
              if (varargin_1_stateB2.r_stick_button ==
 8001784:	429a      	cmp	r2, r3
 8001786:	d16e      	bne.n	8001866 <Board1_isequal+0x170>
                if (varargin_1_stateB2.button4 == varargin_2_stateB2.button4) {
 8001788:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800178c:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8001790:	429a      	cmp	r2, r3
 8001792:	d165      	bne.n	8001860 <Board1_isequal+0x16a>
                  if (varargin_1_stateB2.button3 == varargin_2_stateB2.button3)
 8001794:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001798:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 800179c:	429a      	cmp	r2, r3
 800179e:	d15c      	bne.n	800185a <Board1_isequal+0x164>
                  {
                    if (varargin_1_stateB2.button2 == varargin_2_stateB2.button2)
 80017a0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80017a4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d153      	bne.n	8001854 <Board1_isequal+0x15e>
                    {
                      if (varargin_1_stateB2.button1 ==
 80017ac:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
                          varargin_2_stateB2.button1) {
 80017b0:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
                      if (varargin_1_stateB2.button1 ==
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d14a      	bne.n	800184e <Board1_isequal+0x158>
                        if (varargin_1_stateB2.controller_x ==
 80017b8:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
                            varargin_2_stateB2.controller_x) {
 80017ba:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
                        if (varargin_1_stateB2.controller_x ==
 80017be:	429a      	cmp	r2, r3
 80017c0:	d142      	bne.n	8001848 <Board1_isequal+0x152>
                          if (varargin_1_stateB2.controller_y ==
 80017c2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
                              varargin_2_stateB2.controller_y) {
 80017c4:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
                          if (varargin_1_stateB2.controller_y ==
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d13a      	bne.n	8001842 <Board1_isequal+0x14c>
                            if (varargin_1_stateB2.sonar3 ==
 80017cc:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
                                varargin_2_stateB2.sonar3) {
 80017ce:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
                            if (varargin_1_stateB2.sonar3 ==
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d132      	bne.n	800183c <Board1_isequal+0x146>
                              if (varargin_1_stateB2.sonar2 ==
 80017d6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
                                  varargin_2_stateB2.sonar2) {
 80017d8:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
                              if (varargin_1_stateB2.sonar2 ==
 80017dc:	429a      	cmp	r2, r3
 80017de:	d12a      	bne.n	8001836 <Board1_isequal+0x140>
                                if (varargin_1_stateB2.sonar1 ==
 80017e0:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
                                    varargin_2_stateB2.sonar1) {
 80017e2:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
                                if (varargin_1_stateB2.sonar1 ==
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d122      	bne.n	8001830 <Board1_isequal+0x13a>
                                  if (varargin_1_stateB2.gyroYaw ==
 80017ea:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
                                      varargin_2_stateB2.gyroYaw) {
 80017ee:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
                                  if (varargin_1_stateB2.gyroYaw ==
 80017f2:	eeb4 7a67 	vcmp.f32	s14, s15
 80017f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fa:	d116      	bne.n	800182a <Board1_isequal+0x134>
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 80017fc:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
                                            varargin_2_stateB2.acceleration_x) &&
 8001800:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001804:	eeb4 7a67 	vcmp.f32	s14, s15
 8001808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800180c:	d10a      	bne.n	8001824 <Board1_isequal+0x12e>
                                           (varargin_1_stateB2.acceleration_y ==
 800180e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
                                            varargin_2_stateB2.acceleration_y));
 8001812:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
                                            varargin_2_stateB2.acceleration_x) &&
 8001816:	eeb4 7a67 	vcmp.f32	s14, s15
 800181a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181e:	d101      	bne.n	8001824 <Board1_isequal+0x12e>
 8001820:	2301      	movs	r3, #1
 8001822:	e000      	b.n	8001826 <Board1_isequal+0x130>
 8001824:	2300      	movs	r3, #0
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 8001826:	75fb      	strb	r3, [r7, #23]
 8001828:	e025      	b.n	8001876 <Board1_isequal+0x180>
                                  } else {
                                    e_p = false;
 800182a:	2300      	movs	r3, #0
 800182c:	75fb      	strb	r3, [r7, #23]
 800182e:	e022      	b.n	8001876 <Board1_isequal+0x180>
                                  }
                                } else {
                                  e_p = false;
 8001830:	2300      	movs	r3, #0
 8001832:	75fb      	strb	r3, [r7, #23]
 8001834:	e01f      	b.n	8001876 <Board1_isequal+0x180>
                                }
                              } else {
                                e_p = false;
 8001836:	2300      	movs	r3, #0
 8001838:	75fb      	strb	r3, [r7, #23]
 800183a:	e01c      	b.n	8001876 <Board1_isequal+0x180>
                              }
                            } else {
                              e_p = false;
 800183c:	2300      	movs	r3, #0
 800183e:	75fb      	strb	r3, [r7, #23]
 8001840:	e019      	b.n	8001876 <Board1_isequal+0x180>
                            }
                          } else {
                            e_p = false;
 8001842:	2300      	movs	r3, #0
 8001844:	75fb      	strb	r3, [r7, #23]
 8001846:	e016      	b.n	8001876 <Board1_isequal+0x180>
                          }
                        } else {
                          e_p = false;
 8001848:	2300      	movs	r3, #0
 800184a:	75fb      	strb	r3, [r7, #23]
 800184c:	e013      	b.n	8001876 <Board1_isequal+0x180>
                        }
                      } else {
                        e_p = false;
 800184e:	2300      	movs	r3, #0
 8001850:	75fb      	strb	r3, [r7, #23]
 8001852:	e010      	b.n	8001876 <Board1_isequal+0x180>
                      }
                    } else {
                      e_p = false;
 8001854:	2300      	movs	r3, #0
 8001856:	75fb      	strb	r3, [r7, #23]
 8001858:	e00d      	b.n	8001876 <Board1_isequal+0x180>
                    }
                  } else {
                    e_p = false;
 800185a:	2300      	movs	r3, #0
 800185c:	75fb      	strb	r3, [r7, #23]
 800185e:	e00a      	b.n	8001876 <Board1_isequal+0x180>
                  }
                } else {
                  e_p = false;
 8001860:	2300      	movs	r3, #0
 8001862:	75fb      	strb	r3, [r7, #23]
 8001864:	e007      	b.n	8001876 <Board1_isequal+0x180>
                }
              } else {
                e_p = false;
 8001866:	2300      	movs	r3, #0
 8001868:	75fb      	strb	r3, [r7, #23]
 800186a:	e004      	b.n	8001876 <Board1_isequal+0x180>
              }
            } else {
              e_p = false;
 800186c:	2300      	movs	r3, #0
 800186e:	75fb      	strb	r3, [r7, #23]
 8001870:	e001      	b.n	8001876 <Board1_isequal+0x180>
            }
          } else {
            e_p = false;
 8001872:	2300      	movs	r3, #0
 8001874:	75fb      	strb	r3, [r7, #23]
          }

          if (e_p) {
 8001876:	7dfb      	ldrb	r3, [r7, #23]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d03a      	beq.n	80018f2 <Board1_isequal+0x1fc>
            if (varargin_1_stateB1_velocity_BB == varargin_2_stateB1.velocity_BB)
 800187c:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 8001880:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001884:	429a      	cmp	r2, r3
 8001886:	d131      	bne.n	80018ec <Board1_isequal+0x1f6>
            {
              if (varargin_1_stateB1_velocity_BA ==
                  varargin_2_stateB1.velocity_BA) {
 8001888:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
              if (varargin_1_stateB1_velocity_BA ==
 800188c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001890:	429a      	cmp	r2, r3
 8001892:	d128      	bne.n	80018e6 <Board1_isequal+0x1f0>
                if (varargin_1_stateB1_velocity_FB ==
                    varargin_2_stateB1.velocity_FB) {
 8001894:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
                if (varargin_1_stateB1_velocity_FB ==
 8001898:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800189c:	429a      	cmp	r2, r3
 800189e:	d11f      	bne.n	80018e0 <Board1_isequal+0x1ea>
                  if (varargin_1_stateB1_velocity_FA ==
                      varargin_2_stateB1.velocity_FA) {
 80018a0:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	@ 0x60
                  if (varargin_1_stateB1_velocity_FA ==
 80018a4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d116      	bne.n	80018da <Board1_isequal+0x1e4>
                    e_p = ((varargin_1_stateB1_temperature ==
                            varargin_2_stateB1.temperature) &&
 80018ac:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80018b0:	ed97 7a02 	vldr	s14, [r7, #8]
 80018b4:	eeb4 7a67 	vcmp.f32	s14, s15
 80018b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018bc:	d10a      	bne.n	80018d4 <Board1_isequal+0x1de>
                           (varargin_1_stateB1_battery_volt ==
                            varargin_2_stateB1.battery_voltage));
 80018be:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
                            varargin_2_stateB1.temperature) &&
 80018c2:	ed97 7a03 	vldr	s14, [r7, #12]
 80018c6:	eeb4 7a67 	vcmp.f32	s14, s15
 80018ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ce:	d101      	bne.n	80018d4 <Board1_isequal+0x1de>
 80018d0:	2301      	movs	r3, #1
 80018d2:	e000      	b.n	80018d6 <Board1_isequal+0x1e0>
 80018d4:	2300      	movs	r3, #0
                    e_p = ((varargin_1_stateB1_temperature ==
 80018d6:	75fb      	strb	r3, [r7, #23]
 80018d8:	e019      	b.n	800190e <Board1_isequal+0x218>
                  } else {
                    e_p = false;
 80018da:	2300      	movs	r3, #0
 80018dc:	75fb      	strb	r3, [r7, #23]
 80018de:	e016      	b.n	800190e <Board1_isequal+0x218>
                  }
                } else {
                  e_p = false;
 80018e0:	2300      	movs	r3, #0
 80018e2:	75fb      	strb	r3, [r7, #23]
 80018e4:	e013      	b.n	800190e <Board1_isequal+0x218>
                }
              } else {
                e_p = false;
 80018e6:	2300      	movs	r3, #0
 80018e8:	75fb      	strb	r3, [r7, #23]
 80018ea:	e010      	b.n	800190e <Board1_isequal+0x218>
              }
            } else {
              e_p = false;
 80018ec:	2300      	movs	r3, #0
 80018ee:	75fb      	strb	r3, [r7, #23]
 80018f0:	e00d      	b.n	800190e <Board1_isequal+0x218>
            }
          } else {
            e_p = false;
 80018f2:	2300      	movs	r3, #0
 80018f4:	75fb      	strb	r3, [r7, #23]
 80018f6:	e00a      	b.n	800190e <Board1_isequal+0x218>
          }
        } else {
          e_p = false;
 80018f8:	2300      	movs	r3, #0
 80018fa:	75fb      	strb	r3, [r7, #23]
 80018fc:	e007      	b.n	800190e <Board1_isequal+0x218>
        }
      } else {
        e_p = false;
 80018fe:	2300      	movs	r3, #0
 8001900:	75fb      	strb	r3, [r7, #23]
 8001902:	e004      	b.n	800190e <Board1_isequal+0x218>
      }
    } else {
      e_p = false;
 8001904:	2300      	movs	r3, #0
 8001906:	75fb      	strb	r3, [r7, #23]
 8001908:	e001      	b.n	800190e <Board1_isequal+0x218>
    }
  } else {
    e_p = false;
 800190a:	2300      	movs	r3, #0
 800190c:	75fb      	strb	r3, [r7, #23]
  }

  if (e_p) {
 800190e:	7dfb      	ldrb	r3, [r7, #23]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <Board1_isequal+0x222>
    p = true;
 8001914:	2301      	movs	r3, #1
 8001916:	75bb      	strb	r3, [r7, #22]
  }

  return p;
 8001918:	7dbb      	ldrb	r3, [r7, #22]
}
 800191a:	4618      	mov	r0, r3
 800191c:	371c      	adds	r7, #28
 800191e:	46bd      	mov	sp, r7
 8001920:	bd90      	pop	{r4, r7, pc}
	...

08001924 <Board1_Wait_Decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Decision(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  UART_Wait_Decision(&Board1_DW.receivedDecisionPacket);
 8001928:	4802      	ldr	r0, [pc, #8]	@ (8001934 <Board1_Wait_Decision+0x10>)
 800192a:	f004 fa1f 	bl	8005d6c <UART_Wait_Decision>
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	200002b4 	.word	0x200002b4

08001938 <Global_Local_state_transmitted>:

/* Function for Chart: '<Root>/Board1' */
static void Global_Local_state_transmitted(void)
{
 8001938:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800193c:	b0a3      	sub	sp, #140	@ 0x8c
 800193e:	af1c      	add	r7, sp, #112	@ 0x70
  boolean_T b;
  b = Board1_isMTalkhigh();
 8001940:	f7ff fc72 	bl	8001228 <Board1_isMTalkhigh>
 8001944:	4603      	mov	r3, r0
 8001946:	75fb      	strb	r3, [r7, #23]
  if (b) {
 8001948:	7dfb      	ldrb	r3, [r7, #23]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d07d      	beq.n	8001a4a <Global_Local_state_transmitted+0x112>
    if (Board1_isequal(Board1_DW.global_state.stateB1.battery_voltage,
 800194e:	4b5b      	ldr	r3, [pc, #364]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001950:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001954:	4b59      	ldr	r3, [pc, #356]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001956:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 800195a:	4b58      	ldr	r3, [pc, #352]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 800195c:	f9b3 c040 	ldrsh.w	ip, [r3, #64]	@ 0x40
 8001960:	4b56      	ldr	r3, [pc, #344]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001962:	f9b3 e042 	ldrsh.w	lr, [r3, #66]	@ 0x42
 8001966:	4b55      	ldr	r3, [pc, #340]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001968:	f9b3 8044 	ldrsh.w	r8, [r3, #68]	@ 0x44
 800196c:	4b53      	ldr	r3, [pc, #332]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 800196e:	f9b3 9046 	ldrsh.w	r9, [r3, #70]	@ 0x46
 8001972:	4b52      	ldr	r3, [pc, #328]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001974:	f893 6068 	ldrb.w	r6, [r3, #104]	@ 0x68
 8001978:	4b50      	ldr	r3, [pc, #320]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 800197a:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	4b4e      	ldr	r3, [pc, #312]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001982:	f893 206a 	ldrb.w	r2, [r3, #106]	@ 0x6a
 8001986:	60ba      	str	r2, [r7, #8]
 8001988:	4b4c      	ldr	r3, [pc, #304]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 800198a:	f893 106b 	ldrb.w	r1, [r3, #107]	@ 0x6b
 800198e:	6079      	str	r1, [r7, #4]
 8001990:	4b4a      	ldr	r3, [pc, #296]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001992:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001996:	4a49      	ldr	r2, [pc, #292]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001998:	f892 2031 	ldrb.w	r2, [r2, #49]	@ 0x31
 800199c:	4947      	ldr	r1, [pc, #284]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 800199e:	f891 1032 	ldrb.w	r1, [r1, #50]	@ 0x32
 80019a2:	4846      	ldr	r0, [pc, #280]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 80019a4:	f890 0033 	ldrb.w	r0, [r0, #51]	@ 0x33
 80019a8:	901b      	str	r0, [sp, #108]	@ 0x6c
 80019aa:	911a      	str	r1, [sp, #104]	@ 0x68
 80019ac:	9219      	str	r2, [sp, #100]	@ 0x64
 80019ae:	9318      	str	r3, [sp, #96]	@ 0x60
 80019b0:	4b42      	ldr	r3, [pc, #264]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 80019b2:	ad10      	add	r5, sp, #64	@ 0x40
 80019b4:	f103 0410 	add.w	r4, r3, #16
 80019b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019bc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019c0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80019c4:	4b3d      	ldr	r3, [pc, #244]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 80019c6:	ac0c      	add	r4, sp, #48	@ 0x30
 80019c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80019ce:	6879      	ldr	r1, [r7, #4]
 80019d0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	920a      	str	r2, [sp, #40]	@ 0x28
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80019da:	9608      	str	r6, [sp, #32]
 80019dc:	4b37      	ldr	r3, [pc, #220]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 80019de:	466d      	mov	r5, sp
 80019e0:	f103 0448 	add.w	r4, r3, #72	@ 0x48
 80019e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019e8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019ec:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80019f0:	464b      	mov	r3, r9
 80019f2:	4642      	mov	r2, r8
 80019f4:	4671      	mov	r1, lr
 80019f6:	4660      	mov	r0, ip
 80019f8:	eef0 0a47 	vmov.f32	s1, s14
 80019fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001a00:	f7ff fe79 	bl	80016f6 <Board1_isequal>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d00e      	beq.n	8001a28 <Global_Local_state_transmitted+0xf0>
                       Board1_DW.receivedGlobalStatePacket.global_state.mov_obs,
                       Board1_DW.receivedGlobalStatePacket.global_state.spc_retro,
                       Board1_DW.receivedGlobalStatePacket.global_state.limit_vel,
                       Board1_DW.receivedGlobalStatePacket.global_state.obs_detection))
    {
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 8001a0a:	4b2c      	ldr	r3, [pc, #176]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001a0c:	2206      	movs	r2, #6
 8001a0e:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Wait_Decision();
 8001a12:	f7ff ff87 	bl	8001924 <Board1_Wait_Decision>
      Board1_resetSTalk();
 8001a16:	f7ff fc01 	bl	800121c <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8001a1a:	f7ff fbd8 	bl	80011ce <Board1_Get_Timestamp>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	4a26      	ldr	r2, [pc, #152]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001a22:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 8001a26:	e043      	b.n	8001ab0 <Global_Local_state_transmitted+0x178>
      Board1_exit_internal_Normal();
 8001a28:	f7ff fc8a 	bl	8001340 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 8001a2c:	f7ff fbbd 	bl	80011aa <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Single_Board;
 8001a30:	4b22      	ldr	r3, [pc, #136]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001a32:	2203      	movs	r2, #3
 8001a34:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_resetSTalk();
 8001a38:	f7ff fbf0 	bl	800121c <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 8001a3c:	4b1f      	ldr	r3, [pc, #124]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001a3e:	2201      	movs	r2, #1
 8001a40:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      Board1_stop_motors();
 8001a44:	f7ff fbfe 	bl	8001244 <Board1_stop_motors>
}
 8001a48:	e032      	b.n	8001ab0 <Global_Local_state_transmitted+0x178>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8001a4a:	4b1c      	ldr	r3, [pc, #112]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001a4c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001a50:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff fb9a 	bl	800118e <Board1_Check_Timeout_Us>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	75fb      	strb	r3, [r7, #23]
    if (b) {
 8001a5e:	7dfb      	ldrb	r3, [r7, #23]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d025      	beq.n	8001ab0 <Global_Local_state_transmitted+0x178>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8001a64:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001a66:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d110      	bne.n	8001a90 <Global_Local_state_transmitted+0x158>
        Board1_DW.retransmitted = 1U;
 8001a6e:	4b13      	ldr	r3, [pc, #76]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001a70:	2201      	movs	r2, #1
 8001a72:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
 8001a76:	4b11      	ldr	r3, [pc, #68]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001a78:	220c      	movs	r2, #12
 8001a7a:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_Send_Global_State();
 8001a7e:	f7ff fe19 	bl	80016b4 <Board1_Send_Global_State>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8001a82:	f7ff fba4 	bl	80011ce <Board1_Get_Timestamp>
 8001a86:	4603      	mov	r3, r0
 8001a88:	4a0c      	ldr	r2, [pc, #48]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001a8a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8001a8e:	e00f      	b.n	8001ab0 <Global_Local_state_transmitted+0x178>
        Board1_stop_motors();
 8001a90:	f7ff fbd8 	bl	8001244 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8001a94:	f7ff fc54 	bl	8001340 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8001a98:	f7ff fb87 	bl	80011aa <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8001a9c:	4b07      	ldr	r3, [pc, #28]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 8001aa4:	f7ff fb87 	bl	80011b6 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8001aa8:	4b04      	ldr	r3, [pc, #16]	@ (8001abc <Global_Local_state_transmitted+0x184>)
 8001aaa:	2202      	movs	r2, #2
 8001aac:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 8001ab0:	bf00      	nop
 8001ab2:	371c      	adds	r7, #28
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001aba:	bf00      	nop
 8001abc:	20000248 	.word	0x20000248

08001ac0 <Board1_Send_Local_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Local_State(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  UART_Send_Local_State(&Board1_DW.state);
 8001ac4:	4802      	ldr	r0, [pc, #8]	@ (8001ad0 <Board1_Send_Local_State+0x10>)
 8001ac6:	f004 f88d 	bl	8005be4 <UART_Send_Local_State>
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	2000030c 	.word	0x2000030c

08001ad4 <Board1_Wait_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Global_State(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  UART_Wait_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 8001ad8:	4802      	ldr	r0, [pc, #8]	@ (8001ae4 <Board1_Wait_Global_State+0x10>)
 8001ada:	f004 f935 	bl	8005d48 <UART_Wait_GlobalState>
}
 8001ade:	bf00      	nop
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	20000248 	.word	0x20000248

08001ae8 <Board_Verify_Decision_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board_Verify_Decision_Integrity(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  return CRC_Check_Decision(&Board1_DW.receivedDecisionPacket);
 8001aec:	4802      	ldr	r0, [pc, #8]	@ (8001af8 <Board_Verify_Decision_Integrity+0x10>)
 8001aee:	f004 f9d7 	bl	8005ea0 <CRC_Check_Decision>
 8001af2:	4603      	mov	r3, r0
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	200002b4 	.word	0x200002b4

08001afc <Board1_Critical_Voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Critical_Voltage(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  return Board1_DW.global_state.stateB1.battery_voltage <=
 8001b00:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <Board1_Critical_Voltage+0x28>)
 8001b02:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001b06:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8001b0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b12:	bf94      	ite	ls
 8001b14:	2301      	movls	r3, #1
 8001b16:	2300      	movhi	r3, #0
 8001b18:	b2db      	uxtb	r3, r3
    Board1_CRITICAL_VOLTAGE;
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	20000248 	.word	0x20000248

08001b28 <Board1_Is_Rover_Stationary>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rover_Stationary(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board1_DW.global_state.stateB1.velocity_FA == 0);
 8001b2e:	4b23      	ldr	r3, [pc, #140]	@ (8001bbc <Board1_Is_Rover_Stationary+0x94>)
 8001b30:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	bf0c      	ite	eq
 8001b38:	2301      	moveq	r3, #1
 8001b3a:	2300      	movne	r3, #0
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	713b      	strb	r3, [r7, #4]
  x[1] = (Board1_DW.global_state.stateB1.velocity_FB == 0);
 8001b40:	4b1e      	ldr	r3, [pc, #120]	@ (8001bbc <Board1_Is_Rover_Stationary+0x94>)
 8001b42:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	bf0c      	ite	eq
 8001b4a:	2301      	moveq	r3, #1
 8001b4c:	2300      	movne	r3, #0
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	717b      	strb	r3, [r7, #5]
  x[2] = (Board1_DW.global_state.stateB1.velocity_BA == 0);
 8001b52:	4b1a      	ldr	r3, [pc, #104]	@ (8001bbc <Board1_Is_Rover_Stationary+0x94>)
 8001b54:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	bf0c      	ite	eq
 8001b5c:	2301      	moveq	r3, #1
 8001b5e:	2300      	movne	r3, #0
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board1_DW.global_state.stateB1.velocity_BB == 0);
 8001b64:	4b15      	ldr	r3, [pc, #84]	@ (8001bbc <Board1_Is_Rover_Stationary+0x94>)
 8001b66:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	bf0c      	ite	eq
 8001b6e:	2301      	moveq	r3, #1
 8001b70:	2300      	movne	r3, #0
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	71fb      	strb	r3, [r7, #7]
  y = true;
 8001b76:	2301      	movs	r3, #1
 8001b78:	72bb      	strb	r3, [r7, #10]
  k = 0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 8001b82:	e00d      	b.n	8001ba0 <Board1_Is_Rover_Stationary+0x78>
    if (!x[k]) {
 8001b84:	1d3a      	adds	r2, r7, #4
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	4413      	add	r3, r2
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d104      	bne.n	8001b9a <Board1_Is_Rover_Stationary+0x72>
      y = false;
 8001b90:	2300      	movs	r3, #0
 8001b92:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 8001b94:	2301      	movs	r3, #1
 8001b96:	72fb      	strb	r3, [r7, #11]
 8001b98:	e002      	b.n	8001ba0 <Board1_Is_Rover_Stationary+0x78>
    } else {
      k++;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 8001ba0:	7afb      	ldrb	r3, [r7, #11]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d102      	bne.n	8001bac <Board1_Is_Rover_Stationary+0x84>
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	2b03      	cmp	r3, #3
 8001baa:	ddeb      	ble.n	8001b84 <Board1_Is_Rover_Stationary+0x5c>
    }
  }

  return y;
 8001bac:	7abb      	ldrb	r3, [r7, #10]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3714      	adds	r7, #20
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	20000248 	.word	0x20000248

08001bc0 <Board1_Emergency_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Emergency_B_Pressed(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf8 <Board1_Emergency_B_Pressed+0x38>)
 8001bc6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board1_DW.global_state.stateB2.button4 &&
 8001bca:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d10b      	bne.n	8001bea <Board1_Emergency_B_Pressed+0x2a>
 8001bd2:	4b09      	ldr	r3, [pc, #36]	@ (8001bf8 <Board1_Emergency_B_Pressed+0x38>)
 8001bd4:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d006      	beq.n	8001bea <Board1_Emergency_B_Pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8001bdc:	4b06      	ldr	r3, [pc, #24]	@ (8001bf8 <Board1_Emergency_B_Pressed+0x38>)
 8001bde:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board1_DW.global_state.stateB2.button4 &&
 8001be2:	2b05      	cmp	r3, #5
 8001be4:	d901      	bls.n	8001bea <Board1_Emergency_B_Pressed+0x2a>
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <Board1_Emergency_B_Pressed+0x2c>
 8001bea:	2300      	movs	r3, #0
 8001bec:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	20000248 	.word	0x20000248

08001bfc <Board1_Turn_Left>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Left(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = -20.0F;
 8001c00:	4b0a      	ldr	r3, [pc, #40]	@ (8001c2c <Board1_Turn_Left+0x30>)
 8001c02:	4a0b      	ldr	r2, [pc, #44]	@ (8001c30 <Board1_Turn_Left+0x34>)
 8001c04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = Board1_TURN_RPM;
 8001c08:	4b08      	ldr	r3, [pc, #32]	@ (8001c2c <Board1_Turn_Left+0x30>)
 8001c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c34 <Board1_Turn_Left+0x38>)
 8001c0c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = -20.0F;
 8001c10:	4b06      	ldr	r3, [pc, #24]	@ (8001c2c <Board1_Turn_Left+0x30>)
 8001c12:	4a07      	ldr	r2, [pc, #28]	@ (8001c30 <Board1_Turn_Left+0x34>)
 8001c14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = Board1_TURN_RPM;
 8001c18:	4b04      	ldr	r3, [pc, #16]	@ (8001c2c <Board1_Turn_Left+0x30>)
 8001c1a:	4a06      	ldr	r2, [pc, #24]	@ (8001c34 <Board1_Turn_Left+0x38>)
 8001c1c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	20000248 	.word	0x20000248
 8001c30:	c1a00000 	.word	0xc1a00000
 8001c34:	41a00000 	.word	0x41a00000

08001c38 <Board1_Turn_Right>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Right(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_RPM;
 8001c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c68 <Board1_Turn_Right+0x30>)
 8001c3e:	4a0b      	ldr	r2, [pc, #44]	@ (8001c6c <Board1_Turn_Right+0x34>)
 8001c40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -20.0F;
 8001c44:	4b08      	ldr	r3, [pc, #32]	@ (8001c68 <Board1_Turn_Right+0x30>)
 8001c46:	4a0a      	ldr	r2, [pc, #40]	@ (8001c70 <Board1_Turn_Right+0x38>)
 8001c48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_RPM;
 8001c4c:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <Board1_Turn_Right+0x30>)
 8001c4e:	4a07      	ldr	r2, [pc, #28]	@ (8001c6c <Board1_Turn_Right+0x34>)
 8001c50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -20.0F;
 8001c54:	4b04      	ldr	r3, [pc, #16]	@ (8001c68 <Board1_Turn_Right+0x30>)
 8001c56:	4a06      	ldr	r2, [pc, #24]	@ (8001c70 <Board1_Turn_Right+0x38>)
 8001c58:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	20000248 	.word	0x20000248
 8001c6c:	41a00000 	.word	0x41a00000
 8001c70:	c1a00000 	.word	0xc1a00000

08001c74 <Board1_Update_Angle>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Angle(real32_T yaw)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	ed87 0a01 	vstr	s0, [r7, #4]
  Board1_DW.angle += (yaw + Board1_DW.prevYaw) * 0.5F * Board1_PERIOD;
 8001c7e:	4b10      	ldr	r3, [pc, #64]	@ (8001cc0 <Board1_Update_Angle+0x4c>)
 8001c80:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 8001c84:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc0 <Board1_Update_Angle+0x4c>)
 8001c86:	edd3 6a36 	vldr	s13, [r3, #216]	@ 0xd8
 8001c8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001c92:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001c96:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c9a:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001cc4 <Board1_Update_Angle+0x50>
 8001c9e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ca2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ca6:	4b06      	ldr	r3, [pc, #24]	@ (8001cc0 <Board1_Update_Angle+0x4c>)
 8001ca8:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
  Board1_DW.prevYaw = yaw;
 8001cac:	4a04      	ldr	r2, [pc, #16]	@ (8001cc0 <Board1_Update_Angle+0x4c>)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
}
 8001cb4:	bf00      	nop
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	20000248 	.word	0x20000248
 8001cc4:	3d75c28f 	.word	0x3d75c28f

08001cc8 <Board1_Stop_Motors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Stop_Motors(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = 0.0F;
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d00 <Board1_Stop_Motors+0x38>)
 8001cce:	f04f 0200 	mov.w	r2, #0
 8001cd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = 0.0F;
 8001cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8001d00 <Board1_Stop_Motors+0x38>)
 8001cd8:	f04f 0200 	mov.w	r2, #0
 8001cdc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = 0.0F;
 8001ce0:	4b07      	ldr	r3, [pc, #28]	@ (8001d00 <Board1_Stop_Motors+0x38>)
 8001ce2:	f04f 0200 	mov.w	r2, #0
 8001ce6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = 0.0F;
 8001cea:	4b05      	ldr	r3, [pc, #20]	@ (8001d00 <Board1_Stop_Motors+0x38>)
 8001cec:	f04f 0200 	mov.w	r2, #0
 8001cf0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	20000248 	.word	0x20000248

08001d04 <Board1_Emergency_sonar_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Emergency_sonar_routine(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8001d0a:	f7ff ff59 	bl	8001bc0 <Board1_Emergency_B_Pressed>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001d12:	79fb      	ldrb	r3, [r7, #7]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d012      	beq.n	8001d3e <Board1_Emergency_sonar_routine+0x3a>
    Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001d18:	4b78      	ldr	r3, [pc, #480]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
    Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8001d20:	4b76      	ldr	r3, [pc, #472]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d22:	2202      	movs	r2, #2
 8001d24:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8001d28:	4b74      	ldr	r3, [pc, #464]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    Board1_Stop_Motors();
 8001d30:	f7ff ffca 	bl	8001cc8 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8001d34:	4b71      	ldr	r3, [pc, #452]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d36:	2202      	movs	r2, #2
 8001d38:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
      }
      break;
    }
  }
}
 8001d3c:	e0da      	b.n	8001ef4 <Board1_Emergency_sonar_routine+0x1f0>
    switch (Board1_DW.is_Emergency_sonar_routine) {
 8001d3e:	4b6f      	ldr	r3, [pc, #444]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d40:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8001d44:	3b01      	subs	r3, #1
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	f200 80d4 	bhi.w	8001ef4 <Board1_Emergency_sonar_routine+0x1f0>
 8001d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8001d54 <Board1_Emergency_sonar_routine+0x50>)
 8001d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d52:	bf00      	nop
 8001d54:	08001d69 	.word	0x08001d69
 8001d58:	08001ddf 	.word	0x08001ddf
 8001d5c:	08001df1 	.word	0x08001df1
 8001d60:	08001e03 	.word	0x08001e03
 8001d64:	08001e77 	.word	0x08001e77
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001d68:	4b64      	ldr	r3, [pc, #400]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d6a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001d6e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d104      	bne.n	8001d80 <Board1_Emergency_sonar_routine+0x7c>
        b = Board1_Is_Rover_Stationary();
 8001d76:	f7ff fed7 	bl	8001b28 <Board1_Is_Rover_Stationary>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	71fb      	strb	r3, [r7, #7]
 8001d7e:	e001      	b.n	8001d84 <Board1_Emergency_sonar_routine+0x80>
        b = false;
 8001d80:	2300      	movs	r3, #0
 8001d82:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8001d84:	79fb      	ldrb	r3, [r7, #7]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	f000 80af 	beq.w	8001eea <Board1_Emergency_sonar_routine+0x1e6>
        if (Board1_DW.global_state.stateB2.sonar3 > Board1_IMM_DISTANCE) {
 8001d8c:	4b5b      	ldr	r3, [pc, #364]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d8e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8001d92:	2b46      	cmp	r3, #70	@ 0x46
 8001d94:	d90a      	bls.n	8001dac <Board1_Emergency_sonar_routine+0xa8>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right;
 8001d96:	4b59      	ldr	r3, [pc, #356]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d98:	2205      	movs	r2, #5
 8001d9a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_Turn_Right();
 8001d9e:	f7ff ff4b 	bl	8001c38 <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 8001da2:	4b56      	ldr	r3, [pc, #344]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001daa:	e09e      	b.n	8001eea <Board1_Emergency_sonar_routine+0x1e6>
        } else if (Board1_DW.global_state.stateB2.sonar1 > Board1_IMM_DISTANCE)
 8001dac:	4b53      	ldr	r3, [pc, #332]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001dae:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001db2:	2b46      	cmp	r3, #70	@ 0x46
 8001db4:	d90a      	bls.n	8001dcc <Board1_Emergency_sonar_routine+0xc8>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 8001db6:	4b51      	ldr	r3, [pc, #324]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001db8:	2204      	movs	r2, #4
 8001dba:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_Turn_Left();
 8001dbe:	f7ff ff1d 	bl	8001bfc <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 8001dc2:	4b4e      	ldr	r3, [pc, #312]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001dca:	e08e      	b.n	8001eea <Board1_Emergency_sonar_routine+0x1e6>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001dcc:	4b4b      	ldr	r3, [pc, #300]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8001dd4:	4b49      	ldr	r3, [pc, #292]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001dd6:	2208      	movs	r2, #8
 8001dd8:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 8001ddc:	e085      	b.n	8001eea <Board1_Emergency_sonar_routine+0x1e6>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001dde:	4b47      	ldr	r3, [pc, #284]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8001de6:	4b45      	ldr	r3, [pc, #276]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001de8:	2208      	movs	r2, #8
 8001dea:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 8001dee:	e081      	b.n	8001ef4 <Board1_Emergency_sonar_routine+0x1f0>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001df0:	4b42      	ldr	r3, [pc, #264]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8001df8:	4b40      	ldr	r3, [pc, #256]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001dfa:	2208      	movs	r2, #8
 8001dfc:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 8001e00:	e078      	b.n	8001ef4 <Board1_Emergency_sonar_routine+0x1f0>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001e02:	4b3e      	ldr	r3, [pc, #248]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e04:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001e08:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d16e      	bne.n	8001eee <Board1_Emergency_sonar_routine+0x1ea>
        Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8001e10:	4b3a      	ldr	r3, [pc, #232]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e12:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001e16:	eeb0 0a67 	vmov.f32	s0, s15
 8001e1a:	f7ff ff2b 	bl	8001c74 <Board1_Update_Angle>
        if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8001e1e:	4b37      	ldr	r3, [pc, #220]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e20:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001e24:	eef0 7ae7 	vabs.f32	s15, s15
 8001e28:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001f00 <Board1_Emergency_sonar_routine+0x1fc>
 8001e2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e34:	db14      	blt.n	8001e60 <Board1_Emergency_sonar_routine+0x15c>
          Board1_DW.angle = 0.0F;
 8001e36:	4b31      	ldr	r3, [pc, #196]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e38:	f04f 0200 	mov.w	r2, #0
 8001e3c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8001e40:	4b2e      	ldr	r3, [pc, #184]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_left_rotation;
 8001e4a:	4b2c      	ldr	r3, [pc, #176]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e4c:	2202      	movs	r2, #2
 8001e4e:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_Stop_Motors();
 8001e52:	f7ff ff39 	bl	8001cc8 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 8001e56:	4b29      	ldr	r3, [pc, #164]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e5e:	e046      	b.n	8001eee <Board1_Emergency_sonar_routine+0x1ea>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 8001e60:	4b26      	ldr	r3, [pc, #152]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e62:	2204      	movs	r2, #4
 8001e64:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_Turn_Left();
 8001e68:	f7ff fec8 	bl	8001bfc <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 8001e6c:	4b23      	ldr	r3, [pc, #140]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e74:	e03b      	b.n	8001eee <Board1_Emergency_sonar_routine+0x1ea>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001e76:	4b21      	ldr	r3, [pc, #132]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e78:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001e7c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d136      	bne.n	8001ef2 <Board1_Emergency_sonar_routine+0x1ee>
        Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8001e84:	4b1d      	ldr	r3, [pc, #116]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e86:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001e8a:	eeb0 0a67 	vmov.f32	s0, s15
 8001e8e:	f7ff fef1 	bl	8001c74 <Board1_Update_Angle>
        if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8001e92:	4b1a      	ldr	r3, [pc, #104]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e94:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001e98:	eef0 7ae7 	vabs.f32	s15, s15
 8001e9c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001f00 <Board1_Emergency_sonar_routine+0x1fc>
 8001ea0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea8:	db14      	blt.n	8001ed4 <Board1_Emergency_sonar_routine+0x1d0>
          Board1_DW.angle = 0.0F;
 8001eaa:	4b14      	ldr	r3, [pc, #80]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001eac:	f04f 0200 	mov.w	r2, #0
 8001eb0:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8001eb4:	4b11      	ldr	r3, [pc, #68]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_right_rotation;
 8001ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001ec0:	2203      	movs	r2, #3
 8001ec2:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_Stop_Motors();
 8001ec6:	f7ff feff 	bl	8001cc8 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 8001eca:	4b0c      	ldr	r3, [pc, #48]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001ed2:	e00e      	b.n	8001ef2 <Board1_Emergency_sonar_routine+0x1ee>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right;
 8001ed4:	4b09      	ldr	r3, [pc, #36]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001ed6:	2205      	movs	r2, #5
 8001ed8:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_Turn_Right();
 8001edc:	f7ff feac 	bl	8001c38 <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 8001ee0:	4b06      	ldr	r3, [pc, #24]	@ (8001efc <Board1_Emergency_sonar_routine+0x1f8>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001ee8:	e003      	b.n	8001ef2 <Board1_Emergency_sonar_routine+0x1ee>
      break;
 8001eea:	bf00      	nop
 8001eec:	e002      	b.n	8001ef4 <Board1_Emergency_sonar_routine+0x1f0>
      break;
 8001eee:	bf00      	nop
 8001ef0:	e000      	b.n	8001ef4 <Board1_Emergency_sonar_routine+0x1f0>
      break;
 8001ef2:	bf00      	nop
}
 8001ef4:	bf00      	nop
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	20000248 	.word	0x20000248
 8001f00:	42340000 	.word	0x42340000

08001f04 <Board1_Stop_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stop_B_Pressed(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001f08:	4b0c      	ldr	r3, [pc, #48]	@ (8001f3c <Board1_Stop_B_Pressed+0x38>)
 8001f0a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board1_DW.global_state.stateB2.button3 &&
 8001f0e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d10b      	bne.n	8001f2e <Board1_Stop_B_Pressed+0x2a>
 8001f16:	4b09      	ldr	r3, [pc, #36]	@ (8001f3c <Board1_Stop_B_Pressed+0x38>)
 8001f18:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d006      	beq.n	8001f2e <Board1_Stop_B_Pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8001f20:	4b06      	ldr	r3, [pc, #24]	@ (8001f3c <Board1_Stop_B_Pressed+0x38>)
 8001f22:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board1_DW.global_state.stateB2.button3 &&
 8001f26:	2b05      	cmp	r3, #5
 8001f28:	d901      	bls.n	8001f2e <Board1_Stop_B_Pressed+0x2a>
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <Board1_Stop_B_Pressed+0x2c>
 8001f2e:	2300      	movs	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr
 8001f3c:	20000248 	.word	0x20000248

08001f40 <Board1_Near_Obstacle>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Near_Obstacle(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001f44:	4b11      	ldr	r3, [pc, #68]	@ (8001f8c <Board1_Near_Obstacle+0x4c>)
 8001f46:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
     (Board1_DW.global_state.stateB2.sonar3 <= Board1_IMM_DISTANCE)) &&
 8001f4a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d115      	bne.n	8001f7e <Board1_Near_Obstacle+0x3e>
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
 8001f52:	4b0e      	ldr	r3, [pc, #56]	@ (8001f8c <Board1_Near_Obstacle+0x4c>)
 8001f54:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001f58:	2b46      	cmp	r3, #70	@ 0x46
 8001f5a:	d909      	bls.n	8001f70 <Board1_Near_Obstacle+0x30>
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f8c <Board1_Near_Obstacle+0x4c>)
 8001f5e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
 8001f62:	2b46      	cmp	r3, #70	@ 0x46
 8001f64:	d904      	bls.n	8001f70 <Board1_Near_Obstacle+0x30>
     (Board1_DW.global_state.stateB2.sonar3 <= Board1_IMM_DISTANCE)) &&
 8001f66:	4b09      	ldr	r3, [pc, #36]	@ (8001f8c <Board1_Near_Obstacle+0x4c>)
 8001f68:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
 8001f6c:	2b46      	cmp	r3, #70	@ 0x46
 8001f6e:	d806      	bhi.n	8001f7e <Board1_Near_Obstacle+0x3e>
    Board1_DW.global_state.obs_detection;
 8001f70:	4b06      	ldr	r3, [pc, #24]	@ (8001f8c <Board1_Near_Obstacle+0x4c>)
 8001f72:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
     (Board1_DW.global_state.stateB2.sonar3 <= Board1_IMM_DISTANCE)) &&
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <Board1_Near_Obstacle+0x3e>
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e000      	b.n	8001f80 <Board1_Near_Obstacle+0x40>
 8001f7e:	2300      	movs	r3, #0
 8001f80:	b2db      	uxtb	r3, r3
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	20000248 	.word	0x20000248

08001f90 <Moving_obstacle_from_left_routi>:

/* Function for Chart: '<Root>/Board1' */
static void Moving_obstacle_from_left_routi(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8001f96:	f7ff fe13 	bl	8001bc0 <Board1_Emergency_B_Pressed>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d012      	beq.n	8001fca <Moving_obstacle_from_left_routi+0x3a>
    Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8001fa4:	4b61      	ldr	r3, [pc, #388]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8001fac:	4b5f      	ldr	r3, [pc, #380]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8001fae:	2202      	movs	r2, #2
 8001fb0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8001fb4:	4b5d      	ldr	r3, [pc, #372]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    Board1_Stop_Motors();
 8001fbc:	f7ff fe84 	bl	8001cc8 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8001fc0:	4b5a      	ldr	r3, [pc, #360]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 8001fc8:	e0ac      	b.n	8002124 <Moving_obstacle_from_left_routi+0x194>
    b = Board1_Stop_B_Pressed();
 8001fca:	f7ff ff9b 	bl	8001f04 <Board1_Stop_B_Pressed>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001fd2:	79fb      	ldrb	r3, [r7, #7]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d012      	beq.n	8001ffe <Moving_obstacle_from_left_routi+0x6e>
      Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8001fd8:	4b54      	ldr	r3, [pc, #336]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
      Board1_DW.is_Normal_voltage = Board1_IN_Stop_slow_routine;
 8001fe0:	4b52      	ldr	r3, [pc, #328]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8001fe2:	220a      	movs	r2, #10
 8001fe4:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8001fe8:	4b50      	ldr	r3, [pc, #320]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
      Board1_Stop_Motors();
 8001ff0:	f7ff fe6a 	bl	8001cc8 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = NORMAL;
 8001ff4:	4b4d      	ldr	r3, [pc, #308]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8001ffc:	e092      	b.n	8002124 <Moving_obstacle_from_left_routi+0x194>
      switch (Board1_DW.is_Moving_obstacle_from_left_ro) {
 8001ffe:	4b4b      	ldr	r3, [pc, #300]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8002000:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8002004:	2b03      	cmp	r3, #3
 8002006:	d050      	beq.n	80020aa <Moving_obstacle_from_left_routi+0x11a>
 8002008:	2b03      	cmp	r3, #3
 800200a:	f300 808b 	bgt.w	8002124 <Moving_obstacle_from_left_routi+0x194>
 800200e:	2b01      	cmp	r3, #1
 8002010:	d002      	beq.n	8002018 <Moving_obstacle_from_left_routi+0x88>
 8002012:	2b02      	cmp	r3, #2
 8002014:	d009      	beq.n	800202a <Moving_obstacle_from_left_routi+0x9a>
}
 8002016:	e085      	b.n	8002124 <Moving_obstacle_from_left_routi+0x194>
        Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8002018:	4b44      	ldr	r3, [pc, #272]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 800201a:	2200      	movs	r2, #0
 800201c:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
        Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002020:	4b42      	ldr	r3, [pc, #264]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8002022:	2208      	movs	r2, #8
 8002024:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002028:	e07c      	b.n	8002124 <Moving_obstacle_from_left_routi+0x194>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 800202a:	4b40      	ldr	r3, [pc, #256]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 800202c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002030:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002034:	4293      	cmp	r3, r2
 8002036:	d104      	bne.n	8002042 <Moving_obstacle_from_left_routi+0xb2>
          b = Board1_Is_Rover_Stationary();
 8002038:	f7ff fd76 	bl	8001b28 <Board1_Is_Rover_Stationary>
 800203c:	4603      	mov	r3, r0
 800203e:	71fb      	strb	r3, [r7, #7]
 8002040:	e001      	b.n	8002046 <Moving_obstacle_from_left_routi+0xb6>
          b = false;
 8002042:	2300      	movs	r3, #0
 8002044:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d00a      	beq.n	8002062 <Moving_obstacle_from_left_routi+0xd2>
          Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_Turn_left_h;
 800204c:	4b37      	ldr	r3, [pc, #220]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 800204e:	2203      	movs	r2, #3
 8002050:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
          Board1_Turn_Left();
 8002054:	f7ff fdd2 	bl	8001bfc <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 8002058:	4b34      	ldr	r3, [pc, #208]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 800205a:	2200      	movs	r2, #0
 800205c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002060:	e05d      	b.n	800211e <Moving_obstacle_from_left_routi+0x18e>
          b = Board1_Near_Obstacle();
 8002062:	f7ff ff6d 	bl	8001f40 <Board1_Near_Obstacle>
 8002066:	4603      	mov	r3, r0
 8002068:	71fb      	strb	r3, [r7, #7]
          if (b) {
 800206a:	79fb      	ldrb	r3, [r7, #7]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d056      	beq.n	800211e <Moving_obstacle_from_left_routi+0x18e>
            Board1_DW.is_Moving_obstacle_from_left_ro =
 8002070:	4b2e      	ldr	r3, [pc, #184]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8002072:	2200      	movs	r2, #0
 8002074:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
            Board1_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 8002078:	4b2c      	ldr	r3, [pc, #176]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 800207a:	2203      	movs	r2, #3
 800207c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.angle = 0.0F;
 8002080:	4b2a      	ldr	r3, [pc, #168]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8002082:	f04f 0200 	mov.w	r2, #0
 8002086:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 800208a:	4b28      	ldr	r3, [pc, #160]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 800208c:	f04f 0200 	mov.w	r2, #0
 8002090:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002094:	4b25      	ldr	r3, [pc, #148]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8002096:	2201      	movs	r2, #1
 8002098:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
            Board1_Stop_Motors();
 800209c:	f7ff fe14 	bl	8001cc8 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 80020a0:	4b22      	ldr	r3, [pc, #136]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 80020a2:	2202      	movs	r2, #2
 80020a4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80020a8:	e039      	b.n	800211e <Moving_obstacle_from_left_routi+0x18e>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 80020aa:	4b20      	ldr	r3, [pc, #128]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 80020ac:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80020b0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d134      	bne.n	8002122 <Moving_obstacle_from_left_routi+0x192>
          Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 80020b8:	4b1c      	ldr	r3, [pc, #112]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 80020ba:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80020be:	eeb0 0a67 	vmov.f32	s0, s15
 80020c2:	f7ff fdd7 	bl	8001c74 <Board1_Update_Angle>
          if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 80020c6:	4b19      	ldr	r3, [pc, #100]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 80020c8:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 80020cc:	eef0 7ae7 	vabs.f32	s15, s15
 80020d0:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002130 <Moving_obstacle_from_left_routi+0x1a0>
 80020d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020dc:	db14      	blt.n	8002108 <Moving_obstacle_from_left_routi+0x178>
            Board1_DW.angle = 0.0F;
 80020de:	4b13      	ldr	r3, [pc, #76]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 80020e0:	f04f 0200 	mov.w	r2, #0
 80020e4:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 80020e8:	4b10      	ldr	r3, [pc, #64]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 80020ea:	f04f 0200 	mov.w	r2, #0
 80020ee:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Moving_obstacle_from_left_ro =
 80020f2:	4b0e      	ldr	r3, [pc, #56]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 80020f4:	2201      	movs	r2, #1
 80020f6:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
            Board1_Stop_Motors();
 80020fa:	f7ff fde5 	bl	8001cc8 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NONE;
 80020fe:	4b0b      	ldr	r3, [pc, #44]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8002100:	2200      	movs	r2, #0
 8002102:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002106:	e00c      	b.n	8002122 <Moving_obstacle_from_left_routi+0x192>
            Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_Turn_left_h;
 8002108:	4b08      	ldr	r3, [pc, #32]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 800210a:	2203      	movs	r2, #3
 800210c:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
            Board1_Turn_Left();
 8002110:	f7ff fd74 	bl	8001bfc <Board1_Turn_Left>
            Board1_DW.decision.brk_mode = NONE;
 8002114:	4b05      	ldr	r3, [pc, #20]	@ (800212c <Moving_obstacle_from_left_routi+0x19c>)
 8002116:	2200      	movs	r2, #0
 8002118:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 800211c:	e001      	b.n	8002122 <Moving_obstacle_from_left_routi+0x192>
        break;
 800211e:	bf00      	nop
 8002120:	e000      	b.n	8002124 <Moving_obstacle_from_left_routi+0x194>
        break;
 8002122:	bf00      	nop
}
 8002124:	bf00      	nop
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20000248 	.word	0x20000248
 8002130:	42340000 	.word	0x42340000

08002134 <Moving_obstacle_from_right_rout>:

/* Function for Chart: '<Root>/Board1' */
static void Moving_obstacle_from_right_rout(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 800213a:	f7ff fd41 	bl	8001bc0 <Board1_Emergency_B_Pressed>
 800213e:	4603      	mov	r3, r0
 8002140:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d012      	beq.n	800216e <Moving_obstacle_from_right_rout+0x3a>
    Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002148:	4b61      	ldr	r3, [pc, #388]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 800214a:	2200      	movs	r2, #0
 800214c:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002150:	4b5f      	ldr	r3, [pc, #380]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 8002152:	2202      	movs	r2, #2
 8002154:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002158:	4b5d      	ldr	r3, [pc, #372]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 800215a:	2201      	movs	r2, #1
 800215c:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    Board1_Stop_Motors();
 8002160:	f7ff fdb2 	bl	8001cc8 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8002164:	4b5a      	ldr	r3, [pc, #360]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 8002166:	2202      	movs	r2, #2
 8002168:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 800216c:	e0ac      	b.n	80022c8 <Moving_obstacle_from_right_rout+0x194>
    b = Board1_Stop_B_Pressed();
 800216e:	f7ff fec9 	bl	8001f04 <Board1_Stop_B_Pressed>
 8002172:	4603      	mov	r3, r0
 8002174:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d012      	beq.n	80021a2 <Moving_obstacle_from_right_rout+0x6e>
      Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 800217c:	4b54      	ldr	r3, [pc, #336]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 800217e:	2200      	movs	r2, #0
 8002180:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      Board1_DW.is_Normal_voltage = Board1_IN_Stop_slow_routine;
 8002184:	4b52      	ldr	r3, [pc, #328]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 8002186:	220a      	movs	r2, #10
 8002188:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 800218c:	4b50      	ldr	r3, [pc, #320]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 800218e:	2201      	movs	r2, #1
 8002190:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
      Board1_Stop_Motors();
 8002194:	f7ff fd98 	bl	8001cc8 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = NORMAL;
 8002198:	4b4d      	ldr	r3, [pc, #308]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 800219a:	2201      	movs	r2, #1
 800219c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80021a0:	e092      	b.n	80022c8 <Moving_obstacle_from_right_rout+0x194>
      switch (Board1_DW.is_Moving_obstacle_from_right_r) {
 80021a2:	4b4b      	ldr	r3, [pc, #300]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 80021a4:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 80021a8:	2b03      	cmp	r3, #3
 80021aa:	d050      	beq.n	800224e <Moving_obstacle_from_right_rout+0x11a>
 80021ac:	2b03      	cmp	r3, #3
 80021ae:	f300 808b 	bgt.w	80022c8 <Moving_obstacle_from_right_rout+0x194>
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d002      	beq.n	80021bc <Moving_obstacle_from_right_rout+0x88>
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d009      	beq.n	80021ce <Moving_obstacle_from_right_rout+0x9a>
}
 80021ba:	e085      	b.n	80022c8 <Moving_obstacle_from_right_rout+0x194>
        Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 80021bc:	4b44      	ldr	r3, [pc, #272]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
        Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 80021c4:	4b42      	ldr	r3, [pc, #264]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 80021c6:	2208      	movs	r2, #8
 80021c8:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 80021cc:	e07c      	b.n	80022c8 <Moving_obstacle_from_right_rout+0x194>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 80021ce:	4b40      	ldr	r3, [pc, #256]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 80021d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80021d4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80021d8:	4293      	cmp	r3, r2
 80021da:	d104      	bne.n	80021e6 <Moving_obstacle_from_right_rout+0xb2>
          b = Board1_Is_Rover_Stationary();
 80021dc:	f7ff fca4 	bl	8001b28 <Board1_Is_Rover_Stationary>
 80021e0:	4603      	mov	r3, r0
 80021e2:	71fb      	strb	r3, [r7, #7]
 80021e4:	e001      	b.n	80021ea <Moving_obstacle_from_right_rout+0xb6>
          b = false;
 80021e6:	2300      	movs	r3, #0
 80021e8:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80021ea:	79fb      	ldrb	r3, [r7, #7]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d00a      	beq.n	8002206 <Moving_obstacle_from_right_rout+0xd2>
          Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_Turn_right_m;
 80021f0:	4b37      	ldr	r3, [pc, #220]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 80021f2:	2203      	movs	r2, #3
 80021f4:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
          Board1_Turn_Right();
 80021f8:	f7ff fd1e 	bl	8001c38 <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 80021fc:	4b34      	ldr	r3, [pc, #208]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002204:	e05d      	b.n	80022c2 <Moving_obstacle_from_right_rout+0x18e>
          b = Board1_Near_Obstacle();
 8002206:	f7ff fe9b 	bl	8001f40 <Board1_Near_Obstacle>
 800220a:	4603      	mov	r3, r0
 800220c:	71fb      	strb	r3, [r7, #7]
          if (b) {
 800220e:	79fb      	ldrb	r3, [r7, #7]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d056      	beq.n	80022c2 <Moving_obstacle_from_right_rout+0x18e>
            Board1_DW.is_Moving_obstacle_from_right_r =
 8002214:	4b2e      	ldr	r3, [pc, #184]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 8002216:	2200      	movs	r2, #0
 8002218:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
            Board1_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 800221c:	4b2c      	ldr	r3, [pc, #176]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 800221e:	2203      	movs	r2, #3
 8002220:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.angle = 0.0F;
 8002224:	4b2a      	ldr	r3, [pc, #168]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 8002226:	f04f 0200 	mov.w	r2, #0
 800222a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 800222e:	4b28      	ldr	r3, [pc, #160]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 8002230:	f04f 0200 	mov.w	r2, #0
 8002234:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002238:	4b25      	ldr	r3, [pc, #148]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
            Board1_Stop_Motors();
 8002240:	f7ff fd42 	bl	8001cc8 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 8002244:	4b22      	ldr	r3, [pc, #136]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 8002246:	2202      	movs	r2, #2
 8002248:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 800224c:	e039      	b.n	80022c2 <Moving_obstacle_from_right_rout+0x18e>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 800224e:	4b20      	ldr	r3, [pc, #128]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 8002250:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002254:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002258:	4293      	cmp	r3, r2
 800225a:	d134      	bne.n	80022c6 <Moving_obstacle_from_right_rout+0x192>
          Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 800225c:	4b1c      	ldr	r3, [pc, #112]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 800225e:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002262:	eeb0 0a67 	vmov.f32	s0, s15
 8002266:	f7ff fd05 	bl	8001c74 <Board1_Update_Angle>
          if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 800226a:	4b19      	ldr	r3, [pc, #100]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 800226c:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002270:	eef0 7ae7 	vabs.f32	s15, s15
 8002274:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80022d4 <Moving_obstacle_from_right_rout+0x1a0>
 8002278:	eef4 7ac7 	vcmpe.f32	s15, s14
 800227c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002280:	db14      	blt.n	80022ac <Moving_obstacle_from_right_rout+0x178>
            Board1_DW.angle = 0.0F;
 8002282:	4b13      	ldr	r3, [pc, #76]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 8002284:	f04f 0200 	mov.w	r2, #0
 8002288:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 800228c:	4b10      	ldr	r3, [pc, #64]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 800228e:	f04f 0200 	mov.w	r2, #0
 8002292:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Moving_obstacle_from_right_r =
 8002296:	4b0e      	ldr	r3, [pc, #56]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 8002298:	2201      	movs	r2, #1
 800229a:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
            Board1_Stop_Motors();
 800229e:	f7ff fd13 	bl	8001cc8 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NONE;
 80022a2:	4b0b      	ldr	r3, [pc, #44]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80022aa:	e00c      	b.n	80022c6 <Moving_obstacle_from_right_rout+0x192>
            Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_Turn_right_m;
 80022ac:	4b08      	ldr	r3, [pc, #32]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 80022ae:	2203      	movs	r2, #3
 80022b0:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
            Board1_Turn_Right();
 80022b4:	f7ff fcc0 	bl	8001c38 <Board1_Turn_Right>
            Board1_DW.decision.brk_mode = NONE;
 80022b8:	4b05      	ldr	r3, [pc, #20]	@ (80022d0 <Moving_obstacle_from_right_rout+0x19c>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80022c0:	e001      	b.n	80022c6 <Moving_obstacle_from_right_rout+0x192>
        break;
 80022c2:	bf00      	nop
 80022c4:	e000      	b.n	80022c8 <Moving_obstacle_from_right_rout+0x194>
        break;
 80022c6:	bf00      	nop
}
 80022c8:	bf00      	nop
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	20000248 	.word	0x20000248
 80022d4:	42340000 	.word	0x42340000

080022d8 <Board1_Is_Rover_Moving_Forward>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rover_Moving_Forward(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board1_DW.global_state.stateB1.velocity_FA > 0);
 80022de:	4b23      	ldr	r3, [pc, #140]	@ (800236c <Board1_Is_Rover_Moving_Forward+0x94>)
 80022e0:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	bfcc      	ite	gt
 80022e8:	2301      	movgt	r3, #1
 80022ea:	2300      	movle	r3, #0
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	713b      	strb	r3, [r7, #4]
  x[1] = (Board1_DW.global_state.stateB1.velocity_FB > 0);
 80022f0:	4b1e      	ldr	r3, [pc, #120]	@ (800236c <Board1_Is_Rover_Moving_Forward+0x94>)
 80022f2:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	bfcc      	ite	gt
 80022fa:	2301      	movgt	r3, #1
 80022fc:	2300      	movle	r3, #0
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	717b      	strb	r3, [r7, #5]
  x[2] = (Board1_DW.global_state.stateB1.velocity_BA > 0);
 8002302:	4b1a      	ldr	r3, [pc, #104]	@ (800236c <Board1_Is_Rover_Moving_Forward+0x94>)
 8002304:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8002308:	2b00      	cmp	r3, #0
 800230a:	bfcc      	ite	gt
 800230c:	2301      	movgt	r3, #1
 800230e:	2300      	movle	r3, #0
 8002310:	b2db      	uxtb	r3, r3
 8002312:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board1_DW.global_state.stateB1.velocity_BB > 0);
 8002314:	4b15      	ldr	r3, [pc, #84]	@ (800236c <Board1_Is_Rover_Moving_Forward+0x94>)
 8002316:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 800231a:	2b00      	cmp	r3, #0
 800231c:	bfcc      	ite	gt
 800231e:	2301      	movgt	r3, #1
 8002320:	2300      	movle	r3, #0
 8002322:	b2db      	uxtb	r3, r3
 8002324:	71fb      	strb	r3, [r7, #7]
  y = true;
 8002326:	2301      	movs	r3, #1
 8002328:	72bb      	strb	r3, [r7, #10]
  k = 0;
 800232a:	2300      	movs	r3, #0
 800232c:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 800232e:	2300      	movs	r3, #0
 8002330:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 8002332:	e00d      	b.n	8002350 <Board1_Is_Rover_Moving_Forward+0x78>
    if (!x[k]) {
 8002334:	1d3a      	adds	r2, r7, #4
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	4413      	add	r3, r2
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d104      	bne.n	800234a <Board1_Is_Rover_Moving_Forward+0x72>
      y = false;
 8002340:	2300      	movs	r3, #0
 8002342:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 8002344:	2301      	movs	r3, #1
 8002346:	72fb      	strb	r3, [r7, #11]
 8002348:	e002      	b.n	8002350 <Board1_Is_Rover_Moving_Forward+0x78>
    } else {
      k++;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	3301      	adds	r3, #1
 800234e:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 8002350:	7afb      	ldrb	r3, [r7, #11]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d102      	bne.n	800235c <Board1_Is_Rover_Moving_Forward+0x84>
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2b03      	cmp	r3, #3
 800235a:	ddeb      	ble.n	8002334 <Board1_Is_Rover_Moving_Forward+0x5c>
    }
  }

  return y;
 800235c:	7abb      	ldrb	r3, [r7, #10]
}
 800235e:	4618      	mov	r0, r3
 8002360:	3714      	adds	r7, #20
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	20000248 	.word	0x20000248

08002370 <Board1_Emergency_S_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Emergency_S_Routine(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002376:	4b11      	ldr	r3, [pc, #68]	@ (80023bc <Board1_Emergency_S_Routine+0x4c>)
 8002378:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800237c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002380:	4293      	cmp	r3, r2
 8002382:	d113      	bne.n	80023ac <Board1_Emergency_S_Routine+0x3c>
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
 8002384:	4b0d      	ldr	r3, [pc, #52]	@ (80023bc <Board1_Emergency_S_Routine+0x4c>)
 8002386:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800238a:	2b46      	cmp	r3, #70	@ 0x46
 800238c:	d909      	bls.n	80023a2 <Board1_Emergency_S_Routine+0x32>
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
 800238e:	4b0b      	ldr	r3, [pc, #44]	@ (80023bc <Board1_Emergency_S_Routine+0x4c>)
 8002390:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
 8002394:	2b46      	cmp	r3, #70	@ 0x46
 8002396:	d904      	bls.n	80023a2 <Board1_Emergency_S_Routine+0x32>
       (Board1_DW.global_state.stateB2.sonar3 <= Board1_IMM_DISTANCE))) {
 8002398:	4b08      	ldr	r3, [pc, #32]	@ (80023bc <Board1_Emergency_S_Routine+0x4c>)
 800239a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
 800239e:	2b46      	cmp	r3, #70	@ 0x46
 80023a0:	d804      	bhi.n	80023ac <Board1_Emergency_S_Routine+0x3c>
    y = Board1_Is_Rover_Moving_Forward();
 80023a2:	f7ff ff99 	bl	80022d8 <Board1_Is_Rover_Moving_Forward>
 80023a6:	4603      	mov	r3, r0
 80023a8:	71fb      	strb	r3, [r7, #7]
 80023aa:	e001      	b.n	80023b0 <Board1_Emergency_S_Routine+0x40>
  } else {
    y = false;
 80023ac:	2300      	movs	r3, #0
 80023ae:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80023b0:	79fb      	ldrb	r3, [r7, #7]
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20000248 	.word	0x20000248

080023c0 <Board1_Mov_Obs_R_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_R_Routine(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80023c6:	4b11      	ldr	r3, [pc, #68]	@ (800240c <Board1_Mov_Obs_R_Routine+0x4c>)
 80023c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80023cc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d113      	bne.n	80023fc <Board1_Mov_Obs_R_Routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT)) {
 80023d4:	4b0d      	ldr	r3, [pc, #52]	@ (800240c <Board1_Mov_Obs_R_Routine+0x4c>)
 80023d6:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d10e      	bne.n	80023fc <Board1_Mov_Obs_R_Routine+0x3c>
    y = (Board1_Is_Rover_Moving_Forward() &&
 80023de:	f7ff ff7b 	bl	80022d8 <Board1_Is_Rover_Moving_Forward>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d006      	beq.n	80023f6 <Board1_Mov_Obs_R_Routine+0x36>
         Board1_DW.global_state.obs_detection);
 80023e8:	4b08      	ldr	r3, [pc, #32]	@ (800240c <Board1_Mov_Obs_R_Routine+0x4c>)
 80023ea:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    y = (Board1_Is_Rover_Moving_Forward() &&
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <Board1_Mov_Obs_R_Routine+0x36>
 80023f2:	2301      	movs	r3, #1
 80023f4:	e000      	b.n	80023f8 <Board1_Mov_Obs_R_Routine+0x38>
 80023f6:	2300      	movs	r3, #0
 80023f8:	71fb      	strb	r3, [r7, #7]
 80023fa:	e001      	b.n	8002400 <Board1_Mov_Obs_R_Routine+0x40>
  } else {
    y = false;
 80023fc:	2300      	movs	r3, #0
 80023fe:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002400:	79fb      	ldrb	r3, [r7, #7]
}
 8002402:	4618      	mov	r0, r3
 8002404:	3708      	adds	r7, #8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	20000248 	.word	0x20000248

08002410 <Board1_Mov_Obs_L_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_L_Routine(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002416:	4b11      	ldr	r3, [pc, #68]	@ (800245c <Board1_Mov_Obs_L_Routine+0x4c>)
 8002418:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800241c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002420:	4293      	cmp	r3, r2
 8002422:	d113      	bne.n	800244c <Board1_Mov_Obs_L_Routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT)) {
 8002424:	4b0d      	ldr	r3, [pc, #52]	@ (800245c <Board1_Mov_Obs_L_Routine+0x4c>)
 8002426:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800242a:	2b01      	cmp	r3, #1
 800242c:	d10e      	bne.n	800244c <Board1_Mov_Obs_L_Routine+0x3c>
    y = (Board1_Is_Rover_Moving_Forward() &&
 800242e:	f7ff ff53 	bl	80022d8 <Board1_Is_Rover_Moving_Forward>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d006      	beq.n	8002446 <Board1_Mov_Obs_L_Routine+0x36>
         Board1_DW.global_state.obs_detection);
 8002438:	4b08      	ldr	r3, [pc, #32]	@ (800245c <Board1_Mov_Obs_L_Routine+0x4c>)
 800243a:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    y = (Board1_Is_Rover_Moving_Forward() &&
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <Board1_Mov_Obs_L_Routine+0x36>
 8002442:	2301      	movs	r3, #1
 8002444:	e000      	b.n	8002448 <Board1_Mov_Obs_L_Routine+0x38>
 8002446:	2300      	movs	r3, #0
 8002448:	71fb      	strb	r3, [r7, #7]
 800244a:	e001      	b.n	8002450 <Board1_Mov_Obs_L_Routine+0x40>
  } else {
    y = false;
 800244c:	2300      	movs	r3, #0
 800244e:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002450:	79fb      	ldrb	r3, [r7, #7]
}
 8002452:	4618      	mov	r0, r3
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	20000248 	.word	0x20000248

08002460 <Board1_Stop_Slow_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stop_Slow_Routine(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002466:	4b18      	ldr	r3, [pc, #96]	@ (80024c8 <Board1_Stop_Slow_Routine+0x68>)
 8002468:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800246c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002470:	4293      	cmp	r3, r2
 8002472:	d121      	bne.n	80024b8 <Board1_Stop_Slow_Routine+0x58>
    if ((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) &&
 8002474:	4b14      	ldr	r3, [pc, #80]	@ (80024c8 <Board1_Stop_Slow_Routine+0x68>)
 8002476:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800247a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800247e:	d80c      	bhi.n	800249a <Board1_Stop_Slow_Routine+0x3a>
        Board1_Is_Rover_Moving_Forward() && Board1_DW.global_state.obs_detection)
 8002480:	f7ff ff2a 	bl	80022d8 <Board1_Is_Rover_Moving_Forward>
 8002484:	4603      	mov	r3, r0
    if ((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) &&
 8002486:	2b00      	cmp	r3, #0
 8002488:	d007      	beq.n	800249a <Board1_Stop_Slow_Routine+0x3a>
        Board1_Is_Rover_Moving_Forward() && Board1_DW.global_state.obs_detection)
 800248a:	4b0f      	ldr	r3, [pc, #60]	@ (80024c8 <Board1_Stop_Slow_Routine+0x68>)
 800248c:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8002490:	2b00      	cmp	r3, #0
 8002492:	d002      	beq.n	800249a <Board1_Stop_Slow_Routine+0x3a>
    {
      y = true;
 8002494:	2301      	movs	r3, #1
 8002496:	71fb      	strb	r3, [r7, #7]
 8002498:	e010      	b.n	80024bc <Board1_Stop_Slow_Routine+0x5c>
    } else {
      y = (Board1_DW.global_state.stateB2.button3 &&
 800249a:	4b0b      	ldr	r3, [pc, #44]	@ (80024c8 <Board1_Stop_Slow_Routine+0x68>)
 800249c:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d006      	beq.n	80024b2 <Board1_Stop_Slow_Routine+0x52>
           (Board1_DW.global_state.stateB2.controller_battery >
 80024a4:	4b08      	ldr	r3, [pc, #32]	@ (80024c8 <Board1_Stop_Slow_Routine+0x68>)
 80024a6:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
      y = (Board1_DW.global_state.stateB2.button3 &&
 80024aa:	2b05      	cmp	r3, #5
 80024ac:	d901      	bls.n	80024b2 <Board1_Stop_Slow_Routine+0x52>
 80024ae:	2301      	movs	r3, #1
 80024b0:	e000      	b.n	80024b4 <Board1_Stop_Slow_Routine+0x54>
 80024b2:	2300      	movs	r3, #0
 80024b4:	71fb      	strb	r3, [r7, #7]
 80024b6:	e001      	b.n	80024bc <Board1_Stop_Slow_Routine+0x5c>
            Board1_LOW_CONTROLLER_BATTERY));
    }
  } else {
    y = false;
 80024b8:	2300      	movs	r3, #0
 80024ba:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80024bc:	79fb      	ldrb	r3, [r7, #7]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000248 	.word	0x20000248

080024cc <Low_Controller_Battery_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Low_Controller_Battery_Routine(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80024d0:	4b0a      	ldr	r3, [pc, #40]	@ (80024fc <Low_Controller_Battery_Routine+0x30>)
 80024d2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80024d6:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80024da:	4293      	cmp	r3, r2
 80024dc:	d106      	bne.n	80024ec <Low_Controller_Battery_Routine+0x20>
    (Board1_DW.global_state.stateB2.controller_battery <=
 80024de:	4b07      	ldr	r3, [pc, #28]	@ (80024fc <Low_Controller_Battery_Routine+0x30>)
 80024e0:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80024e4:	2b05      	cmp	r3, #5
 80024e6:	d801      	bhi.n	80024ec <Low_Controller_Battery_Routine+0x20>
 80024e8:	2301      	movs	r3, #1
 80024ea:	e000      	b.n	80024ee <Low_Controller_Battery_Routine+0x22>
 80024ec:	2300      	movs	r3, #0
 80024ee:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	20000248 	.word	0x20000248

08002500 <Board1_Spec_Retro_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Spec_Retro_Routine(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002506:	4b13      	ldr	r3, [pc, #76]	@ (8002554 <Board1_Spec_Retro_Routine+0x54>)
 8002508:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800250c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002510:	4293      	cmp	r3, r2
 8002512:	d118      	bne.n	8002546 <Board1_Spec_Retro_Routine+0x46>
    y = (Board1_Is_Rover_Stationary() &&
 8002514:	f7ff fb08 	bl	8001b28 <Board1_Is_Rover_Stationary>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d010      	beq.n	8002540 <Board1_Spec_Retro_Routine+0x40>
         ((Board1_DW.global_state.stateB2.controller_y < Board1_CONTROLLER_ZERO)
 800251e:	4b0d      	ldr	r3, [pc, #52]	@ (8002554 <Board1_Spec_Retro_Routine+0x54>)
 8002520:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
    y = (Board1_Is_Rover_Stationary() &&
 8002524:	2bfe      	cmp	r3, #254	@ 0xfe
 8002526:	d80b      	bhi.n	8002540 <Board1_Spec_Retro_Routine+0x40>
          && (Board1_DW.global_state.stateB2.controller_x ==
 8002528:	4b0a      	ldr	r3, [pc, #40]	@ (8002554 <Board1_Spec_Retro_Routine+0x54>)
 800252a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800252e:	2bff      	cmp	r3, #255	@ 0xff
 8002530:	d106      	bne.n	8002540 <Board1_Spec_Retro_Routine+0x40>
              Board1_CONTROLLER_ZERO) && Board1_DW.global_state.spc_retro));
 8002532:	4b08      	ldr	r3, [pc, #32]	@ (8002554 <Board1_Spec_Retro_Routine+0x54>)
 8002534:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <Board1_Spec_Retro_Routine+0x40>
    y = (Board1_Is_Rover_Stationary() &&
 800253c:	2301      	movs	r3, #1
 800253e:	e000      	b.n	8002542 <Board1_Spec_Retro_Routine+0x42>
 8002540:	2300      	movs	r3, #0
 8002542:	71fb      	strb	r3, [r7, #7]
 8002544:	e001      	b.n	800254a <Board1_Spec_Retro_Routine+0x4a>
  } else {
    y = false;
 8002546:	2300      	movs	r3, #0
 8002548:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800254a:	79fb      	ldrb	r3, [r7, #7]
}
 800254c:	4618      	mov	r0, r3
 800254e:	3708      	adds	r7, #8
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	20000248 	.word	0x20000248

08002558 <Board1_Stationary_Obs_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stationary_Obs_Routine(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 800255e:	4b14      	ldr	r3, [pc, #80]	@ (80025b0 <Board1_Stationary_Obs_Routine+0x58>)
 8002560:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002564:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002568:	4293      	cmp	r3, r2
 800256a:	d119      	bne.n	80025a0 <Board1_Stationary_Obs_Routine+0x48>
    y = (Board1_Is_Rover_Stationary() && ((Board1_DW.global_state.stateB2.sonar2
 800256c:	f7ff fadc 	bl	8001b28 <Board1_Is_Rover_Stationary>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d011      	beq.n	800259a <Board1_Stationary_Obs_Routine+0x42>
 8002576:	4b0e      	ldr	r3, [pc, #56]	@ (80025b0 <Board1_Stationary_Obs_Routine+0x58>)
 8002578:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800257c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002580:	d80b      	bhi.n	800259a <Board1_Stationary_Obs_Routine+0x42>
           <= Board1_MAX_DISTANCE) &&
          (Board1_DW.global_state.stateB2.controller_y > Board1_CONTROLLER_ZERO)
 8002582:	4b0b      	ldr	r3, [pc, #44]	@ (80025b0 <Board1_Stationary_Obs_Routine+0x58>)
 8002584:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
           <= Board1_MAX_DISTANCE) &&
 8002588:	2bff      	cmp	r3, #255	@ 0xff
 800258a:	d906      	bls.n	800259a <Board1_Stationary_Obs_Routine+0x42>
          && Board1_DW.global_state.obs_detection));
 800258c:	4b08      	ldr	r3, [pc, #32]	@ (80025b0 <Board1_Stationary_Obs_Routine+0x58>)
 800258e:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <Board1_Stationary_Obs_Routine+0x42>
    y = (Board1_Is_Rover_Stationary() && ((Board1_DW.global_state.stateB2.sonar2
 8002596:	2301      	movs	r3, #1
 8002598:	e000      	b.n	800259c <Board1_Stationary_Obs_Routine+0x44>
 800259a:	2300      	movs	r3, #0
 800259c:	71fb      	strb	r3, [r7, #7]
 800259e:	e001      	b.n	80025a4 <Board1_Stationary_Obs_Routine+0x4c>
  } else {
    y = false;
 80025a0:	2300      	movs	r3, #0
 80025a2:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80025a4:	79fb      	ldrb	r3, [r7, #7]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000248 	.word	0x20000248

080025b4 <Board1_Process_User_Commands>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Process_User_Commands(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
  int32_T MAX_SPEED;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  if (Board1_DW.global_state.limit_vel) {
 80025ba:	4b6f      	ldr	r3, [pc, #444]	@ (8002778 <Board1_Process_User_Commands+0x1c4>)
 80025bc:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d002      	beq.n	80025ca <Board1_Process_User_Commands+0x16>
    MAX_SPEED = (int32_T)Board1_LIMITED_RPM;
 80025c4:	2350      	movs	r3, #80	@ 0x50
 80025c6:	617b      	str	r3, [r7, #20]
 80025c8:	e001      	b.n	80025ce <Board1_Process_User_Commands+0x1a>
  } else {
    MAX_SPEED = (int32_T)Board1_MAX_RPM;
 80025ca:	2396      	movs	r3, #150	@ 0x96
 80025cc:	617b      	str	r3, [r7, #20]
  }

  throttle = ((real32_T)Board1_DW.global_state.stateB2.controller_y -
 80025ce:	4b6a      	ldr	r3, [pc, #424]	@ (8002778 <Board1_Process_User_Commands+0x1c4>)
 80025d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80025d4:	ee07 3a90 	vmov	s15, r3
 80025d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025dc:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800277c <Board1_Process_User_Commands+0x1c8>
 80025e0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80025e4:	eddf 6a65 	vldr	s13, [pc, #404]	@ 800277c <Board1_Process_User_Commands+0x1c8>
 80025e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025ec:	edc7 7a03 	vstr	s15, [r7, #12]
              Board1_CENTER) / Board1_CENTER;
  forward = throttle * (real32_T)MAX_SPEED;
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	ee07 3a90 	vmov	s15, r3
 80025f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80025fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002602:	edc7 7a04 	vstr	s15, [r7, #16]
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 8002606:	4b5c      	ldr	r3, [pc, #368]	@ (8002778 <Board1_Process_User_Commands+0x1c4>)
 8002608:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800260c:	ee07 3a90 	vmov	s15, r3
 8002610:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002614:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800277c <Board1_Process_User_Commands+0x1c8>
 8002618:	ee77 7ac7 	vsub.f32	s15, s15, s14
    / Board1_CENTER * (real32_T)MAX_SPEED;
 800261c:	eddf 6a57 	vldr	s13, [pc, #348]	@ 800277c <Board1_Process_User_Commands+0x1c8>
 8002620:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	ee07 3a90 	vmov	s15, r3
 800262a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 800262e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002632:	edc7 7a02 	vstr	s15, [r7, #8]
  if (fabsf(throttle) < Board1_PURE_TURN_EPS) {
 8002636:	edd7 7a03 	vldr	s15, [r7, #12]
 800263a:	eef0 7ae7 	vabs.f32	s15, s15
 800263e:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002780 <Board1_Process_User_Commands+0x1cc>
 8002642:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800264a:	d503      	bpl.n	8002654 <Board1_Process_User_Commands+0xa0>
    forward = 0.0F;
 800264c:	f04f 0300 	mov.w	r3, #0
 8002650:	613b      	str	r3, [r7, #16]
 8002652:	e035      	b.n	80026c0 <Board1_Process_User_Commands+0x10c>
  } else {
    throttle = fabsf(forward) * Board1_TURN_RATIO;
 8002654:	edd7 7a04 	vldr	s15, [r7, #16]
 8002658:	eef0 7ae7 	vabs.f32	s15, s15
 800265c:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002784 <Board1_Process_User_Commands+0x1d0>
 8002660:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002664:	edc7 7a03 	vstr	s15, [r7, #12]
    if (fabsf(turn) > throttle) {
 8002668:	edd7 7a02 	vldr	s15, [r7, #8]
 800266c:	eef0 7ae7 	vabs.f32	s15, s15
 8002670:	ed97 7a03 	vldr	s14, [r7, #12]
 8002674:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267c:	d520      	bpl.n	80026c0 <Board1_Process_User_Commands+0x10c>
      int32_T tmp;
      if (turn < 0.0F) {
 800267e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002682:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800268a:	d503      	bpl.n	8002694 <Board1_Process_User_Commands+0xe0>
        tmp = -1;
 800268c:	f04f 33ff 	mov.w	r3, #4294967295
 8002690:	607b      	str	r3, [r7, #4]
 8002692:	e00a      	b.n	80026aa <Board1_Process_User_Commands+0xf6>
      } else {
        tmp = (turn > 0.0F);
 8002694:	edd7 7a02 	vldr	s15, [r7, #8]
 8002698:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800269c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a0:	bfcc      	ite	gt
 80026a2:	2301      	movgt	r3, #1
 80026a4:	2300      	movle	r3, #0
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	607b      	str	r3, [r7, #4]
      }

      turn = (real32_T)tmp * throttle;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	ee07 3a90 	vmov	s15, r3
 80026b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026b4:	ed97 7a03 	vldr	s14, [r7, #12]
 80026b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026bc:	edc7 7a02 	vstr	s15, [r7, #8]
    }
  }

  throttle = forward + turn;
 80026c0:	ed97 7a04 	vldr	s14, [r7, #16]
 80026c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80026c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026cc:	edc7 7a03 	vstr	s15, [r7, #12]
  forward -= turn;
 80026d0:	ed97 7a04 	vldr	s14, [r7, #16]
 80026d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80026d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026dc:	edc7 7a04 	vstr	s15, [r7, #16]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 80026e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80026e4:	eeb0 7ae7 	vabs.f32	s14, s15
 80026e8:	edd7 7a04 	vldr	s15, [r7, #16]
 80026ec:	eef0 7ae7 	vabs.f32	s15, s15
 80026f0:	eef0 0a67 	vmov.f32	s1, s15
 80026f4:	eeb0 0a47 	vmov.f32	s0, s14
 80026f8:	f014 f924 	bl	8016944 <fmaxf>
 80026fc:	ed87 0a02 	vstr	s0, [r7, #8]
  if (turn > MAX_SPEED) {
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	ee07 3a90 	vmov	s15, r3
 8002706:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800270a:	ed97 7a02 	vldr	s14, [r7, #8]
 800270e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002716:	dd1a      	ble.n	800274e <Board1_Process_User_Commands+0x19a>
    turn = (real32_T)MAX_SPEED / turn;
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	ee07 3a90 	vmov	s15, r3
 800271e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002722:	ed97 7a02 	vldr	s14, [r7, #8]
 8002726:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800272a:	edc7 7a02 	vstr	s15, [r7, #8]
    throttle *= turn;
 800272e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002732:	edd7 7a02 	vldr	s15, [r7, #8]
 8002736:	ee67 7a27 	vmul.f32	s15, s14, s15
 800273a:	edc7 7a03 	vstr	s15, [r7, #12]
    forward *= turn;
 800273e:	ed97 7a04 	vldr	s14, [r7, #16]
 8002742:	edd7 7a02 	vldr	s15, [r7, #8]
 8002746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800274a:	edc7 7a04 	vstr	s15, [r7, #16]
  }

  Board1_DW.decision.rif_FA = throttle;
 800274e:	4a0a      	ldr	r2, [pc, #40]	@ (8002778 <Board1_Process_User_Commands+0x1c4>)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board1_DW.decision.rif_BA = throttle;
 8002756:	4a08      	ldr	r2, [pc, #32]	@ (8002778 <Board1_Process_User_Commands+0x1c4>)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board1_DW.decision.rif_FB = forward;
 800275e:	4a06      	ldr	r2, [pc, #24]	@ (8002778 <Board1_Process_User_Commands+0x1c4>)
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board1_DW.decision.rif_BB = forward;
 8002766:	4a04      	ldr	r2, [pc, #16]	@ (8002778 <Board1_Process_User_Commands+0x1c4>)
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800276e:	bf00      	nop
 8002770:	3718      	adds	r7, #24
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	20000248 	.word	0x20000248
 800277c:	437f0000 	.word	0x437f0000
 8002780:	3c23d70a 	.word	0x3c23d70a
 8002784:	3eb33333 	.word	0x3eb33333

08002788 <Board1_Turn_Back>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Back(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_BACK_RPM;
 800278c:	4b0a      	ldr	r3, [pc, #40]	@ (80027b8 <Board1_Turn_Back+0x30>)
 800278e:	4a0b      	ldr	r2, [pc, #44]	@ (80027bc <Board1_Turn_Back+0x34>)
 8002790:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -40.0F;
 8002794:	4b08      	ldr	r3, [pc, #32]	@ (80027b8 <Board1_Turn_Back+0x30>)
 8002796:	4a0a      	ldr	r2, [pc, #40]	@ (80027c0 <Board1_Turn_Back+0x38>)
 8002798:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_BACK_RPM;
 800279c:	4b06      	ldr	r3, [pc, #24]	@ (80027b8 <Board1_Turn_Back+0x30>)
 800279e:	4a07      	ldr	r2, [pc, #28]	@ (80027bc <Board1_Turn_Back+0x34>)
 80027a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -40.0F;
 80027a4:	4b04      	ldr	r3, [pc, #16]	@ (80027b8 <Board1_Turn_Back+0x30>)
 80027a6:	4a06      	ldr	r2, [pc, #24]	@ (80027c0 <Board1_Turn_Back+0x38>)
 80027a8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 80027ac:	bf00      	nop
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	20000248 	.word	0x20000248
 80027bc:	42200000 	.word	0x42200000
 80027c0:	c2200000 	.word	0xc2200000

080027c4 <Board1_Select_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Select_routine(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 80027ca:	f7ff f9f9 	bl	8001bc0 <Board1_Emergency_B_Pressed>
 80027ce:	4603      	mov	r3, r0
 80027d0:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80027d2:	79fb      	ldrb	r3, [r7, #7]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d00e      	beq.n	80027f6 <Board1_Select_routine+0x32>
    Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 80027d8:	4b74      	ldr	r3, [pc, #464]	@ (80029ac <Board1_Select_routine+0x1e8>)
 80027da:	2202      	movs	r2, #2
 80027dc:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 80027e0:	4b72      	ldr	r3, [pc, #456]	@ (80029ac <Board1_Select_routine+0x1e8>)
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    Board1_Stop_Motors();
 80027e8:	f7ff fa6e 	bl	8001cc8 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 80027ec:	4b6f      	ldr	r3, [pc, #444]	@ (80029ac <Board1_Select_routine+0x1e8>)
 80027ee:	2202      	movs	r2, #2
 80027f0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          }
        }
      }
    }
  }
}
 80027f4:	e0d6      	b.n	80029a4 <Board1_Select_routine+0x1e0>
    b = Board1_Emergency_S_Routine();
 80027f6:	f7ff fdbb 	bl	8002370 <Board1_Emergency_S_Routine>
 80027fa:	4603      	mov	r3, r0
 80027fc:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80027fe:	79fb      	ldrb	r3, [r7, #7]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d018      	beq.n	8002836 <Board1_Select_routine+0x72>
      Board1_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 8002804:	4b69      	ldr	r3, [pc, #420]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002806:	2203      	movs	r2, #3
 8002808:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      Board1_DW.angle = 0.0F;
 800280c:	4b67      	ldr	r3, [pc, #412]	@ (80029ac <Board1_Select_routine+0x1e8>)
 800280e:	f04f 0200 	mov.w	r2, #0
 8002812:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
      Board1_DW.prevYaw = 0.0F;
 8002816:	4b65      	ldr	r3, [pc, #404]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002818:	f04f 0200 	mov.w	r2, #0
 800281c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002820:	4b62      	ldr	r3, [pc, #392]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      Board1_Stop_Motors();
 8002828:	f7ff fa4e 	bl	8001cc8 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 800282c:	4b5f      	ldr	r3, [pc, #380]	@ (80029ac <Board1_Select_routine+0x1e8>)
 800282e:	2202      	movs	r2, #2
 8002830:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002834:	e0b6      	b.n	80029a4 <Board1_Select_routine+0x1e0>
      b = Board1_Mov_Obs_R_Routine();
 8002836:	f7ff fdc3 	bl	80023c0 <Board1_Mov_Obs_R_Routine>
 800283a:	4603      	mov	r3, r0
 800283c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d018      	beq.n	8002876 <Board1_Select_routine+0xb2>
        Board1_DW.is_Normal_voltage = IN_Moving_obstacle_from_right_r;
 8002844:	4b59      	ldr	r3, [pc, #356]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002846:	2206      	movs	r2, #6
 8002848:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        Board1_DW.angle = 0.0F;
 800284c:	4b57      	ldr	r3, [pc, #348]	@ (80029ac <Board1_Select_routine+0x1e8>)
 800284e:	f04f 0200 	mov.w	r2, #0
 8002852:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        Board1_DW.prevYaw = 0.0F;
 8002856:	4b55      	ldr	r3, [pc, #340]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002858:	f04f 0200 	mov.w	r2, #0
 800285c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_Stop_to_Turn_Right;
 8002860:	4b52      	ldr	r3, [pc, #328]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002862:	2202      	movs	r2, #2
 8002864:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
        Board1_Stop_Motors();
 8002868:	f7ff fa2e 	bl	8001cc8 <Board1_Stop_Motors>
        Board1_DW.decision.brk_mode = NORMAL;
 800286c:	4b4f      	ldr	r3, [pc, #316]	@ (80029ac <Board1_Select_routine+0x1e8>)
 800286e:	2201      	movs	r2, #1
 8002870:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002874:	e096      	b.n	80029a4 <Board1_Select_routine+0x1e0>
        b = Board1_Mov_Obs_L_Routine();
 8002876:	f7ff fdcb 	bl	8002410 <Board1_Mov_Obs_L_Routine>
 800287a:	4603      	mov	r3, r0
 800287c:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800287e:	79fb      	ldrb	r3, [r7, #7]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d018      	beq.n	80028b6 <Board1_Select_routine+0xf2>
          Board1_DW.is_Normal_voltage = IN_Moving_obstacle_from_left_ro;
 8002884:	4b49      	ldr	r3, [pc, #292]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002886:	2205      	movs	r2, #5
 8002888:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
          Board1_DW.angle = 0.0F;
 800288c:	4b47      	ldr	r3, [pc, #284]	@ (80029ac <Board1_Select_routine+0x1e8>)
 800288e:	f04f 0200 	mov.w	r2, #0
 8002892:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8002896:	4b45      	ldr	r3, [pc, #276]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002898:	f04f 0200 	mov.w	r2, #0
 800289c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Moving_obstacle_from_left_ro =
 80028a0:	4b42      	ldr	r3, [pc, #264]	@ (80029ac <Board1_Select_routine+0x1e8>)
 80028a2:	2202      	movs	r2, #2
 80028a4:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
          Board1_Stop_Motors();
 80028a8:	f7ff fa0e 	bl	8001cc8 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NORMAL;
 80028ac:	4b3f      	ldr	r3, [pc, #252]	@ (80029ac <Board1_Select_routine+0x1e8>)
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80028b4:	e076      	b.n	80029a4 <Board1_Select_routine+0x1e0>
          b = Board1_Stop_Slow_Routine();
 80028b6:	f7ff fdd3 	bl	8002460 <Board1_Stop_Slow_Routine>
 80028ba:	4603      	mov	r3, r0
 80028bc:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80028be:	79fb      	ldrb	r3, [r7, #7]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d00e      	beq.n	80028e2 <Board1_Select_routine+0x11e>
            Board1_DW.is_Normal_voltage = Board1_IN_Stop_slow_routine;
 80028c4:	4b39      	ldr	r3, [pc, #228]	@ (80029ac <Board1_Select_routine+0x1e8>)
 80028c6:	220a      	movs	r2, #10
 80028c8:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 80028cc:	4b37      	ldr	r3, [pc, #220]	@ (80029ac <Board1_Select_routine+0x1e8>)
 80028ce:	2201      	movs	r2, #1
 80028d0:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board1_Stop_Motors();
 80028d4:	f7ff f9f8 	bl	8001cc8 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NORMAL;
 80028d8:	4b34      	ldr	r3, [pc, #208]	@ (80029ac <Board1_Select_routine+0x1e8>)
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80028e0:	e060      	b.n	80029a4 <Board1_Select_routine+0x1e0>
            b = Low_Controller_Battery_Routine();
 80028e2:	f7ff fdf3 	bl	80024cc <Low_Controller_Battery_Routine>
 80028e6:	4603      	mov	r3, r0
 80028e8:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80028ea:	79fb      	ldrb	r3, [r7, #7]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d00e      	beq.n	800290e <Board1_Select_routine+0x14a>
              Board1_DW.is_Normal_voltage = IN_Low_controller_battery_routi;
 80028f0:	4b2e      	ldr	r3, [pc, #184]	@ (80029ac <Board1_Select_routine+0x1e8>)
 80028f2:	2204      	movs	r2, #4
 80028f4:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
              Board1_DW.is_Low_controller_battery_routi =
 80028f8:	4b2c      	ldr	r3, [pc, #176]	@ (80029ac <Board1_Select_routine+0x1e8>)
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
              Board1_Stop_Motors();
 8002900:	f7ff f9e2 	bl	8001cc8 <Board1_Stop_Motors>
              Board1_DW.decision.brk_mode = NORMAL;
 8002904:	4b29      	ldr	r3, [pc, #164]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002906:	2201      	movs	r2, #1
 8002908:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 800290c:	e04a      	b.n	80029a4 <Board1_Select_routine+0x1e0>
              b = Board1_Spec_Retro_Routine();
 800290e:	f7ff fdf7 	bl	8002500 <Board1_Spec_Retro_Routine>
 8002912:	4603      	mov	r3, r0
 8002914:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8002916:	79fb      	ldrb	r3, [r7, #7]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d018      	beq.n	800294e <Board1_Select_routine+0x18a>
                Board1_DW.is_Normal_voltage = Board1_IN_Special_retro_routine;
 800291c:	4b23      	ldr	r3, [pc, #140]	@ (80029ac <Board1_Select_routine+0x1e8>)
 800291e:	2209      	movs	r2, #9
 8002920:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
                Board1_DW.angle = 0.0F;
 8002924:	4b21      	ldr	r3, [pc, #132]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002926:	f04f 0200 	mov.w	r2, #0
 800292a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board1_DW.prevYaw = 0.0F;
 800292e:	4b1f      	ldr	r3, [pc, #124]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002930:	f04f 0200 	mov.w	r2, #0
 8002934:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back;
 8002938:	4b1c      	ldr	r3, [pc, #112]	@ (80029ac <Board1_Select_routine+0x1e8>)
 800293a:	2202      	movs	r2, #2
 800293c:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
                Board1_Turn_Back();
 8002940:	f7ff ff22 	bl	8002788 <Board1_Turn_Back>
                Board1_DW.decision.brk_mode = NONE;
 8002944:	4b19      	ldr	r3, [pc, #100]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 800294c:	e02a      	b.n	80029a4 <Board1_Select_routine+0x1e0>
                b = Board1_Stationary_Obs_Routine();
 800294e:	f7ff fe03 	bl	8002558 <Board1_Stationary_Obs_Routine>
 8002952:	4603      	mov	r3, r0
 8002954:	71fb      	strb	r3, [r7, #7]
                if (b) {
 8002956:	79fb      	ldrb	r3, [r7, #7]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d00e      	beq.n	800297a <Board1_Select_routine+0x1b6>
                  Board1_DW.is_Normal_voltage = Board1_IN_Not_moving_routine;
 800295c:	4b13      	ldr	r3, [pc, #76]	@ (80029ac <Board1_Select_routine+0x1e8>)
 800295e:	2207      	movs	r2, #7
 8002960:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
                  Board1_DW.is_Not_moving_routine = Board1_IN_Not_moving;
 8002964:	4b11      	ldr	r3, [pc, #68]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
                  Board1_Stop_Motors();
 800296c:	f7ff f9ac 	bl	8001cc8 <Board1_Stop_Motors>
                  Board1_DW.decision.brk_mode = NORMAL;
 8002970:	4b0e      	ldr	r3, [pc, #56]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002972:	2201      	movs	r2, #1
 8002974:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002978:	e014      	b.n	80029a4 <Board1_Select_routine+0x1e0>
                } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 800297a:	4b0c      	ldr	r3, [pc, #48]	@ (80029ac <Board1_Select_routine+0x1e8>)
 800297c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002980:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002984:	4293      	cmp	r3, r2
 8002986:	d10d      	bne.n	80029a4 <Board1_Select_routine+0x1e0>
                  Board1_DW.is_Normal_voltage = B_IN_Control_controller_routine;
 8002988:	4b08      	ldr	r3, [pc, #32]	@ (80029ac <Board1_Select_routine+0x1e8>)
 800298a:	2201      	movs	r2, #1
 800298c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
                  Board1_DW.is_Control_controller_routine =
 8002990:	4b06      	ldr	r3, [pc, #24]	@ (80029ac <Board1_Select_routine+0x1e8>)
 8002992:	2201      	movs	r2, #1
 8002994:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                  Board1_Process_User_Commands();
 8002998:	f7ff fe0c 	bl	80025b4 <Board1_Process_User_Commands>
                  Board1_DW.decision.brk_mode = NONE;
 800299c:	4b03      	ldr	r3, [pc, #12]	@ (80029ac <Board1_Select_routine+0x1e8>)
 800299e:	2200      	movs	r2, #0
 80029a0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80029a4:	bf00      	nop
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	20000248 	.word	0x20000248

080029b0 <Board1_Mov_Obs_Right>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_Right(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80029b4:	4b0a      	ldr	r3, [pc, #40]	@ (80029e0 <Board1_Mov_Obs_Right+0x30>)
 80029b6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80029ba:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80029be:	4293      	cmp	r3, r2
 80029c0:	d106      	bne.n	80029d0 <Board1_Mov_Obs_Right+0x20>
    (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT);
 80029c2:	4b07      	ldr	r3, [pc, #28]	@ (80029e0 <Board1_Mov_Obs_Right+0x30>)
 80029c4:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d101      	bne.n	80029d0 <Board1_Mov_Obs_Right+0x20>
 80029cc:	2301      	movs	r3, #1
 80029ce:	e000      	b.n	80029d2 <Board1_Mov_Obs_Right+0x22>
 80029d0:	2300      	movs	r3, #0
 80029d2:	b2db      	uxtb	r3, r3
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	20000248 	.word	0x20000248

080029e4 <Board1_Mov_Obs_Left>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_Left(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80029e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002a14 <Board1_Mov_Obs_Left+0x30>)
 80029ea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80029ee:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d106      	bne.n	8002a04 <Board1_Mov_Obs_Left+0x20>
    (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT);
 80029f6:	4b07      	ldr	r3, [pc, #28]	@ (8002a14 <Board1_Mov_Obs_Left+0x30>)
 80029f8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d101      	bne.n	8002a04 <Board1_Mov_Obs_Left+0x20>
 8002a00:	2301      	movs	r3, #1
 8002a02:	e000      	b.n	8002a06 <Board1_Mov_Obs_Left+0x22>
 8002a04:	2300      	movs	r3, #0
 8002a06:	b2db      	uxtb	r3, r3
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	20000248 	.word	0x20000248

08002a18 <Board1_Routine_manager>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Routine_manager(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board1_DW.is_Routine_manager) {
 8002a1e:	4bc0      	ldr	r3, [pc, #768]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002a20:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d002      	beq.n	8002a2e <Board1_Routine_manager+0x16>
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d020      	beq.n	8002a6e <Board1_Routine_manager+0x56>
        break;
      }
    }
    break;
  }
}
 8002a2c:	e1e6      	b.n	8002dfc <Board1_Routine_manager+0x3e4>
    if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002a2e:	4bbc      	ldr	r3, [pc, #752]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002a30:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002a34:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d109      	bne.n	8002a50 <Board1_Routine_manager+0x38>
      b = !Board1_Critical_Voltage();
 8002a3c:	f7ff f85e 	bl	8001afc <Board1_Critical_Voltage>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	bf0c      	ite	eq
 8002a46:	2301      	moveq	r3, #1
 8002a48:	2300      	movne	r3, #0
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	71fb      	strb	r3, [r7, #7]
 8002a4e:	e001      	b.n	8002a54 <Board1_Routine_manager+0x3c>
      b = false;
 8002a50:	2300      	movs	r3, #0
 8002a52:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002a54:	79fb      	ldrb	r3, [r7, #7]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	f000 81cd 	beq.w	8002df6 <Board1_Routine_manager+0x3de>
      Board1_DW.is_Routine_manager = Board1_IN_Normal_voltage;
 8002a5c:	4bb0      	ldr	r3, [pc, #704]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002a5e:	2202      	movs	r2, #2
 8002a60:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002a64:	4bae      	ldr	r3, [pc, #696]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002a66:	2208      	movs	r2, #8
 8002a68:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    break;
 8002a6c:	e1c3      	b.n	8002df6 <Board1_Routine_manager+0x3de>
    if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002a6e:	4bac      	ldr	r3, [pc, #688]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002a70:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002a74:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d104      	bne.n	8002a86 <Board1_Routine_manager+0x6e>
      b = Board1_Critical_Voltage();
 8002a7c:	f7ff f83e 	bl	8001afc <Board1_Critical_Voltage>
 8002a80:	4603      	mov	r3, r0
 8002a82:	71fb      	strb	r3, [r7, #7]
 8002a84:	e001      	b.n	8002a8a <Board1_Routine_manager+0x72>
      b = false;
 8002a86:	2300      	movs	r3, #0
 8002a88:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002a8a:	79fb      	ldrb	r3, [r7, #7]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00c      	beq.n	8002aaa <Board1_Routine_manager+0x92>
      Bo_exit_internal_Normal_voltage();
 8002a90:	f7fe fc24 	bl	80012dc <Bo_exit_internal_Normal_voltage>
      Board1_DW.is_Routine_manager = Board1_IN_Critical_voltage;
 8002a94:	4ba2      	ldr	r3, [pc, #648]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      Board1_Stop_Motors();
 8002a9c:	f7ff f914 	bl	8001cc8 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 8002aa0:	4b9f      	ldr	r3, [pc, #636]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002aa2:	2202      	movs	r2, #2
 8002aa4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    break;
 8002aa8:	e1a7      	b.n	8002dfa <Board1_Routine_manager+0x3e2>
      switch (Board1_DW.is_Normal_voltage) {
 8002aaa:	4b9d      	ldr	r3, [pc, #628]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002aac:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	2b09      	cmp	r3, #9
 8002ab4:	f200 81a1 	bhi.w	8002dfa <Board1_Routine_manager+0x3e2>
 8002ab8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ac0 <Board1_Routine_manager+0xa8>)
 8002aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002abe:	bf00      	nop
 8002ac0:	08002ae9 	.word	0x08002ae9
 8002ac4:	08002b07 	.word	0x08002b07
 8002ac8:	08002b35 	.word	0x08002b35
 8002acc:	08002b3b 	.word	0x08002b3b
 8002ad0:	08002b59 	.word	0x08002b59
 8002ad4:	08002b5f 	.word	0x08002b5f
 8002ad8:	08002b65 	.word	0x08002b65
 8002adc:	08002b83 	.word	0x08002b83
 8002ae0:	08002b89 	.word	0x08002b89
 8002ae4:	08002ca3 	.word	0x08002ca3
        if (Board1_DW.is_Control_controller_routine ==
 8002ae8:	4b8d      	ldr	r3, [pc, #564]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002aea:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	f040 8177 	bne.w	8002de2 <Board1_Routine_manager+0x3ca>
          Board1_DW.is_Control_controller_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002af4:	4b8a      	ldr	r3, [pc, #552]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
          Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002afc:	4b88      	ldr	r3, [pc, #544]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002afe:	2208      	movs	r2, #8
 8002b00:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002b04:	e16d      	b.n	8002de2 <Board1_Routine_manager+0x3ca>
        if (Board1_DW.is_Emergency_button_routine == Board1_IN_Emergency_button)
 8002b06:	4b86      	ldr	r3, [pc, #536]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002b08:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	f040 816a 	bne.w	8002de6 <Board1_Routine_manager+0x3ce>
          b = Board1_Is_Rover_Stationary();
 8002b12:	f7ff f809 	bl	8001b28 <Board1_Is_Rover_Stationary>
 8002b16:	4603      	mov	r3, r0
 8002b18:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002b1a:	79fb      	ldrb	r3, [r7, #7]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 8162 	beq.w	8002de6 <Board1_Routine_manager+0x3ce>
            Board1_DW.is_Emergency_button_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002b22:	4b7f      	ldr	r3, [pc, #508]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
            Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002b2a:	4b7d      	ldr	r3, [pc, #500]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002b2c:	2208      	movs	r2, #8
 8002b2e:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002b32:	e158      	b.n	8002de6 <Board1_Routine_manager+0x3ce>
        Board1_Emergency_sonar_routine();
 8002b34:	f7ff f8e6 	bl	8001d04 <Board1_Emergency_sonar_routine>
        break;
 8002b38:	e15c      	b.n	8002df4 <Board1_Routine_manager+0x3dc>
        if (Board1_DW.is_Low_controller_battery_routi ==
 8002b3a:	4b79      	ldr	r3, [pc, #484]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002b3c:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	f040 8152 	bne.w	8002dea <Board1_Routine_manager+0x3d2>
          Board1_DW.is_Low_controller_battery_routi = Board1_IN_NO_ACTIVE_CHILD;
 8002b46:	4b76      	ldr	r3, [pc, #472]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
          Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002b4e:	4b74      	ldr	r3, [pc, #464]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002b50:	2208      	movs	r2, #8
 8002b52:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002b56:	e148      	b.n	8002dea <Board1_Routine_manager+0x3d2>
        Moving_obstacle_from_left_routi();
 8002b58:	f7ff fa1a 	bl	8001f90 <Moving_obstacle_from_left_routi>
        break;
 8002b5c:	e14a      	b.n	8002df4 <Board1_Routine_manager+0x3dc>
        Moving_obstacle_from_right_rout();
 8002b5e:	f7ff fae9 	bl	8002134 <Moving_obstacle_from_right_rout>
        break;
 8002b62:	e147      	b.n	8002df4 <Board1_Routine_manager+0x3dc>
        if (Board1_DW.is_Not_moving_routine == Board1_IN_Not_moving) {
 8002b64:	4b6e      	ldr	r3, [pc, #440]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002b66:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	f040 813f 	bne.w	8002dee <Board1_Routine_manager+0x3d6>
          Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002b70:	4b6b      	ldr	r3, [pc, #428]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002b78:	4b69      	ldr	r3, [pc, #420]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002b7a:	2208      	movs	r2, #8
 8002b7c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002b80:	e135      	b.n	8002dee <Board1_Routine_manager+0x3d6>
        Board1_Select_routine();
 8002b82:	f7ff fe1f 	bl	80027c4 <Board1_Select_routine>
        break;
 8002b86:	e135      	b.n	8002df4 <Board1_Routine_manager+0x3dc>
        b = Board1_Emergency_B_Pressed();
 8002b88:	f7ff f81a 	bl	8001bc0 <Board1_Emergency_B_Pressed>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002b90:	79fb      	ldrb	r3, [r7, #7]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d012      	beq.n	8002bbc <Board1_Routine_manager+0x1a4>
          Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002b96:	4b62      	ldr	r3, [pc, #392]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
          Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002b9e:	4b60      	ldr	r3, [pc, #384]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002ba0:	2202      	movs	r2, #2
 8002ba2:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
          Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002ba6:	4b5e      	ldr	r3, [pc, #376]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
          Board1_Stop_Motors();
 8002bae:	f7ff f88b 	bl	8001cc8 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = EMERGENCY;
 8002bb2:	4b5b      	ldr	r3, [pc, #364]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002bb4:	2202      	movs	r2, #2
 8002bb6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002bba:	e11b      	b.n	8002df4 <Board1_Routine_manager+0x3dc>
          b = Board1_Stop_B_Pressed();
 8002bbc:	f7ff f9a2 	bl	8001f04 <Board1_Stop_B_Pressed>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002bc4:	79fb      	ldrb	r3, [r7, #7]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d012      	beq.n	8002bf0 <Board1_Routine_manager+0x1d8>
            Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002bca:	4b55      	ldr	r3, [pc, #340]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
            Board1_DW.is_Normal_voltage = Board1_IN_Stop_slow_routine;
 8002bd2:	4b53      	ldr	r3, [pc, #332]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002bd4:	220a      	movs	r2, #10
 8002bd6:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002bda:	4b51      	ldr	r3, [pc, #324]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board1_Stop_Motors();
 8002be2:	f7ff f871 	bl	8001cc8 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NORMAL;
 8002be6:	4b4e      	ldr	r3, [pc, #312]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002bee:	e101      	b.n	8002df4 <Board1_Routine_manager+0x3dc>
            switch (Board1_DW.is_Special_retro_routine) {
 8002bf0:	4b4b      	ldr	r3, [pc, #300]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002bf2:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d002      	beq.n	8002c00 <Board1_Routine_manager+0x1e8>
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d013      	beq.n	8002c26 <Board1_Routine_manager+0x20e>
        break;
 8002bfe:	e0f9      	b.n	8002df4 <Board1_Routine_manager+0x3dc>
              if ((Board1_DW.global_state.stateB2.controller_y >=
 8002c00:	4b47      	ldr	r3, [pc, #284]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002c02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002c06:	2bfe      	cmp	r3, #254	@ 0xfe
 8002c08:	d804      	bhi.n	8002c14 <Board1_Routine_manager+0x1fc>
                  (Board1_DW.global_state.stateB2.controller_x !=
 8002c0a:	4b45      	ldr	r3, [pc, #276]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002c0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
                   Board1_CONTROLLER_ZERO) ||
 8002c10:	2bff      	cmp	r3, #255	@ 0xff
 8002c12:	d042      	beq.n	8002c9a <Board1_Routine_manager+0x282>
                Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002c14:	4b42      	ldr	r3, [pc, #264]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
                Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002c1c:	4b40      	ldr	r3, [pc, #256]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002c1e:	2208      	movs	r2, #8
 8002c20:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
              break;
 8002c24:	e039      	b.n	8002c9a <Board1_Routine_manager+0x282>
              if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002c26:	4b3e      	ldr	r3, [pc, #248]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002c28:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002c2c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d134      	bne.n	8002c9e <Board1_Routine_manager+0x286>
                Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002c34:	4b3a      	ldr	r3, [pc, #232]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002c36:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002c3a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c3e:	f7ff f819 	bl	8001c74 <Board1_Update_Angle>
                if (fabsf(Board1_DW.angle) >= Board1_TURN_BACK_ANGLE) {
 8002c42:	4b37      	ldr	r3, [pc, #220]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002c44:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002c48:	eef0 7ae7 	vabs.f32	s15, s15
 8002c4c:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002d24 <Board1_Routine_manager+0x30c>
 8002c50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c58:	db14      	blt.n	8002c84 <Board1_Routine_manager+0x26c>
                  Board1_DW.angle = 0.0F;
 8002c5a:	4b31      	ldr	r3, [pc, #196]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002c5c:	f04f 0200 	mov.w	r2, #0
 8002c60:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                  Board1_DW.prevYaw = 0.0F;
 8002c64:	4b2e      	ldr	r3, [pc, #184]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002c66:	f04f 0200 	mov.w	r2, #0
 8002c6a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                  Board1_DW.is_Special_retro_routine =
 8002c6e:	4b2c      	ldr	r3, [pc, #176]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
                  Board1_Stop_Motors();
 8002c76:	f7ff f827 	bl	8001cc8 <Board1_Stop_Motors>
                  Board1_DW.decision.brk_mode = NONE;
 8002c7a:	4b29      	ldr	r3, [pc, #164]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8002c82:	e00c      	b.n	8002c9e <Board1_Routine_manager+0x286>
                  Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back;
 8002c84:	4b26      	ldr	r3, [pc, #152]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002c86:	2202      	movs	r2, #2
 8002c88:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
                  Board1_Turn_Back();
 8002c8c:	f7ff fd7c 	bl	8002788 <Board1_Turn_Back>
                  Board1_DW.decision.brk_mode = NONE;
 8002c90:	4b23      	ldr	r3, [pc, #140]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8002c98:	e001      	b.n	8002c9e <Board1_Routine_manager+0x286>
              break;
 8002c9a:	bf00      	nop
 8002c9c:	e0aa      	b.n	8002df4 <Board1_Routine_manager+0x3dc>
              break;
 8002c9e:	bf00      	nop
        break;
 8002ca0:	e0a8      	b.n	8002df4 <Board1_Routine_manager+0x3dc>
        b = Board1_Emergency_B_Pressed();
 8002ca2:	f7fe ff8d 	bl	8001bc0 <Board1_Emergency_B_Pressed>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002caa:	79fb      	ldrb	r3, [r7, #7]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d012      	beq.n	8002cd6 <Board1_Routine_manager+0x2be>
          Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002cb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
          Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002cb8:	4b19      	ldr	r3, [pc, #100]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002cba:	2202      	movs	r2, #2
 8002cbc:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
          Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002cc0:	4b17      	ldr	r3, [pc, #92]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
          Board1_Stop_Motors();
 8002cc8:	f7fe fffe 	bl	8001cc8 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = EMERGENCY;
 8002ccc:	4b14      	ldr	r3, [pc, #80]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002cce:	2202      	movs	r2, #2
 8002cd0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002cd4:	e08d      	b.n	8002df2 <Board1_Routine_manager+0x3da>
          b = Board1_Near_Obstacle();
 8002cd6:	f7ff f933 	bl	8001f40 <Board1_Near_Obstacle>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d021      	beq.n	8002d28 <Board1_Routine_manager+0x310>
            Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002ce4:	4b0e      	ldr	r3, [pc, #56]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board1_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 8002cec:	4b0c      	ldr	r3, [pc, #48]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002cee:	2203      	movs	r2, #3
 8002cf0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.angle = 0.0F;
 8002cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002cf6:	f04f 0200 	mov.w	r2, #0
 8002cfa:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 8002cfe:	4b08      	ldr	r3, [pc, #32]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002d00:	f04f 0200 	mov.w	r2, #0
 8002d04:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002d08:	4b05      	ldr	r3, [pc, #20]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
            Board1_Stop_Motors();
 8002d10:	f7fe ffda 	bl	8001cc8 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 8002d14:	4b02      	ldr	r3, [pc, #8]	@ (8002d20 <Board1_Routine_manager+0x308>)
 8002d16:	2202      	movs	r2, #2
 8002d18:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002d1c:	e069      	b.n	8002df2 <Board1_Routine_manager+0x3da>
 8002d1e:	bf00      	nop
 8002d20:	20000248 	.word	0x20000248
 8002d24:	43340000 	.word	0x43340000
            b = Board1_Mov_Obs_Right();
 8002d28:	f7ff fe42 	bl	80029b0 <Board1_Mov_Obs_Right>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d01c      	beq.n	8002d70 <Board1_Routine_manager+0x358>
              Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002d36:	4b33      	ldr	r3, [pc, #204]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
              Board1_DW.is_Normal_voltage = IN_Moving_obstacle_from_right_r;
 8002d3e:	4b31      	ldr	r3, [pc, #196]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002d40:	2206      	movs	r2, #6
 8002d42:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
              Board1_DW.angle = 0.0F;
 8002d46:	4b2f      	ldr	r3, [pc, #188]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002d48:	f04f 0200 	mov.w	r2, #0
 8002d4c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
              Board1_DW.prevYaw = 0.0F;
 8002d50:	4b2c      	ldr	r3, [pc, #176]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002d52:	f04f 0200 	mov.w	r2, #0
 8002d56:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
              Board1_DW.is_Moving_obstacle_from_right_r =
 8002d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
              Board1_Stop_Motors();
 8002d62:	f7fe ffb1 	bl	8001cc8 <Board1_Stop_Motors>
              Board1_DW.decision.brk_mode = NORMAL;
 8002d66:	4b27      	ldr	r3, [pc, #156]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002d68:	2201      	movs	r2, #1
 8002d6a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002d6e:	e040      	b.n	8002df2 <Board1_Routine_manager+0x3da>
              b = Board1_Mov_Obs_Left();
 8002d70:	f7ff fe38 	bl	80029e4 <Board1_Mov_Obs_Left>
 8002d74:	4603      	mov	r3, r0
 8002d76:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8002d78:	79fb      	ldrb	r3, [r7, #7]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d01c      	beq.n	8002db8 <Board1_Routine_manager+0x3a0>
                Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002d7e:	4b21      	ldr	r3, [pc, #132]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
                Board1_DW.is_Normal_voltage = IN_Moving_obstacle_from_left_ro;
 8002d86:	4b1f      	ldr	r3, [pc, #124]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002d88:	2205      	movs	r2, #5
 8002d8a:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
                Board1_DW.angle = 0.0F;
 8002d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002d90:	f04f 0200 	mov.w	r2, #0
 8002d94:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board1_DW.prevYaw = 0.0F;
 8002d98:	4b1a      	ldr	r3, [pc, #104]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002d9a:	f04f 0200 	mov.w	r2, #0
 8002d9e:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board1_DW.is_Moving_obstacle_from_left_ro =
 8002da2:	4b18      	ldr	r3, [pc, #96]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002da4:	2202      	movs	r2, #2
 8002da6:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
                Board1_Stop_Motors();
 8002daa:	f7fe ff8d 	bl	8001cc8 <Board1_Stop_Motors>
                Board1_DW.decision.brk_mode = NORMAL;
 8002dae:	4b15      	ldr	r3, [pc, #84]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002db6:	e01c      	b.n	8002df2 <Board1_Routine_manager+0x3da>
              } else if (Board1_DW.is_Stop_slow_routine == Board1_IN_Stop_slow)
 8002db8:	4b12      	ldr	r3, [pc, #72]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002dba:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d117      	bne.n	8002df2 <Board1_Routine_manager+0x3da>
                b = Board1_Is_Rover_Stationary();
 8002dc2:	f7fe feb1 	bl	8001b28 <Board1_Is_Rover_Stationary>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	71fb      	strb	r3, [r7, #7]
                if (b) {
 8002dca:	79fb      	ldrb	r3, [r7, #7]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d010      	beq.n	8002df2 <Board1_Routine_manager+0x3da>
                  Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
                  Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8002e04 <Board1_Routine_manager+0x3ec>)
 8002dda:	2208      	movs	r2, #8
 8002ddc:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002de0:	e007      	b.n	8002df2 <Board1_Routine_manager+0x3da>
        break;
 8002de2:	bf00      	nop
 8002de4:	e009      	b.n	8002dfa <Board1_Routine_manager+0x3e2>
        break;
 8002de6:	bf00      	nop
 8002de8:	e007      	b.n	8002dfa <Board1_Routine_manager+0x3e2>
        break;
 8002dea:	bf00      	nop
 8002dec:	e005      	b.n	8002dfa <Board1_Routine_manager+0x3e2>
        break;
 8002dee:	bf00      	nop
 8002df0:	e003      	b.n	8002dfa <Board1_Routine_manager+0x3e2>
        break;
 8002df2:	bf00      	nop
    break;
 8002df4:	e001      	b.n	8002dfa <Board1_Routine_manager+0x3e2>
    break;
 8002df6:	bf00      	nop
 8002df8:	e000      	b.n	8002dfc <Board1_Routine_manager+0x3e4>
    break;
 8002dfa:	bf00      	nop
}
 8002dfc:	bf00      	nop
 8002dfe:	3708      	adds	r7, #8
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	20000248 	.word	0x20000248

08002e08 <Board1_Lights_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Lights_B_Pressed(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8002e0e:	4b12      	ldr	r3, [pc, #72]	@ (8002e58 <Board1_Lights_B_Pressed+0x50>)
 8002e10:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002e14:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d002      	beq.n	8002e22 <Board1_Lights_B_Pressed+0x1a>
    y = false;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	71fb      	strb	r3, [r7, #7]
 8002e20:	e013      	b.n	8002e4a <Board1_Lights_B_Pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 8002e22:	4b0d      	ldr	r3, [pc, #52]	@ (8002e58 <Board1_Lights_B_Pressed+0x50>)
 8002e24:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d006      	beq.n	8002e3a <Board1_Lights_B_Pressed+0x32>
         (!Board1_DW.prev_r_stick_button));
 8002e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8002e58 <Board1_Lights_B_Pressed+0x50>)
 8002e2e:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d101      	bne.n	8002e3a <Board1_Lights_B_Pressed+0x32>
 8002e36:	2301      	movs	r3, #1
 8002e38:	e000      	b.n	8002e3c <Board1_Lights_B_Pressed+0x34>
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_r_stick_button =
      Board1_DW.global_state.stateB2.r_stick_button;
 8002e3e:	4b06      	ldr	r3, [pc, #24]	@ (8002e58 <Board1_Lights_B_Pressed+0x50>)
 8002e40:	f893 2062 	ldrb.w	r2, [r3, #98]	@ 0x62
    Board1_DW.prev_r_stick_button =
 8002e44:	4b04      	ldr	r3, [pc, #16]	@ (8002e58 <Board1_Lights_B_Pressed+0x50>)
 8002e46:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
  }

  return y;
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr
 8002e58:	20000248 	.word	0x20000248

08002e5c <Board1_Update_Rover_Lights>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Rover_Lights(boolean_T white_led_when_stopped)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b089      	sub	sp, #36	@ 0x24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	4603      	mov	r3, r0
 8002e64:	71fb      	strb	r3, [r7, #7]
  boolean_T x[4];
  if (Board1_DW.decision.brk_mode != NONE) {
 8002e66:	4bb0      	ldr	r3, [pc, #704]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002e68:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d010      	beq.n	8002e92 <Board1_Update_Rover_Lights+0x36>
    Board1_DW.decision.led_A = WHITE;
 8002e70:	4bad      	ldr	r3, [pc, #692]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 8002e78:	4bab      	ldr	r3, [pc, #684]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = BRAKING_LIGHT;
 8002e80:	4ba9      	ldr	r3, [pc, #676]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002e82:	2202      	movs	r2, #2
 8002e84:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board1_DW.decision.rear_sign = WHITE;
 8002e88:	4ba7      	ldr	r3, [pc, #668]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
          Board1_DW.decision.rear_sign = WHITE;
        }
      }
    }
  }
}
 8002e90:	e1ea      	b.n	8003268 <Board1_Update_Rover_Lights+0x40c>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F <
 8002e92:	4ba5      	ldr	r3, [pc, #660]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002e94:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002e98:	4ba3      	ldr	r3, [pc, #652]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002e9a:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002e9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ea2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002ea6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002eaa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb2:	d521      	bpl.n	8002ef8 <Board1_Update_Rover_Lights+0x9c>
              0.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 8002eb4:	4b9c      	ldr	r3, [pc, #624]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002eb6:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002eba:	4b9b      	ldr	r3, [pc, #620]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002ebc:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002ec0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ec4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002ec8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ecc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed4:	dd10      	ble.n	8002ef8 <Board1_Update_Rover_Lights+0x9c>
    Board1_DW.decision.led_A = BLINKING_RED;
 8002ed6:	4b94      	ldr	r3, [pc, #592]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002ed8:	2203      	movs	r2, #3
 8002eda:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 8002ede:	4b92      	ldr	r3, [pc, #584]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_LEFT;
 8002ee6:	4b90      	ldr	r3, [pc, #576]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002ee8:	2204      	movs	r2, #4
 8002eea:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board1_DW.decision.rear_sign = WHITE;
 8002eee:	4b8e      	ldr	r3, [pc, #568]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002ef6:	e1b7      	b.n	8003268 <Board1_Update_Rover_Lights+0x40c>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F >
 8002ef8:	4b8b      	ldr	r3, [pc, #556]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002efa:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002efe:	4b8a      	ldr	r3, [pc, #552]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002f00:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002f04:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f08:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002f0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f18:	dd21      	ble.n	8002f5e <Board1_Update_Rover_Lights+0x102>
              0.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 8002f1a:	4b83      	ldr	r3, [pc, #524]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002f1c:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002f20:	4b81      	ldr	r3, [pc, #516]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002f22:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002f26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f2a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002f2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f3a:	d510      	bpl.n	8002f5e <Board1_Update_Rover_Lights+0x102>
    Board1_DW.decision.led_A = WHITE;
 8002f3c:	4b7a      	ldr	r3, [pc, #488]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = BLINKING_RED;
 8002f44:	4b78      	ldr	r3, [pc, #480]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002f46:	2203      	movs	r2, #3
 8002f48:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_RIGHT;
 8002f4c:	4b76      	ldr	r3, [pc, #472]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002f4e:	2205      	movs	r2, #5
 8002f50:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board1_DW.decision.rear_sign = WHITE;
 8002f54:	4b74      	ldr	r3, [pc, #464]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002f5c:	e184      	b.n	8003268 <Board1_Update_Rover_Lights+0x40c>
    left_ref = (Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F;
 8002f5e:	4b72      	ldr	r3, [pc, #456]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002f60:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002f64:	4b70      	ldr	r3, [pc, #448]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002f66:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002f6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f6e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002f72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f76:	edc7 7a04 	vstr	s15, [r7, #16]
    right_ref = (Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) / 2.0F;
 8002f7a:	4b6b      	ldr	r3, [pc, #428]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002f7c:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002f80:	4b69      	ldr	r3, [pc, #420]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002f82:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002f86:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f8a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002f8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f92:	edc7 7a03 	vstr	s15, [r7, #12]
    e_y = ((left_ref > 0.0F) && (right_ref > 0.0F));
 8002f96:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f9a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fa2:	dd08      	ble.n	8002fb6 <Board1_Update_Rover_Lights+0x15a>
 8002fa4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fa8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fb0:	dd01      	ble.n	8002fb6 <Board1_Update_Rover_Lights+0x15a>
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e000      	b.n	8002fb8 <Board1_Update_Rover_Lights+0x15c>
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	77fb      	strb	r3, [r7, #31]
    if (e_y && (right_ref - left_ref > Board1_TURN_THRESHOLD)) {
 8002fba:	7ffb      	ldrb	r3, [r7, #31]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d01d      	beq.n	8002ffc <Board1_Update_Rover_Lights+0x1a0>
 8002fc0:	ed97 7a03 	vldr	s14, [r7, #12]
 8002fc4:	edd7 7a04 	vldr	s15, [r7, #16]
 8002fc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fcc:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002fd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fd8:	dd10      	ble.n	8002ffc <Board1_Update_Rover_Lights+0x1a0>
      Board1_DW.decision.led_A = BLINKING_RED;
 8002fda:	4b53      	ldr	r3, [pc, #332]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002fdc:	2203      	movs	r2, #3
 8002fde:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = WHITE;
 8002fe2:	4b51      	ldr	r3, [pc, #324]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_LEFT;
 8002fea:	4b4f      	ldr	r3, [pc, #316]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002fec:	2204      	movs	r2, #4
 8002fee:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
      Board1_DW.decision.rear_sign = WHITE;
 8002ff2:	4b4d      	ldr	r3, [pc, #308]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002ffa:	e135      	b.n	8003268 <Board1_Update_Rover_Lights+0x40c>
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 8002ffc:	7ffb      	ldrb	r3, [r7, #31]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d031      	beq.n	8003066 <Board1_Update_Rover_Lights+0x20a>
 8003002:	4b49      	ldr	r3, [pc, #292]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8003004:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003008:	4b47      	ldr	r3, [pc, #284]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 800300a:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 800300e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003012:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003016:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                       2.0F - (Board1_DW.decision.rif_FB +
 800301a:	4b43      	ldr	r3, [pc, #268]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 800301c:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 8003020:	4b41      	ldr	r3, [pc, #260]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8003022:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
                       2.0F - (Board1_DW.decision.rif_FB +
 8003026:	ee76 6aa7 	vadd.f32	s13, s13, s15
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 800302a:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800302e:	eec6 7a86 	vdiv.f32	s15, s13, s12
                       2.0F - (Board1_DW.decision.rif_FB +
 8003032:	ee77 7a67 	vsub.f32	s15, s14, s15
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 8003036:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800303a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800303e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003042:	dd10      	ble.n	8003066 <Board1_Update_Rover_Lights+0x20a>
      Board1_DW.decision.led_A = WHITE;
 8003044:	4b38      	ldr	r3, [pc, #224]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8003046:	2201      	movs	r2, #1
 8003048:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = BLINKING_RED;
 800304c:	4b36      	ldr	r3, [pc, #216]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 800304e:	2203      	movs	r2, #3
 8003050:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_RIGHT;
 8003054:	4b34      	ldr	r3, [pc, #208]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8003056:	2205      	movs	r2, #5
 8003058:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
      Board1_DW.decision.rear_sign = WHITE;
 800305c:	4b32      	ldr	r3, [pc, #200]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 800305e:	2201      	movs	r2, #1
 8003060:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8003064:	e100      	b.n	8003268 <Board1_Update_Rover_Lights+0x40c>
      x[0] = (Board1_DW.decision.rif_FA < 0.0F);
 8003066:	4b30      	ldr	r3, [pc, #192]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8003068:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 800306c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003074:	bf4c      	ite	mi
 8003076:	2301      	movmi	r3, #1
 8003078:	2300      	movpl	r3, #0
 800307a:	b2db      	uxtb	r3, r3
 800307c:	723b      	strb	r3, [r7, #8]
      x[1] = (Board1_DW.decision.rif_FB < 0.0F);
 800307e:	4b2a      	ldr	r3, [pc, #168]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8003080:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003084:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800308c:	bf4c      	ite	mi
 800308e:	2301      	movmi	r3, #1
 8003090:	2300      	movpl	r3, #0
 8003092:	b2db      	uxtb	r3, r3
 8003094:	727b      	strb	r3, [r7, #9]
      x[2] = (Board1_DW.decision.rif_BA < 0.0F);
 8003096:	4b24      	ldr	r3, [pc, #144]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8003098:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 800309c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030a4:	bf4c      	ite	mi
 80030a6:	2301      	movmi	r3, #1
 80030a8:	2300      	movpl	r3, #0
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	72bb      	strb	r3, [r7, #10]
      x[3] = (Board1_DW.decision.rif_BB < 0.0F);
 80030ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 80030b0:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80030b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030bc:	bf4c      	ite	mi
 80030be:	2301      	movmi	r3, #1
 80030c0:	2300      	movpl	r3, #0
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	72fb      	strb	r3, [r7, #11]
      e_y = true;
 80030c6:	2301      	movs	r3, #1
 80030c8:	77fb      	strb	r3, [r7, #31]
      k = 0;
 80030ca:	2300      	movs	r3, #0
 80030cc:	61bb      	str	r3, [r7, #24]
      exitg1 = false;
 80030ce:	2300      	movs	r3, #0
 80030d0:	75fb      	strb	r3, [r7, #23]
      while ((!exitg1) && (k < 4)) {
 80030d2:	e00e      	b.n	80030f2 <Board1_Update_Rover_Lights+0x296>
        if (!x[k]) {
 80030d4:	f107 0208 	add.w	r2, r7, #8
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	4413      	add	r3, r2
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d104      	bne.n	80030ec <Board1_Update_Rover_Lights+0x290>
          e_y = false;
 80030e2:	2300      	movs	r3, #0
 80030e4:	77fb      	strb	r3, [r7, #31]
          exitg1 = true;
 80030e6:	2301      	movs	r3, #1
 80030e8:	75fb      	strb	r3, [r7, #23]
 80030ea:	e002      	b.n	80030f2 <Board1_Update_Rover_Lights+0x296>
          k++;
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	3301      	adds	r3, #1
 80030f0:	61bb      	str	r3, [r7, #24]
      while ((!exitg1) && (k < 4)) {
 80030f2:	7dfb      	ldrb	r3, [r7, #23]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d102      	bne.n	80030fe <Board1_Update_Rover_Lights+0x2a2>
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	2b03      	cmp	r3, #3
 80030fc:	ddea      	ble.n	80030d4 <Board1_Update_Rover_Lights+0x278>
      if (e_y) {
 80030fe:	7ffb      	ldrb	r3, [r7, #31]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d013      	beq.n	800312c <Board1_Update_Rover_Lights+0x2d0>
        Board1_DW.decision.led_A = WHITE;
 8003104:	4b08      	ldr	r3, [pc, #32]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
        Board1_DW.decision.led_B = WHITE;
 800310c:	4b06      	ldr	r3, [pc, #24]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 800310e:	2201      	movs	r2, #1
 8003110:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
        Board1_DW.decision.rear_led = BACKWARD_LIGHTS;
 8003114:	4b04      	ldr	r3, [pc, #16]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 8003116:	2203      	movs	r2, #3
 8003118:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
        Board1_DW.decision.rear_sign = WHITE;
 800311c:	4b02      	ldr	r3, [pc, #8]	@ (8003128 <Board1_Update_Rover_Lights+0x2cc>)
 800311e:	2201      	movs	r2, #1
 8003120:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8003124:	e0a0      	b.n	8003268 <Board1_Update_Rover_Lights+0x40c>
 8003126:	bf00      	nop
 8003128:	20000248 	.word	0x20000248
        x[0] = (Board1_DW.decision.rif_FA > 0.0F);
 800312c:	4b51      	ldr	r3, [pc, #324]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 800312e:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003132:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800313a:	bfcc      	ite	gt
 800313c:	2301      	movgt	r3, #1
 800313e:	2300      	movle	r3, #0
 8003140:	b2db      	uxtb	r3, r3
 8003142:	723b      	strb	r3, [r7, #8]
        x[1] = (Board1_DW.decision.rif_FB > 0.0F);
 8003144:	4b4b      	ldr	r3, [pc, #300]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 8003146:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800314a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800314e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003152:	bfcc      	ite	gt
 8003154:	2301      	movgt	r3, #1
 8003156:	2300      	movle	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	727b      	strb	r3, [r7, #9]
        x[2] = (Board1_DW.decision.rif_BA > 0.0F);
 800315c:	4b45      	ldr	r3, [pc, #276]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 800315e:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003162:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800316a:	bfcc      	ite	gt
 800316c:	2301      	movgt	r3, #1
 800316e:	2300      	movle	r3, #0
 8003170:	b2db      	uxtb	r3, r3
 8003172:	72bb      	strb	r3, [r7, #10]
        x[3] = (Board1_DW.decision.rif_BB > 0.0F);
 8003174:	4b3f      	ldr	r3, [pc, #252]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 8003176:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800317a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800317e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003182:	bfcc      	ite	gt
 8003184:	2301      	movgt	r3, #1
 8003186:	2300      	movle	r3, #0
 8003188:	b2db      	uxtb	r3, r3
 800318a:	72fb      	strb	r3, [r7, #11]
        e_y = true;
 800318c:	2301      	movs	r3, #1
 800318e:	77fb      	strb	r3, [r7, #31]
        k = 0;
 8003190:	2300      	movs	r3, #0
 8003192:	61bb      	str	r3, [r7, #24]
        exitg1 = false;
 8003194:	2300      	movs	r3, #0
 8003196:	75fb      	strb	r3, [r7, #23]
        while ((!exitg1) && (k < 4)) {
 8003198:	e00e      	b.n	80031b8 <Board1_Update_Rover_Lights+0x35c>
          if (!x[k]) {
 800319a:	f107 0208 	add.w	r2, r7, #8
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	4413      	add	r3, r2
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d104      	bne.n	80031b2 <Board1_Update_Rover_Lights+0x356>
            e_y = false;
 80031a8:	2300      	movs	r3, #0
 80031aa:	77fb      	strb	r3, [r7, #31]
            exitg1 = true;
 80031ac:	2301      	movs	r3, #1
 80031ae:	75fb      	strb	r3, [r7, #23]
 80031b0:	e002      	b.n	80031b8 <Board1_Update_Rover_Lights+0x35c>
            k++;
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	3301      	adds	r3, #1
 80031b6:	61bb      	str	r3, [r7, #24]
        while ((!exitg1) && (k < 4)) {
 80031b8:	7dfb      	ldrb	r3, [r7, #23]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d102      	bne.n	80031c4 <Board1_Update_Rover_Lights+0x368>
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	2b03      	cmp	r3, #3
 80031c2:	ddea      	ble.n	800319a <Board1_Update_Rover_Lights+0x33e>
        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 80031c4:	7ffb      	ldrb	r3, [r7, #31]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d031      	beq.n	800322e <Board1_Update_Rover_Lights+0x3d2>
 80031ca:	4b2a      	ldr	r3, [pc, #168]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 80031cc:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80031d0:	4b28      	ldr	r3, [pc, #160]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 80031d2:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80031d6:	eeb4 7a67 	vcmp.f32	s14, s15
 80031da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031de:	d126      	bne.n	800322e <Board1_Update_Rover_Lights+0x3d2>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 80031e0:	4b24      	ldr	r3, [pc, #144]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 80031e2:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80031e6:	4b23      	ldr	r3, [pc, #140]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 80031e8:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 80031ec:	eeb4 7a67 	vcmp.f32	s14, s15
 80031f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031f4:	d11b      	bne.n	800322e <Board1_Update_Rover_Lights+0x3d2>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BB)) {
 80031f6:	4b1f      	ldr	r3, [pc, #124]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 80031f8:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80031fc:	4b1d      	ldr	r3, [pc, #116]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 80031fe:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 8003202:	eeb4 7a67 	vcmp.f32	s14, s15
 8003206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800320a:	d110      	bne.n	800322e <Board1_Update_Rover_Lights+0x3d2>
          Board1_DW.decision.led_A = WHITE;
 800320c:	4b19      	ldr	r3, [pc, #100]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 800320e:	2201      	movs	r2, #1
 8003210:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
          Board1_DW.decision.led_B = WHITE;
 8003214:	4b17      	ldr	r3, [pc, #92]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 8003216:	2201      	movs	r2, #1
 8003218:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board1_DW.decision.rear_led = BACKLIGHTS;
 800321c:	4b15      	ldr	r3, [pc, #84]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 800321e:	2201      	movs	r2, #1
 8003220:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
          Board1_DW.decision.rear_sign = WHITE;
 8003224:	4b13      	ldr	r3, [pc, #76]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 8003226:	2201      	movs	r2, #1
 8003228:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 800322c:	e01c      	b.n	8003268 <Board1_Update_Rover_Lights+0x40c>
          if (white_led_when_stopped) {
 800322e:	79fb      	ldrb	r3, [r7, #7]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d008      	beq.n	8003246 <Board1_Update_Rover_Lights+0x3ea>
            Board1_DW.decision.led_A = WHITE;
 8003234:	4b0f      	ldr	r3, [pc, #60]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = WHITE;
 800323c:	4b0d      	ldr	r3, [pc, #52]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 800323e:	2201      	movs	r2, #1
 8003240:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
 8003244:	e007      	b.n	8003256 <Board1_Update_Rover_Lights+0x3fa>
            Board1_DW.decision.led_A = OFF;
 8003246:	4b0b      	ldr	r3, [pc, #44]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = OFF;
 800324e:	4b09      	ldr	r3, [pc, #36]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 8003250:	2200      	movs	r2, #0
 8003252:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board1_DW.decision.rear_led = BACKLIGHTS;
 8003256:	4b07      	ldr	r3, [pc, #28]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 8003258:	2201      	movs	r2, #1
 800325a:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
          Board1_DW.decision.rear_sign = WHITE;
 800325e:	4b05      	ldr	r3, [pc, #20]	@ (8003274 <Board1_Update_Rover_Lights+0x418>)
 8003260:	2201      	movs	r2, #1
 8003262:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8003266:	e7ff      	b.n	8003268 <Board1_Update_Rover_Lights+0x40c>
 8003268:	bf00      	nop
 800326a:	3724      	adds	r7, #36	@ 0x24
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr
 8003274:	20000248 	.word	0x20000248

08003278 <Board1_Mode_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mode_B_Pressed(void)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 800327e:	4b12      	ldr	r3, [pc, #72]	@ (80032c8 <Board1_Mode_B_Pressed+0x50>)
 8003280:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003284:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003288:	4293      	cmp	r3, r2
 800328a:	d002      	beq.n	8003292 <Board1_Mode_B_Pressed+0x1a>
    y = false;
 800328c:	2300      	movs	r3, #0
 800328e:	71fb      	strb	r3, [r7, #7]
 8003290:	e013      	b.n	80032ba <Board1_Mode_B_Pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 8003292:	4b0d      	ldr	r3, [pc, #52]	@ (80032c8 <Board1_Mode_B_Pressed+0x50>)
 8003294:	f893 3063 	ldrb.w	r3, [r3, #99]	@ 0x63
 8003298:	2b00      	cmp	r3, #0
 800329a:	d006      	beq.n	80032aa <Board1_Mode_B_Pressed+0x32>
         (!Board1_DW.prev_l_stick_button));
 800329c:	4b0a      	ldr	r3, [pc, #40]	@ (80032c8 <Board1_Mode_B_Pressed+0x50>)
 800329e:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <Board1_Mode_B_Pressed+0x32>
 80032a6:	2301      	movs	r3, #1
 80032a8:	e000      	b.n	80032ac <Board1_Mode_B_Pressed+0x34>
 80032aa:	2300      	movs	r3, #0
 80032ac:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_l_stick_button =
      Board1_DW.global_state.stateB2.l_stick_button;
 80032ae:	4b06      	ldr	r3, [pc, #24]	@ (80032c8 <Board1_Mode_B_Pressed+0x50>)
 80032b0:	f893 2063 	ldrb.w	r2, [r3, #99]	@ 0x63
    Board1_DW.prev_l_stick_button =
 80032b4:	4b04      	ldr	r3, [pc, #16]	@ (80032c8 <Board1_Mode_B_Pressed+0x50>)
 80032b6:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
  }

  return y;
 80032ba:	79fb      	ldrb	r3, [r7, #7]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr
 80032c8:	20000248 	.word	0x20000248

080032cc <Board1_Actions>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Actions(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Routine_manager != 0) {
 80032d2:	4ba9      	ldr	r3, [pc, #676]	@ (8003578 <Board1_Actions+0x2ac>)
 80032d4:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d001      	beq.n	80032e0 <Board1_Actions+0x14>
    Board1_Routine_manager();
 80032dc:	f7ff fb9c 	bl	8002a18 <Board1_Routine_manager>
  }

  if (Board1_DW.is_active_Lights_manager != 0) {
 80032e0:	4ba5      	ldr	r3, [pc, #660]	@ (8003578 <Board1_Actions+0x2ac>)
 80032e2:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	f000 80a5 	beq.w	8003436 <Board1_Actions+0x16a>
    switch (Board1_DW.is_Lights_manager) {
 80032ec:	4ba2      	ldr	r3, [pc, #648]	@ (8003578 <Board1_Actions+0x2ac>)
 80032ee:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d002      	beq.n	80032fc <Board1_Actions+0x30>
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d022      	beq.n	8003340 <Board1_Actions+0x74>
 80032fa:	e09c      	b.n	8003436 <Board1_Actions+0x16a>
     case Board1_IN_Critical_voltage:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80032fc:	4b9e      	ldr	r3, [pc, #632]	@ (8003578 <Board1_Actions+0x2ac>)
 80032fe:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003302:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003306:	4293      	cmp	r3, r2
 8003308:	d109      	bne.n	800331e <Board1_Actions+0x52>
        b = !Board1_Critical_Voltage();
 800330a:	f7fe fbf7 	bl	8001afc <Board1_Critical_Voltage>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	bf0c      	ite	eq
 8003314:	2301      	moveq	r3, #1
 8003316:	2300      	movne	r3, #0
 8003318:	b2db      	uxtb	r3, r3
 800331a:	71fb      	strb	r3, [r7, #7]
 800331c:	e001      	b.n	8003322 <Board1_Actions+0x56>
      } else {
        b = false;
 800331e:	2300      	movs	r3, #0
 8003320:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003322:	79fb      	ldrb	r3, [r7, #7]
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 8083 	beq.w	8003430 <Board1_Actions+0x164>
        Board1_DW.is_Lights_manager = Board1_IN_Normal_voltage;
 800332a:	4b93      	ldr	r3, [pc, #588]	@ (8003578 <Board1_Actions+0x2ac>)
 800332c:	2202      	movs	r2, #2
 800332e:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
        Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_OFF;
 8003332:	4b91      	ldr	r3, [pc, #580]	@ (8003578 <Board1_Actions+0x2ac>)
 8003334:	2202      	movs	r2, #2
 8003336:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        Board1_Rover_Lights_OFF();
 800333a:	f7fd fe63 	bl	8001004 <Board1_Rover_Lights_OFF>
      }
      break;
 800333e:	e077      	b.n	8003430 <Board1_Actions+0x164>

     case Board1_IN_Normal_voltage:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003340:	4b8d      	ldr	r3, [pc, #564]	@ (8003578 <Board1_Actions+0x2ac>)
 8003342:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003346:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800334a:	4293      	cmp	r3, r2
 800334c:	d104      	bne.n	8003358 <Board1_Actions+0x8c>
        b = Board1_Critical_Voltage();
 800334e:	f7fe fbd5 	bl	8001afc <Board1_Critical_Voltage>
 8003352:	4603      	mov	r3, r0
 8003354:	71fb      	strb	r3, [r7, #7]
 8003356:	e001      	b.n	800335c <Board1_Actions+0x90>
      } else {
        b = false;
 8003358:	2300      	movs	r3, #0
 800335a:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 800335c:	79fb      	ldrb	r3, [r7, #7]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d00a      	beq.n	8003378 <Board1_Actions+0xac>
        Board1_DW.is_Normal_voltage_g = Board1_IN_NO_ACTIVE_CHILD;
 8003362:	4b85      	ldr	r3, [pc, #532]	@ (8003578 <Board1_Actions+0x2ac>)
 8003364:	2200      	movs	r2, #0
 8003366:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        Board1_DW.is_Lights_manager = Board1_IN_Critical_voltage;
 800336a:	4b83      	ldr	r3, [pc, #524]	@ (8003578 <Board1_Actions+0x2ac>)
 800336c:	2201      	movs	r2, #1
 800336e:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
        Board1_Rover_Lights_OFF();
 8003372:	f7fd fe47 	bl	8001004 <Board1_Rover_Lights_OFF>
            Board1_Update_Rover_Lights(true);
          }
          break;
        }
      }
      break;
 8003376:	e05d      	b.n	8003434 <Board1_Actions+0x168>
        switch (Board1_DW.is_Normal_voltage_g) {
 8003378:	4b7f      	ldr	r3, [pc, #508]	@ (8003578 <Board1_Actions+0x2ac>)
 800337a:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800337e:	2b03      	cmp	r3, #3
 8003380:	d032      	beq.n	80033e8 <Board1_Actions+0x11c>
 8003382:	2b03      	cmp	r3, #3
 8003384:	dc56      	bgt.n	8003434 <Board1_Actions+0x168>
 8003386:	2b01      	cmp	r3, #1
 8003388:	d002      	beq.n	8003390 <Board1_Actions+0xc4>
 800338a:	2b02      	cmp	r3, #2
 800338c:	d01d      	beq.n	80033ca <Board1_Actions+0xfe>
      break;
 800338e:	e051      	b.n	8003434 <Board1_Actions+0x168>
          b = Board1_Lights_B_Pressed();
 8003390:	f7ff fd3a 	bl	8002e08 <Board1_Lights_B_Pressed>
 8003394:	4603      	mov	r3, r0
 8003396:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d006      	beq.n	80033ac <Board1_Actions+0xe0>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_OFF;
 800339e:	4b76      	ldr	r3, [pc, #472]	@ (8003578 <Board1_Actions+0x2ac>)
 80033a0:	2202      	movs	r2, #2
 80033a2:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_Rover_Lights_OFF();
 80033a6:	f7fd fe2d 	bl	8001004 <Board1_Rover_Lights_OFF>
          break;
 80033aa:	e03b      	b.n	8003424 <Board1_Actions+0x158>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 80033ac:	4b72      	ldr	r3, [pc, #456]	@ (8003578 <Board1_Actions+0x2ac>)
 80033ae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80033b2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d134      	bne.n	8003424 <Board1_Actions+0x158>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_AUTO;
 80033ba:	4b6f      	ldr	r3, [pc, #444]	@ (8003578 <Board1_Actions+0x2ac>)
 80033bc:	2201      	movs	r2, #1
 80033be:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_Update_Rover_Lights(false);
 80033c2:	2000      	movs	r0, #0
 80033c4:	f7ff fd4a 	bl	8002e5c <Board1_Update_Rover_Lights>
          break;
 80033c8:	e02c      	b.n	8003424 <Board1_Actions+0x158>
          b = Board1_Lights_B_Pressed();
 80033ca:	f7ff fd1d 	bl	8002e08 <Board1_Lights_B_Pressed>
 80033ce:	4603      	mov	r3, r0
 80033d0:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80033d2:	79fb      	ldrb	r3, [r7, #7]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d027      	beq.n	8003428 <Board1_Actions+0x15c>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_ON;
 80033d8:	4b67      	ldr	r3, [pc, #412]	@ (8003578 <Board1_Actions+0x2ac>)
 80033da:	2203      	movs	r2, #3
 80033dc:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_Update_Rover_Lights(true);
 80033e0:	2001      	movs	r0, #1
 80033e2:	f7ff fd3b 	bl	8002e5c <Board1_Update_Rover_Lights>
          break;
 80033e6:	e01f      	b.n	8003428 <Board1_Actions+0x15c>
          b = Board1_Lights_B_Pressed();
 80033e8:	f7ff fd0e 	bl	8002e08 <Board1_Lights_B_Pressed>
 80033ec:	4603      	mov	r3, r0
 80033ee:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80033f0:	79fb      	ldrb	r3, [r7, #7]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d007      	beq.n	8003406 <Board1_Actions+0x13a>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_AUTO;
 80033f6:	4b60      	ldr	r3, [pc, #384]	@ (8003578 <Board1_Actions+0x2ac>)
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_Update_Rover_Lights(false);
 80033fe:	2000      	movs	r0, #0
 8003400:	f7ff fd2c 	bl	8002e5c <Board1_Update_Rover_Lights>
          break;
 8003404:	e012      	b.n	800342c <Board1_Actions+0x160>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003406:	4b5c      	ldr	r3, [pc, #368]	@ (8003578 <Board1_Actions+0x2ac>)
 8003408:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800340c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003410:	4293      	cmp	r3, r2
 8003412:	d10b      	bne.n	800342c <Board1_Actions+0x160>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_ON;
 8003414:	4b58      	ldr	r3, [pc, #352]	@ (8003578 <Board1_Actions+0x2ac>)
 8003416:	2203      	movs	r2, #3
 8003418:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_Update_Rover_Lights(true);
 800341c:	2001      	movs	r0, #1
 800341e:	f7ff fd1d 	bl	8002e5c <Board1_Update_Rover_Lights>
          break;
 8003422:	e003      	b.n	800342c <Board1_Actions+0x160>
          break;
 8003424:	bf00      	nop
 8003426:	e005      	b.n	8003434 <Board1_Actions+0x168>
          break;
 8003428:	bf00      	nop
 800342a:	e003      	b.n	8003434 <Board1_Actions+0x168>
          break;
 800342c:	bf00      	nop
      break;
 800342e:	e001      	b.n	8003434 <Board1_Actions+0x168>
      break;
 8003430:	bf00      	nop
 8003432:	e000      	b.n	8003436 <Board1_Actions+0x16a>
      break;
 8003434:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Mode_manager != 0) {
 8003436:	4b50      	ldr	r3, [pc, #320]	@ (8003578 <Board1_Actions+0x2ac>)
 8003438:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 800343c:	2b00      	cmp	r3, #0
 800343e:	f000 808e 	beq.w	800355e <Board1_Actions+0x292>
    switch (Board1_DW.is_Mode_manager) {
 8003442:	4b4d      	ldr	r3, [pc, #308]	@ (8003578 <Board1_Actions+0x2ac>)
 8003444:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8003448:	2b01      	cmp	r3, #1
 800344a:	d002      	beq.n	8003452 <Board1_Actions+0x186>
 800344c:	2b02      	cmp	r3, #2
 800344e:	d023      	beq.n	8003498 <Board1_Actions+0x1cc>
 8003450:	e085      	b.n	800355e <Board1_Actions+0x292>
     case Board1_IN_Critical_voltage:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003452:	4b49      	ldr	r3, [pc, #292]	@ (8003578 <Board1_Actions+0x2ac>)
 8003454:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003458:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800345c:	4293      	cmp	r3, r2
 800345e:	d109      	bne.n	8003474 <Board1_Actions+0x1a8>
        b = !Board1_Critical_Voltage();
 8003460:	f7fe fb4c 	bl	8001afc <Board1_Critical_Voltage>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	bf0c      	ite	eq
 800346a:	2301      	moveq	r3, #1
 800346c:	2300      	movne	r3, #0
 800346e:	b2db      	uxtb	r3, r3
 8003470:	71fb      	strb	r3, [r7, #7]
 8003472:	e001      	b.n	8003478 <Board1_Actions+0x1ac>
      } else {
        b = false;
 8003474:	2300      	movs	r3, #0
 8003476:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003478:	79fb      	ldrb	r3, [r7, #7]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d06c      	beq.n	8003558 <Board1_Actions+0x28c>
        Board1_DW.is_Mode_manager = Board1_IN_Normal_voltage;
 800347e:	4b3e      	ldr	r3, [pc, #248]	@ (8003578 <Board1_Actions+0x2ac>)
 8003480:	2202      	movs	r2, #2
 8003482:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_DEFAULT;
 8003486:	4b3c      	ldr	r3, [pc, #240]	@ (8003578 <Board1_Actions+0x2ac>)
 8003488:	2201      	movs	r2, #1
 800348a:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
        Board1_DW.decision.mode = DEFAULT;
 800348e:	4b3a      	ldr	r3, [pc, #232]	@ (8003578 <Board1_Actions+0x2ac>)
 8003490:	2200      	movs	r2, #0
 8003492:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      }
      break;
 8003496:	e05f      	b.n	8003558 <Board1_Actions+0x28c>

     case Board1_IN_Normal_voltage:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003498:	4b37      	ldr	r3, [pc, #220]	@ (8003578 <Board1_Actions+0x2ac>)
 800349a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800349e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d104      	bne.n	80034b0 <Board1_Actions+0x1e4>
        b = Board1_Critical_Voltage();
 80034a6:	f7fe fb29 	bl	8001afc <Board1_Critical_Voltage>
 80034aa:	4603      	mov	r3, r0
 80034ac:	71fb      	strb	r3, [r7, #7]
 80034ae:	e001      	b.n	80034b4 <Board1_Actions+0x1e8>
      } else {
        b = false;
 80034b0:	2300      	movs	r3, #0
 80034b2:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80034b4:	79fb      	ldrb	r3, [r7, #7]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d00c      	beq.n	80034d4 <Board1_Actions+0x208>
        Board1_DW.is_Normal_voltage_n = Board1_IN_NO_ACTIVE_CHILD;
 80034ba:	4b2f      	ldr	r3, [pc, #188]	@ (8003578 <Board1_Actions+0x2ac>)
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
        Board1_DW.is_Mode_manager = Board1_IN_Critical_voltage;
 80034c2:	4b2d      	ldr	r3, [pc, #180]	@ (8003578 <Board1_Actions+0x2ac>)
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        Board1_DW.decision.mode = ECO;
 80034ca:	4b2b      	ldr	r3, [pc, #172]	@ (8003578 <Board1_Actions+0x2ac>)
 80034cc:	2202      	movs	r2, #2
 80034ce:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            Board1_DW.decision.mode = ECO;
          }
          break;
        }
      }
      break;
 80034d2:	e043      	b.n	800355c <Board1_Actions+0x290>
        switch (Board1_DW.is_Normal_voltage_n) {
 80034d4:	4b28      	ldr	r3, [pc, #160]	@ (8003578 <Board1_Actions+0x2ac>)
 80034d6:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 80034da:	2b03      	cmp	r3, #3
 80034dc:	d026      	beq.n	800352c <Board1_Actions+0x260>
 80034de:	2b03      	cmp	r3, #3
 80034e0:	dc3c      	bgt.n	800355c <Board1_Actions+0x290>
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d002      	beq.n	80034ec <Board1_Actions+0x220>
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d010      	beq.n	800350c <Board1_Actions+0x240>
      break;
 80034ea:	e037      	b.n	800355c <Board1_Actions+0x290>
          b = Board1_Mode_B_Pressed();
 80034ec:	f7ff fec4 	bl	8003278 <Board1_Mode_B_Pressed>
 80034f0:	4603      	mov	r3, r0
 80034f2:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80034f4:	79fb      	ldrb	r3, [r7, #7]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d028      	beq.n	800354c <Board1_Actions+0x280>
            Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_SPORT;
 80034fa:	4b1f      	ldr	r3, [pc, #124]	@ (8003578 <Board1_Actions+0x2ac>)
 80034fc:	2203      	movs	r2, #3
 80034fe:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            Board1_DW.decision.mode = SPORT;
 8003502:	4b1d      	ldr	r3, [pc, #116]	@ (8003578 <Board1_Actions+0x2ac>)
 8003504:	2201      	movs	r2, #1
 8003506:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 800350a:	e01f      	b.n	800354c <Board1_Actions+0x280>
          b = Board1_Mode_B_Pressed();
 800350c:	f7ff feb4 	bl	8003278 <Board1_Mode_B_Pressed>
 8003510:	4603      	mov	r3, r0
 8003512:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003514:	79fb      	ldrb	r3, [r7, #7]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d01a      	beq.n	8003550 <Board1_Actions+0x284>
            Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_DEFAULT;
 800351a:	4b17      	ldr	r3, [pc, #92]	@ (8003578 <Board1_Actions+0x2ac>)
 800351c:	2201      	movs	r2, #1
 800351e:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            Board1_DW.decision.mode = DEFAULT;
 8003522:	4b15      	ldr	r3, [pc, #84]	@ (8003578 <Board1_Actions+0x2ac>)
 8003524:	2200      	movs	r2, #0
 8003526:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 800352a:	e011      	b.n	8003550 <Board1_Actions+0x284>
          b = Board1_Mode_B_Pressed();
 800352c:	f7ff fea4 	bl	8003278 <Board1_Mode_B_Pressed>
 8003530:	4603      	mov	r3, r0
 8003532:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003534:	79fb      	ldrb	r3, [r7, #7]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00c      	beq.n	8003554 <Board1_Actions+0x288>
            Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_ECO;
 800353a:	4b0f      	ldr	r3, [pc, #60]	@ (8003578 <Board1_Actions+0x2ac>)
 800353c:	2202      	movs	r2, #2
 800353e:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            Board1_DW.decision.mode = ECO;
 8003542:	4b0d      	ldr	r3, [pc, #52]	@ (8003578 <Board1_Actions+0x2ac>)
 8003544:	2202      	movs	r2, #2
 8003546:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 800354a:	e003      	b.n	8003554 <Board1_Actions+0x288>
          break;
 800354c:	bf00      	nop
 800354e:	e005      	b.n	800355c <Board1_Actions+0x290>
          break;
 8003550:	bf00      	nop
 8003552:	e003      	b.n	800355c <Board1_Actions+0x290>
          break;
 8003554:	bf00      	nop
      break;
 8003556:	e001      	b.n	800355c <Board1_Actions+0x290>
      break;
 8003558:	bf00      	nop
 800355a:	e000      	b.n	800355e <Board1_Actions+0x292>
      break;
 800355c:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Relay_manager != 0) {
 800355e:	4b06      	ldr	r3, [pc, #24]	@ (8003578 <Board1_Actions+0x2ac>)
 8003560:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8003564:	2b00      	cmp	r3, #0
 8003566:	d045      	beq.n	80035f4 <Board1_Actions+0x328>
    switch (Board1_DW.is_Relay_manager) {
 8003568:	4b03      	ldr	r3, [pc, #12]	@ (8003578 <Board1_Actions+0x2ac>)
 800356a:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 800356e:	2b01      	cmp	r3, #1
 8003570:	d004      	beq.n	800357c <Board1_Actions+0x2b0>
 8003572:	2b02      	cmp	r3, #2
 8003574:	d021      	beq.n	80035ba <Board1_Actions+0x2ee>
        Board1_DW.decision.relay = false;
      }
      break;
    }
  }
}
 8003576:	e03d      	b.n	80035f4 <Board1_Actions+0x328>
 8003578:	20000248 	.word	0x20000248
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 800357c:	4b1f      	ldr	r3, [pc, #124]	@ (80035fc <Board1_Actions+0x330>)
 800357e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003582:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003586:	4293      	cmp	r3, r2
 8003588:	d109      	bne.n	800359e <Board1_Actions+0x2d2>
        b = !Board1_Critical_Voltage();
 800358a:	f7fe fab7 	bl	8001afc <Board1_Critical_Voltage>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	bf0c      	ite	eq
 8003594:	2301      	moveq	r3, #1
 8003596:	2300      	movne	r3, #0
 8003598:	b2db      	uxtb	r3, r3
 800359a:	71fb      	strb	r3, [r7, #7]
 800359c:	e001      	b.n	80035a2 <Board1_Actions+0x2d6>
        b = false;
 800359e:	2300      	movs	r3, #0
 80035a0:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80035a2:	79fb      	ldrb	r3, [r7, #7]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d022      	beq.n	80035ee <Board1_Actions+0x322>
        Board1_DW.is_Relay_manager = Board1_IN_Normal_voltage;
 80035a8:	4b14      	ldr	r3, [pc, #80]	@ (80035fc <Board1_Actions+0x330>)
 80035aa:	2202      	movs	r2, #2
 80035ac:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        Board1_DW.decision.relay = true;
 80035b0:	4b12      	ldr	r3, [pc, #72]	@ (80035fc <Board1_Actions+0x330>)
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 80035b8:	e019      	b.n	80035ee <Board1_Actions+0x322>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80035ba:	4b10      	ldr	r3, [pc, #64]	@ (80035fc <Board1_Actions+0x330>)
 80035bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80035c0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d104      	bne.n	80035d2 <Board1_Actions+0x306>
        b = Board1_Critical_Voltage();
 80035c8:	f7fe fa98 	bl	8001afc <Board1_Critical_Voltage>
 80035cc:	4603      	mov	r3, r0
 80035ce:	71fb      	strb	r3, [r7, #7]
 80035d0:	e001      	b.n	80035d6 <Board1_Actions+0x30a>
        b = false;
 80035d2:	2300      	movs	r3, #0
 80035d4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80035d6:	79fb      	ldrb	r3, [r7, #7]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d00a      	beq.n	80035f2 <Board1_Actions+0x326>
        Board1_DW.is_Relay_manager = Board1_IN_Critical_voltage;
 80035dc:	4b07      	ldr	r3, [pc, #28]	@ (80035fc <Board1_Actions+0x330>)
 80035de:	2201      	movs	r2, #1
 80035e0:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        Board1_DW.decision.relay = false;
 80035e4:	4b05      	ldr	r3, [pc, #20]	@ (80035fc <Board1_Actions+0x330>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 80035ec:	e001      	b.n	80035f2 <Board1_Actions+0x326>
      break;
 80035ee:	bf00      	nop
 80035f0:	e000      	b.n	80035f4 <Board1_Actions+0x328>
      break;
 80035f2:	bf00      	nop
}
 80035f4:	bf00      	nop
 80035f6:	3708      	adds	r7, #8
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	20000248 	.word	0x20000248

08003600 <Board1_Receive_decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_decision(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_Is_Rx_Finished();
 8003606:	f7fd fde9 	bl	80011dc <Board1_Is_Rx_Finished>
 800360a:	4603      	mov	r3, r0
 800360c:	71fb      	strb	r3, [r7, #7]
  if (b) {
 800360e:	79fb      	ldrb	r3, [r7, #7]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d036      	beq.n	8003682 <Board1_Receive_decision+0x82>
    b = Board_Verify_Decision_Integrity();
 8003614:	f7fe fa68 	bl	8001ae8 <Board_Verify_Decision_Integrity>
 8003618:	4603      	mov	r3, r0
 800361a:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d020      	beq.n	8003664 <Board1_Receive_decision+0x64>
      b_previousEvent = Board1_DW.sfEvent;
 8003622:	4b28      	ldr	r3, [pc, #160]	@ (80036c4 <Board1_Receive_decision+0xc4>)
 8003624:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003628:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 800362a:	4b26      	ldr	r3, [pc, #152]	@ (80036c4 <Board1_Receive_decision+0xc4>)
 800362c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003630:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Actions != 0) {
 8003634:	4b23      	ldr	r3, [pc, #140]	@ (80036c4 <Board1_Receive_decision+0xc4>)
 8003636:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <Board1_Receive_decision+0x42>
        Board1_Actions();
 800363e:	f7ff fe45 	bl	80032cc <Board1_Actions>
      }

      Board1_DW.sfEvent = b_previousEvent;
 8003642:	4a20      	ldr	r2, [pc, #128]	@ (80036c4 <Board1_Receive_decision+0xc4>)
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board1_DW.is_Supervisor = Board1_IN_Decision_received;
 800364a:	4b1e      	ldr	r3, [pc, #120]	@ (80036c4 <Board1_Receive_decision+0xc4>)
 800364c:	2201      	movs	r2, #1
 800364e:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_setSTalk();
 8003652:	f7fd fdb0 	bl	80011b6 <Board1_setSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8003656:	f7fd fdba 	bl	80011ce <Board1_Get_Timestamp>
 800365a:	4603      	mov	r3, r0
 800365c:	4a19      	ldr	r2, [pc, #100]	@ (80036c4 <Board1_Receive_decision+0xc4>)
 800365e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 8003662:	e02b      	b.n	80036bc <Board1_Receive_decision+0xbc>
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 8003664:	4b17      	ldr	r3, [pc, #92]	@ (80036c4 <Board1_Receive_decision+0xc4>)
 8003666:	2206      	movs	r2, #6
 8003668:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Wait_Decision();
 800366c:	f7fe f95a 	bl	8001924 <Board1_Wait_Decision>
      Board1_resetSTalk();
 8003670:	f7fd fdd4 	bl	800121c <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8003674:	f7fd fdab 	bl	80011ce <Board1_Get_Timestamp>
 8003678:	4603      	mov	r3, r0
 800367a:	4a12      	ldr	r2, [pc, #72]	@ (80036c4 <Board1_Receive_decision+0xc4>)
 800367c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8003680:	e01c      	b.n	80036bc <Board1_Receive_decision+0xbc>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8003682:	4b10      	ldr	r3, [pc, #64]	@ (80036c4 <Board1_Receive_decision+0xc4>)
 8003684:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003688:	f640 5148 	movw	r1, #3400	@ 0xd48
 800368c:	4618      	mov	r0, r3
 800368e:	f7fd fd7e 	bl	800118e <Board1_Check_Timeout_Us>
 8003692:	4603      	mov	r3, r0
 8003694:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8003696:	79fb      	ldrb	r3, [r7, #7]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d00f      	beq.n	80036bc <Board1_Receive_decision+0xbc>
      Board1_stop_motors();
 800369c:	f7fd fdd2 	bl	8001244 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 80036a0:	f7fd fe4e 	bl	8001340 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80036a4:	f7fd fd81 	bl	80011aa <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 80036a8:	4b06      	ldr	r3, [pc, #24]	@ (80036c4 <Board1_Receive_decision+0xc4>)
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 80036b0:	f7fd fd81 	bl	80011b6 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 80036b4:	4b03      	ldr	r3, [pc, #12]	@ (80036c4 <Board1_Receive_decision+0xc4>)
 80036b6:	2202      	movs	r2, #2
 80036b8:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 80036bc:	bf00      	nop
 80036be:	3708      	adds	r7, #8
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	20000248 	.word	0x20000248

080036c8 <Board1_Verify_Global_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_Global_Integrity(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
  return CRC_Check_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 80036cc:	4802      	ldr	r0, [pc, #8]	@ (80036d8 <Board1_Verify_Global_Integrity+0x10>)
 80036ce:	f002 fbb5 	bl	8005e3c <CRC_Check_GlobalState>
 80036d2:	4603      	mov	r3, r0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	20000248 	.word	0x20000248

080036dc <Board1_Obs_Sonar2>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar2(void)
{
 80036dc:	b480      	push	{r7}
 80036de:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 80036e0:	4b09      	ldr	r3, [pc, #36]	@ (8003708 <Board1_Obs_Sonar2+0x2c>)
 80036e2:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
 80036e6:	2b95      	cmp	r3, #149	@ 0x95
 80036e8:	d907      	bls.n	80036fa <Board1_Obs_Sonar2+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar2 <= Board1_MAX_DISTANCE);
 80036ea:	4b07      	ldr	r3, [pc, #28]	@ (8003708 <Board1_Obs_Sonar2+0x2c>)
 80036ec:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 80036f0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80036f4:	d801      	bhi.n	80036fa <Board1_Obs_Sonar2+0x1e>
 80036f6:	2301      	movs	r3, #1
 80036f8:	e000      	b.n	80036fc <Board1_Obs_Sonar2+0x20>
 80036fa:	2300      	movs	r3, #0
 80036fc:	b2db      	uxtb	r3, r3
}
 80036fe:	4618      	mov	r0, r3
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	20000248 	.word	0x20000248

0800370c <Board1_Check_Timeout_Ms>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Check_Timeout_Ms(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_ms(b_start_time, b_min_elapsed_time);
 8003716:	6839      	ldr	r1, [r7, #0]
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f002 fc55 	bl	8005fc8 <Time_Check_Elapsed_ms>
 800371e:	4603      	mov	r3, r0
}
 8003720:	4618      	mov	r0, r3
 8003722:	3708      	adds	r7, #8
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <Board1_Obs_Sonar1>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar1(void)
{
 8003728:	b480      	push	{r7}
 800372a:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 800372c:	4b09      	ldr	r3, [pc, #36]	@ (8003754 <Board1_Obs_Sonar1+0x2c>)
 800372e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003732:	2b95      	cmp	r3, #149	@ 0x95
 8003734:	d907      	bls.n	8003746 <Board1_Obs_Sonar1+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar1 <= Board1_MAX_DISTANCE);
 8003736:	4b07      	ldr	r3, [pc, #28]	@ (8003754 <Board1_Obs_Sonar1+0x2c>)
 8003738:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 800373c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003740:	d801      	bhi.n	8003746 <Board1_Obs_Sonar1+0x1e>
 8003742:	2301      	movs	r3, #1
 8003744:	e000      	b.n	8003748 <Board1_Obs_Sonar1+0x20>
 8003746:	2300      	movs	r3, #0
 8003748:	b2db      	uxtb	r3, r3
}
 800374a:	4618      	mov	r0, r3
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr
 8003754:	20000248 	.word	0x20000248

08003758 <Board1_Obs_Sonar3>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar3(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 800375c:	4b09      	ldr	r3, [pc, #36]	@ (8003784 <Board1_Obs_Sonar3+0x2c>)
 800375e:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 8003762:	2b95      	cmp	r3, #149	@ 0x95
 8003764:	d907      	bls.n	8003776 <Board1_Obs_Sonar3+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar3 <= Board1_MAX_DISTANCE);
 8003766:	4b07      	ldr	r3, [pc, #28]	@ (8003784 <Board1_Obs_Sonar3+0x2c>)
 8003768:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 800376c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003770:	d801      	bhi.n	8003776 <Board1_Obs_Sonar3+0x1e>
 8003772:	2301      	movs	r3, #1
 8003774:	e000      	b.n	8003778 <Board1_Obs_Sonar3+0x20>
 8003776:	2300      	movs	r3, #0
 8003778:	b2db      	uxtb	r3, r3
}
 800377a:	4618      	mov	r0, r3
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr
 8003784:	20000248 	.word	0x20000248

08003788 <Board1_Moving_obstacle>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Moving_obstacle(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board1_DW.is_active_No_obstacle != 0) && (Board1_DW.is_No_obstacle ==
 800378e:	4b7f      	ldr	r3, [pc, #508]	@ (800398c <Board1_Moving_obstacle+0x204>)
 8003790:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8003794:	2b00      	cmp	r3, #0
 8003796:	d00f      	beq.n	80037b8 <Board1_Moving_obstacle+0x30>
 8003798:	4b7c      	ldr	r3, [pc, #496]	@ (800398c <Board1_Moving_obstacle+0x204>)
 800379a:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d10a      	bne.n	80037b8 <Board1_Moving_obstacle+0x30>
       Board1_IN_No_movements) && (Board1_DW.sfEvent == Board1_event_STEP)) {
 80037a2:	4b7a      	ldr	r3, [pc, #488]	@ (800398c <Board1_Moving_obstacle+0x204>)
 80037a4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80037a8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d103      	bne.n	80037b8 <Board1_Moving_obstacle+0x30>
    Board1_DW.moving_obstacle = NO_OBSTACLE;
 80037b0:	4b76      	ldr	r3, [pc, #472]	@ (800398c <Board1_Moving_obstacle+0x204>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  }

  if (Board1_DW.is_active_Obstacle_from_left != 0) {
 80037b8:	4b74      	ldr	r3, [pc, #464]	@ (800398c <Board1_Moving_obstacle+0x204>)
 80037ba:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d06d      	beq.n	800389e <Board1_Moving_obstacle+0x116>
    switch (Board1_DW.is_Obstacle_from_left) {
 80037c2:	4b72      	ldr	r3, [pc, #456]	@ (800398c <Board1_Moving_obstacle+0x204>)
 80037c4:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 80037c8:	2b03      	cmp	r3, #3
 80037ca:	d03c      	beq.n	8003846 <Board1_Moving_obstacle+0xbe>
 80037cc:	2b03      	cmp	r3, #3
 80037ce:	dc66      	bgt.n	800389e <Board1_Moving_obstacle+0x116>
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d002      	beq.n	80037da <Board1_Moving_obstacle+0x52>
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d005      	beq.n	80037e4 <Board1_Moving_obstacle+0x5c>
 80037d8:	e061      	b.n	800389e <Board1_Moving_obstacle+0x116>
     case Bo_IN_Moving_obstacle_from_left:
      Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 80037da:	4b6c      	ldr	r3, [pc, #432]	@ (800398c <Board1_Moving_obstacle+0x204>)
 80037dc:	2203      	movs	r2, #3
 80037de:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      break;
 80037e2:	e05c      	b.n	800389e <Board1_Moving_obstacle+0x116>

     case Board1_IN_Obstacle_left:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80037e4:	4b69      	ldr	r3, [pc, #420]	@ (800398c <Board1_Moving_obstacle+0x204>)
 80037e6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80037ea:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d104      	bne.n	80037fc <Board1_Moving_obstacle+0x74>
        b = Board1_Obs_Sonar2();
 80037f2:	f7ff ff73 	bl	80036dc <Board1_Obs_Sonar2>
 80037f6:	4603      	mov	r3, r0
 80037f8:	71fb      	strb	r3, [r7, #7]
 80037fa:	e001      	b.n	8003800 <Board1_Moving_obstacle+0x78>
      } else {
        b = false;
 80037fc:	2300      	movs	r3, #0
 80037fe:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003800:	79fb      	ldrb	r3, [r7, #7]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d008      	beq.n	8003818 <Board1_Moving_obstacle+0x90>
        Board1_DW.is_Obstacle_from_left = Bo_IN_Moving_obstacle_from_left;
 8003806:	4b61      	ldr	r3, [pc, #388]	@ (800398c <Board1_Moving_obstacle+0x204>)
 8003808:	2201      	movs	r2, #1
 800380a:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_DW.moving_obstacle = MOVING_FROM_LEFT;
 800380e:	4b5f      	ldr	r3, [pc, #380]	@ (800398c <Board1_Moving_obstacle+0x204>)
 8003810:	2201      	movs	r2, #1
 8003812:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                 Board1_Check_Timeout_Ms(Board1_DW.time_obs, Board1_OBS_TIMEOUT))
      {
        Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
      }
      break;
 8003816:	e03f      	b.n	8003898 <Board1_Moving_obstacle+0x110>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003818:	4b5c      	ldr	r3, [pc, #368]	@ (800398c <Board1_Moving_obstacle+0x204>)
 800381a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800381e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003822:	4293      	cmp	r3, r2
 8003824:	d138      	bne.n	8003898 <Board1_Moving_obstacle+0x110>
                 Board1_Check_Timeout_Ms(Board1_DW.time_obs, Board1_OBS_TIMEOUT))
 8003826:	4b59      	ldr	r3, [pc, #356]	@ (800398c <Board1_Moving_obstacle+0x204>)
 8003828:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800382c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003830:	4618      	mov	r0, r3
 8003832:	f7ff ff6b 	bl	800370c <Board1_Check_Timeout_Ms>
 8003836:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003838:	2b00      	cmp	r3, #0
 800383a:	d02d      	beq.n	8003898 <Board1_Moving_obstacle+0x110>
        Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 800383c:	4b53      	ldr	r3, [pc, #332]	@ (800398c <Board1_Moving_obstacle+0x204>)
 800383e:	2203      	movs	r2, #3
 8003840:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      break;
 8003844:	e028      	b.n	8003898 <Board1_Moving_obstacle+0x110>

     case Board1_IN_Waiting:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003846:	4b51      	ldr	r3, [pc, #324]	@ (800398c <Board1_Moving_obstacle+0x204>)
 8003848:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800384c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003850:	4293      	cmp	r3, r2
 8003852:	d111      	bne.n	8003878 <Board1_Moving_obstacle+0xf0>
        if (Board1_Obs_Sonar1()) {
 8003854:	f7ff ff68 	bl	8003728 <Board1_Obs_Sonar1>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d009      	beq.n	8003872 <Board1_Moving_obstacle+0xea>
          b = !Board1_Obs_Sonar2();
 800385e:	f7ff ff3d 	bl	80036dc <Board1_Obs_Sonar2>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	bf0c      	ite	eq
 8003868:	2301      	moveq	r3, #1
 800386a:	2300      	movne	r3, #0
 800386c:	b2db      	uxtb	r3, r3
 800386e:	71fb      	strb	r3, [r7, #7]
 8003870:	e004      	b.n	800387c <Board1_Moving_obstacle+0xf4>
        } else {
          b = false;
 8003872:	2300      	movs	r3, #0
 8003874:	71fb      	strb	r3, [r7, #7]
 8003876:	e001      	b.n	800387c <Board1_Moving_obstacle+0xf4>
        }
      } else {
        b = false;
 8003878:	2300      	movs	r3, #0
 800387a:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 800387c:	79fb      	ldrb	r3, [r7, #7]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00c      	beq.n	800389c <Board1_Moving_obstacle+0x114>
        Board1_DW.is_Obstacle_from_left = Board1_IN_Obstacle_left;
 8003882:	4b42      	ldr	r3, [pc, #264]	@ (800398c <Board1_Moving_obstacle+0x204>)
 8003884:	2202      	movs	r2, #2
 8003886:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_DW.time_obs = Board1_Get_Timestamp();
 800388a:	f7fd fca0 	bl	80011ce <Board1_Get_Timestamp>
 800388e:	4603      	mov	r3, r0
 8003890:	4a3e      	ldr	r2, [pc, #248]	@ (800398c <Board1_Moving_obstacle+0x204>)
 8003892:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      }
      break;
 8003896:	e001      	b.n	800389c <Board1_Moving_obstacle+0x114>
      break;
 8003898:	bf00      	nop
 800389a:	e000      	b.n	800389e <Board1_Moving_obstacle+0x116>
      break;
 800389c:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Obstacle_from_right != 0) {
 800389e:	4b3b      	ldr	r3, [pc, #236]	@ (800398c <Board1_Moving_obstacle+0x204>)
 80038a0:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d06d      	beq.n	8003984 <Board1_Moving_obstacle+0x1fc>
    switch (Board1_DW.is_Obstacle_from_right) {
 80038a8:	4b38      	ldr	r3, [pc, #224]	@ (800398c <Board1_Moving_obstacle+0x204>)
 80038aa:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 80038ae:	2b03      	cmp	r3, #3
 80038b0:	d03c      	beq.n	800392c <Board1_Moving_obstacle+0x1a4>
 80038b2:	2b03      	cmp	r3, #3
 80038b4:	dc66      	bgt.n	8003984 <Board1_Moving_obstacle+0x1fc>
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d002      	beq.n	80038c0 <Board1_Moving_obstacle+0x138>
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d005      	beq.n	80038ca <Board1_Moving_obstacle+0x142>
        Board1_DW.time_obs = Board1_Get_Timestamp();
      }
      break;
    }
  }
}
 80038be:	e061      	b.n	8003984 <Board1_Moving_obstacle+0x1fc>
      Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 80038c0:	4b32      	ldr	r3, [pc, #200]	@ (800398c <Board1_Moving_obstacle+0x204>)
 80038c2:	2203      	movs	r2, #3
 80038c4:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
      break;
 80038c8:	e05c      	b.n	8003984 <Board1_Moving_obstacle+0x1fc>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80038ca:	4b30      	ldr	r3, [pc, #192]	@ (800398c <Board1_Moving_obstacle+0x204>)
 80038cc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80038d0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d104      	bne.n	80038e2 <Board1_Moving_obstacle+0x15a>
        b = Board1_Obs_Sonar2();
 80038d8:	f7ff ff00 	bl	80036dc <Board1_Obs_Sonar2>
 80038dc:	4603      	mov	r3, r0
 80038de:	71fb      	strb	r3, [r7, #7]
 80038e0:	e001      	b.n	80038e6 <Board1_Moving_obstacle+0x15e>
        b = false;
 80038e2:	2300      	movs	r3, #0
 80038e4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80038e6:	79fb      	ldrb	r3, [r7, #7]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d008      	beq.n	80038fe <Board1_Moving_obstacle+0x176>
        Board1_DW.is_Obstacle_from_right = B_IN_Moving_obstacle_from_right;
 80038ec:	4b27      	ldr	r3, [pc, #156]	@ (800398c <Board1_Moving_obstacle+0x204>)
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
        Board1_DW.moving_obstacle = MOVING_FROM_RIGHT;
 80038f4:	4b25      	ldr	r3, [pc, #148]	@ (800398c <Board1_Moving_obstacle+0x204>)
 80038f6:	2202      	movs	r2, #2
 80038f8:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      break;
 80038fc:	e03f      	b.n	800397e <Board1_Moving_obstacle+0x1f6>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80038fe:	4b23      	ldr	r3, [pc, #140]	@ (800398c <Board1_Moving_obstacle+0x204>)
 8003900:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003904:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003908:	4293      	cmp	r3, r2
 800390a:	d138      	bne.n	800397e <Board1_Moving_obstacle+0x1f6>
                 Board1_Check_Timeout_Ms(Board1_DW.time_obs, Board1_OBS_TIMEOUT))
 800390c:	4b1f      	ldr	r3, [pc, #124]	@ (800398c <Board1_Moving_obstacle+0x204>)
 800390e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003912:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003916:	4618      	mov	r0, r3
 8003918:	f7ff fef8 	bl	800370c <Board1_Check_Timeout_Ms>
 800391c:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800391e:	2b00      	cmp	r3, #0
 8003920:	d02d      	beq.n	800397e <Board1_Moving_obstacle+0x1f6>
        Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8003922:	4b1a      	ldr	r3, [pc, #104]	@ (800398c <Board1_Moving_obstacle+0x204>)
 8003924:	2203      	movs	r2, #3
 8003926:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
      break;
 800392a:	e028      	b.n	800397e <Board1_Moving_obstacle+0x1f6>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 800392c:	4b17      	ldr	r3, [pc, #92]	@ (800398c <Board1_Moving_obstacle+0x204>)
 800392e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003932:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003936:	4293      	cmp	r3, r2
 8003938:	d111      	bne.n	800395e <Board1_Moving_obstacle+0x1d6>
        if (Board1_Obs_Sonar3()) {
 800393a:	f7ff ff0d 	bl	8003758 <Board1_Obs_Sonar3>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d009      	beq.n	8003958 <Board1_Moving_obstacle+0x1d0>
          b = !Board1_Obs_Sonar2();
 8003944:	f7ff feca 	bl	80036dc <Board1_Obs_Sonar2>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	bf0c      	ite	eq
 800394e:	2301      	moveq	r3, #1
 8003950:	2300      	movne	r3, #0
 8003952:	b2db      	uxtb	r3, r3
 8003954:	71fb      	strb	r3, [r7, #7]
 8003956:	e004      	b.n	8003962 <Board1_Moving_obstacle+0x1da>
          b = false;
 8003958:	2300      	movs	r3, #0
 800395a:	71fb      	strb	r3, [r7, #7]
 800395c:	e001      	b.n	8003962 <Board1_Moving_obstacle+0x1da>
        b = false;
 800395e:	2300      	movs	r3, #0
 8003960:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003962:	79fb      	ldrb	r3, [r7, #7]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00c      	beq.n	8003982 <Board1_Moving_obstacle+0x1fa>
        Board1_DW.is_Obstacle_from_right = Board1_IN_Obstacle_right;
 8003968:	4b08      	ldr	r3, [pc, #32]	@ (800398c <Board1_Moving_obstacle+0x204>)
 800396a:	2202      	movs	r2, #2
 800396c:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
        Board1_DW.time_obs = Board1_Get_Timestamp();
 8003970:	f7fd fc2d 	bl	80011ce <Board1_Get_Timestamp>
 8003974:	4603      	mov	r3, r0
 8003976:	4a05      	ldr	r2, [pc, #20]	@ (800398c <Board1_Moving_obstacle+0x204>)
 8003978:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800397c:	e001      	b.n	8003982 <Board1_Moving_obstacle+0x1fa>
      break;
 800397e:	bf00      	nop
 8003980:	e000      	b.n	8003984 <Board1_Moving_obstacle+0x1fc>
      break;
 8003982:	bf00      	nop
}
 8003984:	bf00      	nop
 8003986:	3708      	adds	r7, #8
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	20000248 	.word	0x20000248

08003990 <Board1_Button2_Pressed_Retro>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button2_Pressed_Retro(void)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003996:	4b12      	ldr	r3, [pc, #72]	@ (80039e0 <Board1_Button2_Pressed_Retro+0x50>)
 8003998:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800399c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d002      	beq.n	80039aa <Board1_Button2_Pressed_Retro+0x1a>
    y = false;
 80039a4:	2300      	movs	r3, #0
 80039a6:	71fb      	strb	r3, [r7, #7]
 80039a8:	e013      	b.n	80039d2 <Board1_Button2_Pressed_Retro+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 80039aa:	4b0d      	ldr	r3, [pc, #52]	@ (80039e0 <Board1_Button2_Pressed_Retro+0x50>)
 80039ac:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d006      	beq.n	80039c2 <Board1_Button2_Pressed_Retro+0x32>
         (!Board1_DW.prev_button2_retro));
 80039b4:	4b0a      	ldr	r3, [pc, #40]	@ (80039e0 <Board1_Button2_Pressed_Retro+0x50>)
 80039b6:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <Board1_Button2_Pressed_Retro+0x32>
 80039be:	2301      	movs	r3, #1
 80039c0:	e000      	b.n	80039c4 <Board1_Button2_Pressed_Retro+0x34>
 80039c2:	2300      	movs	r3, #0
 80039c4:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button2_retro = Board1_DW.receivedStatePacket.state.button2;
 80039c6:	4b06      	ldr	r3, [pc, #24]	@ (80039e0 <Board1_Button2_Pressed_Retro+0x50>)
 80039c8:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 80039cc:	4b04      	ldr	r3, [pc, #16]	@ (80039e0 <Board1_Button2_Pressed_Retro+0x50>)
 80039ce:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
  }

  return y;
 80039d2:	79fb      	ldrb	r3, [r7, #7]
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr
 80039e0:	20000248 	.word	0x20000248

080039e4 <Board1_Button1_Pressed_Retro>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button1_Pressed_Retro(void)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 80039ea:	4b12      	ldr	r3, [pc, #72]	@ (8003a34 <Board1_Button1_Pressed_Retro+0x50>)
 80039ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80039f0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d002      	beq.n	80039fe <Board1_Button1_Pressed_Retro+0x1a>
    y = false;
 80039f8:	2300      	movs	r3, #0
 80039fa:	71fb      	strb	r3, [r7, #7]
 80039fc:	e013      	b.n	8003a26 <Board1_Button1_Pressed_Retro+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 80039fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003a34 <Board1_Button1_Pressed_Retro+0x50>)
 8003a00:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d006      	beq.n	8003a16 <Board1_Button1_Pressed_Retro+0x32>
         (!Board1_DW.prev_button1_retro));
 8003a08:	4b0a      	ldr	r3, [pc, #40]	@ (8003a34 <Board1_Button1_Pressed_Retro+0x50>)
 8003a0a:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d101      	bne.n	8003a16 <Board1_Button1_Pressed_Retro+0x32>
 8003a12:	2301      	movs	r3, #1
 8003a14:	e000      	b.n	8003a18 <Board1_Button1_Pressed_Retro+0x34>
 8003a16:	2300      	movs	r3, #0
 8003a18:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1_retro = Board1_DW.receivedStatePacket.state.button1;
 8003a1a:	4b06      	ldr	r3, [pc, #24]	@ (8003a34 <Board1_Button1_Pressed_Retro+0x50>)
 8003a1c:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 8003a20:	4b04      	ldr	r3, [pc, #16]	@ (8003a34 <Board1_Button1_Pressed_Retro+0x50>)
 8003a22:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
  }

  return y;
 8003a26:	79fb      	ldrb	r3, [r7, #7]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	20000248 	.word	0x20000248

08003a38 <Board1_Button2_Pressed_Obs>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button2_Pressed_Obs(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003a3e:	4b12      	ldr	r3, [pc, #72]	@ (8003a88 <Board1_Button2_Pressed_Obs+0x50>)
 8003a40:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003a44:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d002      	beq.n	8003a52 <Board1_Button2_Pressed_Obs+0x1a>
    y = false;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	71fb      	strb	r3, [r7, #7]
 8003a50:	e013      	b.n	8003a7a <Board1_Button2_Pressed_Obs+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003a52:	4b0d      	ldr	r3, [pc, #52]	@ (8003a88 <Board1_Button2_Pressed_Obs+0x50>)
 8003a54:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d006      	beq.n	8003a6a <Board1_Button2_Pressed_Obs+0x32>
         (!Board1_DW.prev_button2_obs));
 8003a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a88 <Board1_Button2_Pressed_Obs+0x50>)
 8003a5e:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d101      	bne.n	8003a6a <Board1_Button2_Pressed_Obs+0x32>
 8003a66:	2301      	movs	r3, #1
 8003a68:	e000      	b.n	8003a6c <Board1_Button2_Pressed_Obs+0x34>
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button2_obs = Board1_DW.receivedStatePacket.state.button1;
 8003a6e:	4b06      	ldr	r3, [pc, #24]	@ (8003a88 <Board1_Button2_Pressed_Obs+0x50>)
 8003a70:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 8003a74:	4b04      	ldr	r3, [pc, #16]	@ (8003a88 <Board1_Button2_Pressed_Obs+0x50>)
 8003a76:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
  }

  return y;
 8003a7a:	79fb      	ldrb	r3, [r7, #7]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr
 8003a88:	20000248 	.word	0x20000248

08003a8c <Board1_Button1_Pressed_Obs>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button1_Pressed_Obs(void)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003a92:	4b12      	ldr	r3, [pc, #72]	@ (8003adc <Board1_Button1_Pressed_Obs+0x50>)
 8003a94:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003a98:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d002      	beq.n	8003aa6 <Board1_Button1_Pressed_Obs+0x1a>
    y = false;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	71fb      	strb	r3, [r7, #7]
 8003aa4:	e013      	b.n	8003ace <Board1_Button1_Pressed_Obs+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8003adc <Board1_Button1_Pressed_Obs+0x50>)
 8003aa8:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d006      	beq.n	8003abe <Board1_Button1_Pressed_Obs+0x32>
         (!Board1_DW.prev_button1_obs));
 8003ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8003adc <Board1_Button1_Pressed_Obs+0x50>)
 8003ab2:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d101      	bne.n	8003abe <Board1_Button1_Pressed_Obs+0x32>
 8003aba:	2301      	movs	r3, #1
 8003abc:	e000      	b.n	8003ac0 <Board1_Button1_Pressed_Obs+0x34>
 8003abe:	2300      	movs	r3, #0
 8003ac0:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1_obs = Board1_DW.receivedStatePacket.state.button2;
 8003ac2:	4b06      	ldr	r3, [pc, #24]	@ (8003adc <Board1_Button1_Pressed_Obs+0x50>)
 8003ac4:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 8003ac8:	4b04      	ldr	r3, [pc, #16]	@ (8003adc <Board1_Button1_Pressed_Obs+0x50>)
 8003aca:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
  }

  return y;
 8003ace:	79fb      	ldrb	r3, [r7, #7]
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	20000248 	.word	0x20000248

08003ae0 <Board1_Combo>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Combo(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Special_retro != 0) {
 8003ae6:	4b5c      	ldr	r3, [pc, #368]	@ (8003c58 <Board1_Combo+0x178>)
 8003ae8:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d054      	beq.n	8003b9a <Board1_Combo+0xba>
    switch (Board1_DW.is_Special_retro) {
 8003af0:	4b59      	ldr	r3, [pc, #356]	@ (8003c58 <Board1_Combo+0x178>)
 8003af2:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8003af6:	2b03      	cmp	r3, #3
 8003af8:	d03a      	beq.n	8003b70 <Board1_Combo+0x90>
 8003afa:	2b03      	cmp	r3, #3
 8003afc:	dc4d      	bgt.n	8003b9a <Board1_Combo+0xba>
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d002      	beq.n	8003b08 <Board1_Combo+0x28>
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d02f      	beq.n	8003b66 <Board1_Combo+0x86>
 8003b06:	e048      	b.n	8003b9a <Board1_Combo+0xba>
     case Board1_IN_First_button:
      b = Board1_Button2_Pressed_Retro();
 8003b08:	f7ff ff42 	bl	8003990 <Board1_Button2_Pressed_Retro>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003b10:	79fb      	ldrb	r3, [r7, #7]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d010      	beq.n	8003b38 <Board1_Combo+0x58>
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_change;
 8003b16:	4b50      	ldr	r3, [pc, #320]	@ (8003c58 <Board1_Combo+0x178>)
 8003b18:	2202      	movs	r2, #2
 8003b1a:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
        Board1_DW.special_retro = !Board1_DW.special_retro;
 8003b1e:	4b4e      	ldr	r3, [pc, #312]	@ (8003c58 <Board1_Combo+0x178>)
 8003b20:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	bf0c      	ite	eq
 8003b28:	2301      	moveq	r3, #1
 8003b2a:	2300      	movne	r3, #0
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	461a      	mov	r2, r3
 8003b30:	4b49      	ldr	r3, [pc, #292]	@ (8003c58 <Board1_Combo+0x178>)
 8003b32:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                 Board1_Check_Timeout_Ms(Board1_DW.time_button,
                  Board1_BUTTON_TIMEOUT)) {
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
      }
      break;
 8003b36:	e02d      	b.n	8003b94 <Board1_Combo+0xb4>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003b38:	4b47      	ldr	r3, [pc, #284]	@ (8003c58 <Board1_Combo+0x178>)
 8003b3a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003b3e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d126      	bne.n	8003b94 <Board1_Combo+0xb4>
                 Board1_Check_Timeout_Ms(Board1_DW.time_button,
 8003b46:	4b44      	ldr	r3, [pc, #272]	@ (8003c58 <Board1_Combo+0x178>)
 8003b48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b4c:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8003b50:	4618      	mov	r0, r3
 8003b52:	f7ff fddb 	bl	800370c <Board1_Check_Timeout_Ms>
 8003b56:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d01b      	beq.n	8003b94 <Board1_Combo+0xb4>
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 8003b5c:	4b3e      	ldr	r3, [pc, #248]	@ (8003c58 <Board1_Combo+0x178>)
 8003b5e:	2203      	movs	r2, #3
 8003b60:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
      break;
 8003b64:	e016      	b.n	8003b94 <Board1_Combo+0xb4>

     case Board1_IN_Special_retro_change:
      Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 8003b66:	4b3c      	ldr	r3, [pc, #240]	@ (8003c58 <Board1_Combo+0x178>)
 8003b68:	2203      	movs	r2, #3
 8003b6a:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
      break;
 8003b6e:	e014      	b.n	8003b9a <Board1_Combo+0xba>

     case Board1_IN_Special_retro_start:
      b = Board1_Button1_Pressed_Retro();
 8003b70:	f7ff ff38 	bl	80039e4 <Board1_Button1_Pressed_Retro>
 8003b74:	4603      	mov	r3, r0
 8003b76:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003b78:	79fb      	ldrb	r3, [r7, #7]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00c      	beq.n	8003b98 <Board1_Combo+0xb8>
        Board1_DW.is_Special_retro = Board1_IN_First_button;
 8003b7e:	4b36      	ldr	r3, [pc, #216]	@ (8003c58 <Board1_Combo+0x178>)
 8003b80:	2201      	movs	r2, #1
 8003b82:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
        Board1_DW.time_button = Board1_Get_Timestamp();
 8003b86:	f7fd fb22 	bl	80011ce <Board1_Get_Timestamp>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	4a32      	ldr	r2, [pc, #200]	@ (8003c58 <Board1_Combo+0x178>)
 8003b8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      }
      break;
 8003b92:	e001      	b.n	8003b98 <Board1_Combo+0xb8>
      break;
 8003b94:	bf00      	nop
 8003b96:	e000      	b.n	8003b9a <Board1_Combo+0xba>
      break;
 8003b98:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Obstacle_detection != 0) {
 8003b9a:	4b2f      	ldr	r3, [pc, #188]	@ (8003c58 <Board1_Combo+0x178>)
 8003b9c:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d054      	beq.n	8003c4e <Board1_Combo+0x16e>
    switch (Board1_DW.is_Obstacle_detection) {
 8003ba4:	4b2c      	ldr	r3, [pc, #176]	@ (8003c58 <Board1_Combo+0x178>)
 8003ba6:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8003baa:	2b03      	cmp	r3, #3
 8003bac:	d03a      	beq.n	8003c24 <Board1_Combo+0x144>
 8003bae:	2b03      	cmp	r3, #3
 8003bb0:	dc4d      	bgt.n	8003c4e <Board1_Combo+0x16e>
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d002      	beq.n	8003bbc <Board1_Combo+0xdc>
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d02f      	beq.n	8003c1a <Board1_Combo+0x13a>
        Board1_DW.time_button = Board1_Get_Timestamp();
      }
      break;
    }
  }
}
 8003bba:	e048      	b.n	8003c4e <Board1_Combo+0x16e>
      b = Board1_Button2_Pressed_Obs();
 8003bbc:	f7ff ff3c 	bl	8003a38 <Board1_Button2_Pressed_Obs>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003bc4:	79fb      	ldrb	r3, [r7, #7]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d010      	beq.n	8003bec <Board1_Combo+0x10c>
        Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_change;
 8003bca:	4b23      	ldr	r3, [pc, #140]	@ (8003c58 <Board1_Combo+0x178>)
 8003bcc:	2202      	movs	r2, #2
 8003bce:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board1_DW.obs_detection = !Board1_DW.obs_detection;
 8003bd2:	4b21      	ldr	r3, [pc, #132]	@ (8003c58 <Board1_Combo+0x178>)
 8003bd4:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	bf0c      	ite	eq
 8003bdc:	2301      	moveq	r3, #1
 8003bde:	2300      	movne	r3, #0
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	461a      	mov	r2, r3
 8003be4:	4b1c      	ldr	r3, [pc, #112]	@ (8003c58 <Board1_Combo+0x178>)
 8003be6:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      break;
 8003bea:	e02d      	b.n	8003c48 <Board1_Combo+0x168>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003bec:	4b1a      	ldr	r3, [pc, #104]	@ (8003c58 <Board1_Combo+0x178>)
 8003bee:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003bf2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d126      	bne.n	8003c48 <Board1_Combo+0x168>
                 Board1_Check_Timeout_Ms(Board1_DW.time_button,
 8003bfa:	4b17      	ldr	r3, [pc, #92]	@ (8003c58 <Board1_Combo+0x178>)
 8003bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c00:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7ff fd81 	bl	800370c <Board1_Check_Timeout_Ms>
 8003c0a:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d01b      	beq.n	8003c48 <Board1_Combo+0x168>
        Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 8003c10:	4b11      	ldr	r3, [pc, #68]	@ (8003c58 <Board1_Combo+0x178>)
 8003c12:	2203      	movs	r2, #3
 8003c14:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      break;
 8003c18:	e016      	b.n	8003c48 <Board1_Combo+0x168>
      Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 8003c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8003c58 <Board1_Combo+0x178>)
 8003c1c:	2203      	movs	r2, #3
 8003c1e:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      break;
 8003c22:	e014      	b.n	8003c4e <Board1_Combo+0x16e>
      b = Board1_Button1_Pressed_Obs();
 8003c24:	f7ff ff32 	bl	8003a8c <Board1_Button1_Pressed_Obs>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003c2c:	79fb      	ldrb	r3, [r7, #7]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00c      	beq.n	8003c4c <Board1_Combo+0x16c>
        Board1_DW.is_Obstacle_detection = Board1_IN_First_button;
 8003c32:	4b09      	ldr	r3, [pc, #36]	@ (8003c58 <Board1_Combo+0x178>)
 8003c34:	2201      	movs	r2, #1
 8003c36:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board1_DW.time_button = Board1_Get_Timestamp();
 8003c3a:	f7fd fac8 	bl	80011ce <Board1_Get_Timestamp>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	4a05      	ldr	r2, [pc, #20]	@ (8003c58 <Board1_Combo+0x178>)
 8003c42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003c46:	e001      	b.n	8003c4c <Board1_Combo+0x16c>
      break;
 8003c48:	bf00      	nop
 8003c4a:	e000      	b.n	8003c4e <Board1_Combo+0x16e>
      break;
 8003c4c:	bf00      	nop
}
 8003c4e:	bf00      	nop
 8003c50:	3708      	adds	r7, #8
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	20000248 	.word	0x20000248

08003c5c <Board1_Low_Voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Low_Voltage(void)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	af00      	add	r7, sp, #0
  return Board1_DW.state.battery_voltage <= Board1_LOW_VOLTAGE;
 8003c60:	4b08      	ldr	r3, [pc, #32]	@ (8003c84 <Board1_Low_Voltage+0x28>)
 8003c62:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 8003c66:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003c88 <Board1_Low_Voltage+0x2c>
 8003c6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c72:	bf94      	ite	ls
 8003c74:	2301      	movls	r3, #1
 8003c76:	2300      	movhi	r3, #0
 8003c78:	b2db      	uxtb	r3, r3
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr
 8003c84:	20000248 	.word	0x20000248
 8003c88:	411d47ae 	.word	0x411d47ae

08003c8c <Board1_High_Temp>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_High_Temp(void)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	af00      	add	r7, sp, #0
  return Board1_DW.state.temperature >= Board1_High_TempERATURE;
 8003c90:	4b08      	ldr	r3, [pc, #32]	@ (8003cb4 <Board1_High_Temp+0x28>)
 8003c92:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 8003c96:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003cb8 <Board1_High_Temp+0x2c>
 8003c9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ca2:	bfac      	ite	ge
 8003ca4:	2301      	movge	r3, #1
 8003ca6:	2300      	movlt	r3, #0
 8003ca8:	b2db      	uxtb	r3, r3
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr
 8003cb4:	20000248 	.word	0x20000248
 8003cb8:	42700000 	.word	0x42700000

08003cbc <Boa_Battery_temperature_manager>:

/* Function for Chart: '<Root>/Board1' */
static void Boa_Battery_temperature_manager(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board1_DW.is_active_Normal_velocity != 0) &&
 8003cc2:	4b81      	ldr	r3, [pc, #516]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003cc4:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00f      	beq.n	8003cec <Boa_Battery_temperature_manager+0x30>
      (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 8003ccc:	4b7e      	ldr	r3, [pc, #504]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003cce:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
  if ((Board1_DW.is_active_Normal_velocity != 0) &&
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d10a      	bne.n	8003cec <Boa_Battery_temperature_manager+0x30>
      (Board1_DW.sfEvent == Board1_event_STEP)) {
 8003cd6:	4b7c      	ldr	r3, [pc, #496]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003cd8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
      (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 8003cdc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d103      	bne.n	8003cec <Boa_Battery_temperature_manager+0x30>
    Board1_DW.limit_velocity = false;
 8003ce4:	4b78      	ldr	r3, [pc, #480]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  }

  if (Board1_DW.is_active_Battery_manager != 0) {
 8003cec:	4b76      	ldr	r3, [pc, #472]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003cee:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d04f      	beq.n	8003d96 <Boa_Battery_temperature_manager+0xda>
    switch (Board1_DW.is_Battery_manager) {
 8003cf6:	4b74      	ldr	r3, [pc, #464]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003cf8:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d002      	beq.n	8003d06 <Boa_Battery_temperature_manager+0x4a>
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d02b      	beq.n	8003d5c <Boa_Battery_temperature_manager+0xa0>
 8003d04:	e047      	b.n	8003d96 <Boa_Battery_temperature_manager+0xda>
     case Board1_IN_Limited:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003d06:	4b70      	ldr	r3, [pc, #448]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003d08:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d0c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d109      	bne.n	8003d28 <Boa_Battery_temperature_manager+0x6c>
        b = !Board1_Low_Voltage();
 8003d14:	f7ff ffa2 	bl	8003c5c <Board1_Low_Voltage>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	bf0c      	ite	eq
 8003d1e:	2301      	moveq	r3, #1
 8003d20:	2300      	movne	r3, #0
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	71fb      	strb	r3, [r7, #7]
 8003d26:	e001      	b.n	8003d2c <Boa_Battery_temperature_manager+0x70>
      } else {
        b = false;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003d2c:	79fb      	ldrb	r3, [r7, #7]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d004      	beq.n	8003d3c <Boa_Battery_temperature_manager+0x80>
        Board1_DW.is_Battery_manager = Board1_IN_Normal;
 8003d32:	4b65      	ldr	r3, [pc, #404]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003d34:	2202      	movs	r2, #2
 8003d36:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
        Board1_DW.limit_velocity = true;
      }
      break;
 8003d3a:	e029      	b.n	8003d90 <Boa_Battery_temperature_manager+0xd4>
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003d3c:	4b62      	ldr	r3, [pc, #392]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003d3e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d42:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d122      	bne.n	8003d90 <Boa_Battery_temperature_manager+0xd4>
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
 8003d4a:	4b5f      	ldr	r3, [pc, #380]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
        Board1_DW.limit_velocity = true;
 8003d52:	4b5d      	ldr	r3, [pc, #372]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      break;
 8003d5a:	e019      	b.n	8003d90 <Boa_Battery_temperature_manager+0xd4>

     case Board1_IN_Normal:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003d5c:	4b5a      	ldr	r3, [pc, #360]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003d5e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d62:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d104      	bne.n	8003d74 <Boa_Battery_temperature_manager+0xb8>
        b = Board1_Low_Voltage();
 8003d6a:	f7ff ff77 	bl	8003c5c <Board1_Low_Voltage>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	71fb      	strb	r3, [r7, #7]
 8003d72:	e001      	b.n	8003d78 <Boa_Battery_temperature_manager+0xbc>
      } else {
        b = false;
 8003d74:	2300      	movs	r3, #0
 8003d76:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003d78:	79fb      	ldrb	r3, [r7, #7]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d00a      	beq.n	8003d94 <Boa_Battery_temperature_manager+0xd8>
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
 8003d7e:	4b52      	ldr	r3, [pc, #328]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
        Board1_DW.limit_velocity = true;
 8003d86:	4b50      	ldr	r3, [pc, #320]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      }
      break;
 8003d8e:	e001      	b.n	8003d94 <Boa_Battery_temperature_manager+0xd8>
      break;
 8003d90:	bf00      	nop
 8003d92:	e000      	b.n	8003d96 <Boa_Battery_temperature_manager+0xda>
      break;
 8003d94:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Temperature_manager != 0) {
 8003d96:	4b4c      	ldr	r3, [pc, #304]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003d98:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f000 808f 	beq.w	8003ec0 <Boa_Battery_temperature_manager+0x204>
    switch (Board1_DW.is_Temperature_manager) {
 8003da2:	4b49      	ldr	r3, [pc, #292]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003da4:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8003da8:	2b03      	cmp	r3, #3
 8003daa:	d068      	beq.n	8003e7e <Boa_Battery_temperature_manager+0x1c2>
 8003dac:	2b03      	cmp	r3, #3
 8003dae:	f300 8087 	bgt.w	8003ec0 <Boa_Battery_temperature_manager+0x204>
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d002      	beq.n	8003dbc <Boa_Battery_temperature_manager+0x100>
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d036      	beq.n	8003e28 <Boa_Battery_temperature_manager+0x16c>
        Board1_DW.time_temp = Board1_Get_Timestamp();
      }
      break;
    }
  }
}
 8003dba:	e081      	b.n	8003ec0 <Boa_Battery_temperature_manager+0x204>
      if ((Board1_DW.sfEvent == Board1_event_STEP) && Board1_Check_Timeout_Ms
 8003dbc:	4b42      	ldr	r3, [pc, #264]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003dbe:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003dc2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d113      	bne.n	8003df2 <Boa_Battery_temperature_manager+0x136>
 8003dca:	4b3f      	ldr	r3, [pc, #252]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003dcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003dd0:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f7ff fc99 	bl	800370c <Board1_Check_Timeout_Ms>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d008      	beq.n	8003df2 <Boa_Battery_temperature_manager+0x136>
        Board1_DW.is_Temperature_manager = Board1_IN_Limited_o;
 8003de0:	4b39      	ldr	r3, [pc, #228]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003de2:	2202      	movs	r2, #2
 8003de4:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
        Board1_DW.limit_velocity = true;
 8003de8:	4b37      	ldr	r3, [pc, #220]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      break;
 8003df0:	e061      	b.n	8003eb6 <Boa_Battery_temperature_manager+0x1fa>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003df2:	4b35      	ldr	r3, [pc, #212]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003df4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003df8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d109      	bne.n	8003e14 <Boa_Battery_temperature_manager+0x158>
          b = !Board1_High_Temp();
 8003e00:	f7ff ff44 	bl	8003c8c <Board1_High_Temp>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	bf0c      	ite	eq
 8003e0a:	2301      	moveq	r3, #1
 8003e0c:	2300      	movne	r3, #0
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	71fb      	strb	r3, [r7, #7]
 8003e12:	e001      	b.n	8003e18 <Boa_Battery_temperature_manager+0x15c>
          b = false;
 8003e14:	2300      	movs	r3, #0
 8003e16:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8003e18:	79fb      	ldrb	r3, [r7, #7]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d04b      	beq.n	8003eb6 <Boa_Battery_temperature_manager+0x1fa>
          Board1_DW.is_Temperature_manager = Board1_IN_Normal_g;
 8003e1e:	4b2a      	ldr	r3, [pc, #168]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003e20:	2203      	movs	r2, #3
 8003e22:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
      break;
 8003e26:	e046      	b.n	8003eb6 <Boa_Battery_temperature_manager+0x1fa>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003e28:	4b27      	ldr	r3, [pc, #156]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003e2a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003e2e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d109      	bne.n	8003e4a <Boa_Battery_temperature_manager+0x18e>
        b = !Board1_High_Temp();
 8003e36:	f7ff ff29 	bl	8003c8c <Board1_High_Temp>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	bf0c      	ite	eq
 8003e40:	2301      	moveq	r3, #1
 8003e42:	2300      	movne	r3, #0
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	71fb      	strb	r3, [r7, #7]
 8003e48:	e001      	b.n	8003e4e <Boa_Battery_temperature_manager+0x192>
        b = false;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003e4e:	79fb      	ldrb	r3, [r7, #7]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d004      	beq.n	8003e5e <Boa_Battery_temperature_manager+0x1a2>
        Board1_DW.is_Temperature_manager = Board1_IN_Normal_g;
 8003e54:	4b1c      	ldr	r3, [pc, #112]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003e56:	2203      	movs	r2, #3
 8003e58:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
      break;
 8003e5c:	e02d      	b.n	8003eba <Boa_Battery_temperature_manager+0x1fe>
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003e5e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003e60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003e64:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d126      	bne.n	8003eba <Boa_Battery_temperature_manager+0x1fe>
        Board1_DW.is_Temperature_manager = Board1_IN_Limited_o;
 8003e6c:	4b16      	ldr	r3, [pc, #88]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003e6e:	2202      	movs	r2, #2
 8003e70:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
        Board1_DW.limit_velocity = true;
 8003e74:	4b14      	ldr	r3, [pc, #80]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      break;
 8003e7c:	e01d      	b.n	8003eba <Boa_Battery_temperature_manager+0x1fe>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003e7e:	4b12      	ldr	r3, [pc, #72]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003e80:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003e84:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d104      	bne.n	8003e96 <Boa_Battery_temperature_manager+0x1da>
        b = Board1_High_Temp();
 8003e8c:	f7ff fefe 	bl	8003c8c <Board1_High_Temp>
 8003e90:	4603      	mov	r3, r0
 8003e92:	71fb      	strb	r3, [r7, #7]
 8003e94:	e001      	b.n	8003e9a <Boa_Battery_temperature_manager+0x1de>
        b = false;
 8003e96:	2300      	movs	r3, #0
 8003e98:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003e9a:	79fb      	ldrb	r3, [r7, #7]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d00e      	beq.n	8003ebe <Boa_Battery_temperature_manager+0x202>
        Board1_DW.is_Temperature_manager = Board1_IN_High_Temperature;
 8003ea0:	4b09      	ldr	r3, [pc, #36]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
        Board1_DW.time_temp = Board1_Get_Timestamp();
 8003ea8:	f7fd f991 	bl	80011ce <Board1_Get_Timestamp>
 8003eac:	4603      	mov	r3, r0
 8003eae:	4a06      	ldr	r2, [pc, #24]	@ (8003ec8 <Boa_Battery_temperature_manager+0x20c>)
 8003eb0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      break;
 8003eb4:	e003      	b.n	8003ebe <Boa_Battery_temperature_manager+0x202>
      break;
 8003eb6:	bf00      	nop
 8003eb8:	e002      	b.n	8003ec0 <Boa_Battery_temperature_manager+0x204>
      break;
 8003eba:	bf00      	nop
 8003ebc:	e000      	b.n	8003ec0 <Boa_Battery_temperature_manager+0x204>
      break;
 8003ebe:	bf00      	nop
}
 8003ec0:	bf00      	nop
 8003ec2:	3708      	adds	r7, #8
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	20000248 	.word	0x20000248

08003ecc <Board1_Update_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Global_State(void)
{
 8003ecc:	b4b0      	push	{r4, r5, r7}
 8003ece:	af00      	add	r7, sp, #0
  Board1_DW.global_state.stateB1 = Board1_DW.state;
 8003ed0:	4a17      	ldr	r2, [pc, #92]	@ (8003f30 <Board1_Update_Global_State+0x64>)
 8003ed2:	4b17      	ldr	r3, [pc, #92]	@ (8003f30 <Board1_Update_Global_State+0x64>)
 8003ed4:	f102 0438 	add.w	r4, r2, #56	@ 0x38
 8003ed8:	33c4      	adds	r3, #196	@ 0xc4
 8003eda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003edc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board1_DW.global_state.stateB2 = Board1_DW.receivedStatePacket.state;
 8003ee0:	4a13      	ldr	r2, [pc, #76]	@ (8003f30 <Board1_Update_Global_State+0x64>)
 8003ee2:	4b13      	ldr	r3, [pc, #76]	@ (8003f30 <Board1_Update_Global_State+0x64>)
 8003ee4:	f102 0448 	add.w	r4, r2, #72	@ 0x48
 8003ee8:	f103 05a0 	add.w	r5, r3, #160	@ 0xa0
 8003eec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003eee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ef0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003ef4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board1_DW.global_state.mov_obs = Board1_DW.moving_obstacle;
 8003ef8:	4b0d      	ldr	r3, [pc, #52]	@ (8003f30 <Board1_Update_Global_State+0x64>)
 8003efa:	f893 20f0 	ldrb.w	r2, [r3, #240]	@ 0xf0
 8003efe:	4b0c      	ldr	r3, [pc, #48]	@ (8003f30 <Board1_Update_Global_State+0x64>)
 8003f00:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
  Board1_DW.global_state.spc_retro = Board1_DW.special_retro;
 8003f04:	4b0a      	ldr	r3, [pc, #40]	@ (8003f30 <Board1_Update_Global_State+0x64>)
 8003f06:	f893 2123 	ldrb.w	r2, [r3, #291]	@ 0x123
 8003f0a:	4b09      	ldr	r3, [pc, #36]	@ (8003f30 <Board1_Update_Global_State+0x64>)
 8003f0c:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
  Board1_DW.global_state.limit_vel = Board1_DW.limit_velocity;
 8003f10:	4b07      	ldr	r3, [pc, #28]	@ (8003f30 <Board1_Update_Global_State+0x64>)
 8003f12:	f893 2124 	ldrb.w	r2, [r3, #292]	@ 0x124
 8003f16:	4b06      	ldr	r3, [pc, #24]	@ (8003f30 <Board1_Update_Global_State+0x64>)
 8003f18:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
  Board1_DW.global_state.obs_detection = Board1_DW.obs_detection;
 8003f1c:	4b04      	ldr	r3, [pc, #16]	@ (8003f30 <Board1_Update_Global_State+0x64>)
 8003f1e:	f893 2125 	ldrb.w	r2, [r3, #293]	@ 0x125
 8003f22:	4b03      	ldr	r3, [pc, #12]	@ (8003f30 <Board1_Update_Global_State+0x64>)
 8003f24:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
}
 8003f28:	bf00      	nop
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bcb0      	pop	{r4, r5, r7}
 8003f2e:	4770      	bx	lr
 8003f30:	20000248 	.word	0x20000248

08003f34 <Board1_Receive_global_state>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_global_state(void)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_Is_Rx_Finished();
 8003f3a:	f7fd f94f 	bl	80011dc <Board1_Is_Rx_Finished>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8003f42:	79fb      	ldrb	r3, [r7, #7]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d050      	beq.n	8003fea <Board1_Receive_global_state+0xb6>
    b = Board1_Verify_Global_Integrity();
 8003f48:	f7ff fbbe 	bl	80036c8 <Board1_Verify_Global_Integrity>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8003f50:	79fb      	ldrb	r3, [r7, #7]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d03a      	beq.n	8003fcc <Board1_Receive_global_state+0x98>
      b_previousEvent = Board1_DW.sfEvent;
 8003f56:	4b35      	ldr	r3, [pc, #212]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8003f58:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003f5c:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 8003f5e:	4b33      	ldr	r3, [pc, #204]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8003f60:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f64:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Moving_obstacle != 0) {
 8003f68:	4b30      	ldr	r3, [pc, #192]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8003f6a:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d001      	beq.n	8003f76 <Board1_Receive_global_state+0x42>
        Board1_Moving_obstacle();
 8003f72:	f7ff fc09 	bl	8003788 <Board1_Moving_obstacle>
      }

      Board1_DW.sfEvent = Board1_event_STEP;
 8003f76:	4b2d      	ldr	r3, [pc, #180]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8003f78:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f7c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Combo != 0) {
 8003f80:	4b2a      	ldr	r3, [pc, #168]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8003f82:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d001      	beq.n	8003f8e <Board1_Receive_global_state+0x5a>
        Board1_Combo();
 8003f8a:	f7ff fda9 	bl	8003ae0 <Board1_Combo>
      }

      Board1_DW.sfEvent = Board1_event_STEP;
 8003f8e:	4b27      	ldr	r3, [pc, #156]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8003f90:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f94:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Battery_temperature_m != 0) {
 8003f98:	4b24      	ldr	r3, [pc, #144]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8003f9a:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d001      	beq.n	8003fa6 <Board1_Receive_global_state+0x72>
        Boa_Battery_temperature_manager();
 8003fa2:	f7ff fe8b 	bl	8003cbc <Boa_Battery_temperature_manager>
      }

      Board1_DW.sfEvent = b_previousEvent;
 8003fa6:	4a21      	ldr	r2, [pc, #132]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board1_Update_Global_State();
 8003fae:	f7ff ff8d 	bl	8003ecc <Board1_Update_Global_State>
      Board1_DW.is_Supervisor = Board1_IN_Global_state_received;
 8003fb2:	4b1e      	ldr	r3, [pc, #120]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8003fb4:	2204      	movs	r2, #4
 8003fb6:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_setSTalk();
 8003fba:	f7fd f8fc 	bl	80011b6 <Board1_setSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8003fbe:	f7fd f906 	bl	80011ce <Board1_Get_Timestamp>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	4a19      	ldr	r2, [pc, #100]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8003fc6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 8003fca:	e02b      	b.n	8004024 <Board1_Receive_global_state+0xf0>
      Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 8003fcc:	4b17      	ldr	r3, [pc, #92]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8003fce:	2207      	movs	r2, #7
 8003fd0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Wait_Global_State();
 8003fd4:	f7fd fd7e 	bl	8001ad4 <Board1_Wait_Global_State>
      Board1_resetSTalk();
 8003fd8:	f7fd f920 	bl	800121c <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8003fdc:	f7fd f8f7 	bl	80011ce <Board1_Get_Timestamp>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	4a12      	ldr	r2, [pc, #72]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8003fe4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8003fe8:	e01c      	b.n	8004024 <Board1_Receive_global_state+0xf0>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8003fea:	4b10      	ldr	r3, [pc, #64]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8003fec:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003ff0:	f241 517c 	movw	r1, #5500	@ 0x157c
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7fd f8ca 	bl	800118e <Board1_Check_Timeout_Us>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8003ffe:	79fb      	ldrb	r3, [r7, #7]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00f      	beq.n	8004024 <Board1_Receive_global_state+0xf0>
      Board1_stop_motors();
 8004004:	f7fd f91e 	bl	8001244 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 8004008:	f7fd f99a 	bl	8001340 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 800400c:	f7fd f8cd 	bl	80011aa <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8004010:	4b06      	ldr	r3, [pc, #24]	@ (800402c <Board1_Receive_global_state+0xf8>)
 8004012:	2201      	movs	r2, #1
 8004014:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 8004018:	f7fd f8cd 	bl	80011b6 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 800401c:	4b03      	ldr	r3, [pc, #12]	@ (800402c <Board1_Receive_global_state+0xf8>)
 800401e:	2202      	movs	r2, #2
 8004020:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 8004024:	bf00      	nop
 8004026:	3708      	adds	r7, #8
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	20000248 	.word	0x20000248

08004030 <Board1_Verify_State_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_State_Integrity(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
  return CRC_Check_State(&Board1_DW.receivedStatePacket);
 8004034:	4802      	ldr	r0, [pc, #8]	@ (8004040 <Board1_Verify_State_Integrity+0x10>)
 8004036:	f001 fecf 	bl	8005dd8 <CRC_Check_State>
 800403a:	4603      	mov	r3, r0
}
 800403c:	4618      	mov	r0, r3
 800403e:	bd80      	pop	{r7, pc}
 8004040:	200002e8 	.word	0x200002e8

08004044 <Board1_Wait_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_State(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	af00      	add	r7, sp, #0
  UART_Wait_State(&Board1_DW.receivedStatePacket);
 8004048:	4802      	ldr	r0, [pc, #8]	@ (8004054 <Board1_Wait_State+0x10>)
 800404a:	f001 fe6b 	bl	8005d24 <UART_Wait_State>
}
 800404e:	bf00      	nop
 8004050:	bd80      	pop	{r7, pc}
 8004052:	bf00      	nop
 8004054:	200002e8 	.word	0x200002e8

08004058 <Board1_Update_Local_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Local_State(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 800405c:	f001 ffd4 	bl	8006008 <OS_Enter_Critical>

  /* Inport: '<Root>/battery_voltage' */
  Board1_DW.state.battery_voltage = Board1_U.battery_voltage;
 8004060:	4b12      	ldr	r3, [pc, #72]	@ (80040ac <Board1_Update_Local_State+0x54>)
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	4a12      	ldr	r2, [pc, #72]	@ (80040b0 <Board1_Update_Local_State+0x58>)
 8004066:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4

  /* Inport: '<Root>/temperature' */
  Board1_DW.state.temperature = Board1_U.temperature;
 800406a:	4b10      	ldr	r3, [pc, #64]	@ (80040ac <Board1_Update_Local_State+0x54>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a10      	ldr	r2, [pc, #64]	@ (80040b0 <Board1_Update_Local_State+0x58>)
 8004070:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

  /* Inport: '<Root>/velocity_FA' */
  Board1_DW.state.velocity_FA = Board1_U.velocity_FA;
 8004074:	4b0d      	ldr	r3, [pc, #52]	@ (80040ac <Board1_Update_Local_State+0x54>)
 8004076:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 800407a:	4b0d      	ldr	r3, [pc, #52]	@ (80040b0 <Board1_Update_Local_State+0x58>)
 800407c:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc

  /* Inport: '<Root>/velocity_FB' */
  Board1_DW.state.velocity_FB = Board1_U.velocity_FB;
 8004080:	4b0a      	ldr	r3, [pc, #40]	@ (80040ac <Board1_Update_Local_State+0x54>)
 8004082:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8004086:	4b0a      	ldr	r3, [pc, #40]	@ (80040b0 <Board1_Update_Local_State+0x58>)
 8004088:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce

  /* Inport: '<Root>/velocity_BA' */
  Board1_DW.state.velocity_BA = Board1_U.velocity_BA;
 800408c:	4b07      	ldr	r3, [pc, #28]	@ (80040ac <Board1_Update_Local_State+0x54>)
 800408e:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8004092:	4b07      	ldr	r3, [pc, #28]	@ (80040b0 <Board1_Update_Local_State+0x58>)
 8004094:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

  /* Inport: '<Root>/velocity_BB' */
  Board1_DW.state.velocity_BB = Board1_U.velocity_BB;
 8004098:	4b04      	ldr	r3, [pc, #16]	@ (80040ac <Board1_Update_Local_State+0x54>)
 800409a:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 800409e:	4b04      	ldr	r3, [pc, #16]	@ (80040b0 <Board1_Update_Local_State+0x58>)
 80040a0:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
  OS_Exit_Critical();
 80040a4:	f001 ffb6 	bl	8006014 <OS_Exit_Critical>
}
 80040a8:	bf00      	nop
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	20000374 	.word	0x20000374
 80040b0:	20000248 	.word	0x20000248

080040b4 <Board1_Supervisor>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Supervisor(void)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board1_DW.is_Supervisor) {
 80040ba:	4bc4      	ldr	r3, [pc, #784]	@ (80043cc <Board1_Supervisor+0x318>)
 80040bc:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80040c0:	3b01      	subs	r3, #1
 80040c2:	2b0d      	cmp	r3, #13
 80040c4:	f200 8240 	bhi.w	8004548 <Board1_Supervisor+0x494>
 80040c8:	a201      	add	r2, pc, #4	@ (adr r2, 80040d0 <Board1_Supervisor+0x1c>)
 80040ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ce:	bf00      	nop
 80040d0:	08004109 	.word	0x08004109
 80040d4:	08004179 	.word	0x08004179
 80040d8:	0800417f 	.word	0x0800417f
 80040dc:	08004185 	.word	0x08004185
 80040e0:	080041f5 	.word	0x080041f5
 80040e4:	0800428b 	.word	0x0800428b
 80040e8:	08004291 	.word	0x08004291
 80040ec:	08004297 	.word	0x08004297
 80040f0:	0800432d 	.word	0x0800432d
 80040f4:	0800439d 	.word	0x0800439d
 80040f8:	080043a7 	.word	0x080043a7
 80040fc:	0800440f 	.word	0x0800440f
 8004100:	0800446f 	.word	0x0800446f
 8004104:	080044cf 	.word	0x080044cf
   case Board1_IN_Decision_received:
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004108:	4bb0      	ldr	r3, [pc, #704]	@ (80043cc <Board1_Supervisor+0x318>)
 800410a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800410e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004112:	4618      	mov	r0, r3
 8004114:	f7fd f83b 	bl	800118e <Board1_Check_Timeout_Us>
 8004118:	4603      	mov	r3, r0
 800411a:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800411c:	79fb      	ldrb	r3, [r7, #7]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d010      	beq.n	8004144 <Board1_Supervisor+0x90>
      Board1_stop_motors();
 8004122:	f7fd f88f 	bl	8001244 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 8004126:	f7fd f90b 	bl	8001340 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 800412a:	f7fd f83e 	bl	80011aa <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 800412e:	4ba7      	ldr	r3, [pc, #668]	@ (80043cc <Board1_Supervisor+0x318>)
 8004130:	2201      	movs	r2, #1
 8004132:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 8004136:	f7fd f83e 	bl	80011b6 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 800413a:	4ba4      	ldr	r3, [pc, #656]	@ (80043cc <Board1_Supervisor+0x318>)
 800413c:	2202      	movs	r2, #2
 800413e:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
        Board1_Send_Decision();
        Board1_DW.time_comm = Board1_Get_Timestamp();
      }
    }
    break;
 8004142:	e1f2      	b.n	800452a <Board1_Supervisor+0x476>
      b = !Board1_isMTalkhigh();
 8004144:	f7fd f870 	bl	8001228 <Board1_isMTalkhigh>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	bf0c      	ite	eq
 800414e:	2301      	moveq	r3, #1
 8004150:	2300      	movne	r3, #0
 8004152:	b2db      	uxtb	r3, r3
 8004154:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004156:	79fb      	ldrb	r3, [r7, #7]
 8004158:	2b00      	cmp	r3, #0
 800415a:	f000 81e6 	beq.w	800452a <Board1_Supervisor+0x476>
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
 800415e:	4b9b      	ldr	r3, [pc, #620]	@ (80043cc <Board1_Supervisor+0x318>)
 8004160:	220b      	movs	r2, #11
 8004162:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_Send_Decision();
 8004166:	f7fd f8af 	bl	80012c8 <Board1_Send_Decision>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 800416a:	f7fd f830 	bl	80011ce <Board1_Get_Timestamp>
 800416e:	4603      	mov	r3, r0
 8004170:	4a96      	ldr	r2, [pc, #600]	@ (80043cc <Board1_Supervisor+0x318>)
 8004172:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 8004176:	e1d8      	b.n	800452a <Board1_Supervisor+0x476>

   case Board1_IN_Decision_transmitted:
    Board1_Decision_transmitted();
 8004178:	f7fd f982 	bl	8001480 <Board1_Decision_transmitted>
    break;
 800417c:	e1e4      	b.n	8004548 <Board1_Supervisor+0x494>

   case IN_Global_Local_state_transmitt:
    Global_Local_state_transmitted();
 800417e:	f7fd fbdb 	bl	8001938 <Global_Local_state_transmitted>
    break;
 8004182:	e1e1      	b.n	8004548 <Board1_Supervisor+0x494>

   case Board1_IN_Global_state_received:
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004184:	4b91      	ldr	r3, [pc, #580]	@ (80043cc <Board1_Supervisor+0x318>)
 8004186:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800418a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800418e:	4618      	mov	r0, r3
 8004190:	f7fc fffd 	bl	800118e <Board1_Check_Timeout_Us>
 8004194:	4603      	mov	r3, r0
 8004196:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004198:	79fb      	ldrb	r3, [r7, #7]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d010      	beq.n	80041c0 <Board1_Supervisor+0x10c>
      Board1_stop_motors();
 800419e:	f7fd f851 	bl	8001244 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 80041a2:	f7fd f8cd 	bl	8001340 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80041a6:	f7fd f800 	bl	80011aa <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 80041aa:	4b88      	ldr	r3, [pc, #544]	@ (80043cc <Board1_Supervisor+0x318>)
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 80041b2:	f7fd f800 	bl	80011b6 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 80041b6:	4b85      	ldr	r3, [pc, #532]	@ (80043cc <Board1_Supervisor+0x318>)
 80041b8:	2202      	movs	r2, #2
 80041ba:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
        Board1_Send_Global_State();
        Board1_DW.time_comm = Board1_Get_Timestamp();
      }
    }
    break;
 80041be:	e1b6      	b.n	800452e <Board1_Supervisor+0x47a>
      b = !Board1_isMTalkhigh();
 80041c0:	f7fd f832 	bl	8001228 <Board1_isMTalkhigh>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	bf0c      	ite	eq
 80041ca:	2301      	moveq	r3, #1
 80041cc:	2300      	movne	r3, #0
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80041d2:	79fb      	ldrb	r3, [r7, #7]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f000 81aa 	beq.w	800452e <Board1_Supervisor+0x47a>
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
 80041da:	4b7c      	ldr	r3, [pc, #496]	@ (80043cc <Board1_Supervisor+0x318>)
 80041dc:	220c      	movs	r2, #12
 80041de:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_Send_Global_State();
 80041e2:	f7fd fa67 	bl	80016b4 <Board1_Send_Global_State>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 80041e6:	f7fc fff2 	bl	80011ce <Board1_Get_Timestamp>
 80041ea:	4603      	mov	r3, r0
 80041ec:	4a77      	ldr	r2, [pc, #476]	@ (80043cc <Board1_Supervisor+0x318>)
 80041ee:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 80041f2:	e19c      	b.n	800452e <Board1_Supervisor+0x47a>

   case Boar_IN_Local_state_transmitted:
    b = Board1_isMTalkhigh();
 80041f4:	f7fd f818 	bl	8001228 <Board1_isMTalkhigh>
 80041f8:	4603      	mov	r3, r0
 80041fa:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80041fc:	79fb      	ldrb	r3, [r7, #7]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00e      	beq.n	8004220 <Board1_Supervisor+0x16c>
      Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 8004202:	4b72      	ldr	r3, [pc, #456]	@ (80043cc <Board1_Supervisor+0x318>)
 8004204:	2207      	movs	r2, #7
 8004206:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Wait_Global_State();
 800420a:	f7fd fc63 	bl	8001ad4 <Board1_Wait_Global_State>
      Board1_resetSTalk();
 800420e:	f7fd f805 	bl	800121c <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004212:	f7fc ffdc 	bl	80011ce <Board1_Get_Timestamp>
 8004216:	4603      	mov	r3, r0
 8004218:	4a6c      	ldr	r2, [pc, #432]	@ (80043cc <Board1_Supervisor+0x318>)
 800421a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
    }
    break;
 800421e:	e188      	b.n	8004532 <Board1_Supervisor+0x47e>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004220:	4b6a      	ldr	r3, [pc, #424]	@ (80043cc <Board1_Supervisor+0x318>)
 8004222:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004226:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800422a:	4618      	mov	r0, r3
 800422c:	f7fc ffaf 	bl	800118e <Board1_Check_Timeout_Us>
 8004230:	4603      	mov	r3, r0
 8004232:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004234:	79fb      	ldrb	r3, [r7, #7]
 8004236:	2b00      	cmp	r3, #0
 8004238:	f000 817b 	beq.w	8004532 <Board1_Supervisor+0x47e>
        if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 800423c:	4b63      	ldr	r3, [pc, #396]	@ (80043cc <Board1_Supervisor+0x318>)
 800423e:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8004242:	2b00      	cmp	r3, #0
 8004244:	d110      	bne.n	8004268 <Board1_Supervisor+0x1b4>
          Board1_DW.retransmitted = 1U;
 8004246:	4b61      	ldr	r3, [pc, #388]	@ (80043cc <Board1_Supervisor+0x318>)
 8004248:	2201      	movs	r2, #1
 800424a:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Local_State;
 800424e:	4b5f      	ldr	r3, [pc, #380]	@ (80043cc <Board1_Supervisor+0x318>)
 8004250:	220d      	movs	r2, #13
 8004252:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board1_Send_Local_State();
 8004256:	f7fd fc33 	bl	8001ac0 <Board1_Send_Local_State>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 800425a:	f7fc ffb8 	bl	80011ce <Board1_Get_Timestamp>
 800425e:	4603      	mov	r3, r0
 8004260:	4a5a      	ldr	r2, [pc, #360]	@ (80043cc <Board1_Supervisor+0x318>)
 8004262:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 8004266:	e164      	b.n	8004532 <Board1_Supervisor+0x47e>
          Board1_stop_motors();
 8004268:	f7fc ffec 	bl	8001244 <Board1_stop_motors>
          Board1_exit_internal_Normal();
 800426c:	f7fd f868 	bl	8001340 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 8004270:	f7fc ff9b 	bl	80011aa <Board1_Abort_Communication>
          Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8004274:	4b55      	ldr	r3, [pc, #340]	@ (80043cc <Board1_Supervisor+0x318>)
 8004276:	2201      	movs	r2, #1
 8004278:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
          Board1_setSTalk();
 800427c:	f7fc ff9b 	bl	80011b6 <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004280:	4b52      	ldr	r3, [pc, #328]	@ (80043cc <Board1_Supervisor+0x318>)
 8004282:	2202      	movs	r2, #2
 8004284:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 8004288:	e153      	b.n	8004532 <Board1_Supervisor+0x47e>

   case Board1_IN_Receive_decision:
    Board1_Receive_decision();
 800428a:	f7ff f9b9 	bl	8003600 <Board1_Receive_decision>
    break;
 800428e:	e15b      	b.n	8004548 <Board1_Supervisor+0x494>

   case Board1_IN_Receive_global_state:
    Board1_Receive_global_state();
 8004290:	f7ff fe50 	bl	8003f34 <Board1_Receive_global_state>
    break;
 8004294:	e158      	b.n	8004548 <Board1_Supervisor+0x494>

   case Board1_IN_Receive_state:
    b = Board1_Is_Rx_Finished();
 8004296:	f7fc ffa1 	bl	80011dc <Board1_Is_Rx_Finished>
 800429a:	4603      	mov	r3, r0
 800429c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800429e:	79fb      	ldrb	r3, [r7, #7]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d024      	beq.n	80042ee <Board1_Supervisor+0x23a>
      b = Board1_Verify_State_Integrity();
 80042a4:	f7ff fec4 	bl	8004030 <Board1_Verify_State_Integrity>
 80042a8:	4603      	mov	r3, r0
 80042aa:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80042ac:	79fb      	ldrb	r3, [r7, #7]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00e      	beq.n	80042d0 <Board1_Supervisor+0x21c>
        Board1_Update_Local_State();
 80042b2:	f7ff fed1 	bl	8004058 <Board1_Update_Local_State>
        Board1_DW.is_Supervisor = Board1_IN_Received_state;
 80042b6:	4b45      	ldr	r3, [pc, #276]	@ (80043cc <Board1_Supervisor+0x318>)
 80042b8:	2209      	movs	r2, #9
 80042ba:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_setSTalk();
 80042be:	f7fc ff7a 	bl	80011b6 <Board1_setSTalk>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 80042c2:	f7fc ff84 	bl	80011ce <Board1_Get_Timestamp>
 80042c6:	4603      	mov	r3, r0
 80042c8:	4a40      	ldr	r2, [pc, #256]	@ (80043cc <Board1_Supervisor+0x318>)
 80042ca:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 80042ce:	e132      	b.n	8004536 <Board1_Supervisor+0x482>
        Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 80042d0:	4b3e      	ldr	r3, [pc, #248]	@ (80043cc <Board1_Supervisor+0x318>)
 80042d2:	2208      	movs	r2, #8
 80042d4:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_Wait_State();
 80042d8:	f7ff feb4 	bl	8004044 <Board1_Wait_State>
        Board1_resetSTalk();
 80042dc:	f7fc ff9e 	bl	800121c <Board1_resetSTalk>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 80042e0:	f7fc ff75 	bl	80011ce <Board1_Get_Timestamp>
 80042e4:	4603      	mov	r3, r0
 80042e6:	4a39      	ldr	r2, [pc, #228]	@ (80043cc <Board1_Supervisor+0x318>)
 80042e8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 80042ec:	e123      	b.n	8004536 <Board1_Supervisor+0x482>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 80042ee:	4b37      	ldr	r3, [pc, #220]	@ (80043cc <Board1_Supervisor+0x318>)
 80042f0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80042f4:	f640 61d8 	movw	r1, #3800	@ 0xed8
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7fc ff48 	bl	800118e <Board1_Check_Timeout_Us>
 80042fe:	4603      	mov	r3, r0
 8004300:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004302:	79fb      	ldrb	r3, [r7, #7]
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 8116 	beq.w	8004536 <Board1_Supervisor+0x482>
        Board1_stop_motors();
 800430a:	f7fc ff9b 	bl	8001244 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 800430e:	f7fd f817 	bl	8001340 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8004312:	f7fc ff4a 	bl	80011aa <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8004316:	4b2d      	ldr	r3, [pc, #180]	@ (80043cc <Board1_Supervisor+0x318>)
 8004318:	2201      	movs	r2, #1
 800431a:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 800431e:	f7fc ff4a 	bl	80011b6 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004322:	4b2a      	ldr	r3, [pc, #168]	@ (80043cc <Board1_Supervisor+0x318>)
 8004324:	2202      	movs	r2, #2
 8004326:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 800432a:	e104      	b.n	8004536 <Board1_Supervisor+0x482>

   case Board1_IN_Received_state:
    b = !Board1_isMTalkhigh();
 800432c:	f7fc ff7c 	bl	8001228 <Board1_isMTalkhigh>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	bf0c      	ite	eq
 8004336:	2301      	moveq	r3, #1
 8004338:	2300      	movne	r3, #0
 800433a:	b2db      	uxtb	r3, r3
 800433c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800433e:	79fb      	ldrb	r3, [r7, #7]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d00c      	beq.n	800435e <Board1_Supervisor+0x2aa>
      Board1_DW.is_Supervisor = Board1_IN_Transmit_Local_State;
 8004344:	4b21      	ldr	r3, [pc, #132]	@ (80043cc <Board1_Supervisor+0x318>)
 8004346:	220d      	movs	r2, #13
 8004348:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Send_Local_State();
 800434c:	f7fd fbb8 	bl	8001ac0 <Board1_Send_Local_State>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004350:	f7fc ff3d 	bl	80011ce <Board1_Get_Timestamp>
 8004354:	4603      	mov	r3, r0
 8004356:	4a1d      	ldr	r2, [pc, #116]	@ (80043cc <Board1_Supervisor+0x318>)
 8004358:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 800435c:	e0ed      	b.n	800453a <Board1_Supervisor+0x486>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 800435e:	4b1b      	ldr	r3, [pc, #108]	@ (80043cc <Board1_Supervisor+0x318>)
 8004360:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004364:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004368:	4618      	mov	r0, r3
 800436a:	f7fc ff10 	bl	800118e <Board1_Check_Timeout_Us>
 800436e:	4603      	mov	r3, r0
 8004370:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004372:	79fb      	ldrb	r3, [r7, #7]
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 80e0 	beq.w	800453a <Board1_Supervisor+0x486>
        Board1_stop_motors();
 800437a:	f7fc ff63 	bl	8001244 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 800437e:	f7fc ffdf 	bl	8001340 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8004382:	f7fc ff12 	bl	80011aa <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8004386:	4b11      	ldr	r3, [pc, #68]	@ (80043cc <Board1_Supervisor+0x318>)
 8004388:	2201      	movs	r2, #1
 800438a:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 800438e:	f7fc ff12 	bl	80011b6 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004392:	4b0e      	ldr	r3, [pc, #56]	@ (80043cc <Board1_Supervisor+0x318>)
 8004394:	2202      	movs	r2, #2
 8004396:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 800439a:	e0ce      	b.n	800453a <Board1_Supervisor+0x486>

   case Board1_IN_Same_decision:
    Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 800439c:	4b0b      	ldr	r3, [pc, #44]	@ (80043cc <Board1_Supervisor+0x318>)
 800439e:	220e      	movs	r2, #14
 80043a0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    break;
 80043a4:	e0d0      	b.n	8004548 <Board1_Supervisor+0x494>

   case Board1_IN_Transmit_Decision:
    b = Board1_Is_Tx_Finished();
 80043a6:	f7fc ff46 	bl	8001236 <Board1_Is_Tx_Finished>
 80043aa:	4603      	mov	r3, r0
 80043ac:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80043ae:	79fb      	ldrb	r3, [r7, #7]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00d      	beq.n	80043d0 <Board1_Supervisor+0x31c>
      Board1_DW.is_Supervisor = Board1_IN_Decision_transmitted;
 80043b4:	4b05      	ldr	r3, [pc, #20]	@ (80043cc <Board1_Supervisor+0x318>)
 80043b6:	2202      	movs	r2, #2
 80043b8:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_DW.time_comm = Board1_Get_Timestamp();
 80043bc:	f7fc ff07 	bl	80011ce <Board1_Get_Timestamp>
 80043c0:	4603      	mov	r3, r0
 80043c2:	4a02      	ldr	r2, [pc, #8]	@ (80043cc <Board1_Supervisor+0x318>)
 80043c4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 80043c8:	e0b9      	b.n	800453e <Board1_Supervisor+0x48a>
 80043ca:	bf00      	nop
 80043cc:	20000248 	.word	0x20000248
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 80043d0:	4b5f      	ldr	r3, [pc, #380]	@ (8004550 <Board1_Supervisor+0x49c>)
 80043d2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80043d6:	f640 3154 	movw	r1, #2900	@ 0xb54
 80043da:	4618      	mov	r0, r3
 80043dc:	f7fc fed7 	bl	800118e <Board1_Check_Timeout_Us>
 80043e0:	4603      	mov	r3, r0
 80043e2:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80043e4:	79fb      	ldrb	r3, [r7, #7]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f000 80a9 	beq.w	800453e <Board1_Supervisor+0x48a>
        Board1_stop_motors();
 80043ec:	f7fc ff2a 	bl	8001244 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 80043f0:	f7fc ffa6 	bl	8001340 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 80043f4:	f7fc fed9 	bl	80011aa <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 80043f8:	4b55      	ldr	r3, [pc, #340]	@ (8004550 <Board1_Supervisor+0x49c>)
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 8004400:	f7fc fed9 	bl	80011b6 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004404:	4b52      	ldr	r3, [pc, #328]	@ (8004550 <Board1_Supervisor+0x49c>)
 8004406:	2202      	movs	r2, #2
 8004408:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 800440c:	e097      	b.n	800453e <Board1_Supervisor+0x48a>

   case Board1_IN_Transmit_Global_State:
    b = Board1_Is_Tx_Finished();
 800440e:	f7fc ff12 	bl	8001236 <Board1_Is_Tx_Finished>
 8004412:	4603      	mov	r3, r0
 8004414:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004416:	79fb      	ldrb	r3, [r7, #7]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d00a      	beq.n	8004432 <Board1_Supervisor+0x37e>
      Board1_DW.is_Supervisor = IN_Global_Local_state_transmitt;
 800441c:	4b4c      	ldr	r3, [pc, #304]	@ (8004550 <Board1_Supervisor+0x49c>)
 800441e:	2203      	movs	r2, #3
 8004420:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004424:	f7fc fed3 	bl	80011ce <Board1_Get_Timestamp>
 8004428:	4603      	mov	r3, r0
 800442a:	4a49      	ldr	r2, [pc, #292]	@ (8004550 <Board1_Supervisor+0x49c>)
 800442c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 8004430:	e087      	b.n	8004542 <Board1_Supervisor+0x48e>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004432:	4b47      	ldr	r3, [pc, #284]	@ (8004550 <Board1_Supervisor+0x49c>)
 8004434:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004438:	f241 3188 	movw	r1, #5000	@ 0x1388
 800443c:	4618      	mov	r0, r3
 800443e:	f7fc fea6 	bl	800118e <Board1_Check_Timeout_Us>
 8004442:	4603      	mov	r3, r0
 8004444:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004446:	79fb      	ldrb	r3, [r7, #7]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d07a      	beq.n	8004542 <Board1_Supervisor+0x48e>
        Board1_stop_motors();
 800444c:	f7fc fefa 	bl	8001244 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8004450:	f7fc ff76 	bl	8001340 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8004454:	f7fc fea9 	bl	80011aa <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8004458:	4b3d      	ldr	r3, [pc, #244]	@ (8004550 <Board1_Supervisor+0x49c>)
 800445a:	2201      	movs	r2, #1
 800445c:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 8004460:	f7fc fea9 	bl	80011b6 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004464:	4b3a      	ldr	r3, [pc, #232]	@ (8004550 <Board1_Supervisor+0x49c>)
 8004466:	2202      	movs	r2, #2
 8004468:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 800446c:	e069      	b.n	8004542 <Board1_Supervisor+0x48e>

   case Board1_IN_Transmit_Local_State:
    b = Board1_Is_Tx_Finished();
 800446e:	f7fc fee2 	bl	8001236 <Board1_Is_Tx_Finished>
 8004472:	4603      	mov	r3, r0
 8004474:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004476:	79fb      	ldrb	r3, [r7, #7]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d00a      	beq.n	8004492 <Board1_Supervisor+0x3de>
      Board1_DW.is_Supervisor = Boar_IN_Local_state_transmitted;
 800447c:	4b34      	ldr	r3, [pc, #208]	@ (8004550 <Board1_Supervisor+0x49c>)
 800447e:	2205      	movs	r2, #5
 8004480:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004484:	f7fc fea3 	bl	80011ce <Board1_Get_Timestamp>
 8004488:	4603      	mov	r3, r0
 800448a:	4a31      	ldr	r2, [pc, #196]	@ (8004550 <Board1_Supervisor+0x49c>)
 800448c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 8004490:	e059      	b.n	8004546 <Board1_Supervisor+0x492>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_STATE_SEND_TIMEOUT);
 8004492:	4b2f      	ldr	r3, [pc, #188]	@ (8004550 <Board1_Supervisor+0x49c>)
 8004494:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004498:	f640 0198 	movw	r1, #2200	@ 0x898
 800449c:	4618      	mov	r0, r3
 800449e:	f7fc fe76 	bl	800118e <Board1_Check_Timeout_Us>
 80044a2:	4603      	mov	r3, r0
 80044a4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80044a6:	79fb      	ldrb	r3, [r7, #7]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d04c      	beq.n	8004546 <Board1_Supervisor+0x492>
        Board1_stop_motors();
 80044ac:	f7fc feca 	bl	8001244 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 80044b0:	f7fc ff46 	bl	8001340 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 80044b4:	f7fc fe79 	bl	80011aa <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 80044b8:	4b25      	ldr	r3, [pc, #148]	@ (8004550 <Board1_Supervisor+0x49c>)
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 80044c0:	f7fc fe79 	bl	80011b6 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 80044c4:	4b22      	ldr	r3, [pc, #136]	@ (8004550 <Board1_Supervisor+0x49c>)
 80044c6:	2202      	movs	r2, #2
 80044c8:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 80044cc:	e03b      	b.n	8004546 <Board1_Supervisor+0x492>

   case Board1_IN_Waiting_to_start:
    if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 80044ce:	f7fc fe57 	bl	8001180 <Board1_isSessionhigh>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d017      	beq.n	8004508 <Board1_Supervisor+0x454>
 80044d8:	f7fc fea6 	bl	8001228 <Board1_isMTalkhigh>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d012      	beq.n	8004508 <Board1_Supervisor+0x454>
      Board1_DW.retransmitted = 0U;
 80044e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004550 <Board1_Supervisor+0x49c>)
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
      Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 80044ea:	4b19      	ldr	r3, [pc, #100]	@ (8004550 <Board1_Supervisor+0x49c>)
 80044ec:	2208      	movs	r2, #8
 80044ee:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Wait_State();
 80044f2:	f7ff fda7 	bl	8004044 <Board1_Wait_State>
      Board1_resetSTalk();
 80044f6:	f7fc fe91 	bl	800121c <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 80044fa:	f7fc fe68 	bl	80011ce <Board1_Get_Timestamp>
 80044fe:	4603      	mov	r3, r0
 8004500:	4a13      	ldr	r2, [pc, #76]	@ (8004550 <Board1_Supervisor+0x49c>)
 8004502:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_Abort_Communication();
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
    break;
 8004506:	e01f      	b.n	8004548 <Board1_Supervisor+0x494>
      Board1_stop_motors();
 8004508:	f7fc fe9c 	bl	8001244 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 800450c:	f7fc ff18 	bl	8001340 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 8004510:	f7fc fe4b 	bl	80011aa <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8004514:	4b0e      	ldr	r3, [pc, #56]	@ (8004550 <Board1_Supervisor+0x49c>)
 8004516:	2201      	movs	r2, #1
 8004518:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 800451c:	f7fc fe4b 	bl	80011b6 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004520:	4b0b      	ldr	r3, [pc, #44]	@ (8004550 <Board1_Supervisor+0x49c>)
 8004522:	2202      	movs	r2, #2
 8004524:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 8004528:	e00e      	b.n	8004548 <Board1_Supervisor+0x494>
    break;
 800452a:	bf00      	nop
 800452c:	e00c      	b.n	8004548 <Board1_Supervisor+0x494>
    break;
 800452e:	bf00      	nop
 8004530:	e00a      	b.n	8004548 <Board1_Supervisor+0x494>
    break;
 8004532:	bf00      	nop
 8004534:	e008      	b.n	8004548 <Board1_Supervisor+0x494>
    break;
 8004536:	bf00      	nop
 8004538:	e006      	b.n	8004548 <Board1_Supervisor+0x494>
    break;
 800453a:	bf00      	nop
 800453c:	e004      	b.n	8004548 <Board1_Supervisor+0x494>
    break;
 800453e:	bf00      	nop
 8004540:	e002      	b.n	8004548 <Board1_Supervisor+0x494>
    break;
 8004542:	bf00      	nop
 8004544:	e000      	b.n	8004548 <Board1_Supervisor+0x494>
    break;
 8004546:	bf00      	nop
  }
}
 8004548:	bf00      	nop
 800454a:	3708      	adds	r7, #8
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}
 8004550:	20000248 	.word	0x20000248

08004554 <Board1_Init_Data_Structures>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Init_Data_Structures(void)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	af00      	add	r7, sp, #0
      false                            /* relay */
    },                                 /* decision */
    0U                                 /* crc */
  };

  Board1_DW.state = tmp;
 8004558:	4b1c      	ldr	r3, [pc, #112]	@ (80045cc <Board1_Init_Data_Structures+0x78>)
 800455a:	33c4      	adds	r3, #196	@ 0xc4
 800455c:	2200      	movs	r2, #0
 800455e:	601a      	str	r2, [r3, #0]
 8004560:	605a      	str	r2, [r3, #4]
 8004562:	609a      	str	r2, [r3, #8]
 8004564:	60da      	str	r2, [r3, #12]
  Board1_DW.global_state = tmp_0;
 8004566:	4b19      	ldr	r3, [pc, #100]	@ (80045cc <Board1_Init_Data_Structures+0x78>)
 8004568:	3338      	adds	r3, #56	@ 0x38
 800456a:	2234      	movs	r2, #52	@ 0x34
 800456c:	2100      	movs	r1, #0
 800456e:	4618      	mov	r0, r3
 8004570:	f010 fa65 	bl	8014a3e <memset>
 8004574:	4b15      	ldr	r3, [pc, #84]	@ (80045cc <Board1_Init_Data_Structures+0x78>)
 8004576:	2201      	movs	r2, #1
 8004578:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
  Board1_DW.decision = tmp_1;
 800457c:	4b13      	ldr	r3, [pc, #76]	@ (80045cc <Board1_Init_Data_Structures+0x78>)
 800457e:	3388      	adds	r3, #136	@ 0x88
 8004580:	2200      	movs	r2, #0
 8004582:	601a      	str	r2, [r3, #0]
 8004584:	605a      	str	r2, [r3, #4]
 8004586:	609a      	str	r2, [r3, #8]
 8004588:	60da      	str	r2, [r3, #12]
 800458a:	611a      	str	r2, [r3, #16]
 800458c:	615a      	str	r2, [r3, #20]
  Board1_DW.receivedStatePacket = tmp_2;
 800458e:	4b0f      	ldr	r3, [pc, #60]	@ (80045cc <Board1_Init_Data_Structures+0x78>)
 8004590:	33a0      	adds	r3, #160	@ 0xa0
 8004592:	2224      	movs	r2, #36	@ 0x24
 8004594:	2100      	movs	r1, #0
 8004596:	4618      	mov	r0, r3
 8004598:	f010 fa51 	bl	8014a3e <memset>
  Board1_DW.receivedGlobalStatePacket = tmp_3;
 800459c:	4b0b      	ldr	r3, [pc, #44]	@ (80045cc <Board1_Init_Data_Structures+0x78>)
 800459e:	4618      	mov	r0, r3
 80045a0:	2338      	movs	r3, #56	@ 0x38
 80045a2:	461a      	mov	r2, r3
 80045a4:	2100      	movs	r1, #0
 80045a6:	f010 fa4a 	bl	8014a3e <memset>
 80045aa:	4b08      	ldr	r3, [pc, #32]	@ (80045cc <Board1_Init_Data_Structures+0x78>)
 80045ac:	2201      	movs	r2, #1
 80045ae:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
  Board1_DW.receivedDecisionPacket = tmp_4;
 80045b2:	4b06      	ldr	r3, [pc, #24]	@ (80045cc <Board1_Init_Data_Structures+0x78>)
 80045b4:	336c      	adds	r3, #108	@ 0x6c
 80045b6:	2200      	movs	r2, #0
 80045b8:	601a      	str	r2, [r3, #0]
 80045ba:	605a      	str	r2, [r3, #4]
 80045bc:	609a      	str	r2, [r3, #8]
 80045be:	60da      	str	r2, [r3, #12]
 80045c0:	611a      	str	r2, [r3, #16]
 80045c2:	615a      	str	r2, [r3, #20]
 80045c4:	619a      	str	r2, [r3, #24]
}
 80045c6:	bf00      	nop
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	20000248 	.word	0x20000248

080045d0 <Board1_step>:

/* Model step function */
void Board1_step(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
  boolean_T b;

  /* Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 80045d6:	4bc2      	ldr	r3, [pc, #776]	@ (80048e0 <Board1_step+0x310>)
 80045d8:	f04f 32ff 	mov.w	r2, #4294967295
 80045dc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  if (Board1_DW.is_active_c3_Board1 == 0) {
 80045e0:	4bbf      	ldr	r3, [pc, #764]	@ (80048e0 <Board1_step+0x310>)
 80045e2:	f893 30f3 	ldrb.w	r3, [r3, #243]	@ 0xf3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d112      	bne.n	8004610 <Board1_step+0x40>
    Board1_DW.is_active_c3_Board1 = 1U;
 80045ea:	4bbd      	ldr	r3, [pc, #756]	@ (80048e0 <Board1_step+0x310>)
 80045ec:	2201      	movs	r2, #1
 80045ee:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
    Board1_Init_Data_Structures();
 80045f2:	f7ff ffaf 	bl	8004554 <Board1_Init_Data_Structures>
    Board1_setSTalk();
 80045f6:	f7fc fdde 	bl	80011b6 <Board1_setSTalk>
    Board1_DW.is_c3_Board1 = Board1_IN_Supervision_task;
 80045fa:	4bb9      	ldr	r3, [pc, #740]	@ (80048e0 <Board1_step+0x310>)
 80045fc:	2201      	movs	r2, #1
 80045fe:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
    Board1_DW.is_Supervision_task = Board1_IN_Normal;
 8004602:	4bb7      	ldr	r3, [pc, #732]	@ (80048e0 <Board1_step+0x310>)
 8004604:	2202      	movs	r2, #2
 8004606:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    Board1_enter_internal_Normal();
 800460a:	f7fc fd15 	bl	8001038 <Board1_enter_internal_Normal>
      break;
    }
  }

  /* End of Chart: '<Root>/Board1' */
}
 800460e:	e19d      	b.n	800494c <Board1_step+0x37c>
  } else if (Board1_DW.is_c3_Board1 == Board1_IN_Supervision_task) {
 8004610:	4bb3      	ldr	r3, [pc, #716]	@ (80048e0 <Board1_step+0x310>)
 8004612:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 8004616:	2b01      	cmp	r3, #1
 8004618:	f040 8198 	bne.w	800494c <Board1_step+0x37c>
    switch (Board1_DW.is_Supervision_task) {
 800461c:	4bb0      	ldr	r3, [pc, #704]	@ (80048e0 <Board1_step+0x310>)
 800461e:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8004622:	2b03      	cmp	r3, #3
 8004624:	f000 8187 	beq.w	8004936 <Board1_step+0x366>
 8004628:	2b03      	cmp	r3, #3
 800462a:	f300 818f 	bgt.w	800494c <Board1_step+0x37c>
 800462e:	2b01      	cmp	r3, #1
 8004630:	d003      	beq.n	800463a <Board1_step+0x6a>
 8004632:	2b02      	cmp	r3, #2
 8004634:	f000 8156 	beq.w	80048e4 <Board1_step+0x314>
}
 8004638:	e188      	b.n	800494c <Board1_step+0x37c>
      switch (Board1_DW.is_Degraded) {
 800463a:	4ba9      	ldr	r3, [pc, #676]	@ (80048e0 <Board1_step+0x310>)
 800463c:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 8004640:	2b01      	cmp	r3, #1
 8004642:	d003      	beq.n	800464c <Board1_step+0x7c>
 8004644:	2b02      	cmp	r3, #2
 8004646:	f000 813e 	beq.w	80048c6 <Board1_step+0x2f6>
      break;
 800464a:	e17f      	b.n	800494c <Board1_step+0x37c>
        switch (Board1_DW.is_Restablish) {
 800464c:	4ba4      	ldr	r3, [pc, #656]	@ (80048e0 <Board1_step+0x310>)
 800464e:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 8004652:	3b01      	subs	r3, #1
 8004654:	2b05      	cmp	r3, #5
 8004656:	f200 8141 	bhi.w	80048dc <Board1_step+0x30c>
 800465a:	a201      	add	r2, pc, #4	@ (adr r2, 8004660 <Board1_step+0x90>)
 800465c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004660:	08004679 	.word	0x08004679
 8004664:	08004697 	.word	0x08004697
 8004668:	0800471b 	.word	0x0800471b
 800466c:	080047a5 	.word	0x080047a5
 8004670:	0800480b 	.word	0x0800480b
 8004674:	08004863 	.word	0x08004863
          Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004678:	4b99      	ldr	r3, [pc, #612]	@ (80048e0 <Board1_step+0x310>)
 800467a:	2200      	movs	r2, #0
 800467c:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
          Board1_DW.is_Degraded = Board1_IN_NO_ACTIVE_CHILD;
 8004680:	4b97      	ldr	r3, [pc, #604]	@ (80048e0 <Board1_step+0x310>)
 8004682:	2200      	movs	r2, #0
 8004684:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          Board1_DW.is_Supervision_task = Board1_IN_Normal;
 8004688:	4b95      	ldr	r3, [pc, #596]	@ (80048e0 <Board1_step+0x310>)
 800468a:	2202      	movs	r2, #2
 800468c:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
          Board1_enter_internal_Normal();
 8004690:	f7fc fcd2 	bl	8001038 <Board1_enter_internal_Normal>
          break;
 8004694:	e116      	b.n	80048c4 <Board1_step+0x2f4>
          b = !Board1_isSessionhigh();
 8004696:	f7fc fd73 	bl	8001180 <Board1_isSessionhigh>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	bf0c      	ite	eq
 80046a0:	2301      	moveq	r3, #1
 80046a2:	2300      	movne	r3, #0
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80046a8:	79fb      	ldrb	r3, [r7, #7]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d004      	beq.n	80046b8 <Board1_step+0xe8>
            Board1_DW.is_Restablish = Boar_IN_Connection_restablished;
 80046ae:	4b8c      	ldr	r3, [pc, #560]	@ (80048e0 <Board1_step+0x310>)
 80046b0:	2201      	movs	r2, #1
 80046b2:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
          break;
 80046b6:	e0fe      	b.n	80048b6 <Board1_step+0x2e6>
            b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 80046b8:	4b89      	ldr	r3, [pc, #548]	@ (80048e0 <Board1_step+0x310>)
 80046ba:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80046be:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80046c2:	4618      	mov	r0, r3
 80046c4:	f7fc fd63 	bl	800118e <Board1_Check_Timeout_Us>
 80046c8:	4603      	mov	r3, r0
 80046ca:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80046cc:	79fb      	ldrb	r3, [r7, #7]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f000 80f1 	beq.w	80048b6 <Board1_step+0x2e6>
              if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 80046d4:	4b82      	ldr	r3, [pc, #520]	@ (80048e0 <Board1_step+0x310>)
 80046d6:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d110      	bne.n	8004700 <Board1_step+0x130>
                Board1_DW.retransmitted = 1U;
 80046de:	4b80      	ldr	r3, [pc, #512]	@ (80048e0 <Board1_step+0x310>)
 80046e0:	2201      	movs	r2, #1
 80046e2:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
                Board1_DW.is_Restablish = Board1_IN_Transmit_ping;
 80046e6:	4b7e      	ldr	r3, [pc, #504]	@ (80048e0 <Board1_step+0x310>)
 80046e8:	2205      	movs	r2, #5
 80046ea:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
                Board1_Send_Ping();
 80046ee:	f7fc fd68 	bl	80011c2 <Board1_Send_Ping>
                Board1_DW.time_comm = Board1_Get_Timestamp();
 80046f2:	f7fc fd6c 	bl	80011ce <Board1_Get_Timestamp>
 80046f6:	4603      	mov	r3, r0
 80046f8:	4a79      	ldr	r2, [pc, #484]	@ (80048e0 <Board1_step+0x310>)
 80046fa:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 80046fe:	e0da      	b.n	80048b6 <Board1_step+0x2e6>
                Board1_Abort_Communication();
 8004700:	f7fc fd53 	bl	80011aa <Board1_Abort_Communication>
                Board1_setSTalk();
 8004704:	f7fc fd57 	bl	80011b6 <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004708:	4b75      	ldr	r3, [pc, #468]	@ (80048e0 <Board1_step+0x310>)
 800470a:	2200      	movs	r2, #0
 800470c:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004710:	4b73      	ldr	r3, [pc, #460]	@ (80048e0 <Board1_step+0x310>)
 8004712:	2202      	movs	r2, #2
 8004714:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 8004718:	e0cd      	b.n	80048b6 <Board1_step+0x2e6>
          b = Board1_Is_Rx_Finished();
 800471a:	f7fc fd5f 	bl	80011dc <Board1_Is_Rx_Finished>
 800471e:	4603      	mov	r3, r0
 8004720:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8004722:	79fb      	ldrb	r3, [r7, #7]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d022      	beq.n	800476e <Board1_step+0x19e>
            b = Board1_Verify_Ping();
 8004728:	f7fc fd60 	bl	80011ec <Board1_Verify_Ping>
 800472c:	4603      	mov	r3, r0
 800472e:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004730:	79fb      	ldrb	r3, [r7, #7]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00c      	beq.n	8004750 <Board1_step+0x180>
              Board1_DW.is_Restablish = Board1_IN_Received_Ping;
 8004736:	4b6a      	ldr	r3, [pc, #424]	@ (80048e0 <Board1_step+0x310>)
 8004738:	2204      	movs	r2, #4
 800473a:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_setSTalk();
 800473e:	f7fc fd3a 	bl	80011b6 <Board1_setSTalk>
              Board1_DW.time_comm = Board1_Get_Timestamp();
 8004742:	f7fc fd44 	bl	80011ce <Board1_Get_Timestamp>
 8004746:	4603      	mov	r3, r0
 8004748:	4a65      	ldr	r2, [pc, #404]	@ (80048e0 <Board1_step+0x310>)
 800474a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 800474e:	e0b4      	b.n	80048ba <Board1_step+0x2ea>
              Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 8004750:	4b63      	ldr	r3, [pc, #396]	@ (80048e0 <Board1_step+0x310>)
 8004752:	2203      	movs	r2, #3
 8004754:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_Wait_Ping();
 8004758:	f7fc fd56 	bl	8001208 <Board1_Wait_Ping>
              Board1_resetSTalk();
 800475c:	f7fc fd5e 	bl	800121c <Board1_resetSTalk>
              Board1_DW.time_comm = Board1_Get_Timestamp();
 8004760:	f7fc fd35 	bl	80011ce <Board1_Get_Timestamp>
 8004764:	4603      	mov	r3, r0
 8004766:	4a5e      	ldr	r2, [pc, #376]	@ (80048e0 <Board1_step+0x310>)
 8004768:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 800476c:	e0a5      	b.n	80048ba <Board1_step+0x2ea>
            b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 800476e:	4b5c      	ldr	r3, [pc, #368]	@ (80048e0 <Board1_step+0x310>)
 8004770:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004774:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004778:	4618      	mov	r0, r3
 800477a:	f7fc fd08 	bl	800118e <Board1_Check_Timeout_Us>
 800477e:	4603      	mov	r3, r0
 8004780:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004782:	79fb      	ldrb	r3, [r7, #7]
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 8098 	beq.w	80048ba <Board1_step+0x2ea>
              Board1_Abort_Communication();
 800478a:	f7fc fd0e 	bl	80011aa <Board1_Abort_Communication>
              Board1_setSTalk();
 800478e:	f7fc fd12 	bl	80011b6 <Board1_setSTalk>
              Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004792:	4b53      	ldr	r3, [pc, #332]	@ (80048e0 <Board1_step+0x310>)
 8004794:	2200      	movs	r2, #0
 8004796:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_DW.is_Degraded = Board1_IN_Restarting;
 800479a:	4b51      	ldr	r3, [pc, #324]	@ (80048e0 <Board1_step+0x310>)
 800479c:	2202      	movs	r2, #2
 800479e:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 80047a2:	e08a      	b.n	80048ba <Board1_step+0x2ea>
          b = !Board1_isMTalkhigh();
 80047a4:	f7fc fd40 	bl	8001228 <Board1_isMTalkhigh>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	bf0c      	ite	eq
 80047ae:	2301      	moveq	r3, #1
 80047b0:	2300      	movne	r3, #0
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80047b6:	79fb      	ldrb	r3, [r7, #7]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00c      	beq.n	80047d6 <Board1_step+0x206>
            Board1_DW.is_Restablish = Board1_IN_Transmit_ping;
 80047bc:	4b48      	ldr	r3, [pc, #288]	@ (80048e0 <Board1_step+0x310>)
 80047be:	2205      	movs	r2, #5
 80047c0:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
            Board1_Send_Ping();
 80047c4:	f7fc fcfd 	bl	80011c2 <Board1_Send_Ping>
            Board1_DW.time_comm = Board1_Get_Timestamp();
 80047c8:	f7fc fd01 	bl	80011ce <Board1_Get_Timestamp>
 80047cc:	4603      	mov	r3, r0
 80047ce:	4a44      	ldr	r2, [pc, #272]	@ (80048e0 <Board1_step+0x310>)
 80047d0:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 80047d4:	e073      	b.n	80048be <Board1_step+0x2ee>
            b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 80047d6:	4b42      	ldr	r3, [pc, #264]	@ (80048e0 <Board1_step+0x310>)
 80047d8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80047dc:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7fc fcd4 	bl	800118e <Board1_Check_Timeout_Us>
 80047e6:	4603      	mov	r3, r0
 80047e8:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80047ea:	79fb      	ldrb	r3, [r7, #7]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d066      	beq.n	80048be <Board1_step+0x2ee>
              Board1_Abort_Communication();
 80047f0:	f7fc fcdb 	bl	80011aa <Board1_Abort_Communication>
              Board1_setSTalk();
 80047f4:	f7fc fcdf 	bl	80011b6 <Board1_setSTalk>
              Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 80047f8:	4b39      	ldr	r3, [pc, #228]	@ (80048e0 <Board1_step+0x310>)
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004800:	4b37      	ldr	r3, [pc, #220]	@ (80048e0 <Board1_step+0x310>)
 8004802:	2202      	movs	r2, #2
 8004804:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 8004808:	e059      	b.n	80048be <Board1_step+0x2ee>
          b = Board1_Is_Tx_Finished();
 800480a:	f7fc fd14 	bl	8001236 <Board1_Is_Tx_Finished>
 800480e:	4603      	mov	r3, r0
 8004810:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8004812:	79fb      	ldrb	r3, [r7, #7]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00a      	beq.n	800482e <Board1_step+0x25e>
            Board1_DW.is_Restablish = Board1_IN_Ping_transmitted;
 8004818:	4b31      	ldr	r3, [pc, #196]	@ (80048e0 <Board1_step+0x310>)
 800481a:	2202      	movs	r2, #2
 800481c:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
            Board1_DW.time_comm = Board1_Get_Timestamp();
 8004820:	f7fc fcd5 	bl	80011ce <Board1_Get_Timestamp>
 8004824:	4603      	mov	r3, r0
 8004826:	4a2e      	ldr	r2, [pc, #184]	@ (80048e0 <Board1_step+0x310>)
 8004828:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 800482c:	e049      	b.n	80048c2 <Board1_step+0x2f2>
            b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 800482e:	4b2c      	ldr	r3, [pc, #176]	@ (80048e0 <Board1_step+0x310>)
 8004830:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004834:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004838:	4618      	mov	r0, r3
 800483a:	f7fc fca8 	bl	800118e <Board1_Check_Timeout_Us>
 800483e:	4603      	mov	r3, r0
 8004840:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004842:	79fb      	ldrb	r3, [r7, #7]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d03c      	beq.n	80048c2 <Board1_step+0x2f2>
              Board1_Abort_Communication();
 8004848:	f7fc fcaf 	bl	80011aa <Board1_Abort_Communication>
              Board1_setSTalk();
 800484c:	f7fc fcb3 	bl	80011b6 <Board1_setSTalk>
              Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004850:	4b23      	ldr	r3, [pc, #140]	@ (80048e0 <Board1_step+0x310>)
 8004852:	2200      	movs	r2, #0
 8004854:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004858:	4b21      	ldr	r3, [pc, #132]	@ (80048e0 <Board1_step+0x310>)
 800485a:	2202      	movs	r2, #2
 800485c:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 8004860:	e02f      	b.n	80048c2 <Board1_step+0x2f2>
          if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 8004862:	f7fc fc8d 	bl	8001180 <Board1_isSessionhigh>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d017      	beq.n	800489c <Board1_step+0x2cc>
 800486c:	f7fc fcdc 	bl	8001228 <Board1_isMTalkhigh>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d012      	beq.n	800489c <Board1_step+0x2cc>
            Board1_DW.retransmitted = 0U;
 8004876:	4b1a      	ldr	r3, [pc, #104]	@ (80048e0 <Board1_step+0x310>)
 8004878:	2200      	movs	r2, #0
 800487a:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
            Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 800487e:	4b18      	ldr	r3, [pc, #96]	@ (80048e0 <Board1_step+0x310>)
 8004880:	2203      	movs	r2, #3
 8004882:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
            Board1_Wait_Ping();
 8004886:	f7fc fcbf 	bl	8001208 <Board1_Wait_Ping>
            Board1_resetSTalk();
 800488a:	f7fc fcc7 	bl	800121c <Board1_resetSTalk>
            Board1_DW.time_comm = Board1_Get_Timestamp();
 800488e:	f7fc fc9e 	bl	80011ce <Board1_Get_Timestamp>
 8004892:	4603      	mov	r3, r0
 8004894:	4a12      	ldr	r2, [pc, #72]	@ (80048e0 <Board1_step+0x310>)
 8004896:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 800489a:	e013      	b.n	80048c4 <Board1_step+0x2f4>
            Board1_Abort_Communication();
 800489c:	f7fc fc85 	bl	80011aa <Board1_Abort_Communication>
            Board1_setSTalk();
 80048a0:	f7fc fc89 	bl	80011b6 <Board1_setSTalk>
            Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 80048a4:	4b0e      	ldr	r3, [pc, #56]	@ (80048e0 <Board1_step+0x310>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
            Board1_DW.is_Degraded = Board1_IN_Restarting;
 80048ac:	4b0c      	ldr	r3, [pc, #48]	@ (80048e0 <Board1_step+0x310>)
 80048ae:	2202      	movs	r2, #2
 80048b0:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 80048b4:	e006      	b.n	80048c4 <Board1_step+0x2f4>
          break;
 80048b6:	bf00      	nop
 80048b8:	e010      	b.n	80048dc <Board1_step+0x30c>
          break;
 80048ba:	bf00      	nop
 80048bc:	e00e      	b.n	80048dc <Board1_step+0x30c>
          break;
 80048be:	bf00      	nop
 80048c0:	e00c      	b.n	80048dc <Board1_step+0x30c>
          break;
 80048c2:	bf00      	nop
        break;
 80048c4:	e00a      	b.n	80048dc <Board1_step+0x30c>
        Board1_DW.is_Degraded = Board1_IN_Restablish;
 80048c6:	4b06      	ldr	r3, [pc, #24]	@ (80048e0 <Board1_step+0x310>)
 80048c8:	2201      	movs	r2, #1
 80048ca:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
        Board1_stop_motors();
 80048ce:	f7fc fcb9 	bl	8001244 <Board1_stop_motors>
        Board1_DW.is_Restablish = Board1_IN_Waiting_to_restablish;
 80048d2:	4b03      	ldr	r3, [pc, #12]	@ (80048e0 <Board1_step+0x310>)
 80048d4:	2206      	movs	r2, #6
 80048d6:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
        break;
 80048da:	e000      	b.n	80048de <Board1_step+0x30e>
        break;
 80048dc:	bf00      	nop
      break;
 80048de:	e035      	b.n	800494c <Board1_step+0x37c>
 80048e0:	20000248 	.word	0x20000248
      if (Board1_DW.is_active_Supervisor != 0) {
 80048e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004954 <Board1_step+0x384>)
 80048e6:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d001      	beq.n	80048f2 <Board1_step+0x322>
        Board1_Supervisor();
 80048ee:	f7ff fbe1 	bl	80040b4 <Board1_Supervisor>
      if (Board1_DW.is_Supervision_task == Board1_IN_Normal) {
 80048f2:	4b18      	ldr	r3, [pc, #96]	@ (8004954 <Board1_step+0x384>)
 80048f4:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d124      	bne.n	8004946 <Board1_step+0x376>
        if (Board1_DW.is_active_Moving_obstacle != 0) {
 80048fc:	4b15      	ldr	r3, [pc, #84]	@ (8004954 <Board1_step+0x384>)
 80048fe:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <Board1_step+0x33a>
          Board1_Moving_obstacle();
 8004906:	f7fe ff3f 	bl	8003788 <Board1_Moving_obstacle>
        if (Board1_DW.is_active_Combo != 0) {
 800490a:	4b12      	ldr	r3, [pc, #72]	@ (8004954 <Board1_step+0x384>)
 800490c:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8004910:	2b00      	cmp	r3, #0
 8004912:	d001      	beq.n	8004918 <Board1_step+0x348>
          Board1_Combo();
 8004914:	f7ff f8e4 	bl	8003ae0 <Board1_Combo>
        if (Board1_DW.is_active_Battery_temperature_m != 0) {
 8004918:	4b0e      	ldr	r3, [pc, #56]	@ (8004954 <Board1_step+0x384>)
 800491a:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 800491e:	2b00      	cmp	r3, #0
 8004920:	d001      	beq.n	8004926 <Board1_step+0x356>
          Boa_Battery_temperature_manager();
 8004922:	f7ff f9cb 	bl	8003cbc <Boa_Battery_temperature_manager>
        if (Board1_DW.is_active_Actions != 0) {
 8004926:	4b0b      	ldr	r3, [pc, #44]	@ (8004954 <Board1_step+0x384>)
 8004928:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 800492c:	2b00      	cmp	r3, #0
 800492e:	d00a      	beq.n	8004946 <Board1_step+0x376>
          Board1_Actions();
 8004930:	f7fe fccc 	bl	80032cc <Board1_Actions>
      break;
 8004934:	e007      	b.n	8004946 <Board1_step+0x376>
      if (Board1_DW.is_Single_Board == Board1_IN_Other_board_failure) {
 8004936:	4b07      	ldr	r3, [pc, #28]	@ (8004954 <Board1_step+0x384>)
 8004938:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 800493c:	2b01      	cmp	r3, #1
 800493e:	d104      	bne.n	800494a <Board1_step+0x37a>
        Board1_stop_motors();
 8004940:	f7fc fc80 	bl	8001244 <Board1_stop_motors>
      break;
 8004944:	e001      	b.n	800494a <Board1_step+0x37a>
      break;
 8004946:	bf00      	nop
 8004948:	e000      	b.n	800494c <Board1_step+0x37c>
      break;
 800494a:	bf00      	nop
}
 800494c:	bf00      	nop
 800494e:	3708      	adds	r7, #8
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	20000248 	.word	0x20000248

08004958 <Board1_initialize>:

/* Model initialize function */
void Board1_initialize(void)
{
 8004958:	b480      	push	{r7}
 800495a:	af00      	add	r7, sp, #0
  /* SystemInitialize for Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 800495c:	4b04      	ldr	r3, [pc, #16]	@ (8004970 <Board1_initialize+0x18>)
 800495e:	f04f 32ff 	mov.w	r2, #4294967295
 8004962:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
}
 8004966:	bf00      	nop
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr
 8004970:	20000248 	.word	0x20000248

08004974 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b08c      	sub	sp, #48	@ 0x30
 8004978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800497a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800497e:	2200      	movs	r2, #0
 8004980:	601a      	str	r2, [r3, #0]
 8004982:	605a      	str	r2, [r3, #4]
 8004984:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004986:	1d3b      	adds	r3, r7, #4
 8004988:	2220      	movs	r2, #32
 800498a:	2100      	movs	r1, #0
 800498c:	4618      	mov	r0, r3
 800498e:	f010 f856 	bl	8014a3e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004992:	4b32      	ldr	r3, [pc, #200]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 8004994:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004998:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800499a:	4b30      	ldr	r3, [pc, #192]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 800499c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80049a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80049a2:	4b2e      	ldr	r3, [pc, #184]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80049a8:	4b2c      	ldr	r3, [pc, #176]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80049ae:	4b2b      	ldr	r3, [pc, #172]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80049b4:	4b29      	ldr	r3, [pc, #164]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80049ba:	4b28      	ldr	r3, [pc, #160]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049bc:	2204      	movs	r2, #4
 80049be:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80049c0:	4b26      	ldr	r3, [pc, #152]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049c2:	2200      	movs	r2, #0
 80049c4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80049c6:	4b25      	ldr	r3, [pc, #148]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80049cc:	4b23      	ldr	r3, [pc, #140]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049ce:	2201      	movs	r2, #1
 80049d0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80049d2:	4b22      	ldr	r3, [pc, #136]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80049da:	4b20      	ldr	r3, [pc, #128]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049dc:	2200      	movs	r2, #0
 80049de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80049e0:	4b1e      	ldr	r3, [pc, #120]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80049e6:	4b1d      	ldr	r3, [pc, #116]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80049ee:	4b1b      	ldr	r3, [pc, #108]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049f0:	2200      	movs	r2, #0
 80049f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80049f4:	4b19      	ldr	r3, [pc, #100]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80049fc:	4817      	ldr	r0, [pc, #92]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 80049fe:	f004 fbe3 	bl	80091c8 <HAL_ADC_Init>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d001      	beq.n	8004a0c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004a08:	f002 fe6e 	bl	80076e8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004a10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a14:	4619      	mov	r1, r3
 8004a16:	4811      	ldr	r0, [pc, #68]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 8004a18:	f005 fe64 	bl	800a6e4 <HAL_ADCEx_MultiModeConfigChannel>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004a22:	f002 fe61 	bl	80076e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8004a26:	4b0e      	ldr	r3, [pc, #56]	@ (8004a60 <MX_ADC1_Init+0xec>)
 8004a28:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004a2a:	2306      	movs	r3, #6
 8004a2c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004a32:	237f      	movs	r3, #127	@ 0x7f
 8004a34:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004a36:	2304      	movs	r3, #4
 8004a38:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004a3e:	1d3b      	adds	r3, r7, #4
 8004a40:	4619      	mov	r1, r3
 8004a42:	4806      	ldr	r0, [pc, #24]	@ (8004a5c <MX_ADC1_Init+0xe8>)
 8004a44:	f004 ffa8 	bl	8009998 <HAL_ADC_ConfigChannel>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d001      	beq.n	8004a52 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004a4e:	f002 fe4b 	bl	80076e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004a52:	bf00      	nop
 8004a54:	3730      	adds	r7, #48	@ 0x30
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	2000039c 	.word	0x2000039c
 8004a60:	c3210000 	.word	0xc3210000

08004a64 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b09e      	sub	sp, #120	@ 0x78
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a6c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004a70:	2200      	movs	r2, #0
 8004a72:	601a      	str	r2, [r3, #0]
 8004a74:	605a      	str	r2, [r3, #4]
 8004a76:	609a      	str	r2, [r3, #8]
 8004a78:	60da      	str	r2, [r3, #12]
 8004a7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a7c:	f107 0310 	add.w	r3, r7, #16
 8004a80:	2254      	movs	r2, #84	@ 0x54
 8004a82:	2100      	movs	r1, #0
 8004a84:	4618      	mov	r0, r3
 8004a86:	f00f ffda 	bl	8014a3e <memset>
  if(adcHandle->Instance==ADC1)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a92:	d133      	bne.n	8004afc <HAL_ADC_MspInit+0x98>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004a94:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a98:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004a9a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004a9e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004aa0:	f107 0310 	add.w	r3, r7, #16
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f007 fd29 	bl	800c4fc <HAL_RCCEx_PeriphCLKConfig>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d001      	beq.n	8004ab4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004ab0:	f002 fe1a 	bl	80076e8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004ab4:	4b13      	ldr	r3, [pc, #76]	@ (8004b04 <HAL_ADC_MspInit+0xa0>)
 8004ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ab8:	4a12      	ldr	r2, [pc, #72]	@ (8004b04 <HAL_ADC_MspInit+0xa0>)
 8004aba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004abe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ac0:	4b10      	ldr	r3, [pc, #64]	@ (8004b04 <HAL_ADC_MspInit+0xa0>)
 8004ac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ac4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ac8:	60fb      	str	r3, [r7, #12]
 8004aca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004acc:	4b0d      	ldr	r3, [pc, #52]	@ (8004b04 <HAL_ADC_MspInit+0xa0>)
 8004ace:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ad0:	4a0c      	ldr	r2, [pc, #48]	@ (8004b04 <HAL_ADC_MspInit+0xa0>)
 8004ad2:	f043 0304 	orr.w	r3, r3, #4
 8004ad6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8004b04 <HAL_ADC_MspInit+0xa0>)
 8004ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004adc:	f003 0304 	and.w	r3, r3, #4
 8004ae0:	60bb      	str	r3, [r7, #8]
 8004ae2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004ae4:	2308      	movs	r3, #8
 8004ae6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004ae8:	2303      	movs	r3, #3
 8004aea:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aec:	2300      	movs	r3, #0
 8004aee:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004af0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004af4:	4619      	mov	r1, r3
 8004af6:	4804      	ldr	r0, [pc, #16]	@ (8004b08 <HAL_ADC_MspInit+0xa4>)
 8004af8:	f006 fd22 	bl	800b540 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004afc:	bf00      	nop
 8004afe:	3778      	adds	r7, #120	@ 0x78
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	40021000 	.word	0x40021000
 8004b08:	48000800 	.word	0x48000800

08004b0c <ramp>:
#define PWM_SCALE_BACKWARD_BB 	(620)
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
static inline float ramp(float current, float target, float step){
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	ed87 0a03 	vstr	s0, [r7, #12]
 8004b16:	edc7 0a02 	vstr	s1, [r7, #8]
 8004b1a:	ed87 1a01 	vstr	s2, [r7, #4]
    if (current < target - step)
 8004b1e:	ed97 7a02 	vldr	s14, [r7, #8]
 8004b22:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b2a:	ed97 7a03 	vldr	s14, [r7, #12]
 8004b2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b36:	d506      	bpl.n	8004b46 <ramp+0x3a>
        return current + step;
 8004b38:	ed97 7a03 	vldr	s14, [r7, #12]
 8004b3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b44:	e015      	b.n	8004b72 <ramp+0x66>
    else if (current > target + step)
 8004b46:	ed97 7a02 	vldr	s14, [r7, #8]
 8004b4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b52:	ed97 7a03 	vldr	s14, [r7, #12]
 8004b56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b5e:	dd06      	ble.n	8004b6e <ramp+0x62>
        return current - step;
 8004b60:	ed97 7a03 	vldr	s14, [r7, #12]
 8004b64:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b6c:	e001      	b.n	8004b72 <ramp+0x66>
    else
        return target;
 8004b6e:	edd7 7a02 	vldr	s15, [r7, #8]
}
 8004b72:	eeb0 0a67 	vmov.f32	s0, s15
 8004b76:	3714      	adds	r7, #20
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	DWD_Init(&hard_rt_deadline_wd, &htim4, SYSTEM_ALIVE_MASK, deadlineProcedure);
 8004b86:	4b9d      	ldr	r3, [pc, #628]	@ (8004dfc <MX_FREERTOS_Init+0x27c>)
 8004b88:	220f      	movs	r2, #15
 8004b8a:	499d      	ldr	r1, [pc, #628]	@ (8004e00 <MX_FREERTOS_Init+0x280>)
 8004b8c:	489d      	ldr	r0, [pc, #628]	@ (8004e04 <MX_FREERTOS_Init+0x284>)
 8004b8e:	f001 fa89 	bl	80060a4 <DWD_Init>
	BATT_init(&hadc1);
 8004b92:	489d      	ldr	r0, [pc, #628]	@ (8004e08 <MX_FREERTOS_Init+0x288>)
 8004b94:	f000 fec0 	bl	8005918 <BATT_init>
	TEMP_init(&hadc1);
 8004b98:	489b      	ldr	r0, [pc, #620]	@ (8004e08 <MX_FREERTOS_Init+0x288>)
 8004b9a:	f003 f9cf 	bl	8007f3c <TEMP_init>

	encoder_init(&encoder_FA, &htim5, 0, 0, SUPERVISION_PERIOD);
 8004b9e:	eddf 0a9b 	vldr	s1, [pc, #620]	@ 8004e0c <MX_FREERTOS_Init+0x28c>
 8004ba2:	ed9f 0a9b 	vldr	s0, [pc, #620]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	499a      	ldr	r1, [pc, #616]	@ (8004e14 <MX_FREERTOS_Init+0x294>)
 8004baa:	489b      	ldr	r0, [pc, #620]	@ (8004e18 <MX_FREERTOS_Init+0x298>)
 8004bac:	f001 fb18 	bl	80061e0 <encoder_init>
	encoder_init(&encoder_FB, &htim20, 0, 0, SUPERVISION_PERIOD);
 8004bb0:	eddf 0a96 	vldr	s1, [pc, #600]	@ 8004e0c <MX_FREERTOS_Init+0x28c>
 8004bb4:	ed9f 0a96 	vldr	s0, [pc, #600]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004bb8:	2200      	movs	r2, #0
 8004bba:	4998      	ldr	r1, [pc, #608]	@ (8004e1c <MX_FREERTOS_Init+0x29c>)
 8004bbc:	4898      	ldr	r0, [pc, #608]	@ (8004e20 <MX_FREERTOS_Init+0x2a0>)
 8004bbe:	f001 fb0f 	bl	80061e0 <encoder_init>
	encoder_init(&encoder_BA, &htim1, 0, 0, SUPERVISION_PERIOD);
 8004bc2:	eddf 0a92 	vldr	s1, [pc, #584]	@ 8004e0c <MX_FREERTOS_Init+0x28c>
 8004bc6:	ed9f 0a92 	vldr	s0, [pc, #584]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004bca:	2200      	movs	r2, #0
 8004bcc:	4995      	ldr	r1, [pc, #596]	@ (8004e24 <MX_FREERTOS_Init+0x2a4>)
 8004bce:	4896      	ldr	r0, [pc, #600]	@ (8004e28 <MX_FREERTOS_Init+0x2a8>)
 8004bd0:	f001 fb06 	bl	80061e0 <encoder_init>
	encoder_init(&encoder_BB, &htim8, 0, 0, SUPERVISION_PERIOD);
 8004bd4:	eddf 0a8d 	vldr	s1, [pc, #564]	@ 8004e0c <MX_FREERTOS_Init+0x28c>
 8004bd8:	ed9f 0a8d 	vldr	s0, [pc, #564]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004bdc:	2200      	movs	r2, #0
 8004bde:	4993      	ldr	r1, [pc, #588]	@ (8004e2c <MX_FREERTOS_Init+0x2ac>)
 8004be0:	4893      	ldr	r0, [pc, #588]	@ (8004e30 <MX_FREERTOS_Init+0x2b0>)
 8004be2:	f001 fafd 	bl	80061e0 <encoder_init>

	encoder_init(&encoder_FA_pid, &htim5, 0, 0, PID_PERIOD);
 8004be6:	eef1 0a04 	vmov.f32	s1, #20	@ 0x40a00000  5.0
 8004bea:	ed9f 0a89 	vldr	s0, [pc, #548]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004bee:	2200      	movs	r2, #0
 8004bf0:	4988      	ldr	r1, [pc, #544]	@ (8004e14 <MX_FREERTOS_Init+0x294>)
 8004bf2:	4890      	ldr	r0, [pc, #576]	@ (8004e34 <MX_FREERTOS_Init+0x2b4>)
 8004bf4:	f001 faf4 	bl	80061e0 <encoder_init>
	encoder_init(&encoder_FB_pid, &htim20, 0, 0, PID_PERIOD);
 8004bf8:	eef1 0a04 	vmov.f32	s1, #20	@ 0x40a00000  5.0
 8004bfc:	ed9f 0a84 	vldr	s0, [pc, #528]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004c00:	2200      	movs	r2, #0
 8004c02:	4986      	ldr	r1, [pc, #536]	@ (8004e1c <MX_FREERTOS_Init+0x29c>)
 8004c04:	488c      	ldr	r0, [pc, #560]	@ (8004e38 <MX_FREERTOS_Init+0x2b8>)
 8004c06:	f001 faeb 	bl	80061e0 <encoder_init>
	encoder_init(&encoder_BA_pid, &htim1, 0, 0, PID_PERIOD);
 8004c0a:	eef1 0a04 	vmov.f32	s1, #20	@ 0x40a00000  5.0
 8004c0e:	ed9f 0a80 	vldr	s0, [pc, #512]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004c12:	2200      	movs	r2, #0
 8004c14:	4983      	ldr	r1, [pc, #524]	@ (8004e24 <MX_FREERTOS_Init+0x2a4>)
 8004c16:	4889      	ldr	r0, [pc, #548]	@ (8004e3c <MX_FREERTOS_Init+0x2bc>)
 8004c18:	f001 fae2 	bl	80061e0 <encoder_init>
	encoder_init(&encoder_BB_pid, &htim8, 0, 0, PID_PERIOD);
 8004c1c:	eef1 0a04 	vmov.f32	s1, #20	@ 0x40a00000  5.0
 8004c20:	ed9f 0a7b 	vldr	s0, [pc, #492]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004c24:	2200      	movs	r2, #0
 8004c26:	4981      	ldr	r1, [pc, #516]	@ (8004e2c <MX_FREERTOS_Init+0x2ac>)
 8004c28:	4885      	ldr	r0, [pc, #532]	@ (8004e40 <MX_FREERTOS_Init+0x2c0>)
 8004c2a:	f001 fad9 	bl	80061e0 <encoder_init>

	motor_init(&motor_FA, &htim3, TIM_CHANNEL_3, PWM_STOP_FA, PWM_SCALE_FORWARD_FA, PWM_SCALE_BACKWARD_FA);
 8004c2e:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8004c32:	9301      	str	r3, [sp, #4]
 8004c34:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8004c38:	9300      	str	r3, [sp, #0]
 8004c3a:	f640 439e 	movw	r3, #3230	@ 0xc9e
 8004c3e:	2208      	movs	r2, #8
 8004c40:	4980      	ldr	r1, [pc, #512]	@ (8004e44 <MX_FREERTOS_Init+0x2c4>)
 8004c42:	4881      	ldr	r0, [pc, #516]	@ (8004e48 <MX_FREERTOS_Init+0x2c8>)
 8004c44:	f002 fd56 	bl	80076f4 <motor_init>
	motor_init(&motor_FB, &htim3, TIM_CHANNEL_2, PWM_STOP_FB, PWM_SCALE_FORWARD_FB, PWM_SCALE_BACKWARD_FB);
 8004c48:	f240 2376 	movw	r3, #630	@ 0x276
 8004c4c:	9301      	str	r3, [sp, #4]
 8004c4e:	f240 23c6 	movw	r3, #710	@ 0x2c6
 8004c52:	9300      	str	r3, [sp, #0]
 8004c54:	f640 439e 	movw	r3, #3230	@ 0xc9e
 8004c58:	2204      	movs	r2, #4
 8004c5a:	497a      	ldr	r1, [pc, #488]	@ (8004e44 <MX_FREERTOS_Init+0x2c4>)
 8004c5c:	487b      	ldr	r0, [pc, #492]	@ (8004e4c <MX_FREERTOS_Init+0x2cc>)
 8004c5e:	f002 fd49 	bl	80076f4 <motor_init>
	motor_init(&motor_BA, &htim3, TIM_CHANNEL_1, PWM_STOP_BA, PWM_SCALE_FORWARD_BA, PWM_SCALE_BACKWARD_BA);
 8004c62:	f240 2376 	movw	r3, #630	@ 0x276
 8004c66:	9301      	str	r3, [sp, #4]
 8004c68:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8004c6c:	9300      	str	r3, [sp, #0]
 8004c6e:	f640 438f 	movw	r3, #3215	@ 0xc8f
 8004c72:	2200      	movs	r2, #0
 8004c74:	4973      	ldr	r1, [pc, #460]	@ (8004e44 <MX_FREERTOS_Init+0x2c4>)
 8004c76:	4876      	ldr	r0, [pc, #472]	@ (8004e50 <MX_FREERTOS_Init+0x2d0>)
 8004c78:	f002 fd3c 	bl	80076f4 <motor_init>
	motor_init(&motor_BB, &htim3, TIM_CHANNEL_4, PWM_STOP_BB, PWM_SCALE_FORWARD_BB, PWM_SCALE_BACKWARD_BB);
 8004c7c:	f44f 731b 	mov.w	r3, #620	@ 0x26c
 8004c80:	9301      	str	r3, [sp, #4]
 8004c82:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8004c86:	9300      	str	r3, [sp, #0]
 8004c88:	f640 438f 	movw	r3, #3215	@ 0xc8f
 8004c8c:	220c      	movs	r2, #12
 8004c8e:	496d      	ldr	r1, [pc, #436]	@ (8004e44 <MX_FREERTOS_Init+0x2c4>)
 8004c90:	4870      	ldr	r0, [pc, #448]	@ (8004e54 <MX_FREERTOS_Init+0x2d4>)
 8004c92:	f002 fd2f 	bl	80076f4 <motor_init>

	PID_init(&pid_FA, 0, 0, 0, 0, 0, a1, b0_FA, b1_FA);
 8004c96:	4b70      	ldr	r3, [pc, #448]	@ (8004e58 <MX_FREERTOS_Init+0x2d8>)
 8004c98:	edd3 7a00 	vldr	s15, [r3]
 8004c9c:	4b6f      	ldr	r3, [pc, #444]	@ (8004e5c <MX_FREERTOS_Init+0x2dc>)
 8004c9e:	ed93 7a00 	vldr	s14, [r3]
 8004ca2:	4b6f      	ldr	r3, [pc, #444]	@ (8004e60 <MX_FREERTOS_Init+0x2e0>)
 8004ca4:	edd3 6a00 	vldr	s13, [r3]
 8004ca8:	eef0 3a66 	vmov.f32	s7, s13
 8004cac:	eeb0 3a47 	vmov.f32	s6, s14
 8004cb0:	eef0 2a67 	vmov.f32	s5, s15
 8004cb4:	ed9f 2a56 	vldr	s4, [pc, #344]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004cb8:	eddf 1a55 	vldr	s3, [pc, #340]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004cbc:	ed9f 1a54 	vldr	s2, [pc, #336]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004cc0:	eddf 0a53 	vldr	s1, [pc, #332]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004cc4:	ed9f 0a52 	vldr	s0, [pc, #328]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004cc8:	4866      	ldr	r0, [pc, #408]	@ (8004e64 <MX_FREERTOS_Init+0x2e4>)
 8004cca:	f002 fe2f 	bl	800792c <PID_init>
	PID_init(&pid_FB, 0, 0, 0, 0, 0, a1, b0_FB, b1_FB);
 8004cce:	4b62      	ldr	r3, [pc, #392]	@ (8004e58 <MX_FREERTOS_Init+0x2d8>)
 8004cd0:	edd3 7a00 	vldr	s15, [r3]
 8004cd4:	4b64      	ldr	r3, [pc, #400]	@ (8004e68 <MX_FREERTOS_Init+0x2e8>)
 8004cd6:	ed93 7a00 	vldr	s14, [r3]
 8004cda:	4b64      	ldr	r3, [pc, #400]	@ (8004e6c <MX_FREERTOS_Init+0x2ec>)
 8004cdc:	edd3 6a00 	vldr	s13, [r3]
 8004ce0:	eef0 3a66 	vmov.f32	s7, s13
 8004ce4:	eeb0 3a47 	vmov.f32	s6, s14
 8004ce8:	eef0 2a67 	vmov.f32	s5, s15
 8004cec:	ed9f 2a48 	vldr	s4, [pc, #288]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004cf0:	eddf 1a47 	vldr	s3, [pc, #284]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004cf4:	ed9f 1a46 	vldr	s2, [pc, #280]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004cf8:	eddf 0a45 	vldr	s1, [pc, #276]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004cfc:	ed9f 0a44 	vldr	s0, [pc, #272]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004d00:	485b      	ldr	r0, [pc, #364]	@ (8004e70 <MX_FREERTOS_Init+0x2f0>)
 8004d02:	f002 fe13 	bl	800792c <PID_init>
	PID_init(&pid_BA, 0, 0, 0, 0, 0, a1, b0_BA, b1_BA);
 8004d06:	4b54      	ldr	r3, [pc, #336]	@ (8004e58 <MX_FREERTOS_Init+0x2d8>)
 8004d08:	edd3 7a00 	vldr	s15, [r3]
 8004d0c:	4b59      	ldr	r3, [pc, #356]	@ (8004e74 <MX_FREERTOS_Init+0x2f4>)
 8004d0e:	ed93 7a00 	vldr	s14, [r3]
 8004d12:	4b59      	ldr	r3, [pc, #356]	@ (8004e78 <MX_FREERTOS_Init+0x2f8>)
 8004d14:	edd3 6a00 	vldr	s13, [r3]
 8004d18:	eef0 3a66 	vmov.f32	s7, s13
 8004d1c:	eeb0 3a47 	vmov.f32	s6, s14
 8004d20:	eef0 2a67 	vmov.f32	s5, s15
 8004d24:	ed9f 2a3a 	vldr	s4, [pc, #232]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004d28:	eddf 1a39 	vldr	s3, [pc, #228]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004d2c:	ed9f 1a38 	vldr	s2, [pc, #224]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004d30:	eddf 0a37 	vldr	s1, [pc, #220]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004d34:	ed9f 0a36 	vldr	s0, [pc, #216]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004d38:	4850      	ldr	r0, [pc, #320]	@ (8004e7c <MX_FREERTOS_Init+0x2fc>)
 8004d3a:	f002 fdf7 	bl	800792c <PID_init>
	PID_init(&pid_BB, 0, 0, 0, 0, 0, a1, b0_BB, b1_BB);
 8004d3e:	4b46      	ldr	r3, [pc, #280]	@ (8004e58 <MX_FREERTOS_Init+0x2d8>)
 8004d40:	edd3 7a00 	vldr	s15, [r3]
 8004d44:	4b4e      	ldr	r3, [pc, #312]	@ (8004e80 <MX_FREERTOS_Init+0x300>)
 8004d46:	ed93 7a00 	vldr	s14, [r3]
 8004d4a:	4b4e      	ldr	r3, [pc, #312]	@ (8004e84 <MX_FREERTOS_Init+0x304>)
 8004d4c:	edd3 6a00 	vldr	s13, [r3]
 8004d50:	eef0 3a66 	vmov.f32	s7, s13
 8004d54:	eeb0 3a47 	vmov.f32	s6, s14
 8004d58:	eef0 2a67 	vmov.f32	s5, s15
 8004d5c:	ed9f 2a2c 	vldr	s4, [pc, #176]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004d60:	eddf 1a2b 	vldr	s3, [pc, #172]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004d64:	ed9f 1a2a 	vldr	s2, [pc, #168]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004d68:	eddf 0a29 	vldr	s1, [pc, #164]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004d6c:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 8004e10 <MX_FREERTOS_Init+0x290>
 8004d70:	4845      	ldr	r0, [pc, #276]	@ (8004e88 <MX_FREERTOS_Init+0x308>)
 8004d72:	f002 fddb 	bl	800792c <PID_init>

	led_stripe_init(&cfg);
 8004d76:	4845      	ldr	r0, [pc, #276]	@ (8004e8c <MX_FREERTOS_Init+0x30c>)
 8004d78:	f001 fdac 	bl	80068d4 <led_stripe_init>
	led_init(&ledA, ledA_ports, ledA_pins, OFF, led_init_state, 20);
 8004d7c:	2314      	movs	r3, #20
 8004d7e:	9301      	str	r3, [sp, #4]
 8004d80:	4b43      	ldr	r3, [pc, #268]	@ (8004e90 <MX_FREERTOS_Init+0x310>)
 8004d82:	9300      	str	r3, [sp, #0]
 8004d84:	2300      	movs	r3, #0
 8004d86:	4a43      	ldr	r2, [pc, #268]	@ (8004e94 <MX_FREERTOS_Init+0x314>)
 8004d88:	4943      	ldr	r1, [pc, #268]	@ (8004e98 <MX_FREERTOS_Init+0x318>)
 8004d8a:	4844      	ldr	r0, [pc, #272]	@ (8004e9c <MX_FREERTOS_Init+0x31c>)
 8004d8c:	f001 fbe6 	bl	800655c <led_init>
	led_init(&ledB, ledB_ports, ledB_pins, OFF, led_init_state, 20);
 8004d90:	2314      	movs	r3, #20
 8004d92:	9301      	str	r3, [sp, #4]
 8004d94:	4b3e      	ldr	r3, [pc, #248]	@ (8004e90 <MX_FREERTOS_Init+0x310>)
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	2300      	movs	r3, #0
 8004d9a:	4a41      	ldr	r2, [pc, #260]	@ (8004ea0 <MX_FREERTOS_Init+0x320>)
 8004d9c:	4941      	ldr	r1, [pc, #260]	@ (8004ea4 <MX_FREERTOS_Init+0x324>)
 8004d9e:	4842      	ldr	r0, [pc, #264]	@ (8004ea8 <MX_FREERTOS_Init+0x328>)
 8004da0:	f001 fbdc 	bl	800655c <led_init>

	Board1_initialize();
 8004da4:	f7ff fdd8 	bl	8004958 <Board1_initialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of supervision */
  supervisionHandle = osThreadNew(supervisionTask, NULL, &supervision_attributes);
 8004da8:	4a40      	ldr	r2, [pc, #256]	@ (8004eac <MX_FREERTOS_Init+0x32c>)
 8004daa:	2100      	movs	r1, #0
 8004dac:	4840      	ldr	r0, [pc, #256]	@ (8004eb0 <MX_FREERTOS_Init+0x330>)
 8004dae:	f00b ff7f 	bl	8010cb0 <osThreadNew>
 8004db2:	4603      	mov	r3, r0
 8004db4:	4a3f      	ldr	r2, [pc, #252]	@ (8004eb4 <MX_FREERTOS_Init+0x334>)
 8004db6:	6013      	str	r3, [r2, #0]

  /* creation of readSensors */
  readSensorsHandle = osThreadNew(readSensorsTask, NULL, &readSensors_attributes);
 8004db8:	4a3f      	ldr	r2, [pc, #252]	@ (8004eb8 <MX_FREERTOS_Init+0x338>)
 8004dba:	2100      	movs	r1, #0
 8004dbc:	483f      	ldr	r0, [pc, #252]	@ (8004ebc <MX_FREERTOS_Init+0x33c>)
 8004dbe:	f00b ff77 	bl	8010cb0 <osThreadNew>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	4a3e      	ldr	r2, [pc, #248]	@ (8004ec0 <MX_FREERTOS_Init+0x340>)
 8004dc6:	6013      	str	r3, [r2, #0]

  /* creation of pid */
  pidHandle = osThreadNew(pidTask, NULL, &pid_attributes);
 8004dc8:	4a3e      	ldr	r2, [pc, #248]	@ (8004ec4 <MX_FREERTOS_Init+0x344>)
 8004dca:	2100      	movs	r1, #0
 8004dcc:	483e      	ldr	r0, [pc, #248]	@ (8004ec8 <MX_FREERTOS_Init+0x348>)
 8004dce:	f00b ff6f 	bl	8010cb0 <osThreadNew>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	4a3d      	ldr	r2, [pc, #244]	@ (8004ecc <MX_FREERTOS_Init+0x34c>)
 8004dd6:	6013      	str	r3, [r2, #0]

  /* creation of lights */
  lightsHandle = osThreadNew(lightsTask, NULL, &lights_attributes);
 8004dd8:	4a3d      	ldr	r2, [pc, #244]	@ (8004ed0 <MX_FREERTOS_Init+0x350>)
 8004dda:	2100      	movs	r1, #0
 8004ddc:	483d      	ldr	r0, [pc, #244]	@ (8004ed4 <MX_FREERTOS_Init+0x354>)
 8004dde:	f00b ff67 	bl	8010cb0 <osThreadNew>
 8004de2:	4603      	mov	r3, r0
 8004de4:	4a3c      	ldr	r2, [pc, #240]	@ (8004ed8 <MX_FREERTOS_Init+0x358>)
 8004de6:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of SessionEvent */
  SessionEventHandle = osEventFlagsNew(&SessionEvent_attributes);
 8004de8:	483c      	ldr	r0, [pc, #240]	@ (8004edc <MX_FREERTOS_Init+0x35c>)
 8004dea:	f00b fff3 	bl	8010dd4 <osEventFlagsNew>
 8004dee:	4603      	mov	r3, r0
 8004df0:	4a3b      	ldr	r2, [pc, #236]	@ (8004ee0 <MX_FREERTOS_Init+0x360>)
 8004df2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8004df4:	bf00      	nop
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	080057b1 	.word	0x080057b1
 8004e00:	20002008 	.word	0x20002008
 8004e04:	20000408 	.word	0x20000408
 8004e08:	2000039c 	.word	0x2000039c
 8004e0c:	42700000 	.word	0x42700000
 8004e10:	00000000 	.word	0x00000000
 8004e14:	20002054 	.word	0x20002054
 8004e18:	20000418 	.word	0x20000418
 8004e1c:	20002138 	.word	0x20002138
 8004e20:	20000434 	.word	0x20000434
 8004e24:	20001f24 	.word	0x20001f24
 8004e28:	20000450 	.word	0x20000450
 8004e2c:	200020a0 	.word	0x200020a0
 8004e30:	2000046c 	.word	0x2000046c
 8004e34:	20000488 	.word	0x20000488
 8004e38:	200004a4 	.word	0x200004a4
 8004e3c:	200004c0 	.word	0x200004c0
 8004e40:	200004dc 	.word	0x200004dc
 8004e44:	20001fbc 	.word	0x20001fbc
 8004e48:	20000500 	.word	0x20000500
 8004e4c:	20000510 	.word	0x20000510
 8004e50:	20000520 	.word	0x20000520
 8004e54:	20000530 	.word	0x20000530
 8004e58:	20000000 	.word	0x20000000
 8004e5c:	20000004 	.word	0x20000004
 8004e60:	20000014 	.word	0x20000014
 8004e64:	20000554 	.word	0x20000554
 8004e68:	20000008 	.word	0x20000008
 8004e6c:	20000018 	.word	0x20000018
 8004e70:	20000588 	.word	0x20000588
 8004e74:	2000000c 	.word	0x2000000c
 8004e78:	2000001c 	.word	0x2000001c
 8004e7c:	200005bc 	.word	0x200005bc
 8004e80:	20000010 	.word	0x20000010
 8004e84:	20000020 	.word	0x20000020
 8004e88:	200005f0 	.word	0x200005f0
 8004e8c:	2000003c 	.word	0x2000003c
 8004e90:	200006a8 	.word	0x200006a8
 8004e94:	2000002c 	.word	0x2000002c
 8004e98:	20000024 	.word	0x20000024
 8004e9c:	2000067c 	.word	0x2000067c
 8004ea0:	20000038 	.word	0x20000038
 8004ea4:	20000030 	.word	0x20000030
 8004ea8:	20000690 	.word	0x20000690
 8004eac:	08016af4 	.word	0x08016af4
 8004eb0:	08004ee5 	.word	0x08004ee5
 8004eb4:	200006ac 	.word	0x200006ac
 8004eb8:	08016b18 	.word	0x08016b18
 8004ebc:	08004f15 	.word	0x08004f15
 8004ec0:	20000f58 	.word	0x20000f58
 8004ec4:	08016b3c 	.word	0x08016b3c
 8004ec8:	0800504d 	.word	0x0800504d
 8004ecc:	20001404 	.word	0x20001404
 8004ed0:	08016b60 	.word	0x08016b60
 8004ed4:	080055b1 	.word	0x080055b1
 8004ed8:	20001ab0 	.word	0x20001ab0
 8004edc:	08016b84 	.word	0x08016b84
 8004ee0:	20001d5c 	.word	0x20001d5c

08004ee4 <supervisionTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_supervisionTask */
void supervisionTask(void *argument)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b082      	sub	sp, #8
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN supervisionTask */

	for(;;){
			osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 8004eec:	4b07      	ldr	r3, [pc, #28]	@ (8004f0c <supervisionTask+0x28>)
 8004eee:	6818      	ldr	r0, [r3, #0]
 8004ef0:	233c      	movs	r3, #60	@ 0x3c
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	2101      	movs	r1, #1
 8004ef6:	f00b ffef 	bl	8010ed8 <osEventFlagsWait>
			executeSupervision();
 8004efa:	f000 fbab 	bl	8005654 <executeSupervision>
			DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SUPERVISION);
 8004efe:	2101      	movs	r1, #1
 8004f00:	4803      	ldr	r0, [pc, #12]	@ (8004f10 <supervisionTask+0x2c>)
 8004f02:	f001 f8f6 	bl	80060f2 <DWD_Notify>
			osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 8004f06:	bf00      	nop
 8004f08:	e7f0      	b.n	8004eec <supervisionTask+0x8>
 8004f0a:	bf00      	nop
 8004f0c:	20001d5c 	.word	0x20001d5c
 8004f10:	20000408 	.word	0x20000408

08004f14 <readSensorsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readSensorsTask */
void readSensorsTask(void *argument)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b086      	sub	sp, #24
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readSensorsTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8004f1c:	f00d fb74 	bl	8012608 <xTaskGetTickCount>
 8004f20:	4603      	mov	r3, r0
 8004f22:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(SUPERVISION_PERIOD);
 8004f24:	233c      	movs	r3, #60	@ 0x3c
 8004f26:	617b      	str	r3, [r7, #20]
	real32_T battery_voltage, temperature;

	for(;;){
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004f28:	f107 0308 	add.w	r3, r7, #8
 8004f2c:	6979      	ldr	r1, [r7, #20]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f00d f9ce 	bl	80122d0 <vTaskDelayUntil>

		//debug_read_sensor++;
		encoder_readRPM(&encoder_FA);
 8004f34:	483b      	ldr	r0, [pc, #236]	@ (8005024 <readSensorsTask+0x110>)
 8004f36:	f001 f99f 	bl	8006278 <encoder_readRPM>
		encoder_readRPM(&encoder_FB);
 8004f3a:	483b      	ldr	r0, [pc, #236]	@ (8005028 <readSensorsTask+0x114>)
 8004f3c:	f001 f99c 	bl	8006278 <encoder_readRPM>
		encoder_readRPM(&encoder_BA);
 8004f40:	483a      	ldr	r0, [pc, #232]	@ (800502c <readSensorsTask+0x118>)
 8004f42:	f001 f999 	bl	8006278 <encoder_readRPM>
		encoder_readRPM(&encoder_BB);
 8004f46:	483a      	ldr	r0, [pc, #232]	@ (8005030 <readSensorsTask+0x11c>)
 8004f48:	f001 f996 	bl	8006278 <encoder_readRPM>

		temperature = TEMP_getCelsius();
 8004f4c:	f003 f826 	bl	8007f9c <TEMP_getCelsius>
 8004f50:	ed87 0a04 	vstr	s0, [r7, #16]

		battery_voltage = BATT_getVolt();
 8004f54:	f000 fd10 	bl	8005978 <BATT_getVolt>
 8004f58:	ed87 0a03 	vstr	s0, [r7, #12]

		//debug_temperature = temperature;
		//debug_battery_voltage = battery_voltage;

		velocity_FA = (int16_T) roundf(encoder_FA.velocity);
 8004f5c:	4b31      	ldr	r3, [pc, #196]	@ (8005024 <readSensorsTask+0x110>)
 8004f5e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004f62:	eeb0 0a67 	vmov.f32	s0, s15
 8004f66:	f011 fd6d 	bl	8016a44 <roundf>
 8004f6a:	eef0 7a40 	vmov.f32	s15, s0
 8004f6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f72:	ee17 3a90 	vmov	r3, s15
 8004f76:	b21a      	sxth	r2, r3
 8004f78:	4b2e      	ldr	r3, [pc, #184]	@ (8005034 <readSensorsTask+0x120>)
 8004f7a:	801a      	strh	r2, [r3, #0]
		velocity_FB = (int16_T) roundf(encoder_FB.velocity);
 8004f7c:	4b2a      	ldr	r3, [pc, #168]	@ (8005028 <readSensorsTask+0x114>)
 8004f7e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004f82:	eeb0 0a67 	vmov.f32	s0, s15
 8004f86:	f011 fd5d 	bl	8016a44 <roundf>
 8004f8a:	eef0 7a40 	vmov.f32	s15, s0
 8004f8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f92:	ee17 3a90 	vmov	r3, s15
 8004f96:	b21a      	sxth	r2, r3
 8004f98:	4b27      	ldr	r3, [pc, #156]	@ (8005038 <readSensorsTask+0x124>)
 8004f9a:	801a      	strh	r2, [r3, #0]
		velocity_BA = (int16_T) roundf(encoder_BA.velocity);
 8004f9c:	4b23      	ldr	r3, [pc, #140]	@ (800502c <readSensorsTask+0x118>)
 8004f9e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004fa2:	eeb0 0a67 	vmov.f32	s0, s15
 8004fa6:	f011 fd4d 	bl	8016a44 <roundf>
 8004faa:	eef0 7a40 	vmov.f32	s15, s0
 8004fae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004fb2:	ee17 3a90 	vmov	r3, s15
 8004fb6:	b21a      	sxth	r2, r3
 8004fb8:	4b20      	ldr	r3, [pc, #128]	@ (800503c <readSensorsTask+0x128>)
 8004fba:	801a      	strh	r2, [r3, #0]
		velocity_BB = (int16_T) roundf(encoder_BB.velocity);
 8004fbc:	4b1c      	ldr	r3, [pc, #112]	@ (8005030 <readSensorsTask+0x11c>)
 8004fbe:	edd3 7a06 	vldr	s15, [r3, #24]
 8004fc2:	eeb0 0a67 	vmov.f32	s0, s15
 8004fc6:	f011 fd3d 	bl	8016a44 <roundf>
 8004fca:	eef0 7a40 	vmov.f32	s15, s0
 8004fce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004fd2:	ee17 3a90 	vmov	r3, s15
 8004fd6:	b21a      	sxth	r2, r3
 8004fd8:	4b19      	ldr	r3, [pc, #100]	@ (8005040 <readSensorsTask+0x12c>)
 8004fda:	801a      	strh	r2, [r3, #0]

		taskENTER_CRITICAL();
 8004fdc:	f00e fcc4 	bl	8013968 <vPortEnterCritical>

		Board1_U.temperature = temperature;
 8004fe0:	4a18      	ldr	r2, [pc, #96]	@ (8005044 <readSensorsTask+0x130>)
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	6013      	str	r3, [r2, #0]
		Board1_U.battery_voltage = battery_voltage;
 8004fe6:	4a17      	ldr	r2, [pc, #92]	@ (8005044 <readSensorsTask+0x130>)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6053      	str	r3, [r2, #4]
		Board1_U.velocity_FA = velocity_FA;
 8004fec:	4b11      	ldr	r3, [pc, #68]	@ (8005034 <readSensorsTask+0x120>)
 8004fee:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004ff2:	4b14      	ldr	r3, [pc, #80]	@ (8005044 <readSensorsTask+0x130>)
 8004ff4:	819a      	strh	r2, [r3, #12]
		Board1_U.velocity_FB = velocity_FB;
 8004ff6:	4b10      	ldr	r3, [pc, #64]	@ (8005038 <readSensorsTask+0x124>)
 8004ff8:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004ffc:	4b11      	ldr	r3, [pc, #68]	@ (8005044 <readSensorsTask+0x130>)
 8004ffe:	81da      	strh	r2, [r3, #14]
		Board1_U.velocity_BA = velocity_BA;
 8005000:	4b0e      	ldr	r3, [pc, #56]	@ (800503c <readSensorsTask+0x128>)
 8005002:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005006:	4b0f      	ldr	r3, [pc, #60]	@ (8005044 <readSensorsTask+0x130>)
 8005008:	811a      	strh	r2, [r3, #8]
		Board1_U.velocity_BB = velocity_BB;
 800500a:	4b0d      	ldr	r3, [pc, #52]	@ (8005040 <readSensorsTask+0x12c>)
 800500c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005010:	4b0c      	ldr	r3, [pc, #48]	@ (8005044 <readSensorsTask+0x130>)
 8005012:	815a      	strh	r2, [r3, #10]

		taskEXIT_CRITICAL();
 8005014:	f00e fcda 	bl	80139cc <vPortExitCritical>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_READ_SENSORS);
 8005018:	2102      	movs	r1, #2
 800501a:	480b      	ldr	r0, [pc, #44]	@ (8005048 <readSensorsTask+0x134>)
 800501c:	f001 f869 	bl	80060f2 <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005020:	bf00      	nop
 8005022:	e781      	b.n	8004f28 <readSensorsTask+0x14>
 8005024:	20000418 	.word	0x20000418
 8005028:	20000434 	.word	0x20000434
 800502c:	20000450 	.word	0x20000450
 8005030:	2000046c 	.word	0x2000046c
 8005034:	200004f8 	.word	0x200004f8
 8005038:	200004fa 	.word	0x200004fa
 800503c:	200004fc 	.word	0x200004fc
 8005040:	200004fe 	.word	0x200004fe
 8005044:	20000374 	.word	0x20000374
 8005048:	20000408 	.word	0x20000408

0800504c <pidTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pidTask */
void pidTask(void *argument)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b08a      	sub	sp, #40	@ 0x28
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pidTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8005054:	f00d fad8 	bl	8012608 <xTaskGetTickCount>
 8005058:	4603      	mov	r3, r0
 800505a:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(PID_PERIOD);
 800505c:	2305      	movs	r3, #5
 800505e:	623b      	str	r3, [r7, #32]
	real32_T rif_FA = 0, rif_FB = 0, rif_BA = 0, rif_BB = 0;
 8005060:	f04f 0300 	mov.w	r3, #0
 8005064:	61fb      	str	r3, [r7, #28]
 8005066:	f04f 0300 	mov.w	r3, #0
 800506a:	61bb      	str	r3, [r7, #24]
 800506c:	f04f 0300 	mov.w	r3, #0
 8005070:	617b      	str	r3, [r7, #20]
 8005072:	f04f 0300 	mov.w	r3, #0
 8005076:	613b      	str	r3, [r7, #16]

	real32_T ramp_step;

	for (;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005078:	f107 0308 	add.w	r3, r7, #8
 800507c:	6a39      	ldr	r1, [r7, #32]
 800507e:	4618      	mov	r0, r3
 8005080:	f00d f926 	bl	80122d0 <vTaskDelayUntil>
		//debug_pid++;
		taskENTER_CRITICAL();
 8005084:	f00e fc70 	bl	8013968 <vPortEnterCritical>

		rif_FA = Board1_Y.output.rif_FA;
 8005088:	4b6a      	ldr	r3, [pc, #424]	@ (8005234 <pidTask+0x1e8>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	61fb      	str	r3, [r7, #28]
		rif_FB = Board1_Y.output.rif_FB;
 800508e:	4b69      	ldr	r3, [pc, #420]	@ (8005234 <pidTask+0x1e8>)
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	61bb      	str	r3, [r7, #24]
		rif_BA = Board1_Y.output.rif_BA;
 8005094:	4b67      	ldr	r3, [pc, #412]	@ (8005234 <pidTask+0x1e8>)
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	617b      	str	r3, [r7, #20]
		rif_BB = Board1_Y.output.rif_BB;
 800509a:	4b66      	ldr	r3, [pc, #408]	@ (8005234 <pidTask+0x1e8>)
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	613b      	str	r3, [r7, #16]
		braking_mode = Board1_Y.output.brk_mode;
 80050a0:	4b64      	ldr	r3, [pc, #400]	@ (8005234 <pidTask+0x1e8>)
 80050a2:	7c1b      	ldrb	r3, [r3, #16]
 80050a4:	73fb      	strb	r3, [r7, #15]
		rover_mode = Board1_Y.output.mode;
 80050a6:	4b63      	ldr	r3, [pc, #396]	@ (8005234 <pidTask+0x1e8>)
 80050a8:	7d5b      	ldrb	r3, [r3, #21]
 80050aa:	73bb      	strb	r3, [r7, #14]

	    taskEXIT_CRITICAL();
 80050ac:	f00e fc8e 	bl	80139cc <vPortExitCritical>

	    encoder_readRPM(&encoder_FA_pid);
 80050b0:	4861      	ldr	r0, [pc, #388]	@ (8005238 <pidTask+0x1ec>)
 80050b2:	f001 f8e1 	bl	8006278 <encoder_readRPM>
	    encoder_readRPM(&encoder_FB_pid);
 80050b6:	4861      	ldr	r0, [pc, #388]	@ (800523c <pidTask+0x1f0>)
 80050b8:	f001 f8de 	bl	8006278 <encoder_readRPM>
	    encoder_readRPM(&encoder_BA_pid);
 80050bc:	4860      	ldr	r0, [pc, #384]	@ (8005240 <pidTask+0x1f4>)
 80050be:	f001 f8db 	bl	8006278 <encoder_readRPM>
	    encoder_readRPM(&encoder_BB_pid);
 80050c2:	4860      	ldr	r0, [pc, #384]	@ (8005244 <pidTask+0x1f8>)
 80050c4:	f001 f8d8 	bl	8006278 <encoder_readRPM>

	    switch (rover_mode)
 80050c8:	7bbb      	ldrb	r3, [r7, #14]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d002      	beq.n	80050d4 <pidTask+0x88>
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	d003      	beq.n	80050da <pidTask+0x8e>
 80050d2:	e005      	b.n	80050e0 <pidTask+0x94>
	    {
	        case DEFAULT:
	            ramp_step = RAMP_STEP_DEFAULT;
 80050d4:	4b5c      	ldr	r3, [pc, #368]	@ (8005248 <pidTask+0x1fc>)
 80050d6:	627b      	str	r3, [r7, #36]	@ 0x24
	            break;
 80050d8:	e006      	b.n	80050e8 <pidTask+0x9c>

	        case SPORT:
	            ramp_step = RAMP_STEP_SPORT;
 80050da:	4b5c      	ldr	r3, [pc, #368]	@ (800524c <pidTask+0x200>)
 80050dc:	627b      	str	r3, [r7, #36]	@ 0x24
	            break;
 80050de:	e003      	b.n	80050e8 <pidTask+0x9c>

	        default:
	            ramp_step = RAMP_STEP_ECO;
 80050e0:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80050e4:	627b      	str	r3, [r7, #36]	@ 0x24
	            break;
 80050e6:	bf00      	nop
	    }


	    if (braking_mode == EMERGENCY &&
 80050e8:	7bfb      	ldrb	r3, [r7, #15]
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d128      	bne.n	8005140 <pidTask+0xf4>
 80050ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80050f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80050f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050fa:	d121      	bne.n	8005140 <pidTask+0xf4>
	        (rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0)) {
 80050fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8005100:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005108:	d11a      	bne.n	8005140 <pidTask+0xf4>
 800510a:	edd7 7a05 	vldr	s15, [r7, #20]
 800510e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005116:	d113      	bne.n	8005140 <pidTask+0xf4>
 8005118:	edd7 7a04 	vldr	s15, [r7, #16]
 800511c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005124:	d10c      	bne.n	8005140 <pidTask+0xf4>
	        rif_FA_r = rif_FA;
 8005126:	4a4a      	ldr	r2, [pc, #296]	@ (8005250 <pidTask+0x204>)
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	6013      	str	r3, [r2, #0]
	        rif_FB_r = rif_FB;
 800512c:	4a49      	ldr	r2, [pc, #292]	@ (8005254 <pidTask+0x208>)
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	6013      	str	r3, [r2, #0]
	        rif_BA_r = rif_BA;
 8005132:	4a49      	ldr	r2, [pc, #292]	@ (8005258 <pidTask+0x20c>)
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	6013      	str	r3, [r2, #0]
	        rif_BB_r = rif_BB;
 8005138:	4a48      	ldr	r2, [pc, #288]	@ (800525c <pidTask+0x210>)
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	6013      	str	r3, [r2, #0]
 800513e:	e0cf      	b.n	80052e0 <pidTask+0x294>
	    }
	    else if (braking_mode == NORMAL &&
 8005140:	7bfb      	ldrb	r3, [r7, #15]
 8005142:	2b01      	cmp	r3, #1
 8005144:	f040 808c 	bne.w	8005260 <pidTask+0x214>
 8005148:	edd7 7a07 	vldr	s15, [r7, #28]
 800514c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005154:	f040 8084 	bne.w	8005260 <pidTask+0x214>
	        (rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0)) {
 8005158:	edd7 7a06 	vldr	s15, [r7, #24]
 800515c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005164:	d17c      	bne.n	8005260 <pidTask+0x214>
 8005166:	edd7 7a05 	vldr	s15, [r7, #20]
 800516a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800516e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005172:	d175      	bne.n	8005260 <pidTask+0x214>
 8005174:	edd7 7a04 	vldr	s15, [r7, #16]
 8005178:	eef5 7a40 	vcmp.f32	s15, #0.0
 800517c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005180:	d16e      	bne.n	8005260 <pidTask+0x214>
	        rif_FA_r = ramp(rif_FA_r, rif_FA, ramp_step * NORMAL_BRK_COEFF);
 8005182:	4b33      	ldr	r3, [pc, #204]	@ (8005250 <pidTask+0x204>)
 8005184:	ed93 7a00 	vldr	s14, [r3]
 8005188:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800518c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005190:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005194:	eeb0 1a67 	vmov.f32	s2, s15
 8005198:	edd7 0a07 	vldr	s1, [r7, #28]
 800519c:	eeb0 0a47 	vmov.f32	s0, s14
 80051a0:	f7ff fcb4 	bl	8004b0c <ramp>
 80051a4:	eef0 7a40 	vmov.f32	s15, s0
 80051a8:	4b29      	ldr	r3, [pc, #164]	@ (8005250 <pidTask+0x204>)
 80051aa:	edc3 7a00 	vstr	s15, [r3]
	        rif_FB_r = ramp(rif_FB_r, rif_FB, ramp_step * NORMAL_BRK_COEFF);
 80051ae:	4b29      	ldr	r3, [pc, #164]	@ (8005254 <pidTask+0x208>)
 80051b0:	ed93 7a00 	vldr	s14, [r3]
 80051b4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80051b8:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80051bc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80051c0:	eeb0 1a67 	vmov.f32	s2, s15
 80051c4:	edd7 0a06 	vldr	s1, [r7, #24]
 80051c8:	eeb0 0a47 	vmov.f32	s0, s14
 80051cc:	f7ff fc9e 	bl	8004b0c <ramp>
 80051d0:	eef0 7a40 	vmov.f32	s15, s0
 80051d4:	4b1f      	ldr	r3, [pc, #124]	@ (8005254 <pidTask+0x208>)
 80051d6:	edc3 7a00 	vstr	s15, [r3]
	        rif_BA_r = ramp(rif_BA_r, rif_BA, ramp_step * NORMAL_BRK_COEFF);
 80051da:	4b1f      	ldr	r3, [pc, #124]	@ (8005258 <pidTask+0x20c>)
 80051dc:	ed93 7a00 	vldr	s14, [r3]
 80051e0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80051e4:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80051e8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80051ec:	eeb0 1a67 	vmov.f32	s2, s15
 80051f0:	edd7 0a05 	vldr	s1, [r7, #20]
 80051f4:	eeb0 0a47 	vmov.f32	s0, s14
 80051f8:	f7ff fc88 	bl	8004b0c <ramp>
 80051fc:	eef0 7a40 	vmov.f32	s15, s0
 8005200:	4b15      	ldr	r3, [pc, #84]	@ (8005258 <pidTask+0x20c>)
 8005202:	edc3 7a00 	vstr	s15, [r3]
	        rif_BB_r = ramp(rif_BB_r, rif_BB, ramp_step * NORMAL_BRK_COEFF);
 8005206:	4b15      	ldr	r3, [pc, #84]	@ (800525c <pidTask+0x210>)
 8005208:	ed93 7a00 	vldr	s14, [r3]
 800520c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005210:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005214:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005218:	eeb0 1a67 	vmov.f32	s2, s15
 800521c:	edd7 0a04 	vldr	s1, [r7, #16]
 8005220:	eeb0 0a47 	vmov.f32	s0, s14
 8005224:	f7ff fc72 	bl	8004b0c <ramp>
 8005228:	eef0 7a40 	vmov.f32	s15, s0
 800522c:	4b0b      	ldr	r3, [pc, #44]	@ (800525c <pidTask+0x210>)
 800522e:	edc3 7a00 	vstr	s15, [r3]
 8005232:	e055      	b.n	80052e0 <pidTask+0x294>
 8005234:	20000384 	.word	0x20000384
 8005238:	20000488 	.word	0x20000488
 800523c:	200004a4 	.word	0x200004a4
 8005240:	200004c0 	.word	0x200004c0
 8005244:	200004dc 	.word	0x200004dc
 8005248:	40400000 	.word	0x40400000
 800524c:	40a00000 	.word	0x40a00000
 8005250:	20001d80 	.word	0x20001d80
 8005254:	20001d84 	.word	0x20001d84
 8005258:	20001d88 	.word	0x20001d88
 800525c:	20001d8c 	.word	0x20001d8c
	    }
	    else {
	        rif_FA_r = ramp(rif_FA_r, rif_FA, ramp_step);
 8005260:	4bb8      	ldr	r3, [pc, #736]	@ (8005544 <pidTask+0x4f8>)
 8005262:	edd3 7a00 	vldr	s15, [r3]
 8005266:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 800526a:	edd7 0a07 	vldr	s1, [r7, #28]
 800526e:	eeb0 0a67 	vmov.f32	s0, s15
 8005272:	f7ff fc4b 	bl	8004b0c <ramp>
 8005276:	eef0 7a40 	vmov.f32	s15, s0
 800527a:	4bb2      	ldr	r3, [pc, #712]	@ (8005544 <pidTask+0x4f8>)
 800527c:	edc3 7a00 	vstr	s15, [r3]
	        rif_FB_r = ramp(rif_FB_r, rif_FB, ramp_step);
 8005280:	4bb1      	ldr	r3, [pc, #708]	@ (8005548 <pidTask+0x4fc>)
 8005282:	edd3 7a00 	vldr	s15, [r3]
 8005286:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 800528a:	edd7 0a06 	vldr	s1, [r7, #24]
 800528e:	eeb0 0a67 	vmov.f32	s0, s15
 8005292:	f7ff fc3b 	bl	8004b0c <ramp>
 8005296:	eef0 7a40 	vmov.f32	s15, s0
 800529a:	4bab      	ldr	r3, [pc, #684]	@ (8005548 <pidTask+0x4fc>)
 800529c:	edc3 7a00 	vstr	s15, [r3]
	        rif_BA_r = ramp(rif_BA_r, rif_BA, ramp_step);
 80052a0:	4baa      	ldr	r3, [pc, #680]	@ (800554c <pidTask+0x500>)
 80052a2:	edd3 7a00 	vldr	s15, [r3]
 80052a6:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 80052aa:	edd7 0a05 	vldr	s1, [r7, #20]
 80052ae:	eeb0 0a67 	vmov.f32	s0, s15
 80052b2:	f7ff fc2b 	bl	8004b0c <ramp>
 80052b6:	eef0 7a40 	vmov.f32	s15, s0
 80052ba:	4ba4      	ldr	r3, [pc, #656]	@ (800554c <pidTask+0x500>)
 80052bc:	edc3 7a00 	vstr	s15, [r3]
	        rif_BB_r = ramp(rif_BB_r, rif_BB, ramp_step);
 80052c0:	4ba3      	ldr	r3, [pc, #652]	@ (8005550 <pidTask+0x504>)
 80052c2:	edd3 7a00 	vldr	s15, [r3]
 80052c6:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 80052ca:	edd7 0a04 	vldr	s1, [r7, #16]
 80052ce:	eeb0 0a67 	vmov.f32	s0, s15
 80052d2:	f7ff fc1b 	bl	8004b0c <ramp>
 80052d6:	eef0 7a40 	vmov.f32	s15, s0
 80052da:	4b9d      	ldr	r3, [pc, #628]	@ (8005550 <pidTask+0x504>)
 80052dc:	edc3 7a00 	vstr	s15, [r3]
	    }

		control_FA = PID_compute_law(&pid_FA, rif_FA_r, encoder_FA_pid.velocity);
 80052e0:	4b98      	ldr	r3, [pc, #608]	@ (8005544 <pidTask+0x4f8>)
 80052e2:	edd3 7a00 	vldr	s15, [r3]
 80052e6:	4b9b      	ldr	r3, [pc, #620]	@ (8005554 <pidTask+0x508>)
 80052e8:	ed93 7a06 	vldr	s14, [r3, #24]
 80052ec:	eef0 0a47 	vmov.f32	s1, s14
 80052f0:	eeb0 0a67 	vmov.f32	s0, s15
 80052f4:	4898      	ldr	r0, [pc, #608]	@ (8005558 <pidTask+0x50c>)
 80052f6:	f002 fb67 	bl	80079c8 <PID_compute_law>
 80052fa:	eef0 7a40 	vmov.f32	s15, s0
 80052fe:	4b97      	ldr	r3, [pc, #604]	@ (800555c <pidTask+0x510>)
 8005300:	edc3 7a00 	vstr	s15, [r3]
		out_FA = abs(round(control_FA*MAX_DUTY/U_MAX));
 8005304:	4b95      	ldr	r3, [pc, #596]	@ (800555c <pidTask+0x510>)
 8005306:	edd3 7a00 	vldr	s15, [r3]
 800530a:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8005560 <pidTask+0x514>
 800530e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005312:	ee17 0a90 	vmov	r0, s15
 8005316:	f7fb f93f 	bl	8000598 <__aeabi_f2d>
 800531a:	f04f 0200 	mov.w	r2, #0
 800531e:	4b91      	ldr	r3, [pc, #580]	@ (8005564 <pidTask+0x518>)
 8005320:	f7fb fabc 	bl	800089c <__aeabi_ddiv>
 8005324:	4602      	mov	r2, r0
 8005326:	460b      	mov	r3, r1
 8005328:	ec43 2b17 	vmov	d7, r2, r3
 800532c:	eeb0 0a47 	vmov.f32	s0, s14
 8005330:	eef0 0a67 	vmov.f32	s1, s15
 8005334:	f011 fb40 	bl	80169b8 <round>
 8005338:	ec53 2b10 	vmov	r2, r3, d0
 800533c:	4610      	mov	r0, r2
 800533e:	4619      	mov	r1, r3
 8005340:	f7fb fc32 	bl	8000ba8 <__aeabi_d2iz>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	bfb8      	it	lt
 800534a:	425b      	neglt	r3, r3
 800534c:	b2da      	uxtb	r2, r3
 800534e:	4b86      	ldr	r3, [pc, #536]	@ (8005568 <pidTask+0x51c>)
 8005350:	701a      	strb	r2, [r3, #0]
		control_FB = PID_compute_law(&pid_FB, rif_FB_r, encoder_FB_pid.velocity);
 8005352:	4b7d      	ldr	r3, [pc, #500]	@ (8005548 <pidTask+0x4fc>)
 8005354:	edd3 7a00 	vldr	s15, [r3]
 8005358:	4b84      	ldr	r3, [pc, #528]	@ (800556c <pidTask+0x520>)
 800535a:	ed93 7a06 	vldr	s14, [r3, #24]
 800535e:	eef0 0a47 	vmov.f32	s1, s14
 8005362:	eeb0 0a67 	vmov.f32	s0, s15
 8005366:	4882      	ldr	r0, [pc, #520]	@ (8005570 <pidTask+0x524>)
 8005368:	f002 fb2e 	bl	80079c8 <PID_compute_law>
 800536c:	eef0 7a40 	vmov.f32	s15, s0
 8005370:	4b80      	ldr	r3, [pc, #512]	@ (8005574 <pidTask+0x528>)
 8005372:	edc3 7a00 	vstr	s15, [r3]
		out_FB = abs(round(control_FB*MAX_DUTY/U_MAX));
 8005376:	4b7f      	ldr	r3, [pc, #508]	@ (8005574 <pidTask+0x528>)
 8005378:	edd3 7a00 	vldr	s15, [r3]
 800537c:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8005560 <pidTask+0x514>
 8005380:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005384:	ee17 0a90 	vmov	r0, s15
 8005388:	f7fb f906 	bl	8000598 <__aeabi_f2d>
 800538c:	f04f 0200 	mov.w	r2, #0
 8005390:	4b74      	ldr	r3, [pc, #464]	@ (8005564 <pidTask+0x518>)
 8005392:	f7fb fa83 	bl	800089c <__aeabi_ddiv>
 8005396:	4602      	mov	r2, r0
 8005398:	460b      	mov	r3, r1
 800539a:	ec43 2b17 	vmov	d7, r2, r3
 800539e:	eeb0 0a47 	vmov.f32	s0, s14
 80053a2:	eef0 0a67 	vmov.f32	s1, s15
 80053a6:	f011 fb07 	bl	80169b8 <round>
 80053aa:	ec53 2b10 	vmov	r2, r3, d0
 80053ae:	4610      	mov	r0, r2
 80053b0:	4619      	mov	r1, r3
 80053b2:	f7fb fbf9 	bl	8000ba8 <__aeabi_d2iz>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	bfb8      	it	lt
 80053bc:	425b      	neglt	r3, r3
 80053be:	b2da      	uxtb	r2, r3
 80053c0:	4b6d      	ldr	r3, [pc, #436]	@ (8005578 <pidTask+0x52c>)
 80053c2:	701a      	strb	r2, [r3, #0]
		control_BA = PID_compute_law(&pid_BA, rif_BA_r, encoder_BA_pid.velocity);
 80053c4:	4b61      	ldr	r3, [pc, #388]	@ (800554c <pidTask+0x500>)
 80053c6:	edd3 7a00 	vldr	s15, [r3]
 80053ca:	4b6c      	ldr	r3, [pc, #432]	@ (800557c <pidTask+0x530>)
 80053cc:	ed93 7a06 	vldr	s14, [r3, #24]
 80053d0:	eef0 0a47 	vmov.f32	s1, s14
 80053d4:	eeb0 0a67 	vmov.f32	s0, s15
 80053d8:	4869      	ldr	r0, [pc, #420]	@ (8005580 <pidTask+0x534>)
 80053da:	f002 faf5 	bl	80079c8 <PID_compute_law>
 80053de:	eef0 7a40 	vmov.f32	s15, s0
 80053e2:	4b68      	ldr	r3, [pc, #416]	@ (8005584 <pidTask+0x538>)
 80053e4:	edc3 7a00 	vstr	s15, [r3]
		out_BA = abs(round(control_BA*MAX_DUTY/U_MAX));
 80053e8:	4b66      	ldr	r3, [pc, #408]	@ (8005584 <pidTask+0x538>)
 80053ea:	edd3 7a00 	vldr	s15, [r3]
 80053ee:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8005560 <pidTask+0x514>
 80053f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80053f6:	ee17 0a90 	vmov	r0, s15
 80053fa:	f7fb f8cd 	bl	8000598 <__aeabi_f2d>
 80053fe:	f04f 0200 	mov.w	r2, #0
 8005402:	4b58      	ldr	r3, [pc, #352]	@ (8005564 <pidTask+0x518>)
 8005404:	f7fb fa4a 	bl	800089c <__aeabi_ddiv>
 8005408:	4602      	mov	r2, r0
 800540a:	460b      	mov	r3, r1
 800540c:	ec43 2b17 	vmov	d7, r2, r3
 8005410:	eeb0 0a47 	vmov.f32	s0, s14
 8005414:	eef0 0a67 	vmov.f32	s1, s15
 8005418:	f011 face 	bl	80169b8 <round>
 800541c:	ec53 2b10 	vmov	r2, r3, d0
 8005420:	4610      	mov	r0, r2
 8005422:	4619      	mov	r1, r3
 8005424:	f7fb fbc0 	bl	8000ba8 <__aeabi_d2iz>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	bfb8      	it	lt
 800542e:	425b      	neglt	r3, r3
 8005430:	b2da      	uxtb	r2, r3
 8005432:	4b55      	ldr	r3, [pc, #340]	@ (8005588 <pidTask+0x53c>)
 8005434:	701a      	strb	r2, [r3, #0]
		control_BB = PID_compute_law(&pid_BB, rif_BB_r, encoder_BB_pid.velocity);
 8005436:	4b46      	ldr	r3, [pc, #280]	@ (8005550 <pidTask+0x504>)
 8005438:	edd3 7a00 	vldr	s15, [r3]
 800543c:	4b53      	ldr	r3, [pc, #332]	@ (800558c <pidTask+0x540>)
 800543e:	ed93 7a06 	vldr	s14, [r3, #24]
 8005442:	eef0 0a47 	vmov.f32	s1, s14
 8005446:	eeb0 0a67 	vmov.f32	s0, s15
 800544a:	4851      	ldr	r0, [pc, #324]	@ (8005590 <pidTask+0x544>)
 800544c:	f002 fabc 	bl	80079c8 <PID_compute_law>
 8005450:	eef0 7a40 	vmov.f32	s15, s0
 8005454:	4b4f      	ldr	r3, [pc, #316]	@ (8005594 <pidTask+0x548>)
 8005456:	edc3 7a00 	vstr	s15, [r3]
		out_BB = abs(round(control_BB*MAX_DUTY/U_MAX));
 800545a:	4b4e      	ldr	r3, [pc, #312]	@ (8005594 <pidTask+0x548>)
 800545c:	edd3 7a00 	vldr	s15, [r3]
 8005460:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8005560 <pidTask+0x514>
 8005464:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005468:	ee17 0a90 	vmov	r0, s15
 800546c:	f7fb f894 	bl	8000598 <__aeabi_f2d>
 8005470:	f04f 0200 	mov.w	r2, #0
 8005474:	4b3b      	ldr	r3, [pc, #236]	@ (8005564 <pidTask+0x518>)
 8005476:	f7fb fa11 	bl	800089c <__aeabi_ddiv>
 800547a:	4602      	mov	r2, r0
 800547c:	460b      	mov	r3, r1
 800547e:	ec43 2b17 	vmov	d7, r2, r3
 8005482:	eeb0 0a47 	vmov.f32	s0, s14
 8005486:	eef0 0a67 	vmov.f32	s1, s15
 800548a:	f011 fa95 	bl	80169b8 <round>
 800548e:	ec53 2b10 	vmov	r2, r3, d0
 8005492:	4610      	mov	r0, r2
 8005494:	4619      	mov	r1, r3
 8005496:	f7fb fb87 	bl	8000ba8 <__aeabi_d2iz>
 800549a:	4603      	mov	r3, r0
 800549c:	2b00      	cmp	r3, #0
 800549e:	bfb8      	it	lt
 80054a0:	425b      	neglt	r3, r3
 80054a2:	b2da      	uxtb	r2, r3
 80054a4:	4b3c      	ldr	r3, [pc, #240]	@ (8005598 <pidTask+0x54c>)
 80054a6:	701a      	strb	r2, [r3, #0]

		motor_set(&motor_FA, out_FA, (control_FA > 0) ? CLOCKWISE : COUNTERCLOCKWISE);
 80054a8:	4b2f      	ldr	r3, [pc, #188]	@ (8005568 <pidTask+0x51c>)
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	4a2b      	ldr	r2, [pc, #172]	@ (800555c <pidTask+0x510>)
 80054ae:	edd2 7a00 	vldr	s15, [r2]
 80054b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80054b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ba:	dd01      	ble.n	80054c0 <pidTask+0x474>
 80054bc:	2201      	movs	r2, #1
 80054be:	e001      	b.n	80054c4 <pidTask+0x478>
 80054c0:	f04f 32ff 	mov.w	r2, #4294967295
 80054c4:	4619      	mov	r1, r3
 80054c6:	4835      	ldr	r0, [pc, #212]	@ (800559c <pidTask+0x550>)
 80054c8:	f002 f96e 	bl	80077a8 <motor_set>
		motor_set(&motor_FB, out_FB, (control_FB > 0) ? CLOCKWISE : COUNTERCLOCKWISE);
 80054cc:	4b2a      	ldr	r3, [pc, #168]	@ (8005578 <pidTask+0x52c>)
 80054ce:	781b      	ldrb	r3, [r3, #0]
 80054d0:	4a28      	ldr	r2, [pc, #160]	@ (8005574 <pidTask+0x528>)
 80054d2:	edd2 7a00 	vldr	s15, [r2]
 80054d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80054da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054de:	dd01      	ble.n	80054e4 <pidTask+0x498>
 80054e0:	2201      	movs	r2, #1
 80054e2:	e001      	b.n	80054e8 <pidTask+0x49c>
 80054e4:	f04f 32ff 	mov.w	r2, #4294967295
 80054e8:	4619      	mov	r1, r3
 80054ea:	482d      	ldr	r0, [pc, #180]	@ (80055a0 <pidTask+0x554>)
 80054ec:	f002 f95c 	bl	80077a8 <motor_set>
		motor_set(&motor_BA, out_BA, (control_BA > 0) ? CLOCKWISE : COUNTERCLOCKWISE);
 80054f0:	4b25      	ldr	r3, [pc, #148]	@ (8005588 <pidTask+0x53c>)
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	4a23      	ldr	r2, [pc, #140]	@ (8005584 <pidTask+0x538>)
 80054f6:	edd2 7a00 	vldr	s15, [r2]
 80054fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80054fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005502:	dd01      	ble.n	8005508 <pidTask+0x4bc>
 8005504:	2201      	movs	r2, #1
 8005506:	e001      	b.n	800550c <pidTask+0x4c0>
 8005508:	f04f 32ff 	mov.w	r2, #4294967295
 800550c:	4619      	mov	r1, r3
 800550e:	4825      	ldr	r0, [pc, #148]	@ (80055a4 <pidTask+0x558>)
 8005510:	f002 f94a 	bl	80077a8 <motor_set>
		motor_set(&motor_BB, out_BB, (control_BB > 0) ? CLOCKWISE : COUNTERCLOCKWISE);
 8005514:	4b20      	ldr	r3, [pc, #128]	@ (8005598 <pidTask+0x54c>)
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	4a1e      	ldr	r2, [pc, #120]	@ (8005594 <pidTask+0x548>)
 800551a:	edd2 7a00 	vldr	s15, [r2]
 800551e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005526:	dd01      	ble.n	800552c <pidTask+0x4e0>
 8005528:	2201      	movs	r2, #1
 800552a:	e001      	b.n	8005530 <pidTask+0x4e4>
 800552c:	f04f 32ff 	mov.w	r2, #4294967295
 8005530:	4619      	mov	r1, r3
 8005532:	481d      	ldr	r0, [pc, #116]	@ (80055a8 <pidTask+0x55c>)
 8005534:	f002 f938 	bl	80077a8 <motor_set>
		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_PID);
 8005538:	2104      	movs	r1, #4
 800553a:	481c      	ldr	r0, [pc, #112]	@ (80055ac <pidTask+0x560>)
 800553c:	f000 fdd9 	bl	80060f2 <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005540:	e59a      	b.n	8005078 <pidTask+0x2c>
 8005542:	bf00      	nop
 8005544:	20001d80 	.word	0x20001d80
 8005548:	20001d84 	.word	0x20001d84
 800554c:	20001d88 	.word	0x20001d88
 8005550:	20001d8c 	.word	0x20001d8c
 8005554:	20000488 	.word	0x20000488
 8005558:	20000554 	.word	0x20000554
 800555c:	2000054c 	.word	0x2000054c
 8005560:	42c80000 	.word	0x42c80000
 8005564:	40280000 	.word	0x40280000
 8005568:	20000553 	.word	0x20000553
 800556c:	200004a4 	.word	0x200004a4
 8005570:	20000588 	.word	0x20000588
 8005574:	20000548 	.word	0x20000548
 8005578:	20000552 	.word	0x20000552
 800557c:	200004c0 	.word	0x200004c0
 8005580:	200005bc 	.word	0x200005bc
 8005584:	20000544 	.word	0x20000544
 8005588:	20000551 	.word	0x20000551
 800558c:	200004dc 	.word	0x200004dc
 8005590:	200005f0 	.word	0x200005f0
 8005594:	20000540 	.word	0x20000540
 8005598:	20000550 	.word	0x20000550
 800559c:	20000500 	.word	0x20000500
 80055a0:	20000510 	.word	0x20000510
 80055a4:	20000520 	.word	0x20000520
 80055a8:	20000530 	.word	0x20000530
 80055ac:	20000408 	.word	0x20000408

080055b0 <lightsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_lightsTask */
void lightsTask(void *argument)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN lightsTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80055b8:	f00d f826 	bl	8012608 <xTaskGetTickCount>
 80055bc:	4603      	mov	r3, r0
 80055be:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(LIGHTS_PERIOD);
 80055c0:	2332      	movs	r3, #50	@ 0x32
 80055c2:	60fb      	str	r3, [r7, #12]

	for(;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80055c4:	f107 0308 	add.w	r3, r7, #8
 80055c8:	68f9      	ldr	r1, [r7, #12]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f00c fe80 	bl	80122d0 <vTaskDelayUntil>

		taskENTER_CRITICAL();
 80055d0:	f00e f9ca 	bl	8013968 <vPortEnterCritical>

		led_FA = Board1_Y.output.led_A;
 80055d4:	4b17      	ldr	r3, [pc, #92]	@ (8005634 <lightsTask+0x84>)
 80055d6:	7c5a      	ldrb	r2, [r3, #17]
 80055d8:	4b17      	ldr	r3, [pc, #92]	@ (8005638 <lightsTask+0x88>)
 80055da:	701a      	strb	r2, [r3, #0]
		led_FB = Board1_Y.output.led_B;
 80055dc:	4b15      	ldr	r3, [pc, #84]	@ (8005634 <lightsTask+0x84>)
 80055de:	7c9a      	ldrb	r2, [r3, #18]
 80055e0:	4b16      	ldr	r3, [pc, #88]	@ (800563c <lightsTask+0x8c>)
 80055e2:	701a      	strb	r2, [r3, #0]
		rear_led = Board1_Y.output.rear_led;
 80055e4:	4b13      	ldr	r3, [pc, #76]	@ (8005634 <lightsTask+0x84>)
 80055e6:	7cda      	ldrb	r2, [r3, #19]
 80055e8:	4b15      	ldr	r3, [pc, #84]	@ (8005640 <lightsTask+0x90>)
 80055ea:	701a      	strb	r2, [r3, #0]
		rear_sign = Board1_Y.output.rear_sign;
 80055ec:	4b11      	ldr	r3, [pc, #68]	@ (8005634 <lightsTask+0x84>)
 80055ee:	7d1a      	ldrb	r2, [r3, #20]
 80055f0:	4b14      	ldr	r3, [pc, #80]	@ (8005644 <lightsTask+0x94>)
 80055f2:	701a      	strb	r2, [r3, #0]

		taskEXIT_CRITICAL();
 80055f4:	f00e f9ea 	bl	80139cc <vPortExitCritical>

		led_step(&ledA, led_FA);
 80055f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005638 <lightsTask+0x88>)
 80055fa:	781b      	ldrb	r3, [r3, #0]
 80055fc:	4619      	mov	r1, r3
 80055fe:	4812      	ldr	r0, [pc, #72]	@ (8005648 <lightsTask+0x98>)
 8005600:	f001 f84c 	bl	800669c <led_step>
		led_step(&ledB, led_FB);
 8005604:	4b0d      	ldr	r3, [pc, #52]	@ (800563c <lightsTask+0x8c>)
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	4619      	mov	r1, r3
 800560a:	4810      	ldr	r0, [pc, #64]	@ (800564c <lightsTask+0x9c>)
 800560c:	f001 f846 	bl	800669c <led_step>
		rear_led_step(rear_led);
 8005610:	4b0b      	ldr	r3, [pc, #44]	@ (8005640 <lightsTask+0x90>)
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	4618      	mov	r0, r3
 8005616:	f001 f9ad 	bl	8006974 <rear_led_step>
		rear_sign_step(rear_sign); //aggiustare il +1
 800561a:	4b0a      	ldr	r3, [pc, #40]	@ (8005644 <lightsTask+0x94>)
 800561c:	781b      	ldrb	r3, [r3, #0]
 800561e:	4618      	mov	r0, r3
 8005620:	f001 fa14 	bl	8006a4c <rear_sign_step>
		led_render();
 8005624:	f001 fd80 	bl	8007128 <led_render>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_LIGHT);
 8005628:	2108      	movs	r1, #8
 800562a:	4809      	ldr	r0, [pc, #36]	@ (8005650 <lightsTask+0xa0>)
 800562c:	f000 fd61 	bl	80060f2 <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005630:	bf00      	nop
 8005632:	e7c7      	b.n	80055c4 <lightsTask+0x14>
 8005634:	20000384 	.word	0x20000384
 8005638:	200006a4 	.word	0x200006a4
 800563c:	200006a5 	.word	0x200006a5
 8005640:	200006a7 	.word	0x200006a7
 8005644:	200006a6 	.word	0x200006a6
 8005648:	2000067c 	.word	0x2000067c
 800564c:	20000690 	.word	0x20000690
 8005650:	20000408 	.word	0x20000408

08005654 <executeSupervision>:
  /* USER CODE END lightsTask */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void executeSupervision(){
 8005654:	b5b0      	push	{r4, r5, r7, lr}
 8005656:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8005658:	4846      	ldr	r0, [pc, #280]	@ (8005774 <executeSupervision+0x120>)
 800565a:	f007 fa8d 	bl	800cb78 <HAL_TIM_Base_Start_IT>

	debug_time = HAL_GetTick();
 800565e:	f003 fb2d 	bl	8008cbc <HAL_GetTick>
 8005662:	4603      	mov	r3, r0
 8005664:	4a44      	ldr	r2, [pc, #272]	@ (8005778 <executeSupervision+0x124>)
 8005666:	6013      	str	r3, [r2, #0]

	do{
		debug_state = Board1_DW.is_Supervisor;
 8005668:	4b44      	ldr	r3, [pc, #272]	@ (800577c <executeSupervision+0x128>)
 800566a:	f893 20f9 	ldrb.w	r2, [r3, #249]	@ 0xf9
 800566e:	4b44      	ldr	r3, [pc, #272]	@ (8005780 <executeSupervision+0x12c>)
 8005670:	701a      	strb	r2, [r3, #0]
		debug_state_degraded = Board1_DW.is_Restablish;
 8005672:	4b42      	ldr	r3, [pc, #264]	@ (800577c <executeSupervision+0x128>)
 8005674:	f893 20f7 	ldrb.w	r2, [r3, #247]	@ 0xf7
 8005678:	4b42      	ldr	r3, [pc, #264]	@ (8005784 <executeSupervision+0x130>)
 800567a:	701a      	strb	r2, [r3, #0]
		if(degraded == 0)
 800567c:	4b42      	ldr	r3, [pc, #264]	@ (8005788 <executeSupervision+0x134>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d104      	bne.n	800568e <executeSupervision+0x3a>
			state_good = debug_state;
 8005684:	4b3e      	ldr	r3, [pc, #248]	@ (8005780 <executeSupervision+0x12c>)
 8005686:	781b      	ldrb	r3, [r3, #0]
 8005688:	b2da      	uxtb	r2, r3
 800568a:	4b40      	ldr	r3, [pc, #256]	@ (800578c <executeSupervision+0x138>)
 800568c:	701a      	strb	r2, [r3, #0]
		debug_count_step++;
 800568e:	4b40      	ldr	r3, [pc, #256]	@ (8005790 <executeSupervision+0x13c>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	3301      	adds	r3, #1
 8005694:	4a3e      	ldr	r2, [pc, #248]	@ (8005790 <executeSupervision+0x13c>)
 8005696:	6013      	str	r3, [r2, #0]
		Board1_step();
 8005698:	f7fe ff9a 	bl	80045d0 <Board1_step>

		if(Board1_DW.is_Supervision_task != Board1_IN_Normal)
 800569c:	4b37      	ldr	r3, [pc, #220]	@ (800577c <executeSupervision+0x128>)
 800569e:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80056a2:	2b02      	cmp	r3, #2
 80056a4:	d004      	beq.n	80056b0 <executeSupervision+0x5c>
				degraded=degraded+1;
 80056a6:	4b38      	ldr	r3, [pc, #224]	@ (8005788 <executeSupervision+0x134>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	3301      	adds	r3, #1
 80056ac:	4a36      	ldr	r2, [pc, #216]	@ (8005788 <executeSupervision+0x134>)
 80056ae:	6013      	str	r3, [r2, #0]

		if(Board1_DW.is_Supervision_task == Board1_IN_Single_Board)
 80056b0:	4b32      	ldr	r3, [pc, #200]	@ (800577c <executeSupervision+0x128>)
 80056b2:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80056b6:	2b03      	cmp	r3, #3
 80056b8:	d10a      	bne.n	80056d0 <executeSupervision+0x7c>
					debug_decision = Board1_DW.decision;
 80056ba:	4a36      	ldr	r2, [pc, #216]	@ (8005794 <executeSupervision+0x140>)
 80056bc:	4b2f      	ldr	r3, [pc, #188]	@ (800577c <executeSupervision+0x128>)
 80056be:	4615      	mov	r5, r2
 80056c0:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 80056c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80056c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80056c8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80056cc:	e885 0003 	stmia.w	r5, {r0, r1}

		if(Board1_DW.is_Supervision_task == Board1_IN_Normal && Board1_DW.retransmitted)
 80056d0:	4b2a      	ldr	r3, [pc, #168]	@ (800577c <executeSupervision+0x128>)
 80056d2:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80056d6:	2b02      	cmp	r3, #2
 80056d8:	d107      	bne.n	80056ea <executeSupervision+0x96>
 80056da:	4b28      	ldr	r3, [pc, #160]	@ (800577c <executeSupervision+0x128>)
 80056dc:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d002      	beq.n	80056ea <executeSupervision+0x96>
			retransmit_seen_in_cycle = true;
 80056e4:	4b2c      	ldr	r3, [pc, #176]	@ (8005798 <executeSupervision+0x144>)
 80056e6:	2201      	movs	r2, #1
 80056e8:	701a      	strb	r2, [r3, #0]
	}
	while(Board1_DW.is_Supervisor != Board1_IN_Same_decision &&
 80056ea:	4b24      	ldr	r3, [pc, #144]	@ (800577c <executeSupervision+0x128>)
 80056ec:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
					Board1_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 80056f0:	2b0a      	cmp	r3, #10
 80056f2:	d012      	beq.n	800571a <executeSupervision+0xc6>
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
 80056f4:	4b21      	ldr	r3, [pc, #132]	@ (800577c <executeSupervision+0x128>)
 80056f6:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
	while(Board1_DW.is_Supervisor != Board1_IN_Same_decision &&
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d00d      	beq.n	800571a <executeSupervision+0xc6>
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
 80056fe:	4b1f      	ldr	r3, [pc, #124]	@ (800577c <executeSupervision+0x128>)
 8005700:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
 8005704:	2b02      	cmp	r3, #2
 8005706:	d008      	beq.n	800571a <executeSupervision+0xc6>
					Board1_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 8005708:	4b1c      	ldr	r3, [pc, #112]	@ (800577c <executeSupervision+0x128>)
 800570a:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
 800570e:	2b01      	cmp	r3, #1
 8005710:	d003      	beq.n	800571a <executeSupervision+0xc6>
					Board1_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 8005712:	4b22      	ldr	r3, [pc, #136]	@ (800579c <executeSupervision+0x148>)
 8005714:	781b      	ldrb	r3, [r3, #0]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d0a6      	beq.n	8005668 <executeSupervision+0x14>

	debug_diff = HAL_GetTick() - debug_time;
 800571a:	f003 facf 	bl	8008cbc <HAL_GetTick>
 800571e:	4602      	mov	r2, r0
 8005720:	4b15      	ldr	r3, [pc, #84]	@ (8005778 <executeSupervision+0x124>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	4a1e      	ldr	r2, [pc, #120]	@ (80057a0 <executeSupervision+0x14c>)
 8005728:	6013      	str	r3, [r2, #0]

	HAL_TIM_Base_Stop_IT(&htim4);
 800572a:	4812      	ldr	r0, [pc, #72]	@ (8005774 <executeSupervision+0x120>)
 800572c:	f007 fa9c 	bl	800cc68 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8005730:	4b10      	ldr	r3, [pc, #64]	@ (8005774 <executeSupervision+0x120>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	2200      	movs	r2, #0
 8005736:	625a      	str	r2, [r3, #36]	@ 0x24

	if (retransmit_seen_in_cycle){
 8005738:	4b17      	ldr	r3, [pc, #92]	@ (8005798 <executeSupervision+0x144>)
 800573a:	781b      	ldrb	r3, [r3, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d007      	beq.n	8005750 <executeSupervision+0xfc>
		count_retransmit++;
 8005740:	4b18      	ldr	r3, [pc, #96]	@ (80057a4 <executeSupervision+0x150>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	3301      	adds	r3, #1
 8005746:	4a17      	ldr	r2, [pc, #92]	@ (80057a4 <executeSupervision+0x150>)
 8005748:	6013      	str	r3, [r2, #0]
		retransmit_seen_in_cycle = false;
 800574a:	4b13      	ldr	r3, [pc, #76]	@ (8005798 <executeSupervision+0x144>)
 800574c:	2200      	movs	r2, #0
 800574e:	701a      	strb	r2, [r3, #0]
	}

	if(deadline){
 8005750:	4b12      	ldr	r3, [pc, #72]	@ (800579c <executeSupervision+0x148>)
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d001      	beq.n	800575c <executeSupervision+0x108>
		deadlineProcedure();
 8005758:	f000 f82a 	bl	80057b0 <deadlineProcedure>
	}

	debug_output = Board1_Y.output;
 800575c:	4a12      	ldr	r2, [pc, #72]	@ (80057a8 <executeSupervision+0x154>)
 800575e:	4b13      	ldr	r3, [pc, #76]	@ (80057ac <executeSupervision+0x158>)
 8005760:	4614      	mov	r4, r2
 8005762:	461d      	mov	r5, r3
 8005764:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005766:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005768:	e895 0003 	ldmia.w	r5, {r0, r1}
 800576c:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8005770:	bf00      	nop
 8005772:	bdb0      	pop	{r4, r5, r7, pc}
 8005774:	20002008 	.word	0x20002008
 8005778:	20000648 	.word	0x20000648
 800577c:	20000248 	.word	0x20000248
 8005780:	20000641 	.word	0x20000641
 8005784:	20000640 	.word	0x20000640
 8005788:	20000650 	.word	0x20000650
 800578c:	20000654 	.word	0x20000654
 8005790:	2000063c 	.word	0x2000063c
 8005794:	20000658 	.word	0x20000658
 8005798:	20000670 	.word	0x20000670
 800579c:	20000678 	.word	0x20000678
 80057a0:	2000064c 	.word	0x2000064c
 80057a4:	20000674 	.word	0x20000674
 80057a8:	20000624 	.word	0x20000624
 80057ac:	20000384 	.word	0x20000384

080057b0 <deadlineProcedure>:

void deadlineProcedure(){
 80057b0:	b580      	push	{r7, lr}
 80057b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80057b4:	b672      	cpsid	i
}
 80057b6:	bf00      	nop
	__disable_irq(); // Disabilitazione di ogni ulteriore Interrupt

	// Ferma tutti i motori
	motor_set(&motor_FA, 0, CLOCKWISE);
 80057b8:	2201      	movs	r2, #1
 80057ba:	2100      	movs	r1, #0
 80057bc:	4817      	ldr	r0, [pc, #92]	@ (800581c <deadlineProcedure+0x6c>)
 80057be:	f001 fff3 	bl	80077a8 <motor_set>
	motor_set(&motor_FB, 0, CLOCKWISE);
 80057c2:	2201      	movs	r2, #1
 80057c4:	2100      	movs	r1, #0
 80057c6:	4816      	ldr	r0, [pc, #88]	@ (8005820 <deadlineProcedure+0x70>)
 80057c8:	f001 ffee 	bl	80077a8 <motor_set>
	motor_set(&motor_BA, 0, CLOCKWISE);
 80057cc:	2201      	movs	r2, #1
 80057ce:	2100      	movs	r1, #0
 80057d0:	4814      	ldr	r0, [pc, #80]	@ (8005824 <deadlineProcedure+0x74>)
 80057d2:	f001 ffe9 	bl	80077a8 <motor_set>
	motor_set(&motor_BB, 0, CLOCKWISE);
 80057d6:	2201      	movs	r2, #1
 80057d8:	2100      	movs	r1, #0
 80057da:	4813      	ldr	r0, [pc, #76]	@ (8005828 <deadlineProcedure+0x78>)
 80057dc:	f001 ffe4 	bl	80077a8 <motor_set>

	// Ferma i PWM
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 80057e0:	2100      	movs	r1, #0
 80057e2:	4812      	ldr	r0, [pc, #72]	@ (800582c <deadlineProcedure+0x7c>)
 80057e4:	f007 fbd8 	bl	800cf98 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80057e8:	2104      	movs	r1, #4
 80057ea:	4810      	ldr	r0, [pc, #64]	@ (800582c <deadlineProcedure+0x7c>)
 80057ec:	f007 fbd4 	bl	800cf98 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 80057f0:	2108      	movs	r1, #8
 80057f2:	480e      	ldr	r0, [pc, #56]	@ (800582c <deadlineProcedure+0x7c>)
 80057f4:	f007 fbd0 	bl	800cf98 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80057f8:	210c      	movs	r1, #12
 80057fa:	480c      	ldr	r0, [pc, #48]	@ (800582c <deadlineProcedure+0x7c>)
 80057fc:	f007 fbcc 	bl	800cf98 <HAL_TIM_PWM_Stop>

	// Ferma gli encoder
	HAL_TIM_Base_Stop(&htim20);
 8005800:	480b      	ldr	r0, [pc, #44]	@ (8005830 <deadlineProcedure+0x80>)
 8005802:	f007 f991 	bl	800cb28 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim8);
 8005806:	480b      	ldr	r0, [pc, #44]	@ (8005834 <deadlineProcedure+0x84>)
 8005808:	f007 f98e 	bl	800cb28 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim5);
 800580c:	480a      	ldr	r0, [pc, #40]	@ (8005838 <deadlineProcedure+0x88>)
 800580e:	f007 f98b 	bl	800cb28 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim1);
 8005812:	480a      	ldr	r0, [pc, #40]	@ (800583c <deadlineProcedure+0x8c>)
 8005814:	f007 f988 	bl	800cb28 <HAL_TIM_Base_Stop>


	while(1) {
 8005818:	bf00      	nop
 800581a:	e7fd      	b.n	8005818 <deadlineProcedure+0x68>
 800581c:	20000500 	.word	0x20000500
 8005820:	20000510 	.word	0x20000510
 8005824:	20000520 	.word	0x20000520
 8005828:	20000530 	.word	0x20000530
 800582c:	20001fbc 	.word	0x20001fbc
 8005830:	20002138 	.word	0x20002138
 8005834:	200020a0 	.word	0x200020a0
 8005838:	20002054 	.word	0x20002054
 800583c:	20001f24 	.word	0x20001f24

08005840 <HAL_GPIO_EXTI_Callback>:
	    // Blocco del sistema in condizioni di sicurezza
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b082      	sub	sp, #8
 8005844:	af00      	add	r7, sp, #0
 8005846:	4603      	mov	r3, r0
 8005848:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == SESSION_Pin)
 800584a:	88fb      	ldrh	r3, [r7, #6]
 800584c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005850:	d10a      	bne.n	8005868 <HAL_GPIO_EXTI_Callback+0x28>
	{
		debug_rts++;
 8005852:	4b07      	ldr	r3, [pc, #28]	@ (8005870 <HAL_GPIO_EXTI_Callback+0x30>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	3301      	adds	r3, #1
 8005858:	4a05      	ldr	r2, [pc, #20]	@ (8005870 <HAL_GPIO_EXTI_Callback+0x30>)
 800585a:	6013      	str	r3, [r2, #0]
		osEventFlagsSet(SessionEventHandle, EVT_SESSION);
 800585c:	4b05      	ldr	r3, [pc, #20]	@ (8005874 <HAL_GPIO_EXTI_Callback+0x34>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2101      	movs	r1, #1
 8005862:	4618      	mov	r0, r3
 8005864:	f00b faf6 	bl	8010e54 <osEventFlagsSet>
	}
}
 8005868:	bf00      	nop
 800586a:	3708      	adds	r7, #8
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}
 8005870:	20000644 	.word	0x20000644
 8005874:	20001d5c 	.word	0x20001d5c

08005878 <BATT_cfgCh_>:
 * \brief Configures the ADC channel for battery measurement.
 * \param channel ADC channel to configure.
 * \return HAL_OK on success, HAL_ERROR otherwise.
 */
static HAL_StatusTypeDef BATT_cfgCh_(uint32_t channel)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b08c      	sub	sp, #48	@ 0x30
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef st;
    ADC_ChannelConfTypeDef cfg;

    cfg.Channel      = channel;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	60fb      	str	r3, [r7, #12]
    cfg.Rank         = ADC_REGULAR_RANK_1;
 8005884:	2306      	movs	r3, #6
 8005886:	613b      	str	r3, [r7, #16]
    cfg.SamplingTime = BATT_ADC_SMPL_TIME;
 8005888:	2306      	movs	r3, #6
 800588a:	617b      	str	r3, [r7, #20]
    cfg.SingleDiff   = ADC_SINGLE_ENDED;
 800588c:	237f      	movs	r3, #127	@ 0x7f
 800588e:	61bb      	str	r3, [r7, #24]
    cfg.OffsetNumber = ADC_OFFSET_NONE;
 8005890:	2304      	movs	r3, #4
 8005892:	61fb      	str	r3, [r7, #28]
    cfg.Offset       = 0U;
 8005894:	2300      	movs	r3, #0
 8005896:	623b      	str	r3, [r7, #32]

    st = HAL_ADC_ConfigChannel(l_adc, &cfg);
 8005898:	4b08      	ldr	r3, [pc, #32]	@ (80058bc <BATT_cfgCh_+0x44>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f107 020c 	add.w	r2, r7, #12
 80058a0:	4611      	mov	r1, r2
 80058a2:	4618      	mov	r0, r3
 80058a4:	f004 f878 	bl	8009998 <HAL_ADC_ConfigChannel>
 80058a8:	4603      	mov	r3, r0
 80058aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    return st;
 80058ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3730      	adds	r7, #48	@ 0x30
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	20001d90 	.word	0x20001d90

080058c0 <BATT_readConv_>:
/**
 * \brief Performs a single ADC conversion.
 * \return Raw ADC value (0..4095) or 0 on failure.
 */
static uint32_t BATT_readConv_(void)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
    uint32_t adcVal;
    HAL_StatusTypeDef stStart;
    HAL_StatusTypeDef stPoll;

    adcVal = 0U;
 80058c6:	2300      	movs	r3, #0
 80058c8:	607b      	str	r3, [r7, #4]

    stStart = HAL_ADC_Start(l_adc);
 80058ca:	4b12      	ldr	r3, [pc, #72]	@ (8005914 <BATT_readConv_+0x54>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4618      	mov	r0, r3
 80058d0:	f003 fe36 	bl	8009540 <HAL_ADC_Start>
 80058d4:	4603      	mov	r3, r0
 80058d6:	70fb      	strb	r3, [r7, #3]
    if (stStart == HAL_OK)
 80058d8:	78fb      	ldrb	r3, [r7, #3]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d115      	bne.n	800590a <BATT_readConv_+0x4a>
    {
        stPoll = HAL_ADC_PollForConversion(l_adc, BATT_ADC_TMO_MS);
 80058de:	4b0d      	ldr	r3, [pc, #52]	@ (8005914 <BATT_readConv_+0x54>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	210a      	movs	r1, #10
 80058e4:	4618      	mov	r0, r3
 80058e6:	f003 ff43 	bl	8009770 <HAL_ADC_PollForConversion>
 80058ea:	4603      	mov	r3, r0
 80058ec:	70bb      	strb	r3, [r7, #2]
        if (stPoll == HAL_OK)
 80058ee:	78bb      	ldrb	r3, [r7, #2]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d105      	bne.n	8005900 <BATT_readConv_+0x40>
        {
            adcVal = HAL_ADC_GetValue(l_adc);
 80058f4:	4b07      	ldr	r3, [pc, #28]	@ (8005914 <BATT_readConv_+0x54>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4618      	mov	r0, r3
 80058fa:	f004 f83f 	bl	800997c <HAL_ADC_GetValue>
 80058fe:	6078      	str	r0, [r7, #4]
        }
        (void)HAL_ADC_Stop(l_adc);
 8005900:	4b04      	ldr	r3, [pc, #16]	@ (8005914 <BATT_readConv_+0x54>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4618      	mov	r0, r3
 8005906:	f003 feff 	bl	8009708 <HAL_ADC_Stop>
    }

    return adcVal;
 800590a:	687b      	ldr	r3, [r7, #4]
}
 800590c:	4618      	mov	r0, r3
 800590e:	3708      	adds	r7, #8
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	20001d90 	.word	0x20001d90

08005918 <BATT_init>:

/* ========== PUBLIC API ========== */

void BATT_init(ADC_HandleTypeDef * adc)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
    l_adc = adc;
 8005920:	4a06      	ldr	r2, [pc, #24]	@ (800593c <BATT_init+0x24>)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6013      	str	r3, [r2, #0]
    HAL_ADCEx_Calibration_Start(l_adc, ADC_SINGLE_ENDED);
 8005926:	4b05      	ldr	r3, [pc, #20]	@ (800593c <BATT_init+0x24>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	217f      	movs	r1, #127	@ 0x7f
 800592c:	4618      	mov	r0, r3
 800592e:	f004 fe77 	bl	800a620 <HAL_ADCEx_Calibration_Start>
}
 8005932:	bf00      	nop
 8005934:	3708      	adds	r7, #8
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	20001d90 	.word	0x20001d90

08005940 <BATT_readRaw>:

uint32_t BATT_readRaw(void)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b082      	sub	sp, #8
 8005944:	af00      	add	r7, sp, #0
    uint32_t raw;

    raw = 0U;
 8005946:	2300      	movs	r3, #0
 8005948:	607b      	str	r3, [r7, #4]

    if (l_adc != (ADC_HandleTypeDef *)0)
 800594a:	4b09      	ldr	r3, [pc, #36]	@ (8005970 <BATT_readRaw+0x30>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d008      	beq.n	8005964 <BATT_readRaw+0x24>
    {
        if (BATT_cfgCh_(BATT_ADC_CH) == HAL_OK)
 8005952:	4808      	ldr	r0, [pc, #32]	@ (8005974 <BATT_readRaw+0x34>)
 8005954:	f7ff ff90 	bl	8005878 <BATT_cfgCh_>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d102      	bne.n	8005964 <BATT_readRaw+0x24>
        {
            raw = BATT_readConv_();
 800595e:	f7ff ffaf 	bl	80058c0 <BATT_readConv_>
 8005962:	6078      	str	r0, [r7, #4]
        }
    }

    return raw;
 8005964:	687b      	ldr	r3, [r7, #4]
}
 8005966:	4618      	mov	r0, r3
 8005968:	3708      	adds	r7, #8
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	20001d90 	.word	0x20001d90
 8005974:	25b00200 	.word	0x25b00200

08005978 <BATT_getVolt>:

float BATT_getVolt(void)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
    uint32_t raw;
    float vAdc;
    float ratio;
    float vBat;

    raw = BATT_readRaw();
 800597e:	f7ff ffdf 	bl	8005940 <BATT_readRaw>
 8005982:	60f8      	str	r0, [r7, #12]

    /* ADC conversion to volts */
    vAdc = ((float)raw * BATT_ADC_VREF_MV) /
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	ee07 3a90 	vmov	s15, r3
 800598a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800598e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80059c8 <BATT_getVolt+0x50>
 8005992:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005996:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80059cc <BATT_getVolt+0x54>
 800599a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800599e:	edc7 7a02 	vstr	s15, [r7, #8]
           (BATT_ADC_MAX_CNT * 1000.0F);

    /* Divider ratio */
    ratio = (BATT_R1_OHM + BATT_R2_OHM) / BATT_R2_OHM;
 80059a2:	4b0b      	ldr	r3, [pc, #44]	@ (80059d0 <BATT_getVolt+0x58>)
 80059a4:	607b      	str	r3, [r7, #4]

    vBat = vAdc * ratio;
 80059a6:	ed97 7a02 	vldr	s14, [r7, #8]
 80059aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80059ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059b2:	edc7 7a00 	vstr	s15, [r7]
    return vBat;
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	ee07 3a90 	vmov	s15, r3
}
 80059bc:	eeb0 0a67 	vmov.f32	s0, s15
 80059c0:	3710      	adds	r7, #16
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	454e4000 	.word	0x454e4000
 80059cc:	4a79f060 	.word	0x4a79f060
 80059d0:	409684be 	.word	0x409684be

080059d4 <Copy_StateBusB1>:
/**
 * @brief Copia sicura campo per campo di StateBusB1.
 * @details Necessaria per evitare problemi di allineamento/padding durante
 * la serializzazione e garantire che il CRC sia calcolato solo sui dati utili.
 */
static void Copy_StateBusB1(StateBusB1* dest, const StateBusB1* src) {
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
    dest->battery_voltage = src->battery_voltage;
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	601a      	str	r2, [r3, #0]
    dest->temperature = src->temperature;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685a      	ldr	r2, [r3, #4]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	605a      	str	r2, [r3, #4]
    dest->velocity_FA = src->velocity_FA;
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	811a      	strh	r2, [r3, #8]
    dest->velocity_FB = src->velocity_FB;
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	815a      	strh	r2, [r3, #10]
    dest->velocity_BA = src->velocity_BA;
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	819a      	strh	r2, [r3, #12]
    dest->velocity_BB = src->velocity_BB;
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	81da      	strh	r2, [r3, #14]
}
 8005a16:	bf00      	nop
 8005a18:	370c      	adds	r7, #12
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr

08005a22 <Copy_StateBusB2>:

/**
 * @brief Copia sicura campo per campo di StateBusB2.
 */
static void Copy_StateBusB2(StateBusB2* dest, const StateBusB2* src) {
 8005a22:	b480      	push	{r7}
 8005a24:	b083      	sub	sp, #12
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
 8005a2a:	6039      	str	r1, [r7, #0]
    dest->acceleration_y = src->acceleration_y;
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	601a      	str	r2, [r3, #0]
    dest->acceleration_x = src->acceleration_x;
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	685a      	ldr	r2, [r3, #4]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	605a      	str	r2, [r3, #4]
    dest->gyroYaw = src->gyroYaw;
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	689a      	ldr	r2, [r3, #8]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	609a      	str	r2, [r3, #8]
    dest->sonar1 = src->sonar1;
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	899a      	ldrh	r2, [r3, #12]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	819a      	strh	r2, [r3, #12]
    dest->sonar2 = src->sonar2;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	89da      	ldrh	r2, [r3, #14]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	81da      	strh	r2, [r3, #14]
    dest->sonar3 = src->sonar3;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	8a1a      	ldrh	r2, [r3, #16]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	821a      	strh	r2, [r3, #16]
    dest->controller_y = src->controller_y;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	8a5a      	ldrh	r2, [r3, #18]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	825a      	strh	r2, [r3, #18]
    dest->controller_x = src->controller_x;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	8a9a      	ldrh	r2, [r3, #20]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	829a      	strh	r2, [r3, #20]
    dest->button1 = src->button1;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	7d9a      	ldrb	r2, [r3, #22]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	759a      	strb	r2, [r3, #22]
    dest->button2 = src->button2;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	7dda      	ldrb	r2, [r3, #23]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	75da      	strb	r2, [r3, #23]
    dest->button3 = src->button3;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	7e1a      	ldrb	r2, [r3, #24]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	761a      	strb	r2, [r3, #24]
    dest->button4 = src->button4;
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	7e5a      	ldrb	r2, [r3, #25]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	765a      	strb	r2, [r3, #25]
    dest->r_stick_button = src->r_stick_button;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	7e9a      	ldrb	r2, [r3, #26]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	769a      	strb	r2, [r3, #26]
    dest->l_stick_button = src->l_stick_button;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	7eda      	ldrb	r2, [r3, #27]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	76da      	strb	r2, [r3, #27]
    dest->controller_battery = src->controller_battery;
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	7f1a      	ldrb	r2, [r3, #28]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	771a      	strb	r2, [r3, #28]
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <Copy_GSBus>:

/**
 * @brief Copia sicura per la struttura Global State.
 */
static void Copy_GSBus(GSBus* dest, const GSBus* src) {
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
    Copy_StateBusB1(&dest->stateB1, &src->stateB1);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	683a      	ldr	r2, [r7, #0]
 8005abe:	4611      	mov	r1, r2
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f7ff ff87 	bl	80059d4 <Copy_StateBusB1>
    Copy_StateBusB2(&dest->stateB2, &src->stateB2);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f103 0210 	add.w	r2, r3, #16
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	3310      	adds	r3, #16
 8005ad0:	4619      	mov	r1, r3
 8005ad2:	4610      	mov	r0, r2
 8005ad4:	f7ff ffa5 	bl	8005a22 <Copy_StateBusB2>
    dest->mov_obs = src->mov_obs;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    dest->spc_retro = src->spc_retro;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    dest->limit_vel = src->limit_vel;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    dest->obs_detection = src->obs_detection;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
}
 8005b08:	bf00      	nop
 8005b0a:	3708      	adds	r7, #8
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}

08005b10 <Copy_DecBus>:

/**
 * @brief Copia sicura per la struttura Decision.
 */
static void Copy_DecBus(DecBus* dest, const DecBus* src) {
 8005b10:	b480      	push	{r7}
 8005b12:	b083      	sub	sp, #12
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
    dest->rif_FA = src->rif_FA;
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	601a      	str	r2, [r3, #0]
    dest->rif_FB = src->rif_FB;
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	685a      	ldr	r2, [r3, #4]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	605a      	str	r2, [r3, #4]
    dest->rif_BA = src->rif_BA;
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	689a      	ldr	r2, [r3, #8]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	609a      	str	r2, [r3, #8]
    dest->rif_BB = src->rif_BB;
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	68da      	ldr	r2, [r3, #12]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	60da      	str	r2, [r3, #12]
    dest->brk_mode = src->brk_mode;
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	7c1a      	ldrb	r2, [r3, #16]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	741a      	strb	r2, [r3, #16]
    dest->led_A = src->led_A;
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	7c5a      	ldrb	r2, [r3, #17]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	745a      	strb	r2, [r3, #17]
    dest->led_B = src->led_B;
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	7c9a      	ldrb	r2, [r3, #18]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	749a      	strb	r2, [r3, #18]
    dest->rear_led = src->rear_led;
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	7cda      	ldrb	r2, [r3, #19]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	74da      	strb	r2, [r3, #19]
    dest->rear_sign = src->rear_sign;
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	7d1a      	ldrb	r2, [r3, #20]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	751a      	strb	r2, [r3, #20]
    dest->mode = src->mode;
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	7d5a      	ldrb	r2, [r3, #21]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	755a      	strb	r2, [r3, #21]
    dest->relay = src->relay;
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	7d9a      	ldrb	r2, [r3, #22]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	759a      	strb	r2, [r3, #22]
}
 8005b72:	bf00      	nop
 8005b74:	370c      	adds	r7, #12
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
	...

08005b80 <UART_Is_Tx_Complete>:
/* ========================================================================== */
/* 							   UART FUNCTIONS                                 */
/* ========================================================================== */

boolean_T UART_Is_Tx_Complete(void)
{
 8005b80:	b480      	push	{r7}
 8005b82:	af00      	add	r7, sp, #0
    if (tx_complete) {
 8005b84:	4b07      	ldr	r3, [pc, #28]	@ (8005ba4 <UART_Is_Tx_Complete+0x24>)
 8005b86:	781b      	ldrb	r3, [r3, #0]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d004      	beq.n	8005b96 <UART_Is_Tx_Complete+0x16>
        tx_complete = 0; /* Reset flag dopo la lettura */
 8005b8c:	4b05      	ldr	r3, [pc, #20]	@ (8005ba4 <UART_Is_Tx_Complete+0x24>)
 8005b8e:	2200      	movs	r2, #0
 8005b90:	701a      	strb	r2, [r3, #0]
        return 1;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e000      	b.n	8005b98 <UART_Is_Tx_Complete+0x18>
    }
    return 0;
 8005b96:	2300      	movs	r3, #0
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	20001d94 	.word	0x20001d94

08005ba8 <UART_Is_Rx_Complete>:

boolean_T UART_Is_Rx_Complete(void)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	af00      	add	r7, sp, #0
    if (rx_complete) {
 8005bac:	4b07      	ldr	r3, [pc, #28]	@ (8005bcc <UART_Is_Rx_Complete+0x24>)
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d004      	beq.n	8005bbe <UART_Is_Rx_Complete+0x16>
        rx_complete = 0; /* Reset flag dopo la lettura */
 8005bb4:	4b05      	ldr	r3, [pc, #20]	@ (8005bcc <UART_Is_Rx_Complete+0x24>)
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	701a      	strb	r2, [r3, #0]
        return 1;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e000      	b.n	8005bc0 <UART_Is_Rx_Complete+0x18>
    }
    return 0;
 8005bbe:	2300      	movs	r3, #0
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr
 8005bca:	bf00      	nop
 8005bcc:	20001d95 	.word	0x20001d95

08005bd0 <UART_Stop_DMA>:

void UART_Stop_DMA(void)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	af00      	add	r7, sp, #0
    HAL_UART_DMAStop(&huart3);
 8005bd4:	4802      	ldr	r0, [pc, #8]	@ (8005be0 <UART_Stop_DMA+0x10>)
 8005bd6:	f009 fa81 	bl	800f0dc <HAL_UART_DMAStop>
}
 8005bda:	bf00      	nop
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	200021e4 	.word	0x200021e4

08005be4 <UART_Send_Local_State>:

void UART_Send_Local_State(const void* s)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b082      	sub	sp, #8
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
     * prima che il DMA finisca di leggere i dati, causando corruzione.
     */
    static PacketStateB1 packet;

    /* 1. Pulizia memoria (Padding bytes a 0) */
    memset(&packet, 0, sizeof(packet));
 8005bec:	2214      	movs	r2, #20
 8005bee:	2100      	movs	r1, #0
 8005bf0:	4811      	ldr	r0, [pc, #68]	@ (8005c38 <UART_Send_Local_State+0x54>)
 8005bf2:	f00e ff24 	bl	8014a3e <memset>

    /* 2. Copia dati sicura */
    Copy_StateBusB1(&packet.state, (const StateBusB1*)s);
 8005bf6:	6879      	ldr	r1, [r7, #4]
 8005bf8:	480f      	ldr	r0, [pc, #60]	@ (8005c38 <UART_Send_Local_State+0x54>)
 8005bfa:	f7ff feeb 	bl	80059d4 <Copy_StateBusB1>

    /* 3. Calcolo CRC Hardware */
    __HAL_CRC_DR_RESET(&hcrc);
 8005bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8005c3c <UART_Send_Local_State+0x58>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	689a      	ldr	r2, [r3, #8]
 8005c04:	4b0d      	ldr	r3, [pc, #52]	@ (8005c3c <UART_Send_Local_State+0x58>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f042 0201 	orr.w	r2, r2, #1
 8005c0c:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005c0e:	2210      	movs	r2, #16
 8005c10:	4909      	ldr	r1, [pc, #36]	@ (8005c38 <UART_Send_Local_State+0x54>)
 8005c12:	480a      	ldr	r0, [pc, #40]	@ (8005c3c <UART_Send_Local_State+0x58>)
 8005c14:	f004 ffb2 	bl	800ab7c <HAL_CRC_Calculate>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	4a07      	ldr	r2, [pc, #28]	@ (8005c38 <UART_Send_Local_State+0x54>)
 8005c1c:	6113      	str	r3, [r2, #16]
                                  (uint32_t*)&packet.state,
                                  sizeof(packet.state));

    /* 4. Avvio trasmissione DMA in Half-Duplex */
    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005c1e:	4808      	ldr	r0, [pc, #32]	@ (8005c40 <UART_Send_Local_State+0x5c>)
 8005c20:	f009 fe5e 	bl	800f8e0 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005c24:	2214      	movs	r2, #20
 8005c26:	4904      	ldr	r1, [pc, #16]	@ (8005c38 <UART_Send_Local_State+0x54>)
 8005c28:	4805      	ldr	r0, [pc, #20]	@ (8005c40 <UART_Send_Local_State+0x5c>)
 8005c2a:	f009 f98b 	bl	800ef44 <HAL_UART_Transmit_DMA>
}
 8005c2e:	bf00      	nop
 8005c30:	3708      	adds	r7, #8
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	20001d98 	.word	0x20001d98
 8005c3c:	20001e00 	.word	0x20001e00
 8005c40:	200021e4 	.word	0x200021e4

08005c44 <UART_Send_GlobalState>:

void UART_Send_GlobalState(const void* gs)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b082      	sub	sp, #8
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
    static PacketGstate packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 8005c4c:	2238      	movs	r2, #56	@ 0x38
 8005c4e:	2100      	movs	r1, #0
 8005c50:	4811      	ldr	r0, [pc, #68]	@ (8005c98 <UART_Send_GlobalState+0x54>)
 8005c52:	f00e fef4 	bl	8014a3e <memset>
    Copy_GSBus(&packet.global_state, (const GSBus*)gs);
 8005c56:	6879      	ldr	r1, [r7, #4]
 8005c58:	480f      	ldr	r0, [pc, #60]	@ (8005c98 <UART_Send_GlobalState+0x54>)
 8005c5a:	f7ff ff29 	bl	8005ab0 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8005c9c <UART_Send_GlobalState+0x58>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689a      	ldr	r2, [r3, #8]
 8005c64:	4b0d      	ldr	r3, [pc, #52]	@ (8005c9c <UART_Send_GlobalState+0x58>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f042 0201 	orr.w	r2, r2, #1
 8005c6c:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005c6e:	2234      	movs	r2, #52	@ 0x34
 8005c70:	4909      	ldr	r1, [pc, #36]	@ (8005c98 <UART_Send_GlobalState+0x54>)
 8005c72:	480a      	ldr	r0, [pc, #40]	@ (8005c9c <UART_Send_GlobalState+0x58>)
 8005c74:	f004 ff82 	bl	800ab7c <HAL_CRC_Calculate>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	4a07      	ldr	r2, [pc, #28]	@ (8005c98 <UART_Send_GlobalState+0x54>)
 8005c7c:	6353      	str	r3, [r2, #52]	@ 0x34
                                  (uint32_t*)&packet.global_state,
                                  sizeof(packet.global_state));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005c7e:	4808      	ldr	r0, [pc, #32]	@ (8005ca0 <UART_Send_GlobalState+0x5c>)
 8005c80:	f009 fe2e 	bl	800f8e0 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005c84:	2238      	movs	r2, #56	@ 0x38
 8005c86:	4904      	ldr	r1, [pc, #16]	@ (8005c98 <UART_Send_GlobalState+0x54>)
 8005c88:	4805      	ldr	r0, [pc, #20]	@ (8005ca0 <UART_Send_GlobalState+0x5c>)
 8005c8a:	f009 f95b 	bl	800ef44 <HAL_UART_Transmit_DMA>
}
 8005c8e:	bf00      	nop
 8005c90:	3708      	adds	r7, #8
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	20001dac 	.word	0x20001dac
 8005c9c:	20001e00 	.word	0x20001e00
 8005ca0:	200021e4 	.word	0x200021e4

08005ca4 <UART_Send_Decision>:

void UART_Send_Decision(const void* dec)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b082      	sub	sp, #8
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
    static PacketDecision packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 8005cac:	221c      	movs	r2, #28
 8005cae:	2100      	movs	r1, #0
 8005cb0:	4811      	ldr	r0, [pc, #68]	@ (8005cf8 <UART_Send_Decision+0x54>)
 8005cb2:	f00e fec4 	bl	8014a3e <memset>
    Copy_DecBus(&packet.decision, (const DecBus*)dec);
 8005cb6:	6879      	ldr	r1, [r7, #4]
 8005cb8:	480f      	ldr	r0, [pc, #60]	@ (8005cf8 <UART_Send_Decision+0x54>)
 8005cba:	f7ff ff29 	bl	8005b10 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8005cfc <UART_Send_Decision+0x58>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	689a      	ldr	r2, [r3, #8]
 8005cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8005cfc <UART_Send_Decision+0x58>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f042 0201 	orr.w	r2, r2, #1
 8005ccc:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005cce:	2218      	movs	r2, #24
 8005cd0:	4909      	ldr	r1, [pc, #36]	@ (8005cf8 <UART_Send_Decision+0x54>)
 8005cd2:	480a      	ldr	r0, [pc, #40]	@ (8005cfc <UART_Send_Decision+0x58>)
 8005cd4:	f004 ff52 	bl	800ab7c <HAL_CRC_Calculate>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	4a07      	ldr	r2, [pc, #28]	@ (8005cf8 <UART_Send_Decision+0x54>)
 8005cdc:	6193      	str	r3, [r2, #24]
                                  (uint32_t*)&packet.decision,
                                  sizeof(packet.decision));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005cde:	4808      	ldr	r0, [pc, #32]	@ (8005d00 <UART_Send_Decision+0x5c>)
 8005ce0:	f009 fdfe 	bl	800f8e0 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005ce4:	221c      	movs	r2, #28
 8005ce6:	4904      	ldr	r1, [pc, #16]	@ (8005cf8 <UART_Send_Decision+0x54>)
 8005ce8:	4805      	ldr	r0, [pc, #20]	@ (8005d00 <UART_Send_Decision+0x5c>)
 8005cea:	f009 f92b 	bl	800ef44 <HAL_UART_Transmit_DMA>
}
 8005cee:	bf00      	nop
 8005cf0:	3708      	adds	r7, #8
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	20001de4 	.word	0x20001de4
 8005cfc:	20001e00 	.word	0x20001e00
 8005d00:	200021e4 	.word	0x200021e4

08005d04 <UART_Send_Ping>:

void UART_Send_Ping(void)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	af00      	add	r7, sp, #0
    static uint8_t ping = PING; /* Static per persistenza DMA */

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005d08:	4804      	ldr	r0, [pc, #16]	@ (8005d1c <UART_Send_Ping+0x18>)
 8005d0a:	f009 fde9 	bl	800f8e0 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, &ping, sizeof(ping));
 8005d0e:	2201      	movs	r2, #1
 8005d10:	4903      	ldr	r1, [pc, #12]	@ (8005d20 <UART_Send_Ping+0x1c>)
 8005d12:	4802      	ldr	r0, [pc, #8]	@ (8005d1c <UART_Send_Ping+0x18>)
 8005d14:	f009 f916 	bl	800ef44 <HAL_UART_Transmit_DMA>
}
 8005d18:	bf00      	nop
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	200021e4 	.word	0x200021e4
 8005d20:	20000050 	.word	0x20000050

08005d24 <UART_Wait_State>:

void UART_Wait_State(void* s)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b082      	sub	sp, #8
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
    /* Configura la UART in ricezione e avvia il DMA circolare/normale */
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005d2c:	4805      	ldr	r0, [pc, #20]	@ (8005d44 <UART_Wait_State+0x20>)
 8005d2e:	f009 fe2b 	bl	800f988 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8005d32:	2224      	movs	r2, #36	@ 0x24
 8005d34:	6879      	ldr	r1, [r7, #4]
 8005d36:	4803      	ldr	r0, [pc, #12]	@ (8005d44 <UART_Wait_State+0x20>)
 8005d38:	f009 f984 	bl	800f044 <HAL_UART_Receive_DMA>
                         (uint8_t*)s,
                         sizeof(PacketStateB2));
}
 8005d3c:	bf00      	nop
 8005d3e:	3708      	adds	r7, #8
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	200021e4 	.word	0x200021e4

08005d48 <UART_Wait_GlobalState>:

void UART_Wait_GlobalState(void* gs)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b082      	sub	sp, #8
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005d50:	4805      	ldr	r0, [pc, #20]	@ (8005d68 <UART_Wait_GlobalState+0x20>)
 8005d52:	f009 fe19 	bl	800f988 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8005d56:	2238      	movs	r2, #56	@ 0x38
 8005d58:	6879      	ldr	r1, [r7, #4]
 8005d5a:	4803      	ldr	r0, [pc, #12]	@ (8005d68 <UART_Wait_GlobalState+0x20>)
 8005d5c:	f009 f972 	bl	800f044 <HAL_UART_Receive_DMA>
                         (uint8_t*)gs,
                         sizeof(PacketGstate));
}
 8005d60:	bf00      	nop
 8005d62:	3708      	adds	r7, #8
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	200021e4 	.word	0x200021e4

08005d6c <UART_Wait_Decision>:

void UART_Wait_Decision(void* dec)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b082      	sub	sp, #8
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005d74:	4805      	ldr	r0, [pc, #20]	@ (8005d8c <UART_Wait_Decision+0x20>)
 8005d76:	f009 fe07 	bl	800f988 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8005d7a:	221c      	movs	r2, #28
 8005d7c:	6879      	ldr	r1, [r7, #4]
 8005d7e:	4803      	ldr	r0, [pc, #12]	@ (8005d8c <UART_Wait_Decision+0x20>)
 8005d80:	f009 f960 	bl	800f044 <HAL_UART_Receive_DMA>
                         (uint8_t*)dec,
                         sizeof(PacketDecision));
}
 8005d84:	bf00      	nop
 8005d86:	3708      	adds	r7, #8
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}
 8005d8c:	200021e4 	.word	0x200021e4

08005d90 <UART_Wait_Ping>:

void UART_Wait_Ping(void* ping)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005d98:	4805      	ldr	r0, [pc, #20]	@ (8005db0 <UART_Wait_Ping+0x20>)
 8005d9a:	f009 fdf5 	bl	800f988 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8005d9e:	2201      	movs	r2, #1
 8005da0:	6879      	ldr	r1, [r7, #4]
 8005da2:	4803      	ldr	r0, [pc, #12]	@ (8005db0 <UART_Wait_Ping+0x20>)
 8005da4:	f009 f94e 	bl	800f044 <HAL_UART_Receive_DMA>
                         (uint8_t*)ping,
                         sizeof(uint8_t));
}
 8005da8:	bf00      	nop
 8005daa:	3708      	adds	r7, #8
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	200021e4 	.word	0x200021e4

08005db4 <UART_Check_Ping>:

boolean_T UART_Check_Ping(uint8_t rec_ping)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	4603      	mov	r3, r0
 8005dbc:	71fb      	strb	r3, [r7, #7]
    return (rec_ping == PING);
 8005dbe:	79fb      	ldrb	r3, [r7, #7]
 8005dc0:	2baa      	cmp	r3, #170	@ 0xaa
 8005dc2:	bf0c      	ite	eq
 8005dc4:	2301      	moveq	r3, #1
 8005dc6:	2300      	movne	r3, #0
 8005dc8:	b2db      	uxtb	r3, r3
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	370c      	adds	r7, #12
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
	...

08005dd8 <CRC_Check_State>:
/* ========================================================================== */
/* 							   CRC FUNCTIONS                                  */
/* ========================================================================== */

boolean_T CRC_Check_State(const void* s_packet)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b08c      	sub	sp, #48	@ 0x30
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
    const PacketStateB2* packet = (const PacketStateB2*)s_packet;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Crea una copia locale pulita per ricalcolare il CRC */
    StateBusB2 clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8005de4:	f107 0308 	add.w	r3, r7, #8
 8005de8:	2220      	movs	r2, #32
 8005dea:	2100      	movs	r1, #0
 8005dec:	4618      	mov	r0, r3
 8005dee:	f00e fe26 	bl	8014a3e <memset>
    Copy_StateBusB2(&clean_state, &packet->state);
 8005df2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005df4:	f107 0308 	add.w	r3, r7, #8
 8005df8:	4611      	mov	r1, r2
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f7ff fe11 	bl	8005a22 <Copy_StateBusB2>

    __HAL_CRC_DR_RESET(&hcrc);
 8005e00:	4b0d      	ldr	r3, [pc, #52]	@ (8005e38 <CRC_Check_State+0x60>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	689a      	ldr	r2, [r3, #8]
 8005e06:	4b0c      	ldr	r3, [pc, #48]	@ (8005e38 <CRC_Check_State+0x60>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f042 0201 	orr.w	r2, r2, #1
 8005e0e:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8005e10:	f107 0308 	add.w	r3, r7, #8
 8005e14:	2220      	movs	r2, #32
 8005e16:	4619      	mov	r1, r3
 8005e18:	4807      	ldr	r0, [pc, #28]	@ (8005e38 <CRC_Check_State+0x60>)
 8005e1a:	f004 feaf 	bl	800ab7c <HAL_CRC_Calculate>
 8005e1e:	62b8      	str	r0, [r7, #40]	@ 0x28
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    /* Confronta CRC Calcolato vs CRC Ricevuto */
    return (crc_calc == packet->crc);
 8005e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e22:	6a1b      	ldr	r3, [r3, #32]
 8005e24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e26:	429a      	cmp	r2, r3
 8005e28:	bf0c      	ite	eq
 8005e2a:	2301      	moveq	r3, #1
 8005e2c:	2300      	movne	r3, #0
 8005e2e:	b2db      	uxtb	r3, r3
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3730      	adds	r7, #48	@ 0x30
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	20001e00 	.word	0x20001e00

08005e3c <CRC_Check_GlobalState>:

boolean_T CRC_Check_GlobalState(const void* gs_packet)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b092      	sub	sp, #72	@ 0x48
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
    const PacketGstate* packet = (const PacketGstate*)gs_packet;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	647b      	str	r3, [r7, #68]	@ 0x44

    GSBus clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8005e48:	f107 030c 	add.w	r3, r7, #12
 8005e4c:	2234      	movs	r2, #52	@ 0x34
 8005e4e:	2100      	movs	r1, #0
 8005e50:	4618      	mov	r0, r3
 8005e52:	f00e fdf4 	bl	8014a3e <memset>
    Copy_GSBus(&clean_state, &packet->global_state);
 8005e56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e58:	f107 030c 	add.w	r3, r7, #12
 8005e5c:	4611      	mov	r1, r2
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f7ff fe26 	bl	8005ab0 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005e64:	4b0d      	ldr	r3, [pc, #52]	@ (8005e9c <CRC_Check_GlobalState+0x60>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	689a      	ldr	r2, [r3, #8]
 8005e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8005e9c <CRC_Check_GlobalState+0x60>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f042 0201 	orr.w	r2, r2, #1
 8005e72:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8005e74:	f107 030c 	add.w	r3, r7, #12
 8005e78:	2234      	movs	r2, #52	@ 0x34
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	4807      	ldr	r0, [pc, #28]	@ (8005e9c <CRC_Check_GlobalState+0x60>)
 8005e7e:	f004 fe7d 	bl	800ab7c <HAL_CRC_Calculate>
 8005e82:	6438      	str	r0, [r7, #64]	@ 0x40
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    return (crc_calc == packet->crc);
 8005e84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	bf0c      	ite	eq
 8005e8e:	2301      	moveq	r3, #1
 8005e90:	2300      	movne	r3, #0
 8005e92:	b2db      	uxtb	r3, r3
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3748      	adds	r7, #72	@ 0x48
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}
 8005e9c:	20001e00 	.word	0x20001e00

08005ea0 <CRC_Check_Decision>:

boolean_T CRC_Check_Decision(const void* dec_packet)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b08a      	sub	sp, #40	@ 0x28
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
    const PacketDecision* packet = (const PacketDecision*)dec_packet;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	627b      	str	r3, [r7, #36]	@ 0x24

    DecBus clean_decision;
    memset(&clean_decision, 0, sizeof(clean_decision));
 8005eac:	f107 0308 	add.w	r3, r7, #8
 8005eb0:	2218      	movs	r2, #24
 8005eb2:	2100      	movs	r1, #0
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f00e fdc2 	bl	8014a3e <memset>
    Copy_DecBus(&clean_decision, &packet->decision);
 8005eba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ebc:	f107 0308 	add.w	r3, r7, #8
 8005ec0:	4611      	mov	r1, r2
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f7ff fe24 	bl	8005b10 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005ec8:	4b0d      	ldr	r3, [pc, #52]	@ (8005f00 <CRC_Check_Decision+0x60>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	689a      	ldr	r2, [r3, #8]
 8005ece:	4b0c      	ldr	r3, [pc, #48]	@ (8005f00 <CRC_Check_Decision+0x60>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f042 0201 	orr.w	r2, r2, #1
 8005ed6:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8005ed8:	f107 0308 	add.w	r3, r7, #8
 8005edc:	2218      	movs	r2, #24
 8005ede:	4619      	mov	r1, r3
 8005ee0:	4807      	ldr	r0, [pc, #28]	@ (8005f00 <CRC_Check_Decision+0x60>)
 8005ee2:	f004 fe4b 	bl	800ab7c <HAL_CRC_Calculate>
 8005ee6:	6238      	str	r0, [r7, #32]
                          (uint32_t*)&clean_decision,
                          sizeof(clean_decision));

    return (crc_calc == packet->crc);
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eea:	699b      	ldr	r3, [r3, #24]
 8005eec:	6a3a      	ldr	r2, [r7, #32]
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	bf0c      	ite	eq
 8005ef2:	2301      	moveq	r3, #1
 8005ef4:	2300      	movne	r3, #0
 8005ef6:	b2db      	uxtb	r3, r3
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	3728      	adds	r7, #40	@ 0x28
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	20001e00 	.word	0x20001e00

08005f04 <IO_Read_Session>:
/* ========================================================================== */
/* 							   GPIO & SIGNALS                                 */
/* ========================================================================== */

boolean_T IO_Read_Session(void)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(SESSION_GPIO_Port, SESSION_Pin)
 8005f08:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005f0c:	4805      	ldr	r0, [pc, #20]	@ (8005f24 <IO_Read_Session+0x20>)
 8005f0e:	f005 fc99 	bl	800b844 <HAL_GPIO_ReadPin>
 8005f12:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	bf0c      	ite	eq
 8005f18:	2301      	moveq	r3, #1
 8005f1a:	2300      	movne	r3, #0
 8005f1c:	b2db      	uxtb	r3, r3
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	48000800 	.word	0x48000800

08005f28 <IO_Set_SlaveTalk>:

void IO_Set_SlaveTalk(void)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005f32:	4802      	ldr	r0, [pc, #8]	@ (8005f3c <IO_Set_SlaveTalk+0x14>)
 8005f34:	f005 fc9e 	bl	800b874 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_SET);
}
 8005f38:	bf00      	nop
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	48000800 	.word	0x48000800

08005f40 <IO_Reset_SlaveTalk>:

void IO_Reset_SlaveTalk(void)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 8005f44:	2200      	movs	r2, #0
 8005f46:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005f4a:	4802      	ldr	r0, [pc, #8]	@ (8005f54 <IO_Reset_SlaveTalk+0x14>)
 8005f4c:	f005 fc92 	bl	800b874 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_RESET);
}
 8005f50:	bf00      	nop
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	48000800 	.word	0x48000800

08005f58 <IO_Read_MasterTalk>:

boolean_T IO_Read_MasterTalk(void)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(MTALK_GPIO_Port, MTALK_Pin)
 8005f5c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005f60:	4805      	ldr	r0, [pc, #20]	@ (8005f78 <IO_Read_MasterTalk+0x20>)
 8005f62:	f005 fc6f 	bl	800b844 <HAL_GPIO_ReadPin>
 8005f66:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	bf0c      	ite	eq
 8005f6c:	2301      	moveq	r3, #1
 8005f6e:	2300      	movne	r3, #0
 8005f70:	b2db      	uxtb	r3, r3
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	48000800 	.word	0x48000800

08005f7c <Time_Get_Tick>:
/* ========================================================================== */
/* 							   TIMING & OS                                    */
/* ========================================================================== */

uint32_t Time_Get_Tick(void)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	af00      	add	r7, sp, #0
    /* Restituisce il valore corrente del Timer dedicato (microsecondi) */
    return __HAL_TIM_GET_COUNTER(&htim2);
 8005f80:	4b03      	ldr	r3, [pc, #12]	@ (8005f90 <Time_Get_Tick+0x14>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr
 8005f90:	20001f70 	.word	0x20001f70

08005f94 <Time_Check_Elapsed_us>:

boolean_T Time_Check_Elapsed_us(uint32_T start_time_us,
                                uint32_T min_elapsed_us)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 8005f9e:	4b09      	ldr	r3, [pc, #36]	@ (8005fc4 <Time_Check_Elapsed_us+0x30>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa4:	60fb      	str	r3, [r7, #12]
    /* Nota: Gestisce implicitamente l'overflow se uint32_t e timer sono a 32bit */
    return ((current_us - start_time_us) >= min_elapsed_us);
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	1ad3      	subs	r3, r2, r3
 8005fac:	683a      	ldr	r2, [r7, #0]
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	bf94      	ite	ls
 8005fb2:	2301      	movls	r3, #1
 8005fb4:	2300      	movhi	r3, #0
 8005fb6:	b2db      	uxtb	r3, r3
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3714      	adds	r7, #20
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr
 8005fc4:	20001f70 	.word	0x20001f70

08005fc8 <Time_Check_Elapsed_ms>:

boolean_T Time_Check_Elapsed_ms(uint32_T start_time,
                                uint32_T min_elapsed_time_ms)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b085      	sub	sp, #20
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	6039      	str	r1, [r7, #0]
    /* Conversione: min_elapsed_time  in ms, timer  in us */
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 8005fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8006004 <Time_Check_Elapsed_ms+0x3c>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd8:	60fb      	str	r3, [r7, #12]
    uint32_t elapsed_us = current_us - start_time;
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	60bb      	str	r3, [r7, #8]

    return (elapsed_us >= (min_elapsed_time_ms * 1000U));
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005fe8:	fb02 f303 	mul.w	r3, r2, r3
 8005fec:	68ba      	ldr	r2, [r7, #8]
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	bf2c      	ite	cs
 8005ff2:	2301      	movcs	r3, #1
 8005ff4:	2300      	movcc	r3, #0
 8005ff6:	b2db      	uxtb	r3, r3
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3714      	adds	r7, #20
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr
 8006004:	20001f70 	.word	0x20001f70

08006008 <OS_Enter_Critical>:

void OS_Enter_Critical(void)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	af00      	add	r7, sp, #0
    /* Wrapper per macro FreeRTOS: disabilita context switch/interrupts */
    taskENTER_CRITICAL();
 800600c:	f00d fcac 	bl	8013968 <vPortEnterCritical>
}
 8006010:	bf00      	nop
 8006012:	bd80      	pop	{r7, pc}

08006014 <OS_Exit_Critical>:

void OS_Exit_Critical(void)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	af00      	add	r7, sp, #0
    /* Wrapper per macro FreeRTOS: riabilita */
    taskEXIT_CRITICAL();
 8006018:	f00d fcd8 	bl	80139cc <vPortExitCritical>
}
 800601c:	bf00      	nop
 800601e:	bd80      	pop	{r7, pc}

08006020 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8006024:	4b0d      	ldr	r3, [pc, #52]	@ (800605c <MX_CRC_Init+0x3c>)
 8006026:	4a0e      	ldr	r2, [pc, #56]	@ (8006060 <MX_CRC_Init+0x40>)
 8006028:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800602a:	4b0c      	ldr	r3, [pc, #48]	@ (800605c <MX_CRC_Init+0x3c>)
 800602c:	2200      	movs	r2, #0
 800602e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8006030:	4b0a      	ldr	r3, [pc, #40]	@ (800605c <MX_CRC_Init+0x3c>)
 8006032:	2200      	movs	r2, #0
 8006034:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8006036:	4b09      	ldr	r3, [pc, #36]	@ (800605c <MX_CRC_Init+0x3c>)
 8006038:	2200      	movs	r2, #0
 800603a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800603c:	4b07      	ldr	r3, [pc, #28]	@ (800605c <MX_CRC_Init+0x3c>)
 800603e:	2200      	movs	r2, #0
 8006040:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8006042:	4b06      	ldr	r3, [pc, #24]	@ (800605c <MX_CRC_Init+0x3c>)
 8006044:	2201      	movs	r2, #1
 8006046:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8006048:	4804      	ldr	r0, [pc, #16]	@ (800605c <MX_CRC_Init+0x3c>)
 800604a:	f004 fd33 	bl	800aab4 <HAL_CRC_Init>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d001      	beq.n	8006058 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8006054:	f001 fb48 	bl	80076e8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8006058:	bf00      	nop
 800605a:	bd80      	pop	{r7, pc}
 800605c:	20001e00 	.word	0x20001e00
 8006060:	40023000 	.word	0x40023000

08006064 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8006064:	b480      	push	{r7}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a0a      	ldr	r2, [pc, #40]	@ (800609c <HAL_CRC_MspInit+0x38>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d10b      	bne.n	800608e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8006076:	4b0a      	ldr	r3, [pc, #40]	@ (80060a0 <HAL_CRC_MspInit+0x3c>)
 8006078:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800607a:	4a09      	ldr	r2, [pc, #36]	@ (80060a0 <HAL_CRC_MspInit+0x3c>)
 800607c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006080:	6493      	str	r3, [r2, #72]	@ 0x48
 8006082:	4b07      	ldr	r3, [pc, #28]	@ (80060a0 <HAL_CRC_MspInit+0x3c>)
 8006084:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006086:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800608a:	60fb      	str	r3, [r7, #12]
 800608c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800608e:	bf00      	nop
 8006090:	3714      	adds	r7, #20
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	40023000 	.word	0x40023000
 80060a0:	40021000 	.word	0x40021000

080060a4 <DWD_Init>:
#include "deadline_watchdog.h"
#include "FreeRTOS.h"
#include "task.h"

void DWD_Init(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim, uint32_t target_mask, DWD_Callback_t callback)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	607a      	str	r2, [r7, #4]
 80060b0:	603b      	str	r3, [r7, #0]
    hwd->htim = htim;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	68ba      	ldr	r2, [r7, #8]
 80060b6:	601a      	str	r2, [r3, #0]
    hwd->target_mask = target_mask;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	605a      	str	r2, [r3, #4]
    hwd->on_deadline_cb = callback;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	683a      	ldr	r2, [r7, #0]
 80060c2:	60da      	str	r2, [r3, #12]

    hwd->current_mask = 0;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	609a      	str	r2, [r3, #8]

    __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	2200      	movs	r2, #0
 80060d2:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_CLEAR_FLAG(hwd->htim, TIM_FLAG_UPDATE);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f06f 0201 	mvn.w	r2, #1
 80060de:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(hwd->htim);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4618      	mov	r0, r3
 80060e6:	f006 fd47 	bl	800cb78 <HAL_TIM_Base_Start_IT>
}
 80060ea:	bf00      	nop
 80060ec:	3710      	adds	r7, #16
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}

080060f2 <DWD_Notify>:

void DWD_Notify(Deadline_Watchdog_t *hwd, uint32_t flag)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b082      	sub	sp, #8
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
 80060fa:	6039      	str	r1, [r7, #0]
    taskENTER_CRITICAL();
 80060fc:	f00d fc34 	bl	8013968 <vPortEnterCritical>
    hwd->current_mask |= flag;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689a      	ldr	r2, [r3, #8]
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	431a      	orrs	r2, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	609a      	str	r2, [r3, #8]
    if (hwd->current_mask == hwd->target_mask)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	689a      	ldr	r2, [r3, #8]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	429a      	cmp	r2, r3
 8006116:	d107      	bne.n	8006128 <DWD_Notify+0x36>
    {
        hwd->current_mask = 0;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	609a      	str	r2, [r3, #8]
        __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	2200      	movs	r2, #0
 8006126:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    taskEXIT_CRITICAL();
 8006128:	f00d fc50 	bl	80139cc <vPortExitCritical>
}
 800612c:	bf00      	nop
 800612e:	3708      	adds	r7, #8
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <DWD_CheckStatus>:

void DWD_CheckStatus(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim_irq)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
    if (htim_irq->Instance == hwd->htim->Instance)
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	429a      	cmp	r2, r3
 800614a:	d10b      	bne.n	8006164 <DWD_CheckStatus+0x30>
    {
        HAL_TIM_Base_Stop_IT(hwd->htim);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4618      	mov	r0, r3
 8006152:	f006 fd89 	bl	800cc68 <HAL_TIM_Base_Stop_IT>

        if (hwd->on_deadline_cb != NULL)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d002      	beq.n	8006164 <DWD_CheckStatus+0x30>
        {
            hwd->on_deadline_cb();
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	4798      	blx	r3
        }
    }
}
 8006164:	bf00      	nop
 8006166:	3708      	adds	r7, #8
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}

0800616c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b082      	sub	sp, #8
 8006170:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8006172:	4b1a      	ldr	r3, [pc, #104]	@ (80061dc <MX_DMA_Init+0x70>)
 8006174:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006176:	4a19      	ldr	r2, [pc, #100]	@ (80061dc <MX_DMA_Init+0x70>)
 8006178:	f043 0304 	orr.w	r3, r3, #4
 800617c:	6493      	str	r3, [r2, #72]	@ 0x48
 800617e:	4b17      	ldr	r3, [pc, #92]	@ (80061dc <MX_DMA_Init+0x70>)
 8006180:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006182:	f003 0304 	and.w	r3, r3, #4
 8006186:	607b      	str	r3, [r7, #4]
 8006188:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800618a:	4b14      	ldr	r3, [pc, #80]	@ (80061dc <MX_DMA_Init+0x70>)
 800618c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800618e:	4a13      	ldr	r2, [pc, #76]	@ (80061dc <MX_DMA_Init+0x70>)
 8006190:	f043 0301 	orr.w	r3, r3, #1
 8006194:	6493      	str	r3, [r2, #72]	@ 0x48
 8006196:	4b11      	ldr	r3, [pc, #68]	@ (80061dc <MX_DMA_Init+0x70>)
 8006198:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	603b      	str	r3, [r7, #0]
 80061a0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80061a2:	2200      	movs	r2, #0
 80061a4:	2105      	movs	r1, #5
 80061a6:	200b      	movs	r0, #11
 80061a8:	f004 fc5c 	bl	800aa64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80061ac:	200b      	movs	r0, #11
 80061ae:	f004 fc73 	bl	800aa98 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80061b2:	2200      	movs	r2, #0
 80061b4:	2105      	movs	r1, #5
 80061b6:	200c      	movs	r0, #12
 80061b8:	f004 fc54 	bl	800aa64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80061bc:	200c      	movs	r0, #12
 80061be:	f004 fc6b 	bl	800aa98 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80061c2:	2200      	movs	r2, #0
 80061c4:	2100      	movs	r1, #0
 80061c6:	200d      	movs	r0, #13
 80061c8:	f004 fc4c 	bl	800aa64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80061cc:	200d      	movs	r0, #13
 80061ce:	f004 fc63 	bl	800aa98 <HAL_NVIC_EnableIRQ>

}
 80061d2:	bf00      	nop
 80061d4:	3708      	adds	r7, #8
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	40021000 	.word	0x40021000

080061e0 <encoder_init>:
#include "encoder.h"
#include "gpio.h"

void encoder_init(EncoderHandle* enc, TIM_HandleTypeDef* htim, uint8_t pulse_per_revolution, float gear_motor_ratio, float reading_period){
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b086      	sub	sp, #24
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6178      	str	r0, [r7, #20]
 80061e8:	6139      	str	r1, [r7, #16]
 80061ea:	4613      	mov	r3, r2
 80061ec:	ed87 0a02 	vstr	s0, [r7, #8]
 80061f0:	edc7 0a01 	vstr	s1, [r7, #4]
 80061f4:	73fb      	strb	r3, [r7, #15]
	enc->htim = htim;
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	601a      	str	r2, [r3, #0]
	enc->prev_count = __HAL_TIM_GET_COUNTER(enc->htim);
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	605a      	str	r2, [r3, #4]
	HAL_TIM_Encoder_Start(enc->htim, TIM_CHANNEL_ALL);
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	213c      	movs	r1, #60	@ 0x3c
 800620e:	4618      	mov	r0, r3
 8006210:	f007 fb2e 	bl	800d870 <HAL_TIM_Encoder_Start>

	if(gear_motor_ratio == 0){
 8006214:	edd7 7a02 	vldr	s15, [r7, #8]
 8006218:	eef5 7a40 	vcmp.f32	s15, #0.0
 800621c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006220:	d103      	bne.n	800622a <encoder_init+0x4a>
		enc->gear_motor_ratio = GEAR_RATIO;
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	4a12      	ldr	r2, [pc, #72]	@ (8006270 <encoder_init+0x90>)
 8006226:	60da      	str	r2, [r3, #12]
 8006228:	e002      	b.n	8006230 <encoder_init+0x50>
	}else{
		enc->gear_motor_ratio = gear_motor_ratio;
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	68ba      	ldr	r2, [r7, #8]
 800622e:	60da      	str	r2, [r3, #12]
	}

	if(pulse_per_revolution == 0){
 8006230:	7bfb      	ldrb	r3, [r7, #15]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d103      	bne.n	800623e <encoder_init+0x5e>
		enc->pulse_per_revolution = PULSES_PER_REVOLUTION;
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	2218      	movs	r2, #24
 800623a:	721a      	strb	r2, [r3, #8]
 800623c:	e002      	b.n	8006244 <encoder_init+0x64>
	}else{
		enc->pulse_per_revolution = pulse_per_revolution;
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	7bfa      	ldrb	r2, [r7, #15]
 8006242:	721a      	strb	r2, [r3, #8]
	}

	enc->arr = __HAL_TIM_GET_AUTORELOAD(htim);
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	615a      	str	r2, [r3, #20]
	enc->reading_period = reading_period/1000;
 800624e:	ed97 7a01 	vldr	s14, [r7, #4]
 8006252:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8006274 <encoder_init+0x94>
 8006256:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	edc3 7a04 	vstr	s15, [r3, #16]
	enc->velocity = 0;
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	f04f 0200 	mov.w	r2, #0
 8006266:	619a      	str	r2, [r3, #24]
}
 8006268:	bf00      	nop
 800626a:	3718      	adds	r7, #24
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	424c0000 	.word	0x424c0000
 8006274:	447a0000 	.word	0x447a0000

08006278 <encoder_readRPM>:

void encoder_readRPM(EncoderHandle* enc){
 8006278:	b5b0      	push	{r4, r5, r7, lr}
 800627a:	b084      	sub	sp, #16
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
	float diff;
	uint32_t cnt = __HAL_TIM_GET_COUNTER(enc->htim);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006288:	60bb      	str	r3, [r7, #8]

	if(enc->prev_count == cnt){
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	68ba      	ldr	r2, [r7, #8]
 8006290:	429a      	cmp	r2, r3
 8006292:	d107      	bne.n	80062a4 <encoder_readRPM+0x2c>
	  diff = 0;
 8006294:	f04f 0300 	mov.w	r3, #0
 8006298:	60fb      	str	r3, [r7, #12]
	  enc->velocity = 0;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f04f 0200 	mov.w	r2, #0
 80062a0:	619a      	str	r2, [r3, #24]
 80062a2:	e0a1      	b.n	80063e8 <encoder_readRPM+0x170>
	}

	else if (__HAL_TIM_IS_TIM_COUNTING_DOWN(enc->htim)) {
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 0310 	and.w	r3, r3, #16
 80062b0:	2b10      	cmp	r3, #16
 80062b2:	d14c      	bne.n	800634e <encoder_readRPM+0xd6>

	  if (cnt < enc->prev_count)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	68ba      	ldr	r2, [r7, #8]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d20a      	bcs.n	80062d4 <encoder_readRPM+0x5c>
		  diff = enc->prev_count - cnt;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	685a      	ldr	r2, [r3, #4]
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	ee07 3a90 	vmov	s15, r3
 80062ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062ce:	edc7 7a03 	vstr	s15, [r7, #12]
 80062d2:	e00c      	b.n	80062ee <encoder_readRPM+0x76>

	  else
		  diff = (enc->arr - cnt) + enc->prev_count;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	695a      	ldr	r2, [r3, #20]
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	1ad2      	subs	r2, r2, r3
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	4413      	add	r3, r2
 80062e2:	ee07 3a90 	vmov	s15, r3
 80062e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062ea:	edc7 7a03 	vstr	s15, [r7, #12]

	  enc->velocity = (60.0 * diff) /
 80062ee:	68f8      	ldr	r0, [r7, #12]
 80062f0:	f7fa f952 	bl	8000598 <__aeabi_f2d>
 80062f4:	f04f 0200 	mov.w	r2, #0
 80062f8:	4b49      	ldr	r3, [pc, #292]	@ (8006420 <encoder_readRPM+0x1a8>)
 80062fa:	f7fa f9a5 	bl	8000648 <__aeabi_dmul>
 80062fe:	4602      	mov	r2, r0
 8006300:	460b      	mov	r3, r1
 8006302:	4614      	mov	r4, r2
 8006304:	461d      	mov	r5, r3
	          (enc->pulse_per_revolution * enc->reading_period * enc->gear_motor_ratio);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	7a1b      	ldrb	r3, [r3, #8]
 800630a:	ee07 3a90 	vmov	s15, r3
 800630e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	edd3 7a04 	vldr	s15, [r3, #16]
 8006318:	ee27 7a27 	vmul.f32	s14, s14, s15
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006326:	ee17 0a90 	vmov	r0, s15
 800632a:	f7fa f935 	bl	8000598 <__aeabi_f2d>
 800632e:	4602      	mov	r2, r0
 8006330:	460b      	mov	r3, r1
	  enc->velocity = (60.0 * diff) /
 8006332:	4620      	mov	r0, r4
 8006334:	4629      	mov	r1, r5
 8006336:	f7fa fab1 	bl	800089c <__aeabi_ddiv>
 800633a:	4602      	mov	r2, r0
 800633c:	460b      	mov	r3, r1
 800633e:	4610      	mov	r0, r2
 8006340:	4619      	mov	r1, r3
 8006342:	f7fa fc79 	bl	8000c38 <__aeabi_d2f>
 8006346:	4602      	mov	r2, r0
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	619a      	str	r2, [r3, #24]
 800634c:	e04c      	b.n	80063e8 <encoder_readRPM+0x170>
	}

	else {

	  if (cnt > enc->prev_count)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	68ba      	ldr	r2, [r7, #8]
 8006354:	429a      	cmp	r2, r3
 8006356:	d90a      	bls.n	800636e <encoder_readRPM+0xf6>
		  diff = cnt - enc->prev_count;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	68ba      	ldr	r2, [r7, #8]
 800635e:	1ad3      	subs	r3, r2, r3
 8006360:	ee07 3a90 	vmov	s15, r3
 8006364:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006368:	edc7 7a03 	vstr	s15, [r7, #12]
 800636c:	e00c      	b.n	8006388 <encoder_readRPM+0x110>
	  else
		  diff = (enc->arr - enc->prev_count) + cnt;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	695a      	ldr	r2, [r3, #20]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	1ad2      	subs	r2, r2, r3
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	4413      	add	r3, r2
 800637c:	ee07 3a90 	vmov	s15, r3
 8006380:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006384:	edc7 7a03 	vstr	s15, [r7, #12]

	  enc->velocity = -(60.0 * diff) /
 8006388:	68f8      	ldr	r0, [r7, #12]
 800638a:	f7fa f905 	bl	8000598 <__aeabi_f2d>
 800638e:	f04f 0200 	mov.w	r2, #0
 8006392:	4b23      	ldr	r3, [pc, #140]	@ (8006420 <encoder_readRPM+0x1a8>)
 8006394:	f7fa f958 	bl	8000648 <__aeabi_dmul>
 8006398:	4602      	mov	r2, r0
 800639a:	460b      	mov	r3, r1
 800639c:	4614      	mov	r4, r2
 800639e:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
			  (enc->pulse_per_revolution * enc->reading_period * enc->gear_motor_ratio);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	7a1b      	ldrb	r3, [r3, #8]
 80063a6:	ee07 3a90 	vmov	s15, r3
 80063aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	edd3 7a04 	vldr	s15, [r3, #16]
 80063b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	edd3 7a03 	vldr	s15, [r3, #12]
 80063be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063c2:	ee17 0a90 	vmov	r0, s15
 80063c6:	f7fa f8e7 	bl	8000598 <__aeabi_f2d>
 80063ca:	4602      	mov	r2, r0
 80063cc:	460b      	mov	r3, r1
	  enc->velocity = -(60.0 * diff) /
 80063ce:	4620      	mov	r0, r4
 80063d0:	4629      	mov	r1, r5
 80063d2:	f7fa fa63 	bl	800089c <__aeabi_ddiv>
 80063d6:	4602      	mov	r2, r0
 80063d8:	460b      	mov	r3, r1
 80063da:	4610      	mov	r0, r2
 80063dc:	4619      	mov	r1, r3
 80063de:	f7fa fc2b 	bl	8000c38 <__aeabi_d2f>
 80063e2:	4602      	mov	r2, r0
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	619a      	str	r2, [r3, #24]
	}

	if ((enc->htim->Instance->SMCR & 0x3) == 0x3)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	f003 0303 	and.w	r3, r3, #3
 80063f4:	2b03      	cmp	r3, #3
 80063f6:	d109      	bne.n	800640c <encoder_readRPM+0x194>
		enc->velocity /= 2;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	ed93 7a06 	vldr	s14, [r3, #24]
 80063fe:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8006402:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	edc3 7a06 	vstr	s15, [r3, #24]

	enc->prev_count = __HAL_TIM_GET_COUNTER(enc->htim);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	605a      	str	r2, [r3, #4]
}
 8006418:	bf00      	nop
 800641a:	3710      	adds	r7, #16
 800641c:	46bd      	mov	sp, r7
 800641e:	bdb0      	pop	{r4, r5, r7, pc}
 8006420:	404e0000 	.word	0x404e0000

08006424 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b088      	sub	sp, #32
 8006428:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800642a:	f107 030c 	add.w	r3, r7, #12
 800642e:	2200      	movs	r2, #0
 8006430:	601a      	str	r2, [r3, #0]
 8006432:	605a      	str	r2, [r3, #4]
 8006434:	609a      	str	r2, [r3, #8]
 8006436:	60da      	str	r2, [r3, #12]
 8006438:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800643a:	4b45      	ldr	r3, [pc, #276]	@ (8006550 <MX_GPIO_Init+0x12c>)
 800643c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800643e:	4a44      	ldr	r2, [pc, #272]	@ (8006550 <MX_GPIO_Init+0x12c>)
 8006440:	f043 0304 	orr.w	r3, r3, #4
 8006444:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006446:	4b42      	ldr	r3, [pc, #264]	@ (8006550 <MX_GPIO_Init+0x12c>)
 8006448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800644a:	f003 0304 	and.w	r3, r3, #4
 800644e:	60bb      	str	r3, [r7, #8]
 8006450:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006452:	4b3f      	ldr	r3, [pc, #252]	@ (8006550 <MX_GPIO_Init+0x12c>)
 8006454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006456:	4a3e      	ldr	r2, [pc, #248]	@ (8006550 <MX_GPIO_Init+0x12c>)
 8006458:	f043 0301 	orr.w	r3, r3, #1
 800645c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800645e:	4b3c      	ldr	r3, [pc, #240]	@ (8006550 <MX_GPIO_Init+0x12c>)
 8006460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	607b      	str	r3, [r7, #4]
 8006468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800646a:	4b39      	ldr	r3, [pc, #228]	@ (8006550 <MX_GPIO_Init+0x12c>)
 800646c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800646e:	4a38      	ldr	r2, [pc, #224]	@ (8006550 <MX_GPIO_Init+0x12c>)
 8006470:	f043 0302 	orr.w	r3, r3, #2
 8006474:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006476:	4b36      	ldr	r3, [pc, #216]	@ (8006550 <MX_GPIO_Init+0x12c>)
 8006478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800647a:	f003 0302 	and.w	r3, r3, #2
 800647e:	603b      	str	r3, [r7, #0]
 8006480:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STALK_GPIO_Port, STALK_Pin, GPIO_PIN_RESET);
 8006482:	2200      	movs	r2, #0
 8006484:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006488:	4832      	ldr	r0, [pc, #200]	@ (8006554 <MX_GPIO_Init+0x130>)
 800648a:	f005 f9f3 	bl	800b874 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FB_LED_WHITE_GPIO_Port, FB_LED_WHITE_Pin, GPIO_PIN_RESET);
 800648e:	2200      	movs	r2, #0
 8006490:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006494:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006498:	f005 f9ec 	bl	800b874 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin, GPIO_PIN_RESET);
 800649c:	2200      	movs	r2, #0
 800649e:	2138      	movs	r1, #56	@ 0x38
 80064a0:	482d      	ldr	r0, [pc, #180]	@ (8006558 <MX_GPIO_Init+0x134>)
 80064a2:	f005 f9e7 	bl	800b874 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MTALK_Pin */
  GPIO_InitStruct.Pin = MTALK_Pin;
 80064a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80064aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80064ac:	2300      	movs	r3, #0
 80064ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80064b0:	2302      	movs	r3, #2
 80064b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MTALK_GPIO_Port, &GPIO_InitStruct);
 80064b4:	f107 030c 	add.w	r3, r7, #12
 80064b8:	4619      	mov	r1, r3
 80064ba:	4826      	ldr	r0, [pc, #152]	@ (8006554 <MX_GPIO_Init+0x130>)
 80064bc:	f005 f840 	bl	800b540 <HAL_GPIO_Init>

  /*Configure GPIO pin : STALK_Pin */
  GPIO_InitStruct.Pin = STALK_Pin;
 80064c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80064c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80064c6:	2301      	movs	r3, #1
 80064c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064ca:	2300      	movs	r3, #0
 80064cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064ce:	2300      	movs	r3, #0
 80064d0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(STALK_GPIO_Port, &GPIO_InitStruct);
 80064d2:	f107 030c 	add.w	r3, r7, #12
 80064d6:	4619      	mov	r1, r3
 80064d8:	481e      	ldr	r0, [pc, #120]	@ (8006554 <MX_GPIO_Init+0x130>)
 80064da:	f005 f831 	bl	800b540 <HAL_GPIO_Init>

  /*Configure GPIO pin : FB_LED_WHITE_Pin */
  GPIO_InitStruct.Pin = FB_LED_WHITE_Pin;
 80064de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80064e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80064e4:	2301      	movs	r3, #1
 80064e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064e8:	2300      	movs	r3, #0
 80064ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064ec:	2300      	movs	r3, #0
 80064ee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FB_LED_WHITE_GPIO_Port, &GPIO_InitStruct);
 80064f0:	f107 030c 	add.w	r3, r7, #12
 80064f4:	4619      	mov	r1, r3
 80064f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80064fa:	f005 f821 	bl	800b540 <HAL_GPIO_Init>

  /*Configure GPIO pin : SESSION_Pin */
  GPIO_InitStruct.Pin = SESSION_Pin;
 80064fe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006502:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006504:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006508:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800650a:	2302      	movs	r3, #2
 800650c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SESSION_GPIO_Port, &GPIO_InitStruct);
 800650e:	f107 030c 	add.w	r3, r7, #12
 8006512:	4619      	mov	r1, r3
 8006514:	480f      	ldr	r0, [pc, #60]	@ (8006554 <MX_GPIO_Init+0x130>)
 8006516:	f005 f813 	bl	800b540 <HAL_GPIO_Init>

  /*Configure GPIO pins : FB_LED_RED_Pin FA_LED_WHITE_Pin FA_LED_RED_Pin */
  GPIO_InitStruct.Pin = FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin;
 800651a:	2338      	movs	r3, #56	@ 0x38
 800651c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800651e:	2301      	movs	r3, #1
 8006520:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006522:	2300      	movs	r3, #0
 8006524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006526:	2300      	movs	r3, #0
 8006528:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800652a:	f107 030c 	add.w	r3, r7, #12
 800652e:	4619      	mov	r1, r3
 8006530:	4809      	ldr	r0, [pc, #36]	@ (8006558 <MX_GPIO_Init+0x134>)
 8006532:	f005 f805 	bl	800b540 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8006536:	2200      	movs	r2, #0
 8006538:	2105      	movs	r1, #5
 800653a:	2028      	movs	r0, #40	@ 0x28
 800653c:	f004 fa92 	bl	800aa64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006540:	2028      	movs	r0, #40	@ 0x28
 8006542:	f004 faa9 	bl	800aa98 <HAL_NVIC_EnableIRQ>

}
 8006546:	bf00      	nop
 8006548:	3720      	adds	r7, #32
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	40021000 	.word	0x40021000
 8006554:	48000800 	.word	0x48000800
 8006558:	48000400 	.word	0x48000400

0800655c <led_init>:




int8_t led_init(led_t* led, GPIO_TypeDef* GPIOx[LED_COUNT], uint16_t GPIO_Pin[LED_COUNT], led_state_t init_state,pin_state_t init_pin_state[LED_COUNT], uint8_t toggle_steps)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b086      	sub	sp, #24
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	607a      	str	r2, [r7, #4]
 8006568:	70fb      	strb	r3, [r7, #3]

	int8_t res = LED_ERR;
 800656a:	23ff      	movs	r3, #255	@ 0xff
 800656c:	75fb      	strb	r3, [r7, #23]

	if(led)
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d040      	beq.n	80065f6 <led_init+0x9a>
	{

		led->state = init_state;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	78fa      	ldrb	r2, [r7, #3]
 8006578:	731a      	strb	r2, [r3, #12]
		led->step = 0;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2200      	movs	r2, #0
 800657e:	735a      	strb	r2, [r3, #13]
		led->toggle_steps = toggle_steps;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8006586:	741a      	strb	r2, [r3, #16]


		for(uint8_t i = 0; i < LED_COUNT; i++){
 8006588:	2300      	movs	r3, #0
 800658a:	75bb      	strb	r3, [r7, #22]
 800658c:	e02e      	b.n	80065ec <led_init+0x90>
			led->pin[i] = GPIO_Pin[i];
 800658e:	7dbb      	ldrb	r3, [r7, #22]
 8006590:	005b      	lsls	r3, r3, #1
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	4413      	add	r3, r2
 8006596:	7dba      	ldrb	r2, [r7, #22]
 8006598:	8819      	ldrh	r1, [r3, #0]
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	3204      	adds	r2, #4
 800659e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			led->port[i] = GPIOx[i];
 80065a2:	7dbb      	ldrb	r3, [r7, #22]
 80065a4:	009b      	lsls	r3, r3, #2
 80065a6:	68ba      	ldr	r2, [r7, #8]
 80065a8:	4413      	add	r3, r2
 80065aa:	7dba      	ldrb	r2, [r7, #22]
 80065ac:	6819      	ldr	r1, [r3, #0]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			led->pinState[i] = init_pin_state[i];
 80065b4:	7dbb      	ldrb	r3, [r7, #22]
 80065b6:	6a3a      	ldr	r2, [r7, #32]
 80065b8:	441a      	add	r2, r3
 80065ba:	7dbb      	ldrb	r3, [r7, #22]
 80065bc:	7811      	ldrb	r1, [r2, #0]
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	4413      	add	r3, r2
 80065c2:	460a      	mov	r2, r1
 80065c4:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(led->port[i], led->pin[i], led->pinState[i]);
 80065c6:	7dba      	ldrb	r2, [r7, #22]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80065ce:	7dba      	ldrb	r2, [r7, #22]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	3204      	adds	r2, #4
 80065d4:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80065d8:	7dbb      	ldrb	r3, [r7, #22]
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	4413      	add	r3, r2
 80065de:	7b9b      	ldrb	r3, [r3, #14]
 80065e0:	461a      	mov	r2, r3
 80065e2:	f005 f947 	bl	800b874 <HAL_GPIO_WritePin>
		for(uint8_t i = 0; i < LED_COUNT; i++){
 80065e6:	7dbb      	ldrb	r3, [r7, #22]
 80065e8:	3301      	adds	r3, #1
 80065ea:	75bb      	strb	r3, [r7, #22]
 80065ec:	7dbb      	ldrb	r3, [r7, #22]
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d9cd      	bls.n	800658e <led_init+0x32>
		}

		res = LED_OK;
 80065f2:	2300      	movs	r3, #0
 80065f4:	75fb      	strb	r3, [r7, #23]
	}

	return res;
 80065f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3718      	adds	r7, #24
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}

08006602 <led_write>:


int8_t led_write(led_t* led, pin_state_t status, controlled_led_t controlled_led)
{
 8006602:	b580      	push	{r7, lr}
 8006604:	b084      	sub	sp, #16
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
 800660a:	460b      	mov	r3, r1
 800660c:	70fb      	strb	r3, [r7, #3]
 800660e:	4613      	mov	r3, r2
 8006610:	70bb      	strb	r3, [r7, #2]
	int8_t res = LED_ERR;
 8006612:	23ff      	movs	r3, #255	@ 0xff
 8006614:	73fb      	strb	r3, [r7, #15]

	if(led)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d016      	beq.n	800664a <led_write+0x48>
	{
		led->pinState[controlled_led] = status;
 800661c:	78bb      	ldrb	r3, [r7, #2]
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	4413      	add	r3, r2
 8006622:	78fa      	ldrb	r2, [r7, #3]
 8006624:	739a      	strb	r2, [r3, #14]
		HAL_GPIO_WritePin(led->port[controlled_led], led->pin[controlled_led], led->pinState[controlled_led]);
 8006626:	78ba      	ldrb	r2, [r7, #2]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800662e:	78ba      	ldrb	r2, [r7, #2]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	3204      	adds	r2, #4
 8006634:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8006638:	78bb      	ldrb	r3, [r7, #2]
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	4413      	add	r3, r2
 800663e:	7b9b      	ldrb	r3, [r3, #14]
 8006640:	461a      	mov	r2, r3
 8006642:	f005 f917 	bl	800b874 <HAL_GPIO_WritePin>
		res = LED_OK;
 8006646:	2300      	movs	r3, #0
 8006648:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800664a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800664e:	4618      	mov	r0, r3
 8006650:	3710      	adds	r7, #16
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}

08006656 <led_on>:



int8_t led_on(led_t* led, controlled_led_t controlled_led)
{
 8006656:	b580      	push	{r7, lr}
 8006658:	b082      	sub	sp, #8
 800665a:	af00      	add	r7, sp, #0
 800665c:	6078      	str	r0, [r7, #4]
 800665e:	460b      	mov	r3, r1
 8006660:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 1, controlled_led);
 8006662:	78fb      	ldrb	r3, [r7, #3]
 8006664:	461a      	mov	r2, r3
 8006666:	2101      	movs	r1, #1
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f7ff ffca 	bl	8006602 <led_write>
 800666e:	4603      	mov	r3, r0
}
 8006670:	4618      	mov	r0, r3
 8006672:	3708      	adds	r7, #8
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <led_off>:

int8_t led_off(led_t* led, controlled_led_t controlled_led)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b082      	sub	sp, #8
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	460b      	mov	r3, r1
 8006682:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 0, controlled_led);
 8006684:	78fb      	ldrb	r3, [r7, #3]
 8006686:	461a      	mov	r2, r3
 8006688:	2100      	movs	r1, #0
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f7ff ffb9 	bl	8006602 <led_write>
 8006690:	4603      	mov	r3, r0
}
 8006692:	4618      	mov	r0, r3
 8006694:	3708      	adds	r7, #8
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
	...

0800669c <led_step>:

	return res;
}


int8_t led_step(led_t* led, led_state_t state){
 800669c:	b580      	push	{r7, lr}
 800669e:	b084      	sub	sp, #16
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
 80066a4:	460b      	mov	r3, r1
 80066a6:	70fb      	strb	r3, [r7, #3]

	if(!led) return LED_ERR;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d102      	bne.n	80066b4 <led_step+0x18>
 80066ae:	f04f 33ff 	mov.w	r3, #4294967295
 80066b2:	e053      	b.n	800675c <led_step+0xc0>


	int8_t res = LED_ERR;
 80066b4:	23ff      	movs	r3, #255	@ 0xff
 80066b6:	73fb      	strb	r3, [r7, #15]

	if (state != led->state){
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	7b1b      	ldrb	r3, [r3, #12]
 80066bc:	78fa      	ldrb	r2, [r7, #3]
 80066be:	429a      	cmp	r2, r3
 80066c0:	d005      	beq.n	80066ce <led_step+0x32>

			led->step = 0;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	735a      	strb	r2, [r3, #13]
			led->state = state;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	78fa      	ldrb	r2, [r7, #3]
 80066cc:	731a      	strb	r2, [r3, #12]
	}


	switch(state){
 80066ce:	78fb      	ldrb	r3, [r7, #3]
 80066d0:	2b03      	cmp	r3, #3
 80066d2:	d82f      	bhi.n	8006734 <led_step+0x98>
 80066d4:	a201      	add	r2, pc, #4	@ (adr r2, 80066dc <led_step+0x40>)
 80066d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066da:	bf00      	nop
 80066dc:	080066ed 	.word	0x080066ed
 80066e0:	080066ff 	.word	0x080066ff
 80066e4:	08006711 	.word	0x08006711
 80066e8:	08006723 	.word	0x08006723

		case OFF:
			if(led_mode_off(led) == LED_OK){
 80066ec:	6878      	ldr	r0, [r7, #4]
 80066ee:	f000 f839 	bl	8006764 <led_mode_off>
 80066f2:	4603      	mov	r3, r0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d128      	bne.n	800674a <led_step+0xae>
				res = LED_OK;
 80066f8:	2300      	movs	r3, #0
 80066fa:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80066fc:	e025      	b.n	800674a <led_step+0xae>

		case WHITE:
			if(led_mode_white(led) == LED_OK){
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 f858 	bl	80067b4 <led_mode_white>
 8006704:	4603      	mov	r3, r0
 8006706:	2b00      	cmp	r3, #0
 8006708:	d121      	bne.n	800674e <led_step+0xb2>
				res = LED_OK;
 800670a:	2300      	movs	r3, #0
 800670c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 800670e:	e01e      	b.n	800674e <led_step+0xb2>

		case RED:
			if(led_mode_red(led) == LED_OK){
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f000 f877 	bl	8006804 <led_mode_red>
 8006716:	4603      	mov	r3, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d11a      	bne.n	8006752 <led_step+0xb6>
				res = LED_OK;
 800671c:	2300      	movs	r3, #0
 800671e:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006720:	e017      	b.n	8006752 <led_step+0xb6>

		case BLINKING_RED:
			if(led_mode_blinking_red(led) == LED_OK){
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 f896 	bl	8006854 <led_mode_blinking_red>
 8006728:	4603      	mov	r3, r0
 800672a:	2b00      	cmp	r3, #0
 800672c:	d113      	bne.n	8006756 <led_step+0xba>
				res = LED_OK;
 800672e:	2300      	movs	r3, #0
 8006730:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006732:	e010      	b.n	8006756 <led_step+0xba>

		default:
			led_off(led, LED_WHITE);
 8006734:	2101      	movs	r1, #1
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f7ff ff9e 	bl	8006678 <led_off>
			led_off(led, LED_RED);
 800673c:	2100      	movs	r1, #0
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f7ff ff9a 	bl	8006678 <led_off>
			res = LED_ERR;
 8006744:	23ff      	movs	r3, #255	@ 0xff
 8006746:	73fb      	strb	r3, [r7, #15]
			break;
 8006748:	e006      	b.n	8006758 <led_step+0xbc>
			break;
 800674a:	bf00      	nop
 800674c:	e004      	b.n	8006758 <led_step+0xbc>
			break;
 800674e:	bf00      	nop
 8006750:	e002      	b.n	8006758 <led_step+0xbc>
			break;
 8006752:	bf00      	nop
 8006754:	e000      	b.n	8006758 <led_step+0xbc>
			break;
 8006756:	bf00      	nop

	}



	return res;
 8006758:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800675c:	4618      	mov	r0, r3
 800675e:	3710      	adds	r7, #16
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}

08006764 <led_mode_off>:



static int8_t led_mode_off( led_t* led){
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]

	if(led->step != 0) return LED_OK;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	7b5b      	ldrb	r3, [r3, #13]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d001      	beq.n	8006778 <led_mode_off+0x14>
 8006774:	2300      	movs	r3, #0
 8006776:	e019      	b.n	80067ac <led_mode_off+0x48>


	int8_t res = LED_ERR;
 8006778:	23ff      	movs	r3, #255	@ 0xff
 800677a:	73fb      	strb	r3, [r7, #15]

	if(led_off(led, LED_RED) == LED_OK && led_off(led, LED_WHITE) == LED_OK){
 800677c:	2100      	movs	r1, #0
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f7ff ff7a 	bl	8006678 <led_off>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d10e      	bne.n	80067a8 <led_mode_off+0x44>
 800678a:	2101      	movs	r1, #1
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	f7ff ff73 	bl	8006678 <led_off>
 8006792:	4603      	mov	r3, r0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d107      	bne.n	80067a8 <led_mode_off+0x44>
		led->step++;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	7b5b      	ldrb	r3, [r3, #13]
 800679c:	3301      	adds	r3, #1
 800679e:	b2da      	uxtb	r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 80067a4:	2300      	movs	r3, #0
 80067a6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80067a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3710      	adds	r7, #16
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <led_mode_white>:


static int8_t led_mode_white( led_t* led){
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
	if(led->step != 0) return LED_OK;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	7b5b      	ldrb	r3, [r3, #13]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d001      	beq.n	80067c8 <led_mode_white+0x14>
 80067c4:	2300      	movs	r3, #0
 80067c6:	e019      	b.n	80067fc <led_mode_white+0x48>

	int8_t res = LED_ERR;
 80067c8:	23ff      	movs	r3, #255	@ 0xff
 80067ca:	73fb      	strb	r3, [r7, #15]

	if(led_off(led, LED_RED) == LED_OK && led_on(led, LED_WHITE) == LED_OK){
 80067cc:	2100      	movs	r1, #0
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7ff ff52 	bl	8006678 <led_off>
 80067d4:	4603      	mov	r3, r0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d10e      	bne.n	80067f8 <led_mode_white+0x44>
 80067da:	2101      	movs	r1, #1
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f7ff ff3a 	bl	8006656 <led_on>
 80067e2:	4603      	mov	r3, r0
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d107      	bne.n	80067f8 <led_mode_white+0x44>
		led->step++;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	7b5b      	ldrb	r3, [r3, #13]
 80067ec:	3301      	adds	r3, #1
 80067ee:	b2da      	uxtb	r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 80067f4:	2300      	movs	r3, #0
 80067f6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80067f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3710      	adds	r7, #16
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <led_mode_red>:


static int8_t led_mode_red( led_t* led){
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]

	if(led->step != 0) return LED_OK;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	7b5b      	ldrb	r3, [r3, #13]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d001      	beq.n	8006818 <led_mode_red+0x14>
 8006814:	2300      	movs	r3, #0
 8006816:	e019      	b.n	800684c <led_mode_red+0x48>

	int8_t res = LED_ERR;
 8006818:	23ff      	movs	r3, #255	@ 0xff
 800681a:	73fb      	strb	r3, [r7, #15]

	if(led_on(led, LED_RED) == LED_OK && led_off(led, LED_WHITE) == LED_OK){
 800681c:	2100      	movs	r1, #0
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f7ff ff19 	bl	8006656 <led_on>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d10e      	bne.n	8006848 <led_mode_red+0x44>
 800682a:	2101      	movs	r1, #1
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f7ff ff23 	bl	8006678 <led_off>
 8006832:	4603      	mov	r3, r0
 8006834:	2b00      	cmp	r3, #0
 8006836:	d107      	bne.n	8006848 <led_mode_red+0x44>
		led->step++;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	7b5b      	ldrb	r3, [r3, #13]
 800683c:	3301      	adds	r3, #1
 800683e:	b2da      	uxtb	r2, r3
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 8006844:	2300      	movs	r3, #0
 8006846:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006848:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800684c:	4618      	mov	r0, r3
 800684e:	3710      	adds	r7, #16
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <led_mode_blinking_red>:
	return res;
}*/



static int8_t led_mode_blinking_red( led_t* led){
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
	int8_t res = LED_ERR;
 800685c:	23ff      	movs	r3, #255	@ 0xff
 800685e:	73fb      	strb	r3, [r7, #15]

	if(led->pinState[LED_WHITE] != GPIO_PIN_RESET)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	7bdb      	ldrb	r3, [r3, #15]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d005      	beq.n	8006874 <led_mode_blinking_red+0x20>
		res = led_off(led, LED_WHITE);
 8006868:	2101      	movs	r1, #1
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f7ff ff04 	bl	8006678 <led_off>
 8006870:	4603      	mov	r3, r0
 8006872:	73fb      	strb	r3, [r7, #15]


	if(led->step == 0 && led->pinState[LED_RED] != GPIO_PIN_SET){
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	7b5b      	ldrb	r3, [r3, #13]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d109      	bne.n	8006890 <led_mode_blinking_red+0x3c>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	7b9b      	ldrb	r3, [r3, #14]
 8006880:	2b01      	cmp	r3, #1
 8006882:	d005      	beq.n	8006890 <led_mode_blinking_red+0x3c>
		res = led_on(led,LED_RED);
 8006884:	2100      	movs	r1, #0
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f7ff fee5 	bl	8006656 <led_on>
 800688c:	4603      	mov	r3, r0
 800688e:	73fb      	strb	r3, [r7, #15]
	/*
	if(led_toggle(led, LED_RED) == LED_OK && led_off(led, LED_WHITE) == LED_OK){
		res = LED_OK;
	}*/

	if(led->step == 4 && led->pinState[LED_RED] != GPIO_PIN_RESET){
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	7b5b      	ldrb	r3, [r3, #13]
 8006894:	2b04      	cmp	r3, #4
 8006896:	d109      	bne.n	80068ac <led_mode_blinking_red+0x58>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	7b9b      	ldrb	r3, [r3, #14]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d005      	beq.n	80068ac <led_mode_blinking_red+0x58>
		res = led_off(led,LED_RED);
 80068a0:	2100      	movs	r1, #0
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f7ff fee8 	bl	8006678 <led_off>
 80068a8:	4603      	mov	r3, r0
 80068aa:	73fb      	strb	r3, [r7, #15]
	}

	led->step = (led->step + 1) % 8;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	7b5b      	ldrb	r3, [r3, #13]
 80068b0:	3301      	adds	r3, #1
 80068b2:	425a      	negs	r2, r3
 80068b4:	f003 0307 	and.w	r3, r3, #7
 80068b8:	f002 0207 	and.w	r2, r2, #7
 80068bc:	bf58      	it	pl
 80068be:	4253      	negpl	r3, r2
 80068c0:	b2da      	uxtb	r2, r3
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	735a      	strb	r2, [r3, #13]

	return res;
 80068c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3710      	adds	r7, #16
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
	...

080068d4 <led_stripe_init>:
static led_status_t rear_sign_off();
static led_status_t rear_sign_white();
static led_status_t rear_sign_red();


led_status_t led_stripe_init(led_config_t *cfg){
 80068d4:	b5b0      	push	{r4, r5, r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]

  if (!cfg) return LED_STRIPE_ERR;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d101      	bne.n	80068e6 <led_stripe_init+0x12>
 80068e2:	2301      	movs	r3, #1
 80068e4:	e038      	b.n	8006958 <led_stripe_init+0x84>

  g_led_bus.cfg = *cfg;
 80068e6:	4a1e      	ldr	r2, [pc, #120]	@ (8006960 <led_stripe_init+0x8c>)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4614      	mov	r4, r2
 80068ec:	461d      	mov	r5, r3
 80068ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80068f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80068f2:	682b      	ldr	r3, [r5, #0]
 80068f4:	6023      	str	r3, [r4, #0]
  g_led_bus.wr_buf_p = 0;
 80068f6:	4b1a      	ldr	r3, [pc, #104]	@ (8006960 <led_stripe_init+0x8c>)
 80068f8:	2200      	movs	r2, #0
 80068fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  g_led_bus.dirty = 0;
 80068fe:	4b18      	ldr	r3, [pc, #96]	@ (8006960 <led_stripe_init+0x8c>)
 8006900:	2200      	movs	r2, #0
 8006902:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  memset(g_led_bus.rgb_arr, 0, sizeof(g_led_bus.rgb_arr));
 8006906:	223f      	movs	r2, #63	@ 0x3f
 8006908:	2100      	movs	r1, #0
 800690a:	4816      	ldr	r0, [pc, #88]	@ (8006964 <led_stripe_init+0x90>)
 800690c:	f00e f897 	bl	8014a3e <memset>
  memset(g_led_bus.wr_buf,  0, sizeof(g_led_bus.wr_buf));
 8006910:	2230      	movs	r2, #48	@ 0x30
 8006912:	2100      	movs	r1, #0
 8006914:	4814      	ldr	r0, [pc, #80]	@ (8006968 <led_stripe_init+0x94>)
 8006916:	f00e f892 	bl	8014a3e <memset>

  rear_led.bus  = &g_led_bus;
 800691a:	4b14      	ldr	r3, [pc, #80]	@ (800696c <led_stripe_init+0x98>)
 800691c:	4a10      	ldr	r2, [pc, #64]	@ (8006960 <led_stripe_init+0x8c>)
 800691e:	601a      	str	r2, [r3, #0]
  rear_led.start = LED_REAR_LED_START;
 8006920:	4b12      	ldr	r3, [pc, #72]	@ (800696c <led_stripe_init+0x98>)
 8006922:	2208      	movs	r2, #8
 8006924:	809a      	strh	r2, [r3, #4]
  rear_led.end   = LED_REAR_LED_END;
 8006926:	4b11      	ldr	r3, [pc, #68]	@ (800696c <led_stripe_init+0x98>)
 8006928:	2214      	movs	r2, #20
 800692a:	80da      	strh	r2, [r3, #6]
  rear_led.last_animation = IDLE;
 800692c:	4b0f      	ldr	r3, [pc, #60]	@ (800696c <led_stripe_init+0x98>)
 800692e:	2200      	movs	r2, #0
 8006930:	721a      	strb	r2, [r3, #8]
  rear_led.step = 0;
 8006932:	4b0e      	ldr	r3, [pc, #56]	@ (800696c <led_stripe_init+0x98>)
 8006934:	2200      	movs	r2, #0
 8006936:	815a      	strh	r2, [r3, #10]

  rear_sign.bus  = &g_led_bus;
 8006938:	4b0d      	ldr	r3, [pc, #52]	@ (8006970 <led_stripe_init+0x9c>)
 800693a:	4a09      	ldr	r2, [pc, #36]	@ (8006960 <led_stripe_init+0x8c>)
 800693c:	601a      	str	r2, [r3, #0]
  rear_sign.start = LED_REAR_SIGN_START;
 800693e:	4b0c      	ldr	r3, [pc, #48]	@ (8006970 <led_stripe_init+0x9c>)
 8006940:	2200      	movs	r2, #0
 8006942:	809a      	strh	r2, [r3, #4]
  rear_sign.end   = LED_REAR_SIGN_END;
 8006944:	4b0a      	ldr	r3, [pc, #40]	@ (8006970 <led_stripe_init+0x9c>)
 8006946:	2207      	movs	r2, #7
 8006948:	80da      	strh	r2, [r3, #6]
  rear_sign.last_animation = IDLE;
 800694a:	4b09      	ldr	r3, [pc, #36]	@ (8006970 <led_stripe_init+0x9c>)
 800694c:	2200      	movs	r2, #0
 800694e:	721a      	strb	r2, [r3, #8]
  rear_sign.step = 0;
 8006950:	4b07      	ldr	r3, [pc, #28]	@ (8006970 <led_stripe_init+0x9c>)
 8006952:	2200      	movs	r2, #0
 8006954:	815a      	strh	r2, [r3, #10]

  return LED_STRIPE_OK;
 8006956:	2300      	movs	r3, #0
}
 8006958:	4618      	mov	r0, r3
 800695a:	3708      	adds	r7, #8
 800695c:	46bd      	mov	sp, r7
 800695e:	bdb0      	pop	{r4, r5, r7, pc}
 8006960:	20001e24 	.word	0x20001e24
 8006964:	20001e38 	.word	0x20001e38
 8006968:	20001e77 	.word	0x20001e77
 800696c:	20001eb0 	.word	0x20001eb0
 8006970:	20001ebc 	.word	0x20001ebc

08006974 <rear_led_step>:

led_status_t rear_led_step(uint8_t animation){
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	4603      	mov	r3, r0
 800697c:	71fb      	strb	r3, [r7, #7]

	led_status_t res = LED_STRIPE_ERR;
 800697e:	2301      	movs	r3, #1
 8006980:	73fb      	strb	r3, [r7, #15]


	if (animation != rear_led.last_animation){
 8006982:	4b31      	ldr	r3, [pc, #196]	@ (8006a48 <rear_led_step+0xd4>)
 8006984:	7a1b      	ldrb	r3, [r3, #8]
 8006986:	79fa      	ldrb	r2, [r7, #7]
 8006988:	429a      	cmp	r2, r3
 800698a:	d005      	beq.n	8006998 <rear_led_step+0x24>
		rear_led.step = 0;
 800698c:	4b2e      	ldr	r3, [pc, #184]	@ (8006a48 <rear_led_step+0xd4>)
 800698e:	2200      	movs	r2, #0
 8006990:	815a      	strh	r2, [r3, #10]
		rear_led.last_animation = animation;
 8006992:	4a2d      	ldr	r2, [pc, #180]	@ (8006a48 <rear_led_step+0xd4>)
 8006994:	79fb      	ldrb	r3, [r7, #7]
 8006996:	7213      	strb	r3, [r2, #8]
	}

	switch(animation){
 8006998:	79fb      	ldrb	r3, [r7, #7]
 800699a:	2b05      	cmp	r3, #5
 800699c:	d83e      	bhi.n	8006a1c <rear_led_step+0xa8>
 800699e:	a201      	add	r2, pc, #4	@ (adr r2, 80069a4 <rear_led_step+0x30>)
 80069a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069a4:	080069bd 	.word	0x080069bd
 80069a8:	080069cd 	.word	0x080069cd
 80069ac:	080069dd 	.word	0x080069dd
 80069b0:	080069ed 	.word	0x080069ed
 80069b4:	080069fd 	.word	0x080069fd
 80069b8:	08006a0d 	.word	0x08006a0d
		case IDLE:
			if(rear_led_off() == LED_STRIPE_OK){
 80069bc:	f000 f88c 	bl	8006ad8 <rear_led_off>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d12f      	bne.n	8006a26 <rear_led_step+0xb2>
				res = LED_STRIPE_OK;
 80069c6:	2300      	movs	r3, #0
 80069c8:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80069ca:	e02c      	b.n	8006a26 <rear_led_step+0xb2>
		case BACKLIGHTS:
			if(rear_led_anim_backlights() == LED_STRIPE_OK){
 80069cc:	f000 f8fc 	bl	8006bc8 <rear_led_anim_backlights>
 80069d0:	4603      	mov	r3, r0
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d129      	bne.n	8006a2a <rear_led_step+0xb6>
				res = LED_STRIPE_OK;
 80069d6:	2300      	movs	r3, #0
 80069d8:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80069da:	e026      	b.n	8006a2a <rear_led_step+0xb6>
		case  BRAKING_LIGHT:
			if(rear_led_anim_stop() == LED_STRIPE_OK){
 80069dc:	f000 f8cc 	bl	8006b78 <rear_led_anim_stop>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d123      	bne.n	8006a2e <rear_led_step+0xba>
				res = LED_STRIPE_OK;
 80069e6:	2300      	movs	r3, #0
 80069e8:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80069ea:	e020      	b.n	8006a2e <rear_led_step+0xba>
		case  BACKWARD_LIGHTS:
			if(rear_led_anim_backward() == LED_STRIPE_OK){
 80069ec:	f000 fa9c 	bl	8006f28 <rear_led_anim_backward>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d11d      	bne.n	8006a32 <rear_led_step+0xbe>
				res = LED_STRIPE_OK;
 80069f6:	2300      	movs	r3, #0
 80069f8:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80069fa:	e01a      	b.n	8006a32 <rear_led_step+0xbe>
		case  ARROW_LEFT:
			if(rear_led_anim_arrow_left() == LED_STRIPE_OK){
 80069fc:	f000 f9e8 	bl	8006dd0 <rear_led_anim_arrow_left>
 8006a00:	4603      	mov	r3, r0
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d117      	bne.n	8006a36 <rear_led_step+0xc2>
				res = LED_STRIPE_OK;
 8006a06:	2300      	movs	r3, #0
 8006a08:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006a0a:	e014      	b.n	8006a36 <rear_led_step+0xc2>
		case  ARROW_RIGHT:
			if(rear_led_anim_arrow_right() == LED_STRIPE_OK){
 8006a0c:	f000 f934 	bl	8006c78 <rear_led_anim_arrow_right>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d111      	bne.n	8006a3a <rear_led_step+0xc6>
				res = LED_STRIPE_OK;
 8006a16:	2300      	movs	r3, #0
 8006a18:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006a1a:	e00e      	b.n	8006a3a <rear_led_step+0xc6>

		default:
			rear_led_off();
 8006a1c:	f000 f85c 	bl	8006ad8 <rear_led_off>
			res = LED_STRIPE_ERR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	73fb      	strb	r3, [r7, #15]
			break;
 8006a24:	e00a      	b.n	8006a3c <rear_led_step+0xc8>
			break;
 8006a26:	bf00      	nop
 8006a28:	e008      	b.n	8006a3c <rear_led_step+0xc8>
			break;
 8006a2a:	bf00      	nop
 8006a2c:	e006      	b.n	8006a3c <rear_led_step+0xc8>
			break;
 8006a2e:	bf00      	nop
 8006a30:	e004      	b.n	8006a3c <rear_led_step+0xc8>
			break;
 8006a32:	bf00      	nop
 8006a34:	e002      	b.n	8006a3c <rear_led_step+0xc8>
			break;
 8006a36:	bf00      	nop
 8006a38:	e000      	b.n	8006a3c <rear_led_step+0xc8>
			break;
 8006a3a:	bf00      	nop

	}
	return res;
 8006a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3710      	adds	r7, #16
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	bf00      	nop
 8006a48:	20001eb0 	.word	0x20001eb0

08006a4c <rear_sign_step>:



led_status_t rear_sign_step(uint8_t animation){
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	4603      	mov	r3, r0
 8006a54:	71fb      	strb	r3, [r7, #7]

	led_status_t res = LED_STRIPE_ERR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	73fb      	strb	r3, [r7, #15]


	if (animation != rear_sign.last_animation){
 8006a5a:	4b1e      	ldr	r3, [pc, #120]	@ (8006ad4 <rear_sign_step+0x88>)
 8006a5c:	7a1b      	ldrb	r3, [r3, #8]
 8006a5e:	79fa      	ldrb	r2, [r7, #7]
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d005      	beq.n	8006a70 <rear_sign_step+0x24>
		rear_sign.step = 0;
 8006a64:	4b1b      	ldr	r3, [pc, #108]	@ (8006ad4 <rear_sign_step+0x88>)
 8006a66:	2200      	movs	r2, #0
 8006a68:	815a      	strh	r2, [r3, #10]
		rear_sign.last_animation = animation;
 8006a6a:	4a1a      	ldr	r2, [pc, #104]	@ (8006ad4 <rear_sign_step+0x88>)
 8006a6c:	79fb      	ldrb	r3, [r7, #7]
 8006a6e:	7213      	strb	r3, [r2, #8]
	}

	switch(animation){
 8006a70:	79fb      	ldrb	r3, [r7, #7]
 8006a72:	2b02      	cmp	r3, #2
 8006a74:	d016      	beq.n	8006aa4 <rear_sign_step+0x58>
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	dc1c      	bgt.n	8006ab4 <rear_sign_step+0x68>
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d002      	beq.n	8006a84 <rear_sign_step+0x38>
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d008      	beq.n	8006a94 <rear_sign_step+0x48>
 8006a82:	e017      	b.n	8006ab4 <rear_sign_step+0x68>
		case OFF:
			if(rear_sign_off() == LED_STRIPE_OK){
 8006a84:	f000 f850 	bl	8006b28 <rear_sign_off>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d117      	bne.n	8006abe <rear_sign_step+0x72>
				res = LED_STRIPE_OK;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006a92:	e014      	b.n	8006abe <rear_sign_step+0x72>
		case WHITE:
			if(rear_sign_white() == LED_STRIPE_OK){
 8006a94:	f000 fa70 	bl	8006f78 <rear_sign_white>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d111      	bne.n	8006ac2 <rear_sign_step+0x76>
				res = LED_STRIPE_OK;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006aa2:	e00e      	b.n	8006ac2 <rear_sign_step+0x76>
		case RED:
			if(rear_sign_red() == LED_STRIPE_OK){
 8006aa4:	f000 fa90 	bl	8006fc8 <rear_sign_red>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d10b      	bne.n	8006ac6 <rear_sign_step+0x7a>
				res = LED_STRIPE_OK;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006ab2:	e008      	b.n	8006ac6 <rear_sign_step+0x7a>
		default:
			rear_sign_off();
 8006ab4:	f000 f838 	bl	8006b28 <rear_sign_off>
			res = LED_STRIPE_ERR;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	73fb      	strb	r3, [r7, #15]
			break;
 8006abc:	e004      	b.n	8006ac8 <rear_sign_step+0x7c>
			break;
 8006abe:	bf00      	nop
 8006ac0:	e002      	b.n	8006ac8 <rear_sign_step+0x7c>
			break;
 8006ac2:	bf00      	nop
 8006ac4:	e000      	b.n	8006ac8 <rear_sign_step+0x7c>
			break;
 8006ac6:	bf00      	nop

	}
	return res;
 8006ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3710      	adds	r7, #16
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
 8006ad2:	bf00      	nop
 8006ad4:	20001ebc 	.word	0x20001ebc

08006ad8 <rear_led_off>:

static led_status_t rear_led_off(void)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b082      	sub	sp, #8
 8006adc:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8006ade:	4b10      	ldr	r3, [pc, #64]	@ (8006b20 <rear_led_off+0x48>)
 8006ae0:	895b      	ldrh	r3, [r3, #10]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d001      	beq.n	8006aea <rear_led_off+0x12>
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	e016      	b.n	8006b18 <rear_led_off+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 0, 0, 0) != LED_STRIPE_OK)
 8006aea:	4b0d      	ldr	r3, [pc, #52]	@ (8006b20 <rear_led_off+0x48>)
 8006aec:	8898      	ldrh	r0, [r3, #4]
 8006aee:	4b0c      	ldr	r3, [pc, #48]	@ (8006b20 <rear_led_off+0x48>)
 8006af0:	88d9      	ldrh	r1, [r3, #6]
 8006af2:	2300      	movs	r3, #0
 8006af4:	9300      	str	r3, [sp, #0]
 8006af6:	2300      	movs	r3, #0
 8006af8:	2200      	movs	r2, #0
 8006afa:	f000 fadf 	bl	80070bc <led_set_RGB_range>
 8006afe:	4603      	mov	r3, r0
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d001      	beq.n	8006b08 <rear_led_off+0x30>
        return LED_STRIPE_ERR;
 8006b04:	2301      	movs	r3, #1
 8006b06:	e007      	b.n	8006b18 <rear_led_off+0x40>

    g_led_bus.dirty = 1;
 8006b08:	4b06      	ldr	r3, [pc, #24]	@ (8006b24 <rear_led_off+0x4c>)
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8006b10:	4b03      	ldr	r3, [pc, #12]	@ (8006b20 <rear_led_off+0x48>)
 8006b12:	2201      	movs	r2, #1
 8006b14:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006b16:	2300      	movs	r3, #0
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	20001eb0 	.word	0x20001eb0
 8006b24:	20001e24 	.word	0x20001e24

08006b28 <rear_sign_off>:



static led_status_t rear_sign_off(void)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b082      	sub	sp, #8
 8006b2c:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 8006b2e:	4b10      	ldr	r3, [pc, #64]	@ (8006b70 <rear_sign_off+0x48>)
 8006b30:	895b      	ldrh	r3, [r3, #10]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d001      	beq.n	8006b3a <rear_sign_off+0x12>
 8006b36:	2300      	movs	r3, #0
 8006b38:	e016      	b.n	8006b68 <rear_sign_off+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 0, 0, 0) != LED_STRIPE_OK)
 8006b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b70 <rear_sign_off+0x48>)
 8006b3c:	8898      	ldrh	r0, [r3, #4]
 8006b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8006b70 <rear_sign_off+0x48>)
 8006b40:	88d9      	ldrh	r1, [r3, #6]
 8006b42:	2300      	movs	r3, #0
 8006b44:	9300      	str	r3, [sp, #0]
 8006b46:	2300      	movs	r3, #0
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f000 fab7 	bl	80070bc <led_set_RGB_range>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d001      	beq.n	8006b58 <rear_sign_off+0x30>
        return LED_STRIPE_ERR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	e007      	b.n	8006b68 <rear_sign_off+0x40>

    g_led_bus.dirty = 1;
 8006b58:	4b06      	ldr	r3, [pc, #24]	@ (8006b74 <rear_sign_off+0x4c>)
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8006b60:	4b03      	ldr	r3, [pc, #12]	@ (8006b70 <rear_sign_off+0x48>)
 8006b62:	2201      	movs	r2, #1
 8006b64:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006b66:	2300      	movs	r3, #0
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	20001ebc 	.word	0x20001ebc
 8006b74:	20001e24 	.word	0x20001e24

08006b78 <rear_led_anim_stop>:

static led_status_t rear_led_anim_stop(void)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b082      	sub	sp, #8
 8006b7c:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8006b7e:	4b10      	ldr	r3, [pc, #64]	@ (8006bc0 <rear_led_anim_stop+0x48>)
 8006b80:	895b      	ldrh	r3, [r3, #10]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d001      	beq.n	8006b8a <rear_led_anim_stop+0x12>
 8006b86:	2300      	movs	r3, #0
 8006b88:	e016      	b.n	8006bb8 <rear_led_anim_stop+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 255, 0, 0) != LED_STRIPE_OK)
 8006b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006bc0 <rear_led_anim_stop+0x48>)
 8006b8c:	8898      	ldrh	r0, [r3, #4]
 8006b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8006bc0 <rear_led_anim_stop+0x48>)
 8006b90:	88d9      	ldrh	r1, [r3, #6]
 8006b92:	2300      	movs	r3, #0
 8006b94:	9300      	str	r3, [sp, #0]
 8006b96:	2300      	movs	r3, #0
 8006b98:	22ff      	movs	r2, #255	@ 0xff
 8006b9a:	f000 fa8f 	bl	80070bc <led_set_RGB_range>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d001      	beq.n	8006ba8 <rear_led_anim_stop+0x30>
        return LED_STRIPE_ERR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e007      	b.n	8006bb8 <rear_led_anim_stop+0x40>

    g_led_bus.dirty = 1;
 8006ba8:	4b06      	ldr	r3, [pc, #24]	@ (8006bc4 <rear_led_anim_stop+0x4c>)
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8006bb0:	4b03      	ldr	r3, [pc, #12]	@ (8006bc0 <rear_led_anim_stop+0x48>)
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006bb6:	2300      	movs	r3, #0
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	20001eb0 	.word	0x20001eb0
 8006bc4:	20001e24 	.word	0x20001e24

08006bc8 <rear_led_anim_backlights>:


static led_status_t rear_led_anim_backlights(void)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8006bce:	4b28      	ldr	r3, [pc, #160]	@ (8006c70 <rear_led_anim_backlights+0xa8>)
 8006bd0:	895b      	ldrh	r3, [r3, #10]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d001      	beq.n	8006bda <rear_led_anim_backlights+0x12>
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	e045      	b.n	8006c66 <rear_led_anim_backlights+0x9e>

    // spegni solo il range rear_led
    if (led_set_RGB_range(rear_led.start, rear_led.end, 0, 0, 0) != LED_STRIPE_OK)
 8006bda:	4b25      	ldr	r3, [pc, #148]	@ (8006c70 <rear_led_anim_backlights+0xa8>)
 8006bdc:	8898      	ldrh	r0, [r3, #4]
 8006bde:	4b24      	ldr	r3, [pc, #144]	@ (8006c70 <rear_led_anim_backlights+0xa8>)
 8006be0:	88d9      	ldrh	r1, [r3, #6]
 8006be2:	2300      	movs	r3, #0
 8006be4:	9300      	str	r3, [sp, #0]
 8006be6:	2300      	movs	r3, #0
 8006be8:	2200      	movs	r2, #0
 8006bea:	f000 fa67 	bl	80070bc <led_set_RGB_range>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d001      	beq.n	8006bf8 <rear_led_anim_backlights+0x30>
        return LED_STRIPE_ERR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	e036      	b.n	8006c66 <rear_led_anim_backlights+0x9e>

    uint16_t len = rear_led.end - rear_led.start + 1;
 8006bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8006c70 <rear_led_anim_backlights+0xa8>)
 8006bfa:	88da      	ldrh	r2, [r3, #6]
 8006bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8006c70 <rear_led_anim_backlights+0xa8>)
 8006bfe:	889b      	ldrh	r3, [r3, #4]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	3301      	adds	r3, #1
 8006c06:	80bb      	strh	r3, [r7, #4]
    uint16_t k = (len < 4) ? len : 4;
 8006c08:	88bb      	ldrh	r3, [r7, #4]
 8006c0a:	2b04      	cmp	r3, #4
 8006c0c:	bf28      	it	cs
 8006c0e:	2304      	movcs	r3, #4
 8006c10:	807b      	strh	r3, [r7, #2]

    for (uint16_t i = 0; i < k; i++) {
 8006c12:	2300      	movs	r3, #0
 8006c14:	80fb      	strh	r3, [r7, #6]
 8006c16:	e01a      	b.n	8006c4e <rear_led_anim_backlights+0x86>
        led_set_RGB((uint8_t)(rear_led.start + i), 100, 0, 0);
 8006c18:	4b15      	ldr	r3, [pc, #84]	@ (8006c70 <rear_led_anim_backlights+0xa8>)
 8006c1a:	889b      	ldrh	r3, [r3, #4]
 8006c1c:	b2da      	uxtb	r2, r3
 8006c1e:	88fb      	ldrh	r3, [r7, #6]
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	4413      	add	r3, r2
 8006c24:	b2d8      	uxtb	r0, r3
 8006c26:	2300      	movs	r3, #0
 8006c28:	2200      	movs	r2, #0
 8006c2a:	2164      	movs	r1, #100	@ 0x64
 8006c2c:	f000 fa08 	bl	8007040 <led_set_RGB>
        led_set_RGB((uint8_t)(rear_led.end - i),   100, 0, 0);
 8006c30:	4b0f      	ldr	r3, [pc, #60]	@ (8006c70 <rear_led_anim_backlights+0xa8>)
 8006c32:	88db      	ldrh	r3, [r3, #6]
 8006c34:	b2da      	uxtb	r2, r3
 8006c36:	88fb      	ldrh	r3, [r7, #6]
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	b2d8      	uxtb	r0, r3
 8006c3e:	2300      	movs	r3, #0
 8006c40:	2200      	movs	r2, #0
 8006c42:	2164      	movs	r1, #100	@ 0x64
 8006c44:	f000 f9fc 	bl	8007040 <led_set_RGB>
    for (uint16_t i = 0; i < k; i++) {
 8006c48:	88fb      	ldrh	r3, [r7, #6]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	80fb      	strh	r3, [r7, #6]
 8006c4e:	88fa      	ldrh	r2, [r7, #6]
 8006c50:	887b      	ldrh	r3, [r7, #2]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d3e0      	bcc.n	8006c18 <rear_led_anim_backlights+0x50>
    }

    g_led_bus.dirty = 1;
 8006c56:	4b07      	ldr	r3, [pc, #28]	@ (8006c74 <rear_led_anim_backlights+0xac>)
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8006c5e:	4b04      	ldr	r3, [pc, #16]	@ (8006c70 <rear_led_anim_backlights+0xa8>)
 8006c60:	2201      	movs	r2, #1
 8006c62:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006c64:	2300      	movs	r3, #0
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3708      	adds	r7, #8
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}
 8006c6e:	bf00      	nop
 8006c70:	20001eb0 	.word	0x20001eb0
 8006c74:	20001e24 	.word	0x20001e24

08006c78 <rear_led_anim_arrow_right>:



static led_status_t rear_led_anim_arrow_right(void)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b088      	sub	sp, #32
 8006c7c:	af02      	add	r7, sp, #8
    const uint8_t r = 255, g = 80, b = 0;
 8006c7e:	23ff      	movs	r3, #255	@ 0xff
 8006c80:	74fb      	strb	r3, [r7, #19]
 8006c82:	2350      	movs	r3, #80	@ 0x50
 8006c84:	74bb      	strb	r3, [r7, #18]
 8006c86:	2300      	movs	r3, #0
 8006c88:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 8006c8a:	4b4f      	ldr	r3, [pc, #316]	@ (8006dc8 <rear_led_anim_arrow_right+0x150>)
 8006c8c:	889b      	ldrh	r3, [r3, #4]
 8006c8e:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 8006c90:	4b4d      	ldr	r3, [pc, #308]	@ (8006dc8 <rear_led_anim_arrow_right+0x150>)
 8006c92:	88db      	ldrh	r3, [r3, #6]
 8006c94:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)(full_end - full_start + 1);
 8006c96:	89ba      	ldrh	r2, [r7, #12]
 8006c98:	89fb      	ldrh	r3, [r7, #14]
 8006c9a:	1ad3      	subs	r3, r2, r3
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	817b      	strh	r3, [r7, #10]

    /* met sinistra = [full_start .. mid], met destra = [mid+1 .. full_end] */
    const uint16_t mid        = (uint16_t)(full_start + (full_len - 1) / 2);
 8006ca2:	897b      	ldrh	r3, [r7, #10]
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	0fda      	lsrs	r2, r3, #31
 8006ca8:	4413      	add	r3, r2
 8006caa:	105b      	asrs	r3, r3, #1
 8006cac:	b29a      	uxth	r2, r3
 8006cae:	89fb      	ldrh	r3, [r7, #14]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	813b      	strh	r3, [r7, #8]

    const uint16_t left_len   = (uint16_t)(mid - full_start + 1);     /* numero LED met sinistra */
 8006cb4:	893a      	ldrh	r2, [r7, #8]
 8006cb6:	89fb      	ldrh	r3, [r7, #14]
 8006cb8:	1ad3      	subs	r3, r2, r3
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = left_len;
 8006cc0:	88fb      	ldrh	r3, [r7, #6]
 8006cc2:	80bb      	strh	r3, [r7, #4]
    const uint16_t cycle      = (uint16_t)(ARROW_OFF_STEPS + fill_steps + ARROW_ON_STEPS);
 8006cc4:	88bb      	ldrh	r3, [r7, #4]
 8006cc6:	330a      	adds	r3, #10
 8006cc8:	807b      	strh	r3, [r7, #2]

    /* 1) OFF */
    if (rear_led.step < ARROW_OFF_STEPS) {
 8006cca:	4b3f      	ldr	r3, [pc, #252]	@ (8006dc8 <rear_led_anim_arrow_right+0x150>)
 8006ccc:	895b      	ldrh	r3, [r3, #10]
 8006cce:	2b04      	cmp	r3, #4
 8006cd0:	d810      	bhi.n	8006cf4 <rear_led_anim_arrow_right+0x7c>
        if (rear_led.step == 0) {
 8006cd2:	4b3d      	ldr	r3, [pc, #244]	@ (8006dc8 <rear_led_anim_arrow_right+0x150>)
 8006cd4:	895b      	ldrh	r3, [r3, #10]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d165      	bne.n	8006da6 <rear_led_anim_arrow_right+0x12e>
            led_set_RGB_range(full_start, full_end, 0, 0, 0);          /* spegni tutto il segmento */
 8006cda:	89b9      	ldrh	r1, [r7, #12]
 8006cdc:	89f8      	ldrh	r0, [r7, #14]
 8006cde:	2300      	movs	r3, #0
 8006ce0:	9300      	str	r3, [sp, #0]
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f000 f9e9 	bl	80070bc <led_set_RGB_range>
            g_led_bus.dirty = 1;
 8006cea:	4b38      	ldr	r3, [pc, #224]	@ (8006dcc <rear_led_anim_arrow_right+0x154>)
 8006cec:	2201      	movs	r2, #1
 8006cee:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8006cf2:	e058      	b.n	8006da6 <rear_led_anim_arrow_right+0x12e>
        }
    }
    /* 2) FILL: centro -> sinistra (parte da mid) */
    else if (rear_led.step < (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8006cf4:	4b34      	ldr	r3, [pc, #208]	@ (8006dc8 <rear_led_anim_arrow_right+0x150>)
 8006cf6:	895a      	ldrh	r2, [r3, #10]
 8006cf8:	88bb      	ldrh	r3, [r7, #4]
 8006cfa:	3305      	adds	r3, #5
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	d229      	bcs.n	8006d56 <rear_led_anim_arrow_right+0xde>

        uint16_t s = (uint16_t)(rear_led.step - ARROW_OFF_STEPS + 1);  /* 1..left_len */
 8006d02:	4b31      	ldr	r3, [pc, #196]	@ (8006dc8 <rear_led_anim_arrow_right+0x150>)
 8006d04:	895b      	ldrh	r3, [r3, #10]
 8006d06:	3b04      	subs	r3, #4
 8006d08:	803b      	strh	r3, [r7, #0]

        led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8006d0a:	89b9      	ldrh	r1, [r7, #12]
 8006d0c:	89f8      	ldrh	r0, [r7, #14]
 8006d0e:	2300      	movs	r3, #0
 8006d10:	9300      	str	r3, [sp, #0]
 8006d12:	2300      	movs	r3, #0
 8006d14:	2200      	movs	r2, #0
 8006d16:	f000 f9d1 	bl	80070bc <led_set_RGB_range>
        for (uint16_t i = 0; i < s && i < left_len; i++) {
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	82fb      	strh	r3, [r7, #22]
 8006d1e:	e00d      	b.n	8006d3c <rear_led_anim_arrow_right+0xc4>
            led_set_RGB((uint8_t)(mid - i), r, g, b);
 8006d20:	893b      	ldrh	r3, [r7, #8]
 8006d22:	b2da      	uxtb	r2, r3
 8006d24:	8afb      	ldrh	r3, [r7, #22]
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	1ad3      	subs	r3, r2, r3
 8006d2a:	b2d8      	uxtb	r0, r3
 8006d2c:	7c7b      	ldrb	r3, [r7, #17]
 8006d2e:	7cba      	ldrb	r2, [r7, #18]
 8006d30:	7cf9      	ldrb	r1, [r7, #19]
 8006d32:	f000 f985 	bl	8007040 <led_set_RGB>
        for (uint16_t i = 0; i < s && i < left_len; i++) {
 8006d36:	8afb      	ldrh	r3, [r7, #22]
 8006d38:	3301      	adds	r3, #1
 8006d3a:	82fb      	strh	r3, [r7, #22]
 8006d3c:	8afa      	ldrh	r2, [r7, #22]
 8006d3e:	883b      	ldrh	r3, [r7, #0]
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d203      	bcs.n	8006d4c <rear_led_anim_arrow_right+0xd4>
 8006d44:	8afa      	ldrh	r2, [r7, #22]
 8006d46:	88fb      	ldrh	r3, [r7, #6]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d3e9      	bcc.n	8006d20 <rear_led_anim_arrow_right+0xa8>
        }
        g_led_bus.dirty = 1;
 8006d4c:	4b1f      	ldr	r3, [pc, #124]	@ (8006dcc <rear_led_anim_arrow_right+0x154>)
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8006d54:	e027      	b.n	8006da6 <rear_led_anim_arrow_right+0x12e>
    }
    /* 3) ON (FULL): met sinistra accesa */
    else {
        if (rear_led.step == (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8006d56:	4b1c      	ldr	r3, [pc, #112]	@ (8006dc8 <rear_led_anim_arrow_right+0x150>)
 8006d58:	895a      	ldrh	r2, [r3, #10]
 8006d5a:	88bb      	ldrh	r3, [r7, #4]
 8006d5c:	3305      	adds	r3, #5
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d120      	bne.n	8006da6 <rear_led_anim_arrow_right+0x12e>

            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8006d64:	89b9      	ldrh	r1, [r7, #12]
 8006d66:	89f8      	ldrh	r0, [r7, #14]
 8006d68:	2300      	movs	r3, #0
 8006d6a:	9300      	str	r3, [sp, #0]
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f000 f9a4 	bl	80070bc <led_set_RGB_range>
            for (uint16_t i = 0; i < left_len; i++) {
 8006d74:	2300      	movs	r3, #0
 8006d76:	82bb      	strh	r3, [r7, #20]
 8006d78:	e00d      	b.n	8006d96 <rear_led_anim_arrow_right+0x11e>
                led_set_RGB((uint8_t)(mid - i), r, g, b);
 8006d7a:	893b      	ldrh	r3, [r7, #8]
 8006d7c:	b2da      	uxtb	r2, r3
 8006d7e:	8abb      	ldrh	r3, [r7, #20]
 8006d80:	b2db      	uxtb	r3, r3
 8006d82:	1ad3      	subs	r3, r2, r3
 8006d84:	b2d8      	uxtb	r0, r3
 8006d86:	7c7b      	ldrb	r3, [r7, #17]
 8006d88:	7cba      	ldrb	r2, [r7, #18]
 8006d8a:	7cf9      	ldrb	r1, [r7, #19]
 8006d8c:	f000 f958 	bl	8007040 <led_set_RGB>
            for (uint16_t i = 0; i < left_len; i++) {
 8006d90:	8abb      	ldrh	r3, [r7, #20]
 8006d92:	3301      	adds	r3, #1
 8006d94:	82bb      	strh	r3, [r7, #20]
 8006d96:	8aba      	ldrh	r2, [r7, #20]
 8006d98:	88fb      	ldrh	r3, [r7, #6]
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d3ed      	bcc.n	8006d7a <rear_led_anim_arrow_right+0x102>
            }
            g_led_bus.dirty = 1;
 8006d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8006dcc <rear_led_anim_arrow_right+0x154>)
 8006da0:	2201      	movs	r2, #1
 8006da2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }
    }

    rear_led.step = (uint16_t)((rear_led.step + 1) % cycle);
 8006da6:	4b08      	ldr	r3, [pc, #32]	@ (8006dc8 <rear_led_anim_arrow_right+0x150>)
 8006da8:	895b      	ldrh	r3, [r3, #10]
 8006daa:	3301      	adds	r3, #1
 8006dac:	887a      	ldrh	r2, [r7, #2]
 8006dae:	fb93 f1f2 	sdiv	r1, r3, r2
 8006db2:	fb01 f202 	mul.w	r2, r1, r2
 8006db6:	1a9b      	subs	r3, r3, r2
 8006db8:	b29a      	uxth	r2, r3
 8006dba:	4b03      	ldr	r3, [pc, #12]	@ (8006dc8 <rear_led_anim_arrow_right+0x150>)
 8006dbc:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006dbe:	2300      	movs	r3, #0
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3718      	adds	r7, #24
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	20001eb0 	.word	0x20001eb0
 8006dcc:	20001e24 	.word	0x20001e24

08006dd0 <rear_led_anim_arrow_left>:

static led_status_t rear_led_anim_arrow_left(void)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b088      	sub	sp, #32
 8006dd4:	af02      	add	r7, sp, #8
    const uint8_t r = 255, g = 80, b = 0;
 8006dd6:	23ff      	movs	r3, #255	@ 0xff
 8006dd8:	74fb      	strb	r3, [r7, #19]
 8006dda:	2350      	movs	r3, #80	@ 0x50
 8006ddc:	74bb      	strb	r3, [r7, #18]
 8006dde:	2300      	movs	r3, #0
 8006de0:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 8006de2:	4b4f      	ldr	r3, [pc, #316]	@ (8006f20 <rear_led_anim_arrow_left+0x150>)
 8006de4:	889b      	ldrh	r3, [r3, #4]
 8006de6:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 8006de8:	4b4d      	ldr	r3, [pc, #308]	@ (8006f20 <rear_led_anim_arrow_left+0x150>)
 8006dea:	88db      	ldrh	r3, [r3, #6]
 8006dec:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)(full_end - full_start + 1);
 8006dee:	89ba      	ldrh	r2, [r7, #12]
 8006df0:	89fb      	ldrh	r3, [r7, #14]
 8006df2:	1ad3      	subs	r3, r2, r3
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	3301      	adds	r3, #1
 8006df8:	817b      	strh	r3, [r7, #10]

    /* met sinistra = [full_start .. mid], met destra = [mid+1 .. full_end] */
    const uint16_t mid        = (uint16_t)(full_start + (full_len - 1) / 2);
 8006dfa:	897b      	ldrh	r3, [r7, #10]
 8006dfc:	3b01      	subs	r3, #1
 8006dfe:	0fda      	lsrs	r2, r3, #31
 8006e00:	4413      	add	r3, r2
 8006e02:	105b      	asrs	r3, r3, #1
 8006e04:	b29a      	uxth	r2, r3
 8006e06:	89fb      	ldrh	r3, [r7, #14]
 8006e08:	4413      	add	r3, r2
 8006e0a:	813b      	strh	r3, [r7, #8]

    const uint16_t right_len  = (uint16_t)(full_end - mid + 1);
 8006e0c:	89ba      	ldrh	r2, [r7, #12]
 8006e0e:	893b      	ldrh	r3, [r7, #8]
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	3301      	adds	r3, #1
 8006e16:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = right_len;
 8006e18:	88fb      	ldrh	r3, [r7, #6]
 8006e1a:	80bb      	strh	r3, [r7, #4]
    const uint16_t cycle      = (uint16_t)(ARROW_OFF_STEPS + fill_steps + ARROW_ON_STEPS);
 8006e1c:	88bb      	ldrh	r3, [r7, #4]
 8006e1e:	330a      	adds	r3, #10
 8006e20:	807b      	strh	r3, [r7, #2]

    /* 1) OFF */
    if (rear_led.step < ARROW_OFF_STEPS) {
 8006e22:	4b3f      	ldr	r3, [pc, #252]	@ (8006f20 <rear_led_anim_arrow_left+0x150>)
 8006e24:	895b      	ldrh	r3, [r3, #10]
 8006e26:	2b04      	cmp	r3, #4
 8006e28:	d810      	bhi.n	8006e4c <rear_led_anim_arrow_left+0x7c>
        if (rear_led.step == 0) {
 8006e2a:	4b3d      	ldr	r3, [pc, #244]	@ (8006f20 <rear_led_anim_arrow_left+0x150>)
 8006e2c:	895b      	ldrh	r3, [r3, #10]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d165      	bne.n	8006efe <rear_led_anim_arrow_left+0x12e>
            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8006e32:	89b9      	ldrh	r1, [r7, #12]
 8006e34:	89f8      	ldrh	r0, [r7, #14]
 8006e36:	2300      	movs	r3, #0
 8006e38:	9300      	str	r3, [sp, #0]
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f000 f93d 	bl	80070bc <led_set_RGB_range>
            g_led_bus.dirty = 1;
 8006e42:	4b38      	ldr	r3, [pc, #224]	@ (8006f24 <rear_led_anim_arrow_left+0x154>)
 8006e44:	2201      	movs	r2, #1
 8006e46:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8006e4a:	e058      	b.n	8006efe <rear_led_anim_arrow_left+0x12e>
        }
    }
    /* 2) FILL: centro -> destra (parte da right_start = mid+1) */
    else if (rear_led.step < (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8006e4c:	4b34      	ldr	r3, [pc, #208]	@ (8006f20 <rear_led_anim_arrow_left+0x150>)
 8006e4e:	895a      	ldrh	r2, [r3, #10]
 8006e50:	88bb      	ldrh	r3, [r7, #4]
 8006e52:	3305      	adds	r3, #5
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d229      	bcs.n	8006eae <rear_led_anim_arrow_left+0xde>

        uint16_t s = (uint16_t)(rear_led.step - ARROW_OFF_STEPS + 1);  /* 1..right_len */
 8006e5a:	4b31      	ldr	r3, [pc, #196]	@ (8006f20 <rear_led_anim_arrow_left+0x150>)
 8006e5c:	895b      	ldrh	r3, [r3, #10]
 8006e5e:	3b04      	subs	r3, #4
 8006e60:	803b      	strh	r3, [r7, #0]

        led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8006e62:	89b9      	ldrh	r1, [r7, #12]
 8006e64:	89f8      	ldrh	r0, [r7, #14]
 8006e66:	2300      	movs	r3, #0
 8006e68:	9300      	str	r3, [sp, #0]
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f000 f925 	bl	80070bc <led_set_RGB_range>
        for (uint16_t i = 0; i < s && i < right_len; i++) {
 8006e72:	2300      	movs	r3, #0
 8006e74:	82fb      	strh	r3, [r7, #22]
 8006e76:	e00d      	b.n	8006e94 <rear_led_anim_arrow_left+0xc4>
            led_set_RGB((uint8_t)(mid + i), r, g, b);
 8006e78:	893b      	ldrh	r3, [r7, #8]
 8006e7a:	b2da      	uxtb	r2, r3
 8006e7c:	8afb      	ldrh	r3, [r7, #22]
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	4413      	add	r3, r2
 8006e82:	b2d8      	uxtb	r0, r3
 8006e84:	7c7b      	ldrb	r3, [r7, #17]
 8006e86:	7cba      	ldrb	r2, [r7, #18]
 8006e88:	7cf9      	ldrb	r1, [r7, #19]
 8006e8a:	f000 f8d9 	bl	8007040 <led_set_RGB>
        for (uint16_t i = 0; i < s && i < right_len; i++) {
 8006e8e:	8afb      	ldrh	r3, [r7, #22]
 8006e90:	3301      	adds	r3, #1
 8006e92:	82fb      	strh	r3, [r7, #22]
 8006e94:	8afa      	ldrh	r2, [r7, #22]
 8006e96:	883b      	ldrh	r3, [r7, #0]
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d203      	bcs.n	8006ea4 <rear_led_anim_arrow_left+0xd4>
 8006e9c:	8afa      	ldrh	r2, [r7, #22]
 8006e9e:	88fb      	ldrh	r3, [r7, #6]
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d3e9      	bcc.n	8006e78 <rear_led_anim_arrow_left+0xa8>
        }
        g_led_bus.dirty = 1;
 8006ea4:	4b1f      	ldr	r3, [pc, #124]	@ (8006f24 <rear_led_anim_arrow_left+0x154>)
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8006eac:	e027      	b.n	8006efe <rear_led_anim_arrow_left+0x12e>
    }
    /* 3) ON (FULL): met destra accesa */
    else {
        if (rear_led.step == (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8006eae:	4b1c      	ldr	r3, [pc, #112]	@ (8006f20 <rear_led_anim_arrow_left+0x150>)
 8006eb0:	895a      	ldrh	r2, [r3, #10]
 8006eb2:	88bb      	ldrh	r3, [r7, #4]
 8006eb4:	3305      	adds	r3, #5
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d120      	bne.n	8006efe <rear_led_anim_arrow_left+0x12e>

            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8006ebc:	89b9      	ldrh	r1, [r7, #12]
 8006ebe:	89f8      	ldrh	r0, [r7, #14]
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	9300      	str	r3, [sp, #0]
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	f000 f8f8 	bl	80070bc <led_set_RGB_range>
            for (uint16_t i = 0; i < right_len; i++) {
 8006ecc:	2300      	movs	r3, #0
 8006ece:	82bb      	strh	r3, [r7, #20]
 8006ed0:	e00d      	b.n	8006eee <rear_led_anim_arrow_left+0x11e>
                led_set_RGB((uint8_t)(mid + i), r, g, b);
 8006ed2:	893b      	ldrh	r3, [r7, #8]
 8006ed4:	b2da      	uxtb	r2, r3
 8006ed6:	8abb      	ldrh	r3, [r7, #20]
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	4413      	add	r3, r2
 8006edc:	b2d8      	uxtb	r0, r3
 8006ede:	7c7b      	ldrb	r3, [r7, #17]
 8006ee0:	7cba      	ldrb	r2, [r7, #18]
 8006ee2:	7cf9      	ldrb	r1, [r7, #19]
 8006ee4:	f000 f8ac 	bl	8007040 <led_set_RGB>
            for (uint16_t i = 0; i < right_len; i++) {
 8006ee8:	8abb      	ldrh	r3, [r7, #20]
 8006eea:	3301      	adds	r3, #1
 8006eec:	82bb      	strh	r3, [r7, #20]
 8006eee:	8aba      	ldrh	r2, [r7, #20]
 8006ef0:	88fb      	ldrh	r3, [r7, #6]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d3ed      	bcc.n	8006ed2 <rear_led_anim_arrow_left+0x102>
            }
            g_led_bus.dirty = 1;
 8006ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8006f24 <rear_led_anim_arrow_left+0x154>)
 8006ef8:	2201      	movs	r2, #1
 8006efa:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }
    }

    rear_led.step = (uint16_t)((rear_led.step + 1) % cycle);
 8006efe:	4b08      	ldr	r3, [pc, #32]	@ (8006f20 <rear_led_anim_arrow_left+0x150>)
 8006f00:	895b      	ldrh	r3, [r3, #10]
 8006f02:	3301      	adds	r3, #1
 8006f04:	887a      	ldrh	r2, [r7, #2]
 8006f06:	fb93 f1f2 	sdiv	r1, r3, r2
 8006f0a:	fb01 f202 	mul.w	r2, r1, r2
 8006f0e:	1a9b      	subs	r3, r3, r2
 8006f10:	b29a      	uxth	r2, r3
 8006f12:	4b03      	ldr	r3, [pc, #12]	@ (8006f20 <rear_led_anim_arrow_left+0x150>)
 8006f14:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006f16:	2300      	movs	r3, #0
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3718      	adds	r7, #24
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	20001eb0 	.word	0x20001eb0
 8006f24:	20001e24 	.word	0x20001e24

08006f28 <rear_led_anim_backward>:


static led_status_t rear_led_anim_backward(void)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8006f2e:	4b10      	ldr	r3, [pc, #64]	@ (8006f70 <rear_led_anim_backward+0x48>)
 8006f30:	895b      	ldrh	r3, [r3, #10]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d001      	beq.n	8006f3a <rear_led_anim_backward+0x12>
 8006f36:	2300      	movs	r3, #0
 8006f38:	e016      	b.n	8006f68 <rear_led_anim_backward+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 255, 180, 180) != LED_STRIPE_OK)
 8006f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006f70 <rear_led_anim_backward+0x48>)
 8006f3c:	8898      	ldrh	r0, [r3, #4]
 8006f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8006f70 <rear_led_anim_backward+0x48>)
 8006f40:	88d9      	ldrh	r1, [r3, #6]
 8006f42:	23b4      	movs	r3, #180	@ 0xb4
 8006f44:	9300      	str	r3, [sp, #0]
 8006f46:	23b4      	movs	r3, #180	@ 0xb4
 8006f48:	22ff      	movs	r2, #255	@ 0xff
 8006f4a:	f000 f8b7 	bl	80070bc <led_set_RGB_range>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d001      	beq.n	8006f58 <rear_led_anim_backward+0x30>
        return LED_STRIPE_ERR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e007      	b.n	8006f68 <rear_led_anim_backward+0x40>

    g_led_bus.dirty = 1;
 8006f58:	4b06      	ldr	r3, [pc, #24]	@ (8006f74 <rear_led_anim_backward+0x4c>)
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8006f60:	4b03      	ldr	r3, [pc, #12]	@ (8006f70 <rear_led_anim_backward+0x48>)
 8006f62:	2201      	movs	r2, #1
 8006f64:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006f66:	2300      	movs	r3, #0
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}
 8006f6e:	bf00      	nop
 8006f70:	20001eb0 	.word	0x20001eb0
 8006f74:	20001e24 	.word	0x20001e24

08006f78 <rear_sign_white>:


static led_status_t rear_sign_white(void)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b082      	sub	sp, #8
 8006f7c:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 8006f7e:	4b10      	ldr	r3, [pc, #64]	@ (8006fc0 <rear_sign_white+0x48>)
 8006f80:	895b      	ldrh	r3, [r3, #10]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d001      	beq.n	8006f8a <rear_sign_white+0x12>
 8006f86:	2300      	movs	r3, #0
 8006f88:	e016      	b.n	8006fb8 <rear_sign_white+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 255, 255) != LED_STRIPE_OK)
 8006f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006fc0 <rear_sign_white+0x48>)
 8006f8c:	8898      	ldrh	r0, [r3, #4]
 8006f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc0 <rear_sign_white+0x48>)
 8006f90:	88d9      	ldrh	r1, [r3, #6]
 8006f92:	23ff      	movs	r3, #255	@ 0xff
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	23ff      	movs	r3, #255	@ 0xff
 8006f98:	22ff      	movs	r2, #255	@ 0xff
 8006f9a:	f000 f88f 	bl	80070bc <led_set_RGB_range>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d001      	beq.n	8006fa8 <rear_sign_white+0x30>
        return LED_STRIPE_ERR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e007      	b.n	8006fb8 <rear_sign_white+0x40>

    g_led_bus.dirty = 1;
 8006fa8:	4b06      	ldr	r3, [pc, #24]	@ (8006fc4 <rear_sign_white+0x4c>)
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8006fb0:	4b03      	ldr	r3, [pc, #12]	@ (8006fc0 <rear_sign_white+0x48>)
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006fb6:	2300      	movs	r3, #0
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	20001ebc 	.word	0x20001ebc
 8006fc4:	20001e24 	.word	0x20001e24

08006fc8 <rear_sign_red>:

static led_status_t rear_sign_red(void)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b082      	sub	sp, #8
 8006fcc:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 8006fce:	4b10      	ldr	r3, [pc, #64]	@ (8007010 <rear_sign_red+0x48>)
 8006fd0:	895b      	ldrh	r3, [r3, #10]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d001      	beq.n	8006fda <rear_sign_red+0x12>
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	e016      	b.n	8007008 <rear_sign_red+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 0, 0) != LED_STRIPE_OK)
 8006fda:	4b0d      	ldr	r3, [pc, #52]	@ (8007010 <rear_sign_red+0x48>)
 8006fdc:	8898      	ldrh	r0, [r3, #4]
 8006fde:	4b0c      	ldr	r3, [pc, #48]	@ (8007010 <rear_sign_red+0x48>)
 8006fe0:	88d9      	ldrh	r1, [r3, #6]
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	9300      	str	r3, [sp, #0]
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	22ff      	movs	r2, #255	@ 0xff
 8006fea:	f000 f867 	bl	80070bc <led_set_RGB_range>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d001      	beq.n	8006ff8 <rear_sign_red+0x30>
        return LED_STRIPE_ERR;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	e007      	b.n	8007008 <rear_sign_red+0x40>

    g_led_bus.dirty = 1;
 8006ff8:	4b06      	ldr	r3, [pc, #24]	@ (8007014 <rear_sign_red+0x4c>)
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8007000:	4b03      	ldr	r3, [pc, #12]	@ (8007010 <rear_sign_red+0x48>)
 8007002:	2201      	movs	r2, #1
 8007004:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007006:	2300      	movs	r3, #0
}
 8007008:	4618      	mov	r0, r3
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop
 8007010:	20001ebc 	.word	0x20001ebc
 8007014:	20001e24 	.word	0x20001e24

08007018 <scale8>:





static inline uint8_t scale8(uint8_t x, uint8_t scale) {
 8007018:	b480      	push	{r7}
 800701a:	b083      	sub	sp, #12
 800701c:	af00      	add	r7, sp, #0
 800701e:	4603      	mov	r3, r0
 8007020:	460a      	mov	r2, r1
 8007022:	71fb      	strb	r3, [r7, #7]
 8007024:	4613      	mov	r3, r2
 8007026:	71bb      	strb	r3, [r7, #6]
  return ((uint16_t)x * scale) >> 8;
 8007028:	79fb      	ldrb	r3, [r7, #7]
 800702a:	79ba      	ldrb	r2, [r7, #6]
 800702c:	fb02 f303 	mul.w	r3, r2, r3
 8007030:	121b      	asrs	r3, r3, #8
 8007032:	b2db      	uxtb	r3, r3
}
 8007034:	4618      	mov	r0, r3
 8007036:	370c      	adds	r7, #12
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <led_set_RGB>:



led_status_t led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b) {
 8007040:	b590      	push	{r4, r7, lr}
 8007042:	b083      	sub	sp, #12
 8007044:	af00      	add	r7, sp, #0
 8007046:	4604      	mov	r4, r0
 8007048:	4608      	mov	r0, r1
 800704a:	4611      	mov	r1, r2
 800704c:	461a      	mov	r2, r3
 800704e:	4623      	mov	r3, r4
 8007050:	71fb      	strb	r3, [r7, #7]
 8007052:	4603      	mov	r3, r0
 8007054:	71bb      	strb	r3, [r7, #6]
 8007056:	460b      	mov	r3, r1
 8007058:	717b      	strb	r3, [r7, #5]
 800705a:	4613      	mov	r3, r2
 800705c:	713b      	strb	r3, [r7, #4]



  g_led_bus.rgb_arr[NUM_BPP * index] = scale8(g, g_led_bus.cfg.scale_g); // g;
 800705e:	4b16      	ldr	r3, [pc, #88]	@ (80070b8 <led_set_RGB+0x78>)
 8007060:	7c19      	ldrb	r1, [r3, #16]
 8007062:	79fa      	ldrb	r2, [r7, #7]
 8007064:	4613      	mov	r3, r2
 8007066:	005b      	lsls	r3, r3, #1
 8007068:	189c      	adds	r4, r3, r2
 800706a:	797b      	ldrb	r3, [r7, #5]
 800706c:	4618      	mov	r0, r3
 800706e:	f7ff ffd3 	bl	8007018 <scale8>
 8007072:	4603      	mov	r3, r0
 8007074:	461a      	mov	r2, r3
 8007076:	4b10      	ldr	r3, [pc, #64]	@ (80070b8 <led_set_RGB+0x78>)
 8007078:	4423      	add	r3, r4
 800707a:	751a      	strb	r2, [r3, #20]
  g_led_bus.rgb_arr[NUM_BPP * index + 1] = r;
 800707c:	79fa      	ldrb	r2, [r7, #7]
 800707e:	4613      	mov	r3, r2
 8007080:	005b      	lsls	r3, r3, #1
 8007082:	4413      	add	r3, r2
 8007084:	3301      	adds	r3, #1
 8007086:	4a0c      	ldr	r2, [pc, #48]	@ (80070b8 <led_set_RGB+0x78>)
 8007088:	4413      	add	r3, r2
 800708a:	79ba      	ldrb	r2, [r7, #6]
 800708c:	751a      	strb	r2, [r3, #20]
  g_led_bus.rgb_arr[NUM_BPP * index + 2] = scale8(b, g_led_bus.cfg.scale_b); // b;
 800708e:	4b0a      	ldr	r3, [pc, #40]	@ (80070b8 <led_set_RGB+0x78>)
 8007090:	7c99      	ldrb	r1, [r3, #18]
 8007092:	79fa      	ldrb	r2, [r7, #7]
 8007094:	4613      	mov	r3, r2
 8007096:	005b      	lsls	r3, r3, #1
 8007098:	4413      	add	r3, r2
 800709a:	1c9c      	adds	r4, r3, #2
 800709c:	793b      	ldrb	r3, [r7, #4]
 800709e:	4618      	mov	r0, r3
 80070a0:	f7ff ffba 	bl	8007018 <scale8>
 80070a4:	4603      	mov	r3, r0
 80070a6:	461a      	mov	r2, r3
 80070a8:	4b03      	ldr	r3, [pc, #12]	@ (80070b8 <led_set_RGB+0x78>)
 80070aa:	4423      	add	r3, r4
 80070ac:	751a      	strb	r2, [r3, #20]

  return LED_STRIPE_OK;
 80070ae:	2300      	movs	r3, #0
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	370c      	adds	r7, #12
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd90      	pop	{r4, r7, pc}
 80070b8:	20001e24 	.word	0x20001e24

080070bc <led_set_RGB_range>:

  return LED_STRIPE_OK;
}


led_status_t led_set_RGB_range(uint16_t start, uint16_t end, uint8_t r, uint8_t g, uint8_t b) {
 80070bc:	b590      	push	{r4, r7, lr}
 80070be:	b085      	sub	sp, #20
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	4604      	mov	r4, r0
 80070c4:	4608      	mov	r0, r1
 80070c6:	4611      	mov	r1, r2
 80070c8:	461a      	mov	r2, r3
 80070ca:	4623      	mov	r3, r4
 80070cc:	80fb      	strh	r3, [r7, #6]
 80070ce:	4603      	mov	r3, r0
 80070d0:	80bb      	strh	r3, [r7, #4]
 80070d2:	460b      	mov	r3, r1
 80070d4:	70fb      	strb	r3, [r7, #3]
 80070d6:	4613      	mov	r3, r2
 80070d8:	70bb      	strb	r3, [r7, #2]
    if (start > end) return LED_STRIPE_ERR;
 80070da:	88fa      	ldrh	r2, [r7, #6]
 80070dc:	88bb      	ldrh	r3, [r7, #4]
 80070de:	429a      	cmp	r2, r3
 80070e0:	d901      	bls.n	80070e6 <led_set_RGB_range+0x2a>
 80070e2:	2301      	movs	r3, #1
 80070e4:	e01c      	b.n	8007120 <led_set_RGB_range+0x64>
    if (end >= NUM_PIXELS) return LED_STRIPE_ERR;
 80070e6:	88bb      	ldrh	r3, [r7, #4]
 80070e8:	2b14      	cmp	r3, #20
 80070ea:	d901      	bls.n	80070f0 <led_set_RGB_range+0x34>
 80070ec:	2301      	movs	r3, #1
 80070ee:	e017      	b.n	8007120 <led_set_RGB_range+0x64>

    for (uint16_t i = start; i <= end; i++) {
 80070f0:	88fb      	ldrh	r3, [r7, #6]
 80070f2:	81fb      	strh	r3, [r7, #14]
 80070f4:	e00f      	b.n	8007116 <led_set_RGB_range+0x5a>
        if (led_set_RGB((uint8_t)i, r, g, b) != LED_STRIPE_OK) {
 80070f6:	89fb      	ldrh	r3, [r7, #14]
 80070f8:	b2d8      	uxtb	r0, r3
 80070fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80070fe:	78ba      	ldrb	r2, [r7, #2]
 8007100:	78f9      	ldrb	r1, [r7, #3]
 8007102:	f7ff ff9d 	bl	8007040 <led_set_RGB>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d001      	beq.n	8007110 <led_set_RGB_range+0x54>
            return LED_STRIPE_ERR;
 800710c:	2301      	movs	r3, #1
 800710e:	e007      	b.n	8007120 <led_set_RGB_range+0x64>
    for (uint16_t i = start; i <= end; i++) {
 8007110:	89fb      	ldrh	r3, [r7, #14]
 8007112:	3301      	adds	r3, #1
 8007114:	81fb      	strh	r3, [r7, #14]
 8007116:	89fa      	ldrh	r2, [r7, #14]
 8007118:	88bb      	ldrh	r3, [r7, #4]
 800711a:	429a      	cmp	r2, r3
 800711c:	d9eb      	bls.n	80070f6 <led_set_RGB_range+0x3a>
        }
    }
    return LED_STRIPE_OK;
 800711e:	2300      	movs	r3, #0
}
 8007120:	4618      	mov	r0, r3
 8007122:	3714      	adds	r7, #20
 8007124:	46bd      	mov	sp, r7
 8007126:	bd90      	pop	{r4, r7, pc}

08007128 <led_render>:

// Shuttle the data to the LEDs!
led_status_t led_render() {
 8007128:	b580      	push	{r7, lr}
 800712a:	b082      	sub	sp, #8
 800712c:	af00      	add	r7, sp, #0

  if(!g_led_bus.dirty) return LED_STRIPE_OK;
 800712e:	4b73      	ldr	r3, [pc, #460]	@ (80072fc <led_render+0x1d4>)
 8007130:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007134:	b2db      	uxtb	r3, r3
 8007136:	2b00      	cmp	r3, #0
 8007138:	d101      	bne.n	800713e <led_render+0x16>
 800713a:	2300      	movs	r3, #0
 800713c:	e0d9      	b.n	80072f2 <led_render+0x1ca>

  if(g_led_bus.wr_buf_p != 0 || g_led_bus.cfg.hdma->State != HAL_DMA_STATE_READY) {
 800713e:	4b6f      	ldr	r3, [pc, #444]	@ (80072fc <led_render+0x1d4>)
 8007140:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007144:	2b00      	cmp	r3, #0
 8007146:	d106      	bne.n	8007156 <led_render+0x2e>
 8007148:	4b6c      	ldr	r3, [pc, #432]	@ (80072fc <led_render+0x1d4>)
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007150:	b2db      	uxtb	r3, r3
 8007152:	2b01      	cmp	r3, #1
 8007154:	d01c      	beq.n	8007190 <led_render+0x68>
    // Ongoing transfer, cancel!
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) g_led_bus.wr_buf[i] = 0;
 8007156:	2300      	movs	r3, #0
 8007158:	71fb      	strb	r3, [r7, #7]
 800715a:	e008      	b.n	800716e <led_render+0x46>
 800715c:	79fb      	ldrb	r3, [r7, #7]
 800715e:	4a67      	ldr	r2, [pc, #412]	@ (80072fc <led_render+0x1d4>)
 8007160:	4413      	add	r3, r2
 8007162:	2200      	movs	r2, #0
 8007164:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007168:	79fb      	ldrb	r3, [r7, #7]
 800716a:	3301      	adds	r3, #1
 800716c:	71fb      	strb	r3, [r7, #7]
 800716e:	79fb      	ldrb	r3, [r7, #7]
 8007170:	2b2f      	cmp	r3, #47	@ 0x2f
 8007172:	d9f3      	bls.n	800715c <led_render+0x34>
    g_led_bus.wr_buf_p = 0;
 8007174:	4b61      	ldr	r3, [pc, #388]	@ (80072fc <led_render+0x1d4>)
 8007176:	2200      	movs	r2, #0
 8007178:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
 800717c:	4b5f      	ldr	r3, [pc, #380]	@ (80072fc <led_render+0x1d4>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a5e      	ldr	r2, [pc, #376]	@ (80072fc <led_render+0x1d4>)
 8007182:	6892      	ldr	r2, [r2, #8]
 8007184:	4611      	mov	r1, r2
 8007186:	4618      	mov	r0, r3
 8007188:	f006 f9ce 	bl	800d528 <HAL_TIM_PWM_Stop_DMA>
    return LED_STRIPE_OK;
 800718c:	2300      	movs	r3, #0
 800718e:	e0b0      	b.n	80072f2 <led_render+0x1ca>

  }

  for(uint_fast8_t i = 0; i < 8; ++i) {
 8007190:	2300      	movs	r3, #0
 8007192:	603b      	str	r3, [r7, #0]
 8007194:	e098      	b.n	80072c8 <led_render+0x1a0>
	  g_led_bus.wr_buf[i     ] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[0] << i) & 0x80) > 0);
 8007196:	4b59      	ldr	r3, [pc, #356]	@ (80072fc <led_render+0x1d4>)
 8007198:	89db      	ldrh	r3, [r3, #14]
 800719a:	461a      	mov	r2, r3
 800719c:	4b57      	ldr	r3, [pc, #348]	@ (80072fc <led_render+0x1d4>)
 800719e:	7d1b      	ldrb	r3, [r3, #20]
 80071a0:	4619      	mov	r1, r3
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	fa01 f303 	lsl.w	r3, r1, r3
 80071a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	bfcc      	ite	gt
 80071b0:	2301      	movgt	r3, #1
 80071b2:	2300      	movle	r3, #0
 80071b4:	b2db      	uxtb	r3, r3
 80071b6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ba:	b2d9      	uxtb	r1, r3
 80071bc:	4a4f      	ldr	r2, [pc, #316]	@ (80072fc <led_render+0x1d4>)
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	4413      	add	r3, r2
 80071c2:	3353      	adds	r3, #83	@ 0x53
 80071c4:	460a      	mov	r2, r1
 80071c6:	701a      	strb	r2, [r3, #0]
	  g_led_bus.wr_buf[i +  8] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[1] << i) & 0x80) > 0);
 80071c8:	4b4c      	ldr	r3, [pc, #304]	@ (80072fc <led_render+0x1d4>)
 80071ca:	89db      	ldrh	r3, [r3, #14]
 80071cc:	461a      	mov	r2, r3
 80071ce:	4b4b      	ldr	r3, [pc, #300]	@ (80072fc <led_render+0x1d4>)
 80071d0:	7d5b      	ldrb	r3, [r3, #21]
 80071d2:	4619      	mov	r1, r3
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	fa01 f303 	lsl.w	r3, r1, r3
 80071da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071de:	2b00      	cmp	r3, #0
 80071e0:	bfcc      	ite	gt
 80071e2:	2301      	movgt	r3, #1
 80071e4:	2300      	movle	r3, #0
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	409a      	lsls	r2, r3
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	3308      	adds	r3, #8
 80071ee:	b2d1      	uxtb	r1, r2
 80071f0:	4a42      	ldr	r2, [pc, #264]	@ (80072fc <led_render+0x1d4>)
 80071f2:	4413      	add	r3, r2
 80071f4:	460a      	mov	r2, r1
 80071f6:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 16] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[2] << i) & 0x80) > 0);
 80071fa:	4b40      	ldr	r3, [pc, #256]	@ (80072fc <led_render+0x1d4>)
 80071fc:	89db      	ldrh	r3, [r3, #14]
 80071fe:	461a      	mov	r2, r3
 8007200:	4b3e      	ldr	r3, [pc, #248]	@ (80072fc <led_render+0x1d4>)
 8007202:	7d9b      	ldrb	r3, [r3, #22]
 8007204:	4619      	mov	r1, r3
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	fa01 f303 	lsl.w	r3, r1, r3
 800720c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007210:	2b00      	cmp	r3, #0
 8007212:	bfcc      	ite	gt
 8007214:	2301      	movgt	r3, #1
 8007216:	2300      	movle	r3, #0
 8007218:	b2db      	uxtb	r3, r3
 800721a:	409a      	lsls	r2, r3
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	3310      	adds	r3, #16
 8007220:	b2d1      	uxtb	r1, r2
 8007222:	4a36      	ldr	r2, [pc, #216]	@ (80072fc <led_render+0x1d4>)
 8007224:	4413      	add	r3, r2
 8007226:	460a      	mov	r2, r1
 8007228:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 24] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3] << i) & 0x80) > 0);
 800722c:	4b33      	ldr	r3, [pc, #204]	@ (80072fc <led_render+0x1d4>)
 800722e:	89db      	ldrh	r3, [r3, #14]
 8007230:	461a      	mov	r2, r3
 8007232:	4b32      	ldr	r3, [pc, #200]	@ (80072fc <led_render+0x1d4>)
 8007234:	7ddb      	ldrb	r3, [r3, #23]
 8007236:	4619      	mov	r1, r3
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	fa01 f303 	lsl.w	r3, r1, r3
 800723e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007242:	2b00      	cmp	r3, #0
 8007244:	bfcc      	ite	gt
 8007246:	2301      	movgt	r3, #1
 8007248:	2300      	movle	r3, #0
 800724a:	b2db      	uxtb	r3, r3
 800724c:	409a      	lsls	r2, r3
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	3318      	adds	r3, #24
 8007252:	b2d1      	uxtb	r1, r2
 8007254:	4a29      	ldr	r2, [pc, #164]	@ (80072fc <led_render+0x1d4>)
 8007256:	4413      	add	r3, r2
 8007258:	460a      	mov	r2, r1
 800725a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 32] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[4] << i) & 0x80) > 0);
 800725e:	4b27      	ldr	r3, [pc, #156]	@ (80072fc <led_render+0x1d4>)
 8007260:	89db      	ldrh	r3, [r3, #14]
 8007262:	461a      	mov	r2, r3
 8007264:	4b25      	ldr	r3, [pc, #148]	@ (80072fc <led_render+0x1d4>)
 8007266:	7e1b      	ldrb	r3, [r3, #24]
 8007268:	4619      	mov	r1, r3
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	fa01 f303 	lsl.w	r3, r1, r3
 8007270:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007274:	2b00      	cmp	r3, #0
 8007276:	bfcc      	ite	gt
 8007278:	2301      	movgt	r3, #1
 800727a:	2300      	movle	r3, #0
 800727c:	b2db      	uxtb	r3, r3
 800727e:	409a      	lsls	r2, r3
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	3320      	adds	r3, #32
 8007284:	b2d1      	uxtb	r1, r2
 8007286:	4a1d      	ldr	r2, [pc, #116]	@ (80072fc <led_render+0x1d4>)
 8007288:	4413      	add	r3, r2
 800728a:	460a      	mov	r2, r1
 800728c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 40] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[5] << i) & 0x80) > 0);
 8007290:	4b1a      	ldr	r3, [pc, #104]	@ (80072fc <led_render+0x1d4>)
 8007292:	89db      	ldrh	r3, [r3, #14]
 8007294:	461a      	mov	r2, r3
 8007296:	4b19      	ldr	r3, [pc, #100]	@ (80072fc <led_render+0x1d4>)
 8007298:	7e5b      	ldrb	r3, [r3, #25]
 800729a:	4619      	mov	r1, r3
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	fa01 f303 	lsl.w	r3, r1, r3
 80072a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	bfcc      	ite	gt
 80072aa:	2301      	movgt	r3, #1
 80072ac:	2300      	movle	r3, #0
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	409a      	lsls	r2, r3
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	3328      	adds	r3, #40	@ 0x28
 80072b6:	b2d1      	uxtb	r1, r2
 80072b8:	4a10      	ldr	r2, [pc, #64]	@ (80072fc <led_render+0x1d4>)
 80072ba:	4413      	add	r3, r2
 80072bc:	460a      	mov	r2, r1
 80072be:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
  for(uint_fast8_t i = 0; i < 8; ++i) {
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	3301      	adds	r3, #1
 80072c6:	603b      	str	r3, [r7, #0]
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	2b07      	cmp	r3, #7
 80072cc:	f67f af63 	bls.w	8007196 <led_render+0x6e>
  }

  g_led_bus.dirty = 0;
 80072d0:	4b0a      	ldr	r3, [pc, #40]	@ (80072fc <led_render+0x1d4>)
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
  HAL_TIM_PWM_Start_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel, (uint32_t *)g_led_bus.wr_buf, WR_BUF_LEN);
 80072d8:	4b08      	ldr	r3, [pc, #32]	@ (80072fc <led_render+0x1d4>)
 80072da:	6818      	ldr	r0, [r3, #0]
 80072dc:	4b07      	ldr	r3, [pc, #28]	@ (80072fc <led_render+0x1d4>)
 80072de:	6899      	ldr	r1, [r3, #8]
 80072e0:	2330      	movs	r3, #48	@ 0x30
 80072e2:	4a07      	ldr	r2, [pc, #28]	@ (8007300 <led_render+0x1d8>)
 80072e4:	f005 fef4 	bl	800d0d0 <HAL_TIM_PWM_Start_DMA>
  g_led_bus.wr_buf_p = 2; // Since we're ready for the next buffer
 80072e8:	4b04      	ldr	r3, [pc, #16]	@ (80072fc <led_render+0x1d4>)
 80072ea:	2202      	movs	r2, #2
 80072ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return LED_STRIPE_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3708      	adds	r7, #8
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	20001e24 	.word	0x20001e24
 8007300:	20001e77 	.word	0x20001e77

08007304 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:





void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]


	// DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(g_led_bus.wr_buf_p < NUM_PIXELS) {
 800730c:	4b4d      	ldr	r3, [pc, #308]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800730e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007312:	2b14      	cmp	r3, #20
 8007314:	d874      	bhi.n	8007400 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>
    // We're in. Fill the even buffer

    for(uint_fast8_t i = 0; i < 8; ++i) {
 8007316:	2300      	movs	r3, #0
 8007318:	60fb      	str	r3, [r7, #12]
 800731a:	e066      	b.n	80073ea <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe6>
    	g_led_bus.wr_buf[i     ] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p    ] << i) & 0x80) > 0);
 800731c:	4b49      	ldr	r3, [pc, #292]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800731e:	89db      	ldrh	r3, [r3, #14]
 8007320:	4619      	mov	r1, r3
 8007322:	4b48      	ldr	r3, [pc, #288]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007324:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007328:	4613      	mov	r3, r2
 800732a:	005b      	lsls	r3, r3, #1
 800732c:	4413      	add	r3, r2
 800732e:	4a45      	ldr	r2, [pc, #276]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007330:	4413      	add	r3, r2
 8007332:	7d1b      	ldrb	r3, [r3, #20]
 8007334:	461a      	mov	r2, r3
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	fa02 f303 	lsl.w	r3, r2, r3
 800733c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007340:	2b00      	cmp	r3, #0
 8007342:	bfcc      	ite	gt
 8007344:	2301      	movgt	r3, #1
 8007346:	2300      	movle	r3, #0
 8007348:	b2db      	uxtb	r3, r3
 800734a:	fa01 f303 	lsl.w	r3, r1, r3
 800734e:	b2d9      	uxtb	r1, r3
 8007350:	4a3c      	ldr	r2, [pc, #240]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	4413      	add	r3, r2
 8007356:	3353      	adds	r3, #83	@ 0x53
 8007358:	460a      	mov	r2, r1
 800735a:	701a      	strb	r2, [r3, #0]
    	g_led_bus.wr_buf[i +  8] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 1] << i) & 0x80) > 0);
 800735c:	4b39      	ldr	r3, [pc, #228]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800735e:	89db      	ldrh	r3, [r3, #14]
 8007360:	4619      	mov	r1, r3
 8007362:	4b38      	ldr	r3, [pc, #224]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007364:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007368:	4613      	mov	r3, r2
 800736a:	005b      	lsls	r3, r3, #1
 800736c:	4413      	add	r3, r2
 800736e:	3301      	adds	r3, #1
 8007370:	4a34      	ldr	r2, [pc, #208]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007372:	4413      	add	r3, r2
 8007374:	7d1b      	ldrb	r3, [r3, #20]
 8007376:	461a      	mov	r2, r3
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	fa02 f303 	lsl.w	r3, r2, r3
 800737e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007382:	2b00      	cmp	r3, #0
 8007384:	bfcc      	ite	gt
 8007386:	2301      	movgt	r3, #1
 8007388:	2300      	movle	r3, #0
 800738a:	b2db      	uxtb	r3, r3
 800738c:	fa01 f203 	lsl.w	r2, r1, r3
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	3308      	adds	r3, #8
 8007394:	b2d1      	uxtb	r1, r2
 8007396:	4a2b      	ldr	r2, [pc, #172]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007398:	4413      	add	r3, r2
 800739a:	460a      	mov	r2, r1
 800739c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 16] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 2] << i) & 0x80) > 0);
 80073a0:	4b28      	ldr	r3, [pc, #160]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80073a2:	89db      	ldrh	r3, [r3, #14]
 80073a4:	4619      	mov	r1, r3
 80073a6:	4b27      	ldr	r3, [pc, #156]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80073a8:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80073ac:	4613      	mov	r3, r2
 80073ae:	005b      	lsls	r3, r3, #1
 80073b0:	4413      	add	r3, r2
 80073b2:	3302      	adds	r3, #2
 80073b4:	4a23      	ldr	r2, [pc, #140]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80073b6:	4413      	add	r3, r2
 80073b8:	7d1b      	ldrb	r3, [r3, #20]
 80073ba:	461a      	mov	r2, r3
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	fa02 f303 	lsl.w	r3, r2, r3
 80073c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	bfcc      	ite	gt
 80073ca:	2301      	movgt	r3, #1
 80073cc:	2300      	movle	r3, #0
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	fa01 f203 	lsl.w	r2, r1, r3
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	3310      	adds	r3, #16
 80073d8:	b2d1      	uxtb	r1, r2
 80073da:	4a1a      	ldr	r2, [pc, #104]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80073dc:	4413      	add	r3, r2
 80073de:	460a      	mov	r2, r1
 80073e0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    for(uint_fast8_t i = 0; i < 8; ++i) {
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	3301      	adds	r3, #1
 80073e8:	60fb      	str	r3, [r7, #12]
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2b07      	cmp	r3, #7
 80073ee:	d995      	bls.n	800731c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>
    }
    g_led_bus.wr_buf_p++;
 80073f0:	4b14      	ldr	r3, [pc, #80]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80073f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073f6:	3301      	adds	r3, #1
 80073f8:	4a12      	ldr	r2, [pc, #72]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80073fa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    // First half reset zero fill
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) g_led_bus.wr_buf[i] = 0;
    g_led_bus.wr_buf_p++;
  }

}
 80073fe:	e01a      	b.n	8007436 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x132>
  } else if (g_led_bus.wr_buf_p < NUM_PIXELS + 2) {
 8007400:	4b10      	ldr	r3, [pc, #64]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007402:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007406:	2b16      	cmp	r3, #22
 8007408:	d815      	bhi.n	8007436 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x132>
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) g_led_bus.wr_buf[i] = 0;
 800740a:	2300      	movs	r3, #0
 800740c:	72fb      	strb	r3, [r7, #11]
 800740e:	e008      	b.n	8007422 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x11e>
 8007410:	7afb      	ldrb	r3, [r7, #11]
 8007412:	4a0c      	ldr	r2, [pc, #48]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007414:	4413      	add	r3, r2
 8007416:	2200      	movs	r2, #0
 8007418:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 800741c:	7afb      	ldrb	r3, [r7, #11]
 800741e:	3301      	adds	r3, #1
 8007420:	72fb      	strb	r3, [r7, #11]
 8007422:	7afb      	ldrb	r3, [r7, #11]
 8007424:	2b17      	cmp	r3, #23
 8007426:	d9f3      	bls.n	8007410 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x10c>
    g_led_bus.wr_buf_p++;
 8007428:	4b06      	ldr	r3, [pc, #24]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800742a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800742e:	3301      	adds	r3, #1
 8007430:	4a04      	ldr	r2, [pc, #16]	@ (8007444 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007432:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 8007436:	bf00      	nop
 8007438:	3714      	adds	r7, #20
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	20001e24 	.word	0x20001e24

08007448 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]

  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(g_led_bus.wr_buf_p < NUM_PIXELS) {
 8007450:	4b53      	ldr	r3, [pc, #332]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007452:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007456:	2b14      	cmp	r3, #20
 8007458:	d875      	bhi.n	8007546 <HAL_TIM_PWM_PulseFinishedCallback+0xfe>
    // We're in. Fill the odd buffer

    for(uint_fast8_t i = 0; i < 8; ++i) {
 800745a:	2300      	movs	r3, #0
 800745c:	60fb      	str	r3, [r7, #12]
 800745e:	e067      	b.n	8007530 <HAL_TIM_PWM_PulseFinishedCallback+0xe8>
    	g_led_bus.wr_buf[i + 24] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p    ] << i) & 0x80) > 0);
 8007460:	4b4f      	ldr	r3, [pc, #316]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007462:	89db      	ldrh	r3, [r3, #14]
 8007464:	4619      	mov	r1, r3
 8007466:	4b4e      	ldr	r3, [pc, #312]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007468:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800746c:	4613      	mov	r3, r2
 800746e:	005b      	lsls	r3, r3, #1
 8007470:	4413      	add	r3, r2
 8007472:	4a4b      	ldr	r2, [pc, #300]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007474:	4413      	add	r3, r2
 8007476:	7d1b      	ldrb	r3, [r3, #20]
 8007478:	461a      	mov	r2, r3
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	fa02 f303 	lsl.w	r3, r2, r3
 8007480:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007484:	2b00      	cmp	r3, #0
 8007486:	bfcc      	ite	gt
 8007488:	2301      	movgt	r3, #1
 800748a:	2300      	movle	r3, #0
 800748c:	b2db      	uxtb	r3, r3
 800748e:	fa01 f203 	lsl.w	r2, r1, r3
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	3318      	adds	r3, #24
 8007496:	b2d1      	uxtb	r1, r2
 8007498:	4a41      	ldr	r2, [pc, #260]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800749a:	4413      	add	r3, r2
 800749c:	460a      	mov	r2, r1
 800749e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 32] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 1] << i) & 0x80) > 0);
 80074a2:	4b3f      	ldr	r3, [pc, #252]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80074a4:	89db      	ldrh	r3, [r3, #14]
 80074a6:	4619      	mov	r1, r3
 80074a8:	4b3d      	ldr	r3, [pc, #244]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80074aa:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80074ae:	4613      	mov	r3, r2
 80074b0:	005b      	lsls	r3, r3, #1
 80074b2:	4413      	add	r3, r2
 80074b4:	3301      	adds	r3, #1
 80074b6:	4a3a      	ldr	r2, [pc, #232]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80074b8:	4413      	add	r3, r2
 80074ba:	7d1b      	ldrb	r3, [r3, #20]
 80074bc:	461a      	mov	r2, r3
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	fa02 f303 	lsl.w	r3, r2, r3
 80074c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	bfcc      	ite	gt
 80074cc:	2301      	movgt	r3, #1
 80074ce:	2300      	movle	r3, #0
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	fa01 f203 	lsl.w	r2, r1, r3
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	3320      	adds	r3, #32
 80074da:	b2d1      	uxtb	r1, r2
 80074dc:	4a30      	ldr	r2, [pc, #192]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80074de:	4413      	add	r3, r2
 80074e0:	460a      	mov	r2, r1
 80074e2:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 40] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 2] << i) & 0x80) > 0);
 80074e6:	4b2e      	ldr	r3, [pc, #184]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80074e8:	89db      	ldrh	r3, [r3, #14]
 80074ea:	4619      	mov	r1, r3
 80074ec:	4b2c      	ldr	r3, [pc, #176]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80074ee:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80074f2:	4613      	mov	r3, r2
 80074f4:	005b      	lsls	r3, r3, #1
 80074f6:	4413      	add	r3, r2
 80074f8:	3302      	adds	r3, #2
 80074fa:	4a29      	ldr	r2, [pc, #164]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80074fc:	4413      	add	r3, r2
 80074fe:	7d1b      	ldrb	r3, [r3, #20]
 8007500:	461a      	mov	r2, r3
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	fa02 f303 	lsl.w	r3, r2, r3
 8007508:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800750c:	2b00      	cmp	r3, #0
 800750e:	bfcc      	ite	gt
 8007510:	2301      	movgt	r3, #1
 8007512:	2300      	movle	r3, #0
 8007514:	b2db      	uxtb	r3, r3
 8007516:	fa01 f203 	lsl.w	r2, r1, r3
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	3328      	adds	r3, #40	@ 0x28
 800751e:	b2d1      	uxtb	r1, r2
 8007520:	4a1f      	ldr	r2, [pc, #124]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007522:	4413      	add	r3, r2
 8007524:	460a      	mov	r2, r1
 8007526:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    for(uint_fast8_t i = 0; i < 8; ++i) {
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	3301      	adds	r3, #1
 800752e:	60fb      	str	r3, [r7, #12]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2b07      	cmp	r3, #7
 8007534:	d994      	bls.n	8007460 <HAL_TIM_PWM_PulseFinishedCallback+0x18>
    }
    g_led_bus.wr_buf_p++;
 8007536:	4b1a      	ldr	r3, [pc, #104]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007538:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800753c:	3301      	adds	r3, #1
 800753e:	4a18      	ldr	r2, [pc, #96]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007540:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    // We're done. Lean back and until next time!
	g_led_bus.wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);

  }
}
 8007544:	e027      	b.n	8007596 <HAL_TIM_PWM_PulseFinishedCallback+0x14e>
  } else if (g_led_bus.wr_buf_p < NUM_PIXELS + 2) {
 8007546:	4b16      	ldr	r3, [pc, #88]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007548:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800754c:	2b16      	cmp	r3, #22
 800754e:	d816      	bhi.n	800757e <HAL_TIM_PWM_PulseFinishedCallback+0x136>
    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) g_led_bus.wr_buf[i] = 0;
 8007550:	2318      	movs	r3, #24
 8007552:	72fb      	strb	r3, [r7, #11]
 8007554:	e008      	b.n	8007568 <HAL_TIM_PWM_PulseFinishedCallback+0x120>
 8007556:	7afb      	ldrb	r3, [r7, #11]
 8007558:	4a11      	ldr	r2, [pc, #68]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800755a:	4413      	add	r3, r2
 800755c:	2200      	movs	r2, #0
 800755e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007562:	7afb      	ldrb	r3, [r7, #11]
 8007564:	3301      	adds	r3, #1
 8007566:	72fb      	strb	r3, [r7, #11]
 8007568:	7afb      	ldrb	r3, [r7, #11]
 800756a:	2b2f      	cmp	r3, #47	@ 0x2f
 800756c:	d9f3      	bls.n	8007556 <HAL_TIM_PWM_PulseFinishedCallback+0x10e>
    ++g_led_bus.wr_buf_p;
 800756e:	4b0c      	ldr	r3, [pc, #48]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007570:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007574:	3301      	adds	r3, #1
 8007576:	4a0a      	ldr	r2, [pc, #40]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007578:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 800757c:	e00b      	b.n	8007596 <HAL_TIM_PWM_PulseFinishedCallback+0x14e>
	g_led_bus.wr_buf_p = 0;
 800757e:	4b08      	ldr	r3, [pc, #32]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007580:	2200      	movs	r2, #0
 8007582:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
 8007586:	4b06      	ldr	r3, [pc, #24]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a05      	ldr	r2, [pc, #20]	@ (80075a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800758c:	6892      	ldr	r2, [r2, #8]
 800758e:	4611      	mov	r1, r2
 8007590:	4618      	mov	r0, r3
 8007592:	f005 ffc9 	bl	800d528 <HAL_TIM_PWM_Stop_DMA>
}
 8007596:	bf00      	nop
 8007598:	3710      	adds	r7, #16
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	20001e24 	.word	0x20001e24

080075a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80075a8:	f001 fb5d 	bl	8008c66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80075ac:	f000 f828 	bl	8007600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80075b0:	f7fe ff38 	bl	8006424 <MX_GPIO_Init>
  MX_DMA_Init();
 80075b4:	f7fe fdda 	bl	800616c <MX_DMA_Init>
  MX_CRC_Init();
 80075b8:	f7fe fd32 	bl	8006020 <MX_CRC_Init>
  MX_TIM3_Init();
 80075bc:	f000 fdca 	bl	8008154 <MX_TIM3_Init>
  MX_ADC1_Init();
 80075c0:	f7fd f9d8 	bl	8004974 <MX_ADC1_Init>
  MX_TIM1_Init();
 80075c4:	f000 fd1e 	bl	8008004 <MX_TIM1_Init>
  MX_TIM5_Init();
 80075c8:	f000 fe90 	bl	80082ec <MX_TIM5_Init>
  MX_TIM8_Init();
 80075cc:	f000 fee4 	bl	8008398 <MX_TIM8_Init>
  MX_TIM20_Init();
 80075d0:	f000 ffb4 	bl	800853c <MX_TIM20_Init>
  MX_TIM4_Init();
 80075d4:	f000 fe3a 	bl	800824c <MX_TIM4_Init>
  MX_USART3_UART_Init();
 80075d8:	f001 fa12 	bl	8008a00 <MX_USART3_UART_Init>
  MX_TIM17_Init();
 80075dc:	f000 ff36 	bl	800844c <MX_TIM17_Init>
  MX_TIM2_Init();
 80075e0:	f000 fd6a 	bl	80080b8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80075e4:	4805      	ldr	r0, [pc, #20]	@ (80075fc <main+0x58>)
 80075e6:	f005 fa2f 	bl	800ca48 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80075ea:	f009 fb17 	bl	8010c1c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80075ee:	f7fd fac7 	bl	8004b80 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80075f2:	f009 fb37 	bl	8010c64 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80075f6:	bf00      	nop
 80075f8:	e7fd      	b.n	80075f6 <main+0x52>
 80075fa:	bf00      	nop
 80075fc:	20001f70 	.word	0x20001f70

08007600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b094      	sub	sp, #80	@ 0x50
 8007604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007606:	f107 0318 	add.w	r3, r7, #24
 800760a:	2238      	movs	r2, #56	@ 0x38
 800760c:	2100      	movs	r1, #0
 800760e:	4618      	mov	r0, r3
 8007610:	f00d fa15 	bl	8014a3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007614:	1d3b      	adds	r3, r7, #4
 8007616:	2200      	movs	r2, #0
 8007618:	601a      	str	r2, [r3, #0]
 800761a:	605a      	str	r2, [r3, #4]
 800761c:	609a      	str	r2, [r3, #8]
 800761e:	60da      	str	r2, [r3, #12]
 8007620:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8007622:	2000      	movs	r0, #0
 8007624:	f004 f956 	bl	800b8d4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007628:	2302      	movs	r3, #2
 800762a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800762c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007630:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007632:	2340      	movs	r3, #64	@ 0x40
 8007634:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007636:	2302      	movs	r3, #2
 8007638:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800763a:	2302      	movs	r3, #2
 800763c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800763e:	2304      	movs	r3, #4
 8007640:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8007642:	2355      	movs	r3, #85	@ 0x55
 8007644:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007646:	2302      	movs	r3, #2
 8007648:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800764a:	2302      	movs	r3, #2
 800764c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800764e:	2302      	movs	r3, #2
 8007650:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007652:	f107 0318 	add.w	r3, r7, #24
 8007656:	4618      	mov	r0, r3
 8007658:	f004 f9f0 	bl	800ba3c <HAL_RCC_OscConfig>
 800765c:	4603      	mov	r3, r0
 800765e:	2b00      	cmp	r3, #0
 8007660:	d001      	beq.n	8007666 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8007662:	f000 f841 	bl	80076e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007666:	230f      	movs	r3, #15
 8007668:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800766a:	2303      	movs	r3, #3
 800766c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800766e:	2300      	movs	r3, #0
 8007670:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007672:	2300      	movs	r3, #0
 8007674:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007676:	2300      	movs	r3, #0
 8007678:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800767a:	1d3b      	adds	r3, r7, #4
 800767c:	2104      	movs	r1, #4
 800767e:	4618      	mov	r0, r3
 8007680:	f004 fcee 	bl	800c060 <HAL_RCC_ClockConfig>
 8007684:	4603      	mov	r3, r0
 8007686:	2b00      	cmp	r3, #0
 8007688:	d001      	beq.n	800768e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800768a:	f000 f82d 	bl	80076e8 <Error_Handler>
  }
}
 800768e:	bf00      	nop
 8007690:	3750      	adds	r7, #80	@ 0x50
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}

08007696 <vApplicationStackOverflowHook>:

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8007696:	b480      	push	{r7}
 8007698:	b085      	sub	sp, #20
 800769a:	af00      	add	r7, sp, #0
 800769c:	6078      	str	r0, [r7, #4]
 800769e:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80076a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a4:	f383 8811 	msr	BASEPRI, r3
 80076a8:	f3bf 8f6f 	isb	sy
 80076ac:	f3bf 8f4f 	dsb	sy
 80076b0:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80076b2:	bf00      	nop
    (void)xTask;
    (void)pcTaskName;
    taskDISABLE_INTERRUPTS();
    for (;;);
 80076b4:	bf00      	nop
 80076b6:	e7fd      	b.n	80076b4 <vApplicationStackOverflowHook+0x1e>

080076b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b082      	sub	sp, #8
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a06      	ldr	r2, [pc, #24]	@ (80076e0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d101      	bne.n	80076ce <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80076ca:	f001 fae5 	bl	8008c98 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  DWD_CheckStatus(&hard_rt_deadline_wd, htim);
 80076ce:	6879      	ldr	r1, [r7, #4]
 80076d0:	4804      	ldr	r0, [pc, #16]	@ (80076e4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80076d2:	f7fe fd2f 	bl	8006134 <DWD_CheckStatus>
  /* USER CODE END Callback 1 */
}
 80076d6:	bf00      	nop
 80076d8:	3708      	adds	r7, #8
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}
 80076de:	bf00      	nop
 80076e0:	40001000 	.word	0x40001000
 80076e4:	20000408 	.word	0x20000408

080076e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80076e8:	b480      	push	{r7}
 80076ea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80076ec:	b672      	cpsid	i
}
 80076ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80076f0:	bf00      	nop
 80076f2:	e7fd      	b.n	80076f0 <Error_Handler+0x8>

080076f4 <motor_init>:
#include "motor.h"
#include "tim.h"
#include "math.h"


void motor_init(Motor_t* motor, TIM_HandleTypeDef* htim, uint32_t channel, uint16_t pwm_stop, uint16_t pwm_scale_forward, uint16_t pwm_scale_backward){
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	60f8      	str	r0, [r7, #12]
 80076fc:	60b9      	str	r1, [r7, #8]
 80076fe:	607a      	str	r2, [r7, #4]
 8007700:	807b      	strh	r3, [r7, #2]
	motor->htim = htim;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	68ba      	ldr	r2, [r7, #8]
 8007706:	601a      	str	r2, [r3, #0]
	motor->channel = channel;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	605a      	str	r2, [r3, #4]
	motor->pwm_stop = pwm_stop;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	887a      	ldrh	r2, [r7, #2]
 8007712:	819a      	strh	r2, [r3, #12]
	motor->pwm_scale_forward = pwm_scale_forward;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	8b3a      	ldrh	r2, [r7, #24]
 8007718:	811a      	strh	r2, [r3, #8]
	motor->pwm_scale_backward = pwm_scale_backward;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	8bba      	ldrh	r2, [r7, #28]
 800771e:	815a      	strh	r2, [r3, #10]
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, 0);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d105      	bne.n	8007734 <motor_init+0x40>
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2200      	movs	r2, #0
 8007730:	635a      	str	r2, [r3, #52]	@ 0x34
 8007732:	e02c      	b.n	800778e <motor_init+0x9a>
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	2b04      	cmp	r3, #4
 800773a:	d105      	bne.n	8007748 <motor_init+0x54>
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	2300      	movs	r3, #0
 8007744:	6393      	str	r3, [r2, #56]	@ 0x38
 8007746:	e022      	b.n	800778e <motor_init+0x9a>
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	2b08      	cmp	r3, #8
 800774e:	d105      	bne.n	800775c <motor_init+0x68>
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	2300      	movs	r3, #0
 8007758:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800775a:	e018      	b.n	800778e <motor_init+0x9a>
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	685b      	ldr	r3, [r3, #4]
 8007760:	2b0c      	cmp	r3, #12
 8007762:	d105      	bne.n	8007770 <motor_init+0x7c>
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	2300      	movs	r3, #0
 800776c:	6413      	str	r3, [r2, #64]	@ 0x40
 800776e:	e00e      	b.n	800778e <motor_init+0x9a>
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	2b10      	cmp	r3, #16
 8007776:	d105      	bne.n	8007784 <motor_init+0x90>
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	681a      	ldr	r2, [r3, #0]
 800777e:	2300      	movs	r3, #0
 8007780:	6493      	str	r3, [r2, #72]	@ 0x48
 8007782:	e004      	b.n	800778e <motor_init+0x9a>
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	2300      	movs	r3, #0
 800778c:	64d3      	str	r3, [r2, #76]	@ 0x4c
	HAL_TIM_PWM_Start(motor->htim, motor->channel);
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	4619      	mov	r1, r3
 8007798:	4610      	mov	r0, r2
 800779a:	f005 faeb 	bl	800cd74 <HAL_TIM_PWM_Start>
}
 800779e:	bf00      	nop
 80077a0:	3710      	adds	r7, #16
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}
	...

080077a8 <motor_set>:


void motor_set(Motor_t* motor, uint8_t duty, wise_t dir) {
 80077a8:	b5b0      	push	{r4, r5, r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	460b      	mov	r3, r1
 80077b2:	70fb      	strb	r3, [r7, #3]
 80077b4:	4613      	mov	r3, r2
 80077b6:	70bb      	strb	r3, [r7, #2]

	uint16_t value = 0;
 80077b8:	2300      	movs	r3, #0
 80077ba:	81fb      	strh	r3, [r7, #14]

	if(duty > MAX_DUTY){
 80077bc:	78fb      	ldrb	r3, [r7, #3]
 80077be:	2b64      	cmp	r3, #100	@ 0x64
 80077c0:	d901      	bls.n	80077c6 <motor_set+0x1e>
		duty = MAX_DUTY;
 80077c2:	2364      	movs	r3, #100	@ 0x64
 80077c4:	70fb      	strb	r3, [r7, #3]
	}

	if(duty == MIN_DUTY){
 80077c6:	78fb      	ldrb	r3, [r7, #3]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d103      	bne.n	80077d4 <motor_set+0x2c>
		value = motor->pwm_stop;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	899b      	ldrh	r3, [r3, #12]
 80077d0:	81fb      	strh	r3, [r7, #14]
 80077d2:	e06d      	b.n	80078b0 <motor_set+0x108>
	}
	else if(dir == CLOCKWISE){
 80077d4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d130      	bne.n	800783e <motor_set+0x96>
		value = motor->pwm_stop + round((float)duty*motor->pwm_scale_forward/MAX_DUTY);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	899b      	ldrh	r3, [r3, #12]
 80077e0:	4618      	mov	r0, r3
 80077e2:	f7f8 fec7 	bl	8000574 <__aeabi_i2d>
 80077e6:	4604      	mov	r4, r0
 80077e8:	460d      	mov	r5, r1
 80077ea:	78fb      	ldrb	r3, [r7, #3]
 80077ec:	ee07 3a90 	vmov	s15, r3
 80077f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	891b      	ldrh	r3, [r3, #8]
 80077f8:	ee07 3a90 	vmov	s15, r3
 80077fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007800:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007804:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8007928 <motor_set+0x180>
 8007808:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800780c:	ee16 0a90 	vmov	r0, s13
 8007810:	f7f8 fec2 	bl	8000598 <__aeabi_f2d>
 8007814:	4602      	mov	r2, r0
 8007816:	460b      	mov	r3, r1
 8007818:	ec43 2b10 	vmov	d0, r2, r3
 800781c:	f00f f8cc 	bl	80169b8 <round>
 8007820:	ec53 2b10 	vmov	r2, r3, d0
 8007824:	4620      	mov	r0, r4
 8007826:	4629      	mov	r1, r5
 8007828:	f7f8 fd58 	bl	80002dc <__adddf3>
 800782c:	4602      	mov	r2, r0
 800782e:	460b      	mov	r3, r1
 8007830:	4610      	mov	r0, r2
 8007832:	4619      	mov	r1, r3
 8007834:	f7f9 f9e0 	bl	8000bf8 <__aeabi_d2uiz>
 8007838:	4603      	mov	r3, r0
 800783a:	81fb      	strh	r3, [r7, #14]
 800783c:	e038      	b.n	80078b0 <motor_set+0x108>
	}
	else if(dir == COUNTERCLOCKWISE){
 800783e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007842:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007846:	d130      	bne.n	80078aa <motor_set+0x102>
		value = motor->pwm_stop - round((float)duty*motor->pwm_scale_backward/MAX_DUTY);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	899b      	ldrh	r3, [r3, #12]
 800784c:	4618      	mov	r0, r3
 800784e:	f7f8 fe91 	bl	8000574 <__aeabi_i2d>
 8007852:	4604      	mov	r4, r0
 8007854:	460d      	mov	r5, r1
 8007856:	78fb      	ldrb	r3, [r7, #3]
 8007858:	ee07 3a90 	vmov	s15, r3
 800785c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	895b      	ldrh	r3, [r3, #10]
 8007864:	ee07 3a90 	vmov	s15, r3
 8007868:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800786c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007870:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8007928 <motor_set+0x180>
 8007874:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007878:	ee16 0a90 	vmov	r0, s13
 800787c:	f7f8 fe8c 	bl	8000598 <__aeabi_f2d>
 8007880:	4602      	mov	r2, r0
 8007882:	460b      	mov	r3, r1
 8007884:	ec43 2b10 	vmov	d0, r2, r3
 8007888:	f00f f896 	bl	80169b8 <round>
 800788c:	ec53 2b10 	vmov	r2, r3, d0
 8007890:	4620      	mov	r0, r4
 8007892:	4629      	mov	r1, r5
 8007894:	f7f8 fd20 	bl	80002d8 <__aeabi_dsub>
 8007898:	4602      	mov	r2, r0
 800789a:	460b      	mov	r3, r1
 800789c:	4610      	mov	r0, r2
 800789e:	4619      	mov	r1, r3
 80078a0:	f7f9 f9aa 	bl	8000bf8 <__aeabi_d2uiz>
 80078a4:	4603      	mov	r3, r0
 80078a6:	81fb      	strh	r3, [r7, #14]
 80078a8:	e002      	b.n	80078b0 <motor_set+0x108>
	}else{
		value = motor->pwm_stop;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	899b      	ldrh	r3, [r3, #12]
 80078ae:	81fb      	strh	r3, [r7, #14]
	}
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, value);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d105      	bne.n	80078c4 <motor_set+0x11c>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	89fa      	ldrh	r2, [r7, #14]
 80078c0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80078c2:	e02c      	b.n	800791e <motor_set+0x176>
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, value);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	2b04      	cmp	r3, #4
 80078ca:	d105      	bne.n	80078d8 <motor_set+0x130>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	89fb      	ldrh	r3, [r7, #14]
 80078d4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80078d6:	e022      	b.n	800791e <motor_set+0x176>
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, value);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	2b08      	cmp	r3, #8
 80078de:	d105      	bne.n	80078ec <motor_set+0x144>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	89fb      	ldrh	r3, [r7, #14]
 80078e8:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80078ea:	e018      	b.n	800791e <motor_set+0x176>
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, value);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	2b0c      	cmp	r3, #12
 80078f2:	d105      	bne.n	8007900 <motor_set+0x158>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	89fb      	ldrh	r3, [r7, #14]
 80078fc:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80078fe:	e00e      	b.n	800791e <motor_set+0x176>
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, value);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	2b10      	cmp	r3, #16
 8007906:	d105      	bne.n	8007914 <motor_set+0x16c>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	89fb      	ldrh	r3, [r7, #14]
 8007910:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8007912:	e004      	b.n	800791e <motor_set+0x176>
	__HAL_TIM_SET_COMPARE(motor->htim, motor->channel, value);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	89fb      	ldrh	r3, [r7, #14]
 800791c:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800791e:	bf00      	nop
 8007920:	3710      	adds	r7, #16
 8007922:	46bd      	mov	sp, r7
 8007924:	bdb0      	pop	{r4, r5, r7, pc}
 8007926:	bf00      	nop
 8007928:	42c80000 	.word	0x42c80000

0800792c <PID_init>:
#include "pid.h"

float error = 0;

void  PID_init(PID_t* pid, float kp, float ki, float kd, float period, float tau, float a1, float b0, float b1){
 800792c:	b480      	push	{r7}
 800792e:	b08b      	sub	sp, #44	@ 0x2c
 8007930:	af00      	add	r7, sp, #0
 8007932:	6278      	str	r0, [r7, #36]	@ 0x24
 8007934:	ed87 0a08 	vstr	s0, [r7, #32]
 8007938:	edc7 0a07 	vstr	s1, [r7, #28]
 800793c:	ed87 1a06 	vstr	s2, [r7, #24]
 8007940:	edc7 1a05 	vstr	s3, [r7, #20]
 8007944:	ed87 2a04 	vstr	s4, [r7, #16]
 8007948:	edc7 2a03 	vstr	s5, [r7, #12]
 800794c:	ed87 3a02 	vstr	s6, [r7, #8]
 8007950:	edc7 3a01 	vstr	s7, [r7, #4]
	pid->kp = kp;
 8007954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007956:	6a3a      	ldr	r2, [r7, #32]
 8007958:	601a      	str	r2, [r3, #0]
	pid->ki = ki;
 800795a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800795c:	69fa      	ldr	r2, [r7, #28]
 800795e:	605a      	str	r2, [r3, #4]
	pid->kd = kd;
 8007960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007962:	69ba      	ldr	r2, [r7, #24]
 8007964:	609a      	str	r2, [r3, #8]
	pid->period = period/1000;
 8007966:	ed97 7a05 	vldr	s14, [r7, #20]
 800796a:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80079c4 <PID_init+0x98>
 800796e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007974:	edc3 7a04 	vstr	s15, [r3, #16]
	pid->tau = tau;
 8007978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800797a:	693a      	ldr	r2, [r7, #16]
 800797c:	615a      	str	r2, [r3, #20]
	pid->prev_feedback = 0;
 800797e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007980:	f04f 0200 	mov.w	r2, #0
 8007984:	60da      	str	r2, [r3, #12]
	pid->I_term = 0;
 8007986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007988:	f04f 0200 	mov.w	r2, #0
 800798c:	619a      	str	r2, [r3, #24]
    pid->d_filt = 0;
 800798e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007990:	f04f 0200 	mov.w	r2, #0
 8007994:	61da      	str	r2, [r3, #28]

    pid->u_prev = 0;
 8007996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007998:	f04f 0200 	mov.w	r2, #0
 800799c:	621a      	str	r2, [r3, #32]
    pid->e_prev = 0;
 800799e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a0:	f04f 0200 	mov.w	r2, #0
 80079a4:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->a1 = a1;
 80079a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->b0 = b0;
 80079ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ae:	68ba      	ldr	r2, [r7, #8]
 80079b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    pid->b1 = b1;
 80079b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80079b8:	bf00      	nop
 80079ba:	372c      	adds	r7, #44	@ 0x2c
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr
 80079c4:	447a0000 	.word	0x447a0000

080079c8 <PID_compute_law>:
	pid->prev_feedback = feedback;

	return u;
}

float PID_compute_law(PID_t* pid, float setpoint, float feedback){
 80079c8:	b480      	push	{r7}
 80079ca:	b087      	sub	sp, #28
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	ed87 0a02 	vstr	s0, [r7, #8]
 80079d4:	edc7 0a01 	vstr	s1, [r7, #4]
    // e[k]
    float e = setpoint - feedback;
 80079d8:	ed97 7a02 	vldr	s14, [r7, #8]
 80079dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80079e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80079e4:	edc7 7a04 	vstr	s15, [r7, #16]

    // Ricorrenza: u[k] = -a1*u[k-1] + b0*e[k] + b1*e[k-1]
    float u = pid->a1 * (pid->u_prev) + pid->b0 * e + pid->b1 * (pid->e_prev);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	edd3 7a08 	vldr	s15, [r3, #32]
 80079f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80079fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8007a02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007a06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8007a16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007a1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007a1e:	edc7 7a05 	vstr	s15, [r7, #20]

    // Saturazione
    if (u > U_MAX) u = U_MAX;
 8007a22:	edd7 7a05 	vldr	s15, [r7, #20]
 8007a26:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8007a2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a32:	dd02      	ble.n	8007a3a <PID_compute_law+0x72>
 8007a34:	4b0e      	ldr	r3, [pc, #56]	@ (8007a70 <PID_compute_law+0xa8>)
 8007a36:	617b      	str	r3, [r7, #20]
 8007a38:	e00a      	b.n	8007a50 <PID_compute_law+0x88>
    else if (u < U_MIN) u = U_MIN;
 8007a3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8007a3e:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8007a42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a4a:	d501      	bpl.n	8007a50 <PID_compute_law+0x88>
 8007a4c:	4b09      	ldr	r3, [pc, #36]	@ (8007a74 <PID_compute_law+0xac>)
 8007a4e:	617b      	str	r3, [r7, #20]

    // Aggiorna stati
    pid->u_prev = u;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	697a      	ldr	r2, [r7, #20]
 8007a54:	621a      	str	r2, [r3, #32]
    pid->e_prev = e;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	693a      	ldr	r2, [r7, #16]
 8007a5a:	625a      	str	r2, [r3, #36]	@ 0x24

    return u;
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	ee07 3a90 	vmov	s15, r3
}
 8007a62:	eeb0 0a67 	vmov.f32	s0, s15
 8007a66:	371c      	adds	r7, #28
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr
 8007a70:	41400000 	.word	0x41400000
 8007a74:	c1400000 	.word	0xc1400000

08007a78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b082      	sub	sp, #8
 8007a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a7e:	4b12      	ldr	r3, [pc, #72]	@ (8007ac8 <HAL_MspInit+0x50>)
 8007a80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a82:	4a11      	ldr	r2, [pc, #68]	@ (8007ac8 <HAL_MspInit+0x50>)
 8007a84:	f043 0301 	orr.w	r3, r3, #1
 8007a88:	6613      	str	r3, [r2, #96]	@ 0x60
 8007a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8007ac8 <HAL_MspInit+0x50>)
 8007a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a8e:	f003 0301 	and.w	r3, r3, #1
 8007a92:	607b      	str	r3, [r7, #4]
 8007a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007a96:	4b0c      	ldr	r3, [pc, #48]	@ (8007ac8 <HAL_MspInit+0x50>)
 8007a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a9a:	4a0b      	ldr	r2, [pc, #44]	@ (8007ac8 <HAL_MspInit+0x50>)
 8007a9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007aa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007aa2:	4b09      	ldr	r3, [pc, #36]	@ (8007ac8 <HAL_MspInit+0x50>)
 8007aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007aa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007aaa:	603b      	str	r3, [r7, #0]
 8007aac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007aae:	2200      	movs	r2, #0
 8007ab0:	210f      	movs	r1, #15
 8007ab2:	f06f 0001 	mvn.w	r0, #1
 8007ab6:	f002 ffd5 	bl	800aa64 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8007aba:	f003 ffaf 	bl	800ba1c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007abe:	bf00      	nop
 8007ac0:	3708      	adds	r7, #8
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
 8007ac6:	bf00      	nop
 8007ac8:	40021000 	.word	0x40021000

08007acc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b08c      	sub	sp, #48	@ 0x30
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8007adc:	4b2c      	ldr	r3, [pc, #176]	@ (8007b90 <HAL_InitTick+0xc4>)
 8007ade:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ae0:	4a2b      	ldr	r2, [pc, #172]	@ (8007b90 <HAL_InitTick+0xc4>)
 8007ae2:	f043 0310 	orr.w	r3, r3, #16
 8007ae6:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ae8:	4b29      	ldr	r3, [pc, #164]	@ (8007b90 <HAL_InitTick+0xc4>)
 8007aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007aec:	f003 0310 	and.w	r3, r3, #16
 8007af0:	60bb      	str	r3, [r7, #8]
 8007af2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007af4:	f107 020c 	add.w	r2, r7, #12
 8007af8:	f107 0310 	add.w	r3, r7, #16
 8007afc:	4611      	mov	r1, r2
 8007afe:	4618      	mov	r0, r3
 8007b00:	f004 fc84 	bl	800c40c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8007b04:	f004 fc56 	bl	800c3b4 <HAL_RCC_GetPCLK1Freq>
 8007b08:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b0c:	4a21      	ldr	r2, [pc, #132]	@ (8007b94 <HAL_InitTick+0xc8>)
 8007b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b12:	0c9b      	lsrs	r3, r3, #18
 8007b14:	3b01      	subs	r3, #1
 8007b16:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8007b18:	4b1f      	ldr	r3, [pc, #124]	@ (8007b98 <HAL_InitTick+0xcc>)
 8007b1a:	4a20      	ldr	r2, [pc, #128]	@ (8007b9c <HAL_InitTick+0xd0>)
 8007b1c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8007b1e:	4b1e      	ldr	r3, [pc, #120]	@ (8007b98 <HAL_InitTick+0xcc>)
 8007b20:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8007b24:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8007b26:	4a1c      	ldr	r2, [pc, #112]	@ (8007b98 <HAL_InitTick+0xcc>)
 8007b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b2a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8007b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8007b98 <HAL_InitTick+0xcc>)
 8007b2e:	2200      	movs	r2, #0
 8007b30:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b32:	4b19      	ldr	r3, [pc, #100]	@ (8007b98 <HAL_InitTick+0xcc>)
 8007b34:	2200      	movs	r2, #0
 8007b36:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8007b38:	4817      	ldr	r0, [pc, #92]	@ (8007b98 <HAL_InitTick+0xcc>)
 8007b3a:	f004 ff2d 	bl	800c998 <HAL_TIM_Base_Init>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8007b44:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d11b      	bne.n	8007b84 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8007b4c:	4812      	ldr	r0, [pc, #72]	@ (8007b98 <HAL_InitTick+0xcc>)
 8007b4e:	f005 f813 	bl	800cb78 <HAL_TIM_Base_Start_IT>
 8007b52:	4603      	mov	r3, r0
 8007b54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8007b58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d111      	bne.n	8007b84 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007b60:	2036      	movs	r0, #54	@ 0x36
 8007b62:	f002 ff99 	bl	800aa98 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2b0f      	cmp	r3, #15
 8007b6a:	d808      	bhi.n	8007b7e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	6879      	ldr	r1, [r7, #4]
 8007b70:	2036      	movs	r0, #54	@ 0x36
 8007b72:	f002 ff77 	bl	800aa64 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007b76:	4a0a      	ldr	r2, [pc, #40]	@ (8007ba0 <HAL_InitTick+0xd4>)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6013      	str	r3, [r2, #0]
 8007b7c:	e002      	b.n	8007b84 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8007b84:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3730      	adds	r7, #48	@ 0x30
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}
 8007b90:	40021000 	.word	0x40021000
 8007b94:	431bde83 	.word	0x431bde83
 8007b98:	20001ec8 	.word	0x20001ec8
 8007b9c:	40001000 	.word	0x40001000
 8007ba0:	20000058 	.word	0x20000058

08007ba4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007ba8:	bf00      	nop
 8007baa:	e7fd      	b.n	8007ba8 <NMI_Handler+0x4>

08007bac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007bac:	b480      	push	{r7}
 8007bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007bb0:	bf00      	nop
 8007bb2:	e7fd      	b.n	8007bb0 <HardFault_Handler+0x4>

08007bb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007bb8:	bf00      	nop
 8007bba:	e7fd      	b.n	8007bb8 <MemManage_Handler+0x4>

08007bbc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007bc0:	bf00      	nop
 8007bc2:	e7fd      	b.n	8007bc0 <BusFault_Handler+0x4>

08007bc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007bc8:	bf00      	nop
 8007bca:	e7fd      	b.n	8007bc8 <UsageFault_Handler+0x4>

08007bcc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007bd0:	bf00      	nop
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr
	...

08007bdc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8007be0:	4802      	ldr	r0, [pc, #8]	@ (8007bec <DMA1_Channel1_IRQHandler+0x10>)
 8007be2:	f003 fb52 	bl	800b28a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007be6:	bf00      	nop
 8007be8:	bd80      	pop	{r7, pc}
 8007bea:	bf00      	nop
 8007bec:	20002278 	.word	0x20002278

08007bf0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8007bf4:	4802      	ldr	r0, [pc, #8]	@ (8007c00 <DMA1_Channel2_IRQHandler+0x10>)
 8007bf6:	f003 fb48 	bl	800b28a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8007bfa:	bf00      	nop
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	bf00      	nop
 8007c00:	200022d8 	.word	0x200022d8

08007c04 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
 8007c08:	4802      	ldr	r0, [pc, #8]	@ (8007c14 <DMA1_Channel3_IRQHandler+0x10>)
 8007c0a:	f003 fb3e 	bl	800b28a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8007c0e:	bf00      	nop
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	20002184 	.word	0x20002184

08007c18 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8007c1c:	4802      	ldr	r0, [pc, #8]	@ (8007c28 <TIM4_IRQHandler+0x10>)
 8007c1e:	f005 feb5 	bl	800d98c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8007c22:	bf00      	nop
 8007c24:	bd80      	pop	{r7, pc}
 8007c26:	bf00      	nop
 8007c28:	20002008 	.word	0x20002008

08007c2c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007c30:	4802      	ldr	r0, [pc, #8]	@ (8007c3c <USART3_IRQHandler+0x10>)
 8007c32:	f007 fae9 	bl	800f208 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8007c36:	bf00      	nop
 8007c38:	bd80      	pop	{r7, pc}
 8007c3a:	bf00      	nop
 8007c3c:	200021e4 	.word	0x200021e4

08007c40 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SESSION_Pin);
 8007c44:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007c48:	f003 fe2c 	bl	800b8a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007c4c:	bf00      	nop
 8007c4e:	bd80      	pop	{r7, pc}

08007c50 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007c54:	4802      	ldr	r0, [pc, #8]	@ (8007c60 <TIM6_DAC_IRQHandler+0x10>)
 8007c56:	f005 fe99 	bl	800d98c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007c5a:	bf00      	nop
 8007c5c:	bd80      	pop	{r7, pc}
 8007c5e:	bf00      	nop
 8007c60:	20001ec8 	.word	0x20001ec8

08007c64 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a08      	ldr	r2, [pc, #32]	@ (8007c94 <HAL_UART_TxCpltCallback+0x30>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d10a      	bne.n	8007c8c <HAL_UART_TxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 8007c76:	4808      	ldr	r0, [pc, #32]	@ (8007c98 <HAL_UART_TxCpltCallback+0x34>)
 8007c78:	f007 fa30 	bl	800f0dc <HAL_UART_DMAStop>
    	transmitted++;
 8007c7c:	4b07      	ldr	r3, [pc, #28]	@ (8007c9c <HAL_UART_TxCpltCallback+0x38>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	3301      	adds	r3, #1
 8007c82:	4a06      	ldr	r2, [pc, #24]	@ (8007c9c <HAL_UART_TxCpltCallback+0x38>)
 8007c84:	6013      	str	r3, [r2, #0]
        tx_complete = 1;
 8007c86:	4b06      	ldr	r3, [pc, #24]	@ (8007ca0 <HAL_UART_TxCpltCallback+0x3c>)
 8007c88:	2201      	movs	r2, #1
 8007c8a:	701a      	strb	r2, [r3, #0]
    }
}
 8007c8c:	bf00      	nop
 8007c8e:	3708      	adds	r7, #8
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	40004800 	.word	0x40004800
 8007c98:	200021e4 	.word	0x200021e4
 8007c9c:	20001f18 	.word	0x20001f18
 8007ca0:	20001d94 	.word	0x20001d94

08007ca4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a0a      	ldr	r2, [pc, #40]	@ (8007cdc <HAL_UART_RxCpltCallback+0x38>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d10d      	bne.n	8007cd2 <HAL_UART_RxCpltCallback+0x2e>
    {
    	HAL_UART_DMAStop(&huart3);
 8007cb6:	480a      	ldr	r0, [pc, #40]	@ (8007ce0 <HAL_UART_RxCpltCallback+0x3c>)
 8007cb8:	f007 fa10 	bl	800f0dc <HAL_UART_DMAStop>
    	HAL_HalfDuplex_EnableTransmitter(&huart3);
 8007cbc:	4808      	ldr	r0, [pc, #32]	@ (8007ce0 <HAL_UART_RxCpltCallback+0x3c>)
 8007cbe:	f007 fe0f 	bl	800f8e0 <HAL_HalfDuplex_EnableTransmitter>
    	received++;
 8007cc2:	4b08      	ldr	r3, [pc, #32]	@ (8007ce4 <HAL_UART_RxCpltCallback+0x40>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	4a06      	ldr	r2, [pc, #24]	@ (8007ce4 <HAL_UART_RxCpltCallback+0x40>)
 8007cca:	6013      	str	r3, [r2, #0]
    	rx_complete = 1;
 8007ccc:	4b06      	ldr	r3, [pc, #24]	@ (8007ce8 <HAL_UART_RxCpltCallback+0x44>)
 8007cce:	2201      	movs	r2, #1
 8007cd0:	701a      	strb	r2, [r3, #0]
    }
}
 8007cd2:	bf00      	nop
 8007cd4:	3708      	adds	r7, #8
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
 8007cda:	bf00      	nop
 8007cdc:	40004800 	.word	0x40004800
 8007ce0:	200021e4 	.word	0x200021e4
 8007ce4:	20001f14 	.word	0x20001f14
 8007ce8:	20001d95 	.word	0x20001d95

08007cec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007cec:	b480      	push	{r7}
 8007cee:	af00      	add	r7, sp, #0
  return 1;
 8007cf0:	2301      	movs	r3, #1
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <_kill>:

int _kill(int pid, int sig)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b082      	sub	sp, #8
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007d06:	f00c ff4b 	bl	8014ba0 <__errno>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	2216      	movs	r2, #22
 8007d0e:	601a      	str	r2, [r3, #0]
  return -1;
 8007d10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3708      	adds	r7, #8
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}

08007d1c <_exit>:

void _exit (int status)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b082      	sub	sp, #8
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007d24:	f04f 31ff 	mov.w	r1, #4294967295
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f7ff ffe7 	bl	8007cfc <_kill>
  while (1) {}    /* Make sure we hang here */
 8007d2e:	bf00      	nop
 8007d30:	e7fd      	b.n	8007d2e <_exit+0x12>

08007d32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007d32:	b580      	push	{r7, lr}
 8007d34:	b086      	sub	sp, #24
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	60f8      	str	r0, [r7, #12]
 8007d3a:	60b9      	str	r1, [r7, #8]
 8007d3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007d3e:	2300      	movs	r3, #0
 8007d40:	617b      	str	r3, [r7, #20]
 8007d42:	e00a      	b.n	8007d5a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007d44:	f3af 8000 	nop.w
 8007d48:	4601      	mov	r1, r0
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	1c5a      	adds	r2, r3, #1
 8007d4e:	60ba      	str	r2, [r7, #8]
 8007d50:	b2ca      	uxtb	r2, r1
 8007d52:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	3301      	adds	r3, #1
 8007d58:	617b      	str	r3, [r7, #20]
 8007d5a:	697a      	ldr	r2, [r7, #20]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	dbf0      	blt.n	8007d44 <_read+0x12>
  }

  return len;
 8007d62:	687b      	ldr	r3, [r7, #4]
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	3718      	adds	r7, #24
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bd80      	pop	{r7, pc}

08007d6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b086      	sub	sp, #24
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	60f8      	str	r0, [r7, #12]
 8007d74:	60b9      	str	r1, [r7, #8]
 8007d76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007d78:	2300      	movs	r3, #0
 8007d7a:	617b      	str	r3, [r7, #20]
 8007d7c:	e009      	b.n	8007d92 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	1c5a      	adds	r2, r3, #1
 8007d82:	60ba      	str	r2, [r7, #8]
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	4618      	mov	r0, r3
 8007d88:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	3301      	adds	r3, #1
 8007d90:	617b      	str	r3, [r7, #20]
 8007d92:	697a      	ldr	r2, [r7, #20]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	429a      	cmp	r2, r3
 8007d98:	dbf1      	blt.n	8007d7e <_write+0x12>
  }
  return len;
 8007d9a:	687b      	ldr	r3, [r7, #4]
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3718      	adds	r7, #24
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <_close>:

int _close(int file)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b083      	sub	sp, #12
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007dac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
 8007dc4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007dcc:	605a      	str	r2, [r3, #4]
  return 0;
 8007dce:	2300      	movs	r3, #0
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	370c      	adds	r7, #12
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dda:	4770      	bx	lr

08007ddc <_isatty>:

int _isatty(int file)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b083      	sub	sp, #12
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007de4:	2301      	movs	r3, #1
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	370c      	adds	r7, #12
 8007dea:	46bd      	mov	sp, r7
 8007dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df0:	4770      	bx	lr

08007df2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007df2:	b480      	push	{r7}
 8007df4:	b085      	sub	sp, #20
 8007df6:	af00      	add	r7, sp, #0
 8007df8:	60f8      	str	r0, [r7, #12]
 8007dfa:	60b9      	str	r1, [r7, #8]
 8007dfc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007dfe:	2300      	movs	r3, #0
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3714      	adds	r7, #20
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr

08007e0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b086      	sub	sp, #24
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007e14:	4a14      	ldr	r2, [pc, #80]	@ (8007e68 <_sbrk+0x5c>)
 8007e16:	4b15      	ldr	r3, [pc, #84]	@ (8007e6c <_sbrk+0x60>)
 8007e18:	1ad3      	subs	r3, r2, r3
 8007e1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007e20:	4b13      	ldr	r3, [pc, #76]	@ (8007e70 <_sbrk+0x64>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d102      	bne.n	8007e2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007e28:	4b11      	ldr	r3, [pc, #68]	@ (8007e70 <_sbrk+0x64>)
 8007e2a:	4a12      	ldr	r2, [pc, #72]	@ (8007e74 <_sbrk+0x68>)
 8007e2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007e2e:	4b10      	ldr	r3, [pc, #64]	@ (8007e70 <_sbrk+0x64>)
 8007e30:	681a      	ldr	r2, [r3, #0]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	4413      	add	r3, r2
 8007e36:	693a      	ldr	r2, [r7, #16]
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d207      	bcs.n	8007e4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007e3c:	f00c feb0 	bl	8014ba0 <__errno>
 8007e40:	4603      	mov	r3, r0
 8007e42:	220c      	movs	r2, #12
 8007e44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007e46:	f04f 33ff 	mov.w	r3, #4294967295
 8007e4a:	e009      	b.n	8007e60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007e4c:	4b08      	ldr	r3, [pc, #32]	@ (8007e70 <_sbrk+0x64>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007e52:	4b07      	ldr	r3, [pc, #28]	@ (8007e70 <_sbrk+0x64>)
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	4413      	add	r3, r2
 8007e5a:	4a05      	ldr	r2, [pc, #20]	@ (8007e70 <_sbrk+0x64>)
 8007e5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3718      	adds	r7, #24
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	20020000 	.word	0x20020000
 8007e6c:	00000400 	.word	0x00000400
 8007e70:	20001f1c 	.word	0x20001f1c
 8007e74:	20006e70 	.word	0x20006e70

08007e78 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007e7c:	4b06      	ldr	r3, [pc, #24]	@ (8007e98 <SystemInit+0x20>)
 8007e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e82:	4a05      	ldr	r2, [pc, #20]	@ (8007e98 <SystemInit+0x20>)
 8007e84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007e88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007e8c:	bf00      	nop
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr
 8007e96:	bf00      	nop
 8007e98:	e000ed00 	.word	0xe000ed00

08007e9c <TEMP_cfgCh_>:
 * \brief Configures the ADC channel for internal temperature.
 * \param channel Temperature sensor ADC channel.
 * \return HAL_OK on success, HAL_ERROR otherwise.
 */
static HAL_StatusTypeDef TEMP_cfgCh_(uint32_t channel)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b08c      	sub	sp, #48	@ 0x30
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef st;
    ADC_ChannelConfTypeDef cfg;

    cfg.Channel      = channel;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	60fb      	str	r3, [r7, #12]
    cfg.Rank         = ADC_REGULAR_RANK_1;
 8007ea8:	2306      	movs	r3, #6
 8007eaa:	613b      	str	r3, [r7, #16]
    cfg.SamplingTime = TEMP_ADC_SMPL_TIME;
 8007eac:	2306      	movs	r3, #6
 8007eae:	617b      	str	r3, [r7, #20]
    cfg.SingleDiff   = ADC_SINGLE_ENDED;
 8007eb0:	237f      	movs	r3, #127	@ 0x7f
 8007eb2:	61bb      	str	r3, [r7, #24]
    cfg.OffsetNumber = ADC_OFFSET_NONE;
 8007eb4:	2304      	movs	r3, #4
 8007eb6:	61fb      	str	r3, [r7, #28]
    cfg.Offset       = 0U;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	623b      	str	r3, [r7, #32]

    st = HAL_ADC_ConfigChannel(l_adc, &cfg);
 8007ebc:	4b08      	ldr	r3, [pc, #32]	@ (8007ee0 <TEMP_cfgCh_+0x44>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f107 020c 	add.w	r2, r7, #12
 8007ec4:	4611      	mov	r1, r2
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f001 fd66 	bl	8009998 <HAL_ADC_ConfigChannel>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    return st;
 8007ed2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3730      	adds	r7, #48	@ 0x30
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}
 8007ede:	bf00      	nop
 8007ee0:	20001f20 	.word	0x20001f20

08007ee4 <TEMP_readConv_>:
/**
 * \brief Performs a single ADC conversion.
 * \return Raw ADC value or 0 on error.
 */
static uint32_t TEMP_readConv_(void)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b082      	sub	sp, #8
 8007ee8:	af00      	add	r7, sp, #0
    uint32_t adcVal;
    HAL_StatusTypeDef stStart;
    HAL_StatusTypeDef stPoll;

    adcVal = 0U;
 8007eea:	2300      	movs	r3, #0
 8007eec:	607b      	str	r3, [r7, #4]

    stStart = HAL_ADC_Start(l_adc);
 8007eee:	4b12      	ldr	r3, [pc, #72]	@ (8007f38 <TEMP_readConv_+0x54>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f001 fb24 	bl	8009540 <HAL_ADC_Start>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	70fb      	strb	r3, [r7, #3]
    if (stStart == HAL_OK)
 8007efc:	78fb      	ldrb	r3, [r7, #3]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d115      	bne.n	8007f2e <TEMP_readConv_+0x4a>
    {
        stPoll = HAL_ADC_PollForConversion(l_adc, TEMP_ADC_TMO_MS);
 8007f02:	4b0d      	ldr	r3, [pc, #52]	@ (8007f38 <TEMP_readConv_+0x54>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	210a      	movs	r1, #10
 8007f08:	4618      	mov	r0, r3
 8007f0a:	f001 fc31 	bl	8009770 <HAL_ADC_PollForConversion>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	70bb      	strb	r3, [r7, #2]
        if (stPoll == HAL_OK)
 8007f12:	78bb      	ldrb	r3, [r7, #2]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d105      	bne.n	8007f24 <TEMP_readConv_+0x40>
        {
            adcVal = HAL_ADC_GetValue(l_adc);
 8007f18:	4b07      	ldr	r3, [pc, #28]	@ (8007f38 <TEMP_readConv_+0x54>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f001 fd2d 	bl	800997c <HAL_ADC_GetValue>
 8007f22:	6078      	str	r0, [r7, #4]
        }
        (void)HAL_ADC_Stop(l_adc);
 8007f24:	4b04      	ldr	r3, [pc, #16]	@ (8007f38 <TEMP_readConv_+0x54>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f001 fbed 	bl	8009708 <HAL_ADC_Stop>
    }

    return adcVal;
 8007f2e:	687b      	ldr	r3, [r7, #4]
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	3708      	adds	r7, #8
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}
 8007f38:	20001f20 	.word	0x20001f20

08007f3c <TEMP_init>:

/* ========== PUBLIC API ========== */

void TEMP_init(ADC_HandleTypeDef * adc)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b082      	sub	sp, #8
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]

    l_adc = adc;
 8007f44:	4a06      	ldr	r2, [pc, #24]	@ (8007f60 <TEMP_init+0x24>)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6013      	str	r3, [r2, #0]
    HAL_ADCEx_Calibration_Start(l_adc, ADC_SINGLE_ENDED);
 8007f4a:	4b05      	ldr	r3, [pc, #20]	@ (8007f60 <TEMP_init+0x24>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	217f      	movs	r1, #127	@ 0x7f
 8007f50:	4618      	mov	r0, r3
 8007f52:	f002 fb65 	bl	800a620 <HAL_ADCEx_Calibration_Start>
}
 8007f56:	bf00      	nop
 8007f58:	3708      	adds	r7, #8
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	20001f20 	.word	0x20001f20

08007f64 <TEMP_readRaw>:

uint32_t TEMP_readRaw(void)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b082      	sub	sp, #8
 8007f68:	af00      	add	r7, sp, #0
    uint32_t raw;

    raw = 0U;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	607b      	str	r3, [r7, #4]

    if (l_adc != (ADC_HandleTypeDef *)0)
 8007f6e:	4b09      	ldr	r3, [pc, #36]	@ (8007f94 <TEMP_readRaw+0x30>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d008      	beq.n	8007f88 <TEMP_readRaw+0x24>
    {
        if (TEMP_cfgCh_(TEMP_ADC_CH) == HAL_OK)
 8007f76:	4808      	ldr	r0, [pc, #32]	@ (8007f98 <TEMP_readRaw+0x34>)
 8007f78:	f7ff ff90 	bl	8007e9c <TEMP_cfgCh_>
 8007f7c:	4603      	mov	r3, r0
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d102      	bne.n	8007f88 <TEMP_readRaw+0x24>
        {
            raw = TEMP_readConv_();
 8007f82:	f7ff ffaf 	bl	8007ee4 <TEMP_readConv_>
 8007f86:	6078      	str	r0, [r7, #4]
        }
    }

    return raw;
 8007f88:	687b      	ldr	r3, [r7, #4]
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	3708      	adds	r7, #8
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}
 8007f92:	bf00      	nop
 8007f94:	20001f20 	.word	0x20001f20
 8007f98:	c3210000 	.word	0xc3210000

08007f9c <TEMP_getCelsius>:

float TEMP_getCelsius(void)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
    uint32_t raw;
    float vSense;
    float tempC;

    raw = TEMP_readRaw();
 8007fa2:	f7ff ffdf 	bl	8007f64 <TEMP_readRaw>
 8007fa6:	60f8      	str	r0, [r7, #12]

    /* Convert ADC reading to millivolts */
    vSense = ((float)raw * TEMP_ADC_VREF_MV) / TEMP_ADC_MAX_CNT;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	ee07 3a90 	vmov	s15, r3
 8007fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fb2:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8007ff8 <TEMP_getCelsius+0x5c>
 8007fb6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007fba:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8007ffc <TEMP_getCelsius+0x60>
 8007fbe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007fc2:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Apply STM32 linear formula */
    tempC = ((vSense - TEMP_V25_MV) / TEMP_SLOPE_MV) + 25.0F;
 8007fc6:	edd7 7a02 	vldr	s15, [r7, #8]
 8007fca:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8008000 <TEMP_getCelsius+0x64>
 8007fce:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8007fd2:	eef0 6a04 	vmov.f32	s13, #4	@ 0x40200000  2.5
 8007fd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007fda:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8007fde:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007fe2:	edc7 7a01 	vstr	s15, [r7, #4]

    return tempC;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	ee07 3a90 	vmov	s15, r3
}
 8007fec:	eeb0 0a67 	vmov.f32	s0, s15
 8007ff0:	3710      	adds	r7, #16
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
 8007ff6:	bf00      	nop
 8007ff8:	454e4000 	.word	0x454e4000
 8007ffc:	457ff000 	.word	0x457ff000
 8008000:	443e0000 	.word	0x443e0000

08008004 <MX_TIM1_Init>:
TIM_HandleTypeDef htim20;
DMA_HandleTypeDef hdma_tim17_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b08c      	sub	sp, #48	@ 0x30
 8008008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800800a:	f107 030c 	add.w	r3, r7, #12
 800800e:	2224      	movs	r2, #36	@ 0x24
 8008010:	2100      	movs	r1, #0
 8008012:	4618      	mov	r0, r3
 8008014:	f00c fd13 	bl	8014a3e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008018:	463b      	mov	r3, r7
 800801a:	2200      	movs	r2, #0
 800801c:	601a      	str	r2, [r3, #0]
 800801e:	605a      	str	r2, [r3, #4]
 8008020:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8008022:	4b23      	ldr	r3, [pc, #140]	@ (80080b0 <MX_TIM1_Init+0xac>)
 8008024:	4a23      	ldr	r2, [pc, #140]	@ (80080b4 <MX_TIM1_Init+0xb0>)
 8008026:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8008028:	4b21      	ldr	r3, [pc, #132]	@ (80080b0 <MX_TIM1_Init+0xac>)
 800802a:	2200      	movs	r2, #0
 800802c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800802e:	4b20      	ldr	r3, [pc, #128]	@ (80080b0 <MX_TIM1_Init+0xac>)
 8008030:	2200      	movs	r2, #0
 8008032:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8008034:	4b1e      	ldr	r3, [pc, #120]	@ (80080b0 <MX_TIM1_Init+0xac>)
 8008036:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800803a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800803c:	4b1c      	ldr	r3, [pc, #112]	@ (80080b0 <MX_TIM1_Init+0xac>)
 800803e:	2200      	movs	r2, #0
 8008040:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8008042:	4b1b      	ldr	r3, [pc, #108]	@ (80080b0 <MX_TIM1_Init+0xac>)
 8008044:	2200      	movs	r2, #0
 8008046:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008048:	4b19      	ldr	r3, [pc, #100]	@ (80080b0 <MX_TIM1_Init+0xac>)
 800804a:	2200      	movs	r2, #0
 800804c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800804e:	2303      	movs	r3, #3
 8008050:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008052:	2300      	movs	r3, #0
 8008054:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008056:	2301      	movs	r3, #1
 8008058:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800805a:	2300      	movs	r3, #0
 800805c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 800805e:	2305      	movs	r3, #5
 8008060:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008062:	2300      	movs	r3, #0
 8008064:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008066:	2301      	movs	r3, #1
 8008068:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800806a:	2300      	movs	r3, #0
 800806c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 800806e:	2305      	movs	r3, #5
 8008070:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8008072:	f107 030c 	add.w	r3, r7, #12
 8008076:	4619      	mov	r1, r3
 8008078:	480d      	ldr	r0, [pc, #52]	@ (80080b0 <MX_TIM1_Init+0xac>)
 800807a:	f005 fb53 	bl	800d724 <HAL_TIM_Encoder_Init>
 800807e:	4603      	mov	r3, r0
 8008080:	2b00      	cmp	r3, #0
 8008082:	d001      	beq.n	8008088 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8008084:	f7ff fb30 	bl	80076e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008088:	2300      	movs	r3, #0
 800808a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800808c:	2300      	movs	r3, #0
 800808e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008090:	2300      	movs	r3, #0
 8008092:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008094:	463b      	mov	r3, r7
 8008096:	4619      	mov	r1, r3
 8008098:	4805      	ldr	r0, [pc, #20]	@ (80080b0 <MX_TIM1_Init+0xac>)
 800809a:	f006 fd8b 	bl	800ebb4 <HAL_TIMEx_MasterConfigSynchronization>
 800809e:	4603      	mov	r3, r0
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d001      	beq.n	80080a8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80080a4:	f7ff fb20 	bl	80076e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80080a8:	bf00      	nop
 80080aa:	3730      	adds	r7, #48	@ 0x30
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}
 80080b0:	20001f24 	.word	0x20001f24
 80080b4:	40012c00 	.word	0x40012c00

080080b8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b088      	sub	sp, #32
 80080bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80080be:	f107 0310 	add.w	r3, r7, #16
 80080c2:	2200      	movs	r2, #0
 80080c4:	601a      	str	r2, [r3, #0]
 80080c6:	605a      	str	r2, [r3, #4]
 80080c8:	609a      	str	r2, [r3, #8]
 80080ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80080cc:	1d3b      	adds	r3, r7, #4
 80080ce:	2200      	movs	r2, #0
 80080d0:	601a      	str	r2, [r3, #0]
 80080d2:	605a      	str	r2, [r3, #4]
 80080d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80080d6:	4b1e      	ldr	r3, [pc, #120]	@ (8008150 <MX_TIM2_Init+0x98>)
 80080d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80080dc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80080de:	4b1c      	ldr	r3, [pc, #112]	@ (8008150 <MX_TIM2_Init+0x98>)
 80080e0:	22a9      	movs	r2, #169	@ 0xa9
 80080e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80080e4:	4b1a      	ldr	r3, [pc, #104]	@ (8008150 <MX_TIM2_Init+0x98>)
 80080e6:	2200      	movs	r2, #0
 80080e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80080ea:	4b19      	ldr	r3, [pc, #100]	@ (8008150 <MX_TIM2_Init+0x98>)
 80080ec:	f04f 32ff 	mov.w	r2, #4294967295
 80080f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80080f2:	4b17      	ldr	r3, [pc, #92]	@ (8008150 <MX_TIM2_Init+0x98>)
 80080f4:	2200      	movs	r2, #0
 80080f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80080f8:	4b15      	ldr	r3, [pc, #84]	@ (8008150 <MX_TIM2_Init+0x98>)
 80080fa:	2200      	movs	r2, #0
 80080fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80080fe:	4814      	ldr	r0, [pc, #80]	@ (8008150 <MX_TIM2_Init+0x98>)
 8008100:	f004 fc4a 	bl	800c998 <HAL_TIM_Base_Init>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	d001      	beq.n	800810e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800810a:	f7ff faed 	bl	80076e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800810e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008112:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8008114:	f107 0310 	add.w	r3, r7, #16
 8008118:	4619      	mov	r1, r3
 800811a:	480d      	ldr	r0, [pc, #52]	@ (8008150 <MX_TIM2_Init+0x98>)
 800811c:	f005 fe9a 	bl	800de54 <HAL_TIM_ConfigClockSource>
 8008120:	4603      	mov	r3, r0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d001      	beq.n	800812a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8008126:	f7ff fadf 	bl	80076e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800812a:	2300      	movs	r3, #0
 800812c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800812e:	2300      	movs	r3, #0
 8008130:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008132:	1d3b      	adds	r3, r7, #4
 8008134:	4619      	mov	r1, r3
 8008136:	4806      	ldr	r0, [pc, #24]	@ (8008150 <MX_TIM2_Init+0x98>)
 8008138:	f006 fd3c 	bl	800ebb4 <HAL_TIMEx_MasterConfigSynchronization>
 800813c:	4603      	mov	r3, r0
 800813e:	2b00      	cmp	r3, #0
 8008140:	d001      	beq.n	8008146 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8008142:	f7ff fad1 	bl	80076e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8008146:	bf00      	nop
 8008148:	3720      	adds	r7, #32
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	20001f70 	.word	0x20001f70

08008154 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b08a      	sub	sp, #40	@ 0x28
 8008158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800815a:	f107 031c 	add.w	r3, r7, #28
 800815e:	2200      	movs	r2, #0
 8008160:	601a      	str	r2, [r3, #0]
 8008162:	605a      	str	r2, [r3, #4]
 8008164:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008166:	463b      	mov	r3, r7
 8008168:	2200      	movs	r2, #0
 800816a:	601a      	str	r2, [r3, #0]
 800816c:	605a      	str	r2, [r3, #4]
 800816e:	609a      	str	r2, [r3, #8]
 8008170:	60da      	str	r2, [r3, #12]
 8008172:	611a      	str	r2, [r3, #16]
 8008174:	615a      	str	r2, [r3, #20]
 8008176:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8008178:	4b32      	ldr	r3, [pc, #200]	@ (8008244 <MX_TIM3_Init+0xf0>)
 800817a:	4a33      	ldr	r2, [pc, #204]	@ (8008248 <MX_TIM3_Init+0xf4>)
 800817c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 800817e:	4b31      	ldr	r3, [pc, #196]	@ (8008244 <MX_TIM3_Init+0xf0>)
 8008180:	2201      	movs	r2, #1
 8008182:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008184:	4b2f      	ldr	r3, [pc, #188]	@ (8008244 <MX_TIM3_Init+0xf0>)
 8008186:	2200      	movs	r2, #0
 8008188:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4249;
 800818a:	4b2e      	ldr	r3, [pc, #184]	@ (8008244 <MX_TIM3_Init+0xf0>)
 800818c:	f241 0299 	movw	r2, #4249	@ 0x1099
 8008190:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008192:	4b2c      	ldr	r3, [pc, #176]	@ (8008244 <MX_TIM3_Init+0xf0>)
 8008194:	2200      	movs	r2, #0
 8008196:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008198:	4b2a      	ldr	r3, [pc, #168]	@ (8008244 <MX_TIM3_Init+0xf0>)
 800819a:	2200      	movs	r2, #0
 800819c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800819e:	4829      	ldr	r0, [pc, #164]	@ (8008244 <MX_TIM3_Init+0xf0>)
 80081a0:	f004 fd91 	bl	800ccc6 <HAL_TIM_PWM_Init>
 80081a4:	4603      	mov	r3, r0
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d001      	beq.n	80081ae <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80081aa:	f7ff fa9d 	bl	80076e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80081ae:	2300      	movs	r3, #0
 80081b0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80081b2:	2300      	movs	r3, #0
 80081b4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80081b6:	f107 031c 	add.w	r3, r7, #28
 80081ba:	4619      	mov	r1, r3
 80081bc:	4821      	ldr	r0, [pc, #132]	@ (8008244 <MX_TIM3_Init+0xf0>)
 80081be:	f006 fcf9 	bl	800ebb4 <HAL_TIMEx_MasterConfigSynchronization>
 80081c2:	4603      	mov	r3, r0
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d001      	beq.n	80081cc <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80081c8:	f7ff fa8e 	bl	80076e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80081cc:	2360      	movs	r3, #96	@ 0x60
 80081ce:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80081d0:	2300      	movs	r3, #0
 80081d2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80081d4:	2300      	movs	r3, #0
 80081d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80081d8:	2300      	movs	r3, #0
 80081da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80081dc:	463b      	mov	r3, r7
 80081de:	2200      	movs	r2, #0
 80081e0:	4619      	mov	r1, r3
 80081e2:	4818      	ldr	r0, [pc, #96]	@ (8008244 <MX_TIM3_Init+0xf0>)
 80081e4:	f005 fd22 	bl	800dc2c <HAL_TIM_PWM_ConfigChannel>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d001      	beq.n	80081f2 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80081ee:	f7ff fa7b 	bl	80076e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80081f2:	463b      	mov	r3, r7
 80081f4:	2204      	movs	r2, #4
 80081f6:	4619      	mov	r1, r3
 80081f8:	4812      	ldr	r0, [pc, #72]	@ (8008244 <MX_TIM3_Init+0xf0>)
 80081fa:	f005 fd17 	bl	800dc2c <HAL_TIM_PWM_ConfigChannel>
 80081fe:	4603      	mov	r3, r0
 8008200:	2b00      	cmp	r3, #0
 8008202:	d001      	beq.n	8008208 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8008204:	f7ff fa70 	bl	80076e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008208:	463b      	mov	r3, r7
 800820a:	2208      	movs	r2, #8
 800820c:	4619      	mov	r1, r3
 800820e:	480d      	ldr	r0, [pc, #52]	@ (8008244 <MX_TIM3_Init+0xf0>)
 8008210:	f005 fd0c 	bl	800dc2c <HAL_TIM_PWM_ConfigChannel>
 8008214:	4603      	mov	r3, r0
 8008216:	2b00      	cmp	r3, #0
 8008218:	d001      	beq.n	800821e <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 800821a:	f7ff fa65 	bl	80076e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800821e:	463b      	mov	r3, r7
 8008220:	220c      	movs	r2, #12
 8008222:	4619      	mov	r1, r3
 8008224:	4807      	ldr	r0, [pc, #28]	@ (8008244 <MX_TIM3_Init+0xf0>)
 8008226:	f005 fd01 	bl	800dc2c <HAL_TIM_PWM_ConfigChannel>
 800822a:	4603      	mov	r3, r0
 800822c:	2b00      	cmp	r3, #0
 800822e:	d001      	beq.n	8008234 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8008230:	f7ff fa5a 	bl	80076e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8008234:	4803      	ldr	r0, [pc, #12]	@ (8008244 <MX_TIM3_Init+0xf0>)
 8008236:	f000 fb69 	bl	800890c <HAL_TIM_MspPostInit>

}
 800823a:	bf00      	nop
 800823c:	3728      	adds	r7, #40	@ 0x28
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}
 8008242:	bf00      	nop
 8008244:	20001fbc 	.word	0x20001fbc
 8008248:	40000400 	.word	0x40000400

0800824c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b088      	sub	sp, #32
 8008250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008252:	f107 0310 	add.w	r3, r7, #16
 8008256:	2200      	movs	r2, #0
 8008258:	601a      	str	r2, [r3, #0]
 800825a:	605a      	str	r2, [r3, #4]
 800825c:	609a      	str	r2, [r3, #8]
 800825e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008260:	1d3b      	adds	r3, r7, #4
 8008262:	2200      	movs	r2, #0
 8008264:	601a      	str	r2, [r3, #0]
 8008266:	605a      	str	r2, [r3, #4]
 8008268:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800826a:	4b1e      	ldr	r3, [pc, #120]	@ (80082e4 <MX_TIM4_Init+0x98>)
 800826c:	4a1e      	ldr	r2, [pc, #120]	@ (80082e8 <MX_TIM4_Init+0x9c>)
 800826e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1699;
 8008270:	4b1c      	ldr	r3, [pc, #112]	@ (80082e4 <MX_TIM4_Init+0x98>)
 8008272:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8008276:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008278:	4b1a      	ldr	r3, [pc, #104]	@ (80082e4 <MX_TIM4_Init+0x98>)
 800827a:	2200      	movs	r2, #0
 800827c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 21999;
 800827e:	4b19      	ldr	r3, [pc, #100]	@ (80082e4 <MX_TIM4_Init+0x98>)
 8008280:	f245 52ef 	movw	r2, #21999	@ 0x55ef
 8008284:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008286:	4b17      	ldr	r3, [pc, #92]	@ (80082e4 <MX_TIM4_Init+0x98>)
 8008288:	2200      	movs	r2, #0
 800828a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800828c:	4b15      	ldr	r3, [pc, #84]	@ (80082e4 <MX_TIM4_Init+0x98>)
 800828e:	2200      	movs	r2, #0
 8008290:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8008292:	4814      	ldr	r0, [pc, #80]	@ (80082e4 <MX_TIM4_Init+0x98>)
 8008294:	f004 fb80 	bl	800c998 <HAL_TIM_Base_Init>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	d001      	beq.n	80082a2 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800829e:	f7ff fa23 	bl	80076e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80082a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80082a6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80082a8:	f107 0310 	add.w	r3, r7, #16
 80082ac:	4619      	mov	r1, r3
 80082ae:	480d      	ldr	r0, [pc, #52]	@ (80082e4 <MX_TIM4_Init+0x98>)
 80082b0:	f005 fdd0 	bl	800de54 <HAL_TIM_ConfigClockSource>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d001      	beq.n	80082be <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80082ba:	f7ff fa15 	bl	80076e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80082be:	2300      	movs	r3, #0
 80082c0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80082c2:	2300      	movs	r3, #0
 80082c4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80082c6:	1d3b      	adds	r3, r7, #4
 80082c8:	4619      	mov	r1, r3
 80082ca:	4806      	ldr	r0, [pc, #24]	@ (80082e4 <MX_TIM4_Init+0x98>)
 80082cc:	f006 fc72 	bl	800ebb4 <HAL_TIMEx_MasterConfigSynchronization>
 80082d0:	4603      	mov	r3, r0
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d001      	beq.n	80082da <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80082d6:	f7ff fa07 	bl	80076e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80082da:	bf00      	nop
 80082dc:	3720      	adds	r7, #32
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}
 80082e2:	bf00      	nop
 80082e4:	20002008 	.word	0x20002008
 80082e8:	40000800 	.word	0x40000800

080082ec <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b08c      	sub	sp, #48	@ 0x30
 80082f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80082f2:	f107 030c 	add.w	r3, r7, #12
 80082f6:	2224      	movs	r2, #36	@ 0x24
 80082f8:	2100      	movs	r1, #0
 80082fa:	4618      	mov	r0, r3
 80082fc:	f00c fb9f 	bl	8014a3e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008300:	463b      	mov	r3, r7
 8008302:	2200      	movs	r2, #0
 8008304:	601a      	str	r2, [r3, #0]
 8008306:	605a      	str	r2, [r3, #4]
 8008308:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800830a:	4b21      	ldr	r3, [pc, #132]	@ (8008390 <MX_TIM5_Init+0xa4>)
 800830c:	4a21      	ldr	r2, [pc, #132]	@ (8008394 <MX_TIM5_Init+0xa8>)
 800830e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8008310:	4b1f      	ldr	r3, [pc, #124]	@ (8008390 <MX_TIM5_Init+0xa4>)
 8008312:	2200      	movs	r2, #0
 8008314:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008316:	4b1e      	ldr	r3, [pc, #120]	@ (8008390 <MX_TIM5_Init+0xa4>)
 8008318:	2200      	movs	r2, #0
 800831a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 800831c:	4b1c      	ldr	r3, [pc, #112]	@ (8008390 <MX_TIM5_Init+0xa4>)
 800831e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008322:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008324:	4b1a      	ldr	r3, [pc, #104]	@ (8008390 <MX_TIM5_Init+0xa4>)
 8008326:	2200      	movs	r2, #0
 8008328:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800832a:	4b19      	ldr	r3, [pc, #100]	@ (8008390 <MX_TIM5_Init+0xa4>)
 800832c:	2200      	movs	r2, #0
 800832e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008330:	2303      	movs	r3, #3
 8008332:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008334:	2300      	movs	r3, #0
 8008336:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008338:	2301      	movs	r3, #1
 800833a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800833c:	2300      	movs	r3, #0
 800833e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8008340:	2305      	movs	r3, #5
 8008342:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008344:	2300      	movs	r3, #0
 8008346:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008348:	2301      	movs	r3, #1
 800834a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800834c:	2300      	movs	r3, #0
 800834e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8008350:	2305      	movs	r3, #5
 8008352:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8008354:	f107 030c 	add.w	r3, r7, #12
 8008358:	4619      	mov	r1, r3
 800835a:	480d      	ldr	r0, [pc, #52]	@ (8008390 <MX_TIM5_Init+0xa4>)
 800835c:	f005 f9e2 	bl	800d724 <HAL_TIM_Encoder_Init>
 8008360:	4603      	mov	r3, r0
 8008362:	2b00      	cmp	r3, #0
 8008364:	d001      	beq.n	800836a <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8008366:	f7ff f9bf 	bl	80076e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800836a:	2300      	movs	r3, #0
 800836c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800836e:	2300      	movs	r3, #0
 8008370:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8008372:	463b      	mov	r3, r7
 8008374:	4619      	mov	r1, r3
 8008376:	4806      	ldr	r0, [pc, #24]	@ (8008390 <MX_TIM5_Init+0xa4>)
 8008378:	f006 fc1c 	bl	800ebb4 <HAL_TIMEx_MasterConfigSynchronization>
 800837c:	4603      	mov	r3, r0
 800837e:	2b00      	cmp	r3, #0
 8008380:	d001      	beq.n	8008386 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8008382:	f7ff f9b1 	bl	80076e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8008386:	bf00      	nop
 8008388:	3730      	adds	r7, #48	@ 0x30
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}
 800838e:	bf00      	nop
 8008390:	20002054 	.word	0x20002054
 8008394:	40000c00 	.word	0x40000c00

08008398 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b08c      	sub	sp, #48	@ 0x30
 800839c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800839e:	f107 030c 	add.w	r3, r7, #12
 80083a2:	2224      	movs	r2, #36	@ 0x24
 80083a4:	2100      	movs	r1, #0
 80083a6:	4618      	mov	r0, r3
 80083a8:	f00c fb49 	bl	8014a3e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80083ac:	463b      	mov	r3, r7
 80083ae:	2200      	movs	r2, #0
 80083b0:	601a      	str	r2, [r3, #0]
 80083b2:	605a      	str	r2, [r3, #4]
 80083b4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80083b6:	4b23      	ldr	r3, [pc, #140]	@ (8008444 <MX_TIM8_Init+0xac>)
 80083b8:	4a23      	ldr	r2, [pc, #140]	@ (8008448 <MX_TIM8_Init+0xb0>)
 80083ba:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80083bc:	4b21      	ldr	r3, [pc, #132]	@ (8008444 <MX_TIM8_Init+0xac>)
 80083be:	2200      	movs	r2, #0
 80083c0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80083c2:	4b20      	ldr	r3, [pc, #128]	@ (8008444 <MX_TIM8_Init+0xac>)
 80083c4:	2200      	movs	r2, #0
 80083c6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80083c8:	4b1e      	ldr	r3, [pc, #120]	@ (8008444 <MX_TIM8_Init+0xac>)
 80083ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80083ce:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80083d0:	4b1c      	ldr	r3, [pc, #112]	@ (8008444 <MX_TIM8_Init+0xac>)
 80083d2:	2200      	movs	r2, #0
 80083d4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80083d6:	4b1b      	ldr	r3, [pc, #108]	@ (8008444 <MX_TIM8_Init+0xac>)
 80083d8:	2200      	movs	r2, #0
 80083da:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80083dc:	4b19      	ldr	r3, [pc, #100]	@ (8008444 <MX_TIM8_Init+0xac>)
 80083de:	2200      	movs	r2, #0
 80083e0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80083e2:	2303      	movs	r3, #3
 80083e4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80083e6:	2300      	movs	r3, #0
 80083e8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80083ea:	2301      	movs	r3, #1
 80083ec:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80083ee:	2300      	movs	r3, #0
 80083f0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80083f2:	2305      	movs	r3, #5
 80083f4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80083f6:	2300      	movs	r3, #0
 80083f8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80083fa:	2301      	movs	r3, #1
 80083fc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80083fe:	2300      	movs	r3, #0
 8008400:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8008402:	2305      	movs	r3, #5
 8008404:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8008406:	f107 030c 	add.w	r3, r7, #12
 800840a:	4619      	mov	r1, r3
 800840c:	480d      	ldr	r0, [pc, #52]	@ (8008444 <MX_TIM8_Init+0xac>)
 800840e:	f005 f989 	bl	800d724 <HAL_TIM_Encoder_Init>
 8008412:	4603      	mov	r3, r0
 8008414:	2b00      	cmp	r3, #0
 8008416:	d001      	beq.n	800841c <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8008418:	f7ff f966 	bl	80076e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800841c:	2300      	movs	r3, #0
 800841e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008420:	2300      	movs	r3, #0
 8008422:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008424:	2300      	movs	r3, #0
 8008426:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008428:	463b      	mov	r3, r7
 800842a:	4619      	mov	r1, r3
 800842c:	4805      	ldr	r0, [pc, #20]	@ (8008444 <MX_TIM8_Init+0xac>)
 800842e:	f006 fbc1 	bl	800ebb4 <HAL_TIMEx_MasterConfigSynchronization>
 8008432:	4603      	mov	r3, r0
 8008434:	2b00      	cmp	r3, #0
 8008436:	d001      	beq.n	800843c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8008438:	f7ff f956 	bl	80076e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800843c:	bf00      	nop
 800843e:	3730      	adds	r7, #48	@ 0x30
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}
 8008444:	200020a0 	.word	0x200020a0
 8008448:	40013400 	.word	0x40013400

0800844c <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b094      	sub	sp, #80	@ 0x50
 8008450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8008452:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008456:	2200      	movs	r2, #0
 8008458:	601a      	str	r2, [r3, #0]
 800845a:	605a      	str	r2, [r3, #4]
 800845c:	609a      	str	r2, [r3, #8]
 800845e:	60da      	str	r2, [r3, #12]
 8008460:	611a      	str	r2, [r3, #16]
 8008462:	615a      	str	r2, [r3, #20]
 8008464:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008466:	463b      	mov	r3, r7
 8008468:	2234      	movs	r2, #52	@ 0x34
 800846a:	2100      	movs	r1, #0
 800846c:	4618      	mov	r0, r3
 800846e:	f00c fae6 	bl	8014a3e <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8008472:	4b30      	ldr	r3, [pc, #192]	@ (8008534 <MX_TIM17_Init+0xe8>)
 8008474:	4a30      	ldr	r2, [pc, #192]	@ (8008538 <MX_TIM17_Init+0xec>)
 8008476:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8008478:	4b2e      	ldr	r3, [pc, #184]	@ (8008534 <MX_TIM17_Init+0xe8>)
 800847a:	2200      	movs	r2, #0
 800847c:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800847e:	4b2d      	ldr	r3, [pc, #180]	@ (8008534 <MX_TIM17_Init+0xe8>)
 8008480:	2200      	movs	r2, #0
 8008482:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 211;
 8008484:	4b2b      	ldr	r3, [pc, #172]	@ (8008534 <MX_TIM17_Init+0xe8>)
 8008486:	22d3      	movs	r2, #211	@ 0xd3
 8008488:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800848a:	4b2a      	ldr	r3, [pc, #168]	@ (8008534 <MX_TIM17_Init+0xe8>)
 800848c:	2200      	movs	r2, #0
 800848e:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8008490:	4b28      	ldr	r3, [pc, #160]	@ (8008534 <MX_TIM17_Init+0xe8>)
 8008492:	2200      	movs	r2, #0
 8008494:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008496:	4b27      	ldr	r3, [pc, #156]	@ (8008534 <MX_TIM17_Init+0xe8>)
 8008498:	2200      	movs	r2, #0
 800849a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800849c:	4825      	ldr	r0, [pc, #148]	@ (8008534 <MX_TIM17_Init+0xe8>)
 800849e:	f004 fa7b 	bl	800c998 <HAL_TIM_Base_Init>
 80084a2:	4603      	mov	r3, r0
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d001      	beq.n	80084ac <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 80084a8:	f7ff f91e 	bl	80076e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 80084ac:	4821      	ldr	r0, [pc, #132]	@ (8008534 <MX_TIM17_Init+0xe8>)
 80084ae:	f004 fc0a 	bl	800ccc6 <HAL_TIM_PWM_Init>
 80084b2:	4603      	mov	r3, r0
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d001      	beq.n	80084bc <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 80084b8:	f7ff f916 	bl	80076e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80084bc:	2360      	movs	r3, #96	@ 0x60
 80084be:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 80084c0:	2300      	movs	r3, #0
 80084c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80084c4:	2300      	movs	r3, #0
 80084c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80084c8:	2300      	movs	r3, #0
 80084ca:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80084cc:	2300      	movs	r3, #0
 80084ce:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80084d0:	2300      	movs	r3, #0
 80084d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80084d4:	2300      	movs	r3, #0
 80084d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80084d8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80084dc:	2200      	movs	r2, #0
 80084de:	4619      	mov	r1, r3
 80084e0:	4814      	ldr	r0, [pc, #80]	@ (8008534 <MX_TIM17_Init+0xe8>)
 80084e2:	f005 fba3 	bl	800dc2c <HAL_TIM_PWM_ConfigChannel>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d001      	beq.n	80084f0 <MX_TIM17_Init+0xa4>
  {
    Error_Handler();
 80084ec:	f7ff f8fc 	bl	80076e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80084f0:	2300      	movs	r3, #0
 80084f2:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80084f4:	2300      	movs	r3, #0
 80084f6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80084f8:	2300      	movs	r3, #0
 80084fa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80084fc:	2300      	movs	r3, #0
 80084fe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008500:	2300      	movs	r3, #0
 8008502:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008504:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008508:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800850a:	2300      	movs	r3, #0
 800850c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800850e:	2300      	movs	r3, #0
 8008510:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8008512:	463b      	mov	r3, r7
 8008514:	4619      	mov	r1, r3
 8008516:	4807      	ldr	r0, [pc, #28]	@ (8008534 <MX_TIM17_Init+0xe8>)
 8008518:	f006 fbe2 	bl	800ece0 <HAL_TIMEx_ConfigBreakDeadTime>
 800851c:	4603      	mov	r3, r0
 800851e:	2b00      	cmp	r3, #0
 8008520:	d001      	beq.n	8008526 <MX_TIM17_Init+0xda>
  {
    Error_Handler();
 8008522:	f7ff f8e1 	bl	80076e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8008526:	4803      	ldr	r0, [pc, #12]	@ (8008534 <MX_TIM17_Init+0xe8>)
 8008528:	f000 f9f0 	bl	800890c <HAL_TIM_MspPostInit>

}
 800852c:	bf00      	nop
 800852e:	3750      	adds	r7, #80	@ 0x50
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}
 8008534:	200020ec 	.word	0x200020ec
 8008538:	40014800 	.word	0x40014800

0800853c <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b08c      	sub	sp, #48	@ 0x30
 8008540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8008542:	f107 030c 	add.w	r3, r7, #12
 8008546:	2224      	movs	r2, #36	@ 0x24
 8008548:	2100      	movs	r1, #0
 800854a:	4618      	mov	r0, r3
 800854c:	f00c fa77 	bl	8014a3e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008550:	463b      	mov	r3, r7
 8008552:	2200      	movs	r2, #0
 8008554:	601a      	str	r2, [r3, #0]
 8008556:	605a      	str	r2, [r3, #4]
 8008558:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 800855a:	4b23      	ldr	r3, [pc, #140]	@ (80085e8 <MX_TIM20_Init+0xac>)
 800855c:	4a23      	ldr	r2, [pc, #140]	@ (80085ec <MX_TIM20_Init+0xb0>)
 800855e:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 0;
 8008560:	4b21      	ldr	r3, [pc, #132]	@ (80085e8 <MX_TIM20_Init+0xac>)
 8008562:	2200      	movs	r2, #0
 8008564:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008566:	4b20      	ldr	r3, [pc, #128]	@ (80085e8 <MX_TIM20_Init+0xac>)
 8008568:	2200      	movs	r2, #0
 800856a:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 65535;
 800856c:	4b1e      	ldr	r3, [pc, #120]	@ (80085e8 <MX_TIM20_Init+0xac>)
 800856e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008572:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008574:	4b1c      	ldr	r3, [pc, #112]	@ (80085e8 <MX_TIM20_Init+0xac>)
 8008576:	2200      	movs	r2, #0
 8008578:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 800857a:	4b1b      	ldr	r3, [pc, #108]	@ (80085e8 <MX_TIM20_Init+0xac>)
 800857c:	2200      	movs	r2, #0
 800857e:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008580:	4b19      	ldr	r3, [pc, #100]	@ (80085e8 <MX_TIM20_Init+0xac>)
 8008582:	2200      	movs	r2, #0
 8008584:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008586:	2303      	movs	r3, #3
 8008588:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800858a:	2300      	movs	r3, #0
 800858c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800858e:	2301      	movs	r3, #1
 8008590:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008592:	2300      	movs	r3, #0
 8008594:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8008596:	2305      	movs	r3, #5
 8008598:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800859a:	2300      	movs	r3, #0
 800859c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800859e:	2301      	movs	r3, #1
 80085a0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80085a2:	2300      	movs	r3, #0
 80085a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80085a6:	2305      	movs	r3, #5
 80085a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim20, &sConfig) != HAL_OK)
 80085aa:	f107 030c 	add.w	r3, r7, #12
 80085ae:	4619      	mov	r1, r3
 80085b0:	480d      	ldr	r0, [pc, #52]	@ (80085e8 <MX_TIM20_Init+0xac>)
 80085b2:	f005 f8b7 	bl	800d724 <HAL_TIM_Encoder_Init>
 80085b6:	4603      	mov	r3, r0
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d001      	beq.n	80085c0 <MX_TIM20_Init+0x84>
  {
    Error_Handler();
 80085bc:	f7ff f894 	bl	80076e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80085c0:	2300      	movs	r3, #0
 80085c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80085c4:	2300      	movs	r3, #0
 80085c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80085c8:	2300      	movs	r3, #0
 80085ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 80085cc:	463b      	mov	r3, r7
 80085ce:	4619      	mov	r1, r3
 80085d0:	4805      	ldr	r0, [pc, #20]	@ (80085e8 <MX_TIM20_Init+0xac>)
 80085d2:	f006 faef 	bl	800ebb4 <HAL_TIMEx_MasterConfigSynchronization>
 80085d6:	4603      	mov	r3, r0
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d001      	beq.n	80085e0 <MX_TIM20_Init+0xa4>
  {
    Error_Handler();
 80085dc:	f7ff f884 	bl	80076e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 80085e0:	bf00      	nop
 80085e2:	3730      	adds	r7, #48	@ 0x30
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	20002138 	.word	0x20002138
 80085ec:	40015000 	.word	0x40015000

080085f0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b090      	sub	sp, #64	@ 0x40
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80085f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80085fc:	2200      	movs	r2, #0
 80085fe:	601a      	str	r2, [r3, #0]
 8008600:	605a      	str	r2, [r3, #4]
 8008602:	609a      	str	r2, [r3, #8]
 8008604:	60da      	str	r2, [r3, #12]
 8008606:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a6b      	ldr	r2, [pc, #428]	@ (80087bc <HAL_TIM_Encoder_MspInit+0x1cc>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d12a      	bne.n	8008668 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008612:	4b6b      	ldr	r3, [pc, #428]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008616:	4a6a      	ldr	r2, [pc, #424]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008618:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800861c:	6613      	str	r3, [r2, #96]	@ 0x60
 800861e:	4b68      	ldr	r3, [pc, #416]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008622:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008626:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008628:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800862a:	4b65      	ldr	r3, [pc, #404]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800862c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800862e:	4a64      	ldr	r2, [pc, #400]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008630:	f043 0301 	orr.w	r3, r3, #1
 8008634:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008636:	4b62      	ldr	r3, [pc, #392]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800863a:	f003 0301 	and.w	r3, r3, #1
 800863e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_BB_CH1_Pin|ENCODER_BB_CH2_Pin;
 8008642:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008646:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008648:	2302      	movs	r3, #2
 800864a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800864c:	2300      	movs	r3, #0
 800864e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008650:	2300      	movs	r3, #0
 8008652:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8008654:	2306      	movs	r3, #6
 8008656:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008658:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800865c:	4619      	mov	r1, r3
 800865e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008662:	f002 ff6d 	bl	800b540 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 8008666:	e0a5      	b.n	80087b4 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM5)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a55      	ldr	r2, [pc, #340]	@ (80087c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d129      	bne.n	80086c6 <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8008672:	4b53      	ldr	r3, [pc, #332]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008676:	4a52      	ldr	r2, [pc, #328]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008678:	f043 0308 	orr.w	r3, r3, #8
 800867c:	6593      	str	r3, [r2, #88]	@ 0x58
 800867e:	4b50      	ldr	r3, [pc, #320]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008682:	f003 0308 	and.w	r3, r3, #8
 8008686:	623b      	str	r3, [r7, #32]
 8008688:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800868a:	4b4d      	ldr	r3, [pc, #308]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800868c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800868e:	4a4c      	ldr	r2, [pc, #304]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008690:	f043 0301 	orr.w	r3, r3, #1
 8008694:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008696:	4b4a      	ldr	r3, [pc, #296]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800869a:	f003 0301 	and.w	r3, r3, #1
 800869e:	61fb      	str	r3, [r7, #28]
 80086a0:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = ENCODER_BA_CH1_Pin|ENCODER_BA_CH2_Pin;
 80086a2:	2303      	movs	r3, #3
 80086a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086a6:	2302      	movs	r3, #2
 80086a8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086aa:	2300      	movs	r3, #0
 80086ac:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80086ae:	2300      	movs	r3, #0
 80086b0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80086b2:	2302      	movs	r3, #2
 80086b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80086b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80086ba:	4619      	mov	r1, r3
 80086bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80086c0:	f002 ff3e 	bl	800b540 <HAL_GPIO_Init>
}
 80086c4:	e076      	b.n	80087b4 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM8)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a3f      	ldr	r2, [pc, #252]	@ (80087c8 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d128      	bne.n	8008722 <HAL_TIM_Encoder_MspInit+0x132>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80086d0:	4b3b      	ldr	r3, [pc, #236]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80086d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086d4:	4a3a      	ldr	r2, [pc, #232]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80086d6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80086da:	6613      	str	r3, [r2, #96]	@ 0x60
 80086dc:	4b38      	ldr	r3, [pc, #224]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80086de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80086e4:	61bb      	str	r3, [r7, #24]
 80086e6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80086e8:	4b35      	ldr	r3, [pc, #212]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80086ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086ec:	4a34      	ldr	r2, [pc, #208]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80086ee:	f043 0304 	orr.w	r3, r3, #4
 80086f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80086f4:	4b32      	ldr	r3, [pc, #200]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80086f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086f8:	f003 0304 	and.w	r3, r3, #4
 80086fc:	617b      	str	r3, [r7, #20]
 80086fe:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENCODER_FB_CH1_Pin|ENCODER_FB_CH2_Pin;
 8008700:	23c0      	movs	r3, #192	@ 0xc0
 8008702:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008704:	2302      	movs	r3, #2
 8008706:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008708:	2300      	movs	r3, #0
 800870a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800870c:	2300      	movs	r3, #0
 800870e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8008710:	2304      	movs	r3, #4
 8008712:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008714:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008718:	4619      	mov	r1, r3
 800871a:	482c      	ldr	r0, [pc, #176]	@ (80087cc <HAL_TIM_Encoder_MspInit+0x1dc>)
 800871c:	f002 ff10 	bl	800b540 <HAL_GPIO_Init>
}
 8008720:	e048      	b.n	80087b4 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM20)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a2a      	ldr	r2, [pc, #168]	@ (80087d0 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d143      	bne.n	80087b4 <HAL_TIM_Encoder_MspInit+0x1c4>
    __HAL_RCC_TIM20_CLK_ENABLE();
 800872c:	4b24      	ldr	r3, [pc, #144]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800872e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008730:	4a23      	ldr	r2, [pc, #140]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008732:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008736:	6613      	str	r3, [r2, #96]	@ 0x60
 8008738:	4b21      	ldr	r3, [pc, #132]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800873a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800873c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008740:	613b      	str	r3, [r7, #16]
 8008742:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008744:	4b1e      	ldr	r3, [pc, #120]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008748:	4a1d      	ldr	r2, [pc, #116]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800874a:	f043 0304 	orr.w	r3, r3, #4
 800874e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008750:	4b1b      	ldr	r3, [pc, #108]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008752:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008754:	f003 0304 	and.w	r3, r3, #4
 8008758:	60fb      	str	r3, [r7, #12]
 800875a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800875c:	4b18      	ldr	r3, [pc, #96]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800875e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008760:	4a17      	ldr	r2, [pc, #92]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008762:	f043 0302 	orr.w	r3, r3, #2
 8008766:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008768:	4b15      	ldr	r3, [pc, #84]	@ (80087c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800876a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800876c:	f003 0302 	and.w	r3, r3, #2
 8008770:	60bb      	str	r3, [r7, #8]
 8008772:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_FA_CH2_Pin;
 8008774:	2304      	movs	r3, #4
 8008776:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008778:	2302      	movs	r3, #2
 800877a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800877c:	2300      	movs	r3, #0
 800877e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008780:	2300      	movs	r3, #0
 8008782:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 8008784:	2306      	movs	r3, #6
 8008786:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH2_GPIO_Port, &GPIO_InitStruct);
 8008788:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800878c:	4619      	mov	r1, r3
 800878e:	480f      	ldr	r0, [pc, #60]	@ (80087cc <HAL_TIM_Encoder_MspInit+0x1dc>)
 8008790:	f002 fed6 	bl	800b540 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENCODER_FA_CH1_Pin;
 8008794:	2304      	movs	r3, #4
 8008796:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008798:	2302      	movs	r3, #2
 800879a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800879c:	2300      	movs	r3, #0
 800879e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80087a0:	2300      	movs	r3, #0
 80087a2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 80087a4:	2303      	movs	r3, #3
 80087a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH1_GPIO_Port, &GPIO_InitStruct);
 80087a8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80087ac:	4619      	mov	r1, r3
 80087ae:	4809      	ldr	r0, [pc, #36]	@ (80087d4 <HAL_TIM_Encoder_MspInit+0x1e4>)
 80087b0:	f002 fec6 	bl	800b540 <HAL_GPIO_Init>
}
 80087b4:	bf00      	nop
 80087b6:	3740      	adds	r7, #64	@ 0x40
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}
 80087bc:	40012c00 	.word	0x40012c00
 80087c0:	40021000 	.word	0x40021000
 80087c4:	40000c00 	.word	0x40000c00
 80087c8:	40013400 	.word	0x40013400
 80087cc:	48000800 	.word	0x48000800
 80087d0:	40015000 	.word	0x40015000
 80087d4:	48000400 	.word	0x48000400

080087d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b086      	sub	sp, #24
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087e8:	d10c      	bne.n	8008804 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80087ea:	4b33      	ldr	r3, [pc, #204]	@ (80088b8 <HAL_TIM_Base_MspInit+0xe0>)
 80087ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087ee:	4a32      	ldr	r2, [pc, #200]	@ (80088b8 <HAL_TIM_Base_MspInit+0xe0>)
 80087f0:	f043 0301 	orr.w	r3, r3, #1
 80087f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80087f6:	4b30      	ldr	r3, [pc, #192]	@ (80088b8 <HAL_TIM_Base_MspInit+0xe0>)
 80087f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087fa:	f003 0301 	and.w	r3, r3, #1
 80087fe:	617b      	str	r3, [r7, #20]
 8008800:	697b      	ldr	r3, [r7, #20]

  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8008802:	e054      	b.n	80088ae <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a2c      	ldr	r2, [pc, #176]	@ (80088bc <HAL_TIM_Base_MspInit+0xe4>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d114      	bne.n	8008838 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800880e:	4b2a      	ldr	r3, [pc, #168]	@ (80088b8 <HAL_TIM_Base_MspInit+0xe0>)
 8008810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008812:	4a29      	ldr	r2, [pc, #164]	@ (80088b8 <HAL_TIM_Base_MspInit+0xe0>)
 8008814:	f043 0304 	orr.w	r3, r3, #4
 8008818:	6593      	str	r3, [r2, #88]	@ 0x58
 800881a:	4b27      	ldr	r3, [pc, #156]	@ (80088b8 <HAL_TIM_Base_MspInit+0xe0>)
 800881c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800881e:	f003 0304 	and.w	r3, r3, #4
 8008822:	613b      	str	r3, [r7, #16]
 8008824:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8008826:	2200      	movs	r2, #0
 8008828:	2105      	movs	r1, #5
 800882a:	201e      	movs	r0, #30
 800882c:	f002 f91a 	bl	800aa64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8008830:	201e      	movs	r0, #30
 8008832:	f002 f931 	bl	800aa98 <HAL_NVIC_EnableIRQ>
}
 8008836:	e03a      	b.n	80088ae <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM17)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a20      	ldr	r2, [pc, #128]	@ (80088c0 <HAL_TIM_Base_MspInit+0xe8>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d135      	bne.n	80088ae <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8008842:	4b1d      	ldr	r3, [pc, #116]	@ (80088b8 <HAL_TIM_Base_MspInit+0xe0>)
 8008844:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008846:	4a1c      	ldr	r2, [pc, #112]	@ (80088b8 <HAL_TIM_Base_MspInit+0xe0>)
 8008848:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800884c:	6613      	str	r3, [r2, #96]	@ 0x60
 800884e:	4b1a      	ldr	r3, [pc, #104]	@ (80088b8 <HAL_TIM_Base_MspInit+0xe0>)
 8008850:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008852:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008856:	60fb      	str	r3, [r7, #12]
 8008858:	68fb      	ldr	r3, [r7, #12]
    hdma_tim17_ch1.Instance = DMA1_Channel3;
 800885a:	4b1a      	ldr	r3, [pc, #104]	@ (80088c4 <HAL_TIM_Base_MspInit+0xec>)
 800885c:	4a1a      	ldr	r2, [pc, #104]	@ (80088c8 <HAL_TIM_Base_MspInit+0xf0>)
 800885e:	601a      	str	r2, [r3, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 8008860:	4b18      	ldr	r3, [pc, #96]	@ (80088c4 <HAL_TIM_Base_MspInit+0xec>)
 8008862:	2254      	movs	r2, #84	@ 0x54
 8008864:	605a      	str	r2, [r3, #4]
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008866:	4b17      	ldr	r3, [pc, #92]	@ (80088c4 <HAL_TIM_Base_MspInit+0xec>)
 8008868:	2210      	movs	r2, #16
 800886a:	609a      	str	r2, [r3, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800886c:	4b15      	ldr	r3, [pc, #84]	@ (80088c4 <HAL_TIM_Base_MspInit+0xec>)
 800886e:	2200      	movs	r2, #0
 8008870:	60da      	str	r2, [r3, #12]
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8008872:	4b14      	ldr	r3, [pc, #80]	@ (80088c4 <HAL_TIM_Base_MspInit+0xec>)
 8008874:	2280      	movs	r2, #128	@ 0x80
 8008876:	611a      	str	r2, [r3, #16]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8008878:	4b12      	ldr	r3, [pc, #72]	@ (80088c4 <HAL_TIM_Base_MspInit+0xec>)
 800887a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800887e:	615a      	str	r2, [r3, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008880:	4b10      	ldr	r3, [pc, #64]	@ (80088c4 <HAL_TIM_Base_MspInit+0xec>)
 8008882:	2200      	movs	r2, #0
 8008884:	619a      	str	r2, [r3, #24]
    hdma_tim17_ch1.Init.Mode = DMA_CIRCULAR;
 8008886:	4b0f      	ldr	r3, [pc, #60]	@ (80088c4 <HAL_TIM_Base_MspInit+0xec>)
 8008888:	2220      	movs	r2, #32
 800888a:	61da      	str	r2, [r3, #28]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800888c:	4b0d      	ldr	r3, [pc, #52]	@ (80088c4 <HAL_TIM_Base_MspInit+0xec>)
 800888e:	2200      	movs	r2, #0
 8008890:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 8008892:	480c      	ldr	r0, [pc, #48]	@ (80088c4 <HAL_TIM_Base_MspInit+0xec>)
 8008894:	f002 fb16 	bl	800aec4 <HAL_DMA_Init>
 8008898:	4603      	mov	r3, r0
 800889a:	2b00      	cmp	r3, #0
 800889c:	d001      	beq.n	80088a2 <HAL_TIM_Base_MspInit+0xca>
      Error_Handler();
 800889e:	f7fe ff23 	bl	80076e8 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	4a07      	ldr	r2, [pc, #28]	@ (80088c4 <HAL_TIM_Base_MspInit+0xec>)
 80088a6:	625a      	str	r2, [r3, #36]	@ 0x24
 80088a8:	4a06      	ldr	r2, [pc, #24]	@ (80088c4 <HAL_TIM_Base_MspInit+0xec>)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80088ae:	bf00      	nop
 80088b0:	3718      	adds	r7, #24
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}
 80088b6:	bf00      	nop
 80088b8:	40021000 	.word	0x40021000
 80088bc:	40000800 	.word	0x40000800
 80088c0:	40014800 	.word	0x40014800
 80088c4:	20002184 	.word	0x20002184
 80088c8:	40020030 	.word	0x40020030

080088cc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b085      	sub	sp, #20
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4a0a      	ldr	r2, [pc, #40]	@ (8008904 <HAL_TIM_PWM_MspInit+0x38>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d10b      	bne.n	80088f6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80088de:	4b0a      	ldr	r3, [pc, #40]	@ (8008908 <HAL_TIM_PWM_MspInit+0x3c>)
 80088e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088e2:	4a09      	ldr	r2, [pc, #36]	@ (8008908 <HAL_TIM_PWM_MspInit+0x3c>)
 80088e4:	f043 0302 	orr.w	r3, r3, #2
 80088e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80088ea:	4b07      	ldr	r3, [pc, #28]	@ (8008908 <HAL_TIM_PWM_MspInit+0x3c>)
 80088ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088ee:	f003 0302 	and.w	r3, r3, #2
 80088f2:	60fb      	str	r3, [r7, #12]
 80088f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80088f6:	bf00      	nop
 80088f8:	3714      	adds	r7, #20
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr
 8008902:	bf00      	nop
 8008904:	40000400 	.word	0x40000400
 8008908:	40021000 	.word	0x40021000

0800890c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b08a      	sub	sp, #40	@ 0x28
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008914:	f107 0314 	add.w	r3, r7, #20
 8008918:	2200      	movs	r2, #0
 800891a:	601a      	str	r2, [r3, #0]
 800891c:	605a      	str	r2, [r3, #4]
 800891e:	609a      	str	r2, [r3, #8]
 8008920:	60da      	str	r2, [r3, #12]
 8008922:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a31      	ldr	r2, [pc, #196]	@ (80089f0 <HAL_TIM_MspPostInit+0xe4>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d139      	bne.n	80089a2 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800892e:	4b31      	ldr	r3, [pc, #196]	@ (80089f4 <HAL_TIM_MspPostInit+0xe8>)
 8008930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008932:	4a30      	ldr	r2, [pc, #192]	@ (80089f4 <HAL_TIM_MspPostInit+0xe8>)
 8008934:	f043 0301 	orr.w	r3, r3, #1
 8008938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800893a:	4b2e      	ldr	r3, [pc, #184]	@ (80089f4 <HAL_TIM_MspPostInit+0xe8>)
 800893c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800893e:	f003 0301 	and.w	r3, r3, #1
 8008942:	613b      	str	r3, [r7, #16]
 8008944:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008946:	4b2b      	ldr	r3, [pc, #172]	@ (80089f4 <HAL_TIM_MspPostInit+0xe8>)
 8008948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800894a:	4a2a      	ldr	r2, [pc, #168]	@ (80089f4 <HAL_TIM_MspPostInit+0xe8>)
 800894c:	f043 0302 	orr.w	r3, r3, #2
 8008950:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008952:	4b28      	ldr	r3, [pc, #160]	@ (80089f4 <HAL_TIM_MspPostInit+0xe8>)
 8008954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008956:	f003 0302 	and.w	r3, r3, #2
 800895a:	60fb      	str	r3, [r7, #12]
 800895c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_FB_Pin|MOTOR_FA_Pin;
 800895e:	2350      	movs	r3, #80	@ 0x50
 8008960:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008962:	2302      	movs	r3, #2
 8008964:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008966:	2300      	movs	r3, #0
 8008968:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800896a:	2300      	movs	r3, #0
 800896c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800896e:	2302      	movs	r3, #2
 8008970:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008972:	f107 0314 	add.w	r3, r7, #20
 8008976:	4619      	mov	r1, r3
 8008978:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800897c:	f002 fde0 	bl	800b540 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_BA_Pin|MOTOR_BB_Pin;
 8008980:	2303      	movs	r3, #3
 8008982:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008984:	2302      	movs	r3, #2
 8008986:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008988:	2300      	movs	r3, #0
 800898a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800898c:	2300      	movs	r3, #0
 800898e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008990:	2302      	movs	r3, #2
 8008992:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008994:	f107 0314 	add.w	r3, r7, #20
 8008998:	4619      	mov	r1, r3
 800899a:	4817      	ldr	r0, [pc, #92]	@ (80089f8 <HAL_TIM_MspPostInit+0xec>)
 800899c:	f002 fdd0 	bl	800b540 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80089a0:	e021      	b.n	80089e6 <HAL_TIM_MspPostInit+0xda>
  else if(timHandle->Instance==TIM17)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4a15      	ldr	r2, [pc, #84]	@ (80089fc <HAL_TIM_MspPostInit+0xf0>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d11c      	bne.n	80089e6 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80089ac:	4b11      	ldr	r3, [pc, #68]	@ (80089f4 <HAL_TIM_MspPostInit+0xe8>)
 80089ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089b0:	4a10      	ldr	r2, [pc, #64]	@ (80089f4 <HAL_TIM_MspPostInit+0xe8>)
 80089b2:	f043 0302 	orr.w	r3, r3, #2
 80089b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80089b8:	4b0e      	ldr	r3, [pc, #56]	@ (80089f4 <HAL_TIM_MspPostInit+0xe8>)
 80089ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089bc:	f003 0302 	and.w	r3, r3, #2
 80089c0:	60bb      	str	r3, [r7, #8]
 80089c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = REAR_LED_Pin;
 80089c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80089c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089ca:	2302      	movs	r3, #2
 80089cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089ce:	2300      	movs	r3, #0
 80089d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80089d2:	2300      	movs	r3, #0
 80089d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 80089d6:	2301      	movs	r3, #1
 80089d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(REAR_LED_GPIO_Port, &GPIO_InitStruct);
 80089da:	f107 0314 	add.w	r3, r7, #20
 80089de:	4619      	mov	r1, r3
 80089e0:	4805      	ldr	r0, [pc, #20]	@ (80089f8 <HAL_TIM_MspPostInit+0xec>)
 80089e2:	f002 fdad 	bl	800b540 <HAL_GPIO_Init>
}
 80089e6:	bf00      	nop
 80089e8:	3728      	adds	r7, #40	@ 0x28
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
 80089ee:	bf00      	nop
 80089f0:	40000400 	.word	0x40000400
 80089f4:	40021000 	.word	0x40021000
 80089f8:	48000400 	.word	0x48000400
 80089fc:	40014800 	.word	0x40014800

08008a00 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8008a04:	4b22      	ldr	r3, [pc, #136]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a06:	4a23      	ldr	r2, [pc, #140]	@ (8008a94 <MX_USART3_UART_Init+0x94>)
 8008a08:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8008a0a:	4b21      	ldr	r3, [pc, #132]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8008a10:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8008a12:	4b1f      	ldr	r3, [pc, #124]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a14:	2200      	movs	r2, #0
 8008a16:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8008a18:	4b1d      	ldr	r3, [pc, #116]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8008a1e:	4b1c      	ldr	r3, [pc, #112]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a20:	2200      	movs	r2, #0
 8008a22:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8008a24:	4b1a      	ldr	r3, [pc, #104]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a26:	220c      	movs	r2, #12
 8008a28:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008a2a:	4b19      	ldr	r3, [pc, #100]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8008a30:	4b17      	ldr	r3, [pc, #92]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a32:	2200      	movs	r2, #0
 8008a34:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008a36:	4b16      	ldr	r3, [pc, #88]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a38:	2200      	movs	r2, #0
 8008a3a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8008a3c:	4b14      	ldr	r3, [pc, #80]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a3e:	2200      	movs	r2, #0
 8008a40:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008a42:	4b13      	ldr	r3, [pc, #76]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a44:	2200      	movs	r2, #0
 8008a46:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8008a48:	4811      	ldr	r0, [pc, #68]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a4a:	f006 fa23 	bl	800ee94 <HAL_HalfDuplex_Init>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d001      	beq.n	8008a58 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8008a54:	f7fe fe48 	bl	80076e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008a58:	2100      	movs	r1, #0
 8008a5a:	480d      	ldr	r0, [pc, #52]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a5c:	f007 ffcf 	bl	80109fe <HAL_UARTEx_SetTxFifoThreshold>
 8008a60:	4603      	mov	r3, r0
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d001      	beq.n	8008a6a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8008a66:	f7fe fe3f 	bl	80076e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008a6a:	2100      	movs	r1, #0
 8008a6c:	4808      	ldr	r0, [pc, #32]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a6e:	f008 f804 	bl	8010a7a <HAL_UARTEx_SetRxFifoThreshold>
 8008a72:	4603      	mov	r3, r0
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d001      	beq.n	8008a7c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8008a78:	f7fe fe36 	bl	80076e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8008a7c:	4804      	ldr	r0, [pc, #16]	@ (8008a90 <MX_USART3_UART_Init+0x90>)
 8008a7e:	f007 ff85 	bl	801098c <HAL_UARTEx_DisableFifoMode>
 8008a82:	4603      	mov	r3, r0
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d001      	beq.n	8008a8c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8008a88:	f7fe fe2e 	bl	80076e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8008a8c:	bf00      	nop
 8008a8e:	bd80      	pop	{r7, pc}
 8008a90:	200021e4 	.word	0x200021e4
 8008a94:	40004800 	.word	0x40004800

08008a98 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b09e      	sub	sp, #120	@ 0x78
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008aa0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	601a      	str	r2, [r3, #0]
 8008aa8:	605a      	str	r2, [r3, #4]
 8008aaa:	609a      	str	r2, [r3, #8]
 8008aac:	60da      	str	r2, [r3, #12]
 8008aae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008ab0:	f107 0310 	add.w	r3, r7, #16
 8008ab4:	2254      	movs	r2, #84	@ 0x54
 8008ab6:	2100      	movs	r1, #0
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f00b ffc0 	bl	8014a3e <memset>
  if(uartHandle->Instance==USART3)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a4d      	ldr	r2, [pc, #308]	@ (8008bf8 <HAL_UART_MspInit+0x160>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	f040 8092 	bne.w	8008bee <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8008aca:	2304      	movs	r3, #4
 8008acc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8008ace:	2300      	movs	r3, #0
 8008ad0:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008ad2:	f107 0310 	add.w	r3, r7, #16
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f003 fd10 	bl	800c4fc <HAL_RCCEx_PeriphCLKConfig>
 8008adc:	4603      	mov	r3, r0
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d001      	beq.n	8008ae6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8008ae2:	f7fe fe01 	bl	80076e8 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8008ae6:	4b45      	ldr	r3, [pc, #276]	@ (8008bfc <HAL_UART_MspInit+0x164>)
 8008ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008aea:	4a44      	ldr	r2, [pc, #272]	@ (8008bfc <HAL_UART_MspInit+0x164>)
 8008aec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008af0:	6593      	str	r3, [r2, #88]	@ 0x58
 8008af2:	4b42      	ldr	r3, [pc, #264]	@ (8008bfc <HAL_UART_MspInit+0x164>)
 8008af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008af6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008afa:	60fb      	str	r3, [r7, #12]
 8008afc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008afe:	4b3f      	ldr	r3, [pc, #252]	@ (8008bfc <HAL_UART_MspInit+0x164>)
 8008b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b02:	4a3e      	ldr	r2, [pc, #248]	@ (8008bfc <HAL_UART_MspInit+0x164>)
 8008b04:	f043 0304 	orr.w	r3, r3, #4
 8008b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008b0a:	4b3c      	ldr	r3, [pc, #240]	@ (8008bfc <HAL_UART_MspInit+0x164>)
 8008b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b0e:	f003 0304 	and.w	r3, r3, #4
 8008b12:	60bb      	str	r3, [r7, #8]
 8008b14:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8008b16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b1a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008b1c:	2312      	movs	r3, #18
 8008b1e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b20:	2300      	movs	r3, #0
 8008b22:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b24:	2300      	movs	r3, #0
 8008b26:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008b28:	2307      	movs	r3, #7
 8008b2a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008b2c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8008b30:	4619      	mov	r1, r3
 8008b32:	4833      	ldr	r0, [pc, #204]	@ (8008c00 <HAL_UART_MspInit+0x168>)
 8008b34:	f002 fd04 	bl	800b540 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel1;
 8008b38:	4b32      	ldr	r3, [pc, #200]	@ (8008c04 <HAL_UART_MspInit+0x16c>)
 8008b3a:	4a33      	ldr	r2, [pc, #204]	@ (8008c08 <HAL_UART_MspInit+0x170>)
 8008b3c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8008b3e:	4b31      	ldr	r3, [pc, #196]	@ (8008c04 <HAL_UART_MspInit+0x16c>)
 8008b40:	221c      	movs	r2, #28
 8008b42:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008b44:	4b2f      	ldr	r3, [pc, #188]	@ (8008c04 <HAL_UART_MspInit+0x16c>)
 8008b46:	2200      	movs	r2, #0
 8008b48:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008b4a:	4b2e      	ldr	r3, [pc, #184]	@ (8008c04 <HAL_UART_MspInit+0x16c>)
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008b50:	4b2c      	ldr	r3, [pc, #176]	@ (8008c04 <HAL_UART_MspInit+0x16c>)
 8008b52:	2280      	movs	r2, #128	@ 0x80
 8008b54:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008b56:	4b2b      	ldr	r3, [pc, #172]	@ (8008c04 <HAL_UART_MspInit+0x16c>)
 8008b58:	2200      	movs	r2, #0
 8008b5a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008b5c:	4b29      	ldr	r3, [pc, #164]	@ (8008c04 <HAL_UART_MspInit+0x16c>)
 8008b5e:	2200      	movs	r2, #0
 8008b60:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8008b62:	4b28      	ldr	r3, [pc, #160]	@ (8008c04 <HAL_UART_MspInit+0x16c>)
 8008b64:	2200      	movs	r2, #0
 8008b66:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008b68:	4b26      	ldr	r3, [pc, #152]	@ (8008c04 <HAL_UART_MspInit+0x16c>)
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8008b6e:	4825      	ldr	r0, [pc, #148]	@ (8008c04 <HAL_UART_MspInit+0x16c>)
 8008b70:	f002 f9a8 	bl	800aec4 <HAL_DMA_Init>
 8008b74:	4603      	mov	r3, r0
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d001      	beq.n	8008b7e <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8008b7a:	f7fe fdb5 	bl	80076e8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	4a20      	ldr	r2, [pc, #128]	@ (8008c04 <HAL_UART_MspInit+0x16c>)
 8008b82:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8008b86:	4a1f      	ldr	r2, [pc, #124]	@ (8008c04 <HAL_UART_MspInit+0x16c>)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8008b8c:	4b1f      	ldr	r3, [pc, #124]	@ (8008c0c <HAL_UART_MspInit+0x174>)
 8008b8e:	4a20      	ldr	r2, [pc, #128]	@ (8008c10 <HAL_UART_MspInit+0x178>)
 8008b90:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8008b92:	4b1e      	ldr	r3, [pc, #120]	@ (8008c0c <HAL_UART_MspInit+0x174>)
 8008b94:	221d      	movs	r2, #29
 8008b96:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008b98:	4b1c      	ldr	r3, [pc, #112]	@ (8008c0c <HAL_UART_MspInit+0x174>)
 8008b9a:	2210      	movs	r2, #16
 8008b9c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8008c0c <HAL_UART_MspInit+0x174>)
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008ba4:	4b19      	ldr	r3, [pc, #100]	@ (8008c0c <HAL_UART_MspInit+0x174>)
 8008ba6:	2280      	movs	r2, #128	@ 0x80
 8008ba8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008baa:	4b18      	ldr	r3, [pc, #96]	@ (8008c0c <HAL_UART_MspInit+0x174>)
 8008bac:	2200      	movs	r2, #0
 8008bae:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008bb0:	4b16      	ldr	r3, [pc, #88]	@ (8008c0c <HAL_UART_MspInit+0x174>)
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8008bb6:	4b15      	ldr	r3, [pc, #84]	@ (8008c0c <HAL_UART_MspInit+0x174>)
 8008bb8:	2200      	movs	r2, #0
 8008bba:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8008bbc:	4b13      	ldr	r3, [pc, #76]	@ (8008c0c <HAL_UART_MspInit+0x174>)
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8008bc2:	4812      	ldr	r0, [pc, #72]	@ (8008c0c <HAL_UART_MspInit+0x174>)
 8008bc4:	f002 f97e 	bl	800aec4 <HAL_DMA_Init>
 8008bc8:	4603      	mov	r3, r0
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d001      	beq.n	8008bd2 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8008bce:	f7fe fd8b 	bl	80076e8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8008c0c <HAL_UART_MspInit+0x174>)
 8008bd6:	67da      	str	r2, [r3, #124]	@ 0x7c
 8008bd8:	4a0c      	ldr	r2, [pc, #48]	@ (8008c0c <HAL_UART_MspInit+0x174>)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8008bde:	2200      	movs	r2, #0
 8008be0:	2105      	movs	r1, #5
 8008be2:	2027      	movs	r0, #39	@ 0x27
 8008be4:	f001 ff3e 	bl	800aa64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8008be8:	2027      	movs	r0, #39	@ 0x27
 8008bea:	f001 ff55 	bl	800aa98 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8008bee:	bf00      	nop
 8008bf0:	3778      	adds	r7, #120	@ 0x78
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop
 8008bf8:	40004800 	.word	0x40004800
 8008bfc:	40021000 	.word	0x40021000
 8008c00:	48000800 	.word	0x48000800
 8008c04:	20002278 	.word	0x20002278
 8008c08:	40020008 	.word	0x40020008
 8008c0c:	200022d8 	.word	0x200022d8
 8008c10:	4002001c 	.word	0x4002001c

08008c14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008c14:	480d      	ldr	r0, [pc, #52]	@ (8008c4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008c16:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8008c18:	f7ff f92e 	bl	8007e78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008c1c:	480c      	ldr	r0, [pc, #48]	@ (8008c50 <LoopForever+0x6>)
  ldr r1, =_edata
 8008c1e:	490d      	ldr	r1, [pc, #52]	@ (8008c54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008c20:	4a0d      	ldr	r2, [pc, #52]	@ (8008c58 <LoopForever+0xe>)
  movs r3, #0
 8008c22:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008c24:	e002      	b.n	8008c2c <LoopCopyDataInit>

08008c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008c2a:	3304      	adds	r3, #4

08008c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008c30:	d3f9      	bcc.n	8008c26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008c32:	4a0a      	ldr	r2, [pc, #40]	@ (8008c5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8008c34:	4c0a      	ldr	r4, [pc, #40]	@ (8008c60 <LoopForever+0x16>)
  movs r3, #0
 8008c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008c38:	e001      	b.n	8008c3e <LoopFillZerobss>

08008c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008c3c:	3204      	adds	r2, #4

08008c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008c40:	d3fb      	bcc.n	8008c3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8008c42:	f00b ffb3 	bl	8014bac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008c46:	f7fe fcad 	bl	80075a4 <main>

08008c4a <LoopForever>:

LoopForever:
    b LoopForever
 8008c4a:	e7fe      	b.n	8008c4a <LoopForever>
  ldr   r0, =_estack
 8008c4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008c54:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8008c58:	08016f5c 	.word	0x08016f5c
  ldr r2, =_sbss
 8008c5c:	2000022c 	.word	0x2000022c
  ldr r4, =_ebss
 8008c60:	20006e70 	.word	0x20006e70

08008c64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008c64:	e7fe      	b.n	8008c64 <ADC1_2_IRQHandler>

08008c66 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008c66:	b580      	push	{r7, lr}
 8008c68:	b082      	sub	sp, #8
 8008c6a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008c70:	2003      	movs	r0, #3
 8008c72:	f001 feec 	bl	800aa4e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008c76:	200f      	movs	r0, #15
 8008c78:	f7fe ff28 	bl	8007acc <HAL_InitTick>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d002      	beq.n	8008c88 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008c82:	2301      	movs	r3, #1
 8008c84:	71fb      	strb	r3, [r7, #7]
 8008c86:	e001      	b.n	8008c8c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008c88:	f7fe fef6 	bl	8007a78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008c8c:	79fb      	ldrb	r3, [r7, #7]

}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	3708      	adds	r7, #8
 8008c92:	46bd      	mov	sp, r7
 8008c94:	bd80      	pop	{r7, pc}
	...

08008c98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008c9c:	4b05      	ldr	r3, [pc, #20]	@ (8008cb4 <HAL_IncTick+0x1c>)
 8008c9e:	681a      	ldr	r2, [r3, #0]
 8008ca0:	4b05      	ldr	r3, [pc, #20]	@ (8008cb8 <HAL_IncTick+0x20>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4413      	add	r3, r2
 8008ca6:	4a03      	ldr	r2, [pc, #12]	@ (8008cb4 <HAL_IncTick+0x1c>)
 8008ca8:	6013      	str	r3, [r2, #0]
}
 8008caa:	bf00      	nop
 8008cac:	46bd      	mov	sp, r7
 8008cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb2:	4770      	bx	lr
 8008cb4:	20002338 	.word	0x20002338
 8008cb8:	2000005c 	.word	0x2000005c

08008cbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8008cc0:	4b03      	ldr	r3, [pc, #12]	@ (8008cd0 <HAL_GetTick+0x14>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr
 8008cce:	bf00      	nop
 8008cd0:	20002338 	.word	0x20002338

08008cd4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b083      	sub	sp, #12
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	689b      	ldr	r3, [r3, #8]
 8008ce2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	431a      	orrs	r2, r3
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	609a      	str	r2, [r3, #8]
}
 8008cee:	bf00      	nop
 8008cf0:	370c      	adds	r7, #12
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr

08008cfa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008cfa:	b480      	push	{r7}
 8008cfc:	b083      	sub	sp, #12
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
 8008d02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	431a      	orrs	r2, r3
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	609a      	str	r2, [r3, #8]
}
 8008d14:	bf00      	nop
 8008d16:	370c      	adds	r7, #12
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr

08008d20 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	689b      	ldr	r3, [r3, #8]
 8008d2c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	370c      	adds	r7, #12
 8008d34:	46bd      	mov	sp, r7
 8008d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3a:	4770      	bx	lr

08008d3c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	b087      	sub	sp, #28
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	60f8      	str	r0, [r7, #12]
 8008d44:	60b9      	str	r1, [r7, #8]
 8008d46:	607a      	str	r2, [r7, #4]
 8008d48:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	3360      	adds	r3, #96	@ 0x60
 8008d4e:	461a      	mov	r2, r3
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	009b      	lsls	r3, r3, #2
 8008d54:	4413      	add	r3, r2
 8008d56:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	681a      	ldr	r2, [r3, #0]
 8008d5c:	4b08      	ldr	r3, [pc, #32]	@ (8008d80 <LL_ADC_SetOffset+0x44>)
 8008d5e:	4013      	ands	r3, r2
 8008d60:	687a      	ldr	r2, [r7, #4]
 8008d62:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8008d66:	683a      	ldr	r2, [r7, #0]
 8008d68:	430a      	orrs	r2, r1
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008d74:	bf00      	nop
 8008d76:	371c      	adds	r7, #28
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7e:	4770      	bx	lr
 8008d80:	03fff000 	.word	0x03fff000

08008d84 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
 8008d8c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	3360      	adds	r3, #96	@ 0x60
 8008d92:	461a      	mov	r2, r3
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	009b      	lsls	r3, r3, #2
 8008d98:	4413      	add	r3, r2
 8008d9a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3714      	adds	r7, #20
 8008da8:	46bd      	mov	sp, r7
 8008daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dae:	4770      	bx	lr

08008db0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b087      	sub	sp, #28
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	60f8      	str	r0, [r7, #12]
 8008db8:	60b9      	str	r1, [r7, #8]
 8008dba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	3360      	adds	r3, #96	@ 0x60
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	4413      	add	r3, r2
 8008dc8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	431a      	orrs	r2, r3
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008dda:	bf00      	nop
 8008ddc:	371c      	adds	r7, #28
 8008dde:	46bd      	mov	sp, r7
 8008de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de4:	4770      	bx	lr

08008de6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8008de6:	b480      	push	{r7}
 8008de8:	b087      	sub	sp, #28
 8008dea:	af00      	add	r7, sp, #0
 8008dec:	60f8      	str	r0, [r7, #12]
 8008dee:	60b9      	str	r1, [r7, #8]
 8008df0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	3360      	adds	r3, #96	@ 0x60
 8008df6:	461a      	mov	r2, r3
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	009b      	lsls	r3, r3, #2
 8008dfc:	4413      	add	r3, r2
 8008dfe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	431a      	orrs	r2, r3
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008e10:	bf00      	nop
 8008e12:	371c      	adds	r7, #28
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b087      	sub	sp, #28
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	60f8      	str	r0, [r7, #12]
 8008e24:	60b9      	str	r1, [r7, #8]
 8008e26:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	3360      	adds	r3, #96	@ 0x60
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	009b      	lsls	r3, r3, #2
 8008e32:	4413      	add	r3, r2
 8008e34:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	431a      	orrs	r2, r3
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8008e46:	bf00      	nop
 8008e48:	371c      	adds	r7, #28
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr

08008e52 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8008e52:	b480      	push	{r7}
 8008e54:	b083      	sub	sp, #12
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]
 8008e5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	695b      	ldr	r3, [r3, #20]
 8008e60:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	431a      	orrs	r2, r3
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	615a      	str	r2, [r3, #20]
}
 8008e6c:	bf00      	nop
 8008e6e:	370c      	adds	r7, #12
 8008e70:	46bd      	mov	sp, r7
 8008e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e76:	4770      	bx	lr

08008e78 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b083      	sub	sp, #12
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	68db      	ldr	r3, [r3, #12]
 8008e84:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d101      	bne.n	8008e90 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	e000      	b.n	8008e92 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	370c      	adds	r7, #12
 8008e96:	46bd      	mov	sp, r7
 8008e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9c:	4770      	bx	lr

08008e9e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008e9e:	b480      	push	{r7}
 8008ea0:	b087      	sub	sp, #28
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	60f8      	str	r0, [r7, #12]
 8008ea6:	60b9      	str	r1, [r7, #8]
 8008ea8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	3330      	adds	r3, #48	@ 0x30
 8008eae:	461a      	mov	r2, r3
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	0a1b      	lsrs	r3, r3, #8
 8008eb4:	009b      	lsls	r3, r3, #2
 8008eb6:	f003 030c 	and.w	r3, r3, #12
 8008eba:	4413      	add	r3, r2
 8008ebc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	681a      	ldr	r2, [r3, #0]
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	f003 031f 	and.w	r3, r3, #31
 8008ec8:	211f      	movs	r1, #31
 8008eca:	fa01 f303 	lsl.w	r3, r1, r3
 8008ece:	43db      	mvns	r3, r3
 8008ed0:	401a      	ands	r2, r3
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	0e9b      	lsrs	r3, r3, #26
 8008ed6:	f003 011f 	and.w	r1, r3, #31
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	f003 031f 	and.w	r3, r3, #31
 8008ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8008ee4:	431a      	orrs	r2, r3
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008eea:	bf00      	nop
 8008eec:	371c      	adds	r7, #28
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr

08008ef6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008ef6:	b480      	push	{r7}
 8008ef8:	b087      	sub	sp, #28
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	60f8      	str	r0, [r7, #12]
 8008efe:	60b9      	str	r1, [r7, #8]
 8008f00:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	3314      	adds	r3, #20
 8008f06:	461a      	mov	r2, r3
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	0e5b      	lsrs	r3, r3, #25
 8008f0c:	009b      	lsls	r3, r3, #2
 8008f0e:	f003 0304 	and.w	r3, r3, #4
 8008f12:	4413      	add	r3, r2
 8008f14:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	681a      	ldr	r2, [r3, #0]
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	0d1b      	lsrs	r3, r3, #20
 8008f1e:	f003 031f 	and.w	r3, r3, #31
 8008f22:	2107      	movs	r1, #7
 8008f24:	fa01 f303 	lsl.w	r3, r1, r3
 8008f28:	43db      	mvns	r3, r3
 8008f2a:	401a      	ands	r2, r3
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	0d1b      	lsrs	r3, r3, #20
 8008f30:	f003 031f 	and.w	r3, r3, #31
 8008f34:	6879      	ldr	r1, [r7, #4]
 8008f36:	fa01 f303 	lsl.w	r3, r1, r3
 8008f3a:	431a      	orrs	r2, r3
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008f40:	bf00      	nop
 8008f42:	371c      	adds	r7, #28
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr

08008f4c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b085      	sub	sp, #20
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	60f8      	str	r0, [r7, #12]
 8008f54:	60b9      	str	r1, [r7, #8]
 8008f56:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f64:	43db      	mvns	r3, r3
 8008f66:	401a      	ands	r2, r3
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f003 0318 	and.w	r3, r3, #24
 8008f6e:	4908      	ldr	r1, [pc, #32]	@ (8008f90 <LL_ADC_SetChannelSingleDiff+0x44>)
 8008f70:	40d9      	lsrs	r1, r3
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	400b      	ands	r3, r1
 8008f76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f7a:	431a      	orrs	r2, r3
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008f82:	bf00      	nop
 8008f84:	3714      	adds	r7, #20
 8008f86:	46bd      	mov	sp, r7
 8008f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8c:	4770      	bx	lr
 8008f8e:	bf00      	nop
 8008f90:	0007ffff 	.word	0x0007ffff

08008f94 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	689b      	ldr	r3, [r3, #8]
 8008fa0:	f003 031f 	and.w	r3, r3, #31
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	370c      	adds	r7, #12
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr

08008fb0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	370c      	adds	r7, #12
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr

08008fcc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	689b      	ldr	r3, [r3, #8]
 8008fd8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8008fdc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008fe0:	687a      	ldr	r2, [r7, #4]
 8008fe2:	6093      	str	r3, [r2, #8]
}
 8008fe4:	bf00      	nop
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009000:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009004:	d101      	bne.n	800900a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8009006:	2301      	movs	r3, #1
 8009008:	e000      	b.n	800900c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800900a:	2300      	movs	r3, #0
}
 800900c:	4618      	mov	r0, r3
 800900e:	370c      	adds	r7, #12
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr

08009018 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8009018:	b480      	push	{r7}
 800901a:	b083      	sub	sp, #12
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	689b      	ldr	r3, [r3, #8]
 8009024:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8009028:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800902c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8009034:	bf00      	nop
 8009036:	370c      	adds	r7, #12
 8009038:	46bd      	mov	sp, r7
 800903a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903e:	4770      	bx	lr

08009040 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8009040:	b480      	push	{r7}
 8009042:	b083      	sub	sp, #12
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	689b      	ldr	r3, [r3, #8]
 800904c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009050:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009054:	d101      	bne.n	800905a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8009056:	2301      	movs	r3, #1
 8009058:	e000      	b.n	800905c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800905a:	2300      	movs	r3, #0
}
 800905c:	4618      	mov	r0, r3
 800905e:	370c      	adds	r7, #12
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8009068:	b480      	push	{r7}
 800906a:	b083      	sub	sp, #12
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009078:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800907c:	f043 0201 	orr.w	r2, r3, #1
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009084:	bf00      	nop
 8009086:	370c      	adds	r7, #12
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr

08009090 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8009090:	b480      	push	{r7}
 8009092:	b083      	sub	sp, #12
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80090a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80090a4:	f043 0202 	orr.w	r2, r3, #2
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80090ac:	bf00      	nop
 80090ae:	370c      	adds	r7, #12
 80090b0:	46bd      	mov	sp, r7
 80090b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b6:	4770      	bx	lr

080090b8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b083      	sub	sp, #12
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	689b      	ldr	r3, [r3, #8]
 80090c4:	f003 0301 	and.w	r3, r3, #1
 80090c8:	2b01      	cmp	r3, #1
 80090ca:	d101      	bne.n	80090d0 <LL_ADC_IsEnabled+0x18>
 80090cc:	2301      	movs	r3, #1
 80090ce:	e000      	b.n	80090d2 <LL_ADC_IsEnabled+0x1a>
 80090d0:	2300      	movs	r3, #0
}
 80090d2:	4618      	mov	r0, r3
 80090d4:	370c      	adds	r7, #12
 80090d6:	46bd      	mov	sp, r7
 80090d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090dc:	4770      	bx	lr

080090de <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80090de:	b480      	push	{r7}
 80090e0:	b083      	sub	sp, #12
 80090e2:	af00      	add	r7, sp, #0
 80090e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	689b      	ldr	r3, [r3, #8]
 80090ea:	f003 0302 	and.w	r3, r3, #2
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	d101      	bne.n	80090f6 <LL_ADC_IsDisableOngoing+0x18>
 80090f2:	2301      	movs	r3, #1
 80090f4:	e000      	b.n	80090f8 <LL_ADC_IsDisableOngoing+0x1a>
 80090f6:	2300      	movs	r3, #0
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	370c      	adds	r7, #12
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr

08009104 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	689b      	ldr	r3, [r3, #8]
 8009110:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009114:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009118:	f043 0204 	orr.w	r2, r3, #4
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8009120:	bf00      	nop
 8009122:	370c      	adds	r7, #12
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr

0800912c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	689b      	ldr	r3, [r3, #8]
 8009138:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800913c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009140:	f043 0210 	orr.w	r2, r3, #16
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8009148:	bf00      	nop
 800914a:	370c      	adds	r7, #12
 800914c:	46bd      	mov	sp, r7
 800914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009152:	4770      	bx	lr

08009154 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8009154:	b480      	push	{r7}
 8009156:	b083      	sub	sp, #12
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	689b      	ldr	r3, [r3, #8]
 8009160:	f003 0304 	and.w	r3, r3, #4
 8009164:	2b04      	cmp	r3, #4
 8009166:	d101      	bne.n	800916c <LL_ADC_REG_IsConversionOngoing+0x18>
 8009168:	2301      	movs	r3, #1
 800916a:	e000      	b.n	800916e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800916c:	2300      	movs	r3, #0
}
 800916e:	4618      	mov	r0, r3
 8009170:	370c      	adds	r7, #12
 8009172:	46bd      	mov	sp, r7
 8009174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009178:	4770      	bx	lr

0800917a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800917a:	b480      	push	{r7}
 800917c:	b083      	sub	sp, #12
 800917e:	af00      	add	r7, sp, #0
 8009180:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	689b      	ldr	r3, [r3, #8]
 8009186:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800918a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800918e:	f043 0220 	orr.w	r2, r3, #32
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8009196:	bf00      	nop
 8009198:	370c      	adds	r7, #12
 800919a:	46bd      	mov	sp, r7
 800919c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a0:	4770      	bx	lr

080091a2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80091a2:	b480      	push	{r7}
 80091a4:	b083      	sub	sp, #12
 80091a6:	af00      	add	r7, sp, #0
 80091a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	689b      	ldr	r3, [r3, #8]
 80091ae:	f003 0308 	and.w	r3, r3, #8
 80091b2:	2b08      	cmp	r3, #8
 80091b4:	d101      	bne.n	80091ba <LL_ADC_INJ_IsConversionOngoing+0x18>
 80091b6:	2301      	movs	r3, #1
 80091b8:	e000      	b.n	80091bc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80091ba:	2300      	movs	r3, #0
}
 80091bc:	4618      	mov	r0, r3
 80091be:	370c      	adds	r7, #12
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr

080091c8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80091c8:	b590      	push	{r4, r7, lr}
 80091ca:	b089      	sub	sp, #36	@ 0x24
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80091d0:	2300      	movs	r3, #0
 80091d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80091d4:	2300      	movs	r3, #0
 80091d6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d101      	bne.n	80091e2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80091de:	2301      	movs	r3, #1
 80091e0:	e1a9      	b.n	8009536 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	695b      	ldr	r3, [r3, #20]
 80091e6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d109      	bne.n	8009204 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f7fb fc37 	bl	8004a64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2200      	movs	r2, #0
 80091fa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2200      	movs	r2, #0
 8009200:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4618      	mov	r0, r3
 800920a:	f7ff fef1 	bl	8008ff0 <LL_ADC_IsDeepPowerDownEnabled>
 800920e:	4603      	mov	r3, r0
 8009210:	2b00      	cmp	r3, #0
 8009212:	d004      	beq.n	800921e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4618      	mov	r0, r3
 800921a:	f7ff fed7 	bl	8008fcc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	4618      	mov	r0, r3
 8009224:	f7ff ff0c 	bl	8009040 <LL_ADC_IsInternalRegulatorEnabled>
 8009228:	4603      	mov	r3, r0
 800922a:	2b00      	cmp	r3, #0
 800922c:	d115      	bne.n	800925a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4618      	mov	r0, r3
 8009234:	f7ff fef0 	bl	8009018 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009238:	4b9c      	ldr	r3, [pc, #624]	@ (80094ac <HAL_ADC_Init+0x2e4>)
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	099b      	lsrs	r3, r3, #6
 800923e:	4a9c      	ldr	r2, [pc, #624]	@ (80094b0 <HAL_ADC_Init+0x2e8>)
 8009240:	fba2 2303 	umull	r2, r3, r2, r3
 8009244:	099b      	lsrs	r3, r3, #6
 8009246:	3301      	adds	r3, #1
 8009248:	005b      	lsls	r3, r3, #1
 800924a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800924c:	e002      	b.n	8009254 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	3b01      	subs	r3, #1
 8009252:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d1f9      	bne.n	800924e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	4618      	mov	r0, r3
 8009260:	f7ff feee 	bl	8009040 <LL_ADC_IsInternalRegulatorEnabled>
 8009264:	4603      	mov	r3, r0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d10d      	bne.n	8009286 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800926e:	f043 0210 	orr.w	r2, r3, #16
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800927a:	f043 0201 	orr.w	r2, r3, #1
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8009282:	2301      	movs	r3, #1
 8009284:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4618      	mov	r0, r3
 800928c:	f7ff ff62 	bl	8009154 <LL_ADC_REG_IsConversionOngoing>
 8009290:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009296:	f003 0310 	and.w	r3, r3, #16
 800929a:	2b00      	cmp	r3, #0
 800929c:	f040 8142 	bne.w	8009524 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	f040 813e 	bne.w	8009524 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092ac:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80092b0:	f043 0202 	orr.w	r2, r3, #2
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4618      	mov	r0, r3
 80092be:	f7ff fefb 	bl	80090b8 <LL_ADC_IsEnabled>
 80092c2:	4603      	mov	r3, r0
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d141      	bne.n	800934c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80092d0:	d004      	beq.n	80092dc <HAL_ADC_Init+0x114>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a77      	ldr	r2, [pc, #476]	@ (80094b4 <HAL_ADC_Init+0x2ec>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	d10f      	bne.n	80092fc <HAL_ADC_Init+0x134>
 80092dc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80092e0:	f7ff feea 	bl	80090b8 <LL_ADC_IsEnabled>
 80092e4:	4604      	mov	r4, r0
 80092e6:	4873      	ldr	r0, [pc, #460]	@ (80094b4 <HAL_ADC_Init+0x2ec>)
 80092e8:	f7ff fee6 	bl	80090b8 <LL_ADC_IsEnabled>
 80092ec:	4603      	mov	r3, r0
 80092ee:	4323      	orrs	r3, r4
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	bf0c      	ite	eq
 80092f4:	2301      	moveq	r3, #1
 80092f6:	2300      	movne	r3, #0
 80092f8:	b2db      	uxtb	r3, r3
 80092fa:	e012      	b.n	8009322 <HAL_ADC_Init+0x15a>
 80092fc:	486e      	ldr	r0, [pc, #440]	@ (80094b8 <HAL_ADC_Init+0x2f0>)
 80092fe:	f7ff fedb 	bl	80090b8 <LL_ADC_IsEnabled>
 8009302:	4604      	mov	r4, r0
 8009304:	486d      	ldr	r0, [pc, #436]	@ (80094bc <HAL_ADC_Init+0x2f4>)
 8009306:	f7ff fed7 	bl	80090b8 <LL_ADC_IsEnabled>
 800930a:	4603      	mov	r3, r0
 800930c:	431c      	orrs	r4, r3
 800930e:	486c      	ldr	r0, [pc, #432]	@ (80094c0 <HAL_ADC_Init+0x2f8>)
 8009310:	f7ff fed2 	bl	80090b8 <LL_ADC_IsEnabled>
 8009314:	4603      	mov	r3, r0
 8009316:	4323      	orrs	r3, r4
 8009318:	2b00      	cmp	r3, #0
 800931a:	bf0c      	ite	eq
 800931c:	2301      	moveq	r3, #1
 800931e:	2300      	movne	r3, #0
 8009320:	b2db      	uxtb	r3, r3
 8009322:	2b00      	cmp	r3, #0
 8009324:	d012      	beq.n	800934c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800932e:	d004      	beq.n	800933a <HAL_ADC_Init+0x172>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a5f      	ldr	r2, [pc, #380]	@ (80094b4 <HAL_ADC_Init+0x2ec>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d101      	bne.n	800933e <HAL_ADC_Init+0x176>
 800933a:	4a62      	ldr	r2, [pc, #392]	@ (80094c4 <HAL_ADC_Init+0x2fc>)
 800933c:	e000      	b.n	8009340 <HAL_ADC_Init+0x178>
 800933e:	4a62      	ldr	r2, [pc, #392]	@ (80094c8 <HAL_ADC_Init+0x300>)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	685b      	ldr	r3, [r3, #4]
 8009344:	4619      	mov	r1, r3
 8009346:	4610      	mov	r0, r2
 8009348:	f7ff fcc4 	bl	8008cd4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	7f5b      	ldrb	r3, [r3, #29]
 8009350:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009356:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800935c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8009362:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800936a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800936c:	4313      	orrs	r3, r2
 800936e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009376:	2b01      	cmp	r3, #1
 8009378:	d106      	bne.n	8009388 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800937e:	3b01      	subs	r3, #1
 8009380:	045b      	lsls	r3, r3, #17
 8009382:	69ba      	ldr	r2, [r7, #24]
 8009384:	4313      	orrs	r3, r2
 8009386:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800938c:	2b00      	cmp	r3, #0
 800938e:	d009      	beq.n	80093a4 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009394:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800939c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800939e:	69ba      	ldr	r2, [r7, #24]
 80093a0:	4313      	orrs	r3, r2
 80093a2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	68da      	ldr	r2, [r3, #12]
 80093aa:	4b48      	ldr	r3, [pc, #288]	@ (80094cc <HAL_ADC_Init+0x304>)
 80093ac:	4013      	ands	r3, r2
 80093ae:	687a      	ldr	r2, [r7, #4]
 80093b0:	6812      	ldr	r2, [r2, #0]
 80093b2:	69b9      	ldr	r1, [r7, #24]
 80093b4:	430b      	orrs	r3, r1
 80093b6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	691b      	ldr	r3, [r3, #16]
 80093be:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	430a      	orrs	r2, r1
 80093cc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4618      	mov	r0, r3
 80093d4:	f7ff fee5 	bl	80091a2 <LL_ADC_INJ_IsConversionOngoing>
 80093d8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d17f      	bne.n	80094e0 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d17c      	bne.n	80094e0 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80093ea:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80093f2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80093f4:	4313      	orrs	r3, r2
 80093f6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	68db      	ldr	r3, [r3, #12]
 80093fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009402:	f023 0302 	bic.w	r3, r3, #2
 8009406:	687a      	ldr	r2, [r7, #4]
 8009408:	6812      	ldr	r2, [r2, #0]
 800940a:	69b9      	ldr	r1, [r7, #24]
 800940c:	430b      	orrs	r3, r1
 800940e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	691b      	ldr	r3, [r3, #16]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d017      	beq.n	8009448 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	691a      	ldr	r2, [r3, #16]
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009426:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009430:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8009434:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009438:	687a      	ldr	r2, [r7, #4]
 800943a:	6911      	ldr	r1, [r2, #16]
 800943c:	687a      	ldr	r2, [r7, #4]
 800943e:	6812      	ldr	r2, [r2, #0]
 8009440:	430b      	orrs	r3, r1
 8009442:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8009446:	e013      	b.n	8009470 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	691a      	ldr	r2, [r3, #16]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009456:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009460:	687a      	ldr	r2, [r7, #4]
 8009462:	6812      	ldr	r2, [r2, #0]
 8009464:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8009468:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800946c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009476:	2b01      	cmp	r3, #1
 8009478:	d12a      	bne.n	80094d0 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	691b      	ldr	r3, [r3, #16]
 8009480:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009484:	f023 0304 	bic.w	r3, r3, #4
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800948c:	687a      	ldr	r2, [r7, #4]
 800948e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009490:	4311      	orrs	r1, r2
 8009492:	687a      	ldr	r2, [r7, #4]
 8009494:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8009496:	4311      	orrs	r1, r2
 8009498:	687a      	ldr	r2, [r7, #4]
 800949a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800949c:	430a      	orrs	r2, r1
 800949e:	431a      	orrs	r2, r3
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f042 0201 	orr.w	r2, r2, #1
 80094a8:	611a      	str	r2, [r3, #16]
 80094aa:	e019      	b.n	80094e0 <HAL_ADC_Init+0x318>
 80094ac:	20000054 	.word	0x20000054
 80094b0:	053e2d63 	.word	0x053e2d63
 80094b4:	50000100 	.word	0x50000100
 80094b8:	50000400 	.word	0x50000400
 80094bc:	50000500 	.word	0x50000500
 80094c0:	50000600 	.word	0x50000600
 80094c4:	50000300 	.word	0x50000300
 80094c8:	50000700 	.word	0x50000700
 80094cc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	691a      	ldr	r2, [r3, #16]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f022 0201 	bic.w	r2, r2, #1
 80094de:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	695b      	ldr	r3, [r3, #20]
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d10c      	bne.n	8009502 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094ee:	f023 010f 	bic.w	r1, r3, #15
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6a1b      	ldr	r3, [r3, #32]
 80094f6:	1e5a      	subs	r2, r3, #1
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	430a      	orrs	r2, r1
 80094fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8009500:	e007      	b.n	8009512 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f022 020f 	bic.w	r2, r2, #15
 8009510:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009516:	f023 0303 	bic.w	r3, r3, #3
 800951a:	f043 0201 	orr.w	r2, r3, #1
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009522:	e007      	b.n	8009534 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009528:	f043 0210 	orr.w	r2, r3, #16
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009530:	2301      	movs	r3, #1
 8009532:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8009534:	7ffb      	ldrb	r3, [r7, #31]
}
 8009536:	4618      	mov	r0, r3
 8009538:	3724      	adds	r7, #36	@ 0x24
 800953a:	46bd      	mov	sp, r7
 800953c:	bd90      	pop	{r4, r7, pc}
 800953e:	bf00      	nop

08009540 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b086      	sub	sp, #24
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009550:	d004      	beq.n	800955c <HAL_ADC_Start+0x1c>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a67      	ldr	r2, [pc, #412]	@ (80096f4 <HAL_ADC_Start+0x1b4>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d101      	bne.n	8009560 <HAL_ADC_Start+0x20>
 800955c:	4b66      	ldr	r3, [pc, #408]	@ (80096f8 <HAL_ADC_Start+0x1b8>)
 800955e:	e000      	b.n	8009562 <HAL_ADC_Start+0x22>
 8009560:	4b66      	ldr	r3, [pc, #408]	@ (80096fc <HAL_ADC_Start+0x1bc>)
 8009562:	4618      	mov	r0, r3
 8009564:	f7ff fd16 	bl	8008f94 <LL_ADC_GetMultimode>
 8009568:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4618      	mov	r0, r3
 8009570:	f7ff fdf0 	bl	8009154 <LL_ADC_REG_IsConversionOngoing>
 8009574:	4603      	mov	r3, r0
 8009576:	2b00      	cmp	r3, #0
 8009578:	f040 80b4 	bne.w	80096e4 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009582:	2b01      	cmp	r3, #1
 8009584:	d101      	bne.n	800958a <HAL_ADC_Start+0x4a>
 8009586:	2302      	movs	r3, #2
 8009588:	e0af      	b.n	80096ea <HAL_ADC_Start+0x1aa>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2201      	movs	r2, #1
 800958e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f000 fefc 	bl	800a390 <ADC_Enable>
 8009598:	4603      	mov	r3, r0
 800959a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800959c:	7dfb      	ldrb	r3, [r7, #23]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	f040 809b 	bne.w	80096da <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095a8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80095ac:	f023 0301 	bic.w	r3, r3, #1
 80095b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a4d      	ldr	r2, [pc, #308]	@ (80096f4 <HAL_ADC_Start+0x1b4>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d009      	beq.n	80095d6 <HAL_ADC_Start+0x96>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a4e      	ldr	r2, [pc, #312]	@ (8009700 <HAL_ADC_Start+0x1c0>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d002      	beq.n	80095d2 <HAL_ADC_Start+0x92>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	e003      	b.n	80095da <HAL_ADC_Start+0x9a>
 80095d2:	4b4c      	ldr	r3, [pc, #304]	@ (8009704 <HAL_ADC_Start+0x1c4>)
 80095d4:	e001      	b.n	80095da <HAL_ADC_Start+0x9a>
 80095d6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80095da:	687a      	ldr	r2, [r7, #4]
 80095dc:	6812      	ldr	r2, [r2, #0]
 80095de:	4293      	cmp	r3, r2
 80095e0:	d002      	beq.n	80095e8 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d105      	bne.n	80095f4 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80095fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009600:	d106      	bne.n	8009610 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009606:	f023 0206 	bic.w	r2, r3, #6
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	661a      	str	r2, [r3, #96]	@ 0x60
 800960e:	e002      	b.n	8009616 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2200      	movs	r2, #0
 8009614:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	221c      	movs	r2, #28
 800961c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2200      	movs	r2, #0
 8009622:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	4a32      	ldr	r2, [pc, #200]	@ (80096f4 <HAL_ADC_Start+0x1b4>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d009      	beq.n	8009644 <HAL_ADC_Start+0x104>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4a32      	ldr	r2, [pc, #200]	@ (8009700 <HAL_ADC_Start+0x1c0>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d002      	beq.n	8009640 <HAL_ADC_Start+0x100>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	e003      	b.n	8009648 <HAL_ADC_Start+0x108>
 8009640:	4b30      	ldr	r3, [pc, #192]	@ (8009704 <HAL_ADC_Start+0x1c4>)
 8009642:	e001      	b.n	8009648 <HAL_ADC_Start+0x108>
 8009644:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009648:	687a      	ldr	r2, [r7, #4]
 800964a:	6812      	ldr	r2, [r2, #0]
 800964c:	4293      	cmp	r3, r2
 800964e:	d008      	beq.n	8009662 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d005      	beq.n	8009662 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	2b05      	cmp	r3, #5
 800965a:	d002      	beq.n	8009662 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800965c:	693b      	ldr	r3, [r7, #16]
 800965e:	2b09      	cmp	r3, #9
 8009660:	d114      	bne.n	800968c <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	68db      	ldr	r3, [r3, #12]
 8009668:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800966c:	2b00      	cmp	r3, #0
 800966e:	d007      	beq.n	8009680 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009674:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009678:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4618      	mov	r0, r3
 8009686:	f7ff fd3d 	bl	8009104 <LL_ADC_REG_StartConversion>
 800968a:	e02d      	b.n	80096e8 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009690:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	4a15      	ldr	r2, [pc, #84]	@ (80096f4 <HAL_ADC_Start+0x1b4>)
 800969e:	4293      	cmp	r3, r2
 80096a0:	d009      	beq.n	80096b6 <HAL_ADC_Start+0x176>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	4a16      	ldr	r2, [pc, #88]	@ (8009700 <HAL_ADC_Start+0x1c0>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d002      	beq.n	80096b2 <HAL_ADC_Start+0x172>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	e003      	b.n	80096ba <HAL_ADC_Start+0x17a>
 80096b2:	4b14      	ldr	r3, [pc, #80]	@ (8009704 <HAL_ADC_Start+0x1c4>)
 80096b4:	e001      	b.n	80096ba <HAL_ADC_Start+0x17a>
 80096b6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80096ba:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	68db      	ldr	r3, [r3, #12]
 80096c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d00f      	beq.n	80096e8 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096cc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80096d0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80096d8:	e006      	b.n	80096e8 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2200      	movs	r2, #0
 80096de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80096e2:	e001      	b.n	80096e8 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80096e4:	2302      	movs	r3, #2
 80096e6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80096e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80096ea:	4618      	mov	r0, r3
 80096ec:	3718      	adds	r7, #24
 80096ee:	46bd      	mov	sp, r7
 80096f0:	bd80      	pop	{r7, pc}
 80096f2:	bf00      	nop
 80096f4:	50000100 	.word	0x50000100
 80096f8:	50000300 	.word	0x50000300
 80096fc:	50000700 	.word	0x50000700
 8009700:	50000500 	.word	0x50000500
 8009704:	50000400 	.word	0x50000400

08009708 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b084      	sub	sp, #16
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009716:	2b01      	cmp	r3, #1
 8009718:	d101      	bne.n	800971e <HAL_ADC_Stop+0x16>
 800971a:	2302      	movs	r3, #2
 800971c:	e023      	b.n	8009766 <HAL_ADC_Stop+0x5e>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2201      	movs	r2, #1
 8009722:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8009726:	2103      	movs	r1, #3
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f000 fd75 	bl	800a218 <ADC_ConversionStop>
 800972e:	4603      	mov	r3, r0
 8009730:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8009732:	7bfb      	ldrb	r3, [r7, #15]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d111      	bne.n	800975c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f000 febf 	bl	800a4bc <ADC_Disable>
 800973e:	4603      	mov	r3, r0
 8009740:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8009742:	7bfb      	ldrb	r3, [r7, #15]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d109      	bne.n	800975c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800974c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8009750:	f023 0301 	bic.w	r3, r3, #1
 8009754:	f043 0201 	orr.w	r2, r3, #1
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2200      	movs	r2, #0
 8009760:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009764:	7bfb      	ldrb	r3, [r7, #15]
}
 8009766:	4618      	mov	r0, r3
 8009768:	3710      	adds	r7, #16
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}
	...

08009770 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b088      	sub	sp, #32
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009782:	d004      	beq.n	800978e <HAL_ADC_PollForConversion+0x1e>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	4a77      	ldr	r2, [pc, #476]	@ (8009968 <HAL_ADC_PollForConversion+0x1f8>)
 800978a:	4293      	cmp	r3, r2
 800978c:	d101      	bne.n	8009792 <HAL_ADC_PollForConversion+0x22>
 800978e:	4b77      	ldr	r3, [pc, #476]	@ (800996c <HAL_ADC_PollForConversion+0x1fc>)
 8009790:	e000      	b.n	8009794 <HAL_ADC_PollForConversion+0x24>
 8009792:	4b77      	ldr	r3, [pc, #476]	@ (8009970 <HAL_ADC_PollForConversion+0x200>)
 8009794:	4618      	mov	r0, r3
 8009796:	f7ff fbfd 	bl	8008f94 <LL_ADC_GetMultimode>
 800979a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	699b      	ldr	r3, [r3, #24]
 80097a0:	2b08      	cmp	r3, #8
 80097a2:	d102      	bne.n	80097aa <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80097a4:	2308      	movs	r3, #8
 80097a6:	61fb      	str	r3, [r7, #28]
 80097a8:	e037      	b.n	800981a <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d005      	beq.n	80097bc <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80097b0:	697b      	ldr	r3, [r7, #20]
 80097b2:	2b05      	cmp	r3, #5
 80097b4:	d002      	beq.n	80097bc <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	2b09      	cmp	r3, #9
 80097ba:	d111      	bne.n	80097e0 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	68db      	ldr	r3, [r3, #12]
 80097c2:	f003 0301 	and.w	r3, r3, #1
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d007      	beq.n	80097da <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097ce:	f043 0220 	orr.w	r2, r3, #32
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80097d6:	2301      	movs	r3, #1
 80097d8:	e0c1      	b.n	800995e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80097da:	2304      	movs	r3, #4
 80097dc:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80097de:	e01c      	b.n	800981a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80097e8:	d004      	beq.n	80097f4 <HAL_ADC_PollForConversion+0x84>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	4a5e      	ldr	r2, [pc, #376]	@ (8009968 <HAL_ADC_PollForConversion+0x1f8>)
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d101      	bne.n	80097f8 <HAL_ADC_PollForConversion+0x88>
 80097f4:	4b5d      	ldr	r3, [pc, #372]	@ (800996c <HAL_ADC_PollForConversion+0x1fc>)
 80097f6:	e000      	b.n	80097fa <HAL_ADC_PollForConversion+0x8a>
 80097f8:	4b5d      	ldr	r3, [pc, #372]	@ (8009970 <HAL_ADC_PollForConversion+0x200>)
 80097fa:	4618      	mov	r0, r3
 80097fc:	f7ff fbd8 	bl	8008fb0 <LL_ADC_GetMultiDMATransfer>
 8009800:	4603      	mov	r3, r0
 8009802:	2b00      	cmp	r3, #0
 8009804:	d007      	beq.n	8009816 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800980a:	f043 0220 	orr.w	r2, r3, #32
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8009812:	2301      	movs	r3, #1
 8009814:	e0a3      	b.n	800995e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8009816:	2304      	movs	r3, #4
 8009818:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800981a:	f7ff fa4f 	bl	8008cbc <HAL_GetTick>
 800981e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009820:	e021      	b.n	8009866 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009828:	d01d      	beq.n	8009866 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800982a:	f7ff fa47 	bl	8008cbc <HAL_GetTick>
 800982e:	4602      	mov	r2, r0
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	1ad3      	subs	r3, r2, r3
 8009834:	683a      	ldr	r2, [r7, #0]
 8009836:	429a      	cmp	r2, r3
 8009838:	d302      	bcc.n	8009840 <HAL_ADC_PollForConversion+0xd0>
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d112      	bne.n	8009866 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	681a      	ldr	r2, [r3, #0]
 8009846:	69fb      	ldr	r3, [r7, #28]
 8009848:	4013      	ands	r3, r2
 800984a:	2b00      	cmp	r3, #0
 800984c:	d10b      	bne.n	8009866 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009852:	f043 0204 	orr.w	r2, r3, #4
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	2200      	movs	r2, #0
 800985e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8009862:	2303      	movs	r3, #3
 8009864:	e07b      	b.n	800995e <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	681a      	ldr	r2, [r3, #0]
 800986c:	69fb      	ldr	r3, [r7, #28]
 800986e:	4013      	ands	r3, r2
 8009870:	2b00      	cmp	r3, #0
 8009872:	d0d6      	beq.n	8009822 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009878:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4618      	mov	r0, r3
 8009886:	f7ff faf7 	bl	8008e78 <LL_ADC_REG_IsTriggerSourceSWStart>
 800988a:	4603      	mov	r3, r0
 800988c:	2b00      	cmp	r3, #0
 800988e:	d01c      	beq.n	80098ca <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	7f5b      	ldrb	r3, [r3, #29]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d118      	bne.n	80098ca <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f003 0308 	and.w	r3, r3, #8
 80098a2:	2b08      	cmp	r3, #8
 80098a4:	d111      	bne.n	80098ca <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098aa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d105      	bne.n	80098ca <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098c2:	f043 0201 	orr.w	r2, r3, #1
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	4a26      	ldr	r2, [pc, #152]	@ (8009968 <HAL_ADC_PollForConversion+0x1f8>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d009      	beq.n	80098e8 <HAL_ADC_PollForConversion+0x178>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4a26      	ldr	r2, [pc, #152]	@ (8009974 <HAL_ADC_PollForConversion+0x204>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d002      	beq.n	80098e4 <HAL_ADC_PollForConversion+0x174>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	e003      	b.n	80098ec <HAL_ADC_PollForConversion+0x17c>
 80098e4:	4b24      	ldr	r3, [pc, #144]	@ (8009978 <HAL_ADC_PollForConversion+0x208>)
 80098e6:	e001      	b.n	80098ec <HAL_ADC_PollForConversion+0x17c>
 80098e8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80098ec:	687a      	ldr	r2, [r7, #4]
 80098ee:	6812      	ldr	r2, [r2, #0]
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d008      	beq.n	8009906 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d005      	beq.n	8009906 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80098fa:	697b      	ldr	r3, [r7, #20]
 80098fc:	2b05      	cmp	r3, #5
 80098fe:	d002      	beq.n	8009906 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	2b09      	cmp	r3, #9
 8009904:	d104      	bne.n	8009910 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	68db      	ldr	r3, [r3, #12]
 800990c:	61bb      	str	r3, [r7, #24]
 800990e:	e014      	b.n	800993a <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	4a14      	ldr	r2, [pc, #80]	@ (8009968 <HAL_ADC_PollForConversion+0x1f8>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d009      	beq.n	800992e <HAL_ADC_PollForConversion+0x1be>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	4a15      	ldr	r2, [pc, #84]	@ (8009974 <HAL_ADC_PollForConversion+0x204>)
 8009920:	4293      	cmp	r3, r2
 8009922:	d002      	beq.n	800992a <HAL_ADC_PollForConversion+0x1ba>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	e003      	b.n	8009932 <HAL_ADC_PollForConversion+0x1c2>
 800992a:	4b13      	ldr	r3, [pc, #76]	@ (8009978 <HAL_ADC_PollForConversion+0x208>)
 800992c:	e001      	b.n	8009932 <HAL_ADC_PollForConversion+0x1c2>
 800992e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009932:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	68db      	ldr	r3, [r3, #12]
 8009938:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800993a:	69fb      	ldr	r3, [r7, #28]
 800993c:	2b08      	cmp	r3, #8
 800993e:	d104      	bne.n	800994a <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	2208      	movs	r2, #8
 8009946:	601a      	str	r2, [r3, #0]
 8009948:	e008      	b.n	800995c <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800994a:	69bb      	ldr	r3, [r7, #24]
 800994c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009950:	2b00      	cmp	r3, #0
 8009952:	d103      	bne.n	800995c <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	220c      	movs	r2, #12
 800995a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800995c:	2300      	movs	r3, #0
}
 800995e:	4618      	mov	r0, r3
 8009960:	3720      	adds	r7, #32
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop
 8009968:	50000100 	.word	0x50000100
 800996c:	50000300 	.word	0x50000300
 8009970:	50000700 	.word	0x50000700
 8009974:	50000500 	.word	0x50000500
 8009978:	50000400 	.word	0x50000400

0800997c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800997c:	b480      	push	{r7}
 800997e:	b083      	sub	sp, #12
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800998a:	4618      	mov	r0, r3
 800998c:	370c      	adds	r7, #12
 800998e:	46bd      	mov	sp, r7
 8009990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009994:	4770      	bx	lr
	...

08009998 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b0b6      	sub	sp, #216	@ 0xd8
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
 80099a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80099a2:	2300      	movs	r3, #0
 80099a4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80099a8:	2300      	movs	r3, #0
 80099aa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80099b2:	2b01      	cmp	r3, #1
 80099b4:	d102      	bne.n	80099bc <HAL_ADC_ConfigChannel+0x24>
 80099b6:	2302      	movs	r3, #2
 80099b8:	f000 bc13 	b.w	800a1e2 <HAL_ADC_ConfigChannel+0x84a>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2201      	movs	r2, #1
 80099c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	4618      	mov	r0, r3
 80099ca:	f7ff fbc3 	bl	8009154 <LL_ADC_REG_IsConversionOngoing>
 80099ce:	4603      	mov	r3, r0
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	f040 83f3 	bne.w	800a1bc <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6818      	ldr	r0, [r3, #0]
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	6859      	ldr	r1, [r3, #4]
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	461a      	mov	r2, r3
 80099e4:	f7ff fa5b 	bl	8008e9e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4618      	mov	r0, r3
 80099ee:	f7ff fbb1 	bl	8009154 <LL_ADC_REG_IsConversionOngoing>
 80099f2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4618      	mov	r0, r3
 80099fc:	f7ff fbd1 	bl	80091a2 <LL_ADC_INJ_IsConversionOngoing>
 8009a00:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009a04:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	f040 81d9 	bne.w	8009dc0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009a0e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	f040 81d4 	bne.w	8009dc0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	689b      	ldr	r3, [r3, #8]
 8009a1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a20:	d10f      	bne.n	8009a42 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6818      	ldr	r0, [r3, #0]
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	4619      	mov	r1, r3
 8009a2e:	f7ff fa62 	bl	8008ef6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f7ff fa09 	bl	8008e52 <LL_ADC_SetSamplingTimeCommonConfig>
 8009a40:	e00e      	b.n	8009a60 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6818      	ldr	r0, [r3, #0]
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	6819      	ldr	r1, [r3, #0]
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	461a      	mov	r2, r3
 8009a50:	f7ff fa51 	bl	8008ef6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2100      	movs	r1, #0
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7ff f9f9 	bl	8008e52 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	695a      	ldr	r2, [r3, #20]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	08db      	lsrs	r3, r3, #3
 8009a6c:	f003 0303 	and.w	r3, r3, #3
 8009a70:	005b      	lsls	r3, r3, #1
 8009a72:	fa02 f303 	lsl.w	r3, r2, r3
 8009a76:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	691b      	ldr	r3, [r3, #16]
 8009a7e:	2b04      	cmp	r3, #4
 8009a80:	d022      	beq.n	8009ac8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6818      	ldr	r0, [r3, #0]
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	6919      	ldr	r1, [r3, #16]
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	681a      	ldr	r2, [r3, #0]
 8009a8e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009a92:	f7ff f953 	bl	8008d3c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6818      	ldr	r0, [r3, #0]
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	6919      	ldr	r1, [r3, #16]
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	699b      	ldr	r3, [r3, #24]
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	f7ff f99f 	bl	8008de6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6818      	ldr	r0, [r3, #0]
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d102      	bne.n	8009abe <HAL_ADC_ConfigChannel+0x126>
 8009ab8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009abc:	e000      	b.n	8009ac0 <HAL_ADC_ConfigChannel+0x128>
 8009abe:	2300      	movs	r3, #0
 8009ac0:	461a      	mov	r2, r3
 8009ac2:	f7ff f9ab 	bl	8008e1c <LL_ADC_SetOffsetSaturation>
 8009ac6:	e17b      	b.n	8009dc0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2100      	movs	r1, #0
 8009ace:	4618      	mov	r0, r3
 8009ad0:	f7ff f958 	bl	8008d84 <LL_ADC_GetOffsetChannel>
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d10a      	bne.n	8009af4 <HAL_ADC_ConfigChannel+0x15c>
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	2100      	movs	r1, #0
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	f7ff f94d 	bl	8008d84 <LL_ADC_GetOffsetChannel>
 8009aea:	4603      	mov	r3, r0
 8009aec:	0e9b      	lsrs	r3, r3, #26
 8009aee:	f003 021f 	and.w	r2, r3, #31
 8009af2:	e01e      	b.n	8009b32 <HAL_ADC_ConfigChannel+0x19a>
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	2100      	movs	r1, #0
 8009afa:	4618      	mov	r0, r3
 8009afc:	f7ff f942 	bl	8008d84 <LL_ADC_GetOffsetChannel>
 8009b00:	4603      	mov	r3, r0
 8009b02:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b06:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009b0a:	fa93 f3a3 	rbit	r3, r3
 8009b0e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009b12:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009b16:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8009b1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d101      	bne.n	8009b26 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8009b22:	2320      	movs	r3, #32
 8009b24:	e004      	b.n	8009b30 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8009b26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b2a:	fab3 f383 	clz	r3, r3
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d105      	bne.n	8009b4a <HAL_ADC_ConfigChannel+0x1b2>
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	0e9b      	lsrs	r3, r3, #26
 8009b44:	f003 031f 	and.w	r3, r3, #31
 8009b48:	e018      	b.n	8009b7c <HAL_ADC_ConfigChannel+0x1e4>
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b52:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009b56:	fa93 f3a3 	rbit	r3, r3
 8009b5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8009b5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8009b66:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d101      	bne.n	8009b72 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8009b6e:	2320      	movs	r3, #32
 8009b70:	e004      	b.n	8009b7c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8009b72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009b76:	fab3 f383 	clz	r3, r3
 8009b7a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d106      	bne.n	8009b8e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	2200      	movs	r2, #0
 8009b86:	2100      	movs	r1, #0
 8009b88:	4618      	mov	r0, r3
 8009b8a:	f7ff f911 	bl	8008db0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	2101      	movs	r1, #1
 8009b94:	4618      	mov	r0, r3
 8009b96:	f7ff f8f5 	bl	8008d84 <LL_ADC_GetOffsetChannel>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d10a      	bne.n	8009bba <HAL_ADC_ConfigChannel+0x222>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	2101      	movs	r1, #1
 8009baa:	4618      	mov	r0, r3
 8009bac:	f7ff f8ea 	bl	8008d84 <LL_ADC_GetOffsetChannel>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	0e9b      	lsrs	r3, r3, #26
 8009bb4:	f003 021f 	and.w	r2, r3, #31
 8009bb8:	e01e      	b.n	8009bf8 <HAL_ADC_ConfigChannel+0x260>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	2101      	movs	r1, #1
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	f7ff f8df 	bl	8008d84 <LL_ADC_GetOffsetChannel>
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009bcc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009bd0:	fa93 f3a3 	rbit	r3, r3
 8009bd4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8009bd8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009bdc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8009be0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d101      	bne.n	8009bec <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8009be8:	2320      	movs	r3, #32
 8009bea:	e004      	b.n	8009bf6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8009bec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009bf0:	fab3 f383 	clz	r3, r3
 8009bf4:	b2db      	uxtb	r3, r3
 8009bf6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d105      	bne.n	8009c10 <HAL_ADC_ConfigChannel+0x278>
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	0e9b      	lsrs	r3, r3, #26
 8009c0a:	f003 031f 	and.w	r3, r3, #31
 8009c0e:	e018      	b.n	8009c42 <HAL_ADC_ConfigChannel+0x2aa>
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009c1c:	fa93 f3a3 	rbit	r3, r3
 8009c20:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8009c24:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009c28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8009c2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d101      	bne.n	8009c38 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8009c34:	2320      	movs	r3, #32
 8009c36:	e004      	b.n	8009c42 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8009c38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009c3c:	fab3 f383 	clz	r3, r3
 8009c40:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009c42:	429a      	cmp	r2, r3
 8009c44:	d106      	bne.n	8009c54 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	2101      	movs	r1, #1
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f7ff f8ae 	bl	8008db0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	2102      	movs	r1, #2
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f7ff f892 	bl	8008d84 <LL_ADC_GetOffsetChannel>
 8009c60:	4603      	mov	r3, r0
 8009c62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d10a      	bne.n	8009c80 <HAL_ADC_ConfigChannel+0x2e8>
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	2102      	movs	r1, #2
 8009c70:	4618      	mov	r0, r3
 8009c72:	f7ff f887 	bl	8008d84 <LL_ADC_GetOffsetChannel>
 8009c76:	4603      	mov	r3, r0
 8009c78:	0e9b      	lsrs	r3, r3, #26
 8009c7a:	f003 021f 	and.w	r2, r3, #31
 8009c7e:	e01e      	b.n	8009cbe <HAL_ADC_ConfigChannel+0x326>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	2102      	movs	r1, #2
 8009c86:	4618      	mov	r0, r3
 8009c88:	f7ff f87c 	bl	8008d84 <LL_ADC_GetOffsetChannel>
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009c96:	fa93 f3a3 	rbit	r3, r3
 8009c9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8009c9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009ca2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8009ca6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d101      	bne.n	8009cb2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8009cae:	2320      	movs	r3, #32
 8009cb0:	e004      	b.n	8009cbc <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8009cb2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009cb6:	fab3 f383 	clz	r3, r3
 8009cba:	b2db      	uxtb	r3, r3
 8009cbc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d105      	bne.n	8009cd6 <HAL_ADC_ConfigChannel+0x33e>
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	0e9b      	lsrs	r3, r3, #26
 8009cd0:	f003 031f 	and.w	r3, r3, #31
 8009cd4:	e016      	b.n	8009d04 <HAL_ADC_ConfigChannel+0x36c>
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cde:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009ce2:	fa93 f3a3 	rbit	r3, r3
 8009ce6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8009ce8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009cea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8009cee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d101      	bne.n	8009cfa <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8009cf6:	2320      	movs	r3, #32
 8009cf8:	e004      	b.n	8009d04 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8009cfa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009cfe:	fab3 f383 	clz	r3, r3
 8009d02:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009d04:	429a      	cmp	r2, r3
 8009d06:	d106      	bne.n	8009d16 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	2102      	movs	r1, #2
 8009d10:	4618      	mov	r0, r3
 8009d12:	f7ff f84d 	bl	8008db0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	2103      	movs	r1, #3
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	f7ff f831 	bl	8008d84 <LL_ADC_GetOffsetChannel>
 8009d22:	4603      	mov	r3, r0
 8009d24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d10a      	bne.n	8009d42 <HAL_ADC_ConfigChannel+0x3aa>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	2103      	movs	r1, #3
 8009d32:	4618      	mov	r0, r3
 8009d34:	f7ff f826 	bl	8008d84 <LL_ADC_GetOffsetChannel>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	0e9b      	lsrs	r3, r3, #26
 8009d3c:	f003 021f 	and.w	r2, r3, #31
 8009d40:	e017      	b.n	8009d72 <HAL_ADC_ConfigChannel+0x3da>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	2103      	movs	r1, #3
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f7ff f81b 	bl	8008d84 <LL_ADC_GetOffsetChannel>
 8009d4e:	4603      	mov	r3, r0
 8009d50:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009d54:	fa93 f3a3 	rbit	r3, r3
 8009d58:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8009d5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009d5c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8009d5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d101      	bne.n	8009d68 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8009d64:	2320      	movs	r3, #32
 8009d66:	e003      	b.n	8009d70 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8009d68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009d6a:	fab3 f383 	clz	r3, r3
 8009d6e:	b2db      	uxtb	r3, r3
 8009d70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d105      	bne.n	8009d8a <HAL_ADC_ConfigChannel+0x3f2>
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	0e9b      	lsrs	r3, r3, #26
 8009d84:	f003 031f 	and.w	r3, r3, #31
 8009d88:	e011      	b.n	8009dae <HAL_ADC_ConfigChannel+0x416>
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d92:	fa93 f3a3 	rbit	r3, r3
 8009d96:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8009d98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8009d9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d101      	bne.n	8009da6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8009da2:	2320      	movs	r3, #32
 8009da4:	e003      	b.n	8009dae <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8009da6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009da8:	fab3 f383 	clz	r3, r3
 8009dac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009dae:	429a      	cmp	r2, r3
 8009db0:	d106      	bne.n	8009dc0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	2200      	movs	r2, #0
 8009db8:	2103      	movs	r1, #3
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f7fe fff8 	bl	8008db0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f7ff f977 	bl	80090b8 <LL_ADC_IsEnabled>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	f040 813d 	bne.w	800a04c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6818      	ldr	r0, [r3, #0]
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	6819      	ldr	r1, [r3, #0]
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	68db      	ldr	r3, [r3, #12]
 8009dde:	461a      	mov	r2, r3
 8009de0:	f7ff f8b4 	bl	8008f4c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	68db      	ldr	r3, [r3, #12]
 8009de8:	4aa2      	ldr	r2, [pc, #648]	@ (800a074 <HAL_ADC_ConfigChannel+0x6dc>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	f040 812e 	bne.w	800a04c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d10b      	bne.n	8009e18 <HAL_ADC_ConfigChannel+0x480>
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	0e9b      	lsrs	r3, r3, #26
 8009e06:	3301      	adds	r3, #1
 8009e08:	f003 031f 	and.w	r3, r3, #31
 8009e0c:	2b09      	cmp	r3, #9
 8009e0e:	bf94      	ite	ls
 8009e10:	2301      	movls	r3, #1
 8009e12:	2300      	movhi	r3, #0
 8009e14:	b2db      	uxtb	r3, r3
 8009e16:	e019      	b.n	8009e4c <HAL_ADC_ConfigChannel+0x4b4>
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e20:	fa93 f3a3 	rbit	r3, r3
 8009e24:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8009e26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009e28:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8009e2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d101      	bne.n	8009e34 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8009e30:	2320      	movs	r3, #32
 8009e32:	e003      	b.n	8009e3c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8009e34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009e36:	fab3 f383 	clz	r3, r3
 8009e3a:	b2db      	uxtb	r3, r3
 8009e3c:	3301      	adds	r3, #1
 8009e3e:	f003 031f 	and.w	r3, r3, #31
 8009e42:	2b09      	cmp	r3, #9
 8009e44:	bf94      	ite	ls
 8009e46:	2301      	movls	r3, #1
 8009e48:	2300      	movhi	r3, #0
 8009e4a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d079      	beq.n	8009f44 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d107      	bne.n	8009e6c <HAL_ADC_ConfigChannel+0x4d4>
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	0e9b      	lsrs	r3, r3, #26
 8009e62:	3301      	adds	r3, #1
 8009e64:	069b      	lsls	r3, r3, #26
 8009e66:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009e6a:	e015      	b.n	8009e98 <HAL_ADC_ConfigChannel+0x500>
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e74:	fa93 f3a3 	rbit	r3, r3
 8009e78:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8009e7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e7c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8009e7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d101      	bne.n	8009e88 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8009e84:	2320      	movs	r3, #32
 8009e86:	e003      	b.n	8009e90 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8009e88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e8a:	fab3 f383 	clz	r3, r3
 8009e8e:	b2db      	uxtb	r3, r3
 8009e90:	3301      	adds	r3, #1
 8009e92:	069b      	lsls	r3, r3, #26
 8009e94:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d109      	bne.n	8009eb8 <HAL_ADC_ConfigChannel+0x520>
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	0e9b      	lsrs	r3, r3, #26
 8009eaa:	3301      	adds	r3, #1
 8009eac:	f003 031f 	and.w	r3, r3, #31
 8009eb0:	2101      	movs	r1, #1
 8009eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8009eb6:	e017      	b.n	8009ee8 <HAL_ADC_ConfigChannel+0x550>
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ebe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ec0:	fa93 f3a3 	rbit	r3, r3
 8009ec4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8009ec6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ec8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8009eca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d101      	bne.n	8009ed4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8009ed0:	2320      	movs	r3, #32
 8009ed2:	e003      	b.n	8009edc <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8009ed4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ed6:	fab3 f383 	clz	r3, r3
 8009eda:	b2db      	uxtb	r3, r3
 8009edc:	3301      	adds	r3, #1
 8009ede:	f003 031f 	and.w	r3, r3, #31
 8009ee2:	2101      	movs	r1, #1
 8009ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8009ee8:	ea42 0103 	orr.w	r1, r2, r3
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d10a      	bne.n	8009f0e <HAL_ADC_ConfigChannel+0x576>
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	0e9b      	lsrs	r3, r3, #26
 8009efe:	3301      	adds	r3, #1
 8009f00:	f003 021f 	and.w	r2, r3, #31
 8009f04:	4613      	mov	r3, r2
 8009f06:	005b      	lsls	r3, r3, #1
 8009f08:	4413      	add	r3, r2
 8009f0a:	051b      	lsls	r3, r3, #20
 8009f0c:	e018      	b.n	8009f40 <HAL_ADC_ConfigChannel+0x5a8>
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f16:	fa93 f3a3 	rbit	r3, r3
 8009f1a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8009f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8009f20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d101      	bne.n	8009f2a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8009f26:	2320      	movs	r3, #32
 8009f28:	e003      	b.n	8009f32 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8009f2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f2c:	fab3 f383 	clz	r3, r3
 8009f30:	b2db      	uxtb	r3, r3
 8009f32:	3301      	adds	r3, #1
 8009f34:	f003 021f 	and.w	r2, r3, #31
 8009f38:	4613      	mov	r3, r2
 8009f3a:	005b      	lsls	r3, r3, #1
 8009f3c:	4413      	add	r3, r2
 8009f3e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009f40:	430b      	orrs	r3, r1
 8009f42:	e07e      	b.n	800a042 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d107      	bne.n	8009f60 <HAL_ADC_ConfigChannel+0x5c8>
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	0e9b      	lsrs	r3, r3, #26
 8009f56:	3301      	adds	r3, #1
 8009f58:	069b      	lsls	r3, r3, #26
 8009f5a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009f5e:	e015      	b.n	8009f8c <HAL_ADC_ConfigChannel+0x5f4>
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f68:	fa93 f3a3 	rbit	r3, r3
 8009f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8009f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f70:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8009f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d101      	bne.n	8009f7c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8009f78:	2320      	movs	r3, #32
 8009f7a:	e003      	b.n	8009f84 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8009f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f7e:	fab3 f383 	clz	r3, r3
 8009f82:	b2db      	uxtb	r3, r3
 8009f84:	3301      	adds	r3, #1
 8009f86:	069b      	lsls	r3, r3, #26
 8009f88:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d109      	bne.n	8009fac <HAL_ADC_ConfigChannel+0x614>
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	0e9b      	lsrs	r3, r3, #26
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	f003 031f 	and.w	r3, r3, #31
 8009fa4:	2101      	movs	r1, #1
 8009fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8009faa:	e017      	b.n	8009fdc <HAL_ADC_ConfigChannel+0x644>
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009fb2:	6a3b      	ldr	r3, [r7, #32]
 8009fb4:	fa93 f3a3 	rbit	r3, r3
 8009fb8:	61fb      	str	r3, [r7, #28]
  return result;
 8009fba:	69fb      	ldr	r3, [r7, #28]
 8009fbc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d101      	bne.n	8009fc8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8009fc4:	2320      	movs	r3, #32
 8009fc6:	e003      	b.n	8009fd0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8009fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fca:	fab3 f383 	clz	r3, r3
 8009fce:	b2db      	uxtb	r3, r3
 8009fd0:	3301      	adds	r3, #1
 8009fd2:	f003 031f 	and.w	r3, r3, #31
 8009fd6:	2101      	movs	r1, #1
 8009fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8009fdc:	ea42 0103 	orr.w	r1, r2, r3
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d10d      	bne.n	800a008 <HAL_ADC_ConfigChannel+0x670>
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	0e9b      	lsrs	r3, r3, #26
 8009ff2:	3301      	adds	r3, #1
 8009ff4:	f003 021f 	and.w	r2, r3, #31
 8009ff8:	4613      	mov	r3, r2
 8009ffa:	005b      	lsls	r3, r3, #1
 8009ffc:	4413      	add	r3, r2
 8009ffe:	3b1e      	subs	r3, #30
 800a000:	051b      	lsls	r3, r3, #20
 800a002:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a006:	e01b      	b.n	800a040 <HAL_ADC_ConfigChannel+0x6a8>
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a00e:	697b      	ldr	r3, [r7, #20]
 800a010:	fa93 f3a3 	rbit	r3, r3
 800a014:	613b      	str	r3, [r7, #16]
  return result;
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800a01a:	69bb      	ldr	r3, [r7, #24]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d101      	bne.n	800a024 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800a020:	2320      	movs	r3, #32
 800a022:	e003      	b.n	800a02c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800a024:	69bb      	ldr	r3, [r7, #24]
 800a026:	fab3 f383 	clz	r3, r3
 800a02a:	b2db      	uxtb	r3, r3
 800a02c:	3301      	adds	r3, #1
 800a02e:	f003 021f 	and.w	r2, r3, #31
 800a032:	4613      	mov	r3, r2
 800a034:	005b      	lsls	r3, r3, #1
 800a036:	4413      	add	r3, r2
 800a038:	3b1e      	subs	r3, #30
 800a03a:	051b      	lsls	r3, r3, #20
 800a03c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a040:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800a042:	683a      	ldr	r2, [r7, #0]
 800a044:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a046:	4619      	mov	r1, r3
 800a048:	f7fe ff55 	bl	8008ef6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	681a      	ldr	r2, [r3, #0]
 800a050:	4b09      	ldr	r3, [pc, #36]	@ (800a078 <HAL_ADC_ConfigChannel+0x6e0>)
 800a052:	4013      	ands	r3, r2
 800a054:	2b00      	cmp	r3, #0
 800a056:	f000 80be 	beq.w	800a1d6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a062:	d004      	beq.n	800a06e <HAL_ADC_ConfigChannel+0x6d6>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4a04      	ldr	r2, [pc, #16]	@ (800a07c <HAL_ADC_ConfigChannel+0x6e4>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d10a      	bne.n	800a084 <HAL_ADC_ConfigChannel+0x6ec>
 800a06e:	4b04      	ldr	r3, [pc, #16]	@ (800a080 <HAL_ADC_ConfigChannel+0x6e8>)
 800a070:	e009      	b.n	800a086 <HAL_ADC_ConfigChannel+0x6ee>
 800a072:	bf00      	nop
 800a074:	407f0000 	.word	0x407f0000
 800a078:	80080000 	.word	0x80080000
 800a07c:	50000100 	.word	0x50000100
 800a080:	50000300 	.word	0x50000300
 800a084:	4b59      	ldr	r3, [pc, #356]	@ (800a1ec <HAL_ADC_ConfigChannel+0x854>)
 800a086:	4618      	mov	r0, r3
 800a088:	f7fe fe4a 	bl	8008d20 <LL_ADC_GetCommonPathInternalCh>
 800a08c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	4a56      	ldr	r2, [pc, #344]	@ (800a1f0 <HAL_ADC_ConfigChannel+0x858>)
 800a096:	4293      	cmp	r3, r2
 800a098:	d004      	beq.n	800a0a4 <HAL_ADC_ConfigChannel+0x70c>
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	4a55      	ldr	r2, [pc, #340]	@ (800a1f4 <HAL_ADC_ConfigChannel+0x85c>)
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	d13a      	bne.n	800a11a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a0a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a0a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d134      	bne.n	800a11a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a0b8:	d005      	beq.n	800a0c6 <HAL_ADC_ConfigChannel+0x72e>
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	4a4e      	ldr	r2, [pc, #312]	@ (800a1f8 <HAL_ADC_ConfigChannel+0x860>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	f040 8085 	bne.w	800a1d0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a0ce:	d004      	beq.n	800a0da <HAL_ADC_ConfigChannel+0x742>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a49      	ldr	r2, [pc, #292]	@ (800a1fc <HAL_ADC_ConfigChannel+0x864>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d101      	bne.n	800a0de <HAL_ADC_ConfigChannel+0x746>
 800a0da:	4a49      	ldr	r2, [pc, #292]	@ (800a200 <HAL_ADC_ConfigChannel+0x868>)
 800a0dc:	e000      	b.n	800a0e0 <HAL_ADC_ConfigChannel+0x748>
 800a0de:	4a43      	ldr	r2, [pc, #268]	@ (800a1ec <HAL_ADC_ConfigChannel+0x854>)
 800a0e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a0e4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a0e8:	4619      	mov	r1, r3
 800a0ea:	4610      	mov	r0, r2
 800a0ec:	f7fe fe05 	bl	8008cfa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a0f0:	4b44      	ldr	r3, [pc, #272]	@ (800a204 <HAL_ADC_ConfigChannel+0x86c>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	099b      	lsrs	r3, r3, #6
 800a0f6:	4a44      	ldr	r2, [pc, #272]	@ (800a208 <HAL_ADC_ConfigChannel+0x870>)
 800a0f8:	fba2 2303 	umull	r2, r3, r2, r3
 800a0fc:	099b      	lsrs	r3, r3, #6
 800a0fe:	1c5a      	adds	r2, r3, #1
 800a100:	4613      	mov	r3, r2
 800a102:	005b      	lsls	r3, r3, #1
 800a104:	4413      	add	r3, r2
 800a106:	009b      	lsls	r3, r3, #2
 800a108:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a10a:	e002      	b.n	800a112 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	3b01      	subs	r3, #1
 800a110:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d1f9      	bne.n	800a10c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a118:	e05a      	b.n	800a1d0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	4a3b      	ldr	r2, [pc, #236]	@ (800a20c <HAL_ADC_ConfigChannel+0x874>)
 800a120:	4293      	cmp	r3, r2
 800a122:	d125      	bne.n	800a170 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a124:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a128:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d11f      	bne.n	800a170 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	4a31      	ldr	r2, [pc, #196]	@ (800a1fc <HAL_ADC_ConfigChannel+0x864>)
 800a136:	4293      	cmp	r3, r2
 800a138:	d104      	bne.n	800a144 <HAL_ADC_ConfigChannel+0x7ac>
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4a34      	ldr	r2, [pc, #208]	@ (800a210 <HAL_ADC_ConfigChannel+0x878>)
 800a140:	4293      	cmp	r3, r2
 800a142:	d047      	beq.n	800a1d4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a14c:	d004      	beq.n	800a158 <HAL_ADC_ConfigChannel+0x7c0>
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	4a2a      	ldr	r2, [pc, #168]	@ (800a1fc <HAL_ADC_ConfigChannel+0x864>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d101      	bne.n	800a15c <HAL_ADC_ConfigChannel+0x7c4>
 800a158:	4a29      	ldr	r2, [pc, #164]	@ (800a200 <HAL_ADC_ConfigChannel+0x868>)
 800a15a:	e000      	b.n	800a15e <HAL_ADC_ConfigChannel+0x7c6>
 800a15c:	4a23      	ldr	r2, [pc, #140]	@ (800a1ec <HAL_ADC_ConfigChannel+0x854>)
 800a15e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a162:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a166:	4619      	mov	r1, r3
 800a168:	4610      	mov	r0, r2
 800a16a:	f7fe fdc6 	bl	8008cfa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a16e:	e031      	b.n	800a1d4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	4a27      	ldr	r2, [pc, #156]	@ (800a214 <HAL_ADC_ConfigChannel+0x87c>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d12d      	bne.n	800a1d6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a17a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a17e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a182:	2b00      	cmp	r3, #0
 800a184:	d127      	bne.n	800a1d6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4a1c      	ldr	r2, [pc, #112]	@ (800a1fc <HAL_ADC_ConfigChannel+0x864>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d022      	beq.n	800a1d6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a198:	d004      	beq.n	800a1a4 <HAL_ADC_ConfigChannel+0x80c>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	4a17      	ldr	r2, [pc, #92]	@ (800a1fc <HAL_ADC_ConfigChannel+0x864>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d101      	bne.n	800a1a8 <HAL_ADC_ConfigChannel+0x810>
 800a1a4:	4a16      	ldr	r2, [pc, #88]	@ (800a200 <HAL_ADC_ConfigChannel+0x868>)
 800a1a6:	e000      	b.n	800a1aa <HAL_ADC_ConfigChannel+0x812>
 800a1a8:	4a10      	ldr	r2, [pc, #64]	@ (800a1ec <HAL_ADC_ConfigChannel+0x854>)
 800a1aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a1ae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a1b2:	4619      	mov	r1, r3
 800a1b4:	4610      	mov	r0, r2
 800a1b6:	f7fe fda0 	bl	8008cfa <LL_ADC_SetCommonPathInternalCh>
 800a1ba:	e00c      	b.n	800a1d6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1c0:	f043 0220 	orr.w	r2, r3, #32
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800a1ce:	e002      	b.n	800a1d6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a1d0:	bf00      	nop
 800a1d2:	e000      	b.n	800a1d6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a1d4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2200      	movs	r2, #0
 800a1da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a1de:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	37d8      	adds	r7, #216	@ 0xd8
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}
 800a1ea:	bf00      	nop
 800a1ec:	50000700 	.word	0x50000700
 800a1f0:	c3210000 	.word	0xc3210000
 800a1f4:	90c00010 	.word	0x90c00010
 800a1f8:	50000600 	.word	0x50000600
 800a1fc:	50000100 	.word	0x50000100
 800a200:	50000300 	.word	0x50000300
 800a204:	20000054 	.word	0x20000054
 800a208:	053e2d63 	.word	0x053e2d63
 800a20c:	c7520000 	.word	0xc7520000
 800a210:	50000500 	.word	0x50000500
 800a214:	cb840000 	.word	0xcb840000

0800a218 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b088      	sub	sp, #32
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
 800a220:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800a222:	2300      	movs	r3, #0
 800a224:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	4618      	mov	r0, r3
 800a230:	f7fe ff90 	bl	8009154 <LL_ADC_REG_IsConversionOngoing>
 800a234:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	4618      	mov	r0, r3
 800a23c:	f7fe ffb1 	bl	80091a2 <LL_ADC_INJ_IsConversionOngoing>
 800a240:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800a242:	693b      	ldr	r3, [r7, #16]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d103      	bne.n	800a250 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	f000 8098 	beq.w	800a380 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	68db      	ldr	r3, [r3, #12]
 800a256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d02a      	beq.n	800a2b4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	7f5b      	ldrb	r3, [r3, #29]
 800a262:	2b01      	cmp	r3, #1
 800a264:	d126      	bne.n	800a2b4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	7f1b      	ldrb	r3, [r3, #28]
 800a26a:	2b01      	cmp	r3, #1
 800a26c:	d122      	bne.n	800a2b4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800a26e:	2301      	movs	r3, #1
 800a270:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a272:	e014      	b.n	800a29e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800a274:	69fb      	ldr	r3, [r7, #28]
 800a276:	4a45      	ldr	r2, [pc, #276]	@ (800a38c <ADC_ConversionStop+0x174>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d90d      	bls.n	800a298 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a280:	f043 0210 	orr.w	r2, r3, #16
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a28c:	f043 0201 	orr.w	r2, r3, #1
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a294:	2301      	movs	r3, #1
 800a296:	e074      	b.n	800a382 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800a298:	69fb      	ldr	r3, [r7, #28]
 800a29a:	3301      	adds	r3, #1
 800a29c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2a8:	2b40      	cmp	r3, #64	@ 0x40
 800a2aa:	d1e3      	bne.n	800a274 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	2240      	movs	r2, #64	@ 0x40
 800a2b2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800a2b4:	69bb      	ldr	r3, [r7, #24]
 800a2b6:	2b02      	cmp	r3, #2
 800a2b8:	d014      	beq.n	800a2e4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f7fe ff48 	bl	8009154 <LL_ADC_REG_IsConversionOngoing>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d00c      	beq.n	800a2e4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f7fe ff05 	bl	80090de <LL_ADC_IsDisableOngoing>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d104      	bne.n	800a2e4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4618      	mov	r0, r3
 800a2e0:	f7fe ff24 	bl	800912c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800a2e4:	69bb      	ldr	r3, [r7, #24]
 800a2e6:	2b01      	cmp	r3, #1
 800a2e8:	d014      	beq.n	800a314 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f7fe ff57 	bl	80091a2 <LL_ADC_INJ_IsConversionOngoing>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d00c      	beq.n	800a314 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	4618      	mov	r0, r3
 800a300:	f7fe feed 	bl	80090de <LL_ADC_IsDisableOngoing>
 800a304:	4603      	mov	r3, r0
 800a306:	2b00      	cmp	r3, #0
 800a308:	d104      	bne.n	800a314 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	4618      	mov	r0, r3
 800a310:	f7fe ff33 	bl	800917a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800a314:	69bb      	ldr	r3, [r7, #24]
 800a316:	2b02      	cmp	r3, #2
 800a318:	d005      	beq.n	800a326 <ADC_ConversionStop+0x10e>
 800a31a:	69bb      	ldr	r3, [r7, #24]
 800a31c:	2b03      	cmp	r3, #3
 800a31e:	d105      	bne.n	800a32c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800a320:	230c      	movs	r3, #12
 800a322:	617b      	str	r3, [r7, #20]
        break;
 800a324:	e005      	b.n	800a332 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800a326:	2308      	movs	r3, #8
 800a328:	617b      	str	r3, [r7, #20]
        break;
 800a32a:	e002      	b.n	800a332 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800a32c:	2304      	movs	r3, #4
 800a32e:	617b      	str	r3, [r7, #20]
        break;
 800a330:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800a332:	f7fe fcc3 	bl	8008cbc <HAL_GetTick>
 800a336:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a338:	e01b      	b.n	800a372 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800a33a:	f7fe fcbf 	bl	8008cbc <HAL_GetTick>
 800a33e:	4602      	mov	r2, r0
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	1ad3      	subs	r3, r2, r3
 800a344:	2b05      	cmp	r3, #5
 800a346:	d914      	bls.n	800a372 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	689a      	ldr	r2, [r3, #8]
 800a34e:	697b      	ldr	r3, [r7, #20]
 800a350:	4013      	ands	r3, r2
 800a352:	2b00      	cmp	r3, #0
 800a354:	d00d      	beq.n	800a372 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a35a:	f043 0210 	orr.w	r2, r3, #16
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a366:	f043 0201 	orr.w	r2, r3, #1
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a36e:	2301      	movs	r3, #1
 800a370:	e007      	b.n	800a382 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	689a      	ldr	r2, [r3, #8]
 800a378:	697b      	ldr	r3, [r7, #20]
 800a37a:	4013      	ands	r3, r2
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d1dc      	bne.n	800a33a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800a380:	2300      	movs	r3, #0
}
 800a382:	4618      	mov	r0, r3
 800a384:	3720      	adds	r7, #32
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}
 800a38a:	bf00      	nop
 800a38c:	a33fffff 	.word	0xa33fffff

0800a390 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b084      	sub	sp, #16
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a398:	2300      	movs	r3, #0
 800a39a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	f7fe fe89 	bl	80090b8 <LL_ADC_IsEnabled>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d176      	bne.n	800a49a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	689a      	ldr	r2, [r3, #8]
 800a3b2:	4b3c      	ldr	r3, [pc, #240]	@ (800a4a4 <ADC_Enable+0x114>)
 800a3b4:	4013      	ands	r3, r2
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d00d      	beq.n	800a3d6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3be:	f043 0210 	orr.w	r2, r3, #16
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3ca:	f043 0201 	orr.w	r2, r3, #1
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	e062      	b.n	800a49c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f7fe fe44 	bl	8009068 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a3e8:	d004      	beq.n	800a3f4 <ADC_Enable+0x64>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	4a2e      	ldr	r2, [pc, #184]	@ (800a4a8 <ADC_Enable+0x118>)
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	d101      	bne.n	800a3f8 <ADC_Enable+0x68>
 800a3f4:	4b2d      	ldr	r3, [pc, #180]	@ (800a4ac <ADC_Enable+0x11c>)
 800a3f6:	e000      	b.n	800a3fa <ADC_Enable+0x6a>
 800a3f8:	4b2d      	ldr	r3, [pc, #180]	@ (800a4b0 <ADC_Enable+0x120>)
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	f7fe fc90 	bl	8008d20 <LL_ADC_GetCommonPathInternalCh>
 800a400:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800a402:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a406:	2b00      	cmp	r3, #0
 800a408:	d013      	beq.n	800a432 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a40a:	4b2a      	ldr	r3, [pc, #168]	@ (800a4b4 <ADC_Enable+0x124>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	099b      	lsrs	r3, r3, #6
 800a410:	4a29      	ldr	r2, [pc, #164]	@ (800a4b8 <ADC_Enable+0x128>)
 800a412:	fba2 2303 	umull	r2, r3, r2, r3
 800a416:	099b      	lsrs	r3, r3, #6
 800a418:	1c5a      	adds	r2, r3, #1
 800a41a:	4613      	mov	r3, r2
 800a41c:	005b      	lsls	r3, r3, #1
 800a41e:	4413      	add	r3, r2
 800a420:	009b      	lsls	r3, r3, #2
 800a422:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a424:	e002      	b.n	800a42c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	3b01      	subs	r3, #1
 800a42a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d1f9      	bne.n	800a426 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a432:	f7fe fc43 	bl	8008cbc <HAL_GetTick>
 800a436:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a438:	e028      	b.n	800a48c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	4618      	mov	r0, r3
 800a440:	f7fe fe3a 	bl	80090b8 <LL_ADC_IsEnabled>
 800a444:	4603      	mov	r3, r0
 800a446:	2b00      	cmp	r3, #0
 800a448:	d104      	bne.n	800a454 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	4618      	mov	r0, r3
 800a450:	f7fe fe0a 	bl	8009068 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a454:	f7fe fc32 	bl	8008cbc <HAL_GetTick>
 800a458:	4602      	mov	r2, r0
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	1ad3      	subs	r3, r2, r3
 800a45e:	2b02      	cmp	r3, #2
 800a460:	d914      	bls.n	800a48c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f003 0301 	and.w	r3, r3, #1
 800a46c:	2b01      	cmp	r3, #1
 800a46e:	d00d      	beq.n	800a48c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a474:	f043 0210 	orr.w	r2, r3, #16
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a480:	f043 0201 	orr.w	r2, r3, #1
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a488:	2301      	movs	r3, #1
 800a48a:	e007      	b.n	800a49c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f003 0301 	and.w	r3, r3, #1
 800a496:	2b01      	cmp	r3, #1
 800a498:	d1cf      	bne.n	800a43a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a49a:	2300      	movs	r3, #0
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3710      	adds	r7, #16
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}
 800a4a4:	8000003f 	.word	0x8000003f
 800a4a8:	50000100 	.word	0x50000100
 800a4ac:	50000300 	.word	0x50000300
 800a4b0:	50000700 	.word	0x50000700
 800a4b4:	20000054 	.word	0x20000054
 800a4b8:	053e2d63 	.word	0x053e2d63

0800a4bc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b084      	sub	sp, #16
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	f7fe fe08 	bl	80090de <LL_ADC_IsDisableOngoing>
 800a4ce:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	f7fe fdef 	bl	80090b8 <LL_ADC_IsEnabled>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d047      	beq.n	800a570 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d144      	bne.n	800a570 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	689b      	ldr	r3, [r3, #8]
 800a4ec:	f003 030d 	and.w	r3, r3, #13
 800a4f0:	2b01      	cmp	r3, #1
 800a4f2:	d10c      	bne.n	800a50e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	f7fe fdc9 	bl	8009090 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	2203      	movs	r2, #3
 800a504:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a506:	f7fe fbd9 	bl	8008cbc <HAL_GetTick>
 800a50a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a50c:	e029      	b.n	800a562 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a512:	f043 0210 	orr.w	r2, r3, #16
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a51e:	f043 0201 	orr.w	r2, r3, #1
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800a526:	2301      	movs	r3, #1
 800a528:	e023      	b.n	800a572 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a52a:	f7fe fbc7 	bl	8008cbc <HAL_GetTick>
 800a52e:	4602      	mov	r2, r0
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	1ad3      	subs	r3, r2, r3
 800a534:	2b02      	cmp	r3, #2
 800a536:	d914      	bls.n	800a562 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	689b      	ldr	r3, [r3, #8]
 800a53e:	f003 0301 	and.w	r3, r3, #1
 800a542:	2b00      	cmp	r3, #0
 800a544:	d00d      	beq.n	800a562 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a54a:	f043 0210 	orr.w	r2, r3, #16
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a556:	f043 0201 	orr.w	r2, r3, #1
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a55e:	2301      	movs	r3, #1
 800a560:	e007      	b.n	800a572 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	689b      	ldr	r3, [r3, #8]
 800a568:	f003 0301 	and.w	r3, r3, #1
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d1dc      	bne.n	800a52a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a570:	2300      	movs	r3, #0
}
 800a572:	4618      	mov	r0, r3
 800a574:	3710      	adds	r7, #16
 800a576:	46bd      	mov	sp, r7
 800a578:	bd80      	pop	{r7, pc}

0800a57a <LL_ADC_IsEnabled>:
{
 800a57a:	b480      	push	{r7}
 800a57c:	b083      	sub	sp, #12
 800a57e:	af00      	add	r7, sp, #0
 800a580:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	689b      	ldr	r3, [r3, #8]
 800a586:	f003 0301 	and.w	r3, r3, #1
 800a58a:	2b01      	cmp	r3, #1
 800a58c:	d101      	bne.n	800a592 <LL_ADC_IsEnabled+0x18>
 800a58e:	2301      	movs	r3, #1
 800a590:	e000      	b.n	800a594 <LL_ADC_IsEnabled+0x1a>
 800a592:	2300      	movs	r3, #0
}
 800a594:	4618      	mov	r0, r3
 800a596:	370c      	adds	r7, #12
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr

0800a5a0 <LL_ADC_StartCalibration>:
{
 800a5a0:	b480      	push	{r7}
 800a5a2:	b083      	sub	sp, #12
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
 800a5a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	689b      	ldr	r3, [r3, #8]
 800a5ae:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800a5b2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a5b6:	683a      	ldr	r2, [r7, #0]
 800a5b8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800a5bc:	4313      	orrs	r3, r2
 800a5be:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	609a      	str	r2, [r3, #8]
}
 800a5c6:	bf00      	nop
 800a5c8:	370c      	adds	r7, #12
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d0:	4770      	bx	lr

0800a5d2 <LL_ADC_IsCalibrationOnGoing>:
{
 800a5d2:	b480      	push	{r7}
 800a5d4:	b083      	sub	sp, #12
 800a5d6:	af00      	add	r7, sp, #0
 800a5d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	689b      	ldr	r3, [r3, #8]
 800a5de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a5e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a5e6:	d101      	bne.n	800a5ec <LL_ADC_IsCalibrationOnGoing+0x1a>
 800a5e8:	2301      	movs	r3, #1
 800a5ea:	e000      	b.n	800a5ee <LL_ADC_IsCalibrationOnGoing+0x1c>
 800a5ec:	2300      	movs	r3, #0
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	370c      	adds	r7, #12
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f8:	4770      	bx	lr

0800a5fa <LL_ADC_REG_IsConversionOngoing>:
{
 800a5fa:	b480      	push	{r7}
 800a5fc:	b083      	sub	sp, #12
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	689b      	ldr	r3, [r3, #8]
 800a606:	f003 0304 	and.w	r3, r3, #4
 800a60a:	2b04      	cmp	r3, #4
 800a60c:	d101      	bne.n	800a612 <LL_ADC_REG_IsConversionOngoing+0x18>
 800a60e:	2301      	movs	r3, #1
 800a610:	e000      	b.n	800a614 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a612:	2300      	movs	r3, #0
}
 800a614:	4618      	mov	r0, r3
 800a616:	370c      	adds	r7, #12
 800a618:	46bd      	mov	sp, r7
 800a61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61e:	4770      	bx	lr

0800a620 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b084      	sub	sp, #16
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
 800a628:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800a62a:	2300      	movs	r3, #0
 800a62c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a634:	2b01      	cmp	r3, #1
 800a636:	d101      	bne.n	800a63c <HAL_ADCEx_Calibration_Start+0x1c>
 800a638:	2302      	movs	r3, #2
 800a63a:	e04d      	b.n	800a6d8 <HAL_ADCEx_Calibration_Start+0xb8>
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2201      	movs	r2, #1
 800a640:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800a644:	6878      	ldr	r0, [r7, #4]
 800a646:	f7ff ff39 	bl	800a4bc <ADC_Disable>
 800a64a:	4603      	mov	r3, r0
 800a64c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800a64e:	7bfb      	ldrb	r3, [r7, #15]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d136      	bne.n	800a6c2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a658:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800a65c:	f023 0302 	bic.w	r3, r3, #2
 800a660:	f043 0202 	orr.w	r2, r3, #2
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	6839      	ldr	r1, [r7, #0]
 800a66e:	4618      	mov	r0, r3
 800a670:	f7ff ff96 	bl	800a5a0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800a674:	e014      	b.n	800a6a0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	3301      	adds	r3, #1
 800a67a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	4a18      	ldr	r2, [pc, #96]	@ (800a6e0 <HAL_ADCEx_Calibration_Start+0xc0>)
 800a680:	4293      	cmp	r3, r2
 800a682:	d90d      	bls.n	800a6a0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a688:	f023 0312 	bic.w	r3, r3, #18
 800a68c:	f043 0210 	orr.w	r2, r3, #16
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2200      	movs	r2, #0
 800a698:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800a69c:	2301      	movs	r3, #1
 800a69e:	e01b      	b.n	800a6d8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	f7ff ff94 	bl	800a5d2 <LL_ADC_IsCalibrationOnGoing>
 800a6aa:	4603      	mov	r3, r0
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d1e2      	bne.n	800a676 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a6b4:	f023 0303 	bic.w	r3, r3, #3
 800a6b8:	f043 0201 	orr.w	r2, r3, #1
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a6c0:	e005      	b.n	800a6ce <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a6c6:	f043 0210 	orr.w	r2, r3, #16
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a6d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3710      	adds	r7, #16
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}
 800a6e0:	0004de01 	.word	0x0004de01

0800a6e4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800a6e4:	b590      	push	{r4, r7, lr}
 800a6e6:	b0a1      	sub	sp, #132	@ 0x84
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
 800a6ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a6fa:	2b01      	cmp	r3, #1
 800a6fc:	d101      	bne.n	800a702 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800a6fe:	2302      	movs	r3, #2
 800a700:	e0e7      	b.n	800a8d2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2201      	movs	r2, #1
 800a706:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800a70a:	2300      	movs	r3, #0
 800a70c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800a70e:	2300      	movs	r3, #0
 800a710:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a71a:	d102      	bne.n	800a722 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800a71c:	4b6f      	ldr	r3, [pc, #444]	@ (800a8dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a71e:	60bb      	str	r3, [r7, #8]
 800a720:	e009      	b.n	800a736 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	4a6e      	ldr	r2, [pc, #440]	@ (800a8e0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a728:	4293      	cmp	r3, r2
 800a72a:	d102      	bne.n	800a732 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800a72c:	4b6d      	ldr	r3, [pc, #436]	@ (800a8e4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a72e:	60bb      	str	r3, [r7, #8]
 800a730:	e001      	b.n	800a736 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800a732:	2300      	movs	r3, #0
 800a734:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800a736:	68bb      	ldr	r3, [r7, #8]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d10b      	bne.n	800a754 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a740:	f043 0220 	orr.w	r2, r3, #32
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2200      	movs	r2, #0
 800a74c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800a750:	2301      	movs	r3, #1
 800a752:	e0be      	b.n	800a8d2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800a754:	68bb      	ldr	r3, [r7, #8]
 800a756:	4618      	mov	r0, r3
 800a758:	f7ff ff4f 	bl	800a5fa <LL_ADC_REG_IsConversionOngoing>
 800a75c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	4618      	mov	r0, r3
 800a764:	f7ff ff49 	bl	800a5fa <LL_ADC_REG_IsConversionOngoing>
 800a768:	4603      	mov	r3, r0
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	f040 80a0 	bne.w	800a8b0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800a770:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a772:	2b00      	cmp	r3, #0
 800a774:	f040 809c 	bne.w	800a8b0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a780:	d004      	beq.n	800a78c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	4a55      	ldr	r2, [pc, #340]	@ (800a8dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a788:	4293      	cmp	r3, r2
 800a78a:	d101      	bne.n	800a790 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800a78c:	4b56      	ldr	r3, [pc, #344]	@ (800a8e8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800a78e:	e000      	b.n	800a792 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800a790:	4b56      	ldr	r3, [pc, #344]	@ (800a8ec <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800a792:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d04b      	beq.n	800a834 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800a79c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a79e:	689b      	ldr	r3, [r3, #8]
 800a7a0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	6859      	ldr	r1, [r3, #4]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a7ae:	035b      	lsls	r3, r3, #13
 800a7b0:	430b      	orrs	r3, r1
 800a7b2:	431a      	orrs	r2, r3
 800a7b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a7b6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a7c0:	d004      	beq.n	800a7cc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	4a45      	ldr	r2, [pc, #276]	@ (800a8dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a7c8:	4293      	cmp	r3, r2
 800a7ca:	d10f      	bne.n	800a7ec <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800a7cc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a7d0:	f7ff fed3 	bl	800a57a <LL_ADC_IsEnabled>
 800a7d4:	4604      	mov	r4, r0
 800a7d6:	4841      	ldr	r0, [pc, #260]	@ (800a8dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a7d8:	f7ff fecf 	bl	800a57a <LL_ADC_IsEnabled>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	4323      	orrs	r3, r4
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	bf0c      	ite	eq
 800a7e4:	2301      	moveq	r3, #1
 800a7e6:	2300      	movne	r3, #0
 800a7e8:	b2db      	uxtb	r3, r3
 800a7ea:	e012      	b.n	800a812 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800a7ec:	483c      	ldr	r0, [pc, #240]	@ (800a8e0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a7ee:	f7ff fec4 	bl	800a57a <LL_ADC_IsEnabled>
 800a7f2:	4604      	mov	r4, r0
 800a7f4:	483b      	ldr	r0, [pc, #236]	@ (800a8e4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a7f6:	f7ff fec0 	bl	800a57a <LL_ADC_IsEnabled>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	431c      	orrs	r4, r3
 800a7fe:	483c      	ldr	r0, [pc, #240]	@ (800a8f0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800a800:	f7ff febb 	bl	800a57a <LL_ADC_IsEnabled>
 800a804:	4603      	mov	r3, r0
 800a806:	4323      	orrs	r3, r4
 800a808:	2b00      	cmp	r3, #0
 800a80a:	bf0c      	ite	eq
 800a80c:	2301      	moveq	r3, #1
 800a80e:	2300      	movne	r3, #0
 800a810:	b2db      	uxtb	r3, r3
 800a812:	2b00      	cmp	r3, #0
 800a814:	d056      	beq.n	800a8c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800a816:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a818:	689b      	ldr	r3, [r3, #8]
 800a81a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a81e:	f023 030f 	bic.w	r3, r3, #15
 800a822:	683a      	ldr	r2, [r7, #0]
 800a824:	6811      	ldr	r1, [r2, #0]
 800a826:	683a      	ldr	r2, [r7, #0]
 800a828:	6892      	ldr	r2, [r2, #8]
 800a82a:	430a      	orrs	r2, r1
 800a82c:	431a      	orrs	r2, r3
 800a82e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a830:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a832:	e047      	b.n	800a8c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800a834:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a836:	689b      	ldr	r3, [r3, #8]
 800a838:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a83c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a83e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a848:	d004      	beq.n	800a854 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	4a23      	ldr	r2, [pc, #140]	@ (800a8dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a850:	4293      	cmp	r3, r2
 800a852:	d10f      	bne.n	800a874 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800a854:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a858:	f7ff fe8f 	bl	800a57a <LL_ADC_IsEnabled>
 800a85c:	4604      	mov	r4, r0
 800a85e:	481f      	ldr	r0, [pc, #124]	@ (800a8dc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a860:	f7ff fe8b 	bl	800a57a <LL_ADC_IsEnabled>
 800a864:	4603      	mov	r3, r0
 800a866:	4323      	orrs	r3, r4
 800a868:	2b00      	cmp	r3, #0
 800a86a:	bf0c      	ite	eq
 800a86c:	2301      	moveq	r3, #1
 800a86e:	2300      	movne	r3, #0
 800a870:	b2db      	uxtb	r3, r3
 800a872:	e012      	b.n	800a89a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800a874:	481a      	ldr	r0, [pc, #104]	@ (800a8e0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a876:	f7ff fe80 	bl	800a57a <LL_ADC_IsEnabled>
 800a87a:	4604      	mov	r4, r0
 800a87c:	4819      	ldr	r0, [pc, #100]	@ (800a8e4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a87e:	f7ff fe7c 	bl	800a57a <LL_ADC_IsEnabled>
 800a882:	4603      	mov	r3, r0
 800a884:	431c      	orrs	r4, r3
 800a886:	481a      	ldr	r0, [pc, #104]	@ (800a8f0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800a888:	f7ff fe77 	bl	800a57a <LL_ADC_IsEnabled>
 800a88c:	4603      	mov	r3, r0
 800a88e:	4323      	orrs	r3, r4
 800a890:	2b00      	cmp	r3, #0
 800a892:	bf0c      	ite	eq
 800a894:	2301      	moveq	r3, #1
 800a896:	2300      	movne	r3, #0
 800a898:	b2db      	uxtb	r3, r3
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d012      	beq.n	800a8c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800a89e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a8a0:	689b      	ldr	r3, [r3, #8]
 800a8a2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a8a6:	f023 030f 	bic.w	r3, r3, #15
 800a8aa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a8ac:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a8ae:	e009      	b.n	800a8c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a8b4:	f043 0220 	orr.w	r2, r3, #32
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a8bc:	2301      	movs	r3, #1
 800a8be:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800a8c2:	e000      	b.n	800a8c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a8c4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a8ce:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3784      	adds	r7, #132	@ 0x84
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd90      	pop	{r4, r7, pc}
 800a8da:	bf00      	nop
 800a8dc:	50000100 	.word	0x50000100
 800a8e0:	50000400 	.word	0x50000400
 800a8e4:	50000500 	.word	0x50000500
 800a8e8:	50000300 	.word	0x50000300
 800a8ec:	50000700 	.word	0x50000700
 800a8f0:	50000600 	.word	0x50000600

0800a8f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b085      	sub	sp, #20
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f003 0307 	and.w	r3, r3, #7
 800a902:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a904:	4b0c      	ldr	r3, [pc, #48]	@ (800a938 <__NVIC_SetPriorityGrouping+0x44>)
 800a906:	68db      	ldr	r3, [r3, #12]
 800a908:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a90a:	68ba      	ldr	r2, [r7, #8]
 800a90c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a910:	4013      	ands	r3, r2
 800a912:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a918:	68bb      	ldr	r3, [r7, #8]
 800a91a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a91c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a920:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a924:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a926:	4a04      	ldr	r2, [pc, #16]	@ (800a938 <__NVIC_SetPriorityGrouping+0x44>)
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	60d3      	str	r3, [r2, #12]
}
 800a92c:	bf00      	nop
 800a92e:	3714      	adds	r7, #20
 800a930:	46bd      	mov	sp, r7
 800a932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a936:	4770      	bx	lr
 800a938:	e000ed00 	.word	0xe000ed00

0800a93c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a93c:	b480      	push	{r7}
 800a93e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a940:	4b04      	ldr	r3, [pc, #16]	@ (800a954 <__NVIC_GetPriorityGrouping+0x18>)
 800a942:	68db      	ldr	r3, [r3, #12]
 800a944:	0a1b      	lsrs	r3, r3, #8
 800a946:	f003 0307 	and.w	r3, r3, #7
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr
 800a954:	e000ed00 	.word	0xe000ed00

0800a958 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a958:	b480      	push	{r7}
 800a95a:	b083      	sub	sp, #12
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	4603      	mov	r3, r0
 800a960:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a966:	2b00      	cmp	r3, #0
 800a968:	db0b      	blt.n	800a982 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a96a:	79fb      	ldrb	r3, [r7, #7]
 800a96c:	f003 021f 	and.w	r2, r3, #31
 800a970:	4907      	ldr	r1, [pc, #28]	@ (800a990 <__NVIC_EnableIRQ+0x38>)
 800a972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a976:	095b      	lsrs	r3, r3, #5
 800a978:	2001      	movs	r0, #1
 800a97a:	fa00 f202 	lsl.w	r2, r0, r2
 800a97e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a982:	bf00      	nop
 800a984:	370c      	adds	r7, #12
 800a986:	46bd      	mov	sp, r7
 800a988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98c:	4770      	bx	lr
 800a98e:	bf00      	nop
 800a990:	e000e100 	.word	0xe000e100

0800a994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a994:	b480      	push	{r7}
 800a996:	b083      	sub	sp, #12
 800a998:	af00      	add	r7, sp, #0
 800a99a:	4603      	mov	r3, r0
 800a99c:	6039      	str	r1, [r7, #0]
 800a99e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a9a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	db0a      	blt.n	800a9be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	b2da      	uxtb	r2, r3
 800a9ac:	490c      	ldr	r1, [pc, #48]	@ (800a9e0 <__NVIC_SetPriority+0x4c>)
 800a9ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9b2:	0112      	lsls	r2, r2, #4
 800a9b4:	b2d2      	uxtb	r2, r2
 800a9b6:	440b      	add	r3, r1
 800a9b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a9bc:	e00a      	b.n	800a9d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	b2da      	uxtb	r2, r3
 800a9c2:	4908      	ldr	r1, [pc, #32]	@ (800a9e4 <__NVIC_SetPriority+0x50>)
 800a9c4:	79fb      	ldrb	r3, [r7, #7]
 800a9c6:	f003 030f 	and.w	r3, r3, #15
 800a9ca:	3b04      	subs	r3, #4
 800a9cc:	0112      	lsls	r2, r2, #4
 800a9ce:	b2d2      	uxtb	r2, r2
 800a9d0:	440b      	add	r3, r1
 800a9d2:	761a      	strb	r2, [r3, #24]
}
 800a9d4:	bf00      	nop
 800a9d6:	370c      	adds	r7, #12
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9de:	4770      	bx	lr
 800a9e0:	e000e100 	.word	0xe000e100
 800a9e4:	e000ed00 	.word	0xe000ed00

0800a9e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b089      	sub	sp, #36	@ 0x24
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	60f8      	str	r0, [r7, #12]
 800a9f0:	60b9      	str	r1, [r7, #8]
 800a9f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	f003 0307 	and.w	r3, r3, #7
 800a9fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a9fc:	69fb      	ldr	r3, [r7, #28]
 800a9fe:	f1c3 0307 	rsb	r3, r3, #7
 800aa02:	2b04      	cmp	r3, #4
 800aa04:	bf28      	it	cs
 800aa06:	2304      	movcs	r3, #4
 800aa08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800aa0a:	69fb      	ldr	r3, [r7, #28]
 800aa0c:	3304      	adds	r3, #4
 800aa0e:	2b06      	cmp	r3, #6
 800aa10:	d902      	bls.n	800aa18 <NVIC_EncodePriority+0x30>
 800aa12:	69fb      	ldr	r3, [r7, #28]
 800aa14:	3b03      	subs	r3, #3
 800aa16:	e000      	b.n	800aa1a <NVIC_EncodePriority+0x32>
 800aa18:	2300      	movs	r3, #0
 800aa1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800aa1c:	f04f 32ff 	mov.w	r2, #4294967295
 800aa20:	69bb      	ldr	r3, [r7, #24]
 800aa22:	fa02 f303 	lsl.w	r3, r2, r3
 800aa26:	43da      	mvns	r2, r3
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	401a      	ands	r2, r3
 800aa2c:	697b      	ldr	r3, [r7, #20]
 800aa2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800aa30:	f04f 31ff 	mov.w	r1, #4294967295
 800aa34:	697b      	ldr	r3, [r7, #20]
 800aa36:	fa01 f303 	lsl.w	r3, r1, r3
 800aa3a:	43d9      	mvns	r1, r3
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800aa40:	4313      	orrs	r3, r2
         );
}
 800aa42:	4618      	mov	r0, r3
 800aa44:	3724      	adds	r7, #36	@ 0x24
 800aa46:	46bd      	mov	sp, r7
 800aa48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4c:	4770      	bx	lr

0800aa4e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800aa4e:	b580      	push	{r7, lr}
 800aa50:	b082      	sub	sp, #8
 800aa52:	af00      	add	r7, sp, #0
 800aa54:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f7ff ff4c 	bl	800a8f4 <__NVIC_SetPriorityGrouping>
}
 800aa5c:	bf00      	nop
 800aa5e:	3708      	adds	r7, #8
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bd80      	pop	{r7, pc}

0800aa64 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b086      	sub	sp, #24
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	60b9      	str	r1, [r7, #8]
 800aa6e:	607a      	str	r2, [r7, #4]
 800aa70:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800aa72:	f7ff ff63 	bl	800a93c <__NVIC_GetPriorityGrouping>
 800aa76:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800aa78:	687a      	ldr	r2, [r7, #4]
 800aa7a:	68b9      	ldr	r1, [r7, #8]
 800aa7c:	6978      	ldr	r0, [r7, #20]
 800aa7e:	f7ff ffb3 	bl	800a9e8 <NVIC_EncodePriority>
 800aa82:	4602      	mov	r2, r0
 800aa84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa88:	4611      	mov	r1, r2
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f7ff ff82 	bl	800a994 <__NVIC_SetPriority>
}
 800aa90:	bf00      	nop
 800aa92:	3718      	adds	r7, #24
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bd80      	pop	{r7, pc}

0800aa98 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b082      	sub	sp, #8
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800aaa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f7ff ff56 	bl	800a958 <__NVIC_EnableIRQ>
}
 800aaac:	bf00      	nop
 800aaae:	3708      	adds	r7, #8
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b082      	sub	sp, #8
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d101      	bne.n	800aac6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800aac2:	2301      	movs	r3, #1
 800aac4:	e054      	b.n	800ab70 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	7f5b      	ldrb	r3, [r3, #29]
 800aaca:	b2db      	uxtb	r3, r3
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d105      	bne.n	800aadc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2200      	movs	r2, #0
 800aad4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f7fb fac4 	bl	8006064 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2202      	movs	r2, #2
 800aae0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	791b      	ldrb	r3, [r3, #4]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d10c      	bne.n	800ab04 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	4a22      	ldr	r2, [pc, #136]	@ (800ab78 <HAL_CRC_Init+0xc4>)
 800aaf0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	689a      	ldr	r2, [r3, #8]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f022 0218 	bic.w	r2, r2, #24
 800ab00:	609a      	str	r2, [r3, #8]
 800ab02:	e00c      	b.n	800ab1e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6899      	ldr	r1, [r3, #8]
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	68db      	ldr	r3, [r3, #12]
 800ab0c:	461a      	mov	r2, r3
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 f94a 	bl	800ada8 <HAL_CRCEx_Polynomial_Set>
 800ab14:	4603      	mov	r3, r0
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d001      	beq.n	800ab1e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800ab1a:	2301      	movs	r3, #1
 800ab1c:	e028      	b.n	800ab70 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	795b      	ldrb	r3, [r3, #5]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d105      	bne.n	800ab32 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f04f 32ff 	mov.w	r2, #4294967295
 800ab2e:	611a      	str	r2, [r3, #16]
 800ab30:	e004      	b.n	800ab3c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	687a      	ldr	r2, [r7, #4]
 800ab38:	6912      	ldr	r2, [r2, #16]
 800ab3a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	689b      	ldr	r3, [r3, #8]
 800ab42:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	695a      	ldr	r2, [r3, #20]
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	430a      	orrs	r2, r1
 800ab50:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	689b      	ldr	r3, [r3, #8]
 800ab58:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	699a      	ldr	r2, [r3, #24]
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	430a      	orrs	r2, r1
 800ab66:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2201      	movs	r2, #1
 800ab6c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800ab6e:	2300      	movs	r3, #0
}
 800ab70:	4618      	mov	r0, r3
 800ab72:	3708      	adds	r7, #8
 800ab74:	46bd      	mov	sp, r7
 800ab76:	bd80      	pop	{r7, pc}
 800ab78:	04c11db7 	.word	0x04c11db7

0800ab7c <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b086      	sub	sp, #24
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	60f8      	str	r0, [r7, #12]
 800ab84:	60b9      	str	r1, [r7, #8]
 800ab86:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800ab88:	2300      	movs	r3, #0
 800ab8a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2202      	movs	r2, #2
 800ab90:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	689a      	ldr	r2, [r3, #8]
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f042 0201 	orr.w	r2, r2, #1
 800aba0:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	6a1b      	ldr	r3, [r3, #32]
 800aba6:	2b03      	cmp	r3, #3
 800aba8:	d006      	beq.n	800abb8 <HAL_CRC_Calculate+0x3c>
 800abaa:	2b03      	cmp	r3, #3
 800abac:	d829      	bhi.n	800ac02 <HAL_CRC_Calculate+0x86>
 800abae:	2b01      	cmp	r3, #1
 800abb0:	d019      	beq.n	800abe6 <HAL_CRC_Calculate+0x6a>
 800abb2:	2b02      	cmp	r3, #2
 800abb4:	d01e      	beq.n	800abf4 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800abb6:	e024      	b.n	800ac02 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800abb8:	2300      	movs	r3, #0
 800abba:	617b      	str	r3, [r7, #20]
 800abbc:	e00a      	b.n	800abd4 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	009b      	lsls	r3, r3, #2
 800abc2:	68ba      	ldr	r2, [r7, #8]
 800abc4:	441a      	add	r2, r3
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	6812      	ldr	r2, [r2, #0]
 800abcc:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800abce:	697b      	ldr	r3, [r7, #20]
 800abd0:	3301      	adds	r3, #1
 800abd2:	617b      	str	r3, [r7, #20]
 800abd4:	697a      	ldr	r2, [r7, #20]
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	429a      	cmp	r2, r3
 800abda:	d3f0      	bcc.n	800abbe <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	613b      	str	r3, [r7, #16]
      break;
 800abe4:	e00e      	b.n	800ac04 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800abe6:	687a      	ldr	r2, [r7, #4]
 800abe8:	68b9      	ldr	r1, [r7, #8]
 800abea:	68f8      	ldr	r0, [r7, #12]
 800abec:	f000 f812 	bl	800ac14 <CRC_Handle_8>
 800abf0:	6138      	str	r0, [r7, #16]
      break;
 800abf2:	e007      	b.n	800ac04 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800abf4:	687a      	ldr	r2, [r7, #4]
 800abf6:	68b9      	ldr	r1, [r7, #8]
 800abf8:	68f8      	ldr	r0, [r7, #12]
 800abfa:	f000 f89b 	bl	800ad34 <CRC_Handle_16>
 800abfe:	6138      	str	r0, [r7, #16]
      break;
 800ac00:	e000      	b.n	800ac04 <HAL_CRC_Calculate+0x88>
      break;
 800ac02:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	2201      	movs	r2, #1
 800ac08:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800ac0a:	693b      	ldr	r3, [r7, #16]
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3718      	adds	r7, #24
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}

0800ac14 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800ac14:	b480      	push	{r7}
 800ac16:	b089      	sub	sp, #36	@ 0x24
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	60f8      	str	r0, [r7, #12]
 800ac1c:	60b9      	str	r1, [r7, #8]
 800ac1e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800ac20:	2300      	movs	r3, #0
 800ac22:	61fb      	str	r3, [r7, #28]
 800ac24:	e023      	b.n	800ac6e <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800ac26:	69fb      	ldr	r3, [r7, #28]
 800ac28:	009b      	lsls	r3, r3, #2
 800ac2a:	68ba      	ldr	r2, [r7, #8]
 800ac2c:	4413      	add	r3, r2
 800ac2e:	781b      	ldrb	r3, [r3, #0]
 800ac30:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800ac32:	69fb      	ldr	r3, [r7, #28]
 800ac34:	009b      	lsls	r3, r3, #2
 800ac36:	3301      	adds	r3, #1
 800ac38:	68b9      	ldr	r1, [r7, #8]
 800ac3a:	440b      	add	r3, r1
 800ac3c:	781b      	ldrb	r3, [r3, #0]
 800ac3e:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800ac40:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800ac42:	69fb      	ldr	r3, [r7, #28]
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	3302      	adds	r3, #2
 800ac48:	68b9      	ldr	r1, [r7, #8]
 800ac4a:	440b      	add	r3, r1
 800ac4c:	781b      	ldrb	r3, [r3, #0]
 800ac4e:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800ac50:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800ac52:	69fb      	ldr	r3, [r7, #28]
 800ac54:	009b      	lsls	r3, r3, #2
 800ac56:	3303      	adds	r3, #3
 800ac58:	68b9      	ldr	r1, [r7, #8]
 800ac5a:	440b      	add	r3, r1
 800ac5c:	781b      	ldrb	r3, [r3, #0]
 800ac5e:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800ac64:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800ac66:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800ac68:	69fb      	ldr	r3, [r7, #28]
 800ac6a:	3301      	adds	r3, #1
 800ac6c:	61fb      	str	r3, [r7, #28]
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	089b      	lsrs	r3, r3, #2
 800ac72:	69fa      	ldr	r2, [r7, #28]
 800ac74:	429a      	cmp	r2, r3
 800ac76:	d3d6      	bcc.n	800ac26 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f003 0303 	and.w	r3, r3, #3
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d04f      	beq.n	800ad22 <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	f003 0303 	and.w	r3, r3, #3
 800ac88:	2b01      	cmp	r3, #1
 800ac8a:	d107      	bne.n	800ac9c <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800ac8c:	69fb      	ldr	r3, [r7, #28]
 800ac8e:	009b      	lsls	r3, r3, #2
 800ac90:	68ba      	ldr	r2, [r7, #8]
 800ac92:	4413      	add	r3, r2
 800ac94:	68fa      	ldr	r2, [r7, #12]
 800ac96:	6812      	ldr	r2, [r2, #0]
 800ac98:	781b      	ldrb	r3, [r3, #0]
 800ac9a:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	f003 0303 	and.w	r3, r3, #3
 800aca2:	2b02      	cmp	r3, #2
 800aca4:	d117      	bne.n	800acd6 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800aca6:	69fb      	ldr	r3, [r7, #28]
 800aca8:	009b      	lsls	r3, r3, #2
 800acaa:	68ba      	ldr	r2, [r7, #8]
 800acac:	4413      	add	r3, r2
 800acae:	781b      	ldrb	r3, [r3, #0]
 800acb0:	b21b      	sxth	r3, r3
 800acb2:	021b      	lsls	r3, r3, #8
 800acb4:	b21a      	sxth	r2, r3
 800acb6:	69fb      	ldr	r3, [r7, #28]
 800acb8:	009b      	lsls	r3, r3, #2
 800acba:	3301      	adds	r3, #1
 800acbc:	68b9      	ldr	r1, [r7, #8]
 800acbe:	440b      	add	r3, r1
 800acc0:	781b      	ldrb	r3, [r3, #0]
 800acc2:	b21b      	sxth	r3, r3
 800acc4:	4313      	orrs	r3, r2
 800acc6:	b21b      	sxth	r3, r3
 800acc8:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800acd0:	697b      	ldr	r3, [r7, #20]
 800acd2:	8b7a      	ldrh	r2, [r7, #26]
 800acd4:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	f003 0303 	and.w	r3, r3, #3
 800acdc:	2b03      	cmp	r3, #3
 800acde:	d120      	bne.n	800ad22 <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800ace0:	69fb      	ldr	r3, [r7, #28]
 800ace2:	009b      	lsls	r3, r3, #2
 800ace4:	68ba      	ldr	r2, [r7, #8]
 800ace6:	4413      	add	r3, r2
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	b21b      	sxth	r3, r3
 800acec:	021b      	lsls	r3, r3, #8
 800acee:	b21a      	sxth	r2, r3
 800acf0:	69fb      	ldr	r3, [r7, #28]
 800acf2:	009b      	lsls	r3, r3, #2
 800acf4:	3301      	adds	r3, #1
 800acf6:	68b9      	ldr	r1, [r7, #8]
 800acf8:	440b      	add	r3, r1
 800acfa:	781b      	ldrb	r3, [r3, #0]
 800acfc:	b21b      	sxth	r3, r3
 800acfe:	4313      	orrs	r3, r2
 800ad00:	b21b      	sxth	r3, r3
 800ad02:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	8b7a      	ldrh	r2, [r7, #26]
 800ad0e:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800ad10:	69fb      	ldr	r3, [r7, #28]
 800ad12:	009b      	lsls	r3, r3, #2
 800ad14:	3302      	adds	r3, #2
 800ad16:	68ba      	ldr	r2, [r7, #8]
 800ad18:	4413      	add	r3, r2
 800ad1a:	68fa      	ldr	r2, [r7, #12]
 800ad1c:	6812      	ldr	r2, [r2, #0]
 800ad1e:	781b      	ldrb	r3, [r3, #0]
 800ad20:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	681b      	ldr	r3, [r3, #0]
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3724      	adds	r7, #36	@ 0x24
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad32:	4770      	bx	lr

0800ad34 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800ad34:	b480      	push	{r7}
 800ad36:	b087      	sub	sp, #28
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	60f8      	str	r0, [r7, #12]
 800ad3c:	60b9      	str	r1, [r7, #8]
 800ad3e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800ad40:	2300      	movs	r3, #0
 800ad42:	617b      	str	r3, [r7, #20]
 800ad44:	e013      	b.n	800ad6e <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800ad46:	697b      	ldr	r3, [r7, #20]
 800ad48:	009b      	lsls	r3, r3, #2
 800ad4a:	68ba      	ldr	r2, [r7, #8]
 800ad4c:	4413      	add	r3, r2
 800ad4e:	881b      	ldrh	r3, [r3, #0]
 800ad50:	041a      	lsls	r2, r3, #16
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	009b      	lsls	r3, r3, #2
 800ad56:	3302      	adds	r3, #2
 800ad58:	68b9      	ldr	r1, [r7, #8]
 800ad5a:	440b      	add	r3, r1
 800ad5c:	881b      	ldrh	r3, [r3, #0]
 800ad5e:	4619      	mov	r1, r3
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	430a      	orrs	r2, r1
 800ad66:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800ad68:	697b      	ldr	r3, [r7, #20]
 800ad6a:	3301      	adds	r3, #1
 800ad6c:	617b      	str	r3, [r7, #20]
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	085b      	lsrs	r3, r3, #1
 800ad72:	697a      	ldr	r2, [r7, #20]
 800ad74:	429a      	cmp	r2, r3
 800ad76:	d3e6      	bcc.n	800ad46 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	f003 0301 	and.w	r3, r3, #1
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d009      	beq.n	800ad96 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800ad88:	697b      	ldr	r3, [r7, #20]
 800ad8a:	009b      	lsls	r3, r3, #2
 800ad8c:	68ba      	ldr	r2, [r7, #8]
 800ad8e:	4413      	add	r3, r2
 800ad90:	881a      	ldrh	r2, [r3, #0]
 800ad92:	693b      	ldr	r3, [r7, #16]
 800ad94:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	681b      	ldr	r3, [r3, #0]
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	371c      	adds	r7, #28
 800ada0:	46bd      	mov	sp, r7
 800ada2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada6:	4770      	bx	lr

0800ada8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800ada8:	b480      	push	{r7}
 800adaa:	b087      	sub	sp, #28
 800adac:	af00      	add	r7, sp, #0
 800adae:	60f8      	str	r0, [r7, #12]
 800adb0:	60b9      	str	r1, [r7, #8]
 800adb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800adb4:	2300      	movs	r3, #0
 800adb6:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800adb8:	231f      	movs	r3, #31
 800adba:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800adbc:	68bb      	ldr	r3, [r7, #8]
 800adbe:	f003 0301 	and.w	r3, r3, #1
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d102      	bne.n	800adcc <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800adc6:	2301      	movs	r3, #1
 800adc8:	75fb      	strb	r3, [r7, #23]
 800adca:	e063      	b.n	800ae94 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800adcc:	bf00      	nop
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	1e5a      	subs	r2, r3, #1
 800add2:	613a      	str	r2, [r7, #16]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d009      	beq.n	800adec <HAL_CRCEx_Polynomial_Set+0x44>
 800add8:	693b      	ldr	r3, [r7, #16]
 800adda:	f003 031f 	and.w	r3, r3, #31
 800adde:	68ba      	ldr	r2, [r7, #8]
 800ade0:	fa22 f303 	lsr.w	r3, r2, r3
 800ade4:	f003 0301 	and.w	r3, r3, #1
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d0f0      	beq.n	800adce <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2b18      	cmp	r3, #24
 800adf0:	d846      	bhi.n	800ae80 <HAL_CRCEx_Polynomial_Set+0xd8>
 800adf2:	a201      	add	r2, pc, #4	@ (adr r2, 800adf8 <HAL_CRCEx_Polynomial_Set+0x50>)
 800adf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adf8:	0800ae87 	.word	0x0800ae87
 800adfc:	0800ae81 	.word	0x0800ae81
 800ae00:	0800ae81 	.word	0x0800ae81
 800ae04:	0800ae81 	.word	0x0800ae81
 800ae08:	0800ae81 	.word	0x0800ae81
 800ae0c:	0800ae81 	.word	0x0800ae81
 800ae10:	0800ae81 	.word	0x0800ae81
 800ae14:	0800ae81 	.word	0x0800ae81
 800ae18:	0800ae75 	.word	0x0800ae75
 800ae1c:	0800ae81 	.word	0x0800ae81
 800ae20:	0800ae81 	.word	0x0800ae81
 800ae24:	0800ae81 	.word	0x0800ae81
 800ae28:	0800ae81 	.word	0x0800ae81
 800ae2c:	0800ae81 	.word	0x0800ae81
 800ae30:	0800ae81 	.word	0x0800ae81
 800ae34:	0800ae81 	.word	0x0800ae81
 800ae38:	0800ae69 	.word	0x0800ae69
 800ae3c:	0800ae81 	.word	0x0800ae81
 800ae40:	0800ae81 	.word	0x0800ae81
 800ae44:	0800ae81 	.word	0x0800ae81
 800ae48:	0800ae81 	.word	0x0800ae81
 800ae4c:	0800ae81 	.word	0x0800ae81
 800ae50:	0800ae81 	.word	0x0800ae81
 800ae54:	0800ae81 	.word	0x0800ae81
 800ae58:	0800ae5d 	.word	0x0800ae5d
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800ae5c:	693b      	ldr	r3, [r7, #16]
 800ae5e:	2b06      	cmp	r3, #6
 800ae60:	d913      	bls.n	800ae8a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800ae62:	2301      	movs	r3, #1
 800ae64:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800ae66:	e010      	b.n	800ae8a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800ae68:	693b      	ldr	r3, [r7, #16]
 800ae6a:	2b07      	cmp	r3, #7
 800ae6c:	d90f      	bls.n	800ae8e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800ae6e:	2301      	movs	r3, #1
 800ae70:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800ae72:	e00c      	b.n	800ae8e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800ae74:	693b      	ldr	r3, [r7, #16]
 800ae76:	2b0f      	cmp	r3, #15
 800ae78:	d90b      	bls.n	800ae92 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800ae7e:	e008      	b.n	800ae92 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800ae80:	2301      	movs	r3, #1
 800ae82:	75fb      	strb	r3, [r7, #23]
        break;
 800ae84:	e006      	b.n	800ae94 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800ae86:	bf00      	nop
 800ae88:	e004      	b.n	800ae94 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800ae8a:	bf00      	nop
 800ae8c:	e002      	b.n	800ae94 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800ae8e:	bf00      	nop
 800ae90:	e000      	b.n	800ae94 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800ae92:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800ae94:	7dfb      	ldrb	r3, [r7, #23]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d10d      	bne.n	800aeb6 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	68ba      	ldr	r2, [r7, #8]
 800aea0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	689b      	ldr	r3, [r3, #8]
 800aea8:	f023 0118 	bic.w	r1, r3, #24
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	687a      	ldr	r2, [r7, #4]
 800aeb2:	430a      	orrs	r2, r1
 800aeb4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800aeb6:	7dfb      	ldrb	r3, [r7, #23]
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	371c      	adds	r7, #28
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr

0800aec4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b084      	sub	sp, #16
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d101      	bne.n	800aed6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800aed2:	2301      	movs	r3, #1
 800aed4:	e08d      	b.n	800aff2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	461a      	mov	r2, r3
 800aedc:	4b47      	ldr	r3, [pc, #284]	@ (800affc <HAL_DMA_Init+0x138>)
 800aede:	429a      	cmp	r2, r3
 800aee0:	d80f      	bhi.n	800af02 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	461a      	mov	r2, r3
 800aee8:	4b45      	ldr	r3, [pc, #276]	@ (800b000 <HAL_DMA_Init+0x13c>)
 800aeea:	4413      	add	r3, r2
 800aeec:	4a45      	ldr	r2, [pc, #276]	@ (800b004 <HAL_DMA_Init+0x140>)
 800aeee:	fba2 2303 	umull	r2, r3, r2, r3
 800aef2:	091b      	lsrs	r3, r3, #4
 800aef4:	009a      	lsls	r2, r3, #2
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	4a42      	ldr	r2, [pc, #264]	@ (800b008 <HAL_DMA_Init+0x144>)
 800aefe:	641a      	str	r2, [r3, #64]	@ 0x40
 800af00:	e00e      	b.n	800af20 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	461a      	mov	r2, r3
 800af08:	4b40      	ldr	r3, [pc, #256]	@ (800b00c <HAL_DMA_Init+0x148>)
 800af0a:	4413      	add	r3, r2
 800af0c:	4a3d      	ldr	r2, [pc, #244]	@ (800b004 <HAL_DMA_Init+0x140>)
 800af0e:	fba2 2303 	umull	r2, r3, r2, r3
 800af12:	091b      	lsrs	r3, r3, #4
 800af14:	009a      	lsls	r2, r3, #2
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	4a3c      	ldr	r2, [pc, #240]	@ (800b010 <HAL_DMA_Init+0x14c>)
 800af1e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2202      	movs	r2, #2
 800af24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800af36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af3a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800af44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	691b      	ldr	r3, [r3, #16]
 800af4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800af50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	699b      	ldr	r3, [r3, #24]
 800af56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800af5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6a1b      	ldr	r3, [r3, #32]
 800af62:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800af64:	68fa      	ldr	r2, [r7, #12]
 800af66:	4313      	orrs	r3, r2
 800af68:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	68fa      	ldr	r2, [r7, #12]
 800af70:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f000 fa82 	bl	800b47c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	689b      	ldr	r3, [r3, #8]
 800af7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800af80:	d102      	bne.n	800af88 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2200      	movs	r2, #0
 800af86:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	685a      	ldr	r2, [r3, #4]
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af90:	b2d2      	uxtb	r2, r2
 800af92:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af98:	687a      	ldr	r2, [r7, #4]
 800af9a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800af9c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	685b      	ldr	r3, [r3, #4]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d010      	beq.n	800afc8 <HAL_DMA_Init+0x104>
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	685b      	ldr	r3, [r3, #4]
 800afaa:	2b04      	cmp	r3, #4
 800afac:	d80c      	bhi.n	800afc8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800afae:	6878      	ldr	r0, [r7, #4]
 800afb0:	f000 faa2 	bl	800b4f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afb8:	2200      	movs	r2, #0
 800afba:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afc0:	687a      	ldr	r2, [r7, #4]
 800afc2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800afc4:	605a      	str	r2, [r3, #4]
 800afc6:	e008      	b.n	800afda <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2200      	movs	r2, #0
 800afcc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2200      	movs	r2, #0
 800afd2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2200      	movs	r2, #0
 800afd8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2200      	movs	r2, #0
 800afde:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2201      	movs	r2, #1
 800afe4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2200      	movs	r2, #0
 800afec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800aff0:	2300      	movs	r3, #0
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3710      	adds	r7, #16
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}
 800affa:	bf00      	nop
 800affc:	40020407 	.word	0x40020407
 800b000:	bffdfff8 	.word	0xbffdfff8
 800b004:	cccccccd 	.word	0xcccccccd
 800b008:	40020000 	.word	0x40020000
 800b00c:	bffdfbf8 	.word	0xbffdfbf8
 800b010:	40020400 	.word	0x40020400

0800b014 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b086      	sub	sp, #24
 800b018:	af00      	add	r7, sp, #0
 800b01a:	60f8      	str	r0, [r7, #12]
 800b01c:	60b9      	str	r1, [r7, #8]
 800b01e:	607a      	str	r2, [r7, #4]
 800b020:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b022:	2300      	movs	r3, #0
 800b024:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b02c:	2b01      	cmp	r3, #1
 800b02e:	d101      	bne.n	800b034 <HAL_DMA_Start_IT+0x20>
 800b030:	2302      	movs	r3, #2
 800b032:	e066      	b.n	800b102 <HAL_DMA_Start_IT+0xee>
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	2201      	movs	r2, #1
 800b038:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b042:	b2db      	uxtb	r3, r3
 800b044:	2b01      	cmp	r3, #1
 800b046:	d155      	bne.n	800b0f4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	2202      	movs	r2, #2
 800b04c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	2200      	movs	r2, #0
 800b054:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	681a      	ldr	r2, [r3, #0]
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	f022 0201 	bic.w	r2, r2, #1
 800b064:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	687a      	ldr	r2, [r7, #4]
 800b06a:	68b9      	ldr	r1, [r7, #8]
 800b06c:	68f8      	ldr	r0, [r7, #12]
 800b06e:	f000 f9c7 	bl	800b400 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b076:	2b00      	cmp	r3, #0
 800b078:	d008      	beq.n	800b08c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	681a      	ldr	r2, [r3, #0]
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	f042 020e 	orr.w	r2, r2, #14
 800b088:	601a      	str	r2, [r3, #0]
 800b08a:	e00f      	b.n	800b0ac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	681a      	ldr	r2, [r3, #0]
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f022 0204 	bic.w	r2, r2, #4
 800b09a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	681a      	ldr	r2, [r3, #0]
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f042 020a 	orr.w	r2, r2, #10
 800b0aa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d007      	beq.n	800b0ca <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b0be:	681a      	ldr	r2, [r3, #0]
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b0c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b0c8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d007      	beq.n	800b0e2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0d6:	681a      	ldr	r2, [r3, #0]
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b0e0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	681a      	ldr	r2, [r3, #0]
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	f042 0201 	orr.w	r2, r2, #1
 800b0f0:	601a      	str	r2, [r3, #0]
 800b0f2:	e005      	b.n	800b100 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800b0fc:	2302      	movs	r3, #2
 800b0fe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800b100:	7dfb      	ldrb	r3, [r7, #23]
}
 800b102:	4618      	mov	r0, r3
 800b104:	3718      	adds	r7, #24
 800b106:	46bd      	mov	sp, r7
 800b108:	bd80      	pop	{r7, pc}

0800b10a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b10a:	b480      	push	{r7}
 800b10c:	b085      	sub	sp, #20
 800b10e:	af00      	add	r7, sp, #0
 800b110:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b112:	2300      	movs	r3, #0
 800b114:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b11c:	b2db      	uxtb	r3, r3
 800b11e:	2b02      	cmp	r3, #2
 800b120:	d005      	beq.n	800b12e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	2204      	movs	r2, #4
 800b126:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800b128:	2301      	movs	r3, #1
 800b12a:	73fb      	strb	r3, [r7, #15]
 800b12c:	e037      	b.n	800b19e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	681a      	ldr	r2, [r3, #0]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	f022 020e 	bic.w	r2, r2, #14
 800b13c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b142:	681a      	ldr	r2, [r3, #0]
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b148:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b14c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	681a      	ldr	r2, [r3, #0]
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	f022 0201 	bic.w	r2, r2, #1
 800b15c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b162:	f003 021f 	and.w	r2, r3, #31
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b16a:	2101      	movs	r1, #1
 800b16c:	fa01 f202 	lsl.w	r2, r1, r2
 800b170:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b176:	687a      	ldr	r2, [r7, #4]
 800b178:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b17a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b180:	2b00      	cmp	r3, #0
 800b182:	d00c      	beq.n	800b19e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b188:	681a      	ldr	r2, [r3, #0]
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b18e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b192:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b198:	687a      	ldr	r2, [r7, #4]
 800b19a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b19c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	2201      	movs	r2, #1
 800b1a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800b1ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3714      	adds	r7, #20
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ba:	4770      	bx	lr

0800b1bc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b084      	sub	sp, #16
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b1ce:	b2db      	uxtb	r3, r3
 800b1d0:	2b02      	cmp	r3, #2
 800b1d2:	d00d      	beq.n	800b1f0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2204      	movs	r2, #4
 800b1d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	2201      	movs	r2, #1
 800b1de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	73fb      	strb	r3, [r7, #15]
 800b1ee:	e047      	b.n	800b280 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	681a      	ldr	r2, [r3, #0]
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	f022 020e 	bic.w	r2, r2, #14
 800b1fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	681a      	ldr	r2, [r3, #0]
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f022 0201 	bic.w	r2, r2, #1
 800b20e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b214:	681a      	ldr	r2, [r3, #0]
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b21a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b21e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b224:	f003 021f 	and.w	r2, r3, #31
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b22c:	2101      	movs	r1, #1
 800b22e:	fa01 f202 	lsl.w	r2, r1, r2
 800b232:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b238:	687a      	ldr	r2, [r7, #4]
 800b23a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b23c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b242:	2b00      	cmp	r3, #0
 800b244:	d00c      	beq.n	800b260 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b24a:	681a      	ldr	r2, [r3, #0]
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b250:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b254:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b25a:	687a      	ldr	r2, [r7, #4]
 800b25c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b25e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2201      	movs	r2, #1
 800b264:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2200      	movs	r2, #0
 800b26c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b274:	2b00      	cmp	r3, #0
 800b276:	d003      	beq.n	800b280 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	4798      	blx	r3
    }
  }
  return status;
 800b280:	7bfb      	ldrb	r3, [r7, #15]
}
 800b282:	4618      	mov	r0, r3
 800b284:	3710      	adds	r7, #16
 800b286:	46bd      	mov	sp, r7
 800b288:	bd80      	pop	{r7, pc}

0800b28a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b28a:	b580      	push	{r7, lr}
 800b28c:	b084      	sub	sp, #16
 800b28e:	af00      	add	r7, sp, #0
 800b290:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b2a6:	f003 031f 	and.w	r3, r3, #31
 800b2aa:	2204      	movs	r2, #4
 800b2ac:	409a      	lsls	r2, r3
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	4013      	ands	r3, r2
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d026      	beq.n	800b304 <HAL_DMA_IRQHandler+0x7a>
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	f003 0304 	and.w	r3, r3, #4
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d021      	beq.n	800b304 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f003 0320 	and.w	r3, r3, #32
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d107      	bne.n	800b2de <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	681a      	ldr	r2, [r3, #0]
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f022 0204 	bic.w	r2, r2, #4
 800b2dc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b2e2:	f003 021f 	and.w	r2, r3, #31
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2ea:	2104      	movs	r1, #4
 800b2ec:	fa01 f202 	lsl.w	r2, r1, r2
 800b2f0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d071      	beq.n	800b3de <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800b302:	e06c      	b.n	800b3de <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b308:	f003 031f 	and.w	r3, r3, #31
 800b30c:	2202      	movs	r2, #2
 800b30e:	409a      	lsls	r2, r3
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	4013      	ands	r3, r2
 800b314:	2b00      	cmp	r3, #0
 800b316:	d02e      	beq.n	800b376 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800b318:	68bb      	ldr	r3, [r7, #8]
 800b31a:	f003 0302 	and.w	r3, r3, #2
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d029      	beq.n	800b376 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f003 0320 	and.w	r3, r3, #32
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d10b      	bne.n	800b348 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	681a      	ldr	r2, [r3, #0]
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	f022 020a 	bic.w	r2, r2, #10
 800b33e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	2201      	movs	r2, #1
 800b344:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b34c:	f003 021f 	and.w	r2, r3, #31
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b354:	2102      	movs	r1, #2
 800b356:	fa01 f202 	lsl.w	r2, r1, r2
 800b35a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2200      	movs	r2, #0
 800b360:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d038      	beq.n	800b3de <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b370:	6878      	ldr	r0, [r7, #4]
 800b372:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800b374:	e033      	b.n	800b3de <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b37a:	f003 031f 	and.w	r3, r3, #31
 800b37e:	2208      	movs	r2, #8
 800b380:	409a      	lsls	r2, r3
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	4013      	ands	r3, r2
 800b386:	2b00      	cmp	r3, #0
 800b388:	d02a      	beq.n	800b3e0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800b38a:	68bb      	ldr	r3, [r7, #8]
 800b38c:	f003 0308 	and.w	r3, r3, #8
 800b390:	2b00      	cmp	r3, #0
 800b392:	d025      	beq.n	800b3e0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	681a      	ldr	r2, [r3, #0]
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f022 020e 	bic.w	r2, r2, #14
 800b3a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3a8:	f003 021f 	and.w	r2, r3, #31
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3b0:	2101      	movs	r1, #1
 800b3b2:	fa01 f202 	lsl.w	r2, r1, r2
 800b3b6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	2201      	movs	r2, #1
 800b3bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	2201      	movs	r2, #1
 800b3c2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d004      	beq.n	800b3e0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3da:	6878      	ldr	r0, [r7, #4]
 800b3dc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800b3de:	bf00      	nop
 800b3e0:	bf00      	nop
}
 800b3e2:	3710      	adds	r7, #16
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	bd80      	pop	{r7, pc}

0800b3e8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b083      	sub	sp, #12
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	370c      	adds	r7, #12
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fe:	4770      	bx	lr

0800b400 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b400:	b480      	push	{r7}
 800b402:	b085      	sub	sp, #20
 800b404:	af00      	add	r7, sp, #0
 800b406:	60f8      	str	r0, [r7, #12]
 800b408:	60b9      	str	r1, [r7, #8]
 800b40a:	607a      	str	r2, [r7, #4]
 800b40c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b412:	68fa      	ldr	r2, [r7, #12]
 800b414:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b416:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d004      	beq.n	800b42a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b424:	68fa      	ldr	r2, [r7, #12]
 800b426:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b428:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b42e:	f003 021f 	and.w	r2, r3, #31
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b436:	2101      	movs	r1, #1
 800b438:	fa01 f202 	lsl.w	r2, r1, r2
 800b43c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	683a      	ldr	r2, [r7, #0]
 800b444:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	689b      	ldr	r3, [r3, #8]
 800b44a:	2b10      	cmp	r3, #16
 800b44c:	d108      	bne.n	800b460 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	687a      	ldr	r2, [r7, #4]
 800b454:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	68ba      	ldr	r2, [r7, #8]
 800b45c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800b45e:	e007      	b.n	800b470 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	68ba      	ldr	r2, [r7, #8]
 800b466:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	687a      	ldr	r2, [r7, #4]
 800b46e:	60da      	str	r2, [r3, #12]
}
 800b470:	bf00      	nop
 800b472:	3714      	adds	r7, #20
 800b474:	46bd      	mov	sp, r7
 800b476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47a:	4770      	bx	lr

0800b47c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b47c:	b480      	push	{r7}
 800b47e:	b087      	sub	sp, #28
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	461a      	mov	r2, r3
 800b48a:	4b16      	ldr	r3, [pc, #88]	@ (800b4e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800b48c:	429a      	cmp	r2, r3
 800b48e:	d802      	bhi.n	800b496 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800b490:	4b15      	ldr	r3, [pc, #84]	@ (800b4e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800b492:	617b      	str	r3, [r7, #20]
 800b494:	e001      	b.n	800b49a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800b496:	4b15      	ldr	r3, [pc, #84]	@ (800b4ec <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800b498:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800b49a:	697b      	ldr	r3, [r7, #20]
 800b49c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	b2db      	uxtb	r3, r3
 800b4a4:	3b08      	subs	r3, #8
 800b4a6:	4a12      	ldr	r2, [pc, #72]	@ (800b4f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800b4a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b4ac:	091b      	lsrs	r3, r3, #4
 800b4ae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4b4:	089b      	lsrs	r3, r3, #2
 800b4b6:	009a      	lsls	r2, r3, #2
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	4413      	add	r3, r2
 800b4bc:	461a      	mov	r2, r3
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	4a0b      	ldr	r2, [pc, #44]	@ (800b4f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800b4c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	f003 031f 	and.w	r3, r3, #31
 800b4ce:	2201      	movs	r2, #1
 800b4d0:	409a      	lsls	r2, r3
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800b4d6:	bf00      	nop
 800b4d8:	371c      	adds	r7, #28
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e0:	4770      	bx	lr
 800b4e2:	bf00      	nop
 800b4e4:	40020407 	.word	0x40020407
 800b4e8:	40020800 	.word	0x40020800
 800b4ec:	40020820 	.word	0x40020820
 800b4f0:	cccccccd 	.word	0xcccccccd
 800b4f4:	40020880 	.word	0x40020880

0800b4f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b4f8:	b480      	push	{r7}
 800b4fa:	b085      	sub	sp, #20
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	685b      	ldr	r3, [r3, #4]
 800b504:	b2db      	uxtb	r3, r3
 800b506:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b508:	68fa      	ldr	r2, [r7, #12]
 800b50a:	4b0b      	ldr	r3, [pc, #44]	@ (800b538 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800b50c:	4413      	add	r3, r2
 800b50e:	009b      	lsls	r3, r3, #2
 800b510:	461a      	mov	r2, r3
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	4a08      	ldr	r2, [pc, #32]	@ (800b53c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800b51a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	3b01      	subs	r3, #1
 800b520:	f003 031f 	and.w	r3, r3, #31
 800b524:	2201      	movs	r2, #1
 800b526:	409a      	lsls	r2, r3
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800b52c:	bf00      	nop
 800b52e:	3714      	adds	r7, #20
 800b530:	46bd      	mov	sp, r7
 800b532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b536:	4770      	bx	lr
 800b538:	1000823f 	.word	0x1000823f
 800b53c:	40020940 	.word	0x40020940

0800b540 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b540:	b480      	push	{r7}
 800b542:	b087      	sub	sp, #28
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
 800b548:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b54a:	2300      	movs	r3, #0
 800b54c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b54e:	e15a      	b.n	800b806 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	681a      	ldr	r2, [r3, #0]
 800b554:	2101      	movs	r1, #1
 800b556:	697b      	ldr	r3, [r7, #20]
 800b558:	fa01 f303 	lsl.w	r3, r1, r3
 800b55c:	4013      	ands	r3, r2
 800b55e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	2b00      	cmp	r3, #0
 800b564:	f000 814c 	beq.w	800b800 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	685b      	ldr	r3, [r3, #4]
 800b56c:	f003 0303 	and.w	r3, r3, #3
 800b570:	2b01      	cmp	r3, #1
 800b572:	d005      	beq.n	800b580 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	685b      	ldr	r3, [r3, #4]
 800b578:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b57c:	2b02      	cmp	r3, #2
 800b57e:	d130      	bne.n	800b5e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	689b      	ldr	r3, [r3, #8]
 800b584:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b586:	697b      	ldr	r3, [r7, #20]
 800b588:	005b      	lsls	r3, r3, #1
 800b58a:	2203      	movs	r2, #3
 800b58c:	fa02 f303 	lsl.w	r3, r2, r3
 800b590:	43db      	mvns	r3, r3
 800b592:	693a      	ldr	r2, [r7, #16]
 800b594:	4013      	ands	r3, r2
 800b596:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	68da      	ldr	r2, [r3, #12]
 800b59c:	697b      	ldr	r3, [r7, #20]
 800b59e:	005b      	lsls	r3, r3, #1
 800b5a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b5a4:	693a      	ldr	r2, [r7, #16]
 800b5a6:	4313      	orrs	r3, r2
 800b5a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	693a      	ldr	r2, [r7, #16]
 800b5ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	685b      	ldr	r3, [r3, #4]
 800b5b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b5b6:	2201      	movs	r2, #1
 800b5b8:	697b      	ldr	r3, [r7, #20]
 800b5ba:	fa02 f303 	lsl.w	r3, r2, r3
 800b5be:	43db      	mvns	r3, r3
 800b5c0:	693a      	ldr	r2, [r7, #16]
 800b5c2:	4013      	ands	r3, r2
 800b5c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	685b      	ldr	r3, [r3, #4]
 800b5ca:	091b      	lsrs	r3, r3, #4
 800b5cc:	f003 0201 	and.w	r2, r3, #1
 800b5d0:	697b      	ldr	r3, [r7, #20]
 800b5d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b5d6:	693a      	ldr	r2, [r7, #16]
 800b5d8:	4313      	orrs	r3, r2
 800b5da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	693a      	ldr	r2, [r7, #16]
 800b5e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	685b      	ldr	r3, [r3, #4]
 800b5e6:	f003 0303 	and.w	r3, r3, #3
 800b5ea:	2b03      	cmp	r3, #3
 800b5ec:	d017      	beq.n	800b61e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	68db      	ldr	r3, [r3, #12]
 800b5f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	005b      	lsls	r3, r3, #1
 800b5f8:	2203      	movs	r2, #3
 800b5fa:	fa02 f303 	lsl.w	r3, r2, r3
 800b5fe:	43db      	mvns	r3, r3
 800b600:	693a      	ldr	r2, [r7, #16]
 800b602:	4013      	ands	r3, r2
 800b604:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b606:	683b      	ldr	r3, [r7, #0]
 800b608:	689a      	ldr	r2, [r3, #8]
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	005b      	lsls	r3, r3, #1
 800b60e:	fa02 f303 	lsl.w	r3, r2, r3
 800b612:	693a      	ldr	r2, [r7, #16]
 800b614:	4313      	orrs	r3, r2
 800b616:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	693a      	ldr	r2, [r7, #16]
 800b61c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	685b      	ldr	r3, [r3, #4]
 800b622:	f003 0303 	and.w	r3, r3, #3
 800b626:	2b02      	cmp	r3, #2
 800b628:	d123      	bne.n	800b672 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b62a:	697b      	ldr	r3, [r7, #20]
 800b62c:	08da      	lsrs	r2, r3, #3
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	3208      	adds	r2, #8
 800b632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b636:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b638:	697b      	ldr	r3, [r7, #20]
 800b63a:	f003 0307 	and.w	r3, r3, #7
 800b63e:	009b      	lsls	r3, r3, #2
 800b640:	220f      	movs	r2, #15
 800b642:	fa02 f303 	lsl.w	r3, r2, r3
 800b646:	43db      	mvns	r3, r3
 800b648:	693a      	ldr	r2, [r7, #16]
 800b64a:	4013      	ands	r3, r2
 800b64c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b64e:	683b      	ldr	r3, [r7, #0]
 800b650:	691a      	ldr	r2, [r3, #16]
 800b652:	697b      	ldr	r3, [r7, #20]
 800b654:	f003 0307 	and.w	r3, r3, #7
 800b658:	009b      	lsls	r3, r3, #2
 800b65a:	fa02 f303 	lsl.w	r3, r2, r3
 800b65e:	693a      	ldr	r2, [r7, #16]
 800b660:	4313      	orrs	r3, r2
 800b662:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	08da      	lsrs	r2, r3, #3
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	3208      	adds	r2, #8
 800b66c:	6939      	ldr	r1, [r7, #16]
 800b66e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b678:	697b      	ldr	r3, [r7, #20]
 800b67a:	005b      	lsls	r3, r3, #1
 800b67c:	2203      	movs	r2, #3
 800b67e:	fa02 f303 	lsl.w	r3, r2, r3
 800b682:	43db      	mvns	r3, r3
 800b684:	693a      	ldr	r2, [r7, #16]
 800b686:	4013      	ands	r3, r2
 800b688:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	685b      	ldr	r3, [r3, #4]
 800b68e:	f003 0203 	and.w	r2, r3, #3
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	005b      	lsls	r3, r3, #1
 800b696:	fa02 f303 	lsl.w	r3, r2, r3
 800b69a:	693a      	ldr	r2, [r7, #16]
 800b69c:	4313      	orrs	r3, r2
 800b69e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	693a      	ldr	r2, [r7, #16]
 800b6a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	685b      	ldr	r3, [r3, #4]
 800b6aa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	f000 80a6 	beq.w	800b800 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b6b4:	4b5b      	ldr	r3, [pc, #364]	@ (800b824 <HAL_GPIO_Init+0x2e4>)
 800b6b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b6b8:	4a5a      	ldr	r2, [pc, #360]	@ (800b824 <HAL_GPIO_Init+0x2e4>)
 800b6ba:	f043 0301 	orr.w	r3, r3, #1
 800b6be:	6613      	str	r3, [r2, #96]	@ 0x60
 800b6c0:	4b58      	ldr	r3, [pc, #352]	@ (800b824 <HAL_GPIO_Init+0x2e4>)
 800b6c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b6c4:	f003 0301 	and.w	r3, r3, #1
 800b6c8:	60bb      	str	r3, [r7, #8]
 800b6ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b6cc:	4a56      	ldr	r2, [pc, #344]	@ (800b828 <HAL_GPIO_Init+0x2e8>)
 800b6ce:	697b      	ldr	r3, [r7, #20]
 800b6d0:	089b      	lsrs	r3, r3, #2
 800b6d2:	3302      	adds	r3, #2
 800b6d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b6d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b6da:	697b      	ldr	r3, [r7, #20]
 800b6dc:	f003 0303 	and.w	r3, r3, #3
 800b6e0:	009b      	lsls	r3, r3, #2
 800b6e2:	220f      	movs	r2, #15
 800b6e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b6e8:	43db      	mvns	r3, r3
 800b6ea:	693a      	ldr	r2, [r7, #16]
 800b6ec:	4013      	ands	r3, r2
 800b6ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800b6f6:	d01f      	beq.n	800b738 <HAL_GPIO_Init+0x1f8>
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	4a4c      	ldr	r2, [pc, #304]	@ (800b82c <HAL_GPIO_Init+0x2ec>)
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	d019      	beq.n	800b734 <HAL_GPIO_Init+0x1f4>
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	4a4b      	ldr	r2, [pc, #300]	@ (800b830 <HAL_GPIO_Init+0x2f0>)
 800b704:	4293      	cmp	r3, r2
 800b706:	d013      	beq.n	800b730 <HAL_GPIO_Init+0x1f0>
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	4a4a      	ldr	r2, [pc, #296]	@ (800b834 <HAL_GPIO_Init+0x2f4>)
 800b70c:	4293      	cmp	r3, r2
 800b70e:	d00d      	beq.n	800b72c <HAL_GPIO_Init+0x1ec>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	4a49      	ldr	r2, [pc, #292]	@ (800b838 <HAL_GPIO_Init+0x2f8>)
 800b714:	4293      	cmp	r3, r2
 800b716:	d007      	beq.n	800b728 <HAL_GPIO_Init+0x1e8>
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	4a48      	ldr	r2, [pc, #288]	@ (800b83c <HAL_GPIO_Init+0x2fc>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d101      	bne.n	800b724 <HAL_GPIO_Init+0x1e4>
 800b720:	2305      	movs	r3, #5
 800b722:	e00a      	b.n	800b73a <HAL_GPIO_Init+0x1fa>
 800b724:	2306      	movs	r3, #6
 800b726:	e008      	b.n	800b73a <HAL_GPIO_Init+0x1fa>
 800b728:	2304      	movs	r3, #4
 800b72a:	e006      	b.n	800b73a <HAL_GPIO_Init+0x1fa>
 800b72c:	2303      	movs	r3, #3
 800b72e:	e004      	b.n	800b73a <HAL_GPIO_Init+0x1fa>
 800b730:	2302      	movs	r3, #2
 800b732:	e002      	b.n	800b73a <HAL_GPIO_Init+0x1fa>
 800b734:	2301      	movs	r3, #1
 800b736:	e000      	b.n	800b73a <HAL_GPIO_Init+0x1fa>
 800b738:	2300      	movs	r3, #0
 800b73a:	697a      	ldr	r2, [r7, #20]
 800b73c:	f002 0203 	and.w	r2, r2, #3
 800b740:	0092      	lsls	r2, r2, #2
 800b742:	4093      	lsls	r3, r2
 800b744:	693a      	ldr	r2, [r7, #16]
 800b746:	4313      	orrs	r3, r2
 800b748:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b74a:	4937      	ldr	r1, [pc, #220]	@ (800b828 <HAL_GPIO_Init+0x2e8>)
 800b74c:	697b      	ldr	r3, [r7, #20]
 800b74e:	089b      	lsrs	r3, r3, #2
 800b750:	3302      	adds	r3, #2
 800b752:	693a      	ldr	r2, [r7, #16]
 800b754:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b758:	4b39      	ldr	r3, [pc, #228]	@ (800b840 <HAL_GPIO_Init+0x300>)
 800b75a:	689b      	ldr	r3, [r3, #8]
 800b75c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	43db      	mvns	r3, r3
 800b762:	693a      	ldr	r2, [r7, #16]
 800b764:	4013      	ands	r3, r2
 800b766:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	685b      	ldr	r3, [r3, #4]
 800b76c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b770:	2b00      	cmp	r3, #0
 800b772:	d003      	beq.n	800b77c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800b774:	693a      	ldr	r2, [r7, #16]
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	4313      	orrs	r3, r2
 800b77a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b77c:	4a30      	ldr	r2, [pc, #192]	@ (800b840 <HAL_GPIO_Init+0x300>)
 800b77e:	693b      	ldr	r3, [r7, #16]
 800b780:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b782:	4b2f      	ldr	r3, [pc, #188]	@ (800b840 <HAL_GPIO_Init+0x300>)
 800b784:	68db      	ldr	r3, [r3, #12]
 800b786:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	43db      	mvns	r3, r3
 800b78c:	693a      	ldr	r2, [r7, #16]
 800b78e:	4013      	ands	r3, r2
 800b790:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	685b      	ldr	r3, [r3, #4]
 800b796:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d003      	beq.n	800b7a6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800b79e:	693a      	ldr	r2, [r7, #16]
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	4313      	orrs	r3, r2
 800b7a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b7a6:	4a26      	ldr	r2, [pc, #152]	@ (800b840 <HAL_GPIO_Init+0x300>)
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800b7ac:	4b24      	ldr	r3, [pc, #144]	@ (800b840 <HAL_GPIO_Init+0x300>)
 800b7ae:	685b      	ldr	r3, [r3, #4]
 800b7b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	43db      	mvns	r3, r3
 800b7b6:	693a      	ldr	r2, [r7, #16]
 800b7b8:	4013      	ands	r3, r2
 800b7ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d003      	beq.n	800b7d0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800b7c8:	693a      	ldr	r2, [r7, #16]
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	4313      	orrs	r3, r2
 800b7ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b7d0:	4a1b      	ldr	r2, [pc, #108]	@ (800b840 <HAL_GPIO_Init+0x300>)
 800b7d2:	693b      	ldr	r3, [r7, #16]
 800b7d4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b7d6:	4b1a      	ldr	r3, [pc, #104]	@ (800b840 <HAL_GPIO_Init+0x300>)
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	43db      	mvns	r3, r3
 800b7e0:	693a      	ldr	r2, [r7, #16]
 800b7e2:	4013      	ands	r3, r2
 800b7e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b7e6:	683b      	ldr	r3, [r7, #0]
 800b7e8:	685b      	ldr	r3, [r3, #4]
 800b7ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d003      	beq.n	800b7fa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800b7f2:	693a      	ldr	r2, [r7, #16]
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	4313      	orrs	r3, r2
 800b7f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b7fa:	4a11      	ldr	r2, [pc, #68]	@ (800b840 <HAL_GPIO_Init+0x300>)
 800b7fc:	693b      	ldr	r3, [r7, #16]
 800b7fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	3301      	adds	r3, #1
 800b804:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	681a      	ldr	r2, [r3, #0]
 800b80a:	697b      	ldr	r3, [r7, #20]
 800b80c:	fa22 f303 	lsr.w	r3, r2, r3
 800b810:	2b00      	cmp	r3, #0
 800b812:	f47f ae9d 	bne.w	800b550 <HAL_GPIO_Init+0x10>
  }
}
 800b816:	bf00      	nop
 800b818:	bf00      	nop
 800b81a:	371c      	adds	r7, #28
 800b81c:	46bd      	mov	sp, r7
 800b81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b822:	4770      	bx	lr
 800b824:	40021000 	.word	0x40021000
 800b828:	40010000 	.word	0x40010000
 800b82c:	48000400 	.word	0x48000400
 800b830:	48000800 	.word	0x48000800
 800b834:	48000c00 	.word	0x48000c00
 800b838:	48001000 	.word	0x48001000
 800b83c:	48001400 	.word	0x48001400
 800b840:	40010400 	.word	0x40010400

0800b844 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b844:	b480      	push	{r7}
 800b846:	b085      	sub	sp, #20
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
 800b84c:	460b      	mov	r3, r1
 800b84e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	691a      	ldr	r2, [r3, #16]
 800b854:	887b      	ldrh	r3, [r7, #2]
 800b856:	4013      	ands	r3, r2
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d002      	beq.n	800b862 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b85c:	2301      	movs	r3, #1
 800b85e:	73fb      	strb	r3, [r7, #15]
 800b860:	e001      	b.n	800b866 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b862:	2300      	movs	r3, #0
 800b864:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b866:	7bfb      	ldrb	r3, [r7, #15]
}
 800b868:	4618      	mov	r0, r3
 800b86a:	3714      	adds	r7, #20
 800b86c:	46bd      	mov	sp, r7
 800b86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b872:	4770      	bx	lr

0800b874 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b874:	b480      	push	{r7}
 800b876:	b083      	sub	sp, #12
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
 800b87c:	460b      	mov	r3, r1
 800b87e:	807b      	strh	r3, [r7, #2]
 800b880:	4613      	mov	r3, r2
 800b882:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b884:	787b      	ldrb	r3, [r7, #1]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d003      	beq.n	800b892 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b88a:	887a      	ldrh	r2, [r7, #2]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b890:	e002      	b.n	800b898 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b892:	887a      	ldrh	r2, [r7, #2]
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b898:	bf00      	nop
 800b89a:	370c      	adds	r7, #12
 800b89c:	46bd      	mov	sp, r7
 800b89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a2:	4770      	bx	lr

0800b8a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b082      	sub	sp, #8
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800b8ae:	4b08      	ldr	r3, [pc, #32]	@ (800b8d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b8b0:	695a      	ldr	r2, [r3, #20]
 800b8b2:	88fb      	ldrh	r3, [r7, #6]
 800b8b4:	4013      	ands	r3, r2
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d006      	beq.n	800b8c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b8ba:	4a05      	ldr	r2, [pc, #20]	@ (800b8d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b8bc:	88fb      	ldrh	r3, [r7, #6]
 800b8be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b8c0:	88fb      	ldrh	r3, [r7, #6]
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	f7f9 ffbc 	bl	8005840 <HAL_GPIO_EXTI_Callback>
  }
}
 800b8c8:	bf00      	nop
 800b8ca:	3708      	adds	r7, #8
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	bd80      	pop	{r7, pc}
 800b8d0:	40010400 	.word	0x40010400

0800b8d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	b085      	sub	sp, #20
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d141      	bne.n	800b966 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b8e2:	4b4b      	ldr	r3, [pc, #300]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b8ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b8ee:	d131      	bne.n	800b954 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b8f0:	4b47      	ldr	r3, [pc, #284]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b8f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8f6:	4a46      	ldr	r2, [pc, #280]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b8f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b8fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b900:	4b43      	ldr	r3, [pc, #268]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b908:	4a41      	ldr	r2, [pc, #260]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b90a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b90e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b910:	4b40      	ldr	r3, [pc, #256]	@ (800ba14 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	2232      	movs	r2, #50	@ 0x32
 800b916:	fb02 f303 	mul.w	r3, r2, r3
 800b91a:	4a3f      	ldr	r2, [pc, #252]	@ (800ba18 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b91c:	fba2 2303 	umull	r2, r3, r2, r3
 800b920:	0c9b      	lsrs	r3, r3, #18
 800b922:	3301      	adds	r3, #1
 800b924:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b926:	e002      	b.n	800b92e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	3b01      	subs	r3, #1
 800b92c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b92e:	4b38      	ldr	r3, [pc, #224]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b930:	695b      	ldr	r3, [r3, #20]
 800b932:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b936:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b93a:	d102      	bne.n	800b942 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d1f2      	bne.n	800b928 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b942:	4b33      	ldr	r3, [pc, #204]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b944:	695b      	ldr	r3, [r3, #20]
 800b946:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b94a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b94e:	d158      	bne.n	800ba02 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b950:	2303      	movs	r3, #3
 800b952:	e057      	b.n	800ba04 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b954:	4b2e      	ldr	r3, [pc, #184]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b956:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b95a:	4a2d      	ldr	r2, [pc, #180]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b95c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b960:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b964:	e04d      	b.n	800ba02 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b96c:	d141      	bne.n	800b9f2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b96e:	4b28      	ldr	r3, [pc, #160]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b976:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b97a:	d131      	bne.n	800b9e0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b97c:	4b24      	ldr	r3, [pc, #144]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b97e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b982:	4a23      	ldr	r2, [pc, #140]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b988:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b98c:	4b20      	ldr	r3, [pc, #128]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b994:	4a1e      	ldr	r2, [pc, #120]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b996:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b99a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b99c:	4b1d      	ldr	r3, [pc, #116]	@ (800ba14 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	2232      	movs	r2, #50	@ 0x32
 800b9a2:	fb02 f303 	mul.w	r3, r2, r3
 800b9a6:	4a1c      	ldr	r2, [pc, #112]	@ (800ba18 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b9a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b9ac:	0c9b      	lsrs	r3, r3, #18
 800b9ae:	3301      	adds	r3, #1
 800b9b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b9b2:	e002      	b.n	800b9ba <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	3b01      	subs	r3, #1
 800b9b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b9ba:	4b15      	ldr	r3, [pc, #84]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9bc:	695b      	ldr	r3, [r3, #20]
 800b9be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b9c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b9c6:	d102      	bne.n	800b9ce <HAL_PWREx_ControlVoltageScaling+0xfa>
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d1f2      	bne.n	800b9b4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b9ce:	4b10      	ldr	r3, [pc, #64]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9d0:	695b      	ldr	r3, [r3, #20]
 800b9d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b9d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b9da:	d112      	bne.n	800ba02 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b9dc:	2303      	movs	r3, #3
 800b9de:	e011      	b.n	800ba04 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b9e0:	4b0b      	ldr	r3, [pc, #44]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b9e6:	4a0a      	ldr	r2, [pc, #40]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b9ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b9f0:	e007      	b.n	800ba02 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b9f2:	4b07      	ldr	r3, [pc, #28]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b9fa:	4a05      	ldr	r2, [pc, #20]	@ (800ba10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ba00:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800ba02:	2300      	movs	r3, #0
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	3714      	adds	r7, #20
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0e:	4770      	bx	lr
 800ba10:	40007000 	.word	0x40007000
 800ba14:	20000054 	.word	0x20000054
 800ba18:	431bde83 	.word	0x431bde83

0800ba1c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800ba1c:	b480      	push	{r7}
 800ba1e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800ba20:	4b05      	ldr	r3, [pc, #20]	@ (800ba38 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800ba22:	689b      	ldr	r3, [r3, #8]
 800ba24:	4a04      	ldr	r2, [pc, #16]	@ (800ba38 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800ba26:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ba2a:	6093      	str	r3, [r2, #8]
}
 800ba2c:	bf00      	nop
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba34:	4770      	bx	lr
 800ba36:	bf00      	nop
 800ba38:	40007000 	.word	0x40007000

0800ba3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b088      	sub	sp, #32
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d101      	bne.n	800ba4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	e2fe      	b.n	800c04c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	f003 0301 	and.w	r3, r3, #1
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d075      	beq.n	800bb46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ba5a:	4b97      	ldr	r3, [pc, #604]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800ba5c:	689b      	ldr	r3, [r3, #8]
 800ba5e:	f003 030c 	and.w	r3, r3, #12
 800ba62:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ba64:	4b94      	ldr	r3, [pc, #592]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800ba66:	68db      	ldr	r3, [r3, #12]
 800ba68:	f003 0303 	and.w	r3, r3, #3
 800ba6c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800ba6e:	69bb      	ldr	r3, [r7, #24]
 800ba70:	2b0c      	cmp	r3, #12
 800ba72:	d102      	bne.n	800ba7a <HAL_RCC_OscConfig+0x3e>
 800ba74:	697b      	ldr	r3, [r7, #20]
 800ba76:	2b03      	cmp	r3, #3
 800ba78:	d002      	beq.n	800ba80 <HAL_RCC_OscConfig+0x44>
 800ba7a:	69bb      	ldr	r3, [r7, #24]
 800ba7c:	2b08      	cmp	r3, #8
 800ba7e:	d10b      	bne.n	800ba98 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ba80:	4b8d      	ldr	r3, [pc, #564]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d05b      	beq.n	800bb44 <HAL_RCC_OscConfig+0x108>
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	685b      	ldr	r3, [r3, #4]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d157      	bne.n	800bb44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800ba94:	2301      	movs	r3, #1
 800ba96:	e2d9      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	685b      	ldr	r3, [r3, #4]
 800ba9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800baa0:	d106      	bne.n	800bab0 <HAL_RCC_OscConfig+0x74>
 800baa2:	4b85      	ldr	r3, [pc, #532]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	4a84      	ldr	r2, [pc, #528]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800baa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800baac:	6013      	str	r3, [r2, #0]
 800baae:	e01d      	b.n	800baec <HAL_RCC_OscConfig+0xb0>
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	685b      	ldr	r3, [r3, #4]
 800bab4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bab8:	d10c      	bne.n	800bad4 <HAL_RCC_OscConfig+0x98>
 800baba:	4b7f      	ldr	r3, [pc, #508]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	4a7e      	ldr	r2, [pc, #504]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bac0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bac4:	6013      	str	r3, [r2, #0]
 800bac6:	4b7c      	ldr	r3, [pc, #496]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	4a7b      	ldr	r2, [pc, #492]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bacc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bad0:	6013      	str	r3, [r2, #0]
 800bad2:	e00b      	b.n	800baec <HAL_RCC_OscConfig+0xb0>
 800bad4:	4b78      	ldr	r3, [pc, #480]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	4a77      	ldr	r2, [pc, #476]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bada:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bade:	6013      	str	r3, [r2, #0]
 800bae0:	4b75      	ldr	r3, [pc, #468]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	4a74      	ldr	r2, [pc, #464]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bae6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800baea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	685b      	ldr	r3, [r3, #4]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d013      	beq.n	800bb1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800baf4:	f7fd f8e2 	bl	8008cbc <HAL_GetTick>
 800baf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bafa:	e008      	b.n	800bb0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bafc:	f7fd f8de 	bl	8008cbc <HAL_GetTick>
 800bb00:	4602      	mov	r2, r0
 800bb02:	693b      	ldr	r3, [r7, #16]
 800bb04:	1ad3      	subs	r3, r2, r3
 800bb06:	2b64      	cmp	r3, #100	@ 0x64
 800bb08:	d901      	bls.n	800bb0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800bb0a:	2303      	movs	r3, #3
 800bb0c:	e29e      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bb0e:	4b6a      	ldr	r3, [pc, #424]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d0f0      	beq.n	800bafc <HAL_RCC_OscConfig+0xc0>
 800bb1a:	e014      	b.n	800bb46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb1c:	f7fd f8ce 	bl	8008cbc <HAL_GetTick>
 800bb20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bb22:	e008      	b.n	800bb36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bb24:	f7fd f8ca 	bl	8008cbc <HAL_GetTick>
 800bb28:	4602      	mov	r2, r0
 800bb2a:	693b      	ldr	r3, [r7, #16]
 800bb2c:	1ad3      	subs	r3, r2, r3
 800bb2e:	2b64      	cmp	r3, #100	@ 0x64
 800bb30:	d901      	bls.n	800bb36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800bb32:	2303      	movs	r3, #3
 800bb34:	e28a      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bb36:	4b60      	ldr	r3, [pc, #384]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d1f0      	bne.n	800bb24 <HAL_RCC_OscConfig+0xe8>
 800bb42:	e000      	b.n	800bb46 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bb44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	f003 0302 	and.w	r3, r3, #2
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d075      	beq.n	800bc3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bb52:	4b59      	ldr	r3, [pc, #356]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bb54:	689b      	ldr	r3, [r3, #8]
 800bb56:	f003 030c 	and.w	r3, r3, #12
 800bb5a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bb5c:	4b56      	ldr	r3, [pc, #344]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bb5e:	68db      	ldr	r3, [r3, #12]
 800bb60:	f003 0303 	and.w	r3, r3, #3
 800bb64:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800bb66:	69bb      	ldr	r3, [r7, #24]
 800bb68:	2b0c      	cmp	r3, #12
 800bb6a:	d102      	bne.n	800bb72 <HAL_RCC_OscConfig+0x136>
 800bb6c:	697b      	ldr	r3, [r7, #20]
 800bb6e:	2b02      	cmp	r3, #2
 800bb70:	d002      	beq.n	800bb78 <HAL_RCC_OscConfig+0x13c>
 800bb72:	69bb      	ldr	r3, [r7, #24]
 800bb74:	2b04      	cmp	r3, #4
 800bb76:	d11f      	bne.n	800bbb8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bb78:	4b4f      	ldr	r3, [pc, #316]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d005      	beq.n	800bb90 <HAL_RCC_OscConfig+0x154>
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	68db      	ldr	r3, [r3, #12]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d101      	bne.n	800bb90 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800bb8c:	2301      	movs	r3, #1
 800bb8e:	e25d      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bb90:	4b49      	ldr	r3, [pc, #292]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bb92:	685b      	ldr	r3, [r3, #4]
 800bb94:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	691b      	ldr	r3, [r3, #16]
 800bb9c:	061b      	lsls	r3, r3, #24
 800bb9e:	4946      	ldr	r1, [pc, #280]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bba0:	4313      	orrs	r3, r2
 800bba2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800bba4:	4b45      	ldr	r3, [pc, #276]	@ (800bcbc <HAL_RCC_OscConfig+0x280>)
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f7fb ff8f 	bl	8007acc <HAL_InitTick>
 800bbae:	4603      	mov	r3, r0
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d043      	beq.n	800bc3c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800bbb4:	2301      	movs	r3, #1
 800bbb6:	e249      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	68db      	ldr	r3, [r3, #12]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d023      	beq.n	800bc08 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bbc0:	4b3d      	ldr	r3, [pc, #244]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	4a3c      	ldr	r2, [pc, #240]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bbc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bbca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bbcc:	f7fd f876 	bl	8008cbc <HAL_GetTick>
 800bbd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bbd2:	e008      	b.n	800bbe6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bbd4:	f7fd f872 	bl	8008cbc <HAL_GetTick>
 800bbd8:	4602      	mov	r2, r0
 800bbda:	693b      	ldr	r3, [r7, #16]
 800bbdc:	1ad3      	subs	r3, r2, r3
 800bbde:	2b02      	cmp	r3, #2
 800bbe0:	d901      	bls.n	800bbe6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800bbe2:	2303      	movs	r3, #3
 800bbe4:	e232      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bbe6:	4b34      	ldr	r3, [pc, #208]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d0f0      	beq.n	800bbd4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bbf2:	4b31      	ldr	r3, [pc, #196]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bbf4:	685b      	ldr	r3, [r3, #4]
 800bbf6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	691b      	ldr	r3, [r3, #16]
 800bbfe:	061b      	lsls	r3, r3, #24
 800bc00:	492d      	ldr	r1, [pc, #180]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bc02:	4313      	orrs	r3, r2
 800bc04:	604b      	str	r3, [r1, #4]
 800bc06:	e01a      	b.n	800bc3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bc08:	4b2b      	ldr	r3, [pc, #172]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	4a2a      	ldr	r2, [pc, #168]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bc0e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc14:	f7fd f852 	bl	8008cbc <HAL_GetTick>
 800bc18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bc1a:	e008      	b.n	800bc2e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bc1c:	f7fd f84e 	bl	8008cbc <HAL_GetTick>
 800bc20:	4602      	mov	r2, r0
 800bc22:	693b      	ldr	r3, [r7, #16]
 800bc24:	1ad3      	subs	r3, r2, r3
 800bc26:	2b02      	cmp	r3, #2
 800bc28:	d901      	bls.n	800bc2e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800bc2a:	2303      	movs	r3, #3
 800bc2c:	e20e      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bc2e:	4b22      	ldr	r3, [pc, #136]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d1f0      	bne.n	800bc1c <HAL_RCC_OscConfig+0x1e0>
 800bc3a:	e000      	b.n	800bc3e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bc3c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	f003 0308 	and.w	r3, r3, #8
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d041      	beq.n	800bcce <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	695b      	ldr	r3, [r3, #20]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d01c      	beq.n	800bc8c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bc52:	4b19      	ldr	r3, [pc, #100]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bc54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bc58:	4a17      	ldr	r2, [pc, #92]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bc5a:	f043 0301 	orr.w	r3, r3, #1
 800bc5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc62:	f7fd f82b 	bl	8008cbc <HAL_GetTick>
 800bc66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bc68:	e008      	b.n	800bc7c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bc6a:	f7fd f827 	bl	8008cbc <HAL_GetTick>
 800bc6e:	4602      	mov	r2, r0
 800bc70:	693b      	ldr	r3, [r7, #16]
 800bc72:	1ad3      	subs	r3, r2, r3
 800bc74:	2b02      	cmp	r3, #2
 800bc76:	d901      	bls.n	800bc7c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800bc78:	2303      	movs	r3, #3
 800bc7a:	e1e7      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bc7c:	4b0e      	ldr	r3, [pc, #56]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bc7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bc82:	f003 0302 	and.w	r3, r3, #2
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d0ef      	beq.n	800bc6a <HAL_RCC_OscConfig+0x22e>
 800bc8a:	e020      	b.n	800bcce <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bc8c:	4b0a      	ldr	r3, [pc, #40]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bc8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bc92:	4a09      	ldr	r2, [pc, #36]	@ (800bcb8 <HAL_RCC_OscConfig+0x27c>)
 800bc94:	f023 0301 	bic.w	r3, r3, #1
 800bc98:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc9c:	f7fd f80e 	bl	8008cbc <HAL_GetTick>
 800bca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bca2:	e00d      	b.n	800bcc0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bca4:	f7fd f80a 	bl	8008cbc <HAL_GetTick>
 800bca8:	4602      	mov	r2, r0
 800bcaa:	693b      	ldr	r3, [r7, #16]
 800bcac:	1ad3      	subs	r3, r2, r3
 800bcae:	2b02      	cmp	r3, #2
 800bcb0:	d906      	bls.n	800bcc0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800bcb2:	2303      	movs	r3, #3
 800bcb4:	e1ca      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
 800bcb6:	bf00      	nop
 800bcb8:	40021000 	.word	0x40021000
 800bcbc:	20000058 	.word	0x20000058
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bcc0:	4b8c      	ldr	r3, [pc, #560]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bcc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bcc6:	f003 0302 	and.w	r3, r3, #2
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d1ea      	bne.n	800bca4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	f003 0304 	and.w	r3, r3, #4
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	f000 80a6 	beq.w	800be28 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bcdc:	2300      	movs	r3, #0
 800bcde:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800bce0:	4b84      	ldr	r3, [pc, #528]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bce4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d101      	bne.n	800bcf0 <HAL_RCC_OscConfig+0x2b4>
 800bcec:	2301      	movs	r3, #1
 800bcee:	e000      	b.n	800bcf2 <HAL_RCC_OscConfig+0x2b6>
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d00d      	beq.n	800bd12 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bcf6:	4b7f      	ldr	r3, [pc, #508]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bcf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcfa:	4a7e      	ldr	r2, [pc, #504]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bcfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd00:	6593      	str	r3, [r2, #88]	@ 0x58
 800bd02:	4b7c      	ldr	r3, [pc, #496]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bd04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bd0a:	60fb      	str	r3, [r7, #12]
 800bd0c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800bd0e:	2301      	movs	r3, #1
 800bd10:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bd12:	4b79      	ldr	r3, [pc, #484]	@ (800bef8 <HAL_RCC_OscConfig+0x4bc>)
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d118      	bne.n	800bd50 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bd1e:	4b76      	ldr	r3, [pc, #472]	@ (800bef8 <HAL_RCC_OscConfig+0x4bc>)
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	4a75      	ldr	r2, [pc, #468]	@ (800bef8 <HAL_RCC_OscConfig+0x4bc>)
 800bd24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bd28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bd2a:	f7fc ffc7 	bl	8008cbc <HAL_GetTick>
 800bd2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bd30:	e008      	b.n	800bd44 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bd32:	f7fc ffc3 	bl	8008cbc <HAL_GetTick>
 800bd36:	4602      	mov	r2, r0
 800bd38:	693b      	ldr	r3, [r7, #16]
 800bd3a:	1ad3      	subs	r3, r2, r3
 800bd3c:	2b02      	cmp	r3, #2
 800bd3e:	d901      	bls.n	800bd44 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800bd40:	2303      	movs	r3, #3
 800bd42:	e183      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bd44:	4b6c      	ldr	r3, [pc, #432]	@ (800bef8 <HAL_RCC_OscConfig+0x4bc>)
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d0f0      	beq.n	800bd32 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	689b      	ldr	r3, [r3, #8]
 800bd54:	2b01      	cmp	r3, #1
 800bd56:	d108      	bne.n	800bd6a <HAL_RCC_OscConfig+0x32e>
 800bd58:	4b66      	ldr	r3, [pc, #408]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bd5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd5e:	4a65      	ldr	r2, [pc, #404]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bd60:	f043 0301 	orr.w	r3, r3, #1
 800bd64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800bd68:	e024      	b.n	800bdb4 <HAL_RCC_OscConfig+0x378>
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	689b      	ldr	r3, [r3, #8]
 800bd6e:	2b05      	cmp	r3, #5
 800bd70:	d110      	bne.n	800bd94 <HAL_RCC_OscConfig+0x358>
 800bd72:	4b60      	ldr	r3, [pc, #384]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bd74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd78:	4a5e      	ldr	r2, [pc, #376]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bd7a:	f043 0304 	orr.w	r3, r3, #4
 800bd7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800bd82:	4b5c      	ldr	r3, [pc, #368]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bd84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd88:	4a5a      	ldr	r2, [pc, #360]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bd8a:	f043 0301 	orr.w	r3, r3, #1
 800bd8e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800bd92:	e00f      	b.n	800bdb4 <HAL_RCC_OscConfig+0x378>
 800bd94:	4b57      	ldr	r3, [pc, #348]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bd96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd9a:	4a56      	ldr	r2, [pc, #344]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bd9c:	f023 0301 	bic.w	r3, r3, #1
 800bda0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800bda4:	4b53      	ldr	r3, [pc, #332]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bda6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdaa:	4a52      	ldr	r2, [pc, #328]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bdac:	f023 0304 	bic.w	r3, r3, #4
 800bdb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	689b      	ldr	r3, [r3, #8]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d016      	beq.n	800bdea <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bdbc:	f7fc ff7e 	bl	8008cbc <HAL_GetTick>
 800bdc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bdc2:	e00a      	b.n	800bdda <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bdc4:	f7fc ff7a 	bl	8008cbc <HAL_GetTick>
 800bdc8:	4602      	mov	r2, r0
 800bdca:	693b      	ldr	r3, [r7, #16]
 800bdcc:	1ad3      	subs	r3, r2, r3
 800bdce:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	d901      	bls.n	800bdda <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800bdd6:	2303      	movs	r3, #3
 800bdd8:	e138      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bdda:	4b46      	ldr	r3, [pc, #280]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bde0:	f003 0302 	and.w	r3, r3, #2
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d0ed      	beq.n	800bdc4 <HAL_RCC_OscConfig+0x388>
 800bde8:	e015      	b.n	800be16 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bdea:	f7fc ff67 	bl	8008cbc <HAL_GetTick>
 800bdee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bdf0:	e00a      	b.n	800be08 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bdf2:	f7fc ff63 	bl	8008cbc <HAL_GetTick>
 800bdf6:	4602      	mov	r2, r0
 800bdf8:	693b      	ldr	r3, [r7, #16]
 800bdfa:	1ad3      	subs	r3, r2, r3
 800bdfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800be00:	4293      	cmp	r3, r2
 800be02:	d901      	bls.n	800be08 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800be04:	2303      	movs	r3, #3
 800be06:	e121      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800be08:	4b3a      	ldr	r3, [pc, #232]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800be0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be0e:	f003 0302 	and.w	r3, r3, #2
 800be12:	2b00      	cmp	r3, #0
 800be14:	d1ed      	bne.n	800bdf2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800be16:	7ffb      	ldrb	r3, [r7, #31]
 800be18:	2b01      	cmp	r3, #1
 800be1a:	d105      	bne.n	800be28 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800be1c:	4b35      	ldr	r3, [pc, #212]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800be1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be20:	4a34      	ldr	r2, [pc, #208]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800be22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800be26:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	f003 0320 	and.w	r3, r3, #32
 800be30:	2b00      	cmp	r3, #0
 800be32:	d03c      	beq.n	800beae <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	699b      	ldr	r3, [r3, #24]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d01c      	beq.n	800be76 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800be3c:	4b2d      	ldr	r3, [pc, #180]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800be3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800be42:	4a2c      	ldr	r2, [pc, #176]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800be44:	f043 0301 	orr.w	r3, r3, #1
 800be48:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800be4c:	f7fc ff36 	bl	8008cbc <HAL_GetTick>
 800be50:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800be52:	e008      	b.n	800be66 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800be54:	f7fc ff32 	bl	8008cbc <HAL_GetTick>
 800be58:	4602      	mov	r2, r0
 800be5a:	693b      	ldr	r3, [r7, #16]
 800be5c:	1ad3      	subs	r3, r2, r3
 800be5e:	2b02      	cmp	r3, #2
 800be60:	d901      	bls.n	800be66 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800be62:	2303      	movs	r3, #3
 800be64:	e0f2      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800be66:	4b23      	ldr	r3, [pc, #140]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800be68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800be6c:	f003 0302 	and.w	r3, r3, #2
 800be70:	2b00      	cmp	r3, #0
 800be72:	d0ef      	beq.n	800be54 <HAL_RCC_OscConfig+0x418>
 800be74:	e01b      	b.n	800beae <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800be76:	4b1f      	ldr	r3, [pc, #124]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800be78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800be7c:	4a1d      	ldr	r2, [pc, #116]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800be7e:	f023 0301 	bic.w	r3, r3, #1
 800be82:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800be86:	f7fc ff19 	bl	8008cbc <HAL_GetTick>
 800be8a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800be8c:	e008      	b.n	800bea0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800be8e:	f7fc ff15 	bl	8008cbc <HAL_GetTick>
 800be92:	4602      	mov	r2, r0
 800be94:	693b      	ldr	r3, [r7, #16]
 800be96:	1ad3      	subs	r3, r2, r3
 800be98:	2b02      	cmp	r3, #2
 800be9a:	d901      	bls.n	800bea0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800be9c:	2303      	movs	r3, #3
 800be9e:	e0d5      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bea0:	4b14      	ldr	r3, [pc, #80]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bea2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bea6:	f003 0302 	and.w	r3, r3, #2
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d1ef      	bne.n	800be8e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	69db      	ldr	r3, [r3, #28]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	f000 80c9 	beq.w	800c04a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800beb8:	4b0e      	ldr	r3, [pc, #56]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800beba:	689b      	ldr	r3, [r3, #8]
 800bebc:	f003 030c 	and.w	r3, r3, #12
 800bec0:	2b0c      	cmp	r3, #12
 800bec2:	f000 8083 	beq.w	800bfcc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	69db      	ldr	r3, [r3, #28]
 800beca:	2b02      	cmp	r3, #2
 800becc:	d15e      	bne.n	800bf8c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bece:	4b09      	ldr	r3, [pc, #36]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	4a08      	ldr	r2, [pc, #32]	@ (800bef4 <HAL_RCC_OscConfig+0x4b8>)
 800bed4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bed8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800beda:	f7fc feef 	bl	8008cbc <HAL_GetTick>
 800bede:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bee0:	e00c      	b.n	800befc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bee2:	f7fc feeb 	bl	8008cbc <HAL_GetTick>
 800bee6:	4602      	mov	r2, r0
 800bee8:	693b      	ldr	r3, [r7, #16]
 800beea:	1ad3      	subs	r3, r2, r3
 800beec:	2b02      	cmp	r3, #2
 800beee:	d905      	bls.n	800befc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800bef0:	2303      	movs	r3, #3
 800bef2:	e0ab      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
 800bef4:	40021000 	.word	0x40021000
 800bef8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800befc:	4b55      	ldr	r3, [pc, #340]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d1ec      	bne.n	800bee2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bf08:	4b52      	ldr	r3, [pc, #328]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800bf0a:	68da      	ldr	r2, [r3, #12]
 800bf0c:	4b52      	ldr	r3, [pc, #328]	@ (800c058 <HAL_RCC_OscConfig+0x61c>)
 800bf0e:	4013      	ands	r3, r2
 800bf10:	687a      	ldr	r2, [r7, #4]
 800bf12:	6a11      	ldr	r1, [r2, #32]
 800bf14:	687a      	ldr	r2, [r7, #4]
 800bf16:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800bf18:	3a01      	subs	r2, #1
 800bf1a:	0112      	lsls	r2, r2, #4
 800bf1c:	4311      	orrs	r1, r2
 800bf1e:	687a      	ldr	r2, [r7, #4]
 800bf20:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800bf22:	0212      	lsls	r2, r2, #8
 800bf24:	4311      	orrs	r1, r2
 800bf26:	687a      	ldr	r2, [r7, #4]
 800bf28:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800bf2a:	0852      	lsrs	r2, r2, #1
 800bf2c:	3a01      	subs	r2, #1
 800bf2e:	0552      	lsls	r2, r2, #21
 800bf30:	4311      	orrs	r1, r2
 800bf32:	687a      	ldr	r2, [r7, #4]
 800bf34:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800bf36:	0852      	lsrs	r2, r2, #1
 800bf38:	3a01      	subs	r2, #1
 800bf3a:	0652      	lsls	r2, r2, #25
 800bf3c:	4311      	orrs	r1, r2
 800bf3e:	687a      	ldr	r2, [r7, #4]
 800bf40:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800bf42:	06d2      	lsls	r2, r2, #27
 800bf44:	430a      	orrs	r2, r1
 800bf46:	4943      	ldr	r1, [pc, #268]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800bf48:	4313      	orrs	r3, r2
 800bf4a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800bf4c:	4b41      	ldr	r3, [pc, #260]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	4a40      	ldr	r2, [pc, #256]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800bf52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bf56:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bf58:	4b3e      	ldr	r3, [pc, #248]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800bf5a:	68db      	ldr	r3, [r3, #12]
 800bf5c:	4a3d      	ldr	r2, [pc, #244]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800bf5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bf62:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf64:	f7fc feaa 	bl	8008cbc <HAL_GetTick>
 800bf68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bf6a:	e008      	b.n	800bf7e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bf6c:	f7fc fea6 	bl	8008cbc <HAL_GetTick>
 800bf70:	4602      	mov	r2, r0
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	1ad3      	subs	r3, r2, r3
 800bf76:	2b02      	cmp	r3, #2
 800bf78:	d901      	bls.n	800bf7e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800bf7a:	2303      	movs	r3, #3
 800bf7c:	e066      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bf7e:	4b35      	ldr	r3, [pc, #212]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d0f0      	beq.n	800bf6c <HAL_RCC_OscConfig+0x530>
 800bf8a:	e05e      	b.n	800c04a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bf8c:	4b31      	ldr	r3, [pc, #196]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	4a30      	ldr	r2, [pc, #192]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800bf92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bf96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf98:	f7fc fe90 	bl	8008cbc <HAL_GetTick>
 800bf9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bf9e:	e008      	b.n	800bfb2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bfa0:	f7fc fe8c 	bl	8008cbc <HAL_GetTick>
 800bfa4:	4602      	mov	r2, r0
 800bfa6:	693b      	ldr	r3, [r7, #16]
 800bfa8:	1ad3      	subs	r3, r2, r3
 800bfaa:	2b02      	cmp	r3, #2
 800bfac:	d901      	bls.n	800bfb2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800bfae:	2303      	movs	r3, #3
 800bfb0:	e04c      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bfb2:	4b28      	ldr	r3, [pc, #160]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d1f0      	bne.n	800bfa0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800bfbe:	4b25      	ldr	r3, [pc, #148]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800bfc0:	68da      	ldr	r2, [r3, #12]
 800bfc2:	4924      	ldr	r1, [pc, #144]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800bfc4:	4b25      	ldr	r3, [pc, #148]	@ (800c05c <HAL_RCC_OscConfig+0x620>)
 800bfc6:	4013      	ands	r3, r2
 800bfc8:	60cb      	str	r3, [r1, #12]
 800bfca:	e03e      	b.n	800c04a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	69db      	ldr	r3, [r3, #28]
 800bfd0:	2b01      	cmp	r3, #1
 800bfd2:	d101      	bne.n	800bfd8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800bfd4:	2301      	movs	r3, #1
 800bfd6:	e039      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800bfd8:	4b1e      	ldr	r3, [pc, #120]	@ (800c054 <HAL_RCC_OscConfig+0x618>)
 800bfda:	68db      	ldr	r3, [r3, #12]
 800bfdc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bfde:	697b      	ldr	r3, [r7, #20]
 800bfe0:	f003 0203 	and.w	r2, r3, #3
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6a1b      	ldr	r3, [r3, #32]
 800bfe8:	429a      	cmp	r2, r3
 800bfea:	d12c      	bne.n	800c046 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bfec:	697b      	ldr	r3, [r7, #20]
 800bfee:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bff6:	3b01      	subs	r3, #1
 800bff8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d123      	bne.n	800c046 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800bffe:	697b      	ldr	r3, [r7, #20]
 800c000:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c008:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c00a:	429a      	cmp	r2, r3
 800c00c:	d11b      	bne.n	800c046 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c00e:	697b      	ldr	r3, [r7, #20]
 800c010:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c018:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800c01a:	429a      	cmp	r2, r3
 800c01c:	d113      	bne.n	800c046 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c01e:	697b      	ldr	r3, [r7, #20]
 800c020:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c028:	085b      	lsrs	r3, r3, #1
 800c02a:	3b01      	subs	r3, #1
 800c02c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c02e:	429a      	cmp	r2, r3
 800c030:	d109      	bne.n	800c046 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800c032:	697b      	ldr	r3, [r7, #20]
 800c034:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c03c:	085b      	lsrs	r3, r3, #1
 800c03e:	3b01      	subs	r3, #1
 800c040:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c042:	429a      	cmp	r2, r3
 800c044:	d001      	beq.n	800c04a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800c046:	2301      	movs	r3, #1
 800c048:	e000      	b.n	800c04c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800c04a:	2300      	movs	r3, #0
}
 800c04c:	4618      	mov	r0, r3
 800c04e:	3720      	adds	r7, #32
 800c050:	46bd      	mov	sp, r7
 800c052:	bd80      	pop	{r7, pc}
 800c054:	40021000 	.word	0x40021000
 800c058:	019f800c 	.word	0x019f800c
 800c05c:	feeefffc 	.word	0xfeeefffc

0800c060 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b086      	sub	sp, #24
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
 800c068:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800c06a:	2300      	movs	r3, #0
 800c06c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d101      	bne.n	800c078 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800c074:	2301      	movs	r3, #1
 800c076:	e11e      	b.n	800c2b6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c078:	4b91      	ldr	r3, [pc, #580]	@ (800c2c0 <HAL_RCC_ClockConfig+0x260>)
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	f003 030f 	and.w	r3, r3, #15
 800c080:	683a      	ldr	r2, [r7, #0]
 800c082:	429a      	cmp	r2, r3
 800c084:	d910      	bls.n	800c0a8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c086:	4b8e      	ldr	r3, [pc, #568]	@ (800c2c0 <HAL_RCC_ClockConfig+0x260>)
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	f023 020f 	bic.w	r2, r3, #15
 800c08e:	498c      	ldr	r1, [pc, #560]	@ (800c2c0 <HAL_RCC_ClockConfig+0x260>)
 800c090:	683b      	ldr	r3, [r7, #0]
 800c092:	4313      	orrs	r3, r2
 800c094:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c096:	4b8a      	ldr	r3, [pc, #552]	@ (800c2c0 <HAL_RCC_ClockConfig+0x260>)
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	f003 030f 	and.w	r3, r3, #15
 800c09e:	683a      	ldr	r2, [r7, #0]
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d001      	beq.n	800c0a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800c0a4:	2301      	movs	r3, #1
 800c0a6:	e106      	b.n	800c2b6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	f003 0301 	and.w	r3, r3, #1
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d073      	beq.n	800c19c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	685b      	ldr	r3, [r3, #4]
 800c0b8:	2b03      	cmp	r3, #3
 800c0ba:	d129      	bne.n	800c110 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c0bc:	4b81      	ldr	r3, [pc, #516]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d101      	bne.n	800c0cc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	e0f4      	b.n	800c2b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800c0cc:	f000 f9d0 	bl	800c470 <RCC_GetSysClockFreqFromPLLSource>
 800c0d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800c0d2:	693b      	ldr	r3, [r7, #16]
 800c0d4:	4a7c      	ldr	r2, [pc, #496]	@ (800c2c8 <HAL_RCC_ClockConfig+0x268>)
 800c0d6:	4293      	cmp	r3, r2
 800c0d8:	d93f      	bls.n	800c15a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c0da:	4b7a      	ldr	r3, [pc, #488]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c0dc:	689b      	ldr	r3, [r3, #8]
 800c0de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d009      	beq.n	800c0fa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d033      	beq.n	800c15a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d12f      	bne.n	800c15a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c0fa:	4b72      	ldr	r3, [pc, #456]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c0fc:	689b      	ldr	r3, [r3, #8]
 800c0fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c102:	4a70      	ldr	r2, [pc, #448]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c104:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c108:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800c10a:	2380      	movs	r3, #128	@ 0x80
 800c10c:	617b      	str	r3, [r7, #20]
 800c10e:	e024      	b.n	800c15a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	685b      	ldr	r3, [r3, #4]
 800c114:	2b02      	cmp	r3, #2
 800c116:	d107      	bne.n	800c128 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c118:	4b6a      	ldr	r3, [pc, #424]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c120:	2b00      	cmp	r3, #0
 800c122:	d109      	bne.n	800c138 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c124:	2301      	movs	r3, #1
 800c126:	e0c6      	b.n	800c2b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c128:	4b66      	ldr	r3, [pc, #408]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c130:	2b00      	cmp	r3, #0
 800c132:	d101      	bne.n	800c138 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c134:	2301      	movs	r3, #1
 800c136:	e0be      	b.n	800c2b6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800c138:	f000 f8ce 	bl	800c2d8 <HAL_RCC_GetSysClockFreq>
 800c13c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	4a61      	ldr	r2, [pc, #388]	@ (800c2c8 <HAL_RCC_ClockConfig+0x268>)
 800c142:	4293      	cmp	r3, r2
 800c144:	d909      	bls.n	800c15a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c146:	4b5f      	ldr	r3, [pc, #380]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c148:	689b      	ldr	r3, [r3, #8]
 800c14a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c14e:	4a5d      	ldr	r2, [pc, #372]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c150:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c154:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800c156:	2380      	movs	r3, #128	@ 0x80
 800c158:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c15a:	4b5a      	ldr	r3, [pc, #360]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c15c:	689b      	ldr	r3, [r3, #8]
 800c15e:	f023 0203 	bic.w	r2, r3, #3
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	685b      	ldr	r3, [r3, #4]
 800c166:	4957      	ldr	r1, [pc, #348]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c168:	4313      	orrs	r3, r2
 800c16a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c16c:	f7fc fda6 	bl	8008cbc <HAL_GetTick>
 800c170:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c172:	e00a      	b.n	800c18a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c174:	f7fc fda2 	bl	8008cbc <HAL_GetTick>
 800c178:	4602      	mov	r2, r0
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	1ad3      	subs	r3, r2, r3
 800c17e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c182:	4293      	cmp	r3, r2
 800c184:	d901      	bls.n	800c18a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800c186:	2303      	movs	r3, #3
 800c188:	e095      	b.n	800c2b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c18a:	4b4e      	ldr	r3, [pc, #312]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c18c:	689b      	ldr	r3, [r3, #8]
 800c18e:	f003 020c 	and.w	r2, r3, #12
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	685b      	ldr	r3, [r3, #4]
 800c196:	009b      	lsls	r3, r3, #2
 800c198:	429a      	cmp	r2, r3
 800c19a:	d1eb      	bne.n	800c174 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	f003 0302 	and.w	r3, r3, #2
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d023      	beq.n	800c1f0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	f003 0304 	and.w	r3, r3, #4
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d005      	beq.n	800c1c0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c1b4:	4b43      	ldr	r3, [pc, #268]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c1b6:	689b      	ldr	r3, [r3, #8]
 800c1b8:	4a42      	ldr	r2, [pc, #264]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c1ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800c1be:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	f003 0308 	and.w	r3, r3, #8
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d007      	beq.n	800c1dc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800c1cc:	4b3d      	ldr	r3, [pc, #244]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c1ce:	689b      	ldr	r3, [r3, #8]
 800c1d0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c1d4:	4a3b      	ldr	r2, [pc, #236]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c1d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800c1da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c1dc:	4b39      	ldr	r3, [pc, #228]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c1de:	689b      	ldr	r3, [r3, #8]
 800c1e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	689b      	ldr	r3, [r3, #8]
 800c1e8:	4936      	ldr	r1, [pc, #216]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c1ea:	4313      	orrs	r3, r2
 800c1ec:	608b      	str	r3, [r1, #8]
 800c1ee:	e008      	b.n	800c202 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800c1f0:	697b      	ldr	r3, [r7, #20]
 800c1f2:	2b80      	cmp	r3, #128	@ 0x80
 800c1f4:	d105      	bne.n	800c202 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800c1f6:	4b33      	ldr	r3, [pc, #204]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c1f8:	689b      	ldr	r3, [r3, #8]
 800c1fa:	4a32      	ldr	r2, [pc, #200]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c1fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c200:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c202:	4b2f      	ldr	r3, [pc, #188]	@ (800c2c0 <HAL_RCC_ClockConfig+0x260>)
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	f003 030f 	and.w	r3, r3, #15
 800c20a:	683a      	ldr	r2, [r7, #0]
 800c20c:	429a      	cmp	r2, r3
 800c20e:	d21d      	bcs.n	800c24c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c210:	4b2b      	ldr	r3, [pc, #172]	@ (800c2c0 <HAL_RCC_ClockConfig+0x260>)
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	f023 020f 	bic.w	r2, r3, #15
 800c218:	4929      	ldr	r1, [pc, #164]	@ (800c2c0 <HAL_RCC_ClockConfig+0x260>)
 800c21a:	683b      	ldr	r3, [r7, #0]
 800c21c:	4313      	orrs	r3, r2
 800c21e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c220:	f7fc fd4c 	bl	8008cbc <HAL_GetTick>
 800c224:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c226:	e00a      	b.n	800c23e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c228:	f7fc fd48 	bl	8008cbc <HAL_GetTick>
 800c22c:	4602      	mov	r2, r0
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	1ad3      	subs	r3, r2, r3
 800c232:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c236:	4293      	cmp	r3, r2
 800c238:	d901      	bls.n	800c23e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800c23a:	2303      	movs	r3, #3
 800c23c:	e03b      	b.n	800c2b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c23e:	4b20      	ldr	r3, [pc, #128]	@ (800c2c0 <HAL_RCC_ClockConfig+0x260>)
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	f003 030f 	and.w	r3, r3, #15
 800c246:	683a      	ldr	r2, [r7, #0]
 800c248:	429a      	cmp	r2, r3
 800c24a:	d1ed      	bne.n	800c228 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f003 0304 	and.w	r3, r3, #4
 800c254:	2b00      	cmp	r3, #0
 800c256:	d008      	beq.n	800c26a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c258:	4b1a      	ldr	r3, [pc, #104]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c25a:	689b      	ldr	r3, [r3, #8]
 800c25c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	68db      	ldr	r3, [r3, #12]
 800c264:	4917      	ldr	r1, [pc, #92]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c266:	4313      	orrs	r3, r2
 800c268:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	f003 0308 	and.w	r3, r3, #8
 800c272:	2b00      	cmp	r3, #0
 800c274:	d009      	beq.n	800c28a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c276:	4b13      	ldr	r3, [pc, #76]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c278:	689b      	ldr	r3, [r3, #8]
 800c27a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	691b      	ldr	r3, [r3, #16]
 800c282:	00db      	lsls	r3, r3, #3
 800c284:	490f      	ldr	r1, [pc, #60]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c286:	4313      	orrs	r3, r2
 800c288:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c28a:	f000 f825 	bl	800c2d8 <HAL_RCC_GetSysClockFreq>
 800c28e:	4602      	mov	r2, r0
 800c290:	4b0c      	ldr	r3, [pc, #48]	@ (800c2c4 <HAL_RCC_ClockConfig+0x264>)
 800c292:	689b      	ldr	r3, [r3, #8]
 800c294:	091b      	lsrs	r3, r3, #4
 800c296:	f003 030f 	and.w	r3, r3, #15
 800c29a:	490c      	ldr	r1, [pc, #48]	@ (800c2cc <HAL_RCC_ClockConfig+0x26c>)
 800c29c:	5ccb      	ldrb	r3, [r1, r3]
 800c29e:	f003 031f 	and.w	r3, r3, #31
 800c2a2:	fa22 f303 	lsr.w	r3, r2, r3
 800c2a6:	4a0a      	ldr	r2, [pc, #40]	@ (800c2d0 <HAL_RCC_ClockConfig+0x270>)
 800c2a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c2aa:	4b0a      	ldr	r3, [pc, #40]	@ (800c2d4 <HAL_RCC_ClockConfig+0x274>)
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	f7fb fc0c 	bl	8007acc <HAL_InitTick>
 800c2b4:	4603      	mov	r3, r0
}
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	3718      	adds	r7, #24
 800c2ba:	46bd      	mov	sp, r7
 800c2bc:	bd80      	pop	{r7, pc}
 800c2be:	bf00      	nop
 800c2c0:	40022000 	.word	0x40022000
 800c2c4:	40021000 	.word	0x40021000
 800c2c8:	04c4b400 	.word	0x04c4b400
 800c2cc:	08016b94 	.word	0x08016b94
 800c2d0:	20000054 	.word	0x20000054
 800c2d4:	20000058 	.word	0x20000058

0800c2d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c2d8:	b480      	push	{r7}
 800c2da:	b087      	sub	sp, #28
 800c2dc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800c2de:	4b2c      	ldr	r3, [pc, #176]	@ (800c390 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c2e0:	689b      	ldr	r3, [r3, #8]
 800c2e2:	f003 030c 	and.w	r3, r3, #12
 800c2e6:	2b04      	cmp	r3, #4
 800c2e8:	d102      	bne.n	800c2f0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c2ea:	4b2a      	ldr	r3, [pc, #168]	@ (800c394 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c2ec:	613b      	str	r3, [r7, #16]
 800c2ee:	e047      	b.n	800c380 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800c2f0:	4b27      	ldr	r3, [pc, #156]	@ (800c390 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c2f2:	689b      	ldr	r3, [r3, #8]
 800c2f4:	f003 030c 	and.w	r3, r3, #12
 800c2f8:	2b08      	cmp	r3, #8
 800c2fa:	d102      	bne.n	800c302 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c2fc:	4b26      	ldr	r3, [pc, #152]	@ (800c398 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c2fe:	613b      	str	r3, [r7, #16]
 800c300:	e03e      	b.n	800c380 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800c302:	4b23      	ldr	r3, [pc, #140]	@ (800c390 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c304:	689b      	ldr	r3, [r3, #8]
 800c306:	f003 030c 	and.w	r3, r3, #12
 800c30a:	2b0c      	cmp	r3, #12
 800c30c:	d136      	bne.n	800c37c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c30e:	4b20      	ldr	r3, [pc, #128]	@ (800c390 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c310:	68db      	ldr	r3, [r3, #12]
 800c312:	f003 0303 	and.w	r3, r3, #3
 800c316:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c318:	4b1d      	ldr	r3, [pc, #116]	@ (800c390 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c31a:	68db      	ldr	r3, [r3, #12]
 800c31c:	091b      	lsrs	r3, r3, #4
 800c31e:	f003 030f 	and.w	r3, r3, #15
 800c322:	3301      	adds	r3, #1
 800c324:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	2b03      	cmp	r3, #3
 800c32a:	d10c      	bne.n	800c346 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c32c:	4a1a      	ldr	r2, [pc, #104]	@ (800c398 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c32e:	68bb      	ldr	r3, [r7, #8]
 800c330:	fbb2 f3f3 	udiv	r3, r2, r3
 800c334:	4a16      	ldr	r2, [pc, #88]	@ (800c390 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c336:	68d2      	ldr	r2, [r2, #12]
 800c338:	0a12      	lsrs	r2, r2, #8
 800c33a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c33e:	fb02 f303 	mul.w	r3, r2, r3
 800c342:	617b      	str	r3, [r7, #20]
      break;
 800c344:	e00c      	b.n	800c360 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c346:	4a13      	ldr	r2, [pc, #76]	@ (800c394 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c348:	68bb      	ldr	r3, [r7, #8]
 800c34a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c34e:	4a10      	ldr	r2, [pc, #64]	@ (800c390 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c350:	68d2      	ldr	r2, [r2, #12]
 800c352:	0a12      	lsrs	r2, r2, #8
 800c354:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c358:	fb02 f303 	mul.w	r3, r2, r3
 800c35c:	617b      	str	r3, [r7, #20]
      break;
 800c35e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c360:	4b0b      	ldr	r3, [pc, #44]	@ (800c390 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c362:	68db      	ldr	r3, [r3, #12]
 800c364:	0e5b      	lsrs	r3, r3, #25
 800c366:	f003 0303 	and.w	r3, r3, #3
 800c36a:	3301      	adds	r3, #1
 800c36c:	005b      	lsls	r3, r3, #1
 800c36e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800c370:	697a      	ldr	r2, [r7, #20]
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	fbb2 f3f3 	udiv	r3, r2, r3
 800c378:	613b      	str	r3, [r7, #16]
 800c37a:	e001      	b.n	800c380 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800c37c:	2300      	movs	r3, #0
 800c37e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800c380:	693b      	ldr	r3, [r7, #16]
}
 800c382:	4618      	mov	r0, r3
 800c384:	371c      	adds	r7, #28
 800c386:	46bd      	mov	sp, r7
 800c388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c38c:	4770      	bx	lr
 800c38e:	bf00      	nop
 800c390:	40021000 	.word	0x40021000
 800c394:	00f42400 	.word	0x00f42400
 800c398:	007a1200 	.word	0x007a1200

0800c39c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c39c:	b480      	push	{r7}
 800c39e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c3a0:	4b03      	ldr	r3, [pc, #12]	@ (800c3b0 <HAL_RCC_GetHCLKFreq+0x14>)
 800c3a2:	681b      	ldr	r3, [r3, #0]
}
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ac:	4770      	bx	lr
 800c3ae:	bf00      	nop
 800c3b0:	20000054 	.word	0x20000054

0800c3b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800c3b8:	f7ff fff0 	bl	800c39c <HAL_RCC_GetHCLKFreq>
 800c3bc:	4602      	mov	r2, r0
 800c3be:	4b06      	ldr	r3, [pc, #24]	@ (800c3d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c3c0:	689b      	ldr	r3, [r3, #8]
 800c3c2:	0a1b      	lsrs	r3, r3, #8
 800c3c4:	f003 0307 	and.w	r3, r3, #7
 800c3c8:	4904      	ldr	r1, [pc, #16]	@ (800c3dc <HAL_RCC_GetPCLK1Freq+0x28>)
 800c3ca:	5ccb      	ldrb	r3, [r1, r3]
 800c3cc:	f003 031f 	and.w	r3, r3, #31
 800c3d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c3d4:	4618      	mov	r0, r3
 800c3d6:	bd80      	pop	{r7, pc}
 800c3d8:	40021000 	.word	0x40021000
 800c3dc:	08016ba4 	.word	0x08016ba4

0800c3e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800c3e4:	f7ff ffda 	bl	800c39c <HAL_RCC_GetHCLKFreq>
 800c3e8:	4602      	mov	r2, r0
 800c3ea:	4b06      	ldr	r3, [pc, #24]	@ (800c404 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c3ec:	689b      	ldr	r3, [r3, #8]
 800c3ee:	0adb      	lsrs	r3, r3, #11
 800c3f0:	f003 0307 	and.w	r3, r3, #7
 800c3f4:	4904      	ldr	r1, [pc, #16]	@ (800c408 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c3f6:	5ccb      	ldrb	r3, [r1, r3]
 800c3f8:	f003 031f 	and.w	r3, r3, #31
 800c3fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c400:	4618      	mov	r0, r3
 800c402:	bd80      	pop	{r7, pc}
 800c404:	40021000 	.word	0x40021000
 800c408:	08016ba4 	.word	0x08016ba4

0800c40c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c40c:	b480      	push	{r7}
 800c40e:	b083      	sub	sp, #12
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
 800c414:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	220f      	movs	r2, #15
 800c41a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800c41c:	4b12      	ldr	r3, [pc, #72]	@ (800c468 <HAL_RCC_GetClockConfig+0x5c>)
 800c41e:	689b      	ldr	r3, [r3, #8]
 800c420:	f003 0203 	and.w	r2, r3, #3
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800c428:	4b0f      	ldr	r3, [pc, #60]	@ (800c468 <HAL_RCC_GetClockConfig+0x5c>)
 800c42a:	689b      	ldr	r3, [r3, #8]
 800c42c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800c434:	4b0c      	ldr	r3, [pc, #48]	@ (800c468 <HAL_RCC_GetClockConfig+0x5c>)
 800c436:	689b      	ldr	r3, [r3, #8]
 800c438:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800c440:	4b09      	ldr	r3, [pc, #36]	@ (800c468 <HAL_RCC_GetClockConfig+0x5c>)
 800c442:	689b      	ldr	r3, [r3, #8]
 800c444:	08db      	lsrs	r3, r3, #3
 800c446:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800c44e:	4b07      	ldr	r3, [pc, #28]	@ (800c46c <HAL_RCC_GetClockConfig+0x60>)
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	f003 020f 	and.w	r2, r3, #15
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	601a      	str	r2, [r3, #0]
}
 800c45a:	bf00      	nop
 800c45c:	370c      	adds	r7, #12
 800c45e:	46bd      	mov	sp, r7
 800c460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c464:	4770      	bx	lr
 800c466:	bf00      	nop
 800c468:	40021000 	.word	0x40021000
 800c46c:	40022000 	.word	0x40022000

0800c470 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800c470:	b480      	push	{r7}
 800c472:	b087      	sub	sp, #28
 800c474:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c476:	4b1e      	ldr	r3, [pc, #120]	@ (800c4f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c478:	68db      	ldr	r3, [r3, #12]
 800c47a:	f003 0303 	and.w	r3, r3, #3
 800c47e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c480:	4b1b      	ldr	r3, [pc, #108]	@ (800c4f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c482:	68db      	ldr	r3, [r3, #12]
 800c484:	091b      	lsrs	r3, r3, #4
 800c486:	f003 030f 	and.w	r3, r3, #15
 800c48a:	3301      	adds	r3, #1
 800c48c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800c48e:	693b      	ldr	r3, [r7, #16]
 800c490:	2b03      	cmp	r3, #3
 800c492:	d10c      	bne.n	800c4ae <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c494:	4a17      	ldr	r2, [pc, #92]	@ (800c4f4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	fbb2 f3f3 	udiv	r3, r2, r3
 800c49c:	4a14      	ldr	r2, [pc, #80]	@ (800c4f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c49e:	68d2      	ldr	r2, [r2, #12]
 800c4a0:	0a12      	lsrs	r2, r2, #8
 800c4a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c4a6:	fb02 f303 	mul.w	r3, r2, r3
 800c4aa:	617b      	str	r3, [r7, #20]
    break;
 800c4ac:	e00c      	b.n	800c4c8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c4ae:	4a12      	ldr	r2, [pc, #72]	@ (800c4f8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4b6:	4a0e      	ldr	r2, [pc, #56]	@ (800c4f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c4b8:	68d2      	ldr	r2, [r2, #12]
 800c4ba:	0a12      	lsrs	r2, r2, #8
 800c4bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c4c0:	fb02 f303 	mul.w	r3, r2, r3
 800c4c4:	617b      	str	r3, [r7, #20]
    break;
 800c4c6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c4c8:	4b09      	ldr	r3, [pc, #36]	@ (800c4f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c4ca:	68db      	ldr	r3, [r3, #12]
 800c4cc:	0e5b      	lsrs	r3, r3, #25
 800c4ce:	f003 0303 	and.w	r3, r3, #3
 800c4d2:	3301      	adds	r3, #1
 800c4d4:	005b      	lsls	r3, r3, #1
 800c4d6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800c4d8:	697a      	ldr	r2, [r7, #20]
 800c4da:	68bb      	ldr	r3, [r7, #8]
 800c4dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4e0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800c4e2:	687b      	ldr	r3, [r7, #4]
}
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	371c      	adds	r7, #28
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ee:	4770      	bx	lr
 800c4f0:	40021000 	.word	0x40021000
 800c4f4:	007a1200 	.word	0x007a1200
 800c4f8:	00f42400 	.word	0x00f42400

0800c4fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b086      	sub	sp, #24
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c504:	2300      	movs	r3, #0
 800c506:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c508:	2300      	movs	r3, #0
 800c50a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c514:	2b00      	cmp	r3, #0
 800c516:	f000 8098 	beq.w	800c64a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c51a:	2300      	movs	r3, #0
 800c51c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c51e:	4b43      	ldr	r3, [pc, #268]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c522:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c526:	2b00      	cmp	r3, #0
 800c528:	d10d      	bne.n	800c546 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c52a:	4b40      	ldr	r3, [pc, #256]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c52c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c52e:	4a3f      	ldr	r2, [pc, #252]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c530:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c534:	6593      	str	r3, [r2, #88]	@ 0x58
 800c536:	4b3d      	ldr	r3, [pc, #244]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c53a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c53e:	60bb      	str	r3, [r7, #8]
 800c540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c542:	2301      	movs	r3, #1
 800c544:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c546:	4b3a      	ldr	r3, [pc, #232]	@ (800c630 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	4a39      	ldr	r2, [pc, #228]	@ (800c630 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c54c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c550:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c552:	f7fc fbb3 	bl	8008cbc <HAL_GetTick>
 800c556:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c558:	e009      	b.n	800c56e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c55a:	f7fc fbaf 	bl	8008cbc <HAL_GetTick>
 800c55e:	4602      	mov	r2, r0
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	1ad3      	subs	r3, r2, r3
 800c564:	2b02      	cmp	r3, #2
 800c566:	d902      	bls.n	800c56e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800c568:	2303      	movs	r3, #3
 800c56a:	74fb      	strb	r3, [r7, #19]
        break;
 800c56c:	e005      	b.n	800c57a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c56e:	4b30      	ldr	r3, [pc, #192]	@ (800c630 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c576:	2b00      	cmp	r3, #0
 800c578:	d0ef      	beq.n	800c55a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800c57a:	7cfb      	ldrb	r3, [r7, #19]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d159      	bne.n	800c634 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c580:	4b2a      	ldr	r3, [pc, #168]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c586:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c58a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c58c:	697b      	ldr	r3, [r7, #20]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d01e      	beq.n	800c5d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c596:	697a      	ldr	r2, [r7, #20]
 800c598:	429a      	cmp	r2, r3
 800c59a:	d019      	beq.n	800c5d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c59c:	4b23      	ldr	r3, [pc, #140]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c59e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c5a6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c5a8:	4b20      	ldr	r3, [pc, #128]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c5aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5ae:	4a1f      	ldr	r2, [pc, #124]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c5b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c5b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c5b8:	4b1c      	ldr	r3, [pc, #112]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c5ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5be:	4a1b      	ldr	r2, [pc, #108]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c5c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c5c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c5c8:	4a18      	ldr	r2, [pc, #96]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c5ca:	697b      	ldr	r3, [r7, #20]
 800c5cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c5d0:	697b      	ldr	r3, [r7, #20]
 800c5d2:	f003 0301 	and.w	r3, r3, #1
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d016      	beq.n	800c608 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c5da:	f7fc fb6f 	bl	8008cbc <HAL_GetTick>
 800c5de:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c5e0:	e00b      	b.n	800c5fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c5e2:	f7fc fb6b 	bl	8008cbc <HAL_GetTick>
 800c5e6:	4602      	mov	r2, r0
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	1ad3      	subs	r3, r2, r3
 800c5ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c5f0:	4293      	cmp	r3, r2
 800c5f2:	d902      	bls.n	800c5fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800c5f4:	2303      	movs	r3, #3
 800c5f6:	74fb      	strb	r3, [r7, #19]
            break;
 800c5f8:	e006      	b.n	800c608 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c5fa:	4b0c      	ldr	r3, [pc, #48]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c5fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c600:	f003 0302 	and.w	r3, r3, #2
 800c604:	2b00      	cmp	r3, #0
 800c606:	d0ec      	beq.n	800c5e2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800c608:	7cfb      	ldrb	r3, [r7, #19]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d10b      	bne.n	800c626 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c60e:	4b07      	ldr	r3, [pc, #28]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c614:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c61c:	4903      	ldr	r1, [pc, #12]	@ (800c62c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c61e:	4313      	orrs	r3, r2
 800c620:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800c624:	e008      	b.n	800c638 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c626:	7cfb      	ldrb	r3, [r7, #19]
 800c628:	74bb      	strb	r3, [r7, #18]
 800c62a:	e005      	b.n	800c638 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800c62c:	40021000 	.word	0x40021000
 800c630:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c634:	7cfb      	ldrb	r3, [r7, #19]
 800c636:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c638:	7c7b      	ldrb	r3, [r7, #17]
 800c63a:	2b01      	cmp	r3, #1
 800c63c:	d105      	bne.n	800c64a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c63e:	4ba7      	ldr	r3, [pc, #668]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c642:	4aa6      	ldr	r2, [pc, #664]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c644:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c648:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	f003 0301 	and.w	r3, r3, #1
 800c652:	2b00      	cmp	r3, #0
 800c654:	d00a      	beq.n	800c66c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c656:	4ba1      	ldr	r3, [pc, #644]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c658:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c65c:	f023 0203 	bic.w	r2, r3, #3
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	685b      	ldr	r3, [r3, #4]
 800c664:	499d      	ldr	r1, [pc, #628]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c666:	4313      	orrs	r3, r2
 800c668:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	f003 0302 	and.w	r3, r3, #2
 800c674:	2b00      	cmp	r3, #0
 800c676:	d00a      	beq.n	800c68e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c678:	4b98      	ldr	r3, [pc, #608]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c67a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c67e:	f023 020c 	bic.w	r2, r3, #12
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	689b      	ldr	r3, [r3, #8]
 800c686:	4995      	ldr	r1, [pc, #596]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c688:	4313      	orrs	r3, r2
 800c68a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	f003 0304 	and.w	r3, r3, #4
 800c696:	2b00      	cmp	r3, #0
 800c698:	d00a      	beq.n	800c6b0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c69a:	4b90      	ldr	r3, [pc, #576]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c69c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6a0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	68db      	ldr	r3, [r3, #12]
 800c6a8:	498c      	ldr	r1, [pc, #560]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c6aa:	4313      	orrs	r3, r2
 800c6ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	f003 0308 	and.w	r3, r3, #8
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d00a      	beq.n	800c6d2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c6bc:	4b87      	ldr	r3, [pc, #540]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c6be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	691b      	ldr	r3, [r3, #16]
 800c6ca:	4984      	ldr	r1, [pc, #528]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c6cc:	4313      	orrs	r3, r2
 800c6ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	f003 0310 	and.w	r3, r3, #16
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d00a      	beq.n	800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800c6de:	4b7f      	ldr	r3, [pc, #508]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c6e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	695b      	ldr	r3, [r3, #20]
 800c6ec:	497b      	ldr	r1, [pc, #492]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c6ee:	4313      	orrs	r3, r2
 800c6f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	f003 0320 	and.w	r3, r3, #32
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d00a      	beq.n	800c716 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c700:	4b76      	ldr	r3, [pc, #472]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c706:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	699b      	ldr	r3, [r3, #24]
 800c70e:	4973      	ldr	r1, [pc, #460]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c710:	4313      	orrs	r3, r2
 800c712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d00a      	beq.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c722:	4b6e      	ldr	r3, [pc, #440]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c724:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c728:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	69db      	ldr	r3, [r3, #28]
 800c730:	496a      	ldr	r1, [pc, #424]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c732:	4313      	orrs	r3, r2
 800c734:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c740:	2b00      	cmp	r3, #0
 800c742:	d00a      	beq.n	800c75a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c744:	4b65      	ldr	r3, [pc, #404]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c746:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c74a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	6a1b      	ldr	r3, [r3, #32]
 800c752:	4962      	ldr	r1, [pc, #392]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c754:	4313      	orrs	r3, r2
 800c756:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c762:	2b00      	cmp	r3, #0
 800c764:	d00a      	beq.n	800c77c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c766:	4b5d      	ldr	r3, [pc, #372]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c76c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c774:	4959      	ldr	r1, [pc, #356]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c776:	4313      	orrs	r3, r2
 800c778:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c784:	2b00      	cmp	r3, #0
 800c786:	d00a      	beq.n	800c79e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c788:	4b54      	ldr	r3, [pc, #336]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c78a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c78e:	f023 0203 	bic.w	r2, r3, #3
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c796:	4951      	ldr	r1, [pc, #324]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c798:	4313      	orrs	r3, r2
 800c79a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d00a      	beq.n	800c7c0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c7aa:	4b4c      	ldr	r3, [pc, #304]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7b0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7b8:	4948      	ldr	r1, [pc, #288]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7ba:	4313      	orrs	r3, r2
 800c7bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d015      	beq.n	800c7f8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c7cc:	4b43      	ldr	r3, [pc, #268]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7da:	4940      	ldr	r1, [pc, #256]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7dc:	4313      	orrs	r3, r2
 800c7de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c7ea:	d105      	bne.n	800c7f8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c7ec:	4b3b      	ldr	r3, [pc, #236]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7ee:	68db      	ldr	r3, [r3, #12]
 800c7f0:	4a3a      	ldr	r2, [pc, #232]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c7f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c7f6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c800:	2b00      	cmp	r3, #0
 800c802:	d015      	beq.n	800c830 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c804:	4b35      	ldr	r3, [pc, #212]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c80a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c812:	4932      	ldr	r1, [pc, #200]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c814:	4313      	orrs	r3, r2
 800c816:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c81e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c822:	d105      	bne.n	800c830 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c824:	4b2d      	ldr	r3, [pc, #180]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c826:	68db      	ldr	r3, [r3, #12]
 800c828:	4a2c      	ldr	r2, [pc, #176]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c82a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c82e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d015      	beq.n	800c868 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c83c:	4b27      	ldr	r3, [pc, #156]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c83e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c842:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c84a:	4924      	ldr	r1, [pc, #144]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c84c:	4313      	orrs	r3, r2
 800c84e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c856:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c85a:	d105      	bne.n	800c868 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c85c:	4b1f      	ldr	r3, [pc, #124]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c85e:	68db      	ldr	r3, [r3, #12]
 800c860:	4a1e      	ldr	r2, [pc, #120]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c862:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c866:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c870:	2b00      	cmp	r3, #0
 800c872:	d015      	beq.n	800c8a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c874:	4b19      	ldr	r3, [pc, #100]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c87a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c882:	4916      	ldr	r1, [pc, #88]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c884:	4313      	orrs	r3, r2
 800c886:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c88e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c892:	d105      	bne.n	800c8a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c894:	4b11      	ldr	r3, [pc, #68]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c896:	68db      	ldr	r3, [r3, #12]
 800c898:	4a10      	ldr	r2, [pc, #64]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c89a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c89e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d019      	beq.n	800c8e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c8ac:	4b0b      	ldr	r3, [pc, #44]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8ba:	4908      	ldr	r1, [pc, #32]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8bc:	4313      	orrs	r3, r2
 800c8be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c8ca:	d109      	bne.n	800c8e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c8cc:	4b03      	ldr	r3, [pc, #12]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8ce:	68db      	ldr	r3, [r3, #12]
 800c8d0:	4a02      	ldr	r2, [pc, #8]	@ (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c8d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c8d6:	60d3      	str	r3, [r2, #12]
 800c8d8:	e002      	b.n	800c8e0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800c8da:	bf00      	nop
 800c8dc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d015      	beq.n	800c918 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800c8ec:	4b29      	ldr	r3, [pc, #164]	@ (800c994 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c8ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8f2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c8fa:	4926      	ldr	r1, [pc, #152]	@ (800c994 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c8fc:	4313      	orrs	r3, r2
 800c8fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c906:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c90a:	d105      	bne.n	800c918 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c90c:	4b21      	ldr	r3, [pc, #132]	@ (800c994 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c90e:	68db      	ldr	r3, [r3, #12]
 800c910:	4a20      	ldr	r2, [pc, #128]	@ (800c994 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c912:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c916:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c920:	2b00      	cmp	r3, #0
 800c922:	d015      	beq.n	800c950 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800c924:	4b1b      	ldr	r3, [pc, #108]	@ (800c994 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c92a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c932:	4918      	ldr	r1, [pc, #96]	@ (800c994 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c934:	4313      	orrs	r3, r2
 800c936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c93e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c942:	d105      	bne.n	800c950 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c944:	4b13      	ldr	r3, [pc, #76]	@ (800c994 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c946:	68db      	ldr	r3, [r3, #12]
 800c948:	4a12      	ldr	r2, [pc, #72]	@ (800c994 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c94a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c94e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d015      	beq.n	800c988 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800c95c:	4b0d      	ldr	r3, [pc, #52]	@ (800c994 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c95e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c962:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c96a:	490a      	ldr	r1, [pc, #40]	@ (800c994 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c96c:	4313      	orrs	r3, r2
 800c96e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c976:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c97a:	d105      	bne.n	800c988 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c97c:	4b05      	ldr	r3, [pc, #20]	@ (800c994 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c97e:	68db      	ldr	r3, [r3, #12]
 800c980:	4a04      	ldr	r2, [pc, #16]	@ (800c994 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c982:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c986:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800c988:	7cbb      	ldrb	r3, [r7, #18]
}
 800c98a:	4618      	mov	r0, r3
 800c98c:	3718      	adds	r7, #24
 800c98e:	46bd      	mov	sp, r7
 800c990:	bd80      	pop	{r7, pc}
 800c992:	bf00      	nop
 800c994:	40021000 	.word	0x40021000

0800c998 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c998:	b580      	push	{r7, lr}
 800c99a:	b082      	sub	sp, #8
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d101      	bne.n	800c9aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c9a6:	2301      	movs	r3, #1
 800c9a8:	e049      	b.n	800ca3e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c9b0:	b2db      	uxtb	r3, r3
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d106      	bne.n	800c9c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	f7fb ff0a 	bl	80087d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	2202      	movs	r2, #2
 800c9c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681a      	ldr	r2, [r3, #0]
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	3304      	adds	r3, #4
 800c9d4:	4619      	mov	r1, r3
 800c9d6:	4610      	mov	r0, r2
 800c9d8:	f001 fc4c 	bl	800e274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2201      	movs	r2, #1
 800c9e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	2201      	movs	r2, #1
 800c9e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	2201      	movs	r2, #1
 800c9f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	2201      	movs	r2, #1
 800c9f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2201      	movs	r2, #1
 800ca00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	2201      	movs	r2, #1
 800ca08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	2201      	movs	r2, #1
 800ca10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	2201      	movs	r2, #1
 800ca18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	2201      	movs	r2, #1
 800ca20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	2201      	movs	r2, #1
 800ca28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	2201      	movs	r2, #1
 800ca30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	2201      	movs	r2, #1
 800ca38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ca3c:	2300      	movs	r3, #0
}
 800ca3e:	4618      	mov	r0, r3
 800ca40:	3708      	adds	r7, #8
 800ca42:	46bd      	mov	sp, r7
 800ca44:	bd80      	pop	{r7, pc}
	...

0800ca48 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ca48:	b480      	push	{r7}
 800ca4a:	b085      	sub	sp, #20
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ca56:	b2db      	uxtb	r3, r3
 800ca58:	2b01      	cmp	r3, #1
 800ca5a:	d001      	beq.n	800ca60 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	e04c      	b.n	800cafa <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2202      	movs	r2, #2
 800ca64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	4a26      	ldr	r2, [pc, #152]	@ (800cb08 <HAL_TIM_Base_Start+0xc0>)
 800ca6e:	4293      	cmp	r3, r2
 800ca70:	d022      	beq.n	800cab8 <HAL_TIM_Base_Start+0x70>
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca7a:	d01d      	beq.n	800cab8 <HAL_TIM_Base_Start+0x70>
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	4a22      	ldr	r2, [pc, #136]	@ (800cb0c <HAL_TIM_Base_Start+0xc4>)
 800ca82:	4293      	cmp	r3, r2
 800ca84:	d018      	beq.n	800cab8 <HAL_TIM_Base_Start+0x70>
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	4a21      	ldr	r2, [pc, #132]	@ (800cb10 <HAL_TIM_Base_Start+0xc8>)
 800ca8c:	4293      	cmp	r3, r2
 800ca8e:	d013      	beq.n	800cab8 <HAL_TIM_Base_Start+0x70>
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	4a1f      	ldr	r2, [pc, #124]	@ (800cb14 <HAL_TIM_Base_Start+0xcc>)
 800ca96:	4293      	cmp	r3, r2
 800ca98:	d00e      	beq.n	800cab8 <HAL_TIM_Base_Start+0x70>
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	4a1e      	ldr	r2, [pc, #120]	@ (800cb18 <HAL_TIM_Base_Start+0xd0>)
 800caa0:	4293      	cmp	r3, r2
 800caa2:	d009      	beq.n	800cab8 <HAL_TIM_Base_Start+0x70>
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	4a1c      	ldr	r2, [pc, #112]	@ (800cb1c <HAL_TIM_Base_Start+0xd4>)
 800caaa:	4293      	cmp	r3, r2
 800caac:	d004      	beq.n	800cab8 <HAL_TIM_Base_Start+0x70>
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	4a1b      	ldr	r2, [pc, #108]	@ (800cb20 <HAL_TIM_Base_Start+0xd8>)
 800cab4:	4293      	cmp	r3, r2
 800cab6:	d115      	bne.n	800cae4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	689a      	ldr	r2, [r3, #8]
 800cabe:	4b19      	ldr	r3, [pc, #100]	@ (800cb24 <HAL_TIM_Base_Start+0xdc>)
 800cac0:	4013      	ands	r3, r2
 800cac2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	2b06      	cmp	r3, #6
 800cac8:	d015      	beq.n	800caf6 <HAL_TIM_Base_Start+0xae>
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cad0:	d011      	beq.n	800caf6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	681a      	ldr	r2, [r3, #0]
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	f042 0201 	orr.w	r2, r2, #1
 800cae0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cae2:	e008      	b.n	800caf6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	681a      	ldr	r2, [r3, #0]
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	f042 0201 	orr.w	r2, r2, #1
 800caf2:	601a      	str	r2, [r3, #0]
 800caf4:	e000      	b.n	800caf8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800caf6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800caf8:	2300      	movs	r3, #0
}
 800cafa:	4618      	mov	r0, r3
 800cafc:	3714      	adds	r7, #20
 800cafe:	46bd      	mov	sp, r7
 800cb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb04:	4770      	bx	lr
 800cb06:	bf00      	nop
 800cb08:	40012c00 	.word	0x40012c00
 800cb0c:	40000400 	.word	0x40000400
 800cb10:	40000800 	.word	0x40000800
 800cb14:	40000c00 	.word	0x40000c00
 800cb18:	40013400 	.word	0x40013400
 800cb1c:	40014000 	.word	0x40014000
 800cb20:	40015000 	.word	0x40015000
 800cb24:	00010007 	.word	0x00010007

0800cb28 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800cb28:	b480      	push	{r7}
 800cb2a:	b083      	sub	sp, #12
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	6a1a      	ldr	r2, [r3, #32]
 800cb36:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cb3a:	4013      	ands	r3, r2
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d10f      	bne.n	800cb60 <HAL_TIM_Base_Stop+0x38>
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	6a1a      	ldr	r2, [r3, #32]
 800cb46:	f244 4344 	movw	r3, #17476	@ 0x4444
 800cb4a:	4013      	ands	r3, r2
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d107      	bne.n	800cb60 <HAL_TIM_Base_Stop+0x38>
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	681a      	ldr	r2, [r3, #0]
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	f022 0201 	bic.w	r2, r2, #1
 800cb5e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2201      	movs	r2, #1
 800cb64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800cb68:	2300      	movs	r3, #0
}
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	370c      	adds	r7, #12
 800cb6e:	46bd      	mov	sp, r7
 800cb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb74:	4770      	bx	lr
	...

0800cb78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cb78:	b480      	push	{r7}
 800cb7a:	b085      	sub	sp, #20
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cb86:	b2db      	uxtb	r3, r3
 800cb88:	2b01      	cmp	r3, #1
 800cb8a:	d001      	beq.n	800cb90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cb8c:	2301      	movs	r3, #1
 800cb8e:	e054      	b.n	800cc3a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	2202      	movs	r2, #2
 800cb94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	68da      	ldr	r2, [r3, #12]
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	f042 0201 	orr.w	r2, r2, #1
 800cba6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	4a26      	ldr	r2, [pc, #152]	@ (800cc48 <HAL_TIM_Base_Start_IT+0xd0>)
 800cbae:	4293      	cmp	r3, r2
 800cbb0:	d022      	beq.n	800cbf8 <HAL_TIM_Base_Start_IT+0x80>
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbba:	d01d      	beq.n	800cbf8 <HAL_TIM_Base_Start_IT+0x80>
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	4a22      	ldr	r2, [pc, #136]	@ (800cc4c <HAL_TIM_Base_Start_IT+0xd4>)
 800cbc2:	4293      	cmp	r3, r2
 800cbc4:	d018      	beq.n	800cbf8 <HAL_TIM_Base_Start_IT+0x80>
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	4a21      	ldr	r2, [pc, #132]	@ (800cc50 <HAL_TIM_Base_Start_IT+0xd8>)
 800cbcc:	4293      	cmp	r3, r2
 800cbce:	d013      	beq.n	800cbf8 <HAL_TIM_Base_Start_IT+0x80>
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	4a1f      	ldr	r2, [pc, #124]	@ (800cc54 <HAL_TIM_Base_Start_IT+0xdc>)
 800cbd6:	4293      	cmp	r3, r2
 800cbd8:	d00e      	beq.n	800cbf8 <HAL_TIM_Base_Start_IT+0x80>
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	4a1e      	ldr	r2, [pc, #120]	@ (800cc58 <HAL_TIM_Base_Start_IT+0xe0>)
 800cbe0:	4293      	cmp	r3, r2
 800cbe2:	d009      	beq.n	800cbf8 <HAL_TIM_Base_Start_IT+0x80>
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	4a1c      	ldr	r2, [pc, #112]	@ (800cc5c <HAL_TIM_Base_Start_IT+0xe4>)
 800cbea:	4293      	cmp	r3, r2
 800cbec:	d004      	beq.n	800cbf8 <HAL_TIM_Base_Start_IT+0x80>
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	4a1b      	ldr	r2, [pc, #108]	@ (800cc60 <HAL_TIM_Base_Start_IT+0xe8>)
 800cbf4:	4293      	cmp	r3, r2
 800cbf6:	d115      	bne.n	800cc24 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	689a      	ldr	r2, [r3, #8]
 800cbfe:	4b19      	ldr	r3, [pc, #100]	@ (800cc64 <HAL_TIM_Base_Start_IT+0xec>)
 800cc00:	4013      	ands	r3, r2
 800cc02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	2b06      	cmp	r3, #6
 800cc08:	d015      	beq.n	800cc36 <HAL_TIM_Base_Start_IT+0xbe>
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cc10:	d011      	beq.n	800cc36 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	681a      	ldr	r2, [r3, #0]
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	f042 0201 	orr.w	r2, r2, #1
 800cc20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc22:	e008      	b.n	800cc36 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	681a      	ldr	r2, [r3, #0]
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f042 0201 	orr.w	r2, r2, #1
 800cc32:	601a      	str	r2, [r3, #0]
 800cc34:	e000      	b.n	800cc38 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc36:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cc38:	2300      	movs	r3, #0
}
 800cc3a:	4618      	mov	r0, r3
 800cc3c:	3714      	adds	r7, #20
 800cc3e:	46bd      	mov	sp, r7
 800cc40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc44:	4770      	bx	lr
 800cc46:	bf00      	nop
 800cc48:	40012c00 	.word	0x40012c00
 800cc4c:	40000400 	.word	0x40000400
 800cc50:	40000800 	.word	0x40000800
 800cc54:	40000c00 	.word	0x40000c00
 800cc58:	40013400 	.word	0x40013400
 800cc5c:	40014000 	.word	0x40014000
 800cc60:	40015000 	.word	0x40015000
 800cc64:	00010007 	.word	0x00010007

0800cc68 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cc68:	b480      	push	{r7}
 800cc6a:	b083      	sub	sp, #12
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	68da      	ldr	r2, [r3, #12]
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	f022 0201 	bic.w	r2, r2, #1
 800cc7e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	6a1a      	ldr	r2, [r3, #32]
 800cc86:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cc8a:	4013      	ands	r3, r2
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d10f      	bne.n	800ccb0 <HAL_TIM_Base_Stop_IT+0x48>
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	6a1a      	ldr	r2, [r3, #32]
 800cc96:	f244 4344 	movw	r3, #17476	@ 0x4444
 800cc9a:	4013      	ands	r3, r2
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d107      	bne.n	800ccb0 <HAL_TIM_Base_Stop_IT+0x48>
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	681a      	ldr	r2, [r3, #0]
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	f022 0201 	bic.w	r2, r2, #1
 800ccae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	2201      	movs	r2, #1
 800ccb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800ccb8:	2300      	movs	r3, #0
}
 800ccba:	4618      	mov	r0, r3
 800ccbc:	370c      	adds	r7, #12
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc4:	4770      	bx	lr

0800ccc6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ccc6:	b580      	push	{r7, lr}
 800ccc8:	b082      	sub	sp, #8
 800ccca:	af00      	add	r7, sp, #0
 800cccc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d101      	bne.n	800ccd8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ccd4:	2301      	movs	r3, #1
 800ccd6:	e049      	b.n	800cd6c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ccde:	b2db      	uxtb	r3, r3
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d106      	bne.n	800ccf2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2200      	movs	r2, #0
 800cce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ccec:	6878      	ldr	r0, [r7, #4]
 800ccee:	f7fb fded 	bl	80088cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	2202      	movs	r2, #2
 800ccf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681a      	ldr	r2, [r3, #0]
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	3304      	adds	r3, #4
 800cd02:	4619      	mov	r1, r3
 800cd04:	4610      	mov	r0, r2
 800cd06:	f001 fab5 	bl	800e274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	2201      	movs	r2, #1
 800cd0e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	2201      	movs	r2, #1
 800cd16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	2201      	movs	r2, #1
 800cd1e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	2201      	movs	r2, #1
 800cd26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	2201      	movs	r2, #1
 800cd2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	2201      	movs	r2, #1
 800cd36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	2201      	movs	r2, #1
 800cd3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	2201      	movs	r2, #1
 800cd46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	2201      	movs	r2, #1
 800cd4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	2201      	movs	r2, #1
 800cd56:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2201      	movs	r2, #1
 800cd5e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	2201      	movs	r2, #1
 800cd66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cd6a:	2300      	movs	r3, #0
}
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	3708      	adds	r7, #8
 800cd70:	46bd      	mov	sp, r7
 800cd72:	bd80      	pop	{r7, pc}

0800cd74 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b084      	sub	sp, #16
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
 800cd7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800cd7e:	683b      	ldr	r3, [r7, #0]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d109      	bne.n	800cd98 <HAL_TIM_PWM_Start+0x24>
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800cd8a:	b2db      	uxtb	r3, r3
 800cd8c:	2b01      	cmp	r3, #1
 800cd8e:	bf14      	ite	ne
 800cd90:	2301      	movne	r3, #1
 800cd92:	2300      	moveq	r3, #0
 800cd94:	b2db      	uxtb	r3, r3
 800cd96:	e03c      	b.n	800ce12 <HAL_TIM_PWM_Start+0x9e>
 800cd98:	683b      	ldr	r3, [r7, #0]
 800cd9a:	2b04      	cmp	r3, #4
 800cd9c:	d109      	bne.n	800cdb2 <HAL_TIM_PWM_Start+0x3e>
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800cda4:	b2db      	uxtb	r3, r3
 800cda6:	2b01      	cmp	r3, #1
 800cda8:	bf14      	ite	ne
 800cdaa:	2301      	movne	r3, #1
 800cdac:	2300      	moveq	r3, #0
 800cdae:	b2db      	uxtb	r3, r3
 800cdb0:	e02f      	b.n	800ce12 <HAL_TIM_PWM_Start+0x9e>
 800cdb2:	683b      	ldr	r3, [r7, #0]
 800cdb4:	2b08      	cmp	r3, #8
 800cdb6:	d109      	bne.n	800cdcc <HAL_TIM_PWM_Start+0x58>
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cdbe:	b2db      	uxtb	r3, r3
 800cdc0:	2b01      	cmp	r3, #1
 800cdc2:	bf14      	ite	ne
 800cdc4:	2301      	movne	r3, #1
 800cdc6:	2300      	moveq	r3, #0
 800cdc8:	b2db      	uxtb	r3, r3
 800cdca:	e022      	b.n	800ce12 <HAL_TIM_PWM_Start+0x9e>
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	2b0c      	cmp	r3, #12
 800cdd0:	d109      	bne.n	800cde6 <HAL_TIM_PWM_Start+0x72>
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cdd8:	b2db      	uxtb	r3, r3
 800cdda:	2b01      	cmp	r3, #1
 800cddc:	bf14      	ite	ne
 800cdde:	2301      	movne	r3, #1
 800cde0:	2300      	moveq	r3, #0
 800cde2:	b2db      	uxtb	r3, r3
 800cde4:	e015      	b.n	800ce12 <HAL_TIM_PWM_Start+0x9e>
 800cde6:	683b      	ldr	r3, [r7, #0]
 800cde8:	2b10      	cmp	r3, #16
 800cdea:	d109      	bne.n	800ce00 <HAL_TIM_PWM_Start+0x8c>
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cdf2:	b2db      	uxtb	r3, r3
 800cdf4:	2b01      	cmp	r3, #1
 800cdf6:	bf14      	ite	ne
 800cdf8:	2301      	movne	r3, #1
 800cdfa:	2300      	moveq	r3, #0
 800cdfc:	b2db      	uxtb	r3, r3
 800cdfe:	e008      	b.n	800ce12 <HAL_TIM_PWM_Start+0x9e>
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ce06:	b2db      	uxtb	r3, r3
 800ce08:	2b01      	cmp	r3, #1
 800ce0a:	bf14      	ite	ne
 800ce0c:	2301      	movne	r3, #1
 800ce0e:	2300      	moveq	r3, #0
 800ce10:	b2db      	uxtb	r3, r3
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d001      	beq.n	800ce1a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ce16:	2301      	movs	r3, #1
 800ce18:	e0a6      	b.n	800cf68 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ce1a:	683b      	ldr	r3, [r7, #0]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d104      	bne.n	800ce2a <HAL_TIM_PWM_Start+0xb6>
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2202      	movs	r2, #2
 800ce24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ce28:	e023      	b.n	800ce72 <HAL_TIM_PWM_Start+0xfe>
 800ce2a:	683b      	ldr	r3, [r7, #0]
 800ce2c:	2b04      	cmp	r3, #4
 800ce2e:	d104      	bne.n	800ce3a <HAL_TIM_PWM_Start+0xc6>
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	2202      	movs	r2, #2
 800ce34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ce38:	e01b      	b.n	800ce72 <HAL_TIM_PWM_Start+0xfe>
 800ce3a:	683b      	ldr	r3, [r7, #0]
 800ce3c:	2b08      	cmp	r3, #8
 800ce3e:	d104      	bne.n	800ce4a <HAL_TIM_PWM_Start+0xd6>
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2202      	movs	r2, #2
 800ce44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ce48:	e013      	b.n	800ce72 <HAL_TIM_PWM_Start+0xfe>
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	2b0c      	cmp	r3, #12
 800ce4e:	d104      	bne.n	800ce5a <HAL_TIM_PWM_Start+0xe6>
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	2202      	movs	r2, #2
 800ce54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ce58:	e00b      	b.n	800ce72 <HAL_TIM_PWM_Start+0xfe>
 800ce5a:	683b      	ldr	r3, [r7, #0]
 800ce5c:	2b10      	cmp	r3, #16
 800ce5e:	d104      	bne.n	800ce6a <HAL_TIM_PWM_Start+0xf6>
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	2202      	movs	r2, #2
 800ce64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ce68:	e003      	b.n	800ce72 <HAL_TIM_PWM_Start+0xfe>
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	2202      	movs	r2, #2
 800ce6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	2201      	movs	r2, #1
 800ce78:	6839      	ldr	r1, [r7, #0]
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	f001 fe74 	bl	800eb68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	4a3a      	ldr	r2, [pc, #232]	@ (800cf70 <HAL_TIM_PWM_Start+0x1fc>)
 800ce86:	4293      	cmp	r3, r2
 800ce88:	d018      	beq.n	800cebc <HAL_TIM_PWM_Start+0x148>
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	4a39      	ldr	r2, [pc, #228]	@ (800cf74 <HAL_TIM_PWM_Start+0x200>)
 800ce90:	4293      	cmp	r3, r2
 800ce92:	d013      	beq.n	800cebc <HAL_TIM_PWM_Start+0x148>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	4a37      	ldr	r2, [pc, #220]	@ (800cf78 <HAL_TIM_PWM_Start+0x204>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d00e      	beq.n	800cebc <HAL_TIM_PWM_Start+0x148>
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	4a36      	ldr	r2, [pc, #216]	@ (800cf7c <HAL_TIM_PWM_Start+0x208>)
 800cea4:	4293      	cmp	r3, r2
 800cea6:	d009      	beq.n	800cebc <HAL_TIM_PWM_Start+0x148>
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4a34      	ldr	r2, [pc, #208]	@ (800cf80 <HAL_TIM_PWM_Start+0x20c>)
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	d004      	beq.n	800cebc <HAL_TIM_PWM_Start+0x148>
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	4a33      	ldr	r2, [pc, #204]	@ (800cf84 <HAL_TIM_PWM_Start+0x210>)
 800ceb8:	4293      	cmp	r3, r2
 800ceba:	d101      	bne.n	800cec0 <HAL_TIM_PWM_Start+0x14c>
 800cebc:	2301      	movs	r3, #1
 800cebe:	e000      	b.n	800cec2 <HAL_TIM_PWM_Start+0x14e>
 800cec0:	2300      	movs	r3, #0
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d007      	beq.n	800ced6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ced4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	4a25      	ldr	r2, [pc, #148]	@ (800cf70 <HAL_TIM_PWM_Start+0x1fc>)
 800cedc:	4293      	cmp	r3, r2
 800cede:	d022      	beq.n	800cf26 <HAL_TIM_PWM_Start+0x1b2>
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cee8:	d01d      	beq.n	800cf26 <HAL_TIM_PWM_Start+0x1b2>
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	4a26      	ldr	r2, [pc, #152]	@ (800cf88 <HAL_TIM_PWM_Start+0x214>)
 800cef0:	4293      	cmp	r3, r2
 800cef2:	d018      	beq.n	800cf26 <HAL_TIM_PWM_Start+0x1b2>
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	4a24      	ldr	r2, [pc, #144]	@ (800cf8c <HAL_TIM_PWM_Start+0x218>)
 800cefa:	4293      	cmp	r3, r2
 800cefc:	d013      	beq.n	800cf26 <HAL_TIM_PWM_Start+0x1b2>
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	4a23      	ldr	r2, [pc, #140]	@ (800cf90 <HAL_TIM_PWM_Start+0x21c>)
 800cf04:	4293      	cmp	r3, r2
 800cf06:	d00e      	beq.n	800cf26 <HAL_TIM_PWM_Start+0x1b2>
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	4a19      	ldr	r2, [pc, #100]	@ (800cf74 <HAL_TIM_PWM_Start+0x200>)
 800cf0e:	4293      	cmp	r3, r2
 800cf10:	d009      	beq.n	800cf26 <HAL_TIM_PWM_Start+0x1b2>
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	4a18      	ldr	r2, [pc, #96]	@ (800cf78 <HAL_TIM_PWM_Start+0x204>)
 800cf18:	4293      	cmp	r3, r2
 800cf1a:	d004      	beq.n	800cf26 <HAL_TIM_PWM_Start+0x1b2>
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	4a18      	ldr	r2, [pc, #96]	@ (800cf84 <HAL_TIM_PWM_Start+0x210>)
 800cf22:	4293      	cmp	r3, r2
 800cf24:	d115      	bne.n	800cf52 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	689a      	ldr	r2, [r3, #8]
 800cf2c:	4b19      	ldr	r3, [pc, #100]	@ (800cf94 <HAL_TIM_PWM_Start+0x220>)
 800cf2e:	4013      	ands	r3, r2
 800cf30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	2b06      	cmp	r3, #6
 800cf36:	d015      	beq.n	800cf64 <HAL_TIM_PWM_Start+0x1f0>
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cf3e:	d011      	beq.n	800cf64 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	681a      	ldr	r2, [r3, #0]
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	f042 0201 	orr.w	r2, r2, #1
 800cf4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf50:	e008      	b.n	800cf64 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	681a      	ldr	r2, [r3, #0]
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	f042 0201 	orr.w	r2, r2, #1
 800cf60:	601a      	str	r2, [r3, #0]
 800cf62:	e000      	b.n	800cf66 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf64:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cf66:	2300      	movs	r3, #0
}
 800cf68:	4618      	mov	r0, r3
 800cf6a:	3710      	adds	r7, #16
 800cf6c:	46bd      	mov	sp, r7
 800cf6e:	bd80      	pop	{r7, pc}
 800cf70:	40012c00 	.word	0x40012c00
 800cf74:	40013400 	.word	0x40013400
 800cf78:	40014000 	.word	0x40014000
 800cf7c:	40014400 	.word	0x40014400
 800cf80:	40014800 	.word	0x40014800
 800cf84:	40015000 	.word	0x40015000
 800cf88:	40000400 	.word	0x40000400
 800cf8c:	40000800 	.word	0x40000800
 800cf90:	40000c00 	.word	0x40000c00
 800cf94:	00010007 	.word	0x00010007

0800cf98 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	b082      	sub	sp, #8
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
 800cfa0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	2200      	movs	r2, #0
 800cfa8:	6839      	ldr	r1, [r7, #0]
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f001 fddc 	bl	800eb68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	4a40      	ldr	r2, [pc, #256]	@ (800d0b8 <HAL_TIM_PWM_Stop+0x120>)
 800cfb6:	4293      	cmp	r3, r2
 800cfb8:	d018      	beq.n	800cfec <HAL_TIM_PWM_Stop+0x54>
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	4a3f      	ldr	r2, [pc, #252]	@ (800d0bc <HAL_TIM_PWM_Stop+0x124>)
 800cfc0:	4293      	cmp	r3, r2
 800cfc2:	d013      	beq.n	800cfec <HAL_TIM_PWM_Stop+0x54>
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	4a3d      	ldr	r2, [pc, #244]	@ (800d0c0 <HAL_TIM_PWM_Stop+0x128>)
 800cfca:	4293      	cmp	r3, r2
 800cfcc:	d00e      	beq.n	800cfec <HAL_TIM_PWM_Stop+0x54>
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	4a3c      	ldr	r2, [pc, #240]	@ (800d0c4 <HAL_TIM_PWM_Stop+0x12c>)
 800cfd4:	4293      	cmp	r3, r2
 800cfd6:	d009      	beq.n	800cfec <HAL_TIM_PWM_Stop+0x54>
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	4a3a      	ldr	r2, [pc, #232]	@ (800d0c8 <HAL_TIM_PWM_Stop+0x130>)
 800cfde:	4293      	cmp	r3, r2
 800cfe0:	d004      	beq.n	800cfec <HAL_TIM_PWM_Stop+0x54>
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	4a39      	ldr	r2, [pc, #228]	@ (800d0cc <HAL_TIM_PWM_Stop+0x134>)
 800cfe8:	4293      	cmp	r3, r2
 800cfea:	d101      	bne.n	800cff0 <HAL_TIM_PWM_Stop+0x58>
 800cfec:	2301      	movs	r3, #1
 800cfee:	e000      	b.n	800cff2 <HAL_TIM_PWM_Stop+0x5a>
 800cff0:	2300      	movs	r3, #0
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d017      	beq.n	800d026 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	6a1a      	ldr	r2, [r3, #32]
 800cffc:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d000:	4013      	ands	r3, r2
 800d002:	2b00      	cmp	r3, #0
 800d004:	d10f      	bne.n	800d026 <HAL_TIM_PWM_Stop+0x8e>
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	6a1a      	ldr	r2, [r3, #32]
 800d00c:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d010:	4013      	ands	r3, r2
 800d012:	2b00      	cmp	r3, #0
 800d014:	d107      	bne.n	800d026 <HAL_TIM_PWM_Stop+0x8e>
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d024:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	6a1a      	ldr	r2, [r3, #32]
 800d02c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d030:	4013      	ands	r3, r2
 800d032:	2b00      	cmp	r3, #0
 800d034:	d10f      	bne.n	800d056 <HAL_TIM_PWM_Stop+0xbe>
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	6a1a      	ldr	r2, [r3, #32]
 800d03c:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d040:	4013      	ands	r3, r2
 800d042:	2b00      	cmp	r3, #0
 800d044:	d107      	bne.n	800d056 <HAL_TIM_PWM_Stop+0xbe>
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	681a      	ldr	r2, [r3, #0]
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	f022 0201 	bic.w	r2, r2, #1
 800d054:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d056:	683b      	ldr	r3, [r7, #0]
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d104      	bne.n	800d066 <HAL_TIM_PWM_Stop+0xce>
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	2201      	movs	r2, #1
 800d060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d064:	e023      	b.n	800d0ae <HAL_TIM_PWM_Stop+0x116>
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	2b04      	cmp	r3, #4
 800d06a:	d104      	bne.n	800d076 <HAL_TIM_PWM_Stop+0xde>
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	2201      	movs	r2, #1
 800d070:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d074:	e01b      	b.n	800d0ae <HAL_TIM_PWM_Stop+0x116>
 800d076:	683b      	ldr	r3, [r7, #0]
 800d078:	2b08      	cmp	r3, #8
 800d07a:	d104      	bne.n	800d086 <HAL_TIM_PWM_Stop+0xee>
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	2201      	movs	r2, #1
 800d080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d084:	e013      	b.n	800d0ae <HAL_TIM_PWM_Stop+0x116>
 800d086:	683b      	ldr	r3, [r7, #0]
 800d088:	2b0c      	cmp	r3, #12
 800d08a:	d104      	bne.n	800d096 <HAL_TIM_PWM_Stop+0xfe>
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	2201      	movs	r2, #1
 800d090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d094:	e00b      	b.n	800d0ae <HAL_TIM_PWM_Stop+0x116>
 800d096:	683b      	ldr	r3, [r7, #0]
 800d098:	2b10      	cmp	r3, #16
 800d09a:	d104      	bne.n	800d0a6 <HAL_TIM_PWM_Stop+0x10e>
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	2201      	movs	r2, #1
 800d0a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d0a4:	e003      	b.n	800d0ae <HAL_TIM_PWM_Stop+0x116>
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	2201      	movs	r2, #1
 800d0aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800d0ae:	2300      	movs	r3, #0
}
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	3708      	adds	r7, #8
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	bd80      	pop	{r7, pc}
 800d0b8:	40012c00 	.word	0x40012c00
 800d0bc:	40013400 	.word	0x40013400
 800d0c0:	40014000 	.word	0x40014000
 800d0c4:	40014400 	.word	0x40014400
 800d0c8:	40014800 	.word	0x40014800
 800d0cc:	40015000 	.word	0x40015000

0800d0d0 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800d0d0:	b580      	push	{r7, lr}
 800d0d2:	b086      	sub	sp, #24
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	60f8      	str	r0, [r7, #12]
 800d0d8:	60b9      	str	r1, [r7, #8]
 800d0da:	607a      	str	r2, [r7, #4]
 800d0dc:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800d0de:	2300      	movs	r3, #0
 800d0e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800d0e2:	68bb      	ldr	r3, [r7, #8]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d109      	bne.n	800d0fc <HAL_TIM_PWM_Start_DMA+0x2c>
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d0ee:	b2db      	uxtb	r3, r3
 800d0f0:	2b02      	cmp	r3, #2
 800d0f2:	bf0c      	ite	eq
 800d0f4:	2301      	moveq	r3, #1
 800d0f6:	2300      	movne	r3, #0
 800d0f8:	b2db      	uxtb	r3, r3
 800d0fa:	e03c      	b.n	800d176 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d0fc:	68bb      	ldr	r3, [r7, #8]
 800d0fe:	2b04      	cmp	r3, #4
 800d100:	d109      	bne.n	800d116 <HAL_TIM_PWM_Start_DMA+0x46>
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d108:	b2db      	uxtb	r3, r3
 800d10a:	2b02      	cmp	r3, #2
 800d10c:	bf0c      	ite	eq
 800d10e:	2301      	moveq	r3, #1
 800d110:	2300      	movne	r3, #0
 800d112:	b2db      	uxtb	r3, r3
 800d114:	e02f      	b.n	800d176 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d116:	68bb      	ldr	r3, [r7, #8]
 800d118:	2b08      	cmp	r3, #8
 800d11a:	d109      	bne.n	800d130 <HAL_TIM_PWM_Start_DMA+0x60>
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d122:	b2db      	uxtb	r3, r3
 800d124:	2b02      	cmp	r3, #2
 800d126:	bf0c      	ite	eq
 800d128:	2301      	moveq	r3, #1
 800d12a:	2300      	movne	r3, #0
 800d12c:	b2db      	uxtb	r3, r3
 800d12e:	e022      	b.n	800d176 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	2b0c      	cmp	r3, #12
 800d134:	d109      	bne.n	800d14a <HAL_TIM_PWM_Start_DMA+0x7a>
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d13c:	b2db      	uxtb	r3, r3
 800d13e:	2b02      	cmp	r3, #2
 800d140:	bf0c      	ite	eq
 800d142:	2301      	moveq	r3, #1
 800d144:	2300      	movne	r3, #0
 800d146:	b2db      	uxtb	r3, r3
 800d148:	e015      	b.n	800d176 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d14a:	68bb      	ldr	r3, [r7, #8]
 800d14c:	2b10      	cmp	r3, #16
 800d14e:	d109      	bne.n	800d164 <HAL_TIM_PWM_Start_DMA+0x94>
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d156:	b2db      	uxtb	r3, r3
 800d158:	2b02      	cmp	r3, #2
 800d15a:	bf0c      	ite	eq
 800d15c:	2301      	moveq	r3, #1
 800d15e:	2300      	movne	r3, #0
 800d160:	b2db      	uxtb	r3, r3
 800d162:	e008      	b.n	800d176 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d16a:	b2db      	uxtb	r3, r3
 800d16c:	2b02      	cmp	r3, #2
 800d16e:	bf0c      	ite	eq
 800d170:	2301      	moveq	r3, #1
 800d172:	2300      	movne	r3, #0
 800d174:	b2db      	uxtb	r3, r3
 800d176:	2b00      	cmp	r3, #0
 800d178:	d001      	beq.n	800d17e <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800d17a:	2302      	movs	r3, #2
 800d17c:	e1b5      	b.n	800d4ea <HAL_TIM_PWM_Start_DMA+0x41a>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800d17e:	68bb      	ldr	r3, [r7, #8]
 800d180:	2b00      	cmp	r3, #0
 800d182:	d109      	bne.n	800d198 <HAL_TIM_PWM_Start_DMA+0xc8>
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d18a:	b2db      	uxtb	r3, r3
 800d18c:	2b01      	cmp	r3, #1
 800d18e:	bf0c      	ite	eq
 800d190:	2301      	moveq	r3, #1
 800d192:	2300      	movne	r3, #0
 800d194:	b2db      	uxtb	r3, r3
 800d196:	e03c      	b.n	800d212 <HAL_TIM_PWM_Start_DMA+0x142>
 800d198:	68bb      	ldr	r3, [r7, #8]
 800d19a:	2b04      	cmp	r3, #4
 800d19c:	d109      	bne.n	800d1b2 <HAL_TIM_PWM_Start_DMA+0xe2>
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d1a4:	b2db      	uxtb	r3, r3
 800d1a6:	2b01      	cmp	r3, #1
 800d1a8:	bf0c      	ite	eq
 800d1aa:	2301      	moveq	r3, #1
 800d1ac:	2300      	movne	r3, #0
 800d1ae:	b2db      	uxtb	r3, r3
 800d1b0:	e02f      	b.n	800d212 <HAL_TIM_PWM_Start_DMA+0x142>
 800d1b2:	68bb      	ldr	r3, [r7, #8]
 800d1b4:	2b08      	cmp	r3, #8
 800d1b6:	d109      	bne.n	800d1cc <HAL_TIM_PWM_Start_DMA+0xfc>
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d1be:	b2db      	uxtb	r3, r3
 800d1c0:	2b01      	cmp	r3, #1
 800d1c2:	bf0c      	ite	eq
 800d1c4:	2301      	moveq	r3, #1
 800d1c6:	2300      	movne	r3, #0
 800d1c8:	b2db      	uxtb	r3, r3
 800d1ca:	e022      	b.n	800d212 <HAL_TIM_PWM_Start_DMA+0x142>
 800d1cc:	68bb      	ldr	r3, [r7, #8]
 800d1ce:	2b0c      	cmp	r3, #12
 800d1d0:	d109      	bne.n	800d1e6 <HAL_TIM_PWM_Start_DMA+0x116>
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d1d8:	b2db      	uxtb	r3, r3
 800d1da:	2b01      	cmp	r3, #1
 800d1dc:	bf0c      	ite	eq
 800d1de:	2301      	moveq	r3, #1
 800d1e0:	2300      	movne	r3, #0
 800d1e2:	b2db      	uxtb	r3, r3
 800d1e4:	e015      	b.n	800d212 <HAL_TIM_PWM_Start_DMA+0x142>
 800d1e6:	68bb      	ldr	r3, [r7, #8]
 800d1e8:	2b10      	cmp	r3, #16
 800d1ea:	d109      	bne.n	800d200 <HAL_TIM_PWM_Start_DMA+0x130>
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d1f2:	b2db      	uxtb	r3, r3
 800d1f4:	2b01      	cmp	r3, #1
 800d1f6:	bf0c      	ite	eq
 800d1f8:	2301      	moveq	r3, #1
 800d1fa:	2300      	movne	r3, #0
 800d1fc:	b2db      	uxtb	r3, r3
 800d1fe:	e008      	b.n	800d212 <HAL_TIM_PWM_Start_DMA+0x142>
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d206:	b2db      	uxtb	r3, r3
 800d208:	2b01      	cmp	r3, #1
 800d20a:	bf0c      	ite	eq
 800d20c:	2301      	moveq	r3, #1
 800d20e:	2300      	movne	r3, #0
 800d210:	b2db      	uxtb	r3, r3
 800d212:	2b00      	cmp	r3, #0
 800d214:	d034      	beq.n	800d280 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d002      	beq.n	800d222 <HAL_TIM_PWM_Start_DMA+0x152>
 800d21c:	887b      	ldrh	r3, [r7, #2]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d101      	bne.n	800d226 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800d222:	2301      	movs	r3, #1
 800d224:	e161      	b.n	800d4ea <HAL_TIM_PWM_Start_DMA+0x41a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d226:	68bb      	ldr	r3, [r7, #8]
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d104      	bne.n	800d236 <HAL_TIM_PWM_Start_DMA+0x166>
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	2202      	movs	r2, #2
 800d230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d234:	e026      	b.n	800d284 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d236:	68bb      	ldr	r3, [r7, #8]
 800d238:	2b04      	cmp	r3, #4
 800d23a:	d104      	bne.n	800d246 <HAL_TIM_PWM_Start_DMA+0x176>
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	2202      	movs	r2, #2
 800d240:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d244:	e01e      	b.n	800d284 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d246:	68bb      	ldr	r3, [r7, #8]
 800d248:	2b08      	cmp	r3, #8
 800d24a:	d104      	bne.n	800d256 <HAL_TIM_PWM_Start_DMA+0x186>
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	2202      	movs	r2, #2
 800d250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d254:	e016      	b.n	800d284 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d256:	68bb      	ldr	r3, [r7, #8]
 800d258:	2b0c      	cmp	r3, #12
 800d25a:	d104      	bne.n	800d266 <HAL_TIM_PWM_Start_DMA+0x196>
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	2202      	movs	r2, #2
 800d260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d264:	e00e      	b.n	800d284 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d266:	68bb      	ldr	r3, [r7, #8]
 800d268:	2b10      	cmp	r3, #16
 800d26a:	d104      	bne.n	800d276 <HAL_TIM_PWM_Start_DMA+0x1a6>
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	2202      	movs	r2, #2
 800d270:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d274:	e006      	b.n	800d284 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	2202      	movs	r2, #2
 800d27a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d27e:	e001      	b.n	800d284 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800d280:	2301      	movs	r3, #1
 800d282:	e132      	b.n	800d4ea <HAL_TIM_PWM_Start_DMA+0x41a>
  }

  switch (Channel)
 800d284:	68bb      	ldr	r3, [r7, #8]
 800d286:	2b0c      	cmp	r3, #12
 800d288:	f200 80ae 	bhi.w	800d3e8 <HAL_TIM_PWM_Start_DMA+0x318>
 800d28c:	a201      	add	r2, pc, #4	@ (adr r2, 800d294 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800d28e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d292:	bf00      	nop
 800d294:	0800d2c9 	.word	0x0800d2c9
 800d298:	0800d3e9 	.word	0x0800d3e9
 800d29c:	0800d3e9 	.word	0x0800d3e9
 800d2a0:	0800d3e9 	.word	0x0800d3e9
 800d2a4:	0800d311 	.word	0x0800d311
 800d2a8:	0800d3e9 	.word	0x0800d3e9
 800d2ac:	0800d3e9 	.word	0x0800d3e9
 800d2b0:	0800d3e9 	.word	0x0800d3e9
 800d2b4:	0800d359 	.word	0x0800d359
 800d2b8:	0800d3e9 	.word	0x0800d3e9
 800d2bc:	0800d3e9 	.word	0x0800d3e9
 800d2c0:	0800d3e9 	.word	0x0800d3e9
 800d2c4:	0800d3a1 	.word	0x0800d3a1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2cc:	4a89      	ldr	r2, [pc, #548]	@ (800d4f4 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d2ce:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2d4:	4a88      	ldr	r2, [pc, #544]	@ (800d4f8 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d2d6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2dc:	4a87      	ldr	r2, [pc, #540]	@ (800d4fc <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d2de:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800d2e4:	6879      	ldr	r1, [r7, #4]
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	3334      	adds	r3, #52	@ 0x34
 800d2ec:	461a      	mov	r2, r3
 800d2ee:	887b      	ldrh	r3, [r7, #2]
 800d2f0:	f7fd fe90 	bl	800b014 <HAL_DMA_Start_IT>
 800d2f4:	4603      	mov	r3, r0
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d001      	beq.n	800d2fe <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	e0f5      	b.n	800d4ea <HAL_TIM_PWM_Start_DMA+0x41a>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	68da      	ldr	r2, [r3, #12]
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d30c:	60da      	str	r2, [r3, #12]
      break;
 800d30e:	e06e      	b.n	800d3ee <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d314:	4a77      	ldr	r2, [pc, #476]	@ (800d4f4 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d316:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d31c:	4a76      	ldr	r2, [pc, #472]	@ (800d4f8 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d31e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d324:	4a75      	ldr	r2, [pc, #468]	@ (800d4fc <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d326:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800d32c:	6879      	ldr	r1, [r7, #4]
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	3338      	adds	r3, #56	@ 0x38
 800d334:	461a      	mov	r2, r3
 800d336:	887b      	ldrh	r3, [r7, #2]
 800d338:	f7fd fe6c 	bl	800b014 <HAL_DMA_Start_IT>
 800d33c:	4603      	mov	r3, r0
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d001      	beq.n	800d346 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d342:	2301      	movs	r3, #1
 800d344:	e0d1      	b.n	800d4ea <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	68da      	ldr	r2, [r3, #12]
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d354:	60da      	str	r2, [r3, #12]
      break;
 800d356:	e04a      	b.n	800d3ee <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d35c:	4a65      	ldr	r2, [pc, #404]	@ (800d4f4 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d35e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d364:	4a64      	ldr	r2, [pc, #400]	@ (800d4f8 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d366:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d36c:	4a63      	ldr	r2, [pc, #396]	@ (800d4fc <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d36e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800d374:	6879      	ldr	r1, [r7, #4]
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	333c      	adds	r3, #60	@ 0x3c
 800d37c:	461a      	mov	r2, r3
 800d37e:	887b      	ldrh	r3, [r7, #2]
 800d380:	f7fd fe48 	bl	800b014 <HAL_DMA_Start_IT>
 800d384:	4603      	mov	r3, r0
 800d386:	2b00      	cmp	r3, #0
 800d388:	d001      	beq.n	800d38e <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d38a:	2301      	movs	r3, #1
 800d38c:	e0ad      	b.n	800d4ea <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	68da      	ldr	r2, [r3, #12]
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d39c:	60da      	str	r2, [r3, #12]
      break;
 800d39e:	e026      	b.n	800d3ee <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d3a4:	4a53      	ldr	r2, [pc, #332]	@ (800d4f4 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d3a6:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d3ac:	4a52      	ldr	r2, [pc, #328]	@ (800d4f8 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d3ae:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d3b4:	4a51      	ldr	r2, [pc, #324]	@ (800d4fc <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d3b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d3bc:	6879      	ldr	r1, [r7, #4]
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	3340      	adds	r3, #64	@ 0x40
 800d3c4:	461a      	mov	r2, r3
 800d3c6:	887b      	ldrh	r3, [r7, #2]
 800d3c8:	f7fd fe24 	bl	800b014 <HAL_DMA_Start_IT>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d001      	beq.n	800d3d6 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d3d2:	2301      	movs	r3, #1
 800d3d4:	e089      	b.n	800d4ea <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	68da      	ldr	r2, [r3, #12]
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d3e4:	60da      	str	r2, [r3, #12]
      break;
 800d3e6:	e002      	b.n	800d3ee <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800d3e8:	2301      	movs	r3, #1
 800d3ea:	75fb      	strb	r3, [r7, #23]
      break;
 800d3ec:	bf00      	nop
  }

  if (status == HAL_OK)
 800d3ee:	7dfb      	ldrb	r3, [r7, #23]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d179      	bne.n	800d4e8 <HAL_TIM_PWM_Start_DMA+0x418>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	2201      	movs	r2, #1
 800d3fa:	68b9      	ldr	r1, [r7, #8]
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	f001 fbb3 	bl	800eb68 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	4a3e      	ldr	r2, [pc, #248]	@ (800d500 <HAL_TIM_PWM_Start_DMA+0x430>)
 800d408:	4293      	cmp	r3, r2
 800d40a:	d018      	beq.n	800d43e <HAL_TIM_PWM_Start_DMA+0x36e>
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	4a3c      	ldr	r2, [pc, #240]	@ (800d504 <HAL_TIM_PWM_Start_DMA+0x434>)
 800d412:	4293      	cmp	r3, r2
 800d414:	d013      	beq.n	800d43e <HAL_TIM_PWM_Start_DMA+0x36e>
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	4a3b      	ldr	r2, [pc, #236]	@ (800d508 <HAL_TIM_PWM_Start_DMA+0x438>)
 800d41c:	4293      	cmp	r3, r2
 800d41e:	d00e      	beq.n	800d43e <HAL_TIM_PWM_Start_DMA+0x36e>
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	4a39      	ldr	r2, [pc, #228]	@ (800d50c <HAL_TIM_PWM_Start_DMA+0x43c>)
 800d426:	4293      	cmp	r3, r2
 800d428:	d009      	beq.n	800d43e <HAL_TIM_PWM_Start_DMA+0x36e>
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	4a38      	ldr	r2, [pc, #224]	@ (800d510 <HAL_TIM_PWM_Start_DMA+0x440>)
 800d430:	4293      	cmp	r3, r2
 800d432:	d004      	beq.n	800d43e <HAL_TIM_PWM_Start_DMA+0x36e>
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	4a36      	ldr	r2, [pc, #216]	@ (800d514 <HAL_TIM_PWM_Start_DMA+0x444>)
 800d43a:	4293      	cmp	r3, r2
 800d43c:	d101      	bne.n	800d442 <HAL_TIM_PWM_Start_DMA+0x372>
 800d43e:	2301      	movs	r3, #1
 800d440:	e000      	b.n	800d444 <HAL_TIM_PWM_Start_DMA+0x374>
 800d442:	2300      	movs	r3, #0
 800d444:	2b00      	cmp	r3, #0
 800d446:	d007      	beq.n	800d458 <HAL_TIM_PWM_Start_DMA+0x388>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d456:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	4a28      	ldr	r2, [pc, #160]	@ (800d500 <HAL_TIM_PWM_Start_DMA+0x430>)
 800d45e:	4293      	cmp	r3, r2
 800d460:	d022      	beq.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d46a:	d01d      	beq.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	4a29      	ldr	r2, [pc, #164]	@ (800d518 <HAL_TIM_PWM_Start_DMA+0x448>)
 800d472:	4293      	cmp	r3, r2
 800d474:	d018      	beq.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	4a28      	ldr	r2, [pc, #160]	@ (800d51c <HAL_TIM_PWM_Start_DMA+0x44c>)
 800d47c:	4293      	cmp	r3, r2
 800d47e:	d013      	beq.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	4a26      	ldr	r2, [pc, #152]	@ (800d520 <HAL_TIM_PWM_Start_DMA+0x450>)
 800d486:	4293      	cmp	r3, r2
 800d488:	d00e      	beq.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	4a1d      	ldr	r2, [pc, #116]	@ (800d504 <HAL_TIM_PWM_Start_DMA+0x434>)
 800d490:	4293      	cmp	r3, r2
 800d492:	d009      	beq.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	4a1b      	ldr	r2, [pc, #108]	@ (800d508 <HAL_TIM_PWM_Start_DMA+0x438>)
 800d49a:	4293      	cmp	r3, r2
 800d49c:	d004      	beq.n	800d4a8 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	4a1c      	ldr	r2, [pc, #112]	@ (800d514 <HAL_TIM_PWM_Start_DMA+0x444>)
 800d4a4:	4293      	cmp	r3, r2
 800d4a6:	d115      	bne.n	800d4d4 <HAL_TIM_PWM_Start_DMA+0x404>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	689a      	ldr	r2, [r3, #8]
 800d4ae:	4b1d      	ldr	r3, [pc, #116]	@ (800d524 <HAL_TIM_PWM_Start_DMA+0x454>)
 800d4b0:	4013      	ands	r3, r2
 800d4b2:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4b4:	693b      	ldr	r3, [r7, #16]
 800d4b6:	2b06      	cmp	r3, #6
 800d4b8:	d015      	beq.n	800d4e6 <HAL_TIM_PWM_Start_DMA+0x416>
 800d4ba:	693b      	ldr	r3, [r7, #16]
 800d4bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d4c0:	d011      	beq.n	800d4e6 <HAL_TIM_PWM_Start_DMA+0x416>
      {
        __HAL_TIM_ENABLE(htim);
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	681a      	ldr	r2, [r3, #0]
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	f042 0201 	orr.w	r2, r2, #1
 800d4d0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4d2:	e008      	b.n	800d4e6 <HAL_TIM_PWM_Start_DMA+0x416>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	681a      	ldr	r2, [r3, #0]
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	f042 0201 	orr.w	r2, r2, #1
 800d4e2:	601a      	str	r2, [r3, #0]
 800d4e4:	e000      	b.n	800d4e8 <HAL_TIM_PWM_Start_DMA+0x418>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4e6:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800d4e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	3718      	adds	r7, #24
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	bd80      	pop	{r7, pc}
 800d4f2:	bf00      	nop
 800d4f4:	0800e163 	.word	0x0800e163
 800d4f8:	0800e20b 	.word	0x0800e20b
 800d4fc:	0800e0d1 	.word	0x0800e0d1
 800d500:	40012c00 	.word	0x40012c00
 800d504:	40013400 	.word	0x40013400
 800d508:	40014000 	.word	0x40014000
 800d50c:	40014400 	.word	0x40014400
 800d510:	40014800 	.word	0x40014800
 800d514:	40015000 	.word	0x40015000
 800d518:	40000400 	.word	0x40000400
 800d51c:	40000800 	.word	0x40000800
 800d520:	40000c00 	.word	0x40000c00
 800d524:	00010007 	.word	0x00010007

0800d528 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d528:	b580      	push	{r7, lr}
 800d52a:	b084      	sub	sp, #16
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	6078      	str	r0, [r7, #4]
 800d530:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d532:	2300      	movs	r3, #0
 800d534:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	2b0c      	cmp	r3, #12
 800d53a:	d855      	bhi.n	800d5e8 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800d53c:	a201      	add	r2, pc, #4	@ (adr r2, 800d544 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800d53e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d542:	bf00      	nop
 800d544:	0800d579 	.word	0x0800d579
 800d548:	0800d5e9 	.word	0x0800d5e9
 800d54c:	0800d5e9 	.word	0x0800d5e9
 800d550:	0800d5e9 	.word	0x0800d5e9
 800d554:	0800d595 	.word	0x0800d595
 800d558:	0800d5e9 	.word	0x0800d5e9
 800d55c:	0800d5e9 	.word	0x0800d5e9
 800d560:	0800d5e9 	.word	0x0800d5e9
 800d564:	0800d5b1 	.word	0x0800d5b1
 800d568:	0800d5e9 	.word	0x0800d5e9
 800d56c:	0800d5e9 	.word	0x0800d5e9
 800d570:	0800d5e9 	.word	0x0800d5e9
 800d574:	0800d5cd 	.word	0x0800d5cd
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	68da      	ldr	r2, [r3, #12]
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800d586:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d58c:	4618      	mov	r0, r3
 800d58e:	f7fd fe15 	bl	800b1bc <HAL_DMA_Abort_IT>
      break;
 800d592:	e02c      	b.n	800d5ee <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	68da      	ldr	r2, [r3, #12]
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d5a2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	f7fd fe07 	bl	800b1bc <HAL_DMA_Abort_IT>
      break;
 800d5ae:	e01e      	b.n	800d5ee <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	68da      	ldr	r2, [r3, #12]
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d5be:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	f7fd fdf9 	bl	800b1bc <HAL_DMA_Abort_IT>
      break;
 800d5ca:	e010      	b.n	800d5ee <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	68da      	ldr	r2, [r3, #12]
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d5da:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	f7fd fdeb 	bl	800b1bc <HAL_DMA_Abort_IT>
      break;
 800d5e6:	e002      	b.n	800d5ee <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800d5e8:	2301      	movs	r3, #1
 800d5ea:	73fb      	strb	r3, [r7, #15]
      break;
 800d5ec:	bf00      	nop
  }

  if (status == HAL_OK)
 800d5ee:	7bfb      	ldrb	r3, [r7, #15]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	f040 8086 	bne.w	800d702 <HAL_TIM_PWM_Stop_DMA+0x1da>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	2200      	movs	r2, #0
 800d5fc:	6839      	ldr	r1, [r7, #0]
 800d5fe:	4618      	mov	r0, r3
 800d600:	f001 fab2 	bl	800eb68 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	4a40      	ldr	r2, [pc, #256]	@ (800d70c <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800d60a:	4293      	cmp	r3, r2
 800d60c:	d018      	beq.n	800d640 <HAL_TIM_PWM_Stop_DMA+0x118>
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	4a3f      	ldr	r2, [pc, #252]	@ (800d710 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 800d614:	4293      	cmp	r3, r2
 800d616:	d013      	beq.n	800d640 <HAL_TIM_PWM_Stop_DMA+0x118>
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	4a3d      	ldr	r2, [pc, #244]	@ (800d714 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 800d61e:	4293      	cmp	r3, r2
 800d620:	d00e      	beq.n	800d640 <HAL_TIM_PWM_Stop_DMA+0x118>
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	4a3c      	ldr	r2, [pc, #240]	@ (800d718 <HAL_TIM_PWM_Stop_DMA+0x1f0>)
 800d628:	4293      	cmp	r3, r2
 800d62a:	d009      	beq.n	800d640 <HAL_TIM_PWM_Stop_DMA+0x118>
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	4a3a      	ldr	r2, [pc, #232]	@ (800d71c <HAL_TIM_PWM_Stop_DMA+0x1f4>)
 800d632:	4293      	cmp	r3, r2
 800d634:	d004      	beq.n	800d640 <HAL_TIM_PWM_Stop_DMA+0x118>
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	4a39      	ldr	r2, [pc, #228]	@ (800d720 <HAL_TIM_PWM_Stop_DMA+0x1f8>)
 800d63c:	4293      	cmp	r3, r2
 800d63e:	d101      	bne.n	800d644 <HAL_TIM_PWM_Stop_DMA+0x11c>
 800d640:	2301      	movs	r3, #1
 800d642:	e000      	b.n	800d646 <HAL_TIM_PWM_Stop_DMA+0x11e>
 800d644:	2300      	movs	r3, #0
 800d646:	2b00      	cmp	r3, #0
 800d648:	d017      	beq.n	800d67a <HAL_TIM_PWM_Stop_DMA+0x152>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	6a1a      	ldr	r2, [r3, #32]
 800d650:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d654:	4013      	ands	r3, r2
 800d656:	2b00      	cmp	r3, #0
 800d658:	d10f      	bne.n	800d67a <HAL_TIM_PWM_Stop_DMA+0x152>
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	6a1a      	ldr	r2, [r3, #32]
 800d660:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d664:	4013      	ands	r3, r2
 800d666:	2b00      	cmp	r3, #0
 800d668:	d107      	bne.n	800d67a <HAL_TIM_PWM_Stop_DMA+0x152>
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d678:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	6a1a      	ldr	r2, [r3, #32]
 800d680:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d684:	4013      	ands	r3, r2
 800d686:	2b00      	cmp	r3, #0
 800d688:	d10f      	bne.n	800d6aa <HAL_TIM_PWM_Stop_DMA+0x182>
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	6a1a      	ldr	r2, [r3, #32]
 800d690:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d694:	4013      	ands	r3, r2
 800d696:	2b00      	cmp	r3, #0
 800d698:	d107      	bne.n	800d6aa <HAL_TIM_PWM_Stop_DMA+0x182>
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	681a      	ldr	r2, [r3, #0]
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	f022 0201 	bic.w	r2, r2, #1
 800d6a8:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d6aa:	683b      	ldr	r3, [r7, #0]
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d104      	bne.n	800d6ba <HAL_TIM_PWM_Stop_DMA+0x192>
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	2201      	movs	r2, #1
 800d6b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d6b8:	e023      	b.n	800d702 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800d6ba:	683b      	ldr	r3, [r7, #0]
 800d6bc:	2b04      	cmp	r3, #4
 800d6be:	d104      	bne.n	800d6ca <HAL_TIM_PWM_Stop_DMA+0x1a2>
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	2201      	movs	r2, #1
 800d6c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d6c8:	e01b      	b.n	800d702 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800d6ca:	683b      	ldr	r3, [r7, #0]
 800d6cc:	2b08      	cmp	r3, #8
 800d6ce:	d104      	bne.n	800d6da <HAL_TIM_PWM_Stop_DMA+0x1b2>
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	2201      	movs	r2, #1
 800d6d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d6d8:	e013      	b.n	800d702 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800d6da:	683b      	ldr	r3, [r7, #0]
 800d6dc:	2b0c      	cmp	r3, #12
 800d6de:	d104      	bne.n	800d6ea <HAL_TIM_PWM_Stop_DMA+0x1c2>
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	2201      	movs	r2, #1
 800d6e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d6e8:	e00b      	b.n	800d702 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	2b10      	cmp	r3, #16
 800d6ee:	d104      	bne.n	800d6fa <HAL_TIM_PWM_Stop_DMA+0x1d2>
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2201      	movs	r2, #1
 800d6f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d6f8:	e003      	b.n	800d702 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	2201      	movs	r2, #1
 800d6fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800d702:	7bfb      	ldrb	r3, [r7, #15]
}
 800d704:	4618      	mov	r0, r3
 800d706:	3710      	adds	r7, #16
 800d708:	46bd      	mov	sp, r7
 800d70a:	bd80      	pop	{r7, pc}
 800d70c:	40012c00 	.word	0x40012c00
 800d710:	40013400 	.word	0x40013400
 800d714:	40014000 	.word	0x40014000
 800d718:	40014400 	.word	0x40014400
 800d71c:	40014800 	.word	0x40014800
 800d720:	40015000 	.word	0x40015000

0800d724 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b086      	sub	sp, #24
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
 800d72c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	2b00      	cmp	r3, #0
 800d732:	d101      	bne.n	800d738 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d734:	2301      	movs	r3, #1
 800d736:	e097      	b.n	800d868 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d73e:	b2db      	uxtb	r3, r3
 800d740:	2b00      	cmp	r3, #0
 800d742:	d106      	bne.n	800d752 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	2200      	movs	r2, #0
 800d748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d74c:	6878      	ldr	r0, [r7, #4]
 800d74e:	f7fa ff4f 	bl	80085f0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	2202      	movs	r2, #2
 800d756:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	689b      	ldr	r3, [r3, #8]
 800d760:	687a      	ldr	r2, [r7, #4]
 800d762:	6812      	ldr	r2, [r2, #0]
 800d764:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800d768:	f023 0307 	bic.w	r3, r3, #7
 800d76c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681a      	ldr	r2, [r3, #0]
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	3304      	adds	r3, #4
 800d776:	4619      	mov	r1, r3
 800d778:	4610      	mov	r0, r2
 800d77a:	f000 fd7b 	bl	800e274 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	689b      	ldr	r3, [r3, #8]
 800d784:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	699b      	ldr	r3, [r3, #24]
 800d78c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	6a1b      	ldr	r3, [r3, #32]
 800d794:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d796:	683b      	ldr	r3, [r7, #0]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	697a      	ldr	r2, [r7, #20]
 800d79c:	4313      	orrs	r3, r2
 800d79e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d7a0:	693b      	ldr	r3, [r7, #16]
 800d7a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d7a6:	f023 0303 	bic.w	r3, r3, #3
 800d7aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d7ac:	683b      	ldr	r3, [r7, #0]
 800d7ae:	689a      	ldr	r2, [r3, #8]
 800d7b0:	683b      	ldr	r3, [r7, #0]
 800d7b2:	699b      	ldr	r3, [r3, #24]
 800d7b4:	021b      	lsls	r3, r3, #8
 800d7b6:	4313      	orrs	r3, r2
 800d7b8:	693a      	ldr	r2, [r7, #16]
 800d7ba:	4313      	orrs	r3, r2
 800d7bc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d7be:	693b      	ldr	r3, [r7, #16]
 800d7c0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800d7c4:	f023 030c 	bic.w	r3, r3, #12
 800d7c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d7ca:	693b      	ldr	r3, [r7, #16]
 800d7cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d7d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d7d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d7d6:	683b      	ldr	r3, [r7, #0]
 800d7d8:	68da      	ldr	r2, [r3, #12]
 800d7da:	683b      	ldr	r3, [r7, #0]
 800d7dc:	69db      	ldr	r3, [r3, #28]
 800d7de:	021b      	lsls	r3, r3, #8
 800d7e0:	4313      	orrs	r3, r2
 800d7e2:	693a      	ldr	r2, [r7, #16]
 800d7e4:	4313      	orrs	r3, r2
 800d7e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d7e8:	683b      	ldr	r3, [r7, #0]
 800d7ea:	691b      	ldr	r3, [r3, #16]
 800d7ec:	011a      	lsls	r2, r3, #4
 800d7ee:	683b      	ldr	r3, [r7, #0]
 800d7f0:	6a1b      	ldr	r3, [r3, #32]
 800d7f2:	031b      	lsls	r3, r3, #12
 800d7f4:	4313      	orrs	r3, r2
 800d7f6:	693a      	ldr	r2, [r7, #16]
 800d7f8:	4313      	orrs	r3, r2
 800d7fa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800d802:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800d80a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d80c:	683b      	ldr	r3, [r7, #0]
 800d80e:	685a      	ldr	r2, [r3, #4]
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	695b      	ldr	r3, [r3, #20]
 800d814:	011b      	lsls	r3, r3, #4
 800d816:	4313      	orrs	r3, r2
 800d818:	68fa      	ldr	r2, [r7, #12]
 800d81a:	4313      	orrs	r3, r2
 800d81c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	697a      	ldr	r2, [r7, #20]
 800d824:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	693a      	ldr	r2, [r7, #16]
 800d82c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	68fa      	ldr	r2, [r7, #12]
 800d834:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	2201      	movs	r2, #1
 800d83a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	2201      	movs	r2, #1
 800d842:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	2201      	movs	r2, #1
 800d84a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2201      	movs	r2, #1
 800d852:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	2201      	movs	r2, #1
 800d85a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	2201      	movs	r2, #1
 800d862:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d866:	2300      	movs	r3, #0
}
 800d868:	4618      	mov	r0, r3
 800d86a:	3718      	adds	r7, #24
 800d86c:	46bd      	mov	sp, r7
 800d86e:	bd80      	pop	{r7, pc}

0800d870 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b084      	sub	sp, #16
 800d874:	af00      	add	r7, sp, #0
 800d876:	6078      	str	r0, [r7, #4]
 800d878:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d880:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d888:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d890:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d898:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d110      	bne.n	800d8c2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d8a0:	7bfb      	ldrb	r3, [r7, #15]
 800d8a2:	2b01      	cmp	r3, #1
 800d8a4:	d102      	bne.n	800d8ac <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800d8a6:	7b7b      	ldrb	r3, [r7, #13]
 800d8a8:	2b01      	cmp	r3, #1
 800d8aa:	d001      	beq.n	800d8b0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800d8ac:	2301      	movs	r3, #1
 800d8ae:	e069      	b.n	800d984 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	2202      	movs	r2, #2
 800d8b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	2202      	movs	r2, #2
 800d8bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d8c0:	e031      	b.n	800d926 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	2b04      	cmp	r3, #4
 800d8c6:	d110      	bne.n	800d8ea <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d8c8:	7bbb      	ldrb	r3, [r7, #14]
 800d8ca:	2b01      	cmp	r3, #1
 800d8cc:	d102      	bne.n	800d8d4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d8ce:	7b3b      	ldrb	r3, [r7, #12]
 800d8d0:	2b01      	cmp	r3, #1
 800d8d2:	d001      	beq.n	800d8d8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800d8d4:	2301      	movs	r3, #1
 800d8d6:	e055      	b.n	800d984 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	2202      	movs	r2, #2
 800d8dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	2202      	movs	r2, #2
 800d8e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d8e8:	e01d      	b.n	800d926 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d8ea:	7bfb      	ldrb	r3, [r7, #15]
 800d8ec:	2b01      	cmp	r3, #1
 800d8ee:	d108      	bne.n	800d902 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d8f0:	7bbb      	ldrb	r3, [r7, #14]
 800d8f2:	2b01      	cmp	r3, #1
 800d8f4:	d105      	bne.n	800d902 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d8f6:	7b7b      	ldrb	r3, [r7, #13]
 800d8f8:	2b01      	cmp	r3, #1
 800d8fa:	d102      	bne.n	800d902 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d8fc:	7b3b      	ldrb	r3, [r7, #12]
 800d8fe:	2b01      	cmp	r3, #1
 800d900:	d001      	beq.n	800d906 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800d902:	2301      	movs	r3, #1
 800d904:	e03e      	b.n	800d984 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	2202      	movs	r2, #2
 800d90a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	2202      	movs	r2, #2
 800d912:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	2202      	movs	r2, #2
 800d91a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	2202      	movs	r2, #2
 800d922:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800d926:	683b      	ldr	r3, [r7, #0]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d003      	beq.n	800d934 <HAL_TIM_Encoder_Start+0xc4>
 800d92c:	683b      	ldr	r3, [r7, #0]
 800d92e:	2b04      	cmp	r3, #4
 800d930:	d008      	beq.n	800d944 <HAL_TIM_Encoder_Start+0xd4>
 800d932:	e00f      	b.n	800d954 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	2201      	movs	r2, #1
 800d93a:	2100      	movs	r1, #0
 800d93c:	4618      	mov	r0, r3
 800d93e:	f001 f913 	bl	800eb68 <TIM_CCxChannelCmd>
      break;
 800d942:	e016      	b.n	800d972 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	2201      	movs	r2, #1
 800d94a:	2104      	movs	r1, #4
 800d94c:	4618      	mov	r0, r3
 800d94e:	f001 f90b 	bl	800eb68 <TIM_CCxChannelCmd>
      break;
 800d952:	e00e      	b.n	800d972 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	2201      	movs	r2, #1
 800d95a:	2100      	movs	r1, #0
 800d95c:	4618      	mov	r0, r3
 800d95e:	f001 f903 	bl	800eb68 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	2201      	movs	r2, #1
 800d968:	2104      	movs	r1, #4
 800d96a:	4618      	mov	r0, r3
 800d96c:	f001 f8fc 	bl	800eb68 <TIM_CCxChannelCmd>
      break;
 800d970:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	681a      	ldr	r2, [r3, #0]
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	f042 0201 	orr.w	r2, r2, #1
 800d980:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d982:	2300      	movs	r3, #0
}
 800d984:	4618      	mov	r0, r3
 800d986:	3710      	adds	r7, #16
 800d988:	46bd      	mov	sp, r7
 800d98a:	bd80      	pop	{r7, pc}

0800d98c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b084      	sub	sp, #16
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	68db      	ldr	r3, [r3, #12]
 800d99a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	691b      	ldr	r3, [r3, #16]
 800d9a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d9a4:	68bb      	ldr	r3, [r7, #8]
 800d9a6:	f003 0302 	and.w	r3, r3, #2
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d020      	beq.n	800d9f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	f003 0302 	and.w	r3, r3, #2
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d01b      	beq.n	800d9f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	f06f 0202 	mvn.w	r2, #2
 800d9c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	2201      	movs	r2, #1
 800d9c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	699b      	ldr	r3, [r3, #24]
 800d9ce:	f003 0303 	and.w	r3, r3, #3
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d003      	beq.n	800d9de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d9d6:	6878      	ldr	r0, [r7, #4]
 800d9d8:	f000 fb5c 	bl	800e094 <HAL_TIM_IC_CaptureCallback>
 800d9dc:	e005      	b.n	800d9ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d9de:	6878      	ldr	r0, [r7, #4]
 800d9e0:	f000 fb4e 	bl	800e080 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d9e4:	6878      	ldr	r0, [r7, #4]
 800d9e6:	f7f9 fd2f 	bl	8007448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d9f0:	68bb      	ldr	r3, [r7, #8]
 800d9f2:	f003 0304 	and.w	r3, r3, #4
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d020      	beq.n	800da3c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	f003 0304 	and.w	r3, r3, #4
 800da00:	2b00      	cmp	r3, #0
 800da02:	d01b      	beq.n	800da3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	f06f 0204 	mvn.w	r2, #4
 800da0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	2202      	movs	r2, #2
 800da12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	699b      	ldr	r3, [r3, #24]
 800da1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d003      	beq.n	800da2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800da22:	6878      	ldr	r0, [r7, #4]
 800da24:	f000 fb36 	bl	800e094 <HAL_TIM_IC_CaptureCallback>
 800da28:	e005      	b.n	800da36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800da2a:	6878      	ldr	r0, [r7, #4]
 800da2c:	f000 fb28 	bl	800e080 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800da30:	6878      	ldr	r0, [r7, #4]
 800da32:	f7f9 fd09 	bl	8007448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	2200      	movs	r2, #0
 800da3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800da3c:	68bb      	ldr	r3, [r7, #8]
 800da3e:	f003 0308 	and.w	r3, r3, #8
 800da42:	2b00      	cmp	r3, #0
 800da44:	d020      	beq.n	800da88 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	f003 0308 	and.w	r3, r3, #8
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d01b      	beq.n	800da88 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	f06f 0208 	mvn.w	r2, #8
 800da58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	2204      	movs	r2, #4
 800da5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	69db      	ldr	r3, [r3, #28]
 800da66:	f003 0303 	and.w	r3, r3, #3
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d003      	beq.n	800da76 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800da6e:	6878      	ldr	r0, [r7, #4]
 800da70:	f000 fb10 	bl	800e094 <HAL_TIM_IC_CaptureCallback>
 800da74:	e005      	b.n	800da82 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800da76:	6878      	ldr	r0, [r7, #4]
 800da78:	f000 fb02 	bl	800e080 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800da7c:	6878      	ldr	r0, [r7, #4]
 800da7e:	f7f9 fce3 	bl	8007448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	2200      	movs	r2, #0
 800da86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800da88:	68bb      	ldr	r3, [r7, #8]
 800da8a:	f003 0310 	and.w	r3, r3, #16
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d020      	beq.n	800dad4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	f003 0310 	and.w	r3, r3, #16
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d01b      	beq.n	800dad4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	f06f 0210 	mvn.w	r2, #16
 800daa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	2208      	movs	r2, #8
 800daaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	69db      	ldr	r3, [r3, #28]
 800dab2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d003      	beq.n	800dac2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	f000 faea 	bl	800e094 <HAL_TIM_IC_CaptureCallback>
 800dac0:	e005      	b.n	800dace <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f000 fadc 	bl	800e080 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dac8:	6878      	ldr	r0, [r7, #4]
 800daca:	f7f9 fcbd 	bl	8007448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	2200      	movs	r2, #0
 800dad2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dad4:	68bb      	ldr	r3, [r7, #8]
 800dad6:	f003 0301 	and.w	r3, r3, #1
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d00c      	beq.n	800daf8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	f003 0301 	and.w	r3, r3, #1
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d007      	beq.n	800daf8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	f06f 0201 	mvn.w	r2, #1
 800daf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800daf2:	6878      	ldr	r0, [r7, #4]
 800daf4:	f7f9 fde0 	bl	80076b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800daf8:	68bb      	ldr	r3, [r7, #8]
 800dafa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d104      	bne.n	800db0c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800db02:	68bb      	ldr	r3, [r7, #8]
 800db04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d00c      	beq.n	800db26 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db12:	2b00      	cmp	r3, #0
 800db14:	d007      	beq.n	800db26 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800db1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800db20:	6878      	ldr	r0, [r7, #4]
 800db22:	f001 f97b 	bl	800ee1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800db26:	68bb      	ldr	r3, [r7, #8]
 800db28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d00c      	beq.n	800db4a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db36:	2b00      	cmp	r3, #0
 800db38:	d007      	beq.n	800db4a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800db42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800db44:	6878      	ldr	r0, [r7, #4]
 800db46:	f001 f973 	bl	800ee30 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800db4a:	68bb      	ldr	r3, [r7, #8]
 800db4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db50:	2b00      	cmp	r3, #0
 800db52:	d00c      	beq.n	800db6e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d007      	beq.n	800db6e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800db66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800db68:	6878      	ldr	r0, [r7, #4]
 800db6a:	f000 fa9d 	bl	800e0a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800db6e:	68bb      	ldr	r3, [r7, #8]
 800db70:	f003 0320 	and.w	r3, r3, #32
 800db74:	2b00      	cmp	r3, #0
 800db76:	d00c      	beq.n	800db92 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	f003 0320 	and.w	r3, r3, #32
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d007      	beq.n	800db92 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	f06f 0220 	mvn.w	r2, #32
 800db8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800db8c:	6878      	ldr	r0, [r7, #4]
 800db8e:	f001 f93b 	bl	800ee08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800db92:	68bb      	ldr	r3, [r7, #8]
 800db94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d00c      	beq.n	800dbb6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d007      	beq.n	800dbb6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800dbae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800dbb0:	6878      	ldr	r0, [r7, #4]
 800dbb2:	f001 f947 	bl	800ee44 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800dbb6:	68bb      	ldr	r3, [r7, #8]
 800dbb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d00c      	beq.n	800dbda <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d007      	beq.n	800dbda <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800dbd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800dbd4:	6878      	ldr	r0, [r7, #4]
 800dbd6:	f001 f93f 	bl	800ee58 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800dbda:	68bb      	ldr	r3, [r7, #8]
 800dbdc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d00c      	beq.n	800dbfe <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d007      	beq.n	800dbfe <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800dbf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	f001 f937 	bl	800ee6c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800dbfe:	68bb      	ldr	r3, [r7, #8]
 800dc00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d00c      	beq.n	800dc22 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d007      	beq.n	800dc22 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800dc1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800dc1c:	6878      	ldr	r0, [r7, #4]
 800dc1e:	f001 f92f 	bl	800ee80 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dc22:	bf00      	nop
 800dc24:	3710      	adds	r7, #16
 800dc26:	46bd      	mov	sp, r7
 800dc28:	bd80      	pop	{r7, pc}
	...

0800dc2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b086      	sub	sp, #24
 800dc30:	af00      	add	r7, sp, #0
 800dc32:	60f8      	str	r0, [r7, #12]
 800dc34:	60b9      	str	r1, [r7, #8]
 800dc36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800dc38:	2300      	movs	r3, #0
 800dc3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dc42:	2b01      	cmp	r3, #1
 800dc44:	d101      	bne.n	800dc4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800dc46:	2302      	movs	r3, #2
 800dc48:	e0ff      	b.n	800de4a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	2201      	movs	r2, #1
 800dc4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	2b14      	cmp	r3, #20
 800dc56:	f200 80f0 	bhi.w	800de3a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800dc5a:	a201      	add	r2, pc, #4	@ (adr r2, 800dc60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800dc5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc60:	0800dcb5 	.word	0x0800dcb5
 800dc64:	0800de3b 	.word	0x0800de3b
 800dc68:	0800de3b 	.word	0x0800de3b
 800dc6c:	0800de3b 	.word	0x0800de3b
 800dc70:	0800dcf5 	.word	0x0800dcf5
 800dc74:	0800de3b 	.word	0x0800de3b
 800dc78:	0800de3b 	.word	0x0800de3b
 800dc7c:	0800de3b 	.word	0x0800de3b
 800dc80:	0800dd37 	.word	0x0800dd37
 800dc84:	0800de3b 	.word	0x0800de3b
 800dc88:	0800de3b 	.word	0x0800de3b
 800dc8c:	0800de3b 	.word	0x0800de3b
 800dc90:	0800dd77 	.word	0x0800dd77
 800dc94:	0800de3b 	.word	0x0800de3b
 800dc98:	0800de3b 	.word	0x0800de3b
 800dc9c:	0800de3b 	.word	0x0800de3b
 800dca0:	0800ddb9 	.word	0x0800ddb9
 800dca4:	0800de3b 	.word	0x0800de3b
 800dca8:	0800de3b 	.word	0x0800de3b
 800dcac:	0800de3b 	.word	0x0800de3b
 800dcb0:	0800ddf9 	.word	0x0800ddf9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	68b9      	ldr	r1, [r7, #8]
 800dcba:	4618      	mov	r0, r3
 800dcbc:	f000 fb8e 	bl	800e3dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	699a      	ldr	r2, [r3, #24]
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f042 0208 	orr.w	r2, r2, #8
 800dcce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	699a      	ldr	r2, [r3, #24]
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	f022 0204 	bic.w	r2, r2, #4
 800dcde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	6999      	ldr	r1, [r3, #24]
 800dce6:	68bb      	ldr	r3, [r7, #8]
 800dce8:	691a      	ldr	r2, [r3, #16]
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	430a      	orrs	r2, r1
 800dcf0:	619a      	str	r2, [r3, #24]
      break;
 800dcf2:	e0a5      	b.n	800de40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	68b9      	ldr	r1, [r7, #8]
 800dcfa:	4618      	mov	r0, r3
 800dcfc:	f000 fc08 	bl	800e510 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	699a      	ldr	r2, [r3, #24]
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dd0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	699a      	ldr	r2, [r3, #24]
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dd1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	6999      	ldr	r1, [r3, #24]
 800dd26:	68bb      	ldr	r3, [r7, #8]
 800dd28:	691b      	ldr	r3, [r3, #16]
 800dd2a:	021a      	lsls	r2, r3, #8
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	430a      	orrs	r2, r1
 800dd32:	619a      	str	r2, [r3, #24]
      break;
 800dd34:	e084      	b.n	800de40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	68b9      	ldr	r1, [r7, #8]
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	f000 fc7b 	bl	800e638 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	69da      	ldr	r2, [r3, #28]
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	f042 0208 	orr.w	r2, r2, #8
 800dd50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	69da      	ldr	r2, [r3, #28]
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	f022 0204 	bic.w	r2, r2, #4
 800dd60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	69d9      	ldr	r1, [r3, #28]
 800dd68:	68bb      	ldr	r3, [r7, #8]
 800dd6a:	691a      	ldr	r2, [r3, #16]
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	430a      	orrs	r2, r1
 800dd72:	61da      	str	r2, [r3, #28]
      break;
 800dd74:	e064      	b.n	800de40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	68b9      	ldr	r1, [r7, #8]
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	f000 fced 	bl	800e75c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	69da      	ldr	r2, [r3, #28]
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dd90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	69da      	ldr	r2, [r3, #28]
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dda0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	69d9      	ldr	r1, [r3, #28]
 800dda8:	68bb      	ldr	r3, [r7, #8]
 800ddaa:	691b      	ldr	r3, [r3, #16]
 800ddac:	021a      	lsls	r2, r3, #8
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	430a      	orrs	r2, r1
 800ddb4:	61da      	str	r2, [r3, #28]
      break;
 800ddb6:	e043      	b.n	800de40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	68b9      	ldr	r1, [r7, #8]
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	f000 fd60 	bl	800e884 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	f042 0208 	orr.w	r2, r2, #8
 800ddd2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	f022 0204 	bic.w	r2, r2, #4
 800dde2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ddea:	68bb      	ldr	r3, [r7, #8]
 800ddec:	691a      	ldr	r2, [r3, #16]
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	430a      	orrs	r2, r1
 800ddf4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ddf6:	e023      	b.n	800de40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	68b9      	ldr	r1, [r7, #8]
 800ddfe:	4618      	mov	r0, r3
 800de00:	f000 fdaa 	bl	800e958 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800de12:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800de22:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800de2a:	68bb      	ldr	r3, [r7, #8]
 800de2c:	691b      	ldr	r3, [r3, #16]
 800de2e:	021a      	lsls	r2, r3, #8
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	430a      	orrs	r2, r1
 800de36:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800de38:	e002      	b.n	800de40 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800de3a:	2301      	movs	r3, #1
 800de3c:	75fb      	strb	r3, [r7, #23]
      break;
 800de3e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	2200      	movs	r2, #0
 800de44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800de48:	7dfb      	ldrb	r3, [r7, #23]
}
 800de4a:	4618      	mov	r0, r3
 800de4c:	3718      	adds	r7, #24
 800de4e:	46bd      	mov	sp, r7
 800de50:	bd80      	pop	{r7, pc}
 800de52:	bf00      	nop

0800de54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800de54:	b580      	push	{r7, lr}
 800de56:	b084      	sub	sp, #16
 800de58:	af00      	add	r7, sp, #0
 800de5a:	6078      	str	r0, [r7, #4]
 800de5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800de5e:	2300      	movs	r3, #0
 800de60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800de68:	2b01      	cmp	r3, #1
 800de6a:	d101      	bne.n	800de70 <HAL_TIM_ConfigClockSource+0x1c>
 800de6c:	2302      	movs	r3, #2
 800de6e:	e0f6      	b.n	800e05e <HAL_TIM_ConfigClockSource+0x20a>
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	2201      	movs	r2, #1
 800de74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	2202      	movs	r2, #2
 800de7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	689b      	ldr	r3, [r3, #8]
 800de86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800de88:	68bb      	ldr	r3, [r7, #8]
 800de8a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800de8e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800de92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800de94:	68bb      	ldr	r3, [r7, #8]
 800de96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800de9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	68ba      	ldr	r2, [r7, #8]
 800dea2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dea4:	683b      	ldr	r3, [r7, #0]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	4a6f      	ldr	r2, [pc, #444]	@ (800e068 <HAL_TIM_ConfigClockSource+0x214>)
 800deaa:	4293      	cmp	r3, r2
 800deac:	f000 80c1 	beq.w	800e032 <HAL_TIM_ConfigClockSource+0x1de>
 800deb0:	4a6d      	ldr	r2, [pc, #436]	@ (800e068 <HAL_TIM_ConfigClockSource+0x214>)
 800deb2:	4293      	cmp	r3, r2
 800deb4:	f200 80c6 	bhi.w	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800deb8:	4a6c      	ldr	r2, [pc, #432]	@ (800e06c <HAL_TIM_ConfigClockSource+0x218>)
 800deba:	4293      	cmp	r3, r2
 800debc:	f000 80b9 	beq.w	800e032 <HAL_TIM_ConfigClockSource+0x1de>
 800dec0:	4a6a      	ldr	r2, [pc, #424]	@ (800e06c <HAL_TIM_ConfigClockSource+0x218>)
 800dec2:	4293      	cmp	r3, r2
 800dec4:	f200 80be 	bhi.w	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800dec8:	4a69      	ldr	r2, [pc, #420]	@ (800e070 <HAL_TIM_ConfigClockSource+0x21c>)
 800deca:	4293      	cmp	r3, r2
 800decc:	f000 80b1 	beq.w	800e032 <HAL_TIM_ConfigClockSource+0x1de>
 800ded0:	4a67      	ldr	r2, [pc, #412]	@ (800e070 <HAL_TIM_ConfigClockSource+0x21c>)
 800ded2:	4293      	cmp	r3, r2
 800ded4:	f200 80b6 	bhi.w	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800ded8:	4a66      	ldr	r2, [pc, #408]	@ (800e074 <HAL_TIM_ConfigClockSource+0x220>)
 800deda:	4293      	cmp	r3, r2
 800dedc:	f000 80a9 	beq.w	800e032 <HAL_TIM_ConfigClockSource+0x1de>
 800dee0:	4a64      	ldr	r2, [pc, #400]	@ (800e074 <HAL_TIM_ConfigClockSource+0x220>)
 800dee2:	4293      	cmp	r3, r2
 800dee4:	f200 80ae 	bhi.w	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800dee8:	4a63      	ldr	r2, [pc, #396]	@ (800e078 <HAL_TIM_ConfigClockSource+0x224>)
 800deea:	4293      	cmp	r3, r2
 800deec:	f000 80a1 	beq.w	800e032 <HAL_TIM_ConfigClockSource+0x1de>
 800def0:	4a61      	ldr	r2, [pc, #388]	@ (800e078 <HAL_TIM_ConfigClockSource+0x224>)
 800def2:	4293      	cmp	r3, r2
 800def4:	f200 80a6 	bhi.w	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800def8:	4a60      	ldr	r2, [pc, #384]	@ (800e07c <HAL_TIM_ConfigClockSource+0x228>)
 800defa:	4293      	cmp	r3, r2
 800defc:	f000 8099 	beq.w	800e032 <HAL_TIM_ConfigClockSource+0x1de>
 800df00:	4a5e      	ldr	r2, [pc, #376]	@ (800e07c <HAL_TIM_ConfigClockSource+0x228>)
 800df02:	4293      	cmp	r3, r2
 800df04:	f200 809e 	bhi.w	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800df08:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800df0c:	f000 8091 	beq.w	800e032 <HAL_TIM_ConfigClockSource+0x1de>
 800df10:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800df14:	f200 8096 	bhi.w	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800df18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800df1c:	f000 8089 	beq.w	800e032 <HAL_TIM_ConfigClockSource+0x1de>
 800df20:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800df24:	f200 808e 	bhi.w	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800df28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800df2c:	d03e      	beq.n	800dfac <HAL_TIM_ConfigClockSource+0x158>
 800df2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800df32:	f200 8087 	bhi.w	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800df36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800df3a:	f000 8086 	beq.w	800e04a <HAL_TIM_ConfigClockSource+0x1f6>
 800df3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800df42:	d87f      	bhi.n	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800df44:	2b70      	cmp	r3, #112	@ 0x70
 800df46:	d01a      	beq.n	800df7e <HAL_TIM_ConfigClockSource+0x12a>
 800df48:	2b70      	cmp	r3, #112	@ 0x70
 800df4a:	d87b      	bhi.n	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800df4c:	2b60      	cmp	r3, #96	@ 0x60
 800df4e:	d050      	beq.n	800dff2 <HAL_TIM_ConfigClockSource+0x19e>
 800df50:	2b60      	cmp	r3, #96	@ 0x60
 800df52:	d877      	bhi.n	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800df54:	2b50      	cmp	r3, #80	@ 0x50
 800df56:	d03c      	beq.n	800dfd2 <HAL_TIM_ConfigClockSource+0x17e>
 800df58:	2b50      	cmp	r3, #80	@ 0x50
 800df5a:	d873      	bhi.n	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800df5c:	2b40      	cmp	r3, #64	@ 0x40
 800df5e:	d058      	beq.n	800e012 <HAL_TIM_ConfigClockSource+0x1be>
 800df60:	2b40      	cmp	r3, #64	@ 0x40
 800df62:	d86f      	bhi.n	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800df64:	2b30      	cmp	r3, #48	@ 0x30
 800df66:	d064      	beq.n	800e032 <HAL_TIM_ConfigClockSource+0x1de>
 800df68:	2b30      	cmp	r3, #48	@ 0x30
 800df6a:	d86b      	bhi.n	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800df6c:	2b20      	cmp	r3, #32
 800df6e:	d060      	beq.n	800e032 <HAL_TIM_ConfigClockSource+0x1de>
 800df70:	2b20      	cmp	r3, #32
 800df72:	d867      	bhi.n	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
 800df74:	2b00      	cmp	r3, #0
 800df76:	d05c      	beq.n	800e032 <HAL_TIM_ConfigClockSource+0x1de>
 800df78:	2b10      	cmp	r3, #16
 800df7a:	d05a      	beq.n	800e032 <HAL_TIM_ConfigClockSource+0x1de>
 800df7c:	e062      	b.n	800e044 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800df82:	683b      	ldr	r3, [r7, #0]
 800df84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800df86:	683b      	ldr	r3, [r7, #0]
 800df88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800df8a:	683b      	ldr	r3, [r7, #0]
 800df8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800df8e:	f000 fdcb 	bl	800eb28 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	689b      	ldr	r3, [r3, #8]
 800df98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800df9a:	68bb      	ldr	r3, [r7, #8]
 800df9c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800dfa0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	68ba      	ldr	r2, [r7, #8]
 800dfa8:	609a      	str	r2, [r3, #8]
      break;
 800dfaa:	e04f      	b.n	800e04c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800dfb0:	683b      	ldr	r3, [r7, #0]
 800dfb2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800dfb8:	683b      	ldr	r3, [r7, #0]
 800dfba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800dfbc:	f000 fdb4 	bl	800eb28 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	689a      	ldr	r2, [r3, #8]
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800dfce:	609a      	str	r2, [r3, #8]
      break;
 800dfd0:	e03c      	b.n	800e04c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dfd6:	683b      	ldr	r3, [r7, #0]
 800dfd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dfda:	683b      	ldr	r3, [r7, #0]
 800dfdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dfde:	461a      	mov	r2, r3
 800dfe0:	f000 fd26 	bl	800ea30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	2150      	movs	r1, #80	@ 0x50
 800dfea:	4618      	mov	r0, r3
 800dfec:	f000 fd7f 	bl	800eaee <TIM_ITRx_SetConfig>
      break;
 800dff0:	e02c      	b.n	800e04c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dff6:	683b      	ldr	r3, [r7, #0]
 800dff8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800dffe:	461a      	mov	r2, r3
 800e000:	f000 fd45 	bl	800ea8e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	2160      	movs	r1, #96	@ 0x60
 800e00a:	4618      	mov	r0, r3
 800e00c:	f000 fd6f 	bl	800eaee <TIM_ITRx_SetConfig>
      break;
 800e010:	e01c      	b.n	800e04c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e016:	683b      	ldr	r3, [r7, #0]
 800e018:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e01e:	461a      	mov	r2, r3
 800e020:	f000 fd06 	bl	800ea30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	2140      	movs	r1, #64	@ 0x40
 800e02a:	4618      	mov	r0, r3
 800e02c:	f000 fd5f 	bl	800eaee <TIM_ITRx_SetConfig>
      break;
 800e030:	e00c      	b.n	800e04c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	681a      	ldr	r2, [r3, #0]
 800e036:	683b      	ldr	r3, [r7, #0]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	4619      	mov	r1, r3
 800e03c:	4610      	mov	r0, r2
 800e03e:	f000 fd56 	bl	800eaee <TIM_ITRx_SetConfig>
      break;
 800e042:	e003      	b.n	800e04c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800e044:	2301      	movs	r3, #1
 800e046:	73fb      	strb	r3, [r7, #15]
      break;
 800e048:	e000      	b.n	800e04c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800e04a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	2201      	movs	r2, #1
 800e050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	2200      	movs	r2, #0
 800e058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e05c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e05e:	4618      	mov	r0, r3
 800e060:	3710      	adds	r7, #16
 800e062:	46bd      	mov	sp, r7
 800e064:	bd80      	pop	{r7, pc}
 800e066:	bf00      	nop
 800e068:	00100070 	.word	0x00100070
 800e06c:	00100060 	.word	0x00100060
 800e070:	00100050 	.word	0x00100050
 800e074:	00100040 	.word	0x00100040
 800e078:	00100030 	.word	0x00100030
 800e07c:	00100020 	.word	0x00100020

0800e080 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e080:	b480      	push	{r7}
 800e082:	b083      	sub	sp, #12
 800e084:	af00      	add	r7, sp, #0
 800e086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e088:	bf00      	nop
 800e08a:	370c      	adds	r7, #12
 800e08c:	46bd      	mov	sp, r7
 800e08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e092:	4770      	bx	lr

0800e094 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e094:	b480      	push	{r7}
 800e096:	b083      	sub	sp, #12
 800e098:	af00      	add	r7, sp, #0
 800e09a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e09c:	bf00      	nop
 800e09e:	370c      	adds	r7, #12
 800e0a0:	46bd      	mov	sp, r7
 800e0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a6:	4770      	bx	lr

0800e0a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e0a8:	b480      	push	{r7}
 800e0aa:	b083      	sub	sp, #12
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e0b0:	bf00      	nop
 800e0b2:	370c      	adds	r7, #12
 800e0b4:	46bd      	mov	sp, r7
 800e0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ba:	4770      	bx	lr

0800e0bc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800e0bc:	b480      	push	{r7}
 800e0be:	b083      	sub	sp, #12
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800e0c4:	bf00      	nop
 800e0c6:	370c      	adds	r7, #12
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ce:	4770      	bx	lr

0800e0d0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b084      	sub	sp, #16
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0dc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0e2:	687a      	ldr	r2, [r7, #4]
 800e0e4:	429a      	cmp	r2, r3
 800e0e6:	d107      	bne.n	800e0f8 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	2201      	movs	r2, #1
 800e0ec:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	2201      	movs	r2, #1
 800e0f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e0f6:	e02a      	b.n	800e14e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0fc:	687a      	ldr	r2, [r7, #4]
 800e0fe:	429a      	cmp	r2, r3
 800e100:	d107      	bne.n	800e112 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	2202      	movs	r2, #2
 800e106:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	2201      	movs	r2, #1
 800e10c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e110:	e01d      	b.n	800e14e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e116:	687a      	ldr	r2, [r7, #4]
 800e118:	429a      	cmp	r2, r3
 800e11a:	d107      	bne.n	800e12c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	2204      	movs	r2, #4
 800e120:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	2201      	movs	r2, #1
 800e126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e12a:	e010      	b.n	800e14e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e130:	687a      	ldr	r2, [r7, #4]
 800e132:	429a      	cmp	r2, r3
 800e134:	d107      	bne.n	800e146 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	2208      	movs	r2, #8
 800e13a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	2201      	movs	r2, #1
 800e140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e144:	e003      	b.n	800e14e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	2201      	movs	r2, #1
 800e14a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800e14e:	68f8      	ldr	r0, [r7, #12]
 800e150:	f7ff ffb4 	bl	800e0bc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	2200      	movs	r2, #0
 800e158:	771a      	strb	r2, [r3, #28]
}
 800e15a:	bf00      	nop
 800e15c:	3710      	adds	r7, #16
 800e15e:	46bd      	mov	sp, r7
 800e160:	bd80      	pop	{r7, pc}

0800e162 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800e162:	b580      	push	{r7, lr}
 800e164:	b084      	sub	sp, #16
 800e166:	af00      	add	r7, sp, #0
 800e168:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e16e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e174:	687a      	ldr	r2, [r7, #4]
 800e176:	429a      	cmp	r2, r3
 800e178:	d10b      	bne.n	800e192 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	2201      	movs	r2, #1
 800e17e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	69db      	ldr	r3, [r3, #28]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d136      	bne.n	800e1f6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	2201      	movs	r2, #1
 800e18c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e190:	e031      	b.n	800e1f6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e196:	687a      	ldr	r2, [r7, #4]
 800e198:	429a      	cmp	r2, r3
 800e19a:	d10b      	bne.n	800e1b4 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	2202      	movs	r2, #2
 800e1a0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	69db      	ldr	r3, [r3, #28]
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d125      	bne.n	800e1f6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	2201      	movs	r2, #1
 800e1ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e1b2:	e020      	b.n	800e1f6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1b8:	687a      	ldr	r2, [r7, #4]
 800e1ba:	429a      	cmp	r2, r3
 800e1bc:	d10b      	bne.n	800e1d6 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	2204      	movs	r2, #4
 800e1c2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	69db      	ldr	r3, [r3, #28]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d114      	bne.n	800e1f6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	2201      	movs	r2, #1
 800e1d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e1d4:	e00f      	b.n	800e1f6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1da:	687a      	ldr	r2, [r7, #4]
 800e1dc:	429a      	cmp	r2, r3
 800e1de:	d10a      	bne.n	800e1f6 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	2208      	movs	r2, #8
 800e1e4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	69db      	ldr	r3, [r3, #28]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d103      	bne.n	800e1f6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	2201      	movs	r2, #1
 800e1f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e1f6:	68f8      	ldr	r0, [r7, #12]
 800e1f8:	f7f9 f926 	bl	8007448 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	2200      	movs	r2, #0
 800e200:	771a      	strb	r2, [r3, #28]
}
 800e202:	bf00      	nop
 800e204:	3710      	adds	r7, #16
 800e206:	46bd      	mov	sp, r7
 800e208:	bd80      	pop	{r7, pc}

0800e20a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e20a:	b580      	push	{r7, lr}
 800e20c:	b084      	sub	sp, #16
 800e20e:	af00      	add	r7, sp, #0
 800e210:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e216:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e21c:	687a      	ldr	r2, [r7, #4]
 800e21e:	429a      	cmp	r2, r3
 800e220:	d103      	bne.n	800e22a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	2201      	movs	r2, #1
 800e226:	771a      	strb	r2, [r3, #28]
 800e228:	e019      	b.n	800e25e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e22e:	687a      	ldr	r2, [r7, #4]
 800e230:	429a      	cmp	r2, r3
 800e232:	d103      	bne.n	800e23c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	2202      	movs	r2, #2
 800e238:	771a      	strb	r2, [r3, #28]
 800e23a:	e010      	b.n	800e25e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e240:	687a      	ldr	r2, [r7, #4]
 800e242:	429a      	cmp	r2, r3
 800e244:	d103      	bne.n	800e24e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	2204      	movs	r2, #4
 800e24a:	771a      	strb	r2, [r3, #28]
 800e24c:	e007      	b.n	800e25e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e252:	687a      	ldr	r2, [r7, #4]
 800e254:	429a      	cmp	r2, r3
 800e256:	d102      	bne.n	800e25e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	2208      	movs	r2, #8
 800e25c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800e25e:	68f8      	ldr	r0, [r7, #12]
 800e260:	f7f9 f850 	bl	8007304 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	2200      	movs	r2, #0
 800e268:	771a      	strb	r2, [r3, #28]
}
 800e26a:	bf00      	nop
 800e26c:	3710      	adds	r7, #16
 800e26e:	46bd      	mov	sp, r7
 800e270:	bd80      	pop	{r7, pc}
	...

0800e274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e274:	b480      	push	{r7}
 800e276:	b085      	sub	sp, #20
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
 800e27c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	4a4c      	ldr	r2, [pc, #304]	@ (800e3b8 <TIM_Base_SetConfig+0x144>)
 800e288:	4293      	cmp	r3, r2
 800e28a:	d017      	beq.n	800e2bc <TIM_Base_SetConfig+0x48>
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e292:	d013      	beq.n	800e2bc <TIM_Base_SetConfig+0x48>
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	4a49      	ldr	r2, [pc, #292]	@ (800e3bc <TIM_Base_SetConfig+0x148>)
 800e298:	4293      	cmp	r3, r2
 800e29a:	d00f      	beq.n	800e2bc <TIM_Base_SetConfig+0x48>
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	4a48      	ldr	r2, [pc, #288]	@ (800e3c0 <TIM_Base_SetConfig+0x14c>)
 800e2a0:	4293      	cmp	r3, r2
 800e2a2:	d00b      	beq.n	800e2bc <TIM_Base_SetConfig+0x48>
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	4a47      	ldr	r2, [pc, #284]	@ (800e3c4 <TIM_Base_SetConfig+0x150>)
 800e2a8:	4293      	cmp	r3, r2
 800e2aa:	d007      	beq.n	800e2bc <TIM_Base_SetConfig+0x48>
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	4a46      	ldr	r2, [pc, #280]	@ (800e3c8 <TIM_Base_SetConfig+0x154>)
 800e2b0:	4293      	cmp	r3, r2
 800e2b2:	d003      	beq.n	800e2bc <TIM_Base_SetConfig+0x48>
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	4a45      	ldr	r2, [pc, #276]	@ (800e3cc <TIM_Base_SetConfig+0x158>)
 800e2b8:	4293      	cmp	r3, r2
 800e2ba:	d108      	bne.n	800e2ce <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e2c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e2c4:	683b      	ldr	r3, [r7, #0]
 800e2c6:	685b      	ldr	r3, [r3, #4]
 800e2c8:	68fa      	ldr	r2, [r7, #12]
 800e2ca:	4313      	orrs	r3, r2
 800e2cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	4a39      	ldr	r2, [pc, #228]	@ (800e3b8 <TIM_Base_SetConfig+0x144>)
 800e2d2:	4293      	cmp	r3, r2
 800e2d4:	d023      	beq.n	800e31e <TIM_Base_SetConfig+0xaa>
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e2dc:	d01f      	beq.n	800e31e <TIM_Base_SetConfig+0xaa>
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	4a36      	ldr	r2, [pc, #216]	@ (800e3bc <TIM_Base_SetConfig+0x148>)
 800e2e2:	4293      	cmp	r3, r2
 800e2e4:	d01b      	beq.n	800e31e <TIM_Base_SetConfig+0xaa>
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	4a35      	ldr	r2, [pc, #212]	@ (800e3c0 <TIM_Base_SetConfig+0x14c>)
 800e2ea:	4293      	cmp	r3, r2
 800e2ec:	d017      	beq.n	800e31e <TIM_Base_SetConfig+0xaa>
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	4a34      	ldr	r2, [pc, #208]	@ (800e3c4 <TIM_Base_SetConfig+0x150>)
 800e2f2:	4293      	cmp	r3, r2
 800e2f4:	d013      	beq.n	800e31e <TIM_Base_SetConfig+0xaa>
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	4a33      	ldr	r2, [pc, #204]	@ (800e3c8 <TIM_Base_SetConfig+0x154>)
 800e2fa:	4293      	cmp	r3, r2
 800e2fc:	d00f      	beq.n	800e31e <TIM_Base_SetConfig+0xaa>
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	4a33      	ldr	r2, [pc, #204]	@ (800e3d0 <TIM_Base_SetConfig+0x15c>)
 800e302:	4293      	cmp	r3, r2
 800e304:	d00b      	beq.n	800e31e <TIM_Base_SetConfig+0xaa>
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	4a32      	ldr	r2, [pc, #200]	@ (800e3d4 <TIM_Base_SetConfig+0x160>)
 800e30a:	4293      	cmp	r3, r2
 800e30c:	d007      	beq.n	800e31e <TIM_Base_SetConfig+0xaa>
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	4a31      	ldr	r2, [pc, #196]	@ (800e3d8 <TIM_Base_SetConfig+0x164>)
 800e312:	4293      	cmp	r3, r2
 800e314:	d003      	beq.n	800e31e <TIM_Base_SetConfig+0xaa>
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	4a2c      	ldr	r2, [pc, #176]	@ (800e3cc <TIM_Base_SetConfig+0x158>)
 800e31a:	4293      	cmp	r3, r2
 800e31c:	d108      	bne.n	800e330 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e324:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e326:	683b      	ldr	r3, [r7, #0]
 800e328:	68db      	ldr	r3, [r3, #12]
 800e32a:	68fa      	ldr	r2, [r7, #12]
 800e32c:	4313      	orrs	r3, r2
 800e32e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e336:	683b      	ldr	r3, [r7, #0]
 800e338:	695b      	ldr	r3, [r3, #20]
 800e33a:	4313      	orrs	r3, r2
 800e33c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	68fa      	ldr	r2, [r7, #12]
 800e342:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e344:	683b      	ldr	r3, [r7, #0]
 800e346:	689a      	ldr	r2, [r3, #8]
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e34c:	683b      	ldr	r3, [r7, #0]
 800e34e:	681a      	ldr	r2, [r3, #0]
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	4a18      	ldr	r2, [pc, #96]	@ (800e3b8 <TIM_Base_SetConfig+0x144>)
 800e358:	4293      	cmp	r3, r2
 800e35a:	d013      	beq.n	800e384 <TIM_Base_SetConfig+0x110>
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	4a1a      	ldr	r2, [pc, #104]	@ (800e3c8 <TIM_Base_SetConfig+0x154>)
 800e360:	4293      	cmp	r3, r2
 800e362:	d00f      	beq.n	800e384 <TIM_Base_SetConfig+0x110>
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	4a1a      	ldr	r2, [pc, #104]	@ (800e3d0 <TIM_Base_SetConfig+0x15c>)
 800e368:	4293      	cmp	r3, r2
 800e36a:	d00b      	beq.n	800e384 <TIM_Base_SetConfig+0x110>
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	4a19      	ldr	r2, [pc, #100]	@ (800e3d4 <TIM_Base_SetConfig+0x160>)
 800e370:	4293      	cmp	r3, r2
 800e372:	d007      	beq.n	800e384 <TIM_Base_SetConfig+0x110>
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	4a18      	ldr	r2, [pc, #96]	@ (800e3d8 <TIM_Base_SetConfig+0x164>)
 800e378:	4293      	cmp	r3, r2
 800e37a:	d003      	beq.n	800e384 <TIM_Base_SetConfig+0x110>
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	4a13      	ldr	r2, [pc, #76]	@ (800e3cc <TIM_Base_SetConfig+0x158>)
 800e380:	4293      	cmp	r3, r2
 800e382:	d103      	bne.n	800e38c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e384:	683b      	ldr	r3, [r7, #0]
 800e386:	691a      	ldr	r2, [r3, #16]
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	2201      	movs	r2, #1
 800e390:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	691b      	ldr	r3, [r3, #16]
 800e396:	f003 0301 	and.w	r3, r3, #1
 800e39a:	2b01      	cmp	r3, #1
 800e39c:	d105      	bne.n	800e3aa <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	691b      	ldr	r3, [r3, #16]
 800e3a2:	f023 0201 	bic.w	r2, r3, #1
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	611a      	str	r2, [r3, #16]
  }
}
 800e3aa:	bf00      	nop
 800e3ac:	3714      	adds	r7, #20
 800e3ae:	46bd      	mov	sp, r7
 800e3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b4:	4770      	bx	lr
 800e3b6:	bf00      	nop
 800e3b8:	40012c00 	.word	0x40012c00
 800e3bc:	40000400 	.word	0x40000400
 800e3c0:	40000800 	.word	0x40000800
 800e3c4:	40000c00 	.word	0x40000c00
 800e3c8:	40013400 	.word	0x40013400
 800e3cc:	40015000 	.word	0x40015000
 800e3d0:	40014000 	.word	0x40014000
 800e3d4:	40014400 	.word	0x40014400
 800e3d8:	40014800 	.word	0x40014800

0800e3dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e3dc:	b480      	push	{r7}
 800e3de:	b087      	sub	sp, #28
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	6078      	str	r0, [r7, #4]
 800e3e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	6a1b      	ldr	r3, [r3, #32]
 800e3ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	6a1b      	ldr	r3, [r3, #32]
 800e3f0:	f023 0201 	bic.w	r2, r3, #1
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	685b      	ldr	r3, [r3, #4]
 800e3fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	699b      	ldr	r3, [r3, #24]
 800e402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e40a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e40e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	f023 0303 	bic.w	r3, r3, #3
 800e416:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e418:	683b      	ldr	r3, [r7, #0]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	68fa      	ldr	r2, [r7, #12]
 800e41e:	4313      	orrs	r3, r2
 800e420:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e422:	697b      	ldr	r3, [r7, #20]
 800e424:	f023 0302 	bic.w	r3, r3, #2
 800e428:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e42a:	683b      	ldr	r3, [r7, #0]
 800e42c:	689b      	ldr	r3, [r3, #8]
 800e42e:	697a      	ldr	r2, [r7, #20]
 800e430:	4313      	orrs	r3, r2
 800e432:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	4a30      	ldr	r2, [pc, #192]	@ (800e4f8 <TIM_OC1_SetConfig+0x11c>)
 800e438:	4293      	cmp	r3, r2
 800e43a:	d013      	beq.n	800e464 <TIM_OC1_SetConfig+0x88>
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	4a2f      	ldr	r2, [pc, #188]	@ (800e4fc <TIM_OC1_SetConfig+0x120>)
 800e440:	4293      	cmp	r3, r2
 800e442:	d00f      	beq.n	800e464 <TIM_OC1_SetConfig+0x88>
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	4a2e      	ldr	r2, [pc, #184]	@ (800e500 <TIM_OC1_SetConfig+0x124>)
 800e448:	4293      	cmp	r3, r2
 800e44a:	d00b      	beq.n	800e464 <TIM_OC1_SetConfig+0x88>
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	4a2d      	ldr	r2, [pc, #180]	@ (800e504 <TIM_OC1_SetConfig+0x128>)
 800e450:	4293      	cmp	r3, r2
 800e452:	d007      	beq.n	800e464 <TIM_OC1_SetConfig+0x88>
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	4a2c      	ldr	r2, [pc, #176]	@ (800e508 <TIM_OC1_SetConfig+0x12c>)
 800e458:	4293      	cmp	r3, r2
 800e45a:	d003      	beq.n	800e464 <TIM_OC1_SetConfig+0x88>
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	4a2b      	ldr	r2, [pc, #172]	@ (800e50c <TIM_OC1_SetConfig+0x130>)
 800e460:	4293      	cmp	r3, r2
 800e462:	d10c      	bne.n	800e47e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e464:	697b      	ldr	r3, [r7, #20]
 800e466:	f023 0308 	bic.w	r3, r3, #8
 800e46a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e46c:	683b      	ldr	r3, [r7, #0]
 800e46e:	68db      	ldr	r3, [r3, #12]
 800e470:	697a      	ldr	r2, [r7, #20]
 800e472:	4313      	orrs	r3, r2
 800e474:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e476:	697b      	ldr	r3, [r7, #20]
 800e478:	f023 0304 	bic.w	r3, r3, #4
 800e47c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	4a1d      	ldr	r2, [pc, #116]	@ (800e4f8 <TIM_OC1_SetConfig+0x11c>)
 800e482:	4293      	cmp	r3, r2
 800e484:	d013      	beq.n	800e4ae <TIM_OC1_SetConfig+0xd2>
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	4a1c      	ldr	r2, [pc, #112]	@ (800e4fc <TIM_OC1_SetConfig+0x120>)
 800e48a:	4293      	cmp	r3, r2
 800e48c:	d00f      	beq.n	800e4ae <TIM_OC1_SetConfig+0xd2>
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	4a1b      	ldr	r2, [pc, #108]	@ (800e500 <TIM_OC1_SetConfig+0x124>)
 800e492:	4293      	cmp	r3, r2
 800e494:	d00b      	beq.n	800e4ae <TIM_OC1_SetConfig+0xd2>
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	4a1a      	ldr	r2, [pc, #104]	@ (800e504 <TIM_OC1_SetConfig+0x128>)
 800e49a:	4293      	cmp	r3, r2
 800e49c:	d007      	beq.n	800e4ae <TIM_OC1_SetConfig+0xd2>
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	4a19      	ldr	r2, [pc, #100]	@ (800e508 <TIM_OC1_SetConfig+0x12c>)
 800e4a2:	4293      	cmp	r3, r2
 800e4a4:	d003      	beq.n	800e4ae <TIM_OC1_SetConfig+0xd2>
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	4a18      	ldr	r2, [pc, #96]	@ (800e50c <TIM_OC1_SetConfig+0x130>)
 800e4aa:	4293      	cmp	r3, r2
 800e4ac:	d111      	bne.n	800e4d2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e4ae:	693b      	ldr	r3, [r7, #16]
 800e4b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e4b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e4b6:	693b      	ldr	r3, [r7, #16]
 800e4b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e4bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e4be:	683b      	ldr	r3, [r7, #0]
 800e4c0:	695b      	ldr	r3, [r3, #20]
 800e4c2:	693a      	ldr	r2, [r7, #16]
 800e4c4:	4313      	orrs	r3, r2
 800e4c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e4c8:	683b      	ldr	r3, [r7, #0]
 800e4ca:	699b      	ldr	r3, [r3, #24]
 800e4cc:	693a      	ldr	r2, [r7, #16]
 800e4ce:	4313      	orrs	r3, r2
 800e4d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	693a      	ldr	r2, [r7, #16]
 800e4d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	68fa      	ldr	r2, [r7, #12]
 800e4dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e4de:	683b      	ldr	r3, [r7, #0]
 800e4e0:	685a      	ldr	r2, [r3, #4]
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	697a      	ldr	r2, [r7, #20]
 800e4ea:	621a      	str	r2, [r3, #32]
}
 800e4ec:	bf00      	nop
 800e4ee:	371c      	adds	r7, #28
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4f6:	4770      	bx	lr
 800e4f8:	40012c00 	.word	0x40012c00
 800e4fc:	40013400 	.word	0x40013400
 800e500:	40014000 	.word	0x40014000
 800e504:	40014400 	.word	0x40014400
 800e508:	40014800 	.word	0x40014800
 800e50c:	40015000 	.word	0x40015000

0800e510 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e510:	b480      	push	{r7}
 800e512:	b087      	sub	sp, #28
 800e514:	af00      	add	r7, sp, #0
 800e516:	6078      	str	r0, [r7, #4]
 800e518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	6a1b      	ldr	r3, [r3, #32]
 800e51e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	6a1b      	ldr	r3, [r3, #32]
 800e524:	f023 0210 	bic.w	r2, r3, #16
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	685b      	ldr	r3, [r3, #4]
 800e530:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	699b      	ldr	r3, [r3, #24]
 800e536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e53e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e542:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e54a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e54c:	683b      	ldr	r3, [r7, #0]
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	021b      	lsls	r3, r3, #8
 800e552:	68fa      	ldr	r2, [r7, #12]
 800e554:	4313      	orrs	r3, r2
 800e556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e558:	697b      	ldr	r3, [r7, #20]
 800e55a:	f023 0320 	bic.w	r3, r3, #32
 800e55e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e560:	683b      	ldr	r3, [r7, #0]
 800e562:	689b      	ldr	r3, [r3, #8]
 800e564:	011b      	lsls	r3, r3, #4
 800e566:	697a      	ldr	r2, [r7, #20]
 800e568:	4313      	orrs	r3, r2
 800e56a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	4a2c      	ldr	r2, [pc, #176]	@ (800e620 <TIM_OC2_SetConfig+0x110>)
 800e570:	4293      	cmp	r3, r2
 800e572:	d007      	beq.n	800e584 <TIM_OC2_SetConfig+0x74>
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	4a2b      	ldr	r2, [pc, #172]	@ (800e624 <TIM_OC2_SetConfig+0x114>)
 800e578:	4293      	cmp	r3, r2
 800e57a:	d003      	beq.n	800e584 <TIM_OC2_SetConfig+0x74>
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	4a2a      	ldr	r2, [pc, #168]	@ (800e628 <TIM_OC2_SetConfig+0x118>)
 800e580:	4293      	cmp	r3, r2
 800e582:	d10d      	bne.n	800e5a0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e584:	697b      	ldr	r3, [r7, #20]
 800e586:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e58a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e58c:	683b      	ldr	r3, [r7, #0]
 800e58e:	68db      	ldr	r3, [r3, #12]
 800e590:	011b      	lsls	r3, r3, #4
 800e592:	697a      	ldr	r2, [r7, #20]
 800e594:	4313      	orrs	r3, r2
 800e596:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e598:	697b      	ldr	r3, [r7, #20]
 800e59a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e59e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	4a1f      	ldr	r2, [pc, #124]	@ (800e620 <TIM_OC2_SetConfig+0x110>)
 800e5a4:	4293      	cmp	r3, r2
 800e5a6:	d013      	beq.n	800e5d0 <TIM_OC2_SetConfig+0xc0>
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	4a1e      	ldr	r2, [pc, #120]	@ (800e624 <TIM_OC2_SetConfig+0x114>)
 800e5ac:	4293      	cmp	r3, r2
 800e5ae:	d00f      	beq.n	800e5d0 <TIM_OC2_SetConfig+0xc0>
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	4a1e      	ldr	r2, [pc, #120]	@ (800e62c <TIM_OC2_SetConfig+0x11c>)
 800e5b4:	4293      	cmp	r3, r2
 800e5b6:	d00b      	beq.n	800e5d0 <TIM_OC2_SetConfig+0xc0>
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	4a1d      	ldr	r2, [pc, #116]	@ (800e630 <TIM_OC2_SetConfig+0x120>)
 800e5bc:	4293      	cmp	r3, r2
 800e5be:	d007      	beq.n	800e5d0 <TIM_OC2_SetConfig+0xc0>
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	4a1c      	ldr	r2, [pc, #112]	@ (800e634 <TIM_OC2_SetConfig+0x124>)
 800e5c4:	4293      	cmp	r3, r2
 800e5c6:	d003      	beq.n	800e5d0 <TIM_OC2_SetConfig+0xc0>
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	4a17      	ldr	r2, [pc, #92]	@ (800e628 <TIM_OC2_SetConfig+0x118>)
 800e5cc:	4293      	cmp	r3, r2
 800e5ce:	d113      	bne.n	800e5f8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e5d0:	693b      	ldr	r3, [r7, #16]
 800e5d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e5d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e5d8:	693b      	ldr	r3, [r7, #16]
 800e5da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e5de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e5e0:	683b      	ldr	r3, [r7, #0]
 800e5e2:	695b      	ldr	r3, [r3, #20]
 800e5e4:	009b      	lsls	r3, r3, #2
 800e5e6:	693a      	ldr	r2, [r7, #16]
 800e5e8:	4313      	orrs	r3, r2
 800e5ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e5ec:	683b      	ldr	r3, [r7, #0]
 800e5ee:	699b      	ldr	r3, [r3, #24]
 800e5f0:	009b      	lsls	r3, r3, #2
 800e5f2:	693a      	ldr	r2, [r7, #16]
 800e5f4:	4313      	orrs	r3, r2
 800e5f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	693a      	ldr	r2, [r7, #16]
 800e5fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	68fa      	ldr	r2, [r7, #12]
 800e602:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e604:	683b      	ldr	r3, [r7, #0]
 800e606:	685a      	ldr	r2, [r3, #4]
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	697a      	ldr	r2, [r7, #20]
 800e610:	621a      	str	r2, [r3, #32]
}
 800e612:	bf00      	nop
 800e614:	371c      	adds	r7, #28
 800e616:	46bd      	mov	sp, r7
 800e618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e61c:	4770      	bx	lr
 800e61e:	bf00      	nop
 800e620:	40012c00 	.word	0x40012c00
 800e624:	40013400 	.word	0x40013400
 800e628:	40015000 	.word	0x40015000
 800e62c:	40014000 	.word	0x40014000
 800e630:	40014400 	.word	0x40014400
 800e634:	40014800 	.word	0x40014800

0800e638 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e638:	b480      	push	{r7}
 800e63a:	b087      	sub	sp, #28
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	6078      	str	r0, [r7, #4]
 800e640:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	6a1b      	ldr	r3, [r3, #32]
 800e646:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	6a1b      	ldr	r3, [r3, #32]
 800e64c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	685b      	ldr	r3, [r3, #4]
 800e658:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	69db      	ldr	r3, [r3, #28]
 800e65e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e666:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e66a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	f023 0303 	bic.w	r3, r3, #3
 800e672:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e674:	683b      	ldr	r3, [r7, #0]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	68fa      	ldr	r2, [r7, #12]
 800e67a:	4313      	orrs	r3, r2
 800e67c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e67e:	697b      	ldr	r3, [r7, #20]
 800e680:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e684:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e686:	683b      	ldr	r3, [r7, #0]
 800e688:	689b      	ldr	r3, [r3, #8]
 800e68a:	021b      	lsls	r3, r3, #8
 800e68c:	697a      	ldr	r2, [r7, #20]
 800e68e:	4313      	orrs	r3, r2
 800e690:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	4a2b      	ldr	r2, [pc, #172]	@ (800e744 <TIM_OC3_SetConfig+0x10c>)
 800e696:	4293      	cmp	r3, r2
 800e698:	d007      	beq.n	800e6aa <TIM_OC3_SetConfig+0x72>
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	4a2a      	ldr	r2, [pc, #168]	@ (800e748 <TIM_OC3_SetConfig+0x110>)
 800e69e:	4293      	cmp	r3, r2
 800e6a0:	d003      	beq.n	800e6aa <TIM_OC3_SetConfig+0x72>
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	4a29      	ldr	r2, [pc, #164]	@ (800e74c <TIM_OC3_SetConfig+0x114>)
 800e6a6:	4293      	cmp	r3, r2
 800e6a8:	d10d      	bne.n	800e6c6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e6aa:	697b      	ldr	r3, [r7, #20]
 800e6ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e6b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e6b2:	683b      	ldr	r3, [r7, #0]
 800e6b4:	68db      	ldr	r3, [r3, #12]
 800e6b6:	021b      	lsls	r3, r3, #8
 800e6b8:	697a      	ldr	r2, [r7, #20]
 800e6ba:	4313      	orrs	r3, r2
 800e6bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e6be:	697b      	ldr	r3, [r7, #20]
 800e6c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e6c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	4a1e      	ldr	r2, [pc, #120]	@ (800e744 <TIM_OC3_SetConfig+0x10c>)
 800e6ca:	4293      	cmp	r3, r2
 800e6cc:	d013      	beq.n	800e6f6 <TIM_OC3_SetConfig+0xbe>
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	4a1d      	ldr	r2, [pc, #116]	@ (800e748 <TIM_OC3_SetConfig+0x110>)
 800e6d2:	4293      	cmp	r3, r2
 800e6d4:	d00f      	beq.n	800e6f6 <TIM_OC3_SetConfig+0xbe>
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	4a1d      	ldr	r2, [pc, #116]	@ (800e750 <TIM_OC3_SetConfig+0x118>)
 800e6da:	4293      	cmp	r3, r2
 800e6dc:	d00b      	beq.n	800e6f6 <TIM_OC3_SetConfig+0xbe>
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	4a1c      	ldr	r2, [pc, #112]	@ (800e754 <TIM_OC3_SetConfig+0x11c>)
 800e6e2:	4293      	cmp	r3, r2
 800e6e4:	d007      	beq.n	800e6f6 <TIM_OC3_SetConfig+0xbe>
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	4a1b      	ldr	r2, [pc, #108]	@ (800e758 <TIM_OC3_SetConfig+0x120>)
 800e6ea:	4293      	cmp	r3, r2
 800e6ec:	d003      	beq.n	800e6f6 <TIM_OC3_SetConfig+0xbe>
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	4a16      	ldr	r2, [pc, #88]	@ (800e74c <TIM_OC3_SetConfig+0x114>)
 800e6f2:	4293      	cmp	r3, r2
 800e6f4:	d113      	bne.n	800e71e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e6f6:	693b      	ldr	r3, [r7, #16]
 800e6f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e6fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e6fe:	693b      	ldr	r3, [r7, #16]
 800e700:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e704:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e706:	683b      	ldr	r3, [r7, #0]
 800e708:	695b      	ldr	r3, [r3, #20]
 800e70a:	011b      	lsls	r3, r3, #4
 800e70c:	693a      	ldr	r2, [r7, #16]
 800e70e:	4313      	orrs	r3, r2
 800e710:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e712:	683b      	ldr	r3, [r7, #0]
 800e714:	699b      	ldr	r3, [r3, #24]
 800e716:	011b      	lsls	r3, r3, #4
 800e718:	693a      	ldr	r2, [r7, #16]
 800e71a:	4313      	orrs	r3, r2
 800e71c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	693a      	ldr	r2, [r7, #16]
 800e722:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	68fa      	ldr	r2, [r7, #12]
 800e728:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e72a:	683b      	ldr	r3, [r7, #0]
 800e72c:	685a      	ldr	r2, [r3, #4]
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	697a      	ldr	r2, [r7, #20]
 800e736:	621a      	str	r2, [r3, #32]
}
 800e738:	bf00      	nop
 800e73a:	371c      	adds	r7, #28
 800e73c:	46bd      	mov	sp, r7
 800e73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e742:	4770      	bx	lr
 800e744:	40012c00 	.word	0x40012c00
 800e748:	40013400 	.word	0x40013400
 800e74c:	40015000 	.word	0x40015000
 800e750:	40014000 	.word	0x40014000
 800e754:	40014400 	.word	0x40014400
 800e758:	40014800 	.word	0x40014800

0800e75c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e75c:	b480      	push	{r7}
 800e75e:	b087      	sub	sp, #28
 800e760:	af00      	add	r7, sp, #0
 800e762:	6078      	str	r0, [r7, #4]
 800e764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	6a1b      	ldr	r3, [r3, #32]
 800e76a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	6a1b      	ldr	r3, [r3, #32]
 800e770:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	685b      	ldr	r3, [r3, #4]
 800e77c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	69db      	ldr	r3, [r3, #28]
 800e782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e78a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e78e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e796:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e798:	683b      	ldr	r3, [r7, #0]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	021b      	lsls	r3, r3, #8
 800e79e:	68fa      	ldr	r2, [r7, #12]
 800e7a0:	4313      	orrs	r3, r2
 800e7a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e7a4:	697b      	ldr	r3, [r7, #20]
 800e7a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e7aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e7ac:	683b      	ldr	r3, [r7, #0]
 800e7ae:	689b      	ldr	r3, [r3, #8]
 800e7b0:	031b      	lsls	r3, r3, #12
 800e7b2:	697a      	ldr	r2, [r7, #20]
 800e7b4:	4313      	orrs	r3, r2
 800e7b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	4a2c      	ldr	r2, [pc, #176]	@ (800e86c <TIM_OC4_SetConfig+0x110>)
 800e7bc:	4293      	cmp	r3, r2
 800e7be:	d007      	beq.n	800e7d0 <TIM_OC4_SetConfig+0x74>
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	4a2b      	ldr	r2, [pc, #172]	@ (800e870 <TIM_OC4_SetConfig+0x114>)
 800e7c4:	4293      	cmp	r3, r2
 800e7c6:	d003      	beq.n	800e7d0 <TIM_OC4_SetConfig+0x74>
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	4a2a      	ldr	r2, [pc, #168]	@ (800e874 <TIM_OC4_SetConfig+0x118>)
 800e7cc:	4293      	cmp	r3, r2
 800e7ce:	d10d      	bne.n	800e7ec <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800e7d0:	697b      	ldr	r3, [r7, #20]
 800e7d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e7d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800e7d8:	683b      	ldr	r3, [r7, #0]
 800e7da:	68db      	ldr	r3, [r3, #12]
 800e7dc:	031b      	lsls	r3, r3, #12
 800e7de:	697a      	ldr	r2, [r7, #20]
 800e7e0:	4313      	orrs	r3, r2
 800e7e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800e7e4:	697b      	ldr	r3, [r7, #20]
 800e7e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e7ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	4a1f      	ldr	r2, [pc, #124]	@ (800e86c <TIM_OC4_SetConfig+0x110>)
 800e7f0:	4293      	cmp	r3, r2
 800e7f2:	d013      	beq.n	800e81c <TIM_OC4_SetConfig+0xc0>
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	4a1e      	ldr	r2, [pc, #120]	@ (800e870 <TIM_OC4_SetConfig+0x114>)
 800e7f8:	4293      	cmp	r3, r2
 800e7fa:	d00f      	beq.n	800e81c <TIM_OC4_SetConfig+0xc0>
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	4a1e      	ldr	r2, [pc, #120]	@ (800e878 <TIM_OC4_SetConfig+0x11c>)
 800e800:	4293      	cmp	r3, r2
 800e802:	d00b      	beq.n	800e81c <TIM_OC4_SetConfig+0xc0>
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	4a1d      	ldr	r2, [pc, #116]	@ (800e87c <TIM_OC4_SetConfig+0x120>)
 800e808:	4293      	cmp	r3, r2
 800e80a:	d007      	beq.n	800e81c <TIM_OC4_SetConfig+0xc0>
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	4a1c      	ldr	r2, [pc, #112]	@ (800e880 <TIM_OC4_SetConfig+0x124>)
 800e810:	4293      	cmp	r3, r2
 800e812:	d003      	beq.n	800e81c <TIM_OC4_SetConfig+0xc0>
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	4a17      	ldr	r2, [pc, #92]	@ (800e874 <TIM_OC4_SetConfig+0x118>)
 800e818:	4293      	cmp	r3, r2
 800e81a:	d113      	bne.n	800e844 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e81c:	693b      	ldr	r3, [r7, #16]
 800e81e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e822:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800e824:	693b      	ldr	r3, [r7, #16]
 800e826:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e82a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e82c:	683b      	ldr	r3, [r7, #0]
 800e82e:	695b      	ldr	r3, [r3, #20]
 800e830:	019b      	lsls	r3, r3, #6
 800e832:	693a      	ldr	r2, [r7, #16]
 800e834:	4313      	orrs	r3, r2
 800e836:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800e838:	683b      	ldr	r3, [r7, #0]
 800e83a:	699b      	ldr	r3, [r3, #24]
 800e83c:	019b      	lsls	r3, r3, #6
 800e83e:	693a      	ldr	r2, [r7, #16]
 800e840:	4313      	orrs	r3, r2
 800e842:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	693a      	ldr	r2, [r7, #16]
 800e848:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	68fa      	ldr	r2, [r7, #12]
 800e84e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e850:	683b      	ldr	r3, [r7, #0]
 800e852:	685a      	ldr	r2, [r3, #4]
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	697a      	ldr	r2, [r7, #20]
 800e85c:	621a      	str	r2, [r3, #32]
}
 800e85e:	bf00      	nop
 800e860:	371c      	adds	r7, #28
 800e862:	46bd      	mov	sp, r7
 800e864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e868:	4770      	bx	lr
 800e86a:	bf00      	nop
 800e86c:	40012c00 	.word	0x40012c00
 800e870:	40013400 	.word	0x40013400
 800e874:	40015000 	.word	0x40015000
 800e878:	40014000 	.word	0x40014000
 800e87c:	40014400 	.word	0x40014400
 800e880:	40014800 	.word	0x40014800

0800e884 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e884:	b480      	push	{r7}
 800e886:	b087      	sub	sp, #28
 800e888:	af00      	add	r7, sp, #0
 800e88a:	6078      	str	r0, [r7, #4]
 800e88c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	6a1b      	ldr	r3, [r3, #32]
 800e892:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	6a1b      	ldr	r3, [r3, #32]
 800e898:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	685b      	ldr	r3, [r3, #4]
 800e8a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e8aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e8b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	68fa      	ldr	r2, [r7, #12]
 800e8be:	4313      	orrs	r3, r2
 800e8c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e8c2:	693b      	ldr	r3, [r7, #16]
 800e8c4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e8c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e8ca:	683b      	ldr	r3, [r7, #0]
 800e8cc:	689b      	ldr	r3, [r3, #8]
 800e8ce:	041b      	lsls	r3, r3, #16
 800e8d0:	693a      	ldr	r2, [r7, #16]
 800e8d2:	4313      	orrs	r3, r2
 800e8d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	4a19      	ldr	r2, [pc, #100]	@ (800e940 <TIM_OC5_SetConfig+0xbc>)
 800e8da:	4293      	cmp	r3, r2
 800e8dc:	d013      	beq.n	800e906 <TIM_OC5_SetConfig+0x82>
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	4a18      	ldr	r2, [pc, #96]	@ (800e944 <TIM_OC5_SetConfig+0xc0>)
 800e8e2:	4293      	cmp	r3, r2
 800e8e4:	d00f      	beq.n	800e906 <TIM_OC5_SetConfig+0x82>
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	4a17      	ldr	r2, [pc, #92]	@ (800e948 <TIM_OC5_SetConfig+0xc4>)
 800e8ea:	4293      	cmp	r3, r2
 800e8ec:	d00b      	beq.n	800e906 <TIM_OC5_SetConfig+0x82>
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	4a16      	ldr	r2, [pc, #88]	@ (800e94c <TIM_OC5_SetConfig+0xc8>)
 800e8f2:	4293      	cmp	r3, r2
 800e8f4:	d007      	beq.n	800e906 <TIM_OC5_SetConfig+0x82>
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	4a15      	ldr	r2, [pc, #84]	@ (800e950 <TIM_OC5_SetConfig+0xcc>)
 800e8fa:	4293      	cmp	r3, r2
 800e8fc:	d003      	beq.n	800e906 <TIM_OC5_SetConfig+0x82>
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	4a14      	ldr	r2, [pc, #80]	@ (800e954 <TIM_OC5_SetConfig+0xd0>)
 800e902:	4293      	cmp	r3, r2
 800e904:	d109      	bne.n	800e91a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e906:	697b      	ldr	r3, [r7, #20]
 800e908:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e90c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e90e:	683b      	ldr	r3, [r7, #0]
 800e910:	695b      	ldr	r3, [r3, #20]
 800e912:	021b      	lsls	r3, r3, #8
 800e914:	697a      	ldr	r2, [r7, #20]
 800e916:	4313      	orrs	r3, r2
 800e918:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	697a      	ldr	r2, [r7, #20]
 800e91e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	68fa      	ldr	r2, [r7, #12]
 800e924:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e926:	683b      	ldr	r3, [r7, #0]
 800e928:	685a      	ldr	r2, [r3, #4]
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	693a      	ldr	r2, [r7, #16]
 800e932:	621a      	str	r2, [r3, #32]
}
 800e934:	bf00      	nop
 800e936:	371c      	adds	r7, #28
 800e938:	46bd      	mov	sp, r7
 800e93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93e:	4770      	bx	lr
 800e940:	40012c00 	.word	0x40012c00
 800e944:	40013400 	.word	0x40013400
 800e948:	40014000 	.word	0x40014000
 800e94c:	40014400 	.word	0x40014400
 800e950:	40014800 	.word	0x40014800
 800e954:	40015000 	.word	0x40015000

0800e958 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e958:	b480      	push	{r7}
 800e95a:	b087      	sub	sp, #28
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
 800e960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	6a1b      	ldr	r3, [r3, #32]
 800e966:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	6a1b      	ldr	r3, [r3, #32]
 800e96c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	685b      	ldr	r3, [r3, #4]
 800e978:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e97e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e986:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e98a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e98c:	683b      	ldr	r3, [r7, #0]
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	021b      	lsls	r3, r3, #8
 800e992:	68fa      	ldr	r2, [r7, #12]
 800e994:	4313      	orrs	r3, r2
 800e996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e998:	693b      	ldr	r3, [r7, #16]
 800e99a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e99e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e9a0:	683b      	ldr	r3, [r7, #0]
 800e9a2:	689b      	ldr	r3, [r3, #8]
 800e9a4:	051b      	lsls	r3, r3, #20
 800e9a6:	693a      	ldr	r2, [r7, #16]
 800e9a8:	4313      	orrs	r3, r2
 800e9aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	4a1a      	ldr	r2, [pc, #104]	@ (800ea18 <TIM_OC6_SetConfig+0xc0>)
 800e9b0:	4293      	cmp	r3, r2
 800e9b2:	d013      	beq.n	800e9dc <TIM_OC6_SetConfig+0x84>
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	4a19      	ldr	r2, [pc, #100]	@ (800ea1c <TIM_OC6_SetConfig+0xc4>)
 800e9b8:	4293      	cmp	r3, r2
 800e9ba:	d00f      	beq.n	800e9dc <TIM_OC6_SetConfig+0x84>
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	4a18      	ldr	r2, [pc, #96]	@ (800ea20 <TIM_OC6_SetConfig+0xc8>)
 800e9c0:	4293      	cmp	r3, r2
 800e9c2:	d00b      	beq.n	800e9dc <TIM_OC6_SetConfig+0x84>
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	4a17      	ldr	r2, [pc, #92]	@ (800ea24 <TIM_OC6_SetConfig+0xcc>)
 800e9c8:	4293      	cmp	r3, r2
 800e9ca:	d007      	beq.n	800e9dc <TIM_OC6_SetConfig+0x84>
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	4a16      	ldr	r2, [pc, #88]	@ (800ea28 <TIM_OC6_SetConfig+0xd0>)
 800e9d0:	4293      	cmp	r3, r2
 800e9d2:	d003      	beq.n	800e9dc <TIM_OC6_SetConfig+0x84>
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	4a15      	ldr	r2, [pc, #84]	@ (800ea2c <TIM_OC6_SetConfig+0xd4>)
 800e9d8:	4293      	cmp	r3, r2
 800e9da:	d109      	bne.n	800e9f0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e9dc:	697b      	ldr	r3, [r7, #20]
 800e9de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e9e2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e9e4:	683b      	ldr	r3, [r7, #0]
 800e9e6:	695b      	ldr	r3, [r3, #20]
 800e9e8:	029b      	lsls	r3, r3, #10
 800e9ea:	697a      	ldr	r2, [r7, #20]
 800e9ec:	4313      	orrs	r3, r2
 800e9ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	697a      	ldr	r2, [r7, #20]
 800e9f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	68fa      	ldr	r2, [r7, #12]
 800e9fa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e9fc:	683b      	ldr	r3, [r7, #0]
 800e9fe:	685a      	ldr	r2, [r3, #4]
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	693a      	ldr	r2, [r7, #16]
 800ea08:	621a      	str	r2, [r3, #32]
}
 800ea0a:	bf00      	nop
 800ea0c:	371c      	adds	r7, #28
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea14:	4770      	bx	lr
 800ea16:	bf00      	nop
 800ea18:	40012c00 	.word	0x40012c00
 800ea1c:	40013400 	.word	0x40013400
 800ea20:	40014000 	.word	0x40014000
 800ea24:	40014400 	.word	0x40014400
 800ea28:	40014800 	.word	0x40014800
 800ea2c:	40015000 	.word	0x40015000

0800ea30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ea30:	b480      	push	{r7}
 800ea32:	b087      	sub	sp, #28
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	60f8      	str	r0, [r7, #12]
 800ea38:	60b9      	str	r1, [r7, #8]
 800ea3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	6a1b      	ldr	r3, [r3, #32]
 800ea40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	6a1b      	ldr	r3, [r3, #32]
 800ea46:	f023 0201 	bic.w	r2, r3, #1
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	699b      	ldr	r3, [r3, #24]
 800ea52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ea54:	693b      	ldr	r3, [r7, #16]
 800ea56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ea5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	011b      	lsls	r3, r3, #4
 800ea60:	693a      	ldr	r2, [r7, #16]
 800ea62:	4313      	orrs	r3, r2
 800ea64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ea66:	697b      	ldr	r3, [r7, #20]
 800ea68:	f023 030a 	bic.w	r3, r3, #10
 800ea6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ea6e:	697a      	ldr	r2, [r7, #20]
 800ea70:	68bb      	ldr	r3, [r7, #8]
 800ea72:	4313      	orrs	r3, r2
 800ea74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	693a      	ldr	r2, [r7, #16]
 800ea7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	697a      	ldr	r2, [r7, #20]
 800ea80:	621a      	str	r2, [r3, #32]
}
 800ea82:	bf00      	nop
 800ea84:	371c      	adds	r7, #28
 800ea86:	46bd      	mov	sp, r7
 800ea88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8c:	4770      	bx	lr

0800ea8e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ea8e:	b480      	push	{r7}
 800ea90:	b087      	sub	sp, #28
 800ea92:	af00      	add	r7, sp, #0
 800ea94:	60f8      	str	r0, [r7, #12]
 800ea96:	60b9      	str	r1, [r7, #8]
 800ea98:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	6a1b      	ldr	r3, [r3, #32]
 800ea9e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	6a1b      	ldr	r3, [r3, #32]
 800eaa4:	f023 0210 	bic.w	r2, r3, #16
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	699b      	ldr	r3, [r3, #24]
 800eab0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800eab2:	693b      	ldr	r3, [r7, #16]
 800eab4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800eab8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	031b      	lsls	r3, r3, #12
 800eabe:	693a      	ldr	r2, [r7, #16]
 800eac0:	4313      	orrs	r3, r2
 800eac2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800eac4:	697b      	ldr	r3, [r7, #20]
 800eac6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800eaca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800eacc:	68bb      	ldr	r3, [r7, #8]
 800eace:	011b      	lsls	r3, r3, #4
 800ead0:	697a      	ldr	r2, [r7, #20]
 800ead2:	4313      	orrs	r3, r2
 800ead4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	693a      	ldr	r2, [r7, #16]
 800eada:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	697a      	ldr	r2, [r7, #20]
 800eae0:	621a      	str	r2, [r3, #32]
}
 800eae2:	bf00      	nop
 800eae4:	371c      	adds	r7, #28
 800eae6:	46bd      	mov	sp, r7
 800eae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaec:	4770      	bx	lr

0800eaee <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800eaee:	b480      	push	{r7}
 800eaf0:	b085      	sub	sp, #20
 800eaf2:	af00      	add	r7, sp, #0
 800eaf4:	6078      	str	r0, [r7, #4]
 800eaf6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	689b      	ldr	r3, [r3, #8]
 800eafc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800eb04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800eb0a:	683a      	ldr	r2, [r7, #0]
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	4313      	orrs	r3, r2
 800eb10:	f043 0307 	orr.w	r3, r3, #7
 800eb14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	68fa      	ldr	r2, [r7, #12]
 800eb1a:	609a      	str	r2, [r3, #8]
}
 800eb1c:	bf00      	nop
 800eb1e:	3714      	adds	r7, #20
 800eb20:	46bd      	mov	sp, r7
 800eb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb26:	4770      	bx	lr

0800eb28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800eb28:	b480      	push	{r7}
 800eb2a:	b087      	sub	sp, #28
 800eb2c:	af00      	add	r7, sp, #0
 800eb2e:	60f8      	str	r0, [r7, #12]
 800eb30:	60b9      	str	r1, [r7, #8]
 800eb32:	607a      	str	r2, [r7, #4]
 800eb34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	689b      	ldr	r3, [r3, #8]
 800eb3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800eb3c:	697b      	ldr	r3, [r7, #20]
 800eb3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800eb42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800eb44:	683b      	ldr	r3, [r7, #0]
 800eb46:	021a      	lsls	r2, r3, #8
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	431a      	orrs	r2, r3
 800eb4c:	68bb      	ldr	r3, [r7, #8]
 800eb4e:	4313      	orrs	r3, r2
 800eb50:	697a      	ldr	r2, [r7, #20]
 800eb52:	4313      	orrs	r3, r2
 800eb54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	697a      	ldr	r2, [r7, #20]
 800eb5a:	609a      	str	r2, [r3, #8]
}
 800eb5c:	bf00      	nop
 800eb5e:	371c      	adds	r7, #28
 800eb60:	46bd      	mov	sp, r7
 800eb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb66:	4770      	bx	lr

0800eb68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800eb68:	b480      	push	{r7}
 800eb6a:	b087      	sub	sp, #28
 800eb6c:	af00      	add	r7, sp, #0
 800eb6e:	60f8      	str	r0, [r7, #12]
 800eb70:	60b9      	str	r1, [r7, #8]
 800eb72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800eb74:	68bb      	ldr	r3, [r7, #8]
 800eb76:	f003 031f 	and.w	r3, r3, #31
 800eb7a:	2201      	movs	r2, #1
 800eb7c:	fa02 f303 	lsl.w	r3, r2, r3
 800eb80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	6a1a      	ldr	r2, [r3, #32]
 800eb86:	697b      	ldr	r3, [r7, #20]
 800eb88:	43db      	mvns	r3, r3
 800eb8a:	401a      	ands	r2, r3
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	6a1a      	ldr	r2, [r3, #32]
 800eb94:	68bb      	ldr	r3, [r7, #8]
 800eb96:	f003 031f 	and.w	r3, r3, #31
 800eb9a:	6879      	ldr	r1, [r7, #4]
 800eb9c:	fa01 f303 	lsl.w	r3, r1, r3
 800eba0:	431a      	orrs	r2, r3
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	621a      	str	r2, [r3, #32]
}
 800eba6:	bf00      	nop
 800eba8:	371c      	adds	r7, #28
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb0:	4770      	bx	lr
	...

0800ebb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ebb4:	b480      	push	{r7}
 800ebb6:	b085      	sub	sp, #20
 800ebb8:	af00      	add	r7, sp, #0
 800ebba:	6078      	str	r0, [r7, #4]
 800ebbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ebc4:	2b01      	cmp	r3, #1
 800ebc6:	d101      	bne.n	800ebcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ebc8:	2302      	movs	r3, #2
 800ebca:	e074      	b.n	800ecb6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	2201      	movs	r2, #1
 800ebd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	2202      	movs	r2, #2
 800ebd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	685b      	ldr	r3, [r3, #4]
 800ebe2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	689b      	ldr	r3, [r3, #8]
 800ebea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	4a34      	ldr	r2, [pc, #208]	@ (800ecc4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ebf2:	4293      	cmp	r3, r2
 800ebf4:	d009      	beq.n	800ec0a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	4a33      	ldr	r2, [pc, #204]	@ (800ecc8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ebfc:	4293      	cmp	r3, r2
 800ebfe:	d004      	beq.n	800ec0a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	4a31      	ldr	r2, [pc, #196]	@ (800eccc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ec06:	4293      	cmp	r3, r2
 800ec08:	d108      	bne.n	800ec1c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ec10:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ec12:	683b      	ldr	r3, [r7, #0]
 800ec14:	685b      	ldr	r3, [r3, #4]
 800ec16:	68fa      	ldr	r2, [r7, #12]
 800ec18:	4313      	orrs	r3, r2
 800ec1a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800ec22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ec28:	683b      	ldr	r3, [r7, #0]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	68fa      	ldr	r2, [r7, #12]
 800ec2e:	4313      	orrs	r3, r2
 800ec30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	68fa      	ldr	r2, [r7, #12]
 800ec38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	4a21      	ldr	r2, [pc, #132]	@ (800ecc4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ec40:	4293      	cmp	r3, r2
 800ec42:	d022      	beq.n	800ec8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec4c:	d01d      	beq.n	800ec8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	4a1f      	ldr	r2, [pc, #124]	@ (800ecd0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ec54:	4293      	cmp	r3, r2
 800ec56:	d018      	beq.n	800ec8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	4a1d      	ldr	r2, [pc, #116]	@ (800ecd4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ec5e:	4293      	cmp	r3, r2
 800ec60:	d013      	beq.n	800ec8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	4a1c      	ldr	r2, [pc, #112]	@ (800ecd8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ec68:	4293      	cmp	r3, r2
 800ec6a:	d00e      	beq.n	800ec8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	4a15      	ldr	r2, [pc, #84]	@ (800ecc8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ec72:	4293      	cmp	r3, r2
 800ec74:	d009      	beq.n	800ec8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	4a18      	ldr	r2, [pc, #96]	@ (800ecdc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ec7c:	4293      	cmp	r3, r2
 800ec7e:	d004      	beq.n	800ec8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	4a11      	ldr	r2, [pc, #68]	@ (800eccc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ec86:	4293      	cmp	r3, r2
 800ec88:	d10c      	bne.n	800eca4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ec8a:	68bb      	ldr	r3, [r7, #8]
 800ec8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ec90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ec92:	683b      	ldr	r3, [r7, #0]
 800ec94:	689b      	ldr	r3, [r3, #8]
 800ec96:	68ba      	ldr	r2, [r7, #8]
 800ec98:	4313      	orrs	r3, r2
 800ec9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	68ba      	ldr	r2, [r7, #8]
 800eca2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	2201      	movs	r2, #1
 800eca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	2200      	movs	r2, #0
 800ecb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ecb4:	2300      	movs	r3, #0
}
 800ecb6:	4618      	mov	r0, r3
 800ecb8:	3714      	adds	r7, #20
 800ecba:	46bd      	mov	sp, r7
 800ecbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc0:	4770      	bx	lr
 800ecc2:	bf00      	nop
 800ecc4:	40012c00 	.word	0x40012c00
 800ecc8:	40013400 	.word	0x40013400
 800eccc:	40015000 	.word	0x40015000
 800ecd0:	40000400 	.word	0x40000400
 800ecd4:	40000800 	.word	0x40000800
 800ecd8:	40000c00 	.word	0x40000c00
 800ecdc:	40014000 	.word	0x40014000

0800ece0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ece0:	b480      	push	{r7}
 800ece2:	b085      	sub	sp, #20
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	6078      	str	r0, [r7, #4]
 800ece8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ecea:	2300      	movs	r3, #0
 800ecec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ecf4:	2b01      	cmp	r3, #1
 800ecf6:	d101      	bne.n	800ecfc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ecf8:	2302      	movs	r3, #2
 800ecfa:	e078      	b.n	800edee <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	2201      	movs	r2, #1
 800ed00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	68db      	ldr	r3, [r3, #12]
 800ed0e:	4313      	orrs	r3, r2
 800ed10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ed18:	683b      	ldr	r3, [r7, #0]
 800ed1a:	689b      	ldr	r3, [r3, #8]
 800ed1c:	4313      	orrs	r3, r2
 800ed1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ed26:	683b      	ldr	r3, [r7, #0]
 800ed28:	685b      	ldr	r3, [r3, #4]
 800ed2a:	4313      	orrs	r3, r2
 800ed2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800ed34:	683b      	ldr	r3, [r7, #0]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	4313      	orrs	r3, r2
 800ed3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ed42:	683b      	ldr	r3, [r7, #0]
 800ed44:	691b      	ldr	r3, [r3, #16]
 800ed46:	4313      	orrs	r3, r2
 800ed48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800ed50:	683b      	ldr	r3, [r7, #0]
 800ed52:	695b      	ldr	r3, [r3, #20]
 800ed54:	4313      	orrs	r3, r2
 800ed56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed62:	4313      	orrs	r3, r2
 800ed64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800ed6c:	683b      	ldr	r3, [r7, #0]
 800ed6e:	699b      	ldr	r3, [r3, #24]
 800ed70:	041b      	lsls	r3, r3, #16
 800ed72:	4313      	orrs	r3, r2
 800ed74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800ed7c:	683b      	ldr	r3, [r7, #0]
 800ed7e:	69db      	ldr	r3, [r3, #28]
 800ed80:	4313      	orrs	r3, r2
 800ed82:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	681b      	ldr	r3, [r3, #0]
 800ed88:	4a1c      	ldr	r2, [pc, #112]	@ (800edfc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800ed8a:	4293      	cmp	r3, r2
 800ed8c:	d009      	beq.n	800eda2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	4a1b      	ldr	r2, [pc, #108]	@ (800ee00 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800ed94:	4293      	cmp	r3, r2
 800ed96:	d004      	beq.n	800eda2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	4a19      	ldr	r2, [pc, #100]	@ (800ee04 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800ed9e:	4293      	cmp	r3, r2
 800eda0:	d11c      	bne.n	800eddc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800eda8:	683b      	ldr	r3, [r7, #0]
 800edaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edac:	051b      	lsls	r3, r3, #20
 800edae:	4313      	orrs	r3, r2
 800edb0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800edb8:	683b      	ldr	r3, [r7, #0]
 800edba:	6a1b      	ldr	r3, [r3, #32]
 800edbc:	4313      	orrs	r3, r2
 800edbe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edca:	4313      	orrs	r3, r2
 800edcc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800edd4:	683b      	ldr	r3, [r7, #0]
 800edd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edd8:	4313      	orrs	r3, r2
 800edda:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	68fa      	ldr	r2, [r7, #12]
 800ede2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	2200      	movs	r2, #0
 800ede8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800edec:	2300      	movs	r3, #0
}
 800edee:	4618      	mov	r0, r3
 800edf0:	3714      	adds	r7, #20
 800edf2:	46bd      	mov	sp, r7
 800edf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf8:	4770      	bx	lr
 800edfa:	bf00      	nop
 800edfc:	40012c00 	.word	0x40012c00
 800ee00:	40013400 	.word	0x40013400
 800ee04:	40015000 	.word	0x40015000

0800ee08 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ee08:	b480      	push	{r7}
 800ee0a:	b083      	sub	sp, #12
 800ee0c:	af00      	add	r7, sp, #0
 800ee0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ee10:	bf00      	nop
 800ee12:	370c      	adds	r7, #12
 800ee14:	46bd      	mov	sp, r7
 800ee16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee1a:	4770      	bx	lr

0800ee1c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ee1c:	b480      	push	{r7}
 800ee1e:	b083      	sub	sp, #12
 800ee20:	af00      	add	r7, sp, #0
 800ee22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ee24:	bf00      	nop
 800ee26:	370c      	adds	r7, #12
 800ee28:	46bd      	mov	sp, r7
 800ee2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee2e:	4770      	bx	lr

0800ee30 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ee30:	b480      	push	{r7}
 800ee32:	b083      	sub	sp, #12
 800ee34:	af00      	add	r7, sp, #0
 800ee36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ee38:	bf00      	nop
 800ee3a:	370c      	adds	r7, #12
 800ee3c:	46bd      	mov	sp, r7
 800ee3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee42:	4770      	bx	lr

0800ee44 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800ee44:	b480      	push	{r7}
 800ee46:	b083      	sub	sp, #12
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800ee4c:	bf00      	nop
 800ee4e:	370c      	adds	r7, #12
 800ee50:	46bd      	mov	sp, r7
 800ee52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee56:	4770      	bx	lr

0800ee58 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800ee58:	b480      	push	{r7}
 800ee5a:	b083      	sub	sp, #12
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800ee60:	bf00      	nop
 800ee62:	370c      	adds	r7, #12
 800ee64:	46bd      	mov	sp, r7
 800ee66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee6a:	4770      	bx	lr

0800ee6c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800ee6c:	b480      	push	{r7}
 800ee6e:	b083      	sub	sp, #12
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ee74:	bf00      	nop
 800ee76:	370c      	adds	r7, #12
 800ee78:	46bd      	mov	sp, r7
 800ee7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee7e:	4770      	bx	lr

0800ee80 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ee80:	b480      	push	{r7}
 800ee82:	b083      	sub	sp, #12
 800ee84:	af00      	add	r7, sp, #0
 800ee86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ee88:	bf00      	nop
 800ee8a:	370c      	adds	r7, #12
 800ee8c:	46bd      	mov	sp, r7
 800ee8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee92:	4770      	bx	lr

0800ee94 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800ee94:	b580      	push	{r7, lr}
 800ee96:	b082      	sub	sp, #8
 800ee98:	af00      	add	r7, sp, #0
 800ee9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d101      	bne.n	800eea6 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800eea2:	2301      	movs	r3, #1
 800eea4:	e04a      	b.n	800ef3c <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d106      	bne.n	800eebe <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	2200      	movs	r2, #0
 800eeb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800eeb8:	6878      	ldr	r0, [r7, #4]
 800eeba:	f7f9 fded 	bl	8008a98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	2224      	movs	r2, #36	@ 0x24
 800eec2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	681a      	ldr	r2, [r3, #0]
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	f022 0201 	bic.w	r2, r2, #1
 800eed4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d002      	beq.n	800eee4 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800eede:	6878      	ldr	r0, [r7, #4]
 800eee0:	f001 f8a2 	bl	8010028 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800eee4:	6878      	ldr	r0, [r7, #4]
 800eee6:	f000 fda3 	bl	800fa30 <UART_SetConfig>
 800eeea:	4603      	mov	r3, r0
 800eeec:	2b01      	cmp	r3, #1
 800eeee:	d101      	bne.n	800eef4 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 800eef0:	2301      	movs	r3, #1
 800eef2:	e023      	b.n	800ef3c <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	685a      	ldr	r2, [r3, #4]
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ef02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	689a      	ldr	r2, [r3, #8]
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800ef12:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	689a      	ldr	r2, [r3, #8]
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	f042 0208 	orr.w	r2, r2, #8
 800ef22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	681a      	ldr	r2, [r3, #0]
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	f042 0201 	orr.w	r2, r2, #1
 800ef32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ef34:	6878      	ldr	r0, [r7, #4]
 800ef36:	f001 f919 	bl	801016c <UART_CheckIdleState>
 800ef3a:	4603      	mov	r3, r0
}
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	3708      	adds	r7, #8
 800ef40:	46bd      	mov	sp, r7
 800ef42:	bd80      	pop	{r7, pc}

0800ef44 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ef44:	b580      	push	{r7, lr}
 800ef46:	b08a      	sub	sp, #40	@ 0x28
 800ef48:	af00      	add	r7, sp, #0
 800ef4a:	60f8      	str	r0, [r7, #12]
 800ef4c:	60b9      	str	r1, [r7, #8]
 800ef4e:	4613      	mov	r3, r2
 800ef50:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef58:	2b20      	cmp	r3, #32
 800ef5a:	d167      	bne.n	800f02c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800ef5c:	68bb      	ldr	r3, [r7, #8]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d002      	beq.n	800ef68 <HAL_UART_Transmit_DMA+0x24>
 800ef62:	88fb      	ldrh	r3, [r7, #6]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d101      	bne.n	800ef6c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800ef68:	2301      	movs	r3, #1
 800ef6a:	e060      	b.n	800f02e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	68ba      	ldr	r2, [r7, #8]
 800ef70:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	88fa      	ldrh	r2, [r7, #6]
 800ef76:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	88fa      	ldrh	r2, [r7, #6]
 800ef7e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	2200      	movs	r2, #0
 800ef86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	2221      	movs	r2, #33	@ 0x21
 800ef8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d028      	beq.n	800efec <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ef9e:	4a26      	ldr	r2, [pc, #152]	@ (800f038 <HAL_UART_Transmit_DMA+0xf4>)
 800efa0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800efa6:	4a25      	ldr	r2, [pc, #148]	@ (800f03c <HAL_UART_Transmit_DMA+0xf8>)
 800efa8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800efae:	4a24      	ldr	r2, [pc, #144]	@ (800f040 <HAL_UART_Transmit_DMA+0xfc>)
 800efb0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800efb6:	2200      	movs	r2, #0
 800efb8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800efc2:	4619      	mov	r1, r3
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	3328      	adds	r3, #40	@ 0x28
 800efca:	461a      	mov	r2, r3
 800efcc:	88fb      	ldrh	r3, [r7, #6]
 800efce:	f7fc f821 	bl	800b014 <HAL_DMA_Start_IT>
 800efd2:	4603      	mov	r3, r0
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d009      	beq.n	800efec <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	2210      	movs	r2, #16
 800efdc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	2220      	movs	r2, #32
 800efe4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800efe8:	2301      	movs	r3, #1
 800efea:	e020      	b.n	800f02e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	2240      	movs	r2, #64	@ 0x40
 800eff2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	3308      	adds	r3, #8
 800effa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800effc:	697b      	ldr	r3, [r7, #20]
 800effe:	e853 3f00 	ldrex	r3, [r3]
 800f002:	613b      	str	r3, [r7, #16]
   return(result);
 800f004:	693b      	ldr	r3, [r7, #16]
 800f006:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f00a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	3308      	adds	r3, #8
 800f012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f014:	623a      	str	r2, [r7, #32]
 800f016:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f018:	69f9      	ldr	r1, [r7, #28]
 800f01a:	6a3a      	ldr	r2, [r7, #32]
 800f01c:	e841 2300 	strex	r3, r2, [r1]
 800f020:	61bb      	str	r3, [r7, #24]
   return(result);
 800f022:	69bb      	ldr	r3, [r7, #24]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d1e5      	bne.n	800eff4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800f028:	2300      	movs	r3, #0
 800f02a:	e000      	b.n	800f02e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800f02c:	2302      	movs	r3, #2
  }
}
 800f02e:	4618      	mov	r0, r3
 800f030:	3728      	adds	r7, #40	@ 0x28
 800f032:	46bd      	mov	sp, r7
 800f034:	bd80      	pop	{r7, pc}
 800f036:	bf00      	nop
 800f038:	08010637 	.word	0x08010637
 800f03c:	080106d1 	.word	0x080106d1
 800f040:	08010857 	.word	0x08010857

0800f044 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f044:	b580      	push	{r7, lr}
 800f046:	b08a      	sub	sp, #40	@ 0x28
 800f048:	af00      	add	r7, sp, #0
 800f04a:	60f8      	str	r0, [r7, #12]
 800f04c:	60b9      	str	r1, [r7, #8]
 800f04e:	4613      	mov	r3, r2
 800f050:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f058:	2b20      	cmp	r3, #32
 800f05a:	d137      	bne.n	800f0cc <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800f05c:	68bb      	ldr	r3, [r7, #8]
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d002      	beq.n	800f068 <HAL_UART_Receive_DMA+0x24>
 800f062:	88fb      	ldrh	r3, [r7, #6]
 800f064:	2b00      	cmp	r3, #0
 800f066:	d101      	bne.n	800f06c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800f068:	2301      	movs	r3, #1
 800f06a:	e030      	b.n	800f0ce <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	2200      	movs	r2, #0
 800f070:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	4a18      	ldr	r2, [pc, #96]	@ (800f0d8 <HAL_UART_Receive_DMA+0x94>)
 800f078:	4293      	cmp	r3, r2
 800f07a:	d01f      	beq.n	800f0bc <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	685b      	ldr	r3, [r3, #4]
 800f082:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f086:	2b00      	cmp	r3, #0
 800f088:	d018      	beq.n	800f0bc <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f090:	697b      	ldr	r3, [r7, #20]
 800f092:	e853 3f00 	ldrex	r3, [r3]
 800f096:	613b      	str	r3, [r7, #16]
   return(result);
 800f098:	693b      	ldr	r3, [r7, #16]
 800f09a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f09e:	627b      	str	r3, [r7, #36]	@ 0x24
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	461a      	mov	r2, r3
 800f0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0a8:	623b      	str	r3, [r7, #32]
 800f0aa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0ac:	69f9      	ldr	r1, [r7, #28]
 800f0ae:	6a3a      	ldr	r2, [r7, #32]
 800f0b0:	e841 2300 	strex	r3, r2, [r1]
 800f0b4:	61bb      	str	r3, [r7, #24]
   return(result);
 800f0b6:	69bb      	ldr	r3, [r7, #24]
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d1e6      	bne.n	800f08a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800f0bc:	88fb      	ldrh	r3, [r7, #6]
 800f0be:	461a      	mov	r2, r3
 800f0c0:	68b9      	ldr	r1, [r7, #8]
 800f0c2:	68f8      	ldr	r0, [r7, #12]
 800f0c4:	f001 f96a 	bl	801039c <UART_Start_Receive_DMA>
 800f0c8:	4603      	mov	r3, r0
 800f0ca:	e000      	b.n	800f0ce <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800f0cc:	2302      	movs	r3, #2
  }
}
 800f0ce:	4618      	mov	r0, r3
 800f0d0:	3728      	adds	r7, #40	@ 0x28
 800f0d2:	46bd      	mov	sp, r7
 800f0d4:	bd80      	pop	{r7, pc}
 800f0d6:	bf00      	nop
 800f0d8:	40008000 	.word	0x40008000

0800f0dc <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800f0dc:	b580      	push	{r7, lr}
 800f0de:	b090      	sub	sp, #64	@ 0x40
 800f0e0:	af00      	add	r7, sp, #0
 800f0e2:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f0ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f0f2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	689b      	ldr	r3, [r3, #8]
 800f0fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f0fe:	2b80      	cmp	r3, #128	@ 0x80
 800f100:	d139      	bne.n	800f176 <HAL_UART_DMAStop+0x9a>
 800f102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f104:	2b21      	cmp	r3, #33	@ 0x21
 800f106:	d136      	bne.n	800f176 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	3308      	adds	r3, #8
 800f10e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f110:	6a3b      	ldr	r3, [r7, #32]
 800f112:	e853 3f00 	ldrex	r3, [r3]
 800f116:	61fb      	str	r3, [r7, #28]
   return(result);
 800f118:	69fb      	ldr	r3, [r7, #28]
 800f11a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f11e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	3308      	adds	r3, #8
 800f126:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f128:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f12a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f12c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f12e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f130:	e841 2300 	strex	r3, r2, [r1]
 800f134:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d1e5      	bne.n	800f108 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f140:	2b00      	cmp	r3, #0
 800f142:	d015      	beq.n	800f170 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f148:	4618      	mov	r0, r3
 800f14a:	f7fb ffde 	bl	800b10a <HAL_DMA_Abort>
 800f14e:	4603      	mov	r3, r0
 800f150:	2b00      	cmp	r3, #0
 800f152:	d00d      	beq.n	800f170 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f158:	4618      	mov	r0, r3
 800f15a:	f7fc f945 	bl	800b3e8 <HAL_DMA_GetError>
 800f15e:	4603      	mov	r3, r0
 800f160:	2b20      	cmp	r3, #32
 800f162:	d105      	bne.n	800f170 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	2210      	movs	r2, #16
 800f168:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800f16c:	2303      	movs	r3, #3
 800f16e:	e047      	b.n	800f200 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800f170:	6878      	ldr	r0, [r7, #4]
 800f172:	f001 f9b9 	bl	80104e8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	689b      	ldr	r3, [r3, #8]
 800f17c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f180:	2b40      	cmp	r3, #64	@ 0x40
 800f182:	d13c      	bne.n	800f1fe <HAL_UART_DMAStop+0x122>
 800f184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f186:	2b22      	cmp	r3, #34	@ 0x22
 800f188:	d139      	bne.n	800f1fe <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	3308      	adds	r3, #8
 800f190:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	e853 3f00 	ldrex	r3, [r3]
 800f198:	60bb      	str	r3, [r7, #8]
   return(result);
 800f19a:	68bb      	ldr	r3, [r7, #8]
 800f19c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f1a0:	633b      	str	r3, [r7, #48]	@ 0x30
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	3308      	adds	r3, #8
 800f1a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f1aa:	61ba      	str	r2, [r7, #24]
 800f1ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1ae:	6979      	ldr	r1, [r7, #20]
 800f1b0:	69ba      	ldr	r2, [r7, #24]
 800f1b2:	e841 2300 	strex	r3, r2, [r1]
 800f1b6:	613b      	str	r3, [r7, #16]
   return(result);
 800f1b8:	693b      	ldr	r3, [r7, #16]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d1e5      	bne.n	800f18a <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d017      	beq.n	800f1f8 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f1ce:	4618      	mov	r0, r3
 800f1d0:	f7fb ff9b 	bl	800b10a <HAL_DMA_Abort>
 800f1d4:	4603      	mov	r3, r0
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d00e      	beq.n	800f1f8 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	f7fc f901 	bl	800b3e8 <HAL_DMA_GetError>
 800f1e6:	4603      	mov	r3, r0
 800f1e8:	2b20      	cmp	r3, #32
 800f1ea:	d105      	bne.n	800f1f8 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	2210      	movs	r2, #16
 800f1f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800f1f4:	2303      	movs	r3, #3
 800f1f6:	e003      	b.n	800f200 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800f1f8:	6878      	ldr	r0, [r7, #4]
 800f1fa:	f001 f9b6 	bl	801056a <UART_EndRxTransfer>
  }

  return HAL_OK;
 800f1fe:	2300      	movs	r3, #0
}
 800f200:	4618      	mov	r0, r3
 800f202:	3740      	adds	r7, #64	@ 0x40
 800f204:	46bd      	mov	sp, r7
 800f206:	bd80      	pop	{r7, pc}

0800f208 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b0ba      	sub	sp, #232	@ 0xe8
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	69db      	ldr	r3, [r3, #28]
 800f216:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	689b      	ldr	r3, [r3, #8]
 800f22a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f22e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f232:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f236:	4013      	ands	r3, r2
 800f238:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f23c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f240:	2b00      	cmp	r3, #0
 800f242:	d11b      	bne.n	800f27c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f248:	f003 0320 	and.w	r3, r3, #32
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d015      	beq.n	800f27c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f254:	f003 0320 	and.w	r3, r3, #32
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d105      	bne.n	800f268 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f25c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f260:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f264:	2b00      	cmp	r3, #0
 800f266:	d009      	beq.n	800f27c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	f000 8300 	beq.w	800f872 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f276:	6878      	ldr	r0, [r7, #4]
 800f278:	4798      	blx	r3
      }
      return;
 800f27a:	e2fa      	b.n	800f872 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f27c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f280:	2b00      	cmp	r3, #0
 800f282:	f000 8123 	beq.w	800f4cc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f286:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f28a:	4b8d      	ldr	r3, [pc, #564]	@ (800f4c0 <HAL_UART_IRQHandler+0x2b8>)
 800f28c:	4013      	ands	r3, r2
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d106      	bne.n	800f2a0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f292:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f296:	4b8b      	ldr	r3, [pc, #556]	@ (800f4c4 <HAL_UART_IRQHandler+0x2bc>)
 800f298:	4013      	ands	r3, r2
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	f000 8116 	beq.w	800f4cc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f2a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f2a4:	f003 0301 	and.w	r3, r3, #1
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d011      	beq.n	800f2d0 <HAL_UART_IRQHandler+0xc8>
 800f2ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f2b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d00b      	beq.n	800f2d0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	2201      	movs	r2, #1
 800f2be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f2c6:	f043 0201 	orr.w	r2, r3, #1
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f2d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f2d4:	f003 0302 	and.w	r3, r3, #2
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d011      	beq.n	800f300 <HAL_UART_IRQHandler+0xf8>
 800f2dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f2e0:	f003 0301 	and.w	r3, r3, #1
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d00b      	beq.n	800f300 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	2202      	movs	r2, #2
 800f2ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f2f6:	f043 0204 	orr.w	r2, r3, #4
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f300:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f304:	f003 0304 	and.w	r3, r3, #4
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d011      	beq.n	800f330 <HAL_UART_IRQHandler+0x128>
 800f30c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f310:	f003 0301 	and.w	r3, r3, #1
 800f314:	2b00      	cmp	r3, #0
 800f316:	d00b      	beq.n	800f330 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	2204      	movs	r2, #4
 800f31e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f326:	f043 0202 	orr.w	r2, r3, #2
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f334:	f003 0308 	and.w	r3, r3, #8
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d017      	beq.n	800f36c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f33c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f340:	f003 0320 	and.w	r3, r3, #32
 800f344:	2b00      	cmp	r3, #0
 800f346:	d105      	bne.n	800f354 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f348:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f34c:	4b5c      	ldr	r3, [pc, #368]	@ (800f4c0 <HAL_UART_IRQHandler+0x2b8>)
 800f34e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f350:	2b00      	cmp	r3, #0
 800f352:	d00b      	beq.n	800f36c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	2208      	movs	r2, #8
 800f35a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f362:	f043 0208 	orr.w	r2, r3, #8
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f36c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f370:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f374:	2b00      	cmp	r3, #0
 800f376:	d012      	beq.n	800f39e <HAL_UART_IRQHandler+0x196>
 800f378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f37c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f380:	2b00      	cmp	r3, #0
 800f382:	d00c      	beq.n	800f39e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f38c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f394:	f043 0220 	orr.w	r2, r3, #32
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	f000 8266 	beq.w	800f876 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f3aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3ae:	f003 0320 	and.w	r3, r3, #32
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d013      	beq.n	800f3de <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f3b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3ba:	f003 0320 	and.w	r3, r3, #32
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d105      	bne.n	800f3ce <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f3c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f3c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d007      	beq.n	800f3de <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d003      	beq.n	800f3de <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f3da:	6878      	ldr	r0, [r7, #4]
 800f3dc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	689b      	ldr	r3, [r3, #8]
 800f3ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3f2:	2b40      	cmp	r3, #64	@ 0x40
 800f3f4:	d005      	beq.n	800f402 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f3f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f3fa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d054      	beq.n	800f4ac <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f402:	6878      	ldr	r0, [r7, #4]
 800f404:	f001 f8b1 	bl	801056a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	689b      	ldr	r3, [r3, #8]
 800f40e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f412:	2b40      	cmp	r3, #64	@ 0x40
 800f414:	d146      	bne.n	800f4a4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	3308      	adds	r3, #8
 800f41c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f420:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f424:	e853 3f00 	ldrex	r3, [r3]
 800f428:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f42c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f430:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f434:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	3308      	adds	r3, #8
 800f43e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f442:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f446:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f44a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f44e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f452:	e841 2300 	strex	r3, r2, [r1]
 800f456:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f45a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d1d9      	bne.n	800f416 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d017      	beq.n	800f49c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f472:	4a15      	ldr	r2, [pc, #84]	@ (800f4c8 <HAL_UART_IRQHandler+0x2c0>)
 800f474:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f47c:	4618      	mov	r0, r3
 800f47e:	f7fb fe9d 	bl	800b1bc <HAL_DMA_Abort_IT>
 800f482:	4603      	mov	r3, r0
 800f484:	2b00      	cmp	r3, #0
 800f486:	d019      	beq.n	800f4bc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f48e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f490:	687a      	ldr	r2, [r7, #4]
 800f492:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f496:	4610      	mov	r0, r2
 800f498:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f49a:	e00f      	b.n	800f4bc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f49c:	6878      	ldr	r0, [r7, #4]
 800f49e:	f000 fa09 	bl	800f8b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f4a2:	e00b      	b.n	800f4bc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f4a4:	6878      	ldr	r0, [r7, #4]
 800f4a6:	f000 fa05 	bl	800f8b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f4aa:	e007      	b.n	800f4bc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f4ac:	6878      	ldr	r0, [r7, #4]
 800f4ae:	f000 fa01 	bl	800f8b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	2200      	movs	r2, #0
 800f4b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f4ba:	e1dc      	b.n	800f876 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f4bc:	bf00      	nop
    return;
 800f4be:	e1da      	b.n	800f876 <HAL_UART_IRQHandler+0x66e>
 800f4c0:	10000001 	.word	0x10000001
 800f4c4:	04000120 	.word	0x04000120
 800f4c8:	080108d7 	.word	0x080108d7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f4d0:	2b01      	cmp	r3, #1
 800f4d2:	f040 8170 	bne.w	800f7b6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f4d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f4da:	f003 0310 	and.w	r3, r3, #16
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	f000 8169 	beq.w	800f7b6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f4e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f4e8:	f003 0310 	and.w	r3, r3, #16
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	f000 8162 	beq.w	800f7b6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	2210      	movs	r2, #16
 800f4f8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	689b      	ldr	r3, [r3, #8]
 800f500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f504:	2b40      	cmp	r3, #64	@ 0x40
 800f506:	f040 80d8 	bne.w	800f6ba <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	685b      	ldr	r3, [r3, #4]
 800f514:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f518:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	f000 80af 	beq.w	800f680 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f528:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f52c:	429a      	cmp	r2, r3
 800f52e:	f080 80a7 	bcs.w	800f680 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f538:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	f003 0320 	and.w	r3, r3, #32
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	f040 8087 	bne.w	800f65e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f558:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f55c:	e853 3f00 	ldrex	r3, [r3]
 800f560:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f564:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f568:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f56c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	461a      	mov	r2, r3
 800f576:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f57a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f57e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f582:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f586:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f58a:	e841 2300 	strex	r3, r2, [r1]
 800f58e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f592:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f596:	2b00      	cmp	r3, #0
 800f598:	d1da      	bne.n	800f550 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	3308      	adds	r3, #8
 800f5a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f5a4:	e853 3f00 	ldrex	r3, [r3]
 800f5a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f5aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f5ac:	f023 0301 	bic.w	r3, r3, #1
 800f5b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	3308      	adds	r3, #8
 800f5ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f5be:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f5c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f5c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f5ca:	e841 2300 	strex	r3, r2, [r1]
 800f5ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f5d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d1e1      	bne.n	800f59a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	3308      	adds	r3, #8
 800f5dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f5e0:	e853 3f00 	ldrex	r3, [r3]
 800f5e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f5e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f5e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f5ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	3308      	adds	r3, #8
 800f5f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f5fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f5fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f600:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f602:	e841 2300 	strex	r3, r2, [r1]
 800f606:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f608:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d1e3      	bne.n	800f5d6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	2220      	movs	r2, #32
 800f612:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	2200      	movs	r2, #0
 800f61a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f622:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f624:	e853 3f00 	ldrex	r3, [r3]
 800f628:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f62a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f62c:	f023 0310 	bic.w	r3, r3, #16
 800f630:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	461a      	mov	r2, r3
 800f63a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f63e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f640:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f642:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f644:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f646:	e841 2300 	strex	r3, r2, [r1]
 800f64a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f64c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d1e4      	bne.n	800f61c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f658:	4618      	mov	r0, r3
 800f65a:	f7fb fd56 	bl	800b10a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	2202      	movs	r2, #2
 800f662:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f670:	b29b      	uxth	r3, r3
 800f672:	1ad3      	subs	r3, r2, r3
 800f674:	b29b      	uxth	r3, r3
 800f676:	4619      	mov	r1, r3
 800f678:	6878      	ldr	r0, [r7, #4]
 800f67a:	f000 f925 	bl	800f8c8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f67e:	e0fc      	b.n	800f87a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f686:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f68a:	429a      	cmp	r2, r3
 800f68c:	f040 80f5 	bne.w	800f87a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	f003 0320 	and.w	r3, r3, #32
 800f69e:	2b20      	cmp	r3, #32
 800f6a0:	f040 80eb 	bne.w	800f87a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	2202      	movs	r2, #2
 800f6a8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f6b0:	4619      	mov	r1, r3
 800f6b2:	6878      	ldr	r0, [r7, #4]
 800f6b4:	f000 f908 	bl	800f8c8 <HAL_UARTEx_RxEventCallback>
      return;
 800f6b8:	e0df      	b.n	800f87a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f6c6:	b29b      	uxth	r3, r3
 800f6c8:	1ad3      	subs	r3, r2, r3
 800f6ca:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f6d4:	b29b      	uxth	r3, r3
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	f000 80d1 	beq.w	800f87e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800f6dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	f000 80cc 	beq.w	800f87e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6ee:	e853 3f00 	ldrex	r3, [r3]
 800f6f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f6f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f6fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	461a      	mov	r2, r3
 800f704:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f708:	647b      	str	r3, [r7, #68]	@ 0x44
 800f70a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f70c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f70e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f710:	e841 2300 	strex	r3, r2, [r1]
 800f714:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f716:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d1e4      	bne.n	800f6e6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	3308      	adds	r3, #8
 800f722:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f726:	e853 3f00 	ldrex	r3, [r3]
 800f72a:	623b      	str	r3, [r7, #32]
   return(result);
 800f72c:	6a3b      	ldr	r3, [r7, #32]
 800f72e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f732:	f023 0301 	bic.w	r3, r3, #1
 800f736:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	3308      	adds	r3, #8
 800f740:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f744:	633a      	str	r2, [r7, #48]	@ 0x30
 800f746:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f748:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f74a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f74c:	e841 2300 	strex	r3, r2, [r1]
 800f750:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f754:	2b00      	cmp	r3, #0
 800f756:	d1e1      	bne.n	800f71c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	2220      	movs	r2, #32
 800f75c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	2200      	movs	r2, #0
 800f764:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	2200      	movs	r2, #0
 800f76a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f772:	693b      	ldr	r3, [r7, #16]
 800f774:	e853 3f00 	ldrex	r3, [r3]
 800f778:	60fb      	str	r3, [r7, #12]
   return(result);
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	f023 0310 	bic.w	r3, r3, #16
 800f780:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	461a      	mov	r2, r3
 800f78a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f78e:	61fb      	str	r3, [r7, #28]
 800f790:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f792:	69b9      	ldr	r1, [r7, #24]
 800f794:	69fa      	ldr	r2, [r7, #28]
 800f796:	e841 2300 	strex	r3, r2, [r1]
 800f79a:	617b      	str	r3, [r7, #20]
   return(result);
 800f79c:	697b      	ldr	r3, [r7, #20]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d1e4      	bne.n	800f76c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	2202      	movs	r2, #2
 800f7a6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f7a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f7ac:	4619      	mov	r1, r3
 800f7ae:	6878      	ldr	r0, [r7, #4]
 800f7b0:	f000 f88a 	bl	800f8c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f7b4:	e063      	b.n	800f87e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f7b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d00e      	beq.n	800f7e0 <HAL_UART_IRQHandler+0x5d8>
 800f7c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f7c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d008      	beq.n	800f7e0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f7d6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f7d8:	6878      	ldr	r0, [r7, #4]
 800f7da:	f001 f8b9 	bl	8010950 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f7de:	e051      	b.n	800f884 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f7e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d014      	beq.n	800f816 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f7ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f7f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d105      	bne.n	800f804 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f7f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f7fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f800:	2b00      	cmp	r3, #0
 800f802:	d008      	beq.n	800f816 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d03a      	beq.n	800f882 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f810:	6878      	ldr	r0, [r7, #4]
 800f812:	4798      	blx	r3
    }
    return;
 800f814:	e035      	b.n	800f882 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f81a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d009      	beq.n	800f836 <HAL_UART_IRQHandler+0x62e>
 800f822:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d003      	beq.n	800f836 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800f82e:	6878      	ldr	r0, [r7, #4]
 800f830:	f001 f863 	bl	80108fa <UART_EndTransmit_IT>
    return;
 800f834:	e026      	b.n	800f884 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f83a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d009      	beq.n	800f856 <HAL_UART_IRQHandler+0x64e>
 800f842:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f846:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d003      	beq.n	800f856 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f84e:	6878      	ldr	r0, [r7, #4]
 800f850:	f001 f892 	bl	8010978 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f854:	e016      	b.n	800f884 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f85a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d010      	beq.n	800f884 <HAL_UART_IRQHandler+0x67c>
 800f862:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f866:	2b00      	cmp	r3, #0
 800f868:	da0c      	bge.n	800f884 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f86a:	6878      	ldr	r0, [r7, #4]
 800f86c:	f001 f87a 	bl	8010964 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f870:	e008      	b.n	800f884 <HAL_UART_IRQHandler+0x67c>
      return;
 800f872:	bf00      	nop
 800f874:	e006      	b.n	800f884 <HAL_UART_IRQHandler+0x67c>
    return;
 800f876:	bf00      	nop
 800f878:	e004      	b.n	800f884 <HAL_UART_IRQHandler+0x67c>
      return;
 800f87a:	bf00      	nop
 800f87c:	e002      	b.n	800f884 <HAL_UART_IRQHandler+0x67c>
      return;
 800f87e:	bf00      	nop
 800f880:	e000      	b.n	800f884 <HAL_UART_IRQHandler+0x67c>
    return;
 800f882:	bf00      	nop
  }
}
 800f884:	37e8      	adds	r7, #232	@ 0xe8
 800f886:	46bd      	mov	sp, r7
 800f888:	bd80      	pop	{r7, pc}
 800f88a:	bf00      	nop

0800f88c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f88c:	b480      	push	{r7}
 800f88e:	b083      	sub	sp, #12
 800f890:	af00      	add	r7, sp, #0
 800f892:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800f894:	bf00      	nop
 800f896:	370c      	adds	r7, #12
 800f898:	46bd      	mov	sp, r7
 800f89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f89e:	4770      	bx	lr

0800f8a0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f8a0:	b480      	push	{r7}
 800f8a2:	b083      	sub	sp, #12
 800f8a4:	af00      	add	r7, sp, #0
 800f8a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800f8a8:	bf00      	nop
 800f8aa:	370c      	adds	r7, #12
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b2:	4770      	bx	lr

0800f8b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f8b4:	b480      	push	{r7}
 800f8b6:	b083      	sub	sp, #12
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f8bc:	bf00      	nop
 800f8be:	370c      	adds	r7, #12
 800f8c0:	46bd      	mov	sp, r7
 800f8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c6:	4770      	bx	lr

0800f8c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f8c8:	b480      	push	{r7}
 800f8ca:	b083      	sub	sp, #12
 800f8cc:	af00      	add	r7, sp, #0
 800f8ce:	6078      	str	r0, [r7, #4]
 800f8d0:	460b      	mov	r3, r1
 800f8d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f8d4:	bf00      	nop
 800f8d6:	370c      	adds	r7, #12
 800f8d8:	46bd      	mov	sp, r7
 800f8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8de:	4770      	bx	lr

0800f8e0 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800f8e0:	b480      	push	{r7}
 800f8e2:	b08f      	sub	sp, #60	@ 0x3c
 800f8e4:	af00      	add	r7, sp, #0
 800f8e6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f8ee:	2b01      	cmp	r3, #1
 800f8f0:	d101      	bne.n	800f8f6 <HAL_HalfDuplex_EnableTransmitter+0x16>
 800f8f2:	2302      	movs	r3, #2
 800f8f4:	e042      	b.n	800f97c <HAL_HalfDuplex_EnableTransmitter+0x9c>
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	2201      	movs	r2, #1
 800f8fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	2224      	movs	r2, #36	@ 0x24
 800f902:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f90c:	6a3b      	ldr	r3, [r7, #32]
 800f90e:	e853 3f00 	ldrex	r3, [r3]
 800f912:	61fb      	str	r3, [r7, #28]
   return(result);
 800f914:	69fb      	ldr	r3, [r7, #28]
 800f916:	f023 030c 	bic.w	r3, r3, #12
 800f91a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	461a      	mov	r2, r3
 800f922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f924:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f926:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f928:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f92a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f92c:	e841 2300 	strex	r3, r2, [r1]
 800f930:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f934:	2b00      	cmp	r3, #0
 800f936:	d1e6      	bne.n	800f906 <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	e853 3f00 	ldrex	r3, [r3]
 800f944:	60bb      	str	r3, [r7, #8]
   return(result);
 800f946:	68bb      	ldr	r3, [r7, #8]
 800f948:	f043 0308 	orr.w	r3, r3, #8
 800f94c:	633b      	str	r3, [r7, #48]	@ 0x30
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	461a      	mov	r2, r3
 800f954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f956:	61bb      	str	r3, [r7, #24]
 800f958:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f95a:	6979      	ldr	r1, [r7, #20]
 800f95c:	69ba      	ldr	r2, [r7, #24]
 800f95e:	e841 2300 	strex	r3, r2, [r1]
 800f962:	613b      	str	r3, [r7, #16]
   return(result);
 800f964:	693b      	ldr	r3, [r7, #16]
 800f966:	2b00      	cmp	r3, #0
 800f968:	d1e6      	bne.n	800f938 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	2220      	movs	r2, #32
 800f96e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	2200      	movs	r2, #0
 800f976:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f97a:	2300      	movs	r3, #0
}
 800f97c:	4618      	mov	r0, r3
 800f97e:	373c      	adds	r7, #60	@ 0x3c
 800f980:	46bd      	mov	sp, r7
 800f982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f986:	4770      	bx	lr

0800f988 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 800f988:	b480      	push	{r7}
 800f98a:	b08f      	sub	sp, #60	@ 0x3c
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f996:	2b01      	cmp	r3, #1
 800f998:	d101      	bne.n	800f99e <HAL_HalfDuplex_EnableReceiver+0x16>
 800f99a:	2302      	movs	r3, #2
 800f99c:	e042      	b.n	800fa24 <HAL_HalfDuplex_EnableReceiver+0x9c>
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	2201      	movs	r2, #1
 800f9a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	2224      	movs	r2, #36	@ 0x24
 800f9aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9b4:	6a3b      	ldr	r3, [r7, #32]
 800f9b6:	e853 3f00 	ldrex	r3, [r3]
 800f9ba:	61fb      	str	r3, [r7, #28]
   return(result);
 800f9bc:	69fb      	ldr	r3, [r7, #28]
 800f9be:	f023 030c 	bic.w	r3, r3, #12
 800f9c2:	637b      	str	r3, [r7, #52]	@ 0x34
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	461a      	mov	r2, r3
 800f9ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f9cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f9ce:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f9d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f9d4:	e841 2300 	strex	r3, r2, [r1]
 800f9d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f9da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d1e6      	bne.n	800f9ae <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	e853 3f00 	ldrex	r3, [r3]
 800f9ec:	60bb      	str	r3, [r7, #8]
   return(result);
 800f9ee:	68bb      	ldr	r3, [r7, #8]
 800f9f0:	f043 0304 	orr.w	r3, r3, #4
 800f9f4:	633b      	str	r3, [r7, #48]	@ 0x30
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	461a      	mov	r2, r3
 800f9fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9fe:	61bb      	str	r3, [r7, #24]
 800fa00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa02:	6979      	ldr	r1, [r7, #20]
 800fa04:	69ba      	ldr	r2, [r7, #24]
 800fa06:	e841 2300 	strex	r3, r2, [r1]
 800fa0a:	613b      	str	r3, [r7, #16]
   return(result);
 800fa0c:	693b      	ldr	r3, [r7, #16]
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d1e6      	bne.n	800f9e0 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	2220      	movs	r2, #32
 800fa16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	2200      	movs	r2, #0
 800fa1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fa22:	2300      	movs	r3, #0
}
 800fa24:	4618      	mov	r0, r3
 800fa26:	373c      	adds	r7, #60	@ 0x3c
 800fa28:	46bd      	mov	sp, r7
 800fa2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa2e:	4770      	bx	lr

0800fa30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fa30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fa34:	b08c      	sub	sp, #48	@ 0x30
 800fa36:	af00      	add	r7, sp, #0
 800fa38:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fa3a:	2300      	movs	r3, #0
 800fa3c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fa40:	697b      	ldr	r3, [r7, #20]
 800fa42:	689a      	ldr	r2, [r3, #8]
 800fa44:	697b      	ldr	r3, [r7, #20]
 800fa46:	691b      	ldr	r3, [r3, #16]
 800fa48:	431a      	orrs	r2, r3
 800fa4a:	697b      	ldr	r3, [r7, #20]
 800fa4c:	695b      	ldr	r3, [r3, #20]
 800fa4e:	431a      	orrs	r2, r3
 800fa50:	697b      	ldr	r3, [r7, #20]
 800fa52:	69db      	ldr	r3, [r3, #28]
 800fa54:	4313      	orrs	r3, r2
 800fa56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fa58:	697b      	ldr	r3, [r7, #20]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	681a      	ldr	r2, [r3, #0]
 800fa5e:	4baa      	ldr	r3, [pc, #680]	@ (800fd08 <UART_SetConfig+0x2d8>)
 800fa60:	4013      	ands	r3, r2
 800fa62:	697a      	ldr	r2, [r7, #20]
 800fa64:	6812      	ldr	r2, [r2, #0]
 800fa66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fa68:	430b      	orrs	r3, r1
 800fa6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fa6c:	697b      	ldr	r3, [r7, #20]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	685b      	ldr	r3, [r3, #4]
 800fa72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fa76:	697b      	ldr	r3, [r7, #20]
 800fa78:	68da      	ldr	r2, [r3, #12]
 800fa7a:	697b      	ldr	r3, [r7, #20]
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	430a      	orrs	r2, r1
 800fa80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fa82:	697b      	ldr	r3, [r7, #20]
 800fa84:	699b      	ldr	r3, [r3, #24]
 800fa86:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fa88:	697b      	ldr	r3, [r7, #20]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	4a9f      	ldr	r2, [pc, #636]	@ (800fd0c <UART_SetConfig+0x2dc>)
 800fa8e:	4293      	cmp	r3, r2
 800fa90:	d004      	beq.n	800fa9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fa92:	697b      	ldr	r3, [r7, #20]
 800fa94:	6a1b      	ldr	r3, [r3, #32]
 800fa96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fa98:	4313      	orrs	r3, r2
 800fa9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fa9c:	697b      	ldr	r3, [r7, #20]
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	689b      	ldr	r3, [r3, #8]
 800faa2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800faa6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800faaa:	697a      	ldr	r2, [r7, #20]
 800faac:	6812      	ldr	r2, [r2, #0]
 800faae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fab0:	430b      	orrs	r3, r1
 800fab2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fab4:	697b      	ldr	r3, [r7, #20]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faba:	f023 010f 	bic.w	r1, r3, #15
 800fabe:	697b      	ldr	r3, [r7, #20]
 800fac0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fac2:	697b      	ldr	r3, [r7, #20]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	430a      	orrs	r2, r1
 800fac8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800faca:	697b      	ldr	r3, [r7, #20]
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	4a90      	ldr	r2, [pc, #576]	@ (800fd10 <UART_SetConfig+0x2e0>)
 800fad0:	4293      	cmp	r3, r2
 800fad2:	d125      	bne.n	800fb20 <UART_SetConfig+0xf0>
 800fad4:	4b8f      	ldr	r3, [pc, #572]	@ (800fd14 <UART_SetConfig+0x2e4>)
 800fad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fada:	f003 0303 	and.w	r3, r3, #3
 800fade:	2b03      	cmp	r3, #3
 800fae0:	d81a      	bhi.n	800fb18 <UART_SetConfig+0xe8>
 800fae2:	a201      	add	r2, pc, #4	@ (adr r2, 800fae8 <UART_SetConfig+0xb8>)
 800fae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fae8:	0800faf9 	.word	0x0800faf9
 800faec:	0800fb09 	.word	0x0800fb09
 800faf0:	0800fb01 	.word	0x0800fb01
 800faf4:	0800fb11 	.word	0x0800fb11
 800faf8:	2301      	movs	r3, #1
 800fafa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fafe:	e116      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fb00:	2302      	movs	r3, #2
 800fb02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb06:	e112      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fb08:	2304      	movs	r3, #4
 800fb0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb0e:	e10e      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fb10:	2308      	movs	r3, #8
 800fb12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb16:	e10a      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fb18:	2310      	movs	r3, #16
 800fb1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb1e:	e106      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fb20:	697b      	ldr	r3, [r7, #20]
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	4a7c      	ldr	r2, [pc, #496]	@ (800fd18 <UART_SetConfig+0x2e8>)
 800fb26:	4293      	cmp	r3, r2
 800fb28:	d138      	bne.n	800fb9c <UART_SetConfig+0x16c>
 800fb2a:	4b7a      	ldr	r3, [pc, #488]	@ (800fd14 <UART_SetConfig+0x2e4>)
 800fb2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fb30:	f003 030c 	and.w	r3, r3, #12
 800fb34:	2b0c      	cmp	r3, #12
 800fb36:	d82d      	bhi.n	800fb94 <UART_SetConfig+0x164>
 800fb38:	a201      	add	r2, pc, #4	@ (adr r2, 800fb40 <UART_SetConfig+0x110>)
 800fb3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb3e:	bf00      	nop
 800fb40:	0800fb75 	.word	0x0800fb75
 800fb44:	0800fb95 	.word	0x0800fb95
 800fb48:	0800fb95 	.word	0x0800fb95
 800fb4c:	0800fb95 	.word	0x0800fb95
 800fb50:	0800fb85 	.word	0x0800fb85
 800fb54:	0800fb95 	.word	0x0800fb95
 800fb58:	0800fb95 	.word	0x0800fb95
 800fb5c:	0800fb95 	.word	0x0800fb95
 800fb60:	0800fb7d 	.word	0x0800fb7d
 800fb64:	0800fb95 	.word	0x0800fb95
 800fb68:	0800fb95 	.word	0x0800fb95
 800fb6c:	0800fb95 	.word	0x0800fb95
 800fb70:	0800fb8d 	.word	0x0800fb8d
 800fb74:	2300      	movs	r3, #0
 800fb76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb7a:	e0d8      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fb7c:	2302      	movs	r3, #2
 800fb7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb82:	e0d4      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fb84:	2304      	movs	r3, #4
 800fb86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb8a:	e0d0      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fb8c:	2308      	movs	r3, #8
 800fb8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb92:	e0cc      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fb94:	2310      	movs	r3, #16
 800fb96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fb9a:	e0c8      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fb9c:	697b      	ldr	r3, [r7, #20]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	4a5e      	ldr	r2, [pc, #376]	@ (800fd1c <UART_SetConfig+0x2ec>)
 800fba2:	4293      	cmp	r3, r2
 800fba4:	d125      	bne.n	800fbf2 <UART_SetConfig+0x1c2>
 800fba6:	4b5b      	ldr	r3, [pc, #364]	@ (800fd14 <UART_SetConfig+0x2e4>)
 800fba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fbac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800fbb0:	2b30      	cmp	r3, #48	@ 0x30
 800fbb2:	d016      	beq.n	800fbe2 <UART_SetConfig+0x1b2>
 800fbb4:	2b30      	cmp	r3, #48	@ 0x30
 800fbb6:	d818      	bhi.n	800fbea <UART_SetConfig+0x1ba>
 800fbb8:	2b20      	cmp	r3, #32
 800fbba:	d00a      	beq.n	800fbd2 <UART_SetConfig+0x1a2>
 800fbbc:	2b20      	cmp	r3, #32
 800fbbe:	d814      	bhi.n	800fbea <UART_SetConfig+0x1ba>
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d002      	beq.n	800fbca <UART_SetConfig+0x19a>
 800fbc4:	2b10      	cmp	r3, #16
 800fbc6:	d008      	beq.n	800fbda <UART_SetConfig+0x1aa>
 800fbc8:	e00f      	b.n	800fbea <UART_SetConfig+0x1ba>
 800fbca:	2300      	movs	r3, #0
 800fbcc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fbd0:	e0ad      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fbd2:	2302      	movs	r3, #2
 800fbd4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fbd8:	e0a9      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fbda:	2304      	movs	r3, #4
 800fbdc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fbe0:	e0a5      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fbe2:	2308      	movs	r3, #8
 800fbe4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fbe8:	e0a1      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fbea:	2310      	movs	r3, #16
 800fbec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fbf0:	e09d      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fbf2:	697b      	ldr	r3, [r7, #20]
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	4a4a      	ldr	r2, [pc, #296]	@ (800fd20 <UART_SetConfig+0x2f0>)
 800fbf8:	4293      	cmp	r3, r2
 800fbfa:	d125      	bne.n	800fc48 <UART_SetConfig+0x218>
 800fbfc:	4b45      	ldr	r3, [pc, #276]	@ (800fd14 <UART_SetConfig+0x2e4>)
 800fbfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fc02:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800fc06:	2bc0      	cmp	r3, #192	@ 0xc0
 800fc08:	d016      	beq.n	800fc38 <UART_SetConfig+0x208>
 800fc0a:	2bc0      	cmp	r3, #192	@ 0xc0
 800fc0c:	d818      	bhi.n	800fc40 <UART_SetConfig+0x210>
 800fc0e:	2b80      	cmp	r3, #128	@ 0x80
 800fc10:	d00a      	beq.n	800fc28 <UART_SetConfig+0x1f8>
 800fc12:	2b80      	cmp	r3, #128	@ 0x80
 800fc14:	d814      	bhi.n	800fc40 <UART_SetConfig+0x210>
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d002      	beq.n	800fc20 <UART_SetConfig+0x1f0>
 800fc1a:	2b40      	cmp	r3, #64	@ 0x40
 800fc1c:	d008      	beq.n	800fc30 <UART_SetConfig+0x200>
 800fc1e:	e00f      	b.n	800fc40 <UART_SetConfig+0x210>
 800fc20:	2300      	movs	r3, #0
 800fc22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc26:	e082      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fc28:	2302      	movs	r3, #2
 800fc2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc2e:	e07e      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fc30:	2304      	movs	r3, #4
 800fc32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc36:	e07a      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fc38:	2308      	movs	r3, #8
 800fc3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc3e:	e076      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fc40:	2310      	movs	r3, #16
 800fc42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc46:	e072      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fc48:	697b      	ldr	r3, [r7, #20]
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	4a35      	ldr	r2, [pc, #212]	@ (800fd24 <UART_SetConfig+0x2f4>)
 800fc4e:	4293      	cmp	r3, r2
 800fc50:	d12a      	bne.n	800fca8 <UART_SetConfig+0x278>
 800fc52:	4b30      	ldr	r3, [pc, #192]	@ (800fd14 <UART_SetConfig+0x2e4>)
 800fc54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fc58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fc5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fc60:	d01a      	beq.n	800fc98 <UART_SetConfig+0x268>
 800fc62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fc66:	d81b      	bhi.n	800fca0 <UART_SetConfig+0x270>
 800fc68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fc6c:	d00c      	beq.n	800fc88 <UART_SetConfig+0x258>
 800fc6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fc72:	d815      	bhi.n	800fca0 <UART_SetConfig+0x270>
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d003      	beq.n	800fc80 <UART_SetConfig+0x250>
 800fc78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fc7c:	d008      	beq.n	800fc90 <UART_SetConfig+0x260>
 800fc7e:	e00f      	b.n	800fca0 <UART_SetConfig+0x270>
 800fc80:	2300      	movs	r3, #0
 800fc82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc86:	e052      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fc88:	2302      	movs	r3, #2
 800fc8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc8e:	e04e      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fc90:	2304      	movs	r3, #4
 800fc92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc96:	e04a      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fc98:	2308      	movs	r3, #8
 800fc9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fc9e:	e046      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fca0:	2310      	movs	r3, #16
 800fca2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fca6:	e042      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fca8:	697b      	ldr	r3, [r7, #20]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	4a17      	ldr	r2, [pc, #92]	@ (800fd0c <UART_SetConfig+0x2dc>)
 800fcae:	4293      	cmp	r3, r2
 800fcb0:	d13a      	bne.n	800fd28 <UART_SetConfig+0x2f8>
 800fcb2:	4b18      	ldr	r3, [pc, #96]	@ (800fd14 <UART_SetConfig+0x2e4>)
 800fcb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fcb8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800fcbc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fcc0:	d01a      	beq.n	800fcf8 <UART_SetConfig+0x2c8>
 800fcc2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fcc6:	d81b      	bhi.n	800fd00 <UART_SetConfig+0x2d0>
 800fcc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fccc:	d00c      	beq.n	800fce8 <UART_SetConfig+0x2b8>
 800fcce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fcd2:	d815      	bhi.n	800fd00 <UART_SetConfig+0x2d0>
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d003      	beq.n	800fce0 <UART_SetConfig+0x2b0>
 800fcd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fcdc:	d008      	beq.n	800fcf0 <UART_SetConfig+0x2c0>
 800fcde:	e00f      	b.n	800fd00 <UART_SetConfig+0x2d0>
 800fce0:	2300      	movs	r3, #0
 800fce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fce6:	e022      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fce8:	2302      	movs	r3, #2
 800fcea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fcee:	e01e      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fcf0:	2304      	movs	r3, #4
 800fcf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fcf6:	e01a      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fcf8:	2308      	movs	r3, #8
 800fcfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fcfe:	e016      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fd00:	2310      	movs	r3, #16
 800fd02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fd06:	e012      	b.n	800fd2e <UART_SetConfig+0x2fe>
 800fd08:	cfff69f3 	.word	0xcfff69f3
 800fd0c:	40008000 	.word	0x40008000
 800fd10:	40013800 	.word	0x40013800
 800fd14:	40021000 	.word	0x40021000
 800fd18:	40004400 	.word	0x40004400
 800fd1c:	40004800 	.word	0x40004800
 800fd20:	40004c00 	.word	0x40004c00
 800fd24:	40005000 	.word	0x40005000
 800fd28:	2310      	movs	r3, #16
 800fd2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800fd2e:	697b      	ldr	r3, [r7, #20]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	4aae      	ldr	r2, [pc, #696]	@ (800ffec <UART_SetConfig+0x5bc>)
 800fd34:	4293      	cmp	r3, r2
 800fd36:	f040 8097 	bne.w	800fe68 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800fd3a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fd3e:	2b08      	cmp	r3, #8
 800fd40:	d823      	bhi.n	800fd8a <UART_SetConfig+0x35a>
 800fd42:	a201      	add	r2, pc, #4	@ (adr r2, 800fd48 <UART_SetConfig+0x318>)
 800fd44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd48:	0800fd6d 	.word	0x0800fd6d
 800fd4c:	0800fd8b 	.word	0x0800fd8b
 800fd50:	0800fd75 	.word	0x0800fd75
 800fd54:	0800fd8b 	.word	0x0800fd8b
 800fd58:	0800fd7b 	.word	0x0800fd7b
 800fd5c:	0800fd8b 	.word	0x0800fd8b
 800fd60:	0800fd8b 	.word	0x0800fd8b
 800fd64:	0800fd8b 	.word	0x0800fd8b
 800fd68:	0800fd83 	.word	0x0800fd83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fd6c:	f7fc fb22 	bl	800c3b4 <HAL_RCC_GetPCLK1Freq>
 800fd70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd72:	e010      	b.n	800fd96 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fd74:	4b9e      	ldr	r3, [pc, #632]	@ (800fff0 <UART_SetConfig+0x5c0>)
 800fd76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fd78:	e00d      	b.n	800fd96 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fd7a:	f7fc faad 	bl	800c2d8 <HAL_RCC_GetSysClockFreq>
 800fd7e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd80:	e009      	b.n	800fd96 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fd82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fd86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fd88:	e005      	b.n	800fd96 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800fd8a:	2300      	movs	r3, #0
 800fd8c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fd8e:	2301      	movs	r3, #1
 800fd90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fd94:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fd96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	f000 8130 	beq.w	800fffe <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fd9e:	697b      	ldr	r3, [r7, #20]
 800fda0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fda2:	4a94      	ldr	r2, [pc, #592]	@ (800fff4 <UART_SetConfig+0x5c4>)
 800fda4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fda8:	461a      	mov	r2, r3
 800fdaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdac:	fbb3 f3f2 	udiv	r3, r3, r2
 800fdb0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fdb2:	697b      	ldr	r3, [r7, #20]
 800fdb4:	685a      	ldr	r2, [r3, #4]
 800fdb6:	4613      	mov	r3, r2
 800fdb8:	005b      	lsls	r3, r3, #1
 800fdba:	4413      	add	r3, r2
 800fdbc:	69ba      	ldr	r2, [r7, #24]
 800fdbe:	429a      	cmp	r2, r3
 800fdc0:	d305      	bcc.n	800fdce <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800fdc2:	697b      	ldr	r3, [r7, #20]
 800fdc4:	685b      	ldr	r3, [r3, #4]
 800fdc6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fdc8:	69ba      	ldr	r2, [r7, #24]
 800fdca:	429a      	cmp	r2, r3
 800fdcc:	d903      	bls.n	800fdd6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800fdce:	2301      	movs	r3, #1
 800fdd0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fdd4:	e113      	b.n	800fffe <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fdd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdd8:	2200      	movs	r2, #0
 800fdda:	60bb      	str	r3, [r7, #8]
 800fddc:	60fa      	str	r2, [r7, #12]
 800fdde:	697b      	ldr	r3, [r7, #20]
 800fde0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fde2:	4a84      	ldr	r2, [pc, #528]	@ (800fff4 <UART_SetConfig+0x5c4>)
 800fde4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fde8:	b29b      	uxth	r3, r3
 800fdea:	2200      	movs	r2, #0
 800fdec:	603b      	str	r3, [r7, #0]
 800fdee:	607a      	str	r2, [r7, #4]
 800fdf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fdf4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800fdf8:	f7f0 ff6e 	bl	8000cd8 <__aeabi_uldivmod>
 800fdfc:	4602      	mov	r2, r0
 800fdfe:	460b      	mov	r3, r1
 800fe00:	4610      	mov	r0, r2
 800fe02:	4619      	mov	r1, r3
 800fe04:	f04f 0200 	mov.w	r2, #0
 800fe08:	f04f 0300 	mov.w	r3, #0
 800fe0c:	020b      	lsls	r3, r1, #8
 800fe0e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fe12:	0202      	lsls	r2, r0, #8
 800fe14:	6979      	ldr	r1, [r7, #20]
 800fe16:	6849      	ldr	r1, [r1, #4]
 800fe18:	0849      	lsrs	r1, r1, #1
 800fe1a:	2000      	movs	r0, #0
 800fe1c:	460c      	mov	r4, r1
 800fe1e:	4605      	mov	r5, r0
 800fe20:	eb12 0804 	adds.w	r8, r2, r4
 800fe24:	eb43 0905 	adc.w	r9, r3, r5
 800fe28:	697b      	ldr	r3, [r7, #20]
 800fe2a:	685b      	ldr	r3, [r3, #4]
 800fe2c:	2200      	movs	r2, #0
 800fe2e:	469a      	mov	sl, r3
 800fe30:	4693      	mov	fp, r2
 800fe32:	4652      	mov	r2, sl
 800fe34:	465b      	mov	r3, fp
 800fe36:	4640      	mov	r0, r8
 800fe38:	4649      	mov	r1, r9
 800fe3a:	f7f0 ff4d 	bl	8000cd8 <__aeabi_uldivmod>
 800fe3e:	4602      	mov	r2, r0
 800fe40:	460b      	mov	r3, r1
 800fe42:	4613      	mov	r3, r2
 800fe44:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fe46:	6a3b      	ldr	r3, [r7, #32]
 800fe48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fe4c:	d308      	bcc.n	800fe60 <UART_SetConfig+0x430>
 800fe4e:	6a3b      	ldr	r3, [r7, #32]
 800fe50:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fe54:	d204      	bcs.n	800fe60 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800fe56:	697b      	ldr	r3, [r7, #20]
 800fe58:	681b      	ldr	r3, [r3, #0]
 800fe5a:	6a3a      	ldr	r2, [r7, #32]
 800fe5c:	60da      	str	r2, [r3, #12]
 800fe5e:	e0ce      	b.n	800fffe <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800fe60:	2301      	movs	r3, #1
 800fe62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fe66:	e0ca      	b.n	800fffe <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fe68:	697b      	ldr	r3, [r7, #20]
 800fe6a:	69db      	ldr	r3, [r3, #28]
 800fe6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fe70:	d166      	bne.n	800ff40 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800fe72:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fe76:	2b08      	cmp	r3, #8
 800fe78:	d827      	bhi.n	800feca <UART_SetConfig+0x49a>
 800fe7a:	a201      	add	r2, pc, #4	@ (adr r2, 800fe80 <UART_SetConfig+0x450>)
 800fe7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe80:	0800fea5 	.word	0x0800fea5
 800fe84:	0800fead 	.word	0x0800fead
 800fe88:	0800feb5 	.word	0x0800feb5
 800fe8c:	0800fecb 	.word	0x0800fecb
 800fe90:	0800febb 	.word	0x0800febb
 800fe94:	0800fecb 	.word	0x0800fecb
 800fe98:	0800fecb 	.word	0x0800fecb
 800fe9c:	0800fecb 	.word	0x0800fecb
 800fea0:	0800fec3 	.word	0x0800fec3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fea4:	f7fc fa86 	bl	800c3b4 <HAL_RCC_GetPCLK1Freq>
 800fea8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800feaa:	e014      	b.n	800fed6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800feac:	f7fc fa98 	bl	800c3e0 <HAL_RCC_GetPCLK2Freq>
 800feb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800feb2:	e010      	b.n	800fed6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800feb4:	4b4e      	ldr	r3, [pc, #312]	@ (800fff0 <UART_SetConfig+0x5c0>)
 800feb6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800feb8:	e00d      	b.n	800fed6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800feba:	f7fc fa0d 	bl	800c2d8 <HAL_RCC_GetSysClockFreq>
 800febe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fec0:	e009      	b.n	800fed6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fec2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fec6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fec8:	e005      	b.n	800fed6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800feca:	2300      	movs	r3, #0
 800fecc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fece:	2301      	movs	r3, #1
 800fed0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fed4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fed8:	2b00      	cmp	r3, #0
 800feda:	f000 8090 	beq.w	800fffe <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fede:	697b      	ldr	r3, [r7, #20]
 800fee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fee2:	4a44      	ldr	r2, [pc, #272]	@ (800fff4 <UART_SetConfig+0x5c4>)
 800fee4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fee8:	461a      	mov	r2, r3
 800feea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800feec:	fbb3 f3f2 	udiv	r3, r3, r2
 800fef0:	005a      	lsls	r2, r3, #1
 800fef2:	697b      	ldr	r3, [r7, #20]
 800fef4:	685b      	ldr	r3, [r3, #4]
 800fef6:	085b      	lsrs	r3, r3, #1
 800fef8:	441a      	add	r2, r3
 800fefa:	697b      	ldr	r3, [r7, #20]
 800fefc:	685b      	ldr	r3, [r3, #4]
 800fefe:	fbb2 f3f3 	udiv	r3, r2, r3
 800ff02:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ff04:	6a3b      	ldr	r3, [r7, #32]
 800ff06:	2b0f      	cmp	r3, #15
 800ff08:	d916      	bls.n	800ff38 <UART_SetConfig+0x508>
 800ff0a:	6a3b      	ldr	r3, [r7, #32]
 800ff0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ff10:	d212      	bcs.n	800ff38 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ff12:	6a3b      	ldr	r3, [r7, #32]
 800ff14:	b29b      	uxth	r3, r3
 800ff16:	f023 030f 	bic.w	r3, r3, #15
 800ff1a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ff1c:	6a3b      	ldr	r3, [r7, #32]
 800ff1e:	085b      	lsrs	r3, r3, #1
 800ff20:	b29b      	uxth	r3, r3
 800ff22:	f003 0307 	and.w	r3, r3, #7
 800ff26:	b29a      	uxth	r2, r3
 800ff28:	8bfb      	ldrh	r3, [r7, #30]
 800ff2a:	4313      	orrs	r3, r2
 800ff2c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ff2e:	697b      	ldr	r3, [r7, #20]
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	8bfa      	ldrh	r2, [r7, #30]
 800ff34:	60da      	str	r2, [r3, #12]
 800ff36:	e062      	b.n	800fffe <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800ff38:	2301      	movs	r3, #1
 800ff3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ff3e:	e05e      	b.n	800fffe <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ff40:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ff44:	2b08      	cmp	r3, #8
 800ff46:	d828      	bhi.n	800ff9a <UART_SetConfig+0x56a>
 800ff48:	a201      	add	r2, pc, #4	@ (adr r2, 800ff50 <UART_SetConfig+0x520>)
 800ff4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff4e:	bf00      	nop
 800ff50:	0800ff75 	.word	0x0800ff75
 800ff54:	0800ff7d 	.word	0x0800ff7d
 800ff58:	0800ff85 	.word	0x0800ff85
 800ff5c:	0800ff9b 	.word	0x0800ff9b
 800ff60:	0800ff8b 	.word	0x0800ff8b
 800ff64:	0800ff9b 	.word	0x0800ff9b
 800ff68:	0800ff9b 	.word	0x0800ff9b
 800ff6c:	0800ff9b 	.word	0x0800ff9b
 800ff70:	0800ff93 	.word	0x0800ff93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ff74:	f7fc fa1e 	bl	800c3b4 <HAL_RCC_GetPCLK1Freq>
 800ff78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ff7a:	e014      	b.n	800ffa6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ff7c:	f7fc fa30 	bl	800c3e0 <HAL_RCC_GetPCLK2Freq>
 800ff80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ff82:	e010      	b.n	800ffa6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ff84:	4b1a      	ldr	r3, [pc, #104]	@ (800fff0 <UART_SetConfig+0x5c0>)
 800ff86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ff88:	e00d      	b.n	800ffa6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ff8a:	f7fc f9a5 	bl	800c2d8 <HAL_RCC_GetSysClockFreq>
 800ff8e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ff90:	e009      	b.n	800ffa6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ff92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ff96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ff98:	e005      	b.n	800ffa6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ff9e:	2301      	movs	r3, #1
 800ffa0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ffa4:	bf00      	nop
    }

    if (pclk != 0U)
 800ffa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d028      	beq.n	800fffe <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ffac:	697b      	ldr	r3, [r7, #20]
 800ffae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ffb0:	4a10      	ldr	r2, [pc, #64]	@ (800fff4 <UART_SetConfig+0x5c4>)
 800ffb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ffb6:	461a      	mov	r2, r3
 800ffb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffba:	fbb3 f2f2 	udiv	r2, r3, r2
 800ffbe:	697b      	ldr	r3, [r7, #20]
 800ffc0:	685b      	ldr	r3, [r3, #4]
 800ffc2:	085b      	lsrs	r3, r3, #1
 800ffc4:	441a      	add	r2, r3
 800ffc6:	697b      	ldr	r3, [r7, #20]
 800ffc8:	685b      	ldr	r3, [r3, #4]
 800ffca:	fbb2 f3f3 	udiv	r3, r2, r3
 800ffce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ffd0:	6a3b      	ldr	r3, [r7, #32]
 800ffd2:	2b0f      	cmp	r3, #15
 800ffd4:	d910      	bls.n	800fff8 <UART_SetConfig+0x5c8>
 800ffd6:	6a3b      	ldr	r3, [r7, #32]
 800ffd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ffdc:	d20c      	bcs.n	800fff8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ffde:	6a3b      	ldr	r3, [r7, #32]
 800ffe0:	b29a      	uxth	r2, r3
 800ffe2:	697b      	ldr	r3, [r7, #20]
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	60da      	str	r2, [r3, #12]
 800ffe8:	e009      	b.n	800fffe <UART_SetConfig+0x5ce>
 800ffea:	bf00      	nop
 800ffec:	40008000 	.word	0x40008000
 800fff0:	00f42400 	.word	0x00f42400
 800fff4:	08016bac 	.word	0x08016bac
      }
      else
      {
        ret = HAL_ERROR;
 800fff8:	2301      	movs	r3, #1
 800fffa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800fffe:	697b      	ldr	r3, [r7, #20]
 8010000:	2201      	movs	r2, #1
 8010002:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010006:	697b      	ldr	r3, [r7, #20]
 8010008:	2201      	movs	r2, #1
 801000a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801000e:	697b      	ldr	r3, [r7, #20]
 8010010:	2200      	movs	r2, #0
 8010012:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010014:	697b      	ldr	r3, [r7, #20]
 8010016:	2200      	movs	r2, #0
 8010018:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801001a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 801001e:	4618      	mov	r0, r3
 8010020:	3730      	adds	r7, #48	@ 0x30
 8010022:	46bd      	mov	sp, r7
 8010024:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08010028 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010028:	b480      	push	{r7}
 801002a:	b083      	sub	sp, #12
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010034:	f003 0308 	and.w	r3, r3, #8
 8010038:	2b00      	cmp	r3, #0
 801003a:	d00a      	beq.n	8010052 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	681b      	ldr	r3, [r3, #0]
 8010040:	685b      	ldr	r3, [r3, #4]
 8010042:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	430a      	orrs	r2, r1
 8010050:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010056:	f003 0301 	and.w	r3, r3, #1
 801005a:	2b00      	cmp	r3, #0
 801005c:	d00a      	beq.n	8010074 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	685b      	ldr	r3, [r3, #4]
 8010064:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	430a      	orrs	r2, r1
 8010072:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010078:	f003 0302 	and.w	r3, r3, #2
 801007c:	2b00      	cmp	r3, #0
 801007e:	d00a      	beq.n	8010096 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	685b      	ldr	r3, [r3, #4]
 8010086:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	430a      	orrs	r2, r1
 8010094:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801009a:	f003 0304 	and.w	r3, r3, #4
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d00a      	beq.n	80100b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	685b      	ldr	r3, [r3, #4]
 80100a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	430a      	orrs	r2, r1
 80100b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100bc:	f003 0310 	and.w	r3, r3, #16
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d00a      	beq.n	80100da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	689b      	ldr	r3, [r3, #8]
 80100ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	430a      	orrs	r2, r1
 80100d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100de:	f003 0320 	and.w	r3, r3, #32
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d00a      	beq.n	80100fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	689b      	ldr	r3, [r3, #8]
 80100ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	430a      	orrs	r2, r1
 80100fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010100:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010104:	2b00      	cmp	r3, #0
 8010106:	d01a      	beq.n	801013e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	685b      	ldr	r3, [r3, #4]
 801010e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	681b      	ldr	r3, [r3, #0]
 801011a:	430a      	orrs	r2, r1
 801011c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010122:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010126:	d10a      	bne.n	801013e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	681b      	ldr	r3, [r3, #0]
 801012c:	685b      	ldr	r3, [r3, #4]
 801012e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	430a      	orrs	r2, r1
 801013c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010146:	2b00      	cmp	r3, #0
 8010148:	d00a      	beq.n	8010160 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	685b      	ldr	r3, [r3, #4]
 8010150:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	430a      	orrs	r2, r1
 801015e:	605a      	str	r2, [r3, #4]
  }
}
 8010160:	bf00      	nop
 8010162:	370c      	adds	r7, #12
 8010164:	46bd      	mov	sp, r7
 8010166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801016a:	4770      	bx	lr

0801016c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801016c:	b580      	push	{r7, lr}
 801016e:	b098      	sub	sp, #96	@ 0x60
 8010170:	af02      	add	r7, sp, #8
 8010172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	2200      	movs	r2, #0
 8010178:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801017c:	f7f8 fd9e 	bl	8008cbc <HAL_GetTick>
 8010180:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	f003 0308 	and.w	r3, r3, #8
 801018c:	2b08      	cmp	r3, #8
 801018e:	d12f      	bne.n	80101f0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010190:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010194:	9300      	str	r3, [sp, #0]
 8010196:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010198:	2200      	movs	r2, #0
 801019a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801019e:	6878      	ldr	r0, [r7, #4]
 80101a0:	f000 f88e 	bl	80102c0 <UART_WaitOnFlagUntilTimeout>
 80101a4:	4603      	mov	r3, r0
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d022      	beq.n	80101f0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101b2:	e853 3f00 	ldrex	r3, [r3]
 80101b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80101b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80101ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80101be:	653b      	str	r3, [r7, #80]	@ 0x50
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	461a      	mov	r2, r3
 80101c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80101c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80101ca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80101ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80101d0:	e841 2300 	strex	r3, r2, [r1]
 80101d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80101d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d1e6      	bne.n	80101aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	2220      	movs	r2, #32
 80101e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	2200      	movs	r2, #0
 80101e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80101ec:	2303      	movs	r3, #3
 80101ee:	e063      	b.n	80102b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	681b      	ldr	r3, [r3, #0]
 80101f6:	f003 0304 	and.w	r3, r3, #4
 80101fa:	2b04      	cmp	r3, #4
 80101fc:	d149      	bne.n	8010292 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80101fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010202:	9300      	str	r3, [sp, #0]
 8010204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010206:	2200      	movs	r2, #0
 8010208:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801020c:	6878      	ldr	r0, [r7, #4]
 801020e:	f000 f857 	bl	80102c0 <UART_WaitOnFlagUntilTimeout>
 8010212:	4603      	mov	r3, r0
 8010214:	2b00      	cmp	r3, #0
 8010216:	d03c      	beq.n	8010292 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801021e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010220:	e853 3f00 	ldrex	r3, [r3]
 8010224:	623b      	str	r3, [r7, #32]
   return(result);
 8010226:	6a3b      	ldr	r3, [r7, #32]
 8010228:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801022c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	461a      	mov	r2, r3
 8010234:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010236:	633b      	str	r3, [r7, #48]	@ 0x30
 8010238:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801023a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801023c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801023e:	e841 2300 	strex	r3, r2, [r1]
 8010242:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010246:	2b00      	cmp	r3, #0
 8010248:	d1e6      	bne.n	8010218 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	3308      	adds	r3, #8
 8010250:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010252:	693b      	ldr	r3, [r7, #16]
 8010254:	e853 3f00 	ldrex	r3, [r3]
 8010258:	60fb      	str	r3, [r7, #12]
   return(result);
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	f023 0301 	bic.w	r3, r3, #1
 8010260:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	3308      	adds	r3, #8
 8010268:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801026a:	61fa      	str	r2, [r7, #28]
 801026c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801026e:	69b9      	ldr	r1, [r7, #24]
 8010270:	69fa      	ldr	r2, [r7, #28]
 8010272:	e841 2300 	strex	r3, r2, [r1]
 8010276:	617b      	str	r3, [r7, #20]
   return(result);
 8010278:	697b      	ldr	r3, [r7, #20]
 801027a:	2b00      	cmp	r3, #0
 801027c:	d1e5      	bne.n	801024a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	2220      	movs	r2, #32
 8010282:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	2200      	movs	r2, #0
 801028a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801028e:	2303      	movs	r3, #3
 8010290:	e012      	b.n	80102b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	2220      	movs	r2, #32
 8010296:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	2220      	movs	r2, #32
 801029e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	2200      	movs	r2, #0
 80102a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	2200      	movs	r2, #0
 80102ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	2200      	movs	r2, #0
 80102b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80102b6:	2300      	movs	r3, #0
}
 80102b8:	4618      	mov	r0, r3
 80102ba:	3758      	adds	r7, #88	@ 0x58
 80102bc:	46bd      	mov	sp, r7
 80102be:	bd80      	pop	{r7, pc}

080102c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80102c0:	b580      	push	{r7, lr}
 80102c2:	b084      	sub	sp, #16
 80102c4:	af00      	add	r7, sp, #0
 80102c6:	60f8      	str	r0, [r7, #12]
 80102c8:	60b9      	str	r1, [r7, #8]
 80102ca:	603b      	str	r3, [r7, #0]
 80102cc:	4613      	mov	r3, r2
 80102ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80102d0:	e04f      	b.n	8010372 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80102d2:	69bb      	ldr	r3, [r7, #24]
 80102d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102d8:	d04b      	beq.n	8010372 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80102da:	f7f8 fcef 	bl	8008cbc <HAL_GetTick>
 80102de:	4602      	mov	r2, r0
 80102e0:	683b      	ldr	r3, [r7, #0]
 80102e2:	1ad3      	subs	r3, r2, r3
 80102e4:	69ba      	ldr	r2, [r7, #24]
 80102e6:	429a      	cmp	r2, r3
 80102e8:	d302      	bcc.n	80102f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80102ea:	69bb      	ldr	r3, [r7, #24]
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d101      	bne.n	80102f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80102f0:	2303      	movs	r3, #3
 80102f2:	e04e      	b.n	8010392 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80102f4:	68fb      	ldr	r3, [r7, #12]
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	681b      	ldr	r3, [r3, #0]
 80102fa:	f003 0304 	and.w	r3, r3, #4
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d037      	beq.n	8010372 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010302:	68bb      	ldr	r3, [r7, #8]
 8010304:	2b80      	cmp	r3, #128	@ 0x80
 8010306:	d034      	beq.n	8010372 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010308:	68bb      	ldr	r3, [r7, #8]
 801030a:	2b40      	cmp	r3, #64	@ 0x40
 801030c:	d031      	beq.n	8010372 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801030e:	68fb      	ldr	r3, [r7, #12]
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	69db      	ldr	r3, [r3, #28]
 8010314:	f003 0308 	and.w	r3, r3, #8
 8010318:	2b08      	cmp	r3, #8
 801031a:	d110      	bne.n	801033e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	2208      	movs	r2, #8
 8010322:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010324:	68f8      	ldr	r0, [r7, #12]
 8010326:	f000 f920 	bl	801056a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801032a:	68fb      	ldr	r3, [r7, #12]
 801032c:	2208      	movs	r2, #8
 801032e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	2200      	movs	r2, #0
 8010336:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801033a:	2301      	movs	r3, #1
 801033c:	e029      	b.n	8010392 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	69db      	ldr	r3, [r3, #28]
 8010344:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010348:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801034c:	d111      	bne.n	8010372 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010356:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010358:	68f8      	ldr	r0, [r7, #12]
 801035a:	f000 f906 	bl	801056a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	2220      	movs	r2, #32
 8010362:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010366:	68fb      	ldr	r3, [r7, #12]
 8010368:	2200      	movs	r2, #0
 801036a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801036e:	2303      	movs	r3, #3
 8010370:	e00f      	b.n	8010392 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010372:	68fb      	ldr	r3, [r7, #12]
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	69da      	ldr	r2, [r3, #28]
 8010378:	68bb      	ldr	r3, [r7, #8]
 801037a:	4013      	ands	r3, r2
 801037c:	68ba      	ldr	r2, [r7, #8]
 801037e:	429a      	cmp	r2, r3
 8010380:	bf0c      	ite	eq
 8010382:	2301      	moveq	r3, #1
 8010384:	2300      	movne	r3, #0
 8010386:	b2db      	uxtb	r3, r3
 8010388:	461a      	mov	r2, r3
 801038a:	79fb      	ldrb	r3, [r7, #7]
 801038c:	429a      	cmp	r2, r3
 801038e:	d0a0      	beq.n	80102d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010390:	2300      	movs	r3, #0
}
 8010392:	4618      	mov	r0, r3
 8010394:	3710      	adds	r7, #16
 8010396:	46bd      	mov	sp, r7
 8010398:	bd80      	pop	{r7, pc}
	...

0801039c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801039c:	b580      	push	{r7, lr}
 801039e:	b096      	sub	sp, #88	@ 0x58
 80103a0:	af00      	add	r7, sp, #0
 80103a2:	60f8      	str	r0, [r7, #12]
 80103a4:	60b9      	str	r1, [r7, #8]
 80103a6:	4613      	mov	r3, r2
 80103a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	68ba      	ldr	r2, [r7, #8]
 80103ae:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80103b0:	68fb      	ldr	r3, [r7, #12]
 80103b2:	88fa      	ldrh	r2, [r7, #6]
 80103b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	2200      	movs	r2, #0
 80103bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	2222      	movs	r2, #34	@ 0x22
 80103c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80103c8:	68fb      	ldr	r3, [r7, #12]
 80103ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d02d      	beq.n	801042e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80103d8:	4a40      	ldr	r2, [pc, #256]	@ (80104dc <UART_Start_Receive_DMA+0x140>)
 80103da:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80103dc:	68fb      	ldr	r3, [r7, #12]
 80103de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80103e2:	4a3f      	ldr	r2, [pc, #252]	@ (80104e0 <UART_Start_Receive_DMA+0x144>)
 80103e4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80103ec:	4a3d      	ldr	r2, [pc, #244]	@ (80104e4 <UART_Start_Receive_DMA+0x148>)
 80103ee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80103f6:	2200      	movs	r2, #0
 80103f8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80103fa:	68fb      	ldr	r3, [r7, #12]
 80103fc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	3324      	adds	r3, #36	@ 0x24
 8010406:	4619      	mov	r1, r3
 8010408:	68fb      	ldr	r3, [r7, #12]
 801040a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801040c:	461a      	mov	r2, r3
 801040e:	88fb      	ldrh	r3, [r7, #6]
 8010410:	f7fa fe00 	bl	800b014 <HAL_DMA_Start_IT>
 8010414:	4603      	mov	r3, r0
 8010416:	2b00      	cmp	r3, #0
 8010418:	d009      	beq.n	801042e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	2210      	movs	r2, #16
 801041e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010422:	68fb      	ldr	r3, [r7, #12]
 8010424:	2220      	movs	r2, #32
 8010426:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 801042a:	2301      	movs	r3, #1
 801042c:	e051      	b.n	80104d2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 801042e:	68fb      	ldr	r3, [r7, #12]
 8010430:	691b      	ldr	r3, [r3, #16]
 8010432:	2b00      	cmp	r3, #0
 8010434:	d018      	beq.n	8010468 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801043c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801043e:	e853 3f00 	ldrex	r3, [r3]
 8010442:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010446:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801044a:	657b      	str	r3, [r7, #84]	@ 0x54
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	461a      	mov	r2, r3
 8010452:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010454:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010456:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010458:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801045a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801045c:	e841 2300 	strex	r3, r2, [r1]
 8010460:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010464:	2b00      	cmp	r3, #0
 8010466:	d1e6      	bne.n	8010436 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	3308      	adds	r3, #8
 801046e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010472:	e853 3f00 	ldrex	r3, [r3]
 8010476:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801047a:	f043 0301 	orr.w	r3, r3, #1
 801047e:	653b      	str	r3, [r7, #80]	@ 0x50
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	3308      	adds	r3, #8
 8010486:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010488:	637a      	str	r2, [r7, #52]	@ 0x34
 801048a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801048c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801048e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010490:	e841 2300 	strex	r3, r2, [r1]
 8010494:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010498:	2b00      	cmp	r3, #0
 801049a:	d1e5      	bne.n	8010468 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	681b      	ldr	r3, [r3, #0]
 80104a0:	3308      	adds	r3, #8
 80104a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104a4:	697b      	ldr	r3, [r7, #20]
 80104a6:	e853 3f00 	ldrex	r3, [r3]
 80104aa:	613b      	str	r3, [r7, #16]
   return(result);
 80104ac:	693b      	ldr	r3, [r7, #16]
 80104ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80104b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	3308      	adds	r3, #8
 80104ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80104bc:	623a      	str	r2, [r7, #32]
 80104be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104c0:	69f9      	ldr	r1, [r7, #28]
 80104c2:	6a3a      	ldr	r2, [r7, #32]
 80104c4:	e841 2300 	strex	r3, r2, [r1]
 80104c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80104ca:	69bb      	ldr	r3, [r7, #24]
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d1e5      	bne.n	801049c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80104d0:	2300      	movs	r3, #0
}
 80104d2:	4618      	mov	r0, r3
 80104d4:	3758      	adds	r7, #88	@ 0x58
 80104d6:	46bd      	mov	sp, r7
 80104d8:	bd80      	pop	{r7, pc}
 80104da:	bf00      	nop
 80104dc:	080106ed 	.word	0x080106ed
 80104e0:	08010819 	.word	0x08010819
 80104e4:	08010857 	.word	0x08010857

080104e8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80104e8:	b480      	push	{r7}
 80104ea:	b08f      	sub	sp, #60	@ 0x3c
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	681b      	ldr	r3, [r3, #0]
 80104f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104f6:	6a3b      	ldr	r3, [r7, #32]
 80104f8:	e853 3f00 	ldrex	r3, [r3]
 80104fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80104fe:	69fb      	ldr	r3, [r7, #28]
 8010500:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010504:	637b      	str	r3, [r7, #52]	@ 0x34
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	461a      	mov	r2, r3
 801050c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801050e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010510:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010512:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010514:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010516:	e841 2300 	strex	r3, r2, [r1]
 801051a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801051c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801051e:	2b00      	cmp	r3, #0
 8010520:	d1e6      	bne.n	80104f0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	3308      	adds	r3, #8
 8010528:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801052a:	68fb      	ldr	r3, [r7, #12]
 801052c:	e853 3f00 	ldrex	r3, [r3]
 8010530:	60bb      	str	r3, [r7, #8]
   return(result);
 8010532:	68bb      	ldr	r3, [r7, #8]
 8010534:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010538:	633b      	str	r3, [r7, #48]	@ 0x30
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	3308      	adds	r3, #8
 8010540:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010542:	61ba      	str	r2, [r7, #24]
 8010544:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010546:	6979      	ldr	r1, [r7, #20]
 8010548:	69ba      	ldr	r2, [r7, #24]
 801054a:	e841 2300 	strex	r3, r2, [r1]
 801054e:	613b      	str	r3, [r7, #16]
   return(result);
 8010550:	693b      	ldr	r3, [r7, #16]
 8010552:	2b00      	cmp	r3, #0
 8010554:	d1e5      	bne.n	8010522 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	2220      	movs	r2, #32
 801055a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 801055e:	bf00      	nop
 8010560:	373c      	adds	r7, #60	@ 0x3c
 8010562:	46bd      	mov	sp, r7
 8010564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010568:	4770      	bx	lr

0801056a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801056a:	b480      	push	{r7}
 801056c:	b095      	sub	sp, #84	@ 0x54
 801056e:	af00      	add	r7, sp, #0
 8010570:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801057a:	e853 3f00 	ldrex	r3, [r3]
 801057e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010582:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010586:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	461a      	mov	r2, r3
 801058e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010590:	643b      	str	r3, [r7, #64]	@ 0x40
 8010592:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010594:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010596:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010598:	e841 2300 	strex	r3, r2, [r1]
 801059c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801059e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d1e6      	bne.n	8010572 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	681b      	ldr	r3, [r3, #0]
 80105a8:	3308      	adds	r3, #8
 80105aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105ac:	6a3b      	ldr	r3, [r7, #32]
 80105ae:	e853 3f00 	ldrex	r3, [r3]
 80105b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80105b4:	69fb      	ldr	r3, [r7, #28]
 80105b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80105ba:	f023 0301 	bic.w	r3, r3, #1
 80105be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	3308      	adds	r3, #8
 80105c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80105c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80105ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80105ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80105d0:	e841 2300 	strex	r3, r2, [r1]
 80105d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80105d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d1e3      	bne.n	80105a4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80105e0:	2b01      	cmp	r3, #1
 80105e2:	d118      	bne.n	8010616 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	e853 3f00 	ldrex	r3, [r3]
 80105f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80105f2:	68bb      	ldr	r3, [r7, #8]
 80105f4:	f023 0310 	bic.w	r3, r3, #16
 80105f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	461a      	mov	r2, r3
 8010600:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010602:	61bb      	str	r3, [r7, #24]
 8010604:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010606:	6979      	ldr	r1, [r7, #20]
 8010608:	69ba      	ldr	r2, [r7, #24]
 801060a:	e841 2300 	strex	r3, r2, [r1]
 801060e:	613b      	str	r3, [r7, #16]
   return(result);
 8010610:	693b      	ldr	r3, [r7, #16]
 8010612:	2b00      	cmp	r3, #0
 8010614:	d1e6      	bne.n	80105e4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	2220      	movs	r2, #32
 801061a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	2200      	movs	r2, #0
 8010622:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	2200      	movs	r2, #0
 8010628:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801062a:	bf00      	nop
 801062c:	3754      	adds	r7, #84	@ 0x54
 801062e:	46bd      	mov	sp, r7
 8010630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010634:	4770      	bx	lr

08010636 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010636:	b580      	push	{r7, lr}
 8010638:	b090      	sub	sp, #64	@ 0x40
 801063a:	af00      	add	r7, sp, #0
 801063c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010642:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	681b      	ldr	r3, [r3, #0]
 801064a:	f003 0320 	and.w	r3, r3, #32
 801064e:	2b00      	cmp	r3, #0
 8010650:	d137      	bne.n	80106c2 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8010652:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010654:	2200      	movs	r2, #0
 8010656:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801065a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	3308      	adds	r3, #8
 8010660:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010664:	e853 3f00 	ldrex	r3, [r3]
 8010668:	623b      	str	r3, [r7, #32]
   return(result);
 801066a:	6a3b      	ldr	r3, [r7, #32]
 801066c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010670:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	3308      	adds	r3, #8
 8010678:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801067a:	633a      	str	r2, [r7, #48]	@ 0x30
 801067c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801067e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010680:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010682:	e841 2300 	strex	r3, r2, [r1]
 8010686:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801068a:	2b00      	cmp	r3, #0
 801068c:	d1e5      	bne.n	801065a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801068e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010694:	693b      	ldr	r3, [r7, #16]
 8010696:	e853 3f00 	ldrex	r3, [r3]
 801069a:	60fb      	str	r3, [r7, #12]
   return(result);
 801069c:	68fb      	ldr	r3, [r7, #12]
 801069e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80106a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80106a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	461a      	mov	r2, r3
 80106aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106ac:	61fb      	str	r3, [r7, #28]
 80106ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106b0:	69b9      	ldr	r1, [r7, #24]
 80106b2:	69fa      	ldr	r2, [r7, #28]
 80106b4:	e841 2300 	strex	r3, r2, [r1]
 80106b8:	617b      	str	r3, [r7, #20]
   return(result);
 80106ba:	697b      	ldr	r3, [r7, #20]
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d1e6      	bne.n	801068e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80106c0:	e002      	b.n	80106c8 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80106c2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80106c4:	f7f7 face 	bl	8007c64 <HAL_UART_TxCpltCallback>
}
 80106c8:	bf00      	nop
 80106ca:	3740      	adds	r7, #64	@ 0x40
 80106cc:	46bd      	mov	sp, r7
 80106ce:	bd80      	pop	{r7, pc}

080106d0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80106d0:	b580      	push	{r7, lr}
 80106d2:	b084      	sub	sp, #16
 80106d4:	af00      	add	r7, sp, #0
 80106d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106dc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80106de:	68f8      	ldr	r0, [r7, #12]
 80106e0:	f7ff f8d4 	bl	800f88c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80106e4:	bf00      	nop
 80106e6:	3710      	adds	r7, #16
 80106e8:	46bd      	mov	sp, r7
 80106ea:	bd80      	pop	{r7, pc}

080106ec <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80106ec:	b580      	push	{r7, lr}
 80106ee:	b09c      	sub	sp, #112	@ 0x70
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106f8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	f003 0320 	and.w	r3, r3, #32
 8010704:	2b00      	cmp	r3, #0
 8010706:	d171      	bne.n	80107ec <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8010708:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801070a:	2200      	movs	r2, #0
 801070c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010710:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010716:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010718:	e853 3f00 	ldrex	r3, [r3]
 801071c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801071e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010720:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010724:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010726:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010728:	681b      	ldr	r3, [r3, #0]
 801072a:	461a      	mov	r2, r3
 801072c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801072e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010730:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010732:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010734:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010736:	e841 2300 	strex	r3, r2, [r1]
 801073a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801073c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801073e:	2b00      	cmp	r3, #0
 8010740:	d1e6      	bne.n	8010710 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010742:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	3308      	adds	r3, #8
 8010748:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801074a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801074c:	e853 3f00 	ldrex	r3, [r3]
 8010750:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010754:	f023 0301 	bic.w	r3, r3, #1
 8010758:	667b      	str	r3, [r7, #100]	@ 0x64
 801075a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801075c:	681b      	ldr	r3, [r3, #0]
 801075e:	3308      	adds	r3, #8
 8010760:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010762:	647a      	str	r2, [r7, #68]	@ 0x44
 8010764:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010766:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010768:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801076a:	e841 2300 	strex	r3, r2, [r1]
 801076e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010772:	2b00      	cmp	r3, #0
 8010774:	d1e5      	bne.n	8010742 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010776:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	3308      	adds	r3, #8
 801077c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801077e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010780:	e853 3f00 	ldrex	r3, [r3]
 8010784:	623b      	str	r3, [r7, #32]
   return(result);
 8010786:	6a3b      	ldr	r3, [r7, #32]
 8010788:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801078c:	663b      	str	r3, [r7, #96]	@ 0x60
 801078e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	3308      	adds	r3, #8
 8010794:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010796:	633a      	str	r2, [r7, #48]	@ 0x30
 8010798:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801079a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801079c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801079e:	e841 2300 	strex	r3, r2, [r1]
 80107a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80107a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	d1e5      	bne.n	8010776 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80107aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107ac:	2220      	movs	r2, #32
 80107ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80107b6:	2b01      	cmp	r3, #1
 80107b8:	d118      	bne.n	80107ec <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80107ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107c0:	693b      	ldr	r3, [r7, #16]
 80107c2:	e853 3f00 	ldrex	r3, [r3]
 80107c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	f023 0310 	bic.w	r3, r3, #16
 80107ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80107d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	461a      	mov	r2, r3
 80107d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80107d8:	61fb      	str	r3, [r7, #28]
 80107da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107dc:	69b9      	ldr	r1, [r7, #24]
 80107de:	69fa      	ldr	r2, [r7, #28]
 80107e0:	e841 2300 	strex	r3, r2, [r1]
 80107e4:	617b      	str	r3, [r7, #20]
   return(result);
 80107e6:	697b      	ldr	r3, [r7, #20]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d1e6      	bne.n	80107ba <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80107ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107ee:	2200      	movs	r2, #0
 80107f0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80107f6:	2b01      	cmp	r3, #1
 80107f8:	d107      	bne.n	801080a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80107fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80107fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010800:	4619      	mov	r1, r3
 8010802:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010804:	f7ff f860 	bl	800f8c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010808:	e002      	b.n	8010810 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 801080a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801080c:	f7f7 fa4a 	bl	8007ca4 <HAL_UART_RxCpltCallback>
}
 8010810:	bf00      	nop
 8010812:	3770      	adds	r7, #112	@ 0x70
 8010814:	46bd      	mov	sp, r7
 8010816:	bd80      	pop	{r7, pc}

08010818 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010818:	b580      	push	{r7, lr}
 801081a:	b084      	sub	sp, #16
 801081c:	af00      	add	r7, sp, #0
 801081e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010824:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	2201      	movs	r2, #1
 801082a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010830:	2b01      	cmp	r3, #1
 8010832:	d109      	bne.n	8010848 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801083a:	085b      	lsrs	r3, r3, #1
 801083c:	b29b      	uxth	r3, r3
 801083e:	4619      	mov	r1, r3
 8010840:	68f8      	ldr	r0, [r7, #12]
 8010842:	f7ff f841 	bl	800f8c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010846:	e002      	b.n	801084e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010848:	68f8      	ldr	r0, [r7, #12]
 801084a:	f7ff f829 	bl	800f8a0 <HAL_UART_RxHalfCpltCallback>
}
 801084e:	bf00      	nop
 8010850:	3710      	adds	r7, #16
 8010852:	46bd      	mov	sp, r7
 8010854:	bd80      	pop	{r7, pc}

08010856 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010856:	b580      	push	{r7, lr}
 8010858:	b086      	sub	sp, #24
 801085a:	af00      	add	r7, sp, #0
 801085c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010862:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010864:	697b      	ldr	r3, [r7, #20]
 8010866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801086a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801086c:	697b      	ldr	r3, [r7, #20]
 801086e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010872:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010874:	697b      	ldr	r3, [r7, #20]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	689b      	ldr	r3, [r3, #8]
 801087a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801087e:	2b80      	cmp	r3, #128	@ 0x80
 8010880:	d109      	bne.n	8010896 <UART_DMAError+0x40>
 8010882:	693b      	ldr	r3, [r7, #16]
 8010884:	2b21      	cmp	r3, #33	@ 0x21
 8010886:	d106      	bne.n	8010896 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010888:	697b      	ldr	r3, [r7, #20]
 801088a:	2200      	movs	r2, #0
 801088c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010890:	6978      	ldr	r0, [r7, #20]
 8010892:	f7ff fe29 	bl	80104e8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010896:	697b      	ldr	r3, [r7, #20]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	689b      	ldr	r3, [r3, #8]
 801089c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80108a0:	2b40      	cmp	r3, #64	@ 0x40
 80108a2:	d109      	bne.n	80108b8 <UART_DMAError+0x62>
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	2b22      	cmp	r3, #34	@ 0x22
 80108a8:	d106      	bne.n	80108b8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80108aa:	697b      	ldr	r3, [r7, #20]
 80108ac:	2200      	movs	r2, #0
 80108ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80108b2:	6978      	ldr	r0, [r7, #20]
 80108b4:	f7ff fe59 	bl	801056a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80108b8:	697b      	ldr	r3, [r7, #20]
 80108ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80108be:	f043 0210 	orr.w	r2, r3, #16
 80108c2:	697b      	ldr	r3, [r7, #20]
 80108c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80108c8:	6978      	ldr	r0, [r7, #20]
 80108ca:	f7fe fff3 	bl	800f8b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80108ce:	bf00      	nop
 80108d0:	3718      	adds	r7, #24
 80108d2:	46bd      	mov	sp, r7
 80108d4:	bd80      	pop	{r7, pc}

080108d6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80108d6:	b580      	push	{r7, lr}
 80108d8:	b084      	sub	sp, #16
 80108da:	af00      	add	r7, sp, #0
 80108dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80108e4:	68fb      	ldr	r3, [r7, #12]
 80108e6:	2200      	movs	r2, #0
 80108e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80108ec:	68f8      	ldr	r0, [r7, #12]
 80108ee:	f7fe ffe1 	bl	800f8b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80108f2:	bf00      	nop
 80108f4:	3710      	adds	r7, #16
 80108f6:	46bd      	mov	sp, r7
 80108f8:	bd80      	pop	{r7, pc}

080108fa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80108fa:	b580      	push	{r7, lr}
 80108fc:	b088      	sub	sp, #32
 80108fe:	af00      	add	r7, sp, #0
 8010900:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010908:	68fb      	ldr	r3, [r7, #12]
 801090a:	e853 3f00 	ldrex	r3, [r3]
 801090e:	60bb      	str	r3, [r7, #8]
   return(result);
 8010910:	68bb      	ldr	r3, [r7, #8]
 8010912:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010916:	61fb      	str	r3, [r7, #28]
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	461a      	mov	r2, r3
 801091e:	69fb      	ldr	r3, [r7, #28]
 8010920:	61bb      	str	r3, [r7, #24]
 8010922:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010924:	6979      	ldr	r1, [r7, #20]
 8010926:	69ba      	ldr	r2, [r7, #24]
 8010928:	e841 2300 	strex	r3, r2, [r1]
 801092c:	613b      	str	r3, [r7, #16]
   return(result);
 801092e:	693b      	ldr	r3, [r7, #16]
 8010930:	2b00      	cmp	r3, #0
 8010932:	d1e6      	bne.n	8010902 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	2220      	movs	r2, #32
 8010938:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	2200      	movs	r2, #0
 8010940:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010942:	6878      	ldr	r0, [r7, #4]
 8010944:	f7f7 f98e 	bl	8007c64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010948:	bf00      	nop
 801094a:	3720      	adds	r7, #32
 801094c:	46bd      	mov	sp, r7
 801094e:	bd80      	pop	{r7, pc}

08010950 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010950:	b480      	push	{r7}
 8010952:	b083      	sub	sp, #12
 8010954:	af00      	add	r7, sp, #0
 8010956:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010958:	bf00      	nop
 801095a:	370c      	adds	r7, #12
 801095c:	46bd      	mov	sp, r7
 801095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010962:	4770      	bx	lr

08010964 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010964:	b480      	push	{r7}
 8010966:	b083      	sub	sp, #12
 8010968:	af00      	add	r7, sp, #0
 801096a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801096c:	bf00      	nop
 801096e:	370c      	adds	r7, #12
 8010970:	46bd      	mov	sp, r7
 8010972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010976:	4770      	bx	lr

08010978 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010978:	b480      	push	{r7}
 801097a:	b083      	sub	sp, #12
 801097c:	af00      	add	r7, sp, #0
 801097e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010980:	bf00      	nop
 8010982:	370c      	adds	r7, #12
 8010984:	46bd      	mov	sp, r7
 8010986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098a:	4770      	bx	lr

0801098c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801098c:	b480      	push	{r7}
 801098e:	b085      	sub	sp, #20
 8010990:	af00      	add	r7, sp, #0
 8010992:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801099a:	2b01      	cmp	r3, #1
 801099c:	d101      	bne.n	80109a2 <HAL_UARTEx_DisableFifoMode+0x16>
 801099e:	2302      	movs	r3, #2
 80109a0:	e027      	b.n	80109f2 <HAL_UARTEx_DisableFifoMode+0x66>
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	2201      	movs	r2, #1
 80109a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	2224      	movs	r2, #36	@ 0x24
 80109ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	681b      	ldr	r3, [r3, #0]
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	681a      	ldr	r2, [r3, #0]
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	f022 0201 	bic.w	r2, r2, #1
 80109c8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80109ca:	68fb      	ldr	r3, [r7, #12]
 80109cc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80109d0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	2200      	movs	r2, #0
 80109d6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	68fa      	ldr	r2, [r7, #12]
 80109de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	2220      	movs	r2, #32
 80109e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	2200      	movs	r2, #0
 80109ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80109f0:	2300      	movs	r3, #0
}
 80109f2:	4618      	mov	r0, r3
 80109f4:	3714      	adds	r7, #20
 80109f6:	46bd      	mov	sp, r7
 80109f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109fc:	4770      	bx	lr

080109fe <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80109fe:	b580      	push	{r7, lr}
 8010a00:	b084      	sub	sp, #16
 8010a02:	af00      	add	r7, sp, #0
 8010a04:	6078      	str	r0, [r7, #4]
 8010a06:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010a0e:	2b01      	cmp	r3, #1
 8010a10:	d101      	bne.n	8010a16 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010a12:	2302      	movs	r3, #2
 8010a14:	e02d      	b.n	8010a72 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	2201      	movs	r2, #1
 8010a1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	2224      	movs	r2, #36	@ 0x24
 8010a22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	681b      	ldr	r3, [r3, #0]
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	681a      	ldr	r2, [r3, #0]
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	f022 0201 	bic.w	r2, r2, #1
 8010a3c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	689b      	ldr	r3, [r3, #8]
 8010a44:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	681b      	ldr	r3, [r3, #0]
 8010a4c:	683a      	ldr	r2, [r7, #0]
 8010a4e:	430a      	orrs	r2, r1
 8010a50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010a52:	6878      	ldr	r0, [r7, #4]
 8010a54:	f000 f850 	bl	8010af8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	68fa      	ldr	r2, [r7, #12]
 8010a5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	2220      	movs	r2, #32
 8010a64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010a70:	2300      	movs	r3, #0
}
 8010a72:	4618      	mov	r0, r3
 8010a74:	3710      	adds	r7, #16
 8010a76:	46bd      	mov	sp, r7
 8010a78:	bd80      	pop	{r7, pc}

08010a7a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010a7a:	b580      	push	{r7, lr}
 8010a7c:	b084      	sub	sp, #16
 8010a7e:	af00      	add	r7, sp, #0
 8010a80:	6078      	str	r0, [r7, #4]
 8010a82:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010a8a:	2b01      	cmp	r3, #1
 8010a8c:	d101      	bne.n	8010a92 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010a8e:	2302      	movs	r3, #2
 8010a90:	e02d      	b.n	8010aee <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	2201      	movs	r2, #1
 8010a96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	2224      	movs	r2, #36	@ 0x24
 8010a9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	681b      	ldr	r3, [r3, #0]
 8010aa8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	681a      	ldr	r2, [r3, #0]
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	681b      	ldr	r3, [r3, #0]
 8010ab4:	f022 0201 	bic.w	r2, r2, #1
 8010ab8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	689b      	ldr	r3, [r3, #8]
 8010ac0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	683a      	ldr	r2, [r7, #0]
 8010aca:	430a      	orrs	r2, r1
 8010acc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010ace:	6878      	ldr	r0, [r7, #4]
 8010ad0:	f000 f812 	bl	8010af8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	68fa      	ldr	r2, [r7, #12]
 8010ada:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	2220      	movs	r2, #32
 8010ae0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	2200      	movs	r2, #0
 8010ae8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010aec:	2300      	movs	r3, #0
}
 8010aee:	4618      	mov	r0, r3
 8010af0:	3710      	adds	r7, #16
 8010af2:	46bd      	mov	sp, r7
 8010af4:	bd80      	pop	{r7, pc}
	...

08010af8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010af8:	b480      	push	{r7}
 8010afa:	b085      	sub	sp, #20
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010b00:	687b      	ldr	r3, [r7, #4]
 8010b02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d108      	bne.n	8010b1a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	2201      	movs	r2, #1
 8010b0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	2201      	movs	r2, #1
 8010b14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010b18:	e031      	b.n	8010b7e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010b1a:	2308      	movs	r3, #8
 8010b1c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010b1e:	2308      	movs	r3, #8
 8010b20:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	689b      	ldr	r3, [r3, #8]
 8010b28:	0e5b      	lsrs	r3, r3, #25
 8010b2a:	b2db      	uxtb	r3, r3
 8010b2c:	f003 0307 	and.w	r3, r3, #7
 8010b30:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	681b      	ldr	r3, [r3, #0]
 8010b36:	689b      	ldr	r3, [r3, #8]
 8010b38:	0f5b      	lsrs	r3, r3, #29
 8010b3a:	b2db      	uxtb	r3, r3
 8010b3c:	f003 0307 	and.w	r3, r3, #7
 8010b40:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010b42:	7bbb      	ldrb	r3, [r7, #14]
 8010b44:	7b3a      	ldrb	r2, [r7, #12]
 8010b46:	4911      	ldr	r1, [pc, #68]	@ (8010b8c <UARTEx_SetNbDataToProcess+0x94>)
 8010b48:	5c8a      	ldrb	r2, [r1, r2]
 8010b4a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010b4e:	7b3a      	ldrb	r2, [r7, #12]
 8010b50:	490f      	ldr	r1, [pc, #60]	@ (8010b90 <UARTEx_SetNbDataToProcess+0x98>)
 8010b52:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010b54:	fb93 f3f2 	sdiv	r3, r3, r2
 8010b58:	b29a      	uxth	r2, r3
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010b60:	7bfb      	ldrb	r3, [r7, #15]
 8010b62:	7b7a      	ldrb	r2, [r7, #13]
 8010b64:	4909      	ldr	r1, [pc, #36]	@ (8010b8c <UARTEx_SetNbDataToProcess+0x94>)
 8010b66:	5c8a      	ldrb	r2, [r1, r2]
 8010b68:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010b6c:	7b7a      	ldrb	r2, [r7, #13]
 8010b6e:	4908      	ldr	r1, [pc, #32]	@ (8010b90 <UARTEx_SetNbDataToProcess+0x98>)
 8010b70:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010b72:	fb93 f3f2 	sdiv	r3, r3, r2
 8010b76:	b29a      	uxth	r2, r3
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010b7e:	bf00      	nop
 8010b80:	3714      	adds	r7, #20
 8010b82:	46bd      	mov	sp, r7
 8010b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b88:	4770      	bx	lr
 8010b8a:	bf00      	nop
 8010b8c:	08016bc4 	.word	0x08016bc4
 8010b90:	08016bcc 	.word	0x08016bcc

08010b94 <__NVIC_SetPriority>:
{
 8010b94:	b480      	push	{r7}
 8010b96:	b083      	sub	sp, #12
 8010b98:	af00      	add	r7, sp, #0
 8010b9a:	4603      	mov	r3, r0
 8010b9c:	6039      	str	r1, [r7, #0]
 8010b9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	db0a      	blt.n	8010bbe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010ba8:	683b      	ldr	r3, [r7, #0]
 8010baa:	b2da      	uxtb	r2, r3
 8010bac:	490c      	ldr	r1, [pc, #48]	@ (8010be0 <__NVIC_SetPriority+0x4c>)
 8010bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010bb2:	0112      	lsls	r2, r2, #4
 8010bb4:	b2d2      	uxtb	r2, r2
 8010bb6:	440b      	add	r3, r1
 8010bb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8010bbc:	e00a      	b.n	8010bd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010bbe:	683b      	ldr	r3, [r7, #0]
 8010bc0:	b2da      	uxtb	r2, r3
 8010bc2:	4908      	ldr	r1, [pc, #32]	@ (8010be4 <__NVIC_SetPriority+0x50>)
 8010bc4:	79fb      	ldrb	r3, [r7, #7]
 8010bc6:	f003 030f 	and.w	r3, r3, #15
 8010bca:	3b04      	subs	r3, #4
 8010bcc:	0112      	lsls	r2, r2, #4
 8010bce:	b2d2      	uxtb	r2, r2
 8010bd0:	440b      	add	r3, r1
 8010bd2:	761a      	strb	r2, [r3, #24]
}
 8010bd4:	bf00      	nop
 8010bd6:	370c      	adds	r7, #12
 8010bd8:	46bd      	mov	sp, r7
 8010bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bde:	4770      	bx	lr
 8010be0:	e000e100 	.word	0xe000e100
 8010be4:	e000ed00 	.word	0xe000ed00

08010be8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8010be8:	b580      	push	{r7, lr}
 8010bea:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8010bec:	4b05      	ldr	r3, [pc, #20]	@ (8010c04 <SysTick_Handler+0x1c>)
 8010bee:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8010bf0:	f002 f918 	bl	8012e24 <xTaskGetSchedulerState>
 8010bf4:	4603      	mov	r3, r0
 8010bf6:	2b01      	cmp	r3, #1
 8010bf8:	d001      	beq.n	8010bfe <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8010bfa:	f002 ff45 	bl	8013a88 <xPortSysTickHandler>
  }
}
 8010bfe:	bf00      	nop
 8010c00:	bd80      	pop	{r7, pc}
 8010c02:	bf00      	nop
 8010c04:	e000e010 	.word	0xe000e010

08010c08 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010c08:	b580      	push	{r7, lr}
 8010c0a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8010c0c:	2100      	movs	r1, #0
 8010c0e:	f06f 0004 	mvn.w	r0, #4
 8010c12:	f7ff ffbf 	bl	8010b94 <__NVIC_SetPriority>
#endif
}
 8010c16:	bf00      	nop
 8010c18:	bd80      	pop	{r7, pc}
	...

08010c1c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010c1c:	b480      	push	{r7}
 8010c1e:	b083      	sub	sp, #12
 8010c20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010c22:	f3ef 8305 	mrs	r3, IPSR
 8010c26:	603b      	str	r3, [r7, #0]
  return(result);
 8010c28:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d003      	beq.n	8010c36 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8010c2e:	f06f 0305 	mvn.w	r3, #5
 8010c32:	607b      	str	r3, [r7, #4]
 8010c34:	e00c      	b.n	8010c50 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010c36:	4b0a      	ldr	r3, [pc, #40]	@ (8010c60 <osKernelInitialize+0x44>)
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d105      	bne.n	8010c4a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010c3e:	4b08      	ldr	r3, [pc, #32]	@ (8010c60 <osKernelInitialize+0x44>)
 8010c40:	2201      	movs	r2, #1
 8010c42:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010c44:	2300      	movs	r3, #0
 8010c46:	607b      	str	r3, [r7, #4]
 8010c48:	e002      	b.n	8010c50 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8010c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8010c4e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010c50:	687b      	ldr	r3, [r7, #4]
}
 8010c52:	4618      	mov	r0, r3
 8010c54:	370c      	adds	r7, #12
 8010c56:	46bd      	mov	sp, r7
 8010c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c5c:	4770      	bx	lr
 8010c5e:	bf00      	nop
 8010c60:	2000233c 	.word	0x2000233c

08010c64 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8010c64:	b580      	push	{r7, lr}
 8010c66:	b082      	sub	sp, #8
 8010c68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010c6a:	f3ef 8305 	mrs	r3, IPSR
 8010c6e:	603b      	str	r3, [r7, #0]
  return(result);
 8010c70:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d003      	beq.n	8010c7e <osKernelStart+0x1a>
    stat = osErrorISR;
 8010c76:	f06f 0305 	mvn.w	r3, #5
 8010c7a:	607b      	str	r3, [r7, #4]
 8010c7c:	e010      	b.n	8010ca0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8010cac <osKernelStart+0x48>)
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	2b01      	cmp	r3, #1
 8010c84:	d109      	bne.n	8010c9a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010c86:	f7ff ffbf 	bl	8010c08 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010c8a:	4b08      	ldr	r3, [pc, #32]	@ (8010cac <osKernelStart+0x48>)
 8010c8c:	2202      	movs	r2, #2
 8010c8e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010c90:	f001 fb9e 	bl	80123d0 <vTaskStartScheduler>
      stat = osOK;
 8010c94:	2300      	movs	r3, #0
 8010c96:	607b      	str	r3, [r7, #4]
 8010c98:	e002      	b.n	8010ca0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8010c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8010c9e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010ca0:	687b      	ldr	r3, [r7, #4]
}
 8010ca2:	4618      	mov	r0, r3
 8010ca4:	3708      	adds	r7, #8
 8010ca6:	46bd      	mov	sp, r7
 8010ca8:	bd80      	pop	{r7, pc}
 8010caa:	bf00      	nop
 8010cac:	2000233c 	.word	0x2000233c

08010cb0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010cb0:	b580      	push	{r7, lr}
 8010cb2:	b08e      	sub	sp, #56	@ 0x38
 8010cb4:	af04      	add	r7, sp, #16
 8010cb6:	60f8      	str	r0, [r7, #12]
 8010cb8:	60b9      	str	r1, [r7, #8]
 8010cba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010cc0:	f3ef 8305 	mrs	r3, IPSR
 8010cc4:	617b      	str	r3, [r7, #20]
  return(result);
 8010cc6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d17e      	bne.n	8010dca <osThreadNew+0x11a>
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d07b      	beq.n	8010dca <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8010cd2:	2380      	movs	r3, #128	@ 0x80
 8010cd4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8010cd6:	2318      	movs	r3, #24
 8010cd8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8010cda:	2300      	movs	r3, #0
 8010cdc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8010cde:	f04f 33ff 	mov.w	r3, #4294967295
 8010ce2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d045      	beq.n	8010d76 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d002      	beq.n	8010cf8 <osThreadNew+0x48>
        name = attr->name;
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	699b      	ldr	r3, [r3, #24]
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d002      	beq.n	8010d06 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	699b      	ldr	r3, [r3, #24]
 8010d04:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8010d06:	69fb      	ldr	r3, [r7, #28]
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d008      	beq.n	8010d1e <osThreadNew+0x6e>
 8010d0c:	69fb      	ldr	r3, [r7, #28]
 8010d0e:	2b38      	cmp	r3, #56	@ 0x38
 8010d10:	d805      	bhi.n	8010d1e <osThreadNew+0x6e>
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	685b      	ldr	r3, [r3, #4]
 8010d16:	f003 0301 	and.w	r3, r3, #1
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d001      	beq.n	8010d22 <osThreadNew+0x72>
        return (NULL);
 8010d1e:	2300      	movs	r3, #0
 8010d20:	e054      	b.n	8010dcc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	695b      	ldr	r3, [r3, #20]
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d003      	beq.n	8010d32 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	695b      	ldr	r3, [r3, #20]
 8010d2e:	089b      	lsrs	r3, r3, #2
 8010d30:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	689b      	ldr	r3, [r3, #8]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d00e      	beq.n	8010d58 <osThreadNew+0xa8>
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	68db      	ldr	r3, [r3, #12]
 8010d3e:	2ba7      	cmp	r3, #167	@ 0xa7
 8010d40:	d90a      	bls.n	8010d58 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d006      	beq.n	8010d58 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	695b      	ldr	r3, [r3, #20]
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d002      	beq.n	8010d58 <osThreadNew+0xa8>
        mem = 1;
 8010d52:	2301      	movs	r3, #1
 8010d54:	61bb      	str	r3, [r7, #24]
 8010d56:	e010      	b.n	8010d7a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	689b      	ldr	r3, [r3, #8]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d10c      	bne.n	8010d7a <osThreadNew+0xca>
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	68db      	ldr	r3, [r3, #12]
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d108      	bne.n	8010d7a <osThreadNew+0xca>
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	691b      	ldr	r3, [r3, #16]
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d104      	bne.n	8010d7a <osThreadNew+0xca>
          mem = 0;
 8010d70:	2300      	movs	r3, #0
 8010d72:	61bb      	str	r3, [r7, #24]
 8010d74:	e001      	b.n	8010d7a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8010d76:	2300      	movs	r3, #0
 8010d78:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010d7a:	69bb      	ldr	r3, [r7, #24]
 8010d7c:	2b01      	cmp	r3, #1
 8010d7e:	d110      	bne.n	8010da2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8010d84:	687a      	ldr	r2, [r7, #4]
 8010d86:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010d88:	9202      	str	r2, [sp, #8]
 8010d8a:	9301      	str	r3, [sp, #4]
 8010d8c:	69fb      	ldr	r3, [r7, #28]
 8010d8e:	9300      	str	r3, [sp, #0]
 8010d90:	68bb      	ldr	r3, [r7, #8]
 8010d92:	6a3a      	ldr	r2, [r7, #32]
 8010d94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010d96:	68f8      	ldr	r0, [r7, #12]
 8010d98:	f001 f8dc 	bl	8011f54 <xTaskCreateStatic>
 8010d9c:	4603      	mov	r3, r0
 8010d9e:	613b      	str	r3, [r7, #16]
 8010da0:	e013      	b.n	8010dca <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8010da2:	69bb      	ldr	r3, [r7, #24]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d110      	bne.n	8010dca <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8010da8:	6a3b      	ldr	r3, [r7, #32]
 8010daa:	b29a      	uxth	r2, r3
 8010dac:	f107 0310 	add.w	r3, r7, #16
 8010db0:	9301      	str	r3, [sp, #4]
 8010db2:	69fb      	ldr	r3, [r7, #28]
 8010db4:	9300      	str	r3, [sp, #0]
 8010db6:	68bb      	ldr	r3, [r7, #8]
 8010db8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010dba:	68f8      	ldr	r0, [r7, #12]
 8010dbc:	f001 f92a 	bl	8012014 <xTaskCreate>
 8010dc0:	4603      	mov	r3, r0
 8010dc2:	2b01      	cmp	r3, #1
 8010dc4:	d001      	beq.n	8010dca <osThreadNew+0x11a>
            hTask = NULL;
 8010dc6:	2300      	movs	r3, #0
 8010dc8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8010dca:	693b      	ldr	r3, [r7, #16]
}
 8010dcc:	4618      	mov	r0, r3
 8010dce:	3728      	adds	r7, #40	@ 0x28
 8010dd0:	46bd      	mov	sp, r7
 8010dd2:	bd80      	pop	{r7, pc}

08010dd4 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8010dd4:	b580      	push	{r7, lr}
 8010dd6:	b086      	sub	sp, #24
 8010dd8:	af00      	add	r7, sp, #0
 8010dda:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8010ddc:	2300      	movs	r3, #0
 8010dde:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010de0:	f3ef 8305 	mrs	r3, IPSR
 8010de4:	60fb      	str	r3, [r7, #12]
  return(result);
 8010de6:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d12d      	bne.n	8010e48 <osEventFlagsNew+0x74>
    mem = -1;
 8010dec:	f04f 33ff 	mov.w	r3, #4294967295
 8010df0:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d015      	beq.n	8010e24 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	689b      	ldr	r3, [r3, #8]
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d006      	beq.n	8010e0e <osEventFlagsNew+0x3a>
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	68db      	ldr	r3, [r3, #12]
 8010e04:	2b1f      	cmp	r3, #31
 8010e06:	d902      	bls.n	8010e0e <osEventFlagsNew+0x3a>
        mem = 1;
 8010e08:	2301      	movs	r3, #1
 8010e0a:	613b      	str	r3, [r7, #16]
 8010e0c:	e00c      	b.n	8010e28 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	689b      	ldr	r3, [r3, #8]
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d108      	bne.n	8010e28 <osEventFlagsNew+0x54>
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	68db      	ldr	r3, [r3, #12]
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d104      	bne.n	8010e28 <osEventFlagsNew+0x54>
          mem = 0;
 8010e1e:	2300      	movs	r3, #0
 8010e20:	613b      	str	r3, [r7, #16]
 8010e22:	e001      	b.n	8010e28 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8010e24:	2300      	movs	r3, #0
 8010e26:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8010e28:	693b      	ldr	r3, [r7, #16]
 8010e2a:	2b01      	cmp	r3, #1
 8010e2c:	d106      	bne.n	8010e3c <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	689b      	ldr	r3, [r3, #8]
 8010e32:	4618      	mov	r0, r3
 8010e34:	f000 f8ea 	bl	801100c <xEventGroupCreateStatic>
 8010e38:	6178      	str	r0, [r7, #20]
 8010e3a:	e005      	b.n	8010e48 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8010e3c:	693b      	ldr	r3, [r7, #16]
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d102      	bne.n	8010e48 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8010e42:	f000 f91c 	bl	801107e <xEventGroupCreate>
 8010e46:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8010e48:	697b      	ldr	r3, [r7, #20]
}
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	3718      	adds	r7, #24
 8010e4e:	46bd      	mov	sp, r7
 8010e50:	bd80      	pop	{r7, pc}
	...

08010e54 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8010e54:	b580      	push	{r7, lr}
 8010e56:	b086      	sub	sp, #24
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
 8010e5c:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8010e62:	693b      	ldr	r3, [r7, #16]
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d003      	beq.n	8010e70 <osEventFlagsSet+0x1c>
 8010e68:	683b      	ldr	r3, [r7, #0]
 8010e6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010e6e:	d303      	bcc.n	8010e78 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8010e70:	f06f 0303 	mvn.w	r3, #3
 8010e74:	617b      	str	r3, [r7, #20]
 8010e76:	e028      	b.n	8010eca <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010e78:	f3ef 8305 	mrs	r3, IPSR
 8010e7c:	60fb      	str	r3, [r7, #12]
  return(result);
 8010e7e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8010e80:	2b00      	cmp	r3, #0
 8010e82:	d01d      	beq.n	8010ec0 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8010e84:	2300      	movs	r3, #0
 8010e86:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8010e88:	f107 0308 	add.w	r3, r7, #8
 8010e8c:	461a      	mov	r2, r3
 8010e8e:	6839      	ldr	r1, [r7, #0]
 8010e90:	6938      	ldr	r0, [r7, #16]
 8010e92:	f000 fa9d 	bl	80113d0 <xEventGroupSetBitsFromISR>
 8010e96:	4603      	mov	r3, r0
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d103      	bne.n	8010ea4 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8010e9c:	f06f 0302 	mvn.w	r3, #2
 8010ea0:	617b      	str	r3, [r7, #20]
 8010ea2:	e012      	b.n	8010eca <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8010ea4:	683b      	ldr	r3, [r7, #0]
 8010ea6:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8010ea8:	68bb      	ldr	r3, [r7, #8]
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d00d      	beq.n	8010eca <osEventFlagsSet+0x76>
 8010eae:	4b09      	ldr	r3, [pc, #36]	@ (8010ed4 <osEventFlagsSet+0x80>)
 8010eb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010eb4:	601a      	str	r2, [r3, #0]
 8010eb6:	f3bf 8f4f 	dsb	sy
 8010eba:	f3bf 8f6f 	isb	sy
 8010ebe:	e004      	b.n	8010eca <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8010ec0:	6839      	ldr	r1, [r7, #0]
 8010ec2:	6938      	ldr	r0, [r7, #16]
 8010ec4:	f000 f9c8 	bl	8011258 <xEventGroupSetBits>
 8010ec8:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8010eca:	697b      	ldr	r3, [r7, #20]
}
 8010ecc:	4618      	mov	r0, r3
 8010ece:	3718      	adds	r7, #24
 8010ed0:	46bd      	mov	sp, r7
 8010ed2:	bd80      	pop	{r7, pc}
 8010ed4:	e000ed04 	.word	0xe000ed04

08010ed8 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8010ed8:	b580      	push	{r7, lr}
 8010eda:	b08c      	sub	sp, #48	@ 0x30
 8010edc:	af02      	add	r7, sp, #8
 8010ede:	60f8      	str	r0, [r7, #12]
 8010ee0:	60b9      	str	r1, [r7, #8]
 8010ee2:	607a      	str	r2, [r7, #4]
 8010ee4:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8010eea:	69bb      	ldr	r3, [r7, #24]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d003      	beq.n	8010ef8 <osEventFlagsWait+0x20>
 8010ef0:	68bb      	ldr	r3, [r7, #8]
 8010ef2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010ef6:	d303      	bcc.n	8010f00 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8010ef8:	f06f 0303 	mvn.w	r3, #3
 8010efc:	61fb      	str	r3, [r7, #28]
 8010efe:	e04b      	b.n	8010f98 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010f00:	f3ef 8305 	mrs	r3, IPSR
 8010f04:	617b      	str	r3, [r7, #20]
  return(result);
 8010f06:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	d003      	beq.n	8010f14 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8010f0c:	f06f 0305 	mvn.w	r3, #5
 8010f10:	61fb      	str	r3, [r7, #28]
 8010f12:	e041      	b.n	8010f98 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	f003 0301 	and.w	r3, r3, #1
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d002      	beq.n	8010f24 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 8010f1e:	2301      	movs	r3, #1
 8010f20:	627b      	str	r3, [r7, #36]	@ 0x24
 8010f22:	e001      	b.n	8010f28 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8010f24:	2300      	movs	r3, #0
 8010f26:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	f003 0302 	and.w	r3, r3, #2
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d002      	beq.n	8010f38 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 8010f32:	2300      	movs	r3, #0
 8010f34:	623b      	str	r3, [r7, #32]
 8010f36:	e001      	b.n	8010f3c <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 8010f38:	2301      	movs	r3, #1
 8010f3a:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8010f3c:	683b      	ldr	r3, [r7, #0]
 8010f3e:	9300      	str	r3, [sp, #0]
 8010f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f42:	6a3a      	ldr	r2, [r7, #32]
 8010f44:	68b9      	ldr	r1, [r7, #8]
 8010f46:	69b8      	ldr	r0, [r7, #24]
 8010f48:	f000 f8b4 	bl	80110b4 <xEventGroupWaitBits>
 8010f4c:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	f003 0301 	and.w	r3, r3, #1
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	d010      	beq.n	8010f7a <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 8010f58:	68ba      	ldr	r2, [r7, #8]
 8010f5a:	69fb      	ldr	r3, [r7, #28]
 8010f5c:	4013      	ands	r3, r2
 8010f5e:	68ba      	ldr	r2, [r7, #8]
 8010f60:	429a      	cmp	r2, r3
 8010f62:	d019      	beq.n	8010f98 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8010f64:	683b      	ldr	r3, [r7, #0]
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d003      	beq.n	8010f72 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 8010f6a:	f06f 0301 	mvn.w	r3, #1
 8010f6e:	61fb      	str	r3, [r7, #28]
 8010f70:	e012      	b.n	8010f98 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8010f72:	f06f 0302 	mvn.w	r3, #2
 8010f76:	61fb      	str	r3, [r7, #28]
 8010f78:	e00e      	b.n	8010f98 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8010f7a:	68ba      	ldr	r2, [r7, #8]
 8010f7c:	69fb      	ldr	r3, [r7, #28]
 8010f7e:	4013      	ands	r3, r2
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d109      	bne.n	8010f98 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8010f84:	683b      	ldr	r3, [r7, #0]
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d003      	beq.n	8010f92 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 8010f8a:	f06f 0301 	mvn.w	r3, #1
 8010f8e:	61fb      	str	r3, [r7, #28]
 8010f90:	e002      	b.n	8010f98 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8010f92:	f06f 0302 	mvn.w	r3, #2
 8010f96:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8010f98:	69fb      	ldr	r3, [r7, #28]
}
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	3728      	adds	r7, #40	@ 0x28
 8010f9e:	46bd      	mov	sp, r7
 8010fa0:	bd80      	pop	{r7, pc}
	...

08010fa4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8010fa4:	b480      	push	{r7}
 8010fa6:	b085      	sub	sp, #20
 8010fa8:	af00      	add	r7, sp, #0
 8010faa:	60f8      	str	r0, [r7, #12]
 8010fac:	60b9      	str	r1, [r7, #8]
 8010fae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	4a07      	ldr	r2, [pc, #28]	@ (8010fd0 <vApplicationGetIdleTaskMemory+0x2c>)
 8010fb4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8010fb6:	68bb      	ldr	r3, [r7, #8]
 8010fb8:	4a06      	ldr	r2, [pc, #24]	@ (8010fd4 <vApplicationGetIdleTaskMemory+0x30>)
 8010fba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	2280      	movs	r2, #128	@ 0x80
 8010fc0:	601a      	str	r2, [r3, #0]
}
 8010fc2:	bf00      	nop
 8010fc4:	3714      	adds	r7, #20
 8010fc6:	46bd      	mov	sp, r7
 8010fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fcc:	4770      	bx	lr
 8010fce:	bf00      	nop
 8010fd0:	20002340 	.word	0x20002340
 8010fd4:	200023e8 	.word	0x200023e8

08010fd8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8010fd8:	b480      	push	{r7}
 8010fda:	b085      	sub	sp, #20
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	60f8      	str	r0, [r7, #12]
 8010fe0:	60b9      	str	r1, [r7, #8]
 8010fe2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	4a07      	ldr	r2, [pc, #28]	@ (8011004 <vApplicationGetTimerTaskMemory+0x2c>)
 8010fe8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8010fea:	68bb      	ldr	r3, [r7, #8]
 8010fec:	4a06      	ldr	r2, [pc, #24]	@ (8011008 <vApplicationGetTimerTaskMemory+0x30>)
 8010fee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010ff6:	601a      	str	r2, [r3, #0]
}
 8010ff8:	bf00      	nop
 8010ffa:	3714      	adds	r7, #20
 8010ffc:	46bd      	mov	sp, r7
 8010ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011002:	4770      	bx	lr
 8011004:	200025e8 	.word	0x200025e8
 8011008:	20002690 	.word	0x20002690

0801100c <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 801100c:	b580      	push	{r7, lr}
 801100e:	b086      	sub	sp, #24
 8011010:	af00      	add	r7, sp, #0
 8011012:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	2b00      	cmp	r3, #0
 8011018:	d10b      	bne.n	8011032 <xEventGroupCreateStatic+0x26>
	__asm volatile
 801101a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801101e:	f383 8811 	msr	BASEPRI, r3
 8011022:	f3bf 8f6f 	isb	sy
 8011026:	f3bf 8f4f 	dsb	sy
 801102a:	613b      	str	r3, [r7, #16]
}
 801102c:	bf00      	nop
 801102e:	bf00      	nop
 8011030:	e7fd      	b.n	801102e <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8011032:	2320      	movs	r3, #32
 8011034:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8011036:	68bb      	ldr	r3, [r7, #8]
 8011038:	2b20      	cmp	r3, #32
 801103a:	d00b      	beq.n	8011054 <xEventGroupCreateStatic+0x48>
	__asm volatile
 801103c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011040:	f383 8811 	msr	BASEPRI, r3
 8011044:	f3bf 8f6f 	isb	sy
 8011048:	f3bf 8f4f 	dsb	sy
 801104c:	60fb      	str	r3, [r7, #12]
}
 801104e:	bf00      	nop
 8011050:	bf00      	nop
 8011052:	e7fd      	b.n	8011050 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8011058:	697b      	ldr	r3, [r7, #20]
 801105a:	2b00      	cmp	r3, #0
 801105c:	d00a      	beq.n	8011074 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 801105e:	697b      	ldr	r3, [r7, #20]
 8011060:	2200      	movs	r2, #0
 8011062:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8011064:	697b      	ldr	r3, [r7, #20]
 8011066:	3304      	adds	r3, #4
 8011068:	4618      	mov	r0, r3
 801106a:	f000 f9c5 	bl	80113f8 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 801106e:	697b      	ldr	r3, [r7, #20]
 8011070:	2201      	movs	r2, #1
 8011072:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8011074:	697b      	ldr	r3, [r7, #20]
	}
 8011076:	4618      	mov	r0, r3
 8011078:	3718      	adds	r7, #24
 801107a:	46bd      	mov	sp, r7
 801107c:	bd80      	pop	{r7, pc}

0801107e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 801107e:	b580      	push	{r7, lr}
 8011080:	b082      	sub	sp, #8
 8011082:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8011084:	2020      	movs	r0, #32
 8011086:	f002 fd91 	bl	8013bac <pvPortMalloc>
 801108a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	2b00      	cmp	r3, #0
 8011090:	d00a      	beq.n	80110a8 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	2200      	movs	r2, #0
 8011096:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	3304      	adds	r3, #4
 801109c:	4618      	mov	r0, r3
 801109e:	f000 f9ab 	bl	80113f8 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	2200      	movs	r2, #0
 80110a6:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80110a8:	687b      	ldr	r3, [r7, #4]
	}
 80110aa:	4618      	mov	r0, r3
 80110ac:	3708      	adds	r7, #8
 80110ae:	46bd      	mov	sp, r7
 80110b0:	bd80      	pop	{r7, pc}
	...

080110b4 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80110b4:	b580      	push	{r7, lr}
 80110b6:	b090      	sub	sp, #64	@ 0x40
 80110b8:	af00      	add	r7, sp, #0
 80110ba:	60f8      	str	r0, [r7, #12]
 80110bc:	60b9      	str	r1, [r7, #8]
 80110be:	607a      	str	r2, [r7, #4]
 80110c0:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80110c6:	2300      	movs	r3, #0
 80110c8:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80110ca:	2300      	movs	r3, #0
 80110cc:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d10b      	bne.n	80110ec <xEventGroupWaitBits+0x38>
	__asm volatile
 80110d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110d8:	f383 8811 	msr	BASEPRI, r3
 80110dc:	f3bf 8f6f 	isb	sy
 80110e0:	f3bf 8f4f 	dsb	sy
 80110e4:	623b      	str	r3, [r7, #32]
}
 80110e6:	bf00      	nop
 80110e8:	bf00      	nop
 80110ea:	e7fd      	b.n	80110e8 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80110ec:	68bb      	ldr	r3, [r7, #8]
 80110ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80110f2:	d30b      	bcc.n	801110c <xEventGroupWaitBits+0x58>
	__asm volatile
 80110f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110f8:	f383 8811 	msr	BASEPRI, r3
 80110fc:	f3bf 8f6f 	isb	sy
 8011100:	f3bf 8f4f 	dsb	sy
 8011104:	61fb      	str	r3, [r7, #28]
}
 8011106:	bf00      	nop
 8011108:	bf00      	nop
 801110a:	e7fd      	b.n	8011108 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 801110c:	68bb      	ldr	r3, [r7, #8]
 801110e:	2b00      	cmp	r3, #0
 8011110:	d10b      	bne.n	801112a <xEventGroupWaitBits+0x76>
	__asm volatile
 8011112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011116:	f383 8811 	msr	BASEPRI, r3
 801111a:	f3bf 8f6f 	isb	sy
 801111e:	f3bf 8f4f 	dsb	sy
 8011122:	61bb      	str	r3, [r7, #24]
}
 8011124:	bf00      	nop
 8011126:	bf00      	nop
 8011128:	e7fd      	b.n	8011126 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801112a:	f001 fe7b 	bl	8012e24 <xTaskGetSchedulerState>
 801112e:	4603      	mov	r3, r0
 8011130:	2b00      	cmp	r3, #0
 8011132:	d102      	bne.n	801113a <xEventGroupWaitBits+0x86>
 8011134:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011136:	2b00      	cmp	r3, #0
 8011138:	d101      	bne.n	801113e <xEventGroupWaitBits+0x8a>
 801113a:	2301      	movs	r3, #1
 801113c:	e000      	b.n	8011140 <xEventGroupWaitBits+0x8c>
 801113e:	2300      	movs	r3, #0
 8011140:	2b00      	cmp	r3, #0
 8011142:	d10b      	bne.n	801115c <xEventGroupWaitBits+0xa8>
	__asm volatile
 8011144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011148:	f383 8811 	msr	BASEPRI, r3
 801114c:	f3bf 8f6f 	isb	sy
 8011150:	f3bf 8f4f 	dsb	sy
 8011154:	617b      	str	r3, [r7, #20]
}
 8011156:	bf00      	nop
 8011158:	bf00      	nop
 801115a:	e7fd      	b.n	8011158 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 801115c:	f001 f9a8 	bl	80124b0 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8011160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011162:	681b      	ldr	r3, [r3, #0]
 8011164:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8011166:	683a      	ldr	r2, [r7, #0]
 8011168:	68b9      	ldr	r1, [r7, #8]
 801116a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801116c:	f000 f90d 	bl	801138a <prvTestWaitCondition>
 8011170:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8011172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011174:	2b00      	cmp	r3, #0
 8011176:	d00e      	beq.n	8011196 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8011178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801117a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 801117c:	2300      	movs	r3, #0
 801117e:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	2b00      	cmp	r3, #0
 8011184:	d028      	beq.n	80111d8 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8011186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011188:	681a      	ldr	r2, [r3, #0]
 801118a:	68bb      	ldr	r3, [r7, #8]
 801118c:	43db      	mvns	r3, r3
 801118e:	401a      	ands	r2, r3
 8011190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011192:	601a      	str	r2, [r3, #0]
 8011194:	e020      	b.n	80111d8 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8011196:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011198:	2b00      	cmp	r3, #0
 801119a:	d104      	bne.n	80111a6 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 801119c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801119e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 80111a0:	2301      	movs	r3, #1
 80111a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80111a4:	e018      	b.n	80111d8 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d003      	beq.n	80111b4 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80111ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80111b2:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80111b4:	683b      	ldr	r3, [r7, #0]
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d003      	beq.n	80111c2 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80111ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111bc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80111c0:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80111c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111c4:	1d18      	adds	r0, r3, #4
 80111c6:	68ba      	ldr	r2, [r7, #8]
 80111c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111ca:	4313      	orrs	r3, r2
 80111cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80111ce:	4619      	mov	r1, r3
 80111d0:	f001 fb94 	bl	80128fc <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80111d4:	2300      	movs	r3, #0
 80111d6:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80111d8:	f001 f978 	bl	80124cc <xTaskResumeAll>
 80111dc:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80111de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	d031      	beq.n	8011248 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 80111e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d107      	bne.n	80111fa <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 80111ea:	4b1a      	ldr	r3, [pc, #104]	@ (8011254 <xEventGroupWaitBits+0x1a0>)
 80111ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80111f0:	601a      	str	r2, [r3, #0]
 80111f2:	f3bf 8f4f 	dsb	sy
 80111f6:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80111fa:	f001 fea1 	bl	8012f40 <uxTaskResetEventItemValue>
 80111fe:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8011200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011202:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011206:	2b00      	cmp	r3, #0
 8011208:	d11a      	bne.n	8011240 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 801120a:	f002 fbad 	bl	8013968 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 801120e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011210:	681b      	ldr	r3, [r3, #0]
 8011212:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8011214:	683a      	ldr	r2, [r7, #0]
 8011216:	68b9      	ldr	r1, [r7, #8]
 8011218:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801121a:	f000 f8b6 	bl	801138a <prvTestWaitCondition>
 801121e:	4603      	mov	r3, r0
 8011220:	2b00      	cmp	r3, #0
 8011222:	d009      	beq.n	8011238 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	2b00      	cmp	r3, #0
 8011228:	d006      	beq.n	8011238 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 801122a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801122c:	681a      	ldr	r2, [r3, #0]
 801122e:	68bb      	ldr	r3, [r7, #8]
 8011230:	43db      	mvns	r3, r3
 8011232:	401a      	ands	r2, r3
 8011234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011236:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8011238:	2301      	movs	r3, #1
 801123a:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 801123c:	f002 fbc6 	bl	80139cc <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8011240:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011242:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011246:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8011248:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801124a:	4618      	mov	r0, r3
 801124c:	3740      	adds	r7, #64	@ 0x40
 801124e:	46bd      	mov	sp, r7
 8011250:	bd80      	pop	{r7, pc}
 8011252:	bf00      	nop
 8011254:	e000ed04 	.word	0xe000ed04

08011258 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8011258:	b580      	push	{r7, lr}
 801125a:	b08e      	sub	sp, #56	@ 0x38
 801125c:	af00      	add	r7, sp, #0
 801125e:	6078      	str	r0, [r7, #4]
 8011260:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8011262:	2300      	movs	r3, #0
 8011264:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 801126a:	2300      	movs	r3, #0
 801126c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	2b00      	cmp	r3, #0
 8011272:	d10b      	bne.n	801128c <xEventGroupSetBits+0x34>
	__asm volatile
 8011274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011278:	f383 8811 	msr	BASEPRI, r3
 801127c:	f3bf 8f6f 	isb	sy
 8011280:	f3bf 8f4f 	dsb	sy
 8011284:	613b      	str	r3, [r7, #16]
}
 8011286:	bf00      	nop
 8011288:	bf00      	nop
 801128a:	e7fd      	b.n	8011288 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 801128c:	683b      	ldr	r3, [r7, #0]
 801128e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011292:	d30b      	bcc.n	80112ac <xEventGroupSetBits+0x54>
	__asm volatile
 8011294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011298:	f383 8811 	msr	BASEPRI, r3
 801129c:	f3bf 8f6f 	isb	sy
 80112a0:	f3bf 8f4f 	dsb	sy
 80112a4:	60fb      	str	r3, [r7, #12]
}
 80112a6:	bf00      	nop
 80112a8:	bf00      	nop
 80112aa:	e7fd      	b.n	80112a8 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80112ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112ae:	3304      	adds	r3, #4
 80112b0:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80112b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112b4:	3308      	adds	r3, #8
 80112b6:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80112b8:	f001 f8fa 	bl	80124b0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80112bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112be:	68db      	ldr	r3, [r3, #12]
 80112c0:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80112c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112c4:	681a      	ldr	r2, [r3, #0]
 80112c6:	683b      	ldr	r3, [r7, #0]
 80112c8:	431a      	orrs	r2, r3
 80112ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112cc:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80112ce:	e03c      	b.n	801134a <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 80112d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112d2:	685b      	ldr	r3, [r3, #4]
 80112d4:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80112d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80112dc:	2300      	movs	r3, #0
 80112de:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80112e0:	69bb      	ldr	r3, [r7, #24]
 80112e2:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80112e6:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80112e8:	69bb      	ldr	r3, [r7, #24]
 80112ea:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80112ee:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80112f0:	697b      	ldr	r3, [r7, #20]
 80112f2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d108      	bne.n	801130c <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80112fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112fc:	681a      	ldr	r2, [r3, #0]
 80112fe:	69bb      	ldr	r3, [r7, #24]
 8011300:	4013      	ands	r3, r2
 8011302:	2b00      	cmp	r3, #0
 8011304:	d00b      	beq.n	801131e <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8011306:	2301      	movs	r3, #1
 8011308:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801130a:	e008      	b.n	801131e <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 801130c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801130e:	681a      	ldr	r2, [r3, #0]
 8011310:	69bb      	ldr	r3, [r7, #24]
 8011312:	4013      	ands	r3, r2
 8011314:	69ba      	ldr	r2, [r7, #24]
 8011316:	429a      	cmp	r2, r3
 8011318:	d101      	bne.n	801131e <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 801131a:	2301      	movs	r3, #1
 801131c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 801131e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011320:	2b00      	cmp	r3, #0
 8011322:	d010      	beq.n	8011346 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8011324:	697b      	ldr	r3, [r7, #20]
 8011326:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801132a:	2b00      	cmp	r3, #0
 801132c:	d003      	beq.n	8011336 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 801132e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011330:	69bb      	ldr	r3, [r7, #24]
 8011332:	4313      	orrs	r3, r2
 8011334:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8011336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 801133e:	4619      	mov	r1, r3
 8011340:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011342:	f001 fba9 	bl	8012a98 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8011346:	69fb      	ldr	r3, [r7, #28]
 8011348:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 801134a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801134c:	6a3b      	ldr	r3, [r7, #32]
 801134e:	429a      	cmp	r2, r3
 8011350:	d1be      	bne.n	80112d0 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8011352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011354:	681a      	ldr	r2, [r3, #0]
 8011356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011358:	43db      	mvns	r3, r3
 801135a:	401a      	ands	r2, r3
 801135c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801135e:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8011360:	f001 f8b4 	bl	80124cc <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8011364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011366:	681b      	ldr	r3, [r3, #0]
}
 8011368:	4618      	mov	r0, r3
 801136a:	3738      	adds	r7, #56	@ 0x38
 801136c:	46bd      	mov	sp, r7
 801136e:	bd80      	pop	{r7, pc}

08011370 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8011370:	b580      	push	{r7, lr}
 8011372:	b082      	sub	sp, #8
 8011374:	af00      	add	r7, sp, #0
 8011376:	6078      	str	r0, [r7, #4]
 8011378:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 801137a:	6839      	ldr	r1, [r7, #0]
 801137c:	6878      	ldr	r0, [r7, #4]
 801137e:	f7ff ff6b 	bl	8011258 <xEventGroupSetBits>
}
 8011382:	bf00      	nop
 8011384:	3708      	adds	r7, #8
 8011386:	46bd      	mov	sp, r7
 8011388:	bd80      	pop	{r7, pc}

0801138a <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 801138a:	b480      	push	{r7}
 801138c:	b087      	sub	sp, #28
 801138e:	af00      	add	r7, sp, #0
 8011390:	60f8      	str	r0, [r7, #12]
 8011392:	60b9      	str	r1, [r7, #8]
 8011394:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8011396:	2300      	movs	r3, #0
 8011398:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d107      	bne.n	80113b0 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80113a0:	68fa      	ldr	r2, [r7, #12]
 80113a2:	68bb      	ldr	r3, [r7, #8]
 80113a4:	4013      	ands	r3, r2
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d00a      	beq.n	80113c0 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80113aa:	2301      	movs	r3, #1
 80113ac:	617b      	str	r3, [r7, #20]
 80113ae:	e007      	b.n	80113c0 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80113b0:	68fa      	ldr	r2, [r7, #12]
 80113b2:	68bb      	ldr	r3, [r7, #8]
 80113b4:	4013      	ands	r3, r2
 80113b6:	68ba      	ldr	r2, [r7, #8]
 80113b8:	429a      	cmp	r2, r3
 80113ba:	d101      	bne.n	80113c0 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80113bc:	2301      	movs	r3, #1
 80113be:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80113c0:	697b      	ldr	r3, [r7, #20]
}
 80113c2:	4618      	mov	r0, r3
 80113c4:	371c      	adds	r7, #28
 80113c6:	46bd      	mov	sp, r7
 80113c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113cc:	4770      	bx	lr
	...

080113d0 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80113d0:	b580      	push	{r7, lr}
 80113d2:	b086      	sub	sp, #24
 80113d4:	af00      	add	r7, sp, #0
 80113d6:	60f8      	str	r0, [r7, #12]
 80113d8:	60b9      	str	r1, [r7, #8]
 80113da:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	68ba      	ldr	r2, [r7, #8]
 80113e0:	68f9      	ldr	r1, [r7, #12]
 80113e2:	4804      	ldr	r0, [pc, #16]	@ (80113f4 <xEventGroupSetBitsFromISR+0x24>)
 80113e4:	f002 f972 	bl	80136cc <xTimerPendFunctionCallFromISR>
 80113e8:	6178      	str	r0, [r7, #20]

		return xReturn;
 80113ea:	697b      	ldr	r3, [r7, #20]
	}
 80113ec:	4618      	mov	r0, r3
 80113ee:	3718      	adds	r7, #24
 80113f0:	46bd      	mov	sp, r7
 80113f2:	bd80      	pop	{r7, pc}
 80113f4:	08011371 	.word	0x08011371

080113f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80113f8:	b480      	push	{r7}
 80113fa:	b083      	sub	sp, #12
 80113fc:	af00      	add	r7, sp, #0
 80113fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	f103 0208 	add.w	r2, r3, #8
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	f04f 32ff 	mov.w	r2, #4294967295
 8011410:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	f103 0208 	add.w	r2, r3, #8
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	f103 0208 	add.w	r2, r3, #8
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	2200      	movs	r2, #0
 801142a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801142c:	bf00      	nop
 801142e:	370c      	adds	r7, #12
 8011430:	46bd      	mov	sp, r7
 8011432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011436:	4770      	bx	lr

08011438 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011438:	b480      	push	{r7}
 801143a:	b083      	sub	sp, #12
 801143c:	af00      	add	r7, sp, #0
 801143e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	2200      	movs	r2, #0
 8011444:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011446:	bf00      	nop
 8011448:	370c      	adds	r7, #12
 801144a:	46bd      	mov	sp, r7
 801144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011450:	4770      	bx	lr

08011452 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011452:	b480      	push	{r7}
 8011454:	b085      	sub	sp, #20
 8011456:	af00      	add	r7, sp, #0
 8011458:	6078      	str	r0, [r7, #4]
 801145a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	685b      	ldr	r3, [r3, #4]
 8011460:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011462:	683b      	ldr	r3, [r7, #0]
 8011464:	68fa      	ldr	r2, [r7, #12]
 8011466:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	689a      	ldr	r2, [r3, #8]
 801146c:	683b      	ldr	r3, [r7, #0]
 801146e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011470:	68fb      	ldr	r3, [r7, #12]
 8011472:	689b      	ldr	r3, [r3, #8]
 8011474:	683a      	ldr	r2, [r7, #0]
 8011476:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	683a      	ldr	r2, [r7, #0]
 801147c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801147e:	683b      	ldr	r3, [r7, #0]
 8011480:	687a      	ldr	r2, [r7, #4]
 8011482:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	681b      	ldr	r3, [r3, #0]
 8011488:	1c5a      	adds	r2, r3, #1
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	601a      	str	r2, [r3, #0]
}
 801148e:	bf00      	nop
 8011490:	3714      	adds	r7, #20
 8011492:	46bd      	mov	sp, r7
 8011494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011498:	4770      	bx	lr

0801149a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801149a:	b480      	push	{r7}
 801149c:	b085      	sub	sp, #20
 801149e:	af00      	add	r7, sp, #0
 80114a0:	6078      	str	r0, [r7, #4]
 80114a2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80114a4:	683b      	ldr	r3, [r7, #0]
 80114a6:	681b      	ldr	r3, [r3, #0]
 80114a8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80114aa:	68bb      	ldr	r3, [r7, #8]
 80114ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80114b0:	d103      	bne.n	80114ba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	691b      	ldr	r3, [r3, #16]
 80114b6:	60fb      	str	r3, [r7, #12]
 80114b8:	e00c      	b.n	80114d4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	3308      	adds	r3, #8
 80114be:	60fb      	str	r3, [r7, #12]
 80114c0:	e002      	b.n	80114c8 <vListInsert+0x2e>
 80114c2:	68fb      	ldr	r3, [r7, #12]
 80114c4:	685b      	ldr	r3, [r3, #4]
 80114c6:	60fb      	str	r3, [r7, #12]
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	685b      	ldr	r3, [r3, #4]
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	68ba      	ldr	r2, [r7, #8]
 80114d0:	429a      	cmp	r2, r3
 80114d2:	d2f6      	bcs.n	80114c2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	685a      	ldr	r2, [r3, #4]
 80114d8:	683b      	ldr	r3, [r7, #0]
 80114da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80114dc:	683b      	ldr	r3, [r7, #0]
 80114de:	685b      	ldr	r3, [r3, #4]
 80114e0:	683a      	ldr	r2, [r7, #0]
 80114e2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80114e4:	683b      	ldr	r3, [r7, #0]
 80114e6:	68fa      	ldr	r2, [r7, #12]
 80114e8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80114ea:	68fb      	ldr	r3, [r7, #12]
 80114ec:	683a      	ldr	r2, [r7, #0]
 80114ee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80114f0:	683b      	ldr	r3, [r7, #0]
 80114f2:	687a      	ldr	r2, [r7, #4]
 80114f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	681b      	ldr	r3, [r3, #0]
 80114fa:	1c5a      	adds	r2, r3, #1
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	601a      	str	r2, [r3, #0]
}
 8011500:	bf00      	nop
 8011502:	3714      	adds	r7, #20
 8011504:	46bd      	mov	sp, r7
 8011506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801150a:	4770      	bx	lr

0801150c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801150c:	b480      	push	{r7}
 801150e:	b085      	sub	sp, #20
 8011510:	af00      	add	r7, sp, #0
 8011512:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	691b      	ldr	r3, [r3, #16]
 8011518:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	685b      	ldr	r3, [r3, #4]
 801151e:	687a      	ldr	r2, [r7, #4]
 8011520:	6892      	ldr	r2, [r2, #8]
 8011522:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	689b      	ldr	r3, [r3, #8]
 8011528:	687a      	ldr	r2, [r7, #4]
 801152a:	6852      	ldr	r2, [r2, #4]
 801152c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	685b      	ldr	r3, [r3, #4]
 8011532:	687a      	ldr	r2, [r7, #4]
 8011534:	429a      	cmp	r2, r3
 8011536:	d103      	bne.n	8011540 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	689a      	ldr	r2, [r3, #8]
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	2200      	movs	r2, #0
 8011544:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	1e5a      	subs	r2, r3, #1
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	681b      	ldr	r3, [r3, #0]
}
 8011554:	4618      	mov	r0, r3
 8011556:	3714      	adds	r7, #20
 8011558:	46bd      	mov	sp, r7
 801155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801155e:	4770      	bx	lr

08011560 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011560:	b580      	push	{r7, lr}
 8011562:	b084      	sub	sp, #16
 8011564:	af00      	add	r7, sp, #0
 8011566:	6078      	str	r0, [r7, #4]
 8011568:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801156e:	68fb      	ldr	r3, [r7, #12]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d10b      	bne.n	801158c <xQueueGenericReset+0x2c>
	__asm volatile
 8011574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011578:	f383 8811 	msr	BASEPRI, r3
 801157c:	f3bf 8f6f 	isb	sy
 8011580:	f3bf 8f4f 	dsb	sy
 8011584:	60bb      	str	r3, [r7, #8]
}
 8011586:	bf00      	nop
 8011588:	bf00      	nop
 801158a:	e7fd      	b.n	8011588 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 801158c:	f002 f9ec 	bl	8013968 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	681a      	ldr	r2, [r3, #0]
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011598:	68f9      	ldr	r1, [r7, #12]
 801159a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801159c:	fb01 f303 	mul.w	r3, r1, r3
 80115a0:	441a      	add	r2, r3
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80115a6:	68fb      	ldr	r3, [r7, #12]
 80115a8:	2200      	movs	r2, #0
 80115aa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80115ac:	68fb      	ldr	r3, [r7, #12]
 80115ae:	681a      	ldr	r2, [r3, #0]
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80115b4:	68fb      	ldr	r3, [r7, #12]
 80115b6:	681a      	ldr	r2, [r3, #0]
 80115b8:	68fb      	ldr	r3, [r7, #12]
 80115ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80115bc:	3b01      	subs	r3, #1
 80115be:	68f9      	ldr	r1, [r7, #12]
 80115c0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80115c2:	fb01 f303 	mul.w	r3, r1, r3
 80115c6:	441a      	add	r2, r3
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	22ff      	movs	r2, #255	@ 0xff
 80115d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80115d4:	68fb      	ldr	r3, [r7, #12]
 80115d6:	22ff      	movs	r2, #255	@ 0xff
 80115d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80115dc:	683b      	ldr	r3, [r7, #0]
 80115de:	2b00      	cmp	r3, #0
 80115e0:	d114      	bne.n	801160c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80115e2:	68fb      	ldr	r3, [r7, #12]
 80115e4:	691b      	ldr	r3, [r3, #16]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d01a      	beq.n	8011620 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80115ea:	68fb      	ldr	r3, [r7, #12]
 80115ec:	3310      	adds	r3, #16
 80115ee:	4618      	mov	r0, r3
 80115f0:	f001 f9ee 	bl	80129d0 <xTaskRemoveFromEventList>
 80115f4:	4603      	mov	r3, r0
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d012      	beq.n	8011620 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80115fa:	4b0d      	ldr	r3, [pc, #52]	@ (8011630 <xQueueGenericReset+0xd0>)
 80115fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011600:	601a      	str	r2, [r3, #0]
 8011602:	f3bf 8f4f 	dsb	sy
 8011606:	f3bf 8f6f 	isb	sy
 801160a:	e009      	b.n	8011620 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	3310      	adds	r3, #16
 8011610:	4618      	mov	r0, r3
 8011612:	f7ff fef1 	bl	80113f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	3324      	adds	r3, #36	@ 0x24
 801161a:	4618      	mov	r0, r3
 801161c:	f7ff feec 	bl	80113f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011620:	f002 f9d4 	bl	80139cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011624:	2301      	movs	r3, #1
}
 8011626:	4618      	mov	r0, r3
 8011628:	3710      	adds	r7, #16
 801162a:	46bd      	mov	sp, r7
 801162c:	bd80      	pop	{r7, pc}
 801162e:	bf00      	nop
 8011630:	e000ed04 	.word	0xe000ed04

08011634 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011634:	b580      	push	{r7, lr}
 8011636:	b08e      	sub	sp, #56	@ 0x38
 8011638:	af02      	add	r7, sp, #8
 801163a:	60f8      	str	r0, [r7, #12]
 801163c:	60b9      	str	r1, [r7, #8]
 801163e:	607a      	str	r2, [r7, #4]
 8011640:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011642:	68fb      	ldr	r3, [r7, #12]
 8011644:	2b00      	cmp	r3, #0
 8011646:	d10b      	bne.n	8011660 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8011648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801164c:	f383 8811 	msr	BASEPRI, r3
 8011650:	f3bf 8f6f 	isb	sy
 8011654:	f3bf 8f4f 	dsb	sy
 8011658:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801165a:	bf00      	nop
 801165c:	bf00      	nop
 801165e:	e7fd      	b.n	801165c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011660:	683b      	ldr	r3, [r7, #0]
 8011662:	2b00      	cmp	r3, #0
 8011664:	d10b      	bne.n	801167e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8011666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801166a:	f383 8811 	msr	BASEPRI, r3
 801166e:	f3bf 8f6f 	isb	sy
 8011672:	f3bf 8f4f 	dsb	sy
 8011676:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011678:	bf00      	nop
 801167a:	bf00      	nop
 801167c:	e7fd      	b.n	801167a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	2b00      	cmp	r3, #0
 8011682:	d002      	beq.n	801168a <xQueueGenericCreateStatic+0x56>
 8011684:	68bb      	ldr	r3, [r7, #8]
 8011686:	2b00      	cmp	r3, #0
 8011688:	d001      	beq.n	801168e <xQueueGenericCreateStatic+0x5a>
 801168a:	2301      	movs	r3, #1
 801168c:	e000      	b.n	8011690 <xQueueGenericCreateStatic+0x5c>
 801168e:	2300      	movs	r3, #0
 8011690:	2b00      	cmp	r3, #0
 8011692:	d10b      	bne.n	80116ac <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8011694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011698:	f383 8811 	msr	BASEPRI, r3
 801169c:	f3bf 8f6f 	isb	sy
 80116a0:	f3bf 8f4f 	dsb	sy
 80116a4:	623b      	str	r3, [r7, #32]
}
 80116a6:	bf00      	nop
 80116a8:	bf00      	nop
 80116aa:	e7fd      	b.n	80116a8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	d102      	bne.n	80116b8 <xQueueGenericCreateStatic+0x84>
 80116b2:	68bb      	ldr	r3, [r7, #8]
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d101      	bne.n	80116bc <xQueueGenericCreateStatic+0x88>
 80116b8:	2301      	movs	r3, #1
 80116ba:	e000      	b.n	80116be <xQueueGenericCreateStatic+0x8a>
 80116bc:	2300      	movs	r3, #0
 80116be:	2b00      	cmp	r3, #0
 80116c0:	d10b      	bne.n	80116da <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80116c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116c6:	f383 8811 	msr	BASEPRI, r3
 80116ca:	f3bf 8f6f 	isb	sy
 80116ce:	f3bf 8f4f 	dsb	sy
 80116d2:	61fb      	str	r3, [r7, #28]
}
 80116d4:	bf00      	nop
 80116d6:	bf00      	nop
 80116d8:	e7fd      	b.n	80116d6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80116da:	2350      	movs	r3, #80	@ 0x50
 80116dc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80116de:	697b      	ldr	r3, [r7, #20]
 80116e0:	2b50      	cmp	r3, #80	@ 0x50
 80116e2:	d00b      	beq.n	80116fc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80116e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116e8:	f383 8811 	msr	BASEPRI, r3
 80116ec:	f3bf 8f6f 	isb	sy
 80116f0:	f3bf 8f4f 	dsb	sy
 80116f4:	61bb      	str	r3, [r7, #24]
}
 80116f6:	bf00      	nop
 80116f8:	bf00      	nop
 80116fa:	e7fd      	b.n	80116f8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80116fc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80116fe:	683b      	ldr	r3, [r7, #0]
 8011700:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8011702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011704:	2b00      	cmp	r3, #0
 8011706:	d00d      	beq.n	8011724 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801170a:	2201      	movs	r2, #1
 801170c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011710:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8011714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011716:	9300      	str	r3, [sp, #0]
 8011718:	4613      	mov	r3, r2
 801171a:	687a      	ldr	r2, [r7, #4]
 801171c:	68b9      	ldr	r1, [r7, #8]
 801171e:	68f8      	ldr	r0, [r7, #12]
 8011720:	f000 f805 	bl	801172e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8011726:	4618      	mov	r0, r3
 8011728:	3730      	adds	r7, #48	@ 0x30
 801172a:	46bd      	mov	sp, r7
 801172c:	bd80      	pop	{r7, pc}

0801172e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801172e:	b580      	push	{r7, lr}
 8011730:	b084      	sub	sp, #16
 8011732:	af00      	add	r7, sp, #0
 8011734:	60f8      	str	r0, [r7, #12]
 8011736:	60b9      	str	r1, [r7, #8]
 8011738:	607a      	str	r2, [r7, #4]
 801173a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801173c:	68bb      	ldr	r3, [r7, #8]
 801173e:	2b00      	cmp	r3, #0
 8011740:	d103      	bne.n	801174a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011742:	69bb      	ldr	r3, [r7, #24]
 8011744:	69ba      	ldr	r2, [r7, #24]
 8011746:	601a      	str	r2, [r3, #0]
 8011748:	e002      	b.n	8011750 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801174a:	69bb      	ldr	r3, [r7, #24]
 801174c:	687a      	ldr	r2, [r7, #4]
 801174e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011750:	69bb      	ldr	r3, [r7, #24]
 8011752:	68fa      	ldr	r2, [r7, #12]
 8011754:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011756:	69bb      	ldr	r3, [r7, #24]
 8011758:	68ba      	ldr	r2, [r7, #8]
 801175a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801175c:	2101      	movs	r1, #1
 801175e:	69b8      	ldr	r0, [r7, #24]
 8011760:	f7ff fefe 	bl	8011560 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8011764:	69bb      	ldr	r3, [r7, #24]
 8011766:	78fa      	ldrb	r2, [r7, #3]
 8011768:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801176c:	bf00      	nop
 801176e:	3710      	adds	r7, #16
 8011770:	46bd      	mov	sp, r7
 8011772:	bd80      	pop	{r7, pc}

08011774 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011774:	b580      	push	{r7, lr}
 8011776:	b08e      	sub	sp, #56	@ 0x38
 8011778:	af00      	add	r7, sp, #0
 801177a:	60f8      	str	r0, [r7, #12]
 801177c:	60b9      	str	r1, [r7, #8]
 801177e:	607a      	str	r2, [r7, #4]
 8011780:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011782:	2300      	movs	r3, #0
 8011784:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011786:	68fb      	ldr	r3, [r7, #12]
 8011788:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801178a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801178c:	2b00      	cmp	r3, #0
 801178e:	d10b      	bne.n	80117a8 <xQueueGenericSend+0x34>
	__asm volatile
 8011790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011794:	f383 8811 	msr	BASEPRI, r3
 8011798:	f3bf 8f6f 	isb	sy
 801179c:	f3bf 8f4f 	dsb	sy
 80117a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80117a2:	bf00      	nop
 80117a4:	bf00      	nop
 80117a6:	e7fd      	b.n	80117a4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80117a8:	68bb      	ldr	r3, [r7, #8]
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d103      	bne.n	80117b6 <xQueueGenericSend+0x42>
 80117ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d101      	bne.n	80117ba <xQueueGenericSend+0x46>
 80117b6:	2301      	movs	r3, #1
 80117b8:	e000      	b.n	80117bc <xQueueGenericSend+0x48>
 80117ba:	2300      	movs	r3, #0
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d10b      	bne.n	80117d8 <xQueueGenericSend+0x64>
	__asm volatile
 80117c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117c4:	f383 8811 	msr	BASEPRI, r3
 80117c8:	f3bf 8f6f 	isb	sy
 80117cc:	f3bf 8f4f 	dsb	sy
 80117d0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80117d2:	bf00      	nop
 80117d4:	bf00      	nop
 80117d6:	e7fd      	b.n	80117d4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80117d8:	683b      	ldr	r3, [r7, #0]
 80117da:	2b02      	cmp	r3, #2
 80117dc:	d103      	bne.n	80117e6 <xQueueGenericSend+0x72>
 80117de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80117e2:	2b01      	cmp	r3, #1
 80117e4:	d101      	bne.n	80117ea <xQueueGenericSend+0x76>
 80117e6:	2301      	movs	r3, #1
 80117e8:	e000      	b.n	80117ec <xQueueGenericSend+0x78>
 80117ea:	2300      	movs	r3, #0
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d10b      	bne.n	8011808 <xQueueGenericSend+0x94>
	__asm volatile
 80117f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117f4:	f383 8811 	msr	BASEPRI, r3
 80117f8:	f3bf 8f6f 	isb	sy
 80117fc:	f3bf 8f4f 	dsb	sy
 8011800:	623b      	str	r3, [r7, #32]
}
 8011802:	bf00      	nop
 8011804:	bf00      	nop
 8011806:	e7fd      	b.n	8011804 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011808:	f001 fb0c 	bl	8012e24 <xTaskGetSchedulerState>
 801180c:	4603      	mov	r3, r0
 801180e:	2b00      	cmp	r3, #0
 8011810:	d102      	bne.n	8011818 <xQueueGenericSend+0xa4>
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	2b00      	cmp	r3, #0
 8011816:	d101      	bne.n	801181c <xQueueGenericSend+0xa8>
 8011818:	2301      	movs	r3, #1
 801181a:	e000      	b.n	801181e <xQueueGenericSend+0xaa>
 801181c:	2300      	movs	r3, #0
 801181e:	2b00      	cmp	r3, #0
 8011820:	d10b      	bne.n	801183a <xQueueGenericSend+0xc6>
	__asm volatile
 8011822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011826:	f383 8811 	msr	BASEPRI, r3
 801182a:	f3bf 8f6f 	isb	sy
 801182e:	f3bf 8f4f 	dsb	sy
 8011832:	61fb      	str	r3, [r7, #28]
}
 8011834:	bf00      	nop
 8011836:	bf00      	nop
 8011838:	e7fd      	b.n	8011836 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801183a:	f002 f895 	bl	8013968 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801183e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011840:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011844:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011846:	429a      	cmp	r2, r3
 8011848:	d302      	bcc.n	8011850 <xQueueGenericSend+0xdc>
 801184a:	683b      	ldr	r3, [r7, #0]
 801184c:	2b02      	cmp	r3, #2
 801184e:	d129      	bne.n	80118a4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011850:	683a      	ldr	r2, [r7, #0]
 8011852:	68b9      	ldr	r1, [r7, #8]
 8011854:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011856:	f000 fa0f 	bl	8011c78 <prvCopyDataToQueue>
 801185a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801185c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801185e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011860:	2b00      	cmp	r3, #0
 8011862:	d010      	beq.n	8011886 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011866:	3324      	adds	r3, #36	@ 0x24
 8011868:	4618      	mov	r0, r3
 801186a:	f001 f8b1 	bl	80129d0 <xTaskRemoveFromEventList>
 801186e:	4603      	mov	r3, r0
 8011870:	2b00      	cmp	r3, #0
 8011872:	d013      	beq.n	801189c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011874:	4b3f      	ldr	r3, [pc, #252]	@ (8011974 <xQueueGenericSend+0x200>)
 8011876:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801187a:	601a      	str	r2, [r3, #0]
 801187c:	f3bf 8f4f 	dsb	sy
 8011880:	f3bf 8f6f 	isb	sy
 8011884:	e00a      	b.n	801189c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011888:	2b00      	cmp	r3, #0
 801188a:	d007      	beq.n	801189c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801188c:	4b39      	ldr	r3, [pc, #228]	@ (8011974 <xQueueGenericSend+0x200>)
 801188e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011892:	601a      	str	r2, [r3, #0]
 8011894:	f3bf 8f4f 	dsb	sy
 8011898:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801189c:	f002 f896 	bl	80139cc <vPortExitCritical>
				return pdPASS;
 80118a0:	2301      	movs	r3, #1
 80118a2:	e063      	b.n	801196c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d103      	bne.n	80118b2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80118aa:	f002 f88f 	bl	80139cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80118ae:	2300      	movs	r3, #0
 80118b0:	e05c      	b.n	801196c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80118b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	d106      	bne.n	80118c6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80118b8:	f107 0314 	add.w	r3, r7, #20
 80118bc:	4618      	mov	r0, r3
 80118be:	f001 f94f 	bl	8012b60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80118c2:	2301      	movs	r3, #1
 80118c4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80118c6:	f002 f881 	bl	80139cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80118ca:	f000 fdf1 	bl	80124b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80118ce:	f002 f84b 	bl	8013968 <vPortEnterCritical>
 80118d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80118d8:	b25b      	sxtb	r3, r3
 80118da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118de:	d103      	bne.n	80118e8 <xQueueGenericSend+0x174>
 80118e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118e2:	2200      	movs	r2, #0
 80118e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80118e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80118ee:	b25b      	sxtb	r3, r3
 80118f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118f4:	d103      	bne.n	80118fe <xQueueGenericSend+0x18a>
 80118f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118f8:	2200      	movs	r2, #0
 80118fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80118fe:	f002 f865 	bl	80139cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011902:	1d3a      	adds	r2, r7, #4
 8011904:	f107 0314 	add.w	r3, r7, #20
 8011908:	4611      	mov	r1, r2
 801190a:	4618      	mov	r0, r3
 801190c:	f001 f93e 	bl	8012b8c <xTaskCheckForTimeOut>
 8011910:	4603      	mov	r3, r0
 8011912:	2b00      	cmp	r3, #0
 8011914:	d124      	bne.n	8011960 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011916:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011918:	f000 faa6 	bl	8011e68 <prvIsQueueFull>
 801191c:	4603      	mov	r3, r0
 801191e:	2b00      	cmp	r3, #0
 8011920:	d018      	beq.n	8011954 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011924:	3310      	adds	r3, #16
 8011926:	687a      	ldr	r2, [r7, #4]
 8011928:	4611      	mov	r1, r2
 801192a:	4618      	mov	r0, r3
 801192c:	f000 ffc0 	bl	80128b0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011930:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011932:	f000 fa31 	bl	8011d98 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011936:	f000 fdc9 	bl	80124cc <xTaskResumeAll>
 801193a:	4603      	mov	r3, r0
 801193c:	2b00      	cmp	r3, #0
 801193e:	f47f af7c 	bne.w	801183a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8011942:	4b0c      	ldr	r3, [pc, #48]	@ (8011974 <xQueueGenericSend+0x200>)
 8011944:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011948:	601a      	str	r2, [r3, #0]
 801194a:	f3bf 8f4f 	dsb	sy
 801194e:	f3bf 8f6f 	isb	sy
 8011952:	e772      	b.n	801183a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011954:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011956:	f000 fa1f 	bl	8011d98 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801195a:	f000 fdb7 	bl	80124cc <xTaskResumeAll>
 801195e:	e76c      	b.n	801183a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011960:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011962:	f000 fa19 	bl	8011d98 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011966:	f000 fdb1 	bl	80124cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801196a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801196c:	4618      	mov	r0, r3
 801196e:	3738      	adds	r7, #56	@ 0x38
 8011970:	46bd      	mov	sp, r7
 8011972:	bd80      	pop	{r7, pc}
 8011974:	e000ed04 	.word	0xe000ed04

08011978 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011978:	b580      	push	{r7, lr}
 801197a:	b090      	sub	sp, #64	@ 0x40
 801197c:	af00      	add	r7, sp, #0
 801197e:	60f8      	str	r0, [r7, #12]
 8011980:	60b9      	str	r1, [r7, #8]
 8011982:	607a      	str	r2, [r7, #4]
 8011984:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011986:	68fb      	ldr	r3, [r7, #12]
 8011988:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 801198a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801198c:	2b00      	cmp	r3, #0
 801198e:	d10b      	bne.n	80119a8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8011990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011994:	f383 8811 	msr	BASEPRI, r3
 8011998:	f3bf 8f6f 	isb	sy
 801199c:	f3bf 8f4f 	dsb	sy
 80119a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80119a2:	bf00      	nop
 80119a4:	bf00      	nop
 80119a6:	e7fd      	b.n	80119a4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80119a8:	68bb      	ldr	r3, [r7, #8]
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d103      	bne.n	80119b6 <xQueueGenericSendFromISR+0x3e>
 80119ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d101      	bne.n	80119ba <xQueueGenericSendFromISR+0x42>
 80119b6:	2301      	movs	r3, #1
 80119b8:	e000      	b.n	80119bc <xQueueGenericSendFromISR+0x44>
 80119ba:	2300      	movs	r3, #0
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d10b      	bne.n	80119d8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80119c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119c4:	f383 8811 	msr	BASEPRI, r3
 80119c8:	f3bf 8f6f 	isb	sy
 80119cc:	f3bf 8f4f 	dsb	sy
 80119d0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80119d2:	bf00      	nop
 80119d4:	bf00      	nop
 80119d6:	e7fd      	b.n	80119d4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80119d8:	683b      	ldr	r3, [r7, #0]
 80119da:	2b02      	cmp	r3, #2
 80119dc:	d103      	bne.n	80119e6 <xQueueGenericSendFromISR+0x6e>
 80119de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80119e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80119e2:	2b01      	cmp	r3, #1
 80119e4:	d101      	bne.n	80119ea <xQueueGenericSendFromISR+0x72>
 80119e6:	2301      	movs	r3, #1
 80119e8:	e000      	b.n	80119ec <xQueueGenericSendFromISR+0x74>
 80119ea:	2300      	movs	r3, #0
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d10b      	bne.n	8011a08 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80119f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119f4:	f383 8811 	msr	BASEPRI, r3
 80119f8:	f3bf 8f6f 	isb	sy
 80119fc:	f3bf 8f4f 	dsb	sy
 8011a00:	623b      	str	r3, [r7, #32]
}
 8011a02:	bf00      	nop
 8011a04:	bf00      	nop
 8011a06:	e7fd      	b.n	8011a04 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011a08:	f002 f88e 	bl	8013b28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011a0c:	f3ef 8211 	mrs	r2, BASEPRI
 8011a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a14:	f383 8811 	msr	BASEPRI, r3
 8011a18:	f3bf 8f6f 	isb	sy
 8011a1c:	f3bf 8f4f 	dsb	sy
 8011a20:	61fa      	str	r2, [r7, #28]
 8011a22:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011a24:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011a26:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011a30:	429a      	cmp	r2, r3
 8011a32:	d302      	bcc.n	8011a3a <xQueueGenericSendFromISR+0xc2>
 8011a34:	683b      	ldr	r3, [r7, #0]
 8011a36:	2b02      	cmp	r3, #2
 8011a38:	d12f      	bne.n	8011a9a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011a40:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011a4a:	683a      	ldr	r2, [r7, #0]
 8011a4c:	68b9      	ldr	r1, [r7, #8]
 8011a4e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011a50:	f000 f912 	bl	8011c78 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011a54:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8011a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a5c:	d112      	bne.n	8011a84 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d016      	beq.n	8011a94 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a68:	3324      	adds	r3, #36	@ 0x24
 8011a6a:	4618      	mov	r0, r3
 8011a6c:	f000 ffb0 	bl	80129d0 <xTaskRemoveFromEventList>
 8011a70:	4603      	mov	r3, r0
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d00e      	beq.n	8011a94 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d00b      	beq.n	8011a94 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	2201      	movs	r2, #1
 8011a80:	601a      	str	r2, [r3, #0]
 8011a82:	e007      	b.n	8011a94 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011a84:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8011a88:	3301      	adds	r3, #1
 8011a8a:	b2db      	uxtb	r3, r3
 8011a8c:	b25a      	sxtb	r2, r3
 8011a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011a94:	2301      	movs	r3, #1
 8011a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8011a98:	e001      	b.n	8011a9e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011a9a:	2300      	movs	r3, #0
 8011a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011aa0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011aa2:	697b      	ldr	r3, [r7, #20]
 8011aa4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011aa8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011aaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011aac:	4618      	mov	r0, r3
 8011aae:	3740      	adds	r7, #64	@ 0x40
 8011ab0:	46bd      	mov	sp, r7
 8011ab2:	bd80      	pop	{r7, pc}

08011ab4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011ab4:	b580      	push	{r7, lr}
 8011ab6:	b08c      	sub	sp, #48	@ 0x30
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	60f8      	str	r0, [r7, #12]
 8011abc:	60b9      	str	r1, [r7, #8]
 8011abe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011ac0:	2300      	movs	r3, #0
 8011ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d10b      	bne.n	8011ae6 <xQueueReceive+0x32>
	__asm volatile
 8011ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ad2:	f383 8811 	msr	BASEPRI, r3
 8011ad6:	f3bf 8f6f 	isb	sy
 8011ada:	f3bf 8f4f 	dsb	sy
 8011ade:	623b      	str	r3, [r7, #32]
}
 8011ae0:	bf00      	nop
 8011ae2:	bf00      	nop
 8011ae4:	e7fd      	b.n	8011ae2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011ae6:	68bb      	ldr	r3, [r7, #8]
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d103      	bne.n	8011af4 <xQueueReceive+0x40>
 8011aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	d101      	bne.n	8011af8 <xQueueReceive+0x44>
 8011af4:	2301      	movs	r3, #1
 8011af6:	e000      	b.n	8011afa <xQueueReceive+0x46>
 8011af8:	2300      	movs	r3, #0
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d10b      	bne.n	8011b16 <xQueueReceive+0x62>
	__asm volatile
 8011afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b02:	f383 8811 	msr	BASEPRI, r3
 8011b06:	f3bf 8f6f 	isb	sy
 8011b0a:	f3bf 8f4f 	dsb	sy
 8011b0e:	61fb      	str	r3, [r7, #28]
}
 8011b10:	bf00      	nop
 8011b12:	bf00      	nop
 8011b14:	e7fd      	b.n	8011b12 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011b16:	f001 f985 	bl	8012e24 <xTaskGetSchedulerState>
 8011b1a:	4603      	mov	r3, r0
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d102      	bne.n	8011b26 <xQueueReceive+0x72>
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d101      	bne.n	8011b2a <xQueueReceive+0x76>
 8011b26:	2301      	movs	r3, #1
 8011b28:	e000      	b.n	8011b2c <xQueueReceive+0x78>
 8011b2a:	2300      	movs	r3, #0
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d10b      	bne.n	8011b48 <xQueueReceive+0x94>
	__asm volatile
 8011b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b34:	f383 8811 	msr	BASEPRI, r3
 8011b38:	f3bf 8f6f 	isb	sy
 8011b3c:	f3bf 8f4f 	dsb	sy
 8011b40:	61bb      	str	r3, [r7, #24]
}
 8011b42:	bf00      	nop
 8011b44:	bf00      	nop
 8011b46:	e7fd      	b.n	8011b44 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011b48:	f001 ff0e 	bl	8013968 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011b50:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d01f      	beq.n	8011b98 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011b58:	68b9      	ldr	r1, [r7, #8]
 8011b5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011b5c:	f000 f8f6 	bl	8011d4c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b62:	1e5a      	subs	r2, r3, #1
 8011b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b66:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b6a:	691b      	ldr	r3, [r3, #16]
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d00f      	beq.n	8011b90 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b72:	3310      	adds	r3, #16
 8011b74:	4618      	mov	r0, r3
 8011b76:	f000 ff2b 	bl	80129d0 <xTaskRemoveFromEventList>
 8011b7a:	4603      	mov	r3, r0
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d007      	beq.n	8011b90 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011b80:	4b3c      	ldr	r3, [pc, #240]	@ (8011c74 <xQueueReceive+0x1c0>)
 8011b82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011b86:	601a      	str	r2, [r3, #0]
 8011b88:	f3bf 8f4f 	dsb	sy
 8011b8c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011b90:	f001 ff1c 	bl	80139cc <vPortExitCritical>
				return pdPASS;
 8011b94:	2301      	movs	r3, #1
 8011b96:	e069      	b.n	8011c6c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d103      	bne.n	8011ba6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011b9e:	f001 ff15 	bl	80139cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011ba2:	2300      	movs	r3, #0
 8011ba4:	e062      	b.n	8011c6c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d106      	bne.n	8011bba <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011bac:	f107 0310 	add.w	r3, r7, #16
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	f000 ffd5 	bl	8012b60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011bb6:	2301      	movs	r3, #1
 8011bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011bba:	f001 ff07 	bl	80139cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011bbe:	f000 fc77 	bl	80124b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011bc2:	f001 fed1 	bl	8013968 <vPortEnterCritical>
 8011bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bc8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011bcc:	b25b      	sxtb	r3, r3
 8011bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bd2:	d103      	bne.n	8011bdc <xQueueReceive+0x128>
 8011bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bd6:	2200      	movs	r2, #0
 8011bd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bde:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011be2:	b25b      	sxtb	r3, r3
 8011be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011be8:	d103      	bne.n	8011bf2 <xQueueReceive+0x13e>
 8011bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bec:	2200      	movs	r2, #0
 8011bee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011bf2:	f001 feeb 	bl	80139cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011bf6:	1d3a      	adds	r2, r7, #4
 8011bf8:	f107 0310 	add.w	r3, r7, #16
 8011bfc:	4611      	mov	r1, r2
 8011bfe:	4618      	mov	r0, r3
 8011c00:	f000 ffc4 	bl	8012b8c <xTaskCheckForTimeOut>
 8011c04:	4603      	mov	r3, r0
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d123      	bne.n	8011c52 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011c0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011c0c:	f000 f916 	bl	8011e3c <prvIsQueueEmpty>
 8011c10:	4603      	mov	r3, r0
 8011c12:	2b00      	cmp	r3, #0
 8011c14:	d017      	beq.n	8011c46 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c18:	3324      	adds	r3, #36	@ 0x24
 8011c1a:	687a      	ldr	r2, [r7, #4]
 8011c1c:	4611      	mov	r1, r2
 8011c1e:	4618      	mov	r0, r3
 8011c20:	f000 fe46 	bl	80128b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011c24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011c26:	f000 f8b7 	bl	8011d98 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011c2a:	f000 fc4f 	bl	80124cc <xTaskResumeAll>
 8011c2e:	4603      	mov	r3, r0
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d189      	bne.n	8011b48 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8011c34:	4b0f      	ldr	r3, [pc, #60]	@ (8011c74 <xQueueReceive+0x1c0>)
 8011c36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011c3a:	601a      	str	r2, [r3, #0]
 8011c3c:	f3bf 8f4f 	dsb	sy
 8011c40:	f3bf 8f6f 	isb	sy
 8011c44:	e780      	b.n	8011b48 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011c46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011c48:	f000 f8a6 	bl	8011d98 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011c4c:	f000 fc3e 	bl	80124cc <xTaskResumeAll>
 8011c50:	e77a      	b.n	8011b48 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011c52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011c54:	f000 f8a0 	bl	8011d98 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011c58:	f000 fc38 	bl	80124cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011c5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011c5e:	f000 f8ed 	bl	8011e3c <prvIsQueueEmpty>
 8011c62:	4603      	mov	r3, r0
 8011c64:	2b00      	cmp	r3, #0
 8011c66:	f43f af6f 	beq.w	8011b48 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011c6a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011c6c:	4618      	mov	r0, r3
 8011c6e:	3730      	adds	r7, #48	@ 0x30
 8011c70:	46bd      	mov	sp, r7
 8011c72:	bd80      	pop	{r7, pc}
 8011c74:	e000ed04 	.word	0xe000ed04

08011c78 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011c78:	b580      	push	{r7, lr}
 8011c7a:	b086      	sub	sp, #24
 8011c7c:	af00      	add	r7, sp, #0
 8011c7e:	60f8      	str	r0, [r7, #12]
 8011c80:	60b9      	str	r1, [r7, #8]
 8011c82:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011c84:	2300      	movs	r3, #0
 8011c86:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011c88:	68fb      	ldr	r3, [r7, #12]
 8011c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011c8c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	d10d      	bne.n	8011cb2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011c96:	68fb      	ldr	r3, [r7, #12]
 8011c98:	681b      	ldr	r3, [r3, #0]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d14d      	bne.n	8011d3a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	689b      	ldr	r3, [r3, #8]
 8011ca2:	4618      	mov	r0, r3
 8011ca4:	f001 f8dc 	bl	8012e60 <xTaskPriorityDisinherit>
 8011ca8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	2200      	movs	r2, #0
 8011cae:	609a      	str	r2, [r3, #8]
 8011cb0:	e043      	b.n	8011d3a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d119      	bne.n	8011cec <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011cb8:	68fb      	ldr	r3, [r7, #12]
 8011cba:	6858      	ldr	r0, [r3, #4]
 8011cbc:	68fb      	ldr	r3, [r7, #12]
 8011cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011cc0:	461a      	mov	r2, r3
 8011cc2:	68b9      	ldr	r1, [r7, #8]
 8011cc4:	f002 ff99 	bl	8014bfa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011cc8:	68fb      	ldr	r3, [r7, #12]
 8011cca:	685a      	ldr	r2, [r3, #4]
 8011ccc:	68fb      	ldr	r3, [r7, #12]
 8011cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011cd0:	441a      	add	r2, r3
 8011cd2:	68fb      	ldr	r3, [r7, #12]
 8011cd4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011cd6:	68fb      	ldr	r3, [r7, #12]
 8011cd8:	685a      	ldr	r2, [r3, #4]
 8011cda:	68fb      	ldr	r3, [r7, #12]
 8011cdc:	689b      	ldr	r3, [r3, #8]
 8011cde:	429a      	cmp	r2, r3
 8011ce0:	d32b      	bcc.n	8011d3a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011ce2:	68fb      	ldr	r3, [r7, #12]
 8011ce4:	681a      	ldr	r2, [r3, #0]
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	605a      	str	r2, [r3, #4]
 8011cea:	e026      	b.n	8011d3a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011cec:	68fb      	ldr	r3, [r7, #12]
 8011cee:	68d8      	ldr	r0, [r3, #12]
 8011cf0:	68fb      	ldr	r3, [r7, #12]
 8011cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011cf4:	461a      	mov	r2, r3
 8011cf6:	68b9      	ldr	r1, [r7, #8]
 8011cf8:	f002 ff7f 	bl	8014bfa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011cfc:	68fb      	ldr	r3, [r7, #12]
 8011cfe:	68da      	ldr	r2, [r3, #12]
 8011d00:	68fb      	ldr	r3, [r7, #12]
 8011d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d04:	425b      	negs	r3, r3
 8011d06:	441a      	add	r2, r3
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011d0c:	68fb      	ldr	r3, [r7, #12]
 8011d0e:	68da      	ldr	r2, [r3, #12]
 8011d10:	68fb      	ldr	r3, [r7, #12]
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	429a      	cmp	r2, r3
 8011d16:	d207      	bcs.n	8011d28 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	689a      	ldr	r2, [r3, #8]
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d20:	425b      	negs	r3, r3
 8011d22:	441a      	add	r2, r3
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	2b02      	cmp	r3, #2
 8011d2c:	d105      	bne.n	8011d3a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011d2e:	693b      	ldr	r3, [r7, #16]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d002      	beq.n	8011d3a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011d34:	693b      	ldr	r3, [r7, #16]
 8011d36:	3b01      	subs	r3, #1
 8011d38:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011d3a:	693b      	ldr	r3, [r7, #16]
 8011d3c:	1c5a      	adds	r2, r3, #1
 8011d3e:	68fb      	ldr	r3, [r7, #12]
 8011d40:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8011d42:	697b      	ldr	r3, [r7, #20]
}
 8011d44:	4618      	mov	r0, r3
 8011d46:	3718      	adds	r7, #24
 8011d48:	46bd      	mov	sp, r7
 8011d4a:	bd80      	pop	{r7, pc}

08011d4c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011d4c:	b580      	push	{r7, lr}
 8011d4e:	b082      	sub	sp, #8
 8011d50:	af00      	add	r7, sp, #0
 8011d52:	6078      	str	r0, [r7, #4]
 8011d54:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d018      	beq.n	8011d90 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	68da      	ldr	r2, [r3, #12]
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d66:	441a      	add	r2, r3
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	68da      	ldr	r2, [r3, #12]
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	689b      	ldr	r3, [r3, #8]
 8011d74:	429a      	cmp	r2, r3
 8011d76:	d303      	bcc.n	8011d80 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	681a      	ldr	r2, [r3, #0]
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	68d9      	ldr	r1, [r3, #12]
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d88:	461a      	mov	r2, r3
 8011d8a:	6838      	ldr	r0, [r7, #0]
 8011d8c:	f002 ff35 	bl	8014bfa <memcpy>
	}
}
 8011d90:	bf00      	nop
 8011d92:	3708      	adds	r7, #8
 8011d94:	46bd      	mov	sp, r7
 8011d96:	bd80      	pop	{r7, pc}

08011d98 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011d98:	b580      	push	{r7, lr}
 8011d9a:	b084      	sub	sp, #16
 8011d9c:	af00      	add	r7, sp, #0
 8011d9e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8011da0:	f001 fde2 	bl	8013968 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011daa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011dac:	e011      	b.n	8011dd2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d012      	beq.n	8011ddc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	3324      	adds	r3, #36	@ 0x24
 8011dba:	4618      	mov	r0, r3
 8011dbc:	f000 fe08 	bl	80129d0 <xTaskRemoveFromEventList>
 8011dc0:	4603      	mov	r3, r0
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d001      	beq.n	8011dca <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8011dc6:	f000 ff45 	bl	8012c54 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8011dca:	7bfb      	ldrb	r3, [r7, #15]
 8011dcc:	3b01      	subs	r3, #1
 8011dce:	b2db      	uxtb	r3, r3
 8011dd0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011dd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	dce9      	bgt.n	8011dae <prvUnlockQueue+0x16>
 8011dda:	e000      	b.n	8011dde <prvUnlockQueue+0x46>
					break;
 8011ddc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	22ff      	movs	r2, #255	@ 0xff
 8011de2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8011de6:	f001 fdf1 	bl	80139cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011dea:	f001 fdbd 	bl	8013968 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011df4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011df6:	e011      	b.n	8011e1c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	691b      	ldr	r3, [r3, #16]
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d012      	beq.n	8011e26 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	3310      	adds	r3, #16
 8011e04:	4618      	mov	r0, r3
 8011e06:	f000 fde3 	bl	80129d0 <xTaskRemoveFromEventList>
 8011e0a:	4603      	mov	r3, r0
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	d001      	beq.n	8011e14 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011e10:	f000 ff20 	bl	8012c54 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011e14:	7bbb      	ldrb	r3, [r7, #14]
 8011e16:	3b01      	subs	r3, #1
 8011e18:	b2db      	uxtb	r3, r3
 8011e1a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011e1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	dce9      	bgt.n	8011df8 <prvUnlockQueue+0x60>
 8011e24:	e000      	b.n	8011e28 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011e26:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	22ff      	movs	r2, #255	@ 0xff
 8011e2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8011e30:	f001 fdcc 	bl	80139cc <vPortExitCritical>
}
 8011e34:	bf00      	nop
 8011e36:	3710      	adds	r7, #16
 8011e38:	46bd      	mov	sp, r7
 8011e3a:	bd80      	pop	{r7, pc}

08011e3c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011e3c:	b580      	push	{r7, lr}
 8011e3e:	b084      	sub	sp, #16
 8011e40:	af00      	add	r7, sp, #0
 8011e42:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011e44:	f001 fd90 	bl	8013968 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d102      	bne.n	8011e56 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011e50:	2301      	movs	r3, #1
 8011e52:	60fb      	str	r3, [r7, #12]
 8011e54:	e001      	b.n	8011e5a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011e56:	2300      	movs	r3, #0
 8011e58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011e5a:	f001 fdb7 	bl	80139cc <vPortExitCritical>

	return xReturn;
 8011e5e:	68fb      	ldr	r3, [r7, #12]
}
 8011e60:	4618      	mov	r0, r3
 8011e62:	3710      	adds	r7, #16
 8011e64:	46bd      	mov	sp, r7
 8011e66:	bd80      	pop	{r7, pc}

08011e68 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011e68:	b580      	push	{r7, lr}
 8011e6a:	b084      	sub	sp, #16
 8011e6c:	af00      	add	r7, sp, #0
 8011e6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011e70:	f001 fd7a 	bl	8013968 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011e7c:	429a      	cmp	r2, r3
 8011e7e:	d102      	bne.n	8011e86 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011e80:	2301      	movs	r3, #1
 8011e82:	60fb      	str	r3, [r7, #12]
 8011e84:	e001      	b.n	8011e8a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011e86:	2300      	movs	r3, #0
 8011e88:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011e8a:	f001 fd9f 	bl	80139cc <vPortExitCritical>

	return xReturn;
 8011e8e:	68fb      	ldr	r3, [r7, #12]
}
 8011e90:	4618      	mov	r0, r3
 8011e92:	3710      	adds	r7, #16
 8011e94:	46bd      	mov	sp, r7
 8011e96:	bd80      	pop	{r7, pc}

08011e98 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011e98:	b480      	push	{r7}
 8011e9a:	b085      	sub	sp, #20
 8011e9c:	af00      	add	r7, sp, #0
 8011e9e:	6078      	str	r0, [r7, #4]
 8011ea0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011ea2:	2300      	movs	r3, #0
 8011ea4:	60fb      	str	r3, [r7, #12]
 8011ea6:	e014      	b.n	8011ed2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011ea8:	4a0f      	ldr	r2, [pc, #60]	@ (8011ee8 <vQueueAddToRegistry+0x50>)
 8011eaa:	68fb      	ldr	r3, [r7, #12]
 8011eac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d10b      	bne.n	8011ecc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011eb4:	490c      	ldr	r1, [pc, #48]	@ (8011ee8 <vQueueAddToRegistry+0x50>)
 8011eb6:	68fb      	ldr	r3, [r7, #12]
 8011eb8:	683a      	ldr	r2, [r7, #0]
 8011eba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8011ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8011ee8 <vQueueAddToRegistry+0x50>)
 8011ec0:	68fb      	ldr	r3, [r7, #12]
 8011ec2:	00db      	lsls	r3, r3, #3
 8011ec4:	4413      	add	r3, r2
 8011ec6:	687a      	ldr	r2, [r7, #4]
 8011ec8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8011eca:	e006      	b.n	8011eda <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011ecc:	68fb      	ldr	r3, [r7, #12]
 8011ece:	3301      	adds	r3, #1
 8011ed0:	60fb      	str	r3, [r7, #12]
 8011ed2:	68fb      	ldr	r3, [r7, #12]
 8011ed4:	2b07      	cmp	r3, #7
 8011ed6:	d9e7      	bls.n	8011ea8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011ed8:	bf00      	nop
 8011eda:	bf00      	nop
 8011edc:	3714      	adds	r7, #20
 8011ede:	46bd      	mov	sp, r7
 8011ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ee4:	4770      	bx	lr
 8011ee6:	bf00      	nop
 8011ee8:	20002a90 	.word	0x20002a90

08011eec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011eec:	b580      	push	{r7, lr}
 8011eee:	b086      	sub	sp, #24
 8011ef0:	af00      	add	r7, sp, #0
 8011ef2:	60f8      	str	r0, [r7, #12]
 8011ef4:	60b9      	str	r1, [r7, #8]
 8011ef6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011efc:	f001 fd34 	bl	8013968 <vPortEnterCritical>
 8011f00:	697b      	ldr	r3, [r7, #20]
 8011f02:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011f06:	b25b      	sxtb	r3, r3
 8011f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f0c:	d103      	bne.n	8011f16 <vQueueWaitForMessageRestricted+0x2a>
 8011f0e:	697b      	ldr	r3, [r7, #20]
 8011f10:	2200      	movs	r2, #0
 8011f12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011f16:	697b      	ldr	r3, [r7, #20]
 8011f18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011f1c:	b25b      	sxtb	r3, r3
 8011f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f22:	d103      	bne.n	8011f2c <vQueueWaitForMessageRestricted+0x40>
 8011f24:	697b      	ldr	r3, [r7, #20]
 8011f26:	2200      	movs	r2, #0
 8011f28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011f2c:	f001 fd4e 	bl	80139cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011f30:	697b      	ldr	r3, [r7, #20]
 8011f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011f34:	2b00      	cmp	r3, #0
 8011f36:	d106      	bne.n	8011f46 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011f38:	697b      	ldr	r3, [r7, #20]
 8011f3a:	3324      	adds	r3, #36	@ 0x24
 8011f3c:	687a      	ldr	r2, [r7, #4]
 8011f3e:	68b9      	ldr	r1, [r7, #8]
 8011f40:	4618      	mov	r0, r3
 8011f42:	f000 fd19 	bl	8012978 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011f46:	6978      	ldr	r0, [r7, #20]
 8011f48:	f7ff ff26 	bl	8011d98 <prvUnlockQueue>
	}
 8011f4c:	bf00      	nop
 8011f4e:	3718      	adds	r7, #24
 8011f50:	46bd      	mov	sp, r7
 8011f52:	bd80      	pop	{r7, pc}

08011f54 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011f54:	b580      	push	{r7, lr}
 8011f56:	b08e      	sub	sp, #56	@ 0x38
 8011f58:	af04      	add	r7, sp, #16
 8011f5a:	60f8      	str	r0, [r7, #12]
 8011f5c:	60b9      	str	r1, [r7, #8]
 8011f5e:	607a      	str	r2, [r7, #4]
 8011f60:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011f62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d10b      	bne.n	8011f80 <xTaskCreateStatic+0x2c>
	__asm volatile
 8011f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f6c:	f383 8811 	msr	BASEPRI, r3
 8011f70:	f3bf 8f6f 	isb	sy
 8011f74:	f3bf 8f4f 	dsb	sy
 8011f78:	623b      	str	r3, [r7, #32]
}
 8011f7a:	bf00      	nop
 8011f7c:	bf00      	nop
 8011f7e:	e7fd      	b.n	8011f7c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8011f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d10b      	bne.n	8011f9e <xTaskCreateStatic+0x4a>
	__asm volatile
 8011f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f8a:	f383 8811 	msr	BASEPRI, r3
 8011f8e:	f3bf 8f6f 	isb	sy
 8011f92:	f3bf 8f4f 	dsb	sy
 8011f96:	61fb      	str	r3, [r7, #28]
}
 8011f98:	bf00      	nop
 8011f9a:	bf00      	nop
 8011f9c:	e7fd      	b.n	8011f9a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8011f9e:	23a8      	movs	r3, #168	@ 0xa8
 8011fa0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011fa2:	693b      	ldr	r3, [r7, #16]
 8011fa4:	2ba8      	cmp	r3, #168	@ 0xa8
 8011fa6:	d00b      	beq.n	8011fc0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8011fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fac:	f383 8811 	msr	BASEPRI, r3
 8011fb0:	f3bf 8f6f 	isb	sy
 8011fb4:	f3bf 8f4f 	dsb	sy
 8011fb8:	61bb      	str	r3, [r7, #24]
}
 8011fba:	bf00      	nop
 8011fbc:	bf00      	nop
 8011fbe:	e7fd      	b.n	8011fbc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011fc0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d01e      	beq.n	8012006 <xTaskCreateStatic+0xb2>
 8011fc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d01b      	beq.n	8012006 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011fd0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fd4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011fd6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fda:	2202      	movs	r2, #2
 8011fdc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011fe0:	2300      	movs	r3, #0
 8011fe2:	9303      	str	r3, [sp, #12]
 8011fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fe6:	9302      	str	r3, [sp, #8]
 8011fe8:	f107 0314 	add.w	r3, r7, #20
 8011fec:	9301      	str	r3, [sp, #4]
 8011fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ff0:	9300      	str	r3, [sp, #0]
 8011ff2:	683b      	ldr	r3, [r7, #0]
 8011ff4:	687a      	ldr	r2, [r7, #4]
 8011ff6:	68b9      	ldr	r1, [r7, #8]
 8011ff8:	68f8      	ldr	r0, [r7, #12]
 8011ffa:	f000 f851 	bl	80120a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011ffe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012000:	f000 f8f6 	bl	80121f0 <prvAddNewTaskToReadyList>
 8012004:	e001      	b.n	801200a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8012006:	2300      	movs	r3, #0
 8012008:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801200a:	697b      	ldr	r3, [r7, #20]
	}
 801200c:	4618      	mov	r0, r3
 801200e:	3728      	adds	r7, #40	@ 0x28
 8012010:	46bd      	mov	sp, r7
 8012012:	bd80      	pop	{r7, pc}

08012014 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012014:	b580      	push	{r7, lr}
 8012016:	b08c      	sub	sp, #48	@ 0x30
 8012018:	af04      	add	r7, sp, #16
 801201a:	60f8      	str	r0, [r7, #12]
 801201c:	60b9      	str	r1, [r7, #8]
 801201e:	603b      	str	r3, [r7, #0]
 8012020:	4613      	mov	r3, r2
 8012022:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012024:	88fb      	ldrh	r3, [r7, #6]
 8012026:	009b      	lsls	r3, r3, #2
 8012028:	4618      	mov	r0, r3
 801202a:	f001 fdbf 	bl	8013bac <pvPortMalloc>
 801202e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8012030:	697b      	ldr	r3, [r7, #20]
 8012032:	2b00      	cmp	r3, #0
 8012034:	d00e      	beq.n	8012054 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012036:	20a8      	movs	r0, #168	@ 0xa8
 8012038:	f001 fdb8 	bl	8013bac <pvPortMalloc>
 801203c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801203e:	69fb      	ldr	r3, [r7, #28]
 8012040:	2b00      	cmp	r3, #0
 8012042:	d003      	beq.n	801204c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012044:	69fb      	ldr	r3, [r7, #28]
 8012046:	697a      	ldr	r2, [r7, #20]
 8012048:	631a      	str	r2, [r3, #48]	@ 0x30
 801204a:	e005      	b.n	8012058 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801204c:	6978      	ldr	r0, [r7, #20]
 801204e:	f001 fe7b 	bl	8013d48 <vPortFree>
 8012052:	e001      	b.n	8012058 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012054:	2300      	movs	r3, #0
 8012056:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012058:	69fb      	ldr	r3, [r7, #28]
 801205a:	2b00      	cmp	r3, #0
 801205c:	d017      	beq.n	801208e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801205e:	69fb      	ldr	r3, [r7, #28]
 8012060:	2200      	movs	r2, #0
 8012062:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012066:	88fa      	ldrh	r2, [r7, #6]
 8012068:	2300      	movs	r3, #0
 801206a:	9303      	str	r3, [sp, #12]
 801206c:	69fb      	ldr	r3, [r7, #28]
 801206e:	9302      	str	r3, [sp, #8]
 8012070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012072:	9301      	str	r3, [sp, #4]
 8012074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012076:	9300      	str	r3, [sp, #0]
 8012078:	683b      	ldr	r3, [r7, #0]
 801207a:	68b9      	ldr	r1, [r7, #8]
 801207c:	68f8      	ldr	r0, [r7, #12]
 801207e:	f000 f80f 	bl	80120a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012082:	69f8      	ldr	r0, [r7, #28]
 8012084:	f000 f8b4 	bl	80121f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012088:	2301      	movs	r3, #1
 801208a:	61bb      	str	r3, [r7, #24]
 801208c:	e002      	b.n	8012094 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801208e:	f04f 33ff 	mov.w	r3, #4294967295
 8012092:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012094:	69bb      	ldr	r3, [r7, #24]
	}
 8012096:	4618      	mov	r0, r3
 8012098:	3720      	adds	r7, #32
 801209a:	46bd      	mov	sp, r7
 801209c:	bd80      	pop	{r7, pc}
	...

080120a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80120a0:	b580      	push	{r7, lr}
 80120a2:	b088      	sub	sp, #32
 80120a4:	af00      	add	r7, sp, #0
 80120a6:	60f8      	str	r0, [r7, #12]
 80120a8:	60b9      	str	r1, [r7, #8]
 80120aa:	607a      	str	r2, [r7, #4]
 80120ac:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80120ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120b0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	009b      	lsls	r3, r3, #2
 80120b6:	461a      	mov	r2, r3
 80120b8:	21a5      	movs	r1, #165	@ 0xa5
 80120ba:	f002 fcc0 	bl	8014a3e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80120be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80120c8:	3b01      	subs	r3, #1
 80120ca:	009b      	lsls	r3, r3, #2
 80120cc:	4413      	add	r3, r2
 80120ce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80120d0:	69bb      	ldr	r3, [r7, #24]
 80120d2:	f023 0307 	bic.w	r3, r3, #7
 80120d6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80120d8:	69bb      	ldr	r3, [r7, #24]
 80120da:	f003 0307 	and.w	r3, r3, #7
 80120de:	2b00      	cmp	r3, #0
 80120e0:	d00b      	beq.n	80120fa <prvInitialiseNewTask+0x5a>
	__asm volatile
 80120e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120e6:	f383 8811 	msr	BASEPRI, r3
 80120ea:	f3bf 8f6f 	isb	sy
 80120ee:	f3bf 8f4f 	dsb	sy
 80120f2:	617b      	str	r3, [r7, #20]
}
 80120f4:	bf00      	nop
 80120f6:	bf00      	nop
 80120f8:	e7fd      	b.n	80120f6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80120fa:	68bb      	ldr	r3, [r7, #8]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d01f      	beq.n	8012140 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012100:	2300      	movs	r3, #0
 8012102:	61fb      	str	r3, [r7, #28]
 8012104:	e012      	b.n	801212c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012106:	68ba      	ldr	r2, [r7, #8]
 8012108:	69fb      	ldr	r3, [r7, #28]
 801210a:	4413      	add	r3, r2
 801210c:	7819      	ldrb	r1, [r3, #0]
 801210e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012110:	69fb      	ldr	r3, [r7, #28]
 8012112:	4413      	add	r3, r2
 8012114:	3334      	adds	r3, #52	@ 0x34
 8012116:	460a      	mov	r2, r1
 8012118:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801211a:	68ba      	ldr	r2, [r7, #8]
 801211c:	69fb      	ldr	r3, [r7, #28]
 801211e:	4413      	add	r3, r2
 8012120:	781b      	ldrb	r3, [r3, #0]
 8012122:	2b00      	cmp	r3, #0
 8012124:	d006      	beq.n	8012134 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012126:	69fb      	ldr	r3, [r7, #28]
 8012128:	3301      	adds	r3, #1
 801212a:	61fb      	str	r3, [r7, #28]
 801212c:	69fb      	ldr	r3, [r7, #28]
 801212e:	2b0f      	cmp	r3, #15
 8012130:	d9e9      	bls.n	8012106 <prvInitialiseNewTask+0x66>
 8012132:	e000      	b.n	8012136 <prvInitialiseNewTask+0x96>
			{
				break;
 8012134:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012138:	2200      	movs	r2, #0
 801213a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801213e:	e003      	b.n	8012148 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012142:	2200      	movs	r2, #0
 8012144:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801214a:	2b37      	cmp	r3, #55	@ 0x37
 801214c:	d901      	bls.n	8012152 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801214e:	2337      	movs	r3, #55	@ 0x37
 8012150:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012154:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012156:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801215a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801215c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801215e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012160:	2200      	movs	r2, #0
 8012162:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012166:	3304      	adds	r3, #4
 8012168:	4618      	mov	r0, r3
 801216a:	f7ff f965 	bl	8011438 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801216e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012170:	3318      	adds	r3, #24
 8012172:	4618      	mov	r0, r3
 8012174:	f7ff f960 	bl	8011438 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801217a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801217c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801217e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012180:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012186:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801218a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801218c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801218e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012190:	2200      	movs	r2, #0
 8012192:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012198:	2200      	movs	r2, #0
 801219a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801219e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121a0:	3354      	adds	r3, #84	@ 0x54
 80121a2:	224c      	movs	r2, #76	@ 0x4c
 80121a4:	2100      	movs	r1, #0
 80121a6:	4618      	mov	r0, r3
 80121a8:	f002 fc49 	bl	8014a3e <memset>
 80121ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121ae:	4a0d      	ldr	r2, [pc, #52]	@ (80121e4 <prvInitialiseNewTask+0x144>)
 80121b0:	659a      	str	r2, [r3, #88]	@ 0x58
 80121b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121b4:	4a0c      	ldr	r2, [pc, #48]	@ (80121e8 <prvInitialiseNewTask+0x148>)
 80121b6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80121b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121ba:	4a0c      	ldr	r2, [pc, #48]	@ (80121ec <prvInitialiseNewTask+0x14c>)
 80121bc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80121be:	683a      	ldr	r2, [r7, #0]
 80121c0:	68f9      	ldr	r1, [r7, #12]
 80121c2:	69b8      	ldr	r0, [r7, #24]
 80121c4:	f001 faa2 	bl	801370c <pxPortInitialiseStack>
 80121c8:	4602      	mov	r2, r0
 80121ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121cc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80121ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d002      	beq.n	80121da <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80121d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80121d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80121da:	bf00      	nop
 80121dc:	3720      	adds	r7, #32
 80121de:	46bd      	mov	sp, r7
 80121e0:	bd80      	pop	{r7, pc}
 80121e2:	bf00      	nop
 80121e4:	20006d24 	.word	0x20006d24
 80121e8:	20006d8c 	.word	0x20006d8c
 80121ec:	20006df4 	.word	0x20006df4

080121f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80121f0:	b580      	push	{r7, lr}
 80121f2:	b082      	sub	sp, #8
 80121f4:	af00      	add	r7, sp, #0
 80121f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80121f8:	f001 fbb6 	bl	8013968 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80121fc:	4b2d      	ldr	r3, [pc, #180]	@ (80122b4 <prvAddNewTaskToReadyList+0xc4>)
 80121fe:	681b      	ldr	r3, [r3, #0]
 8012200:	3301      	adds	r3, #1
 8012202:	4a2c      	ldr	r2, [pc, #176]	@ (80122b4 <prvAddNewTaskToReadyList+0xc4>)
 8012204:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012206:	4b2c      	ldr	r3, [pc, #176]	@ (80122b8 <prvAddNewTaskToReadyList+0xc8>)
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	2b00      	cmp	r3, #0
 801220c:	d109      	bne.n	8012222 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801220e:	4a2a      	ldr	r2, [pc, #168]	@ (80122b8 <prvAddNewTaskToReadyList+0xc8>)
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012214:	4b27      	ldr	r3, [pc, #156]	@ (80122b4 <prvAddNewTaskToReadyList+0xc4>)
 8012216:	681b      	ldr	r3, [r3, #0]
 8012218:	2b01      	cmp	r3, #1
 801221a:	d110      	bne.n	801223e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801221c:	f000 fd3e 	bl	8012c9c <prvInitialiseTaskLists>
 8012220:	e00d      	b.n	801223e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012222:	4b26      	ldr	r3, [pc, #152]	@ (80122bc <prvAddNewTaskToReadyList+0xcc>)
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d109      	bne.n	801223e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801222a:	4b23      	ldr	r3, [pc, #140]	@ (80122b8 <prvAddNewTaskToReadyList+0xc8>)
 801222c:	681b      	ldr	r3, [r3, #0]
 801222e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012234:	429a      	cmp	r2, r3
 8012236:	d802      	bhi.n	801223e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012238:	4a1f      	ldr	r2, [pc, #124]	@ (80122b8 <prvAddNewTaskToReadyList+0xc8>)
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801223e:	4b20      	ldr	r3, [pc, #128]	@ (80122c0 <prvAddNewTaskToReadyList+0xd0>)
 8012240:	681b      	ldr	r3, [r3, #0]
 8012242:	3301      	adds	r3, #1
 8012244:	4a1e      	ldr	r2, [pc, #120]	@ (80122c0 <prvAddNewTaskToReadyList+0xd0>)
 8012246:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8012248:	4b1d      	ldr	r3, [pc, #116]	@ (80122c0 <prvAddNewTaskToReadyList+0xd0>)
 801224a:	681a      	ldr	r2, [r3, #0]
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012254:	4b1b      	ldr	r3, [pc, #108]	@ (80122c4 <prvAddNewTaskToReadyList+0xd4>)
 8012256:	681b      	ldr	r3, [r3, #0]
 8012258:	429a      	cmp	r2, r3
 801225a:	d903      	bls.n	8012264 <prvAddNewTaskToReadyList+0x74>
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012260:	4a18      	ldr	r2, [pc, #96]	@ (80122c4 <prvAddNewTaskToReadyList+0xd4>)
 8012262:	6013      	str	r3, [r2, #0]
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012268:	4613      	mov	r3, r2
 801226a:	009b      	lsls	r3, r3, #2
 801226c:	4413      	add	r3, r2
 801226e:	009b      	lsls	r3, r3, #2
 8012270:	4a15      	ldr	r2, [pc, #84]	@ (80122c8 <prvAddNewTaskToReadyList+0xd8>)
 8012272:	441a      	add	r2, r3
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	3304      	adds	r3, #4
 8012278:	4619      	mov	r1, r3
 801227a:	4610      	mov	r0, r2
 801227c:	f7ff f8e9 	bl	8011452 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012280:	f001 fba4 	bl	80139cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012284:	4b0d      	ldr	r3, [pc, #52]	@ (80122bc <prvAddNewTaskToReadyList+0xcc>)
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	2b00      	cmp	r3, #0
 801228a:	d00e      	beq.n	80122aa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801228c:	4b0a      	ldr	r3, [pc, #40]	@ (80122b8 <prvAddNewTaskToReadyList+0xc8>)
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012296:	429a      	cmp	r2, r3
 8012298:	d207      	bcs.n	80122aa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801229a:	4b0c      	ldr	r3, [pc, #48]	@ (80122cc <prvAddNewTaskToReadyList+0xdc>)
 801229c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80122a0:	601a      	str	r2, [r3, #0]
 80122a2:	f3bf 8f4f 	dsb	sy
 80122a6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80122aa:	bf00      	nop
 80122ac:	3708      	adds	r7, #8
 80122ae:	46bd      	mov	sp, r7
 80122b0:	bd80      	pop	{r7, pc}
 80122b2:	bf00      	nop
 80122b4:	20002fa4 	.word	0x20002fa4
 80122b8:	20002ad0 	.word	0x20002ad0
 80122bc:	20002fb0 	.word	0x20002fb0
 80122c0:	20002fc0 	.word	0x20002fc0
 80122c4:	20002fac 	.word	0x20002fac
 80122c8:	20002ad4 	.word	0x20002ad4
 80122cc:	e000ed04 	.word	0xe000ed04

080122d0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80122d0:	b580      	push	{r7, lr}
 80122d2:	b08a      	sub	sp, #40	@ 0x28
 80122d4:	af00      	add	r7, sp, #0
 80122d6:	6078      	str	r0, [r7, #4]
 80122d8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80122da:	2300      	movs	r3, #0
 80122dc:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	d10b      	bne.n	80122fc <vTaskDelayUntil+0x2c>
	__asm volatile
 80122e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122e8:	f383 8811 	msr	BASEPRI, r3
 80122ec:	f3bf 8f6f 	isb	sy
 80122f0:	f3bf 8f4f 	dsb	sy
 80122f4:	617b      	str	r3, [r7, #20]
}
 80122f6:	bf00      	nop
 80122f8:	bf00      	nop
 80122fa:	e7fd      	b.n	80122f8 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80122fc:	683b      	ldr	r3, [r7, #0]
 80122fe:	2b00      	cmp	r3, #0
 8012300:	d10b      	bne.n	801231a <vTaskDelayUntil+0x4a>
	__asm volatile
 8012302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012306:	f383 8811 	msr	BASEPRI, r3
 801230a:	f3bf 8f6f 	isb	sy
 801230e:	f3bf 8f4f 	dsb	sy
 8012312:	613b      	str	r3, [r7, #16]
}
 8012314:	bf00      	nop
 8012316:	bf00      	nop
 8012318:	e7fd      	b.n	8012316 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 801231a:	4b2a      	ldr	r3, [pc, #168]	@ (80123c4 <vTaskDelayUntil+0xf4>)
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	2b00      	cmp	r3, #0
 8012320:	d00b      	beq.n	801233a <vTaskDelayUntil+0x6a>
	__asm volatile
 8012322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012326:	f383 8811 	msr	BASEPRI, r3
 801232a:	f3bf 8f6f 	isb	sy
 801232e:	f3bf 8f4f 	dsb	sy
 8012332:	60fb      	str	r3, [r7, #12]
}
 8012334:	bf00      	nop
 8012336:	bf00      	nop
 8012338:	e7fd      	b.n	8012336 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 801233a:	f000 f8b9 	bl	80124b0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 801233e:	4b22      	ldr	r3, [pc, #136]	@ (80123c8 <vTaskDelayUntil+0xf8>)
 8012340:	681b      	ldr	r3, [r3, #0]
 8012342:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	681b      	ldr	r3, [r3, #0]
 8012348:	683a      	ldr	r2, [r7, #0]
 801234a:	4413      	add	r3, r2
 801234c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	6a3a      	ldr	r2, [r7, #32]
 8012354:	429a      	cmp	r2, r3
 8012356:	d20b      	bcs.n	8012370 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	681b      	ldr	r3, [r3, #0]
 801235c:	69fa      	ldr	r2, [r7, #28]
 801235e:	429a      	cmp	r2, r3
 8012360:	d211      	bcs.n	8012386 <vTaskDelayUntil+0xb6>
 8012362:	69fa      	ldr	r2, [r7, #28]
 8012364:	6a3b      	ldr	r3, [r7, #32]
 8012366:	429a      	cmp	r2, r3
 8012368:	d90d      	bls.n	8012386 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 801236a:	2301      	movs	r3, #1
 801236c:	627b      	str	r3, [r7, #36]	@ 0x24
 801236e:	e00a      	b.n	8012386 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	681b      	ldr	r3, [r3, #0]
 8012374:	69fa      	ldr	r2, [r7, #28]
 8012376:	429a      	cmp	r2, r3
 8012378:	d303      	bcc.n	8012382 <vTaskDelayUntil+0xb2>
 801237a:	69fa      	ldr	r2, [r7, #28]
 801237c:	6a3b      	ldr	r3, [r7, #32]
 801237e:	429a      	cmp	r2, r3
 8012380:	d901      	bls.n	8012386 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8012382:	2301      	movs	r3, #1
 8012384:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	69fa      	ldr	r2, [r7, #28]
 801238a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 801238c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801238e:	2b00      	cmp	r3, #0
 8012390:	d006      	beq.n	80123a0 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8012392:	69fa      	ldr	r2, [r7, #28]
 8012394:	6a3b      	ldr	r3, [r7, #32]
 8012396:	1ad3      	subs	r3, r2, r3
 8012398:	2100      	movs	r1, #0
 801239a:	4618      	mov	r0, r3
 801239c:	f000 fde8 	bl	8012f70 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80123a0:	f000 f894 	bl	80124cc <xTaskResumeAll>
 80123a4:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80123a6:	69bb      	ldr	r3, [r7, #24]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d107      	bne.n	80123bc <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 80123ac:	4b07      	ldr	r3, [pc, #28]	@ (80123cc <vTaskDelayUntil+0xfc>)
 80123ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80123b2:	601a      	str	r2, [r3, #0]
 80123b4:	f3bf 8f4f 	dsb	sy
 80123b8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80123bc:	bf00      	nop
 80123be:	3728      	adds	r7, #40	@ 0x28
 80123c0:	46bd      	mov	sp, r7
 80123c2:	bd80      	pop	{r7, pc}
 80123c4:	20002fcc 	.word	0x20002fcc
 80123c8:	20002fa8 	.word	0x20002fa8
 80123cc:	e000ed04 	.word	0xe000ed04

080123d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80123d0:	b580      	push	{r7, lr}
 80123d2:	b08a      	sub	sp, #40	@ 0x28
 80123d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80123d6:	2300      	movs	r3, #0
 80123d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80123da:	2300      	movs	r3, #0
 80123dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80123de:	463a      	mov	r2, r7
 80123e0:	1d39      	adds	r1, r7, #4
 80123e2:	f107 0308 	add.w	r3, r7, #8
 80123e6:	4618      	mov	r0, r3
 80123e8:	f7fe fddc 	bl	8010fa4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80123ec:	6839      	ldr	r1, [r7, #0]
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	68ba      	ldr	r2, [r7, #8]
 80123f2:	9202      	str	r2, [sp, #8]
 80123f4:	9301      	str	r3, [sp, #4]
 80123f6:	2300      	movs	r3, #0
 80123f8:	9300      	str	r3, [sp, #0]
 80123fa:	2300      	movs	r3, #0
 80123fc:	460a      	mov	r2, r1
 80123fe:	4924      	ldr	r1, [pc, #144]	@ (8012490 <vTaskStartScheduler+0xc0>)
 8012400:	4824      	ldr	r0, [pc, #144]	@ (8012494 <vTaskStartScheduler+0xc4>)
 8012402:	f7ff fda7 	bl	8011f54 <xTaskCreateStatic>
 8012406:	4603      	mov	r3, r0
 8012408:	4a23      	ldr	r2, [pc, #140]	@ (8012498 <vTaskStartScheduler+0xc8>)
 801240a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801240c:	4b22      	ldr	r3, [pc, #136]	@ (8012498 <vTaskStartScheduler+0xc8>)
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	2b00      	cmp	r3, #0
 8012412:	d002      	beq.n	801241a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012414:	2301      	movs	r3, #1
 8012416:	617b      	str	r3, [r7, #20]
 8012418:	e001      	b.n	801241e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801241a:	2300      	movs	r3, #0
 801241c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801241e:	697b      	ldr	r3, [r7, #20]
 8012420:	2b01      	cmp	r3, #1
 8012422:	d102      	bne.n	801242a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8012424:	f000 fdf8 	bl	8013018 <xTimerCreateTimerTask>
 8012428:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801242a:	697b      	ldr	r3, [r7, #20]
 801242c:	2b01      	cmp	r3, #1
 801242e:	d11b      	bne.n	8012468 <vTaskStartScheduler+0x98>
	__asm volatile
 8012430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012434:	f383 8811 	msr	BASEPRI, r3
 8012438:	f3bf 8f6f 	isb	sy
 801243c:	f3bf 8f4f 	dsb	sy
 8012440:	613b      	str	r3, [r7, #16]
}
 8012442:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012444:	4b15      	ldr	r3, [pc, #84]	@ (801249c <vTaskStartScheduler+0xcc>)
 8012446:	681b      	ldr	r3, [r3, #0]
 8012448:	3354      	adds	r3, #84	@ 0x54
 801244a:	4a15      	ldr	r2, [pc, #84]	@ (80124a0 <vTaskStartScheduler+0xd0>)
 801244c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801244e:	4b15      	ldr	r3, [pc, #84]	@ (80124a4 <vTaskStartScheduler+0xd4>)
 8012450:	f04f 32ff 	mov.w	r2, #4294967295
 8012454:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012456:	4b14      	ldr	r3, [pc, #80]	@ (80124a8 <vTaskStartScheduler+0xd8>)
 8012458:	2201      	movs	r2, #1
 801245a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801245c:	4b13      	ldr	r3, [pc, #76]	@ (80124ac <vTaskStartScheduler+0xdc>)
 801245e:	2200      	movs	r2, #0
 8012460:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012462:	f001 f9dd 	bl	8013820 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012466:	e00f      	b.n	8012488 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012468:	697b      	ldr	r3, [r7, #20]
 801246a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801246e:	d10b      	bne.n	8012488 <vTaskStartScheduler+0xb8>
	__asm volatile
 8012470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012474:	f383 8811 	msr	BASEPRI, r3
 8012478:	f3bf 8f6f 	isb	sy
 801247c:	f3bf 8f4f 	dsb	sy
 8012480:	60fb      	str	r3, [r7, #12]
}
 8012482:	bf00      	nop
 8012484:	bf00      	nop
 8012486:	e7fd      	b.n	8012484 <vTaskStartScheduler+0xb4>
}
 8012488:	bf00      	nop
 801248a:	3718      	adds	r7, #24
 801248c:	46bd      	mov	sp, r7
 801248e:	bd80      	pop	{r7, pc}
 8012490:	08016adc 	.word	0x08016adc
 8012494:	08012c6d 	.word	0x08012c6d
 8012498:	20002fc8 	.word	0x20002fc8
 801249c:	20002ad0 	.word	0x20002ad0
 80124a0:	20000070 	.word	0x20000070
 80124a4:	20002fc4 	.word	0x20002fc4
 80124a8:	20002fb0 	.word	0x20002fb0
 80124ac:	20002fa8 	.word	0x20002fa8

080124b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80124b0:	b480      	push	{r7}
 80124b2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80124b4:	4b04      	ldr	r3, [pc, #16]	@ (80124c8 <vTaskSuspendAll+0x18>)
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	3301      	adds	r3, #1
 80124ba:	4a03      	ldr	r2, [pc, #12]	@ (80124c8 <vTaskSuspendAll+0x18>)
 80124bc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80124be:	bf00      	nop
 80124c0:	46bd      	mov	sp, r7
 80124c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124c6:	4770      	bx	lr
 80124c8:	20002fcc 	.word	0x20002fcc

080124cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80124cc:	b580      	push	{r7, lr}
 80124ce:	b084      	sub	sp, #16
 80124d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80124d2:	2300      	movs	r3, #0
 80124d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80124d6:	2300      	movs	r3, #0
 80124d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80124da:	4b42      	ldr	r3, [pc, #264]	@ (80125e4 <xTaskResumeAll+0x118>)
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d10b      	bne.n	80124fa <xTaskResumeAll+0x2e>
	__asm volatile
 80124e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124e6:	f383 8811 	msr	BASEPRI, r3
 80124ea:	f3bf 8f6f 	isb	sy
 80124ee:	f3bf 8f4f 	dsb	sy
 80124f2:	603b      	str	r3, [r7, #0]
}
 80124f4:	bf00      	nop
 80124f6:	bf00      	nop
 80124f8:	e7fd      	b.n	80124f6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80124fa:	f001 fa35 	bl	8013968 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80124fe:	4b39      	ldr	r3, [pc, #228]	@ (80125e4 <xTaskResumeAll+0x118>)
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	3b01      	subs	r3, #1
 8012504:	4a37      	ldr	r2, [pc, #220]	@ (80125e4 <xTaskResumeAll+0x118>)
 8012506:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012508:	4b36      	ldr	r3, [pc, #216]	@ (80125e4 <xTaskResumeAll+0x118>)
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	2b00      	cmp	r3, #0
 801250e:	d162      	bne.n	80125d6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012510:	4b35      	ldr	r3, [pc, #212]	@ (80125e8 <xTaskResumeAll+0x11c>)
 8012512:	681b      	ldr	r3, [r3, #0]
 8012514:	2b00      	cmp	r3, #0
 8012516:	d05e      	beq.n	80125d6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012518:	e02f      	b.n	801257a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801251a:	4b34      	ldr	r3, [pc, #208]	@ (80125ec <xTaskResumeAll+0x120>)
 801251c:	68db      	ldr	r3, [r3, #12]
 801251e:	68db      	ldr	r3, [r3, #12]
 8012520:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012522:	68fb      	ldr	r3, [r7, #12]
 8012524:	3318      	adds	r3, #24
 8012526:	4618      	mov	r0, r3
 8012528:	f7fe fff0 	bl	801150c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801252c:	68fb      	ldr	r3, [r7, #12]
 801252e:	3304      	adds	r3, #4
 8012530:	4618      	mov	r0, r3
 8012532:	f7fe ffeb 	bl	801150c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801253a:	4b2d      	ldr	r3, [pc, #180]	@ (80125f0 <xTaskResumeAll+0x124>)
 801253c:	681b      	ldr	r3, [r3, #0]
 801253e:	429a      	cmp	r2, r3
 8012540:	d903      	bls.n	801254a <xTaskResumeAll+0x7e>
 8012542:	68fb      	ldr	r3, [r7, #12]
 8012544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012546:	4a2a      	ldr	r2, [pc, #168]	@ (80125f0 <xTaskResumeAll+0x124>)
 8012548:	6013      	str	r3, [r2, #0]
 801254a:	68fb      	ldr	r3, [r7, #12]
 801254c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801254e:	4613      	mov	r3, r2
 8012550:	009b      	lsls	r3, r3, #2
 8012552:	4413      	add	r3, r2
 8012554:	009b      	lsls	r3, r3, #2
 8012556:	4a27      	ldr	r2, [pc, #156]	@ (80125f4 <xTaskResumeAll+0x128>)
 8012558:	441a      	add	r2, r3
 801255a:	68fb      	ldr	r3, [r7, #12]
 801255c:	3304      	adds	r3, #4
 801255e:	4619      	mov	r1, r3
 8012560:	4610      	mov	r0, r2
 8012562:	f7fe ff76 	bl	8011452 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012566:	68fb      	ldr	r3, [r7, #12]
 8012568:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801256a:	4b23      	ldr	r3, [pc, #140]	@ (80125f8 <xTaskResumeAll+0x12c>)
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012570:	429a      	cmp	r2, r3
 8012572:	d302      	bcc.n	801257a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8012574:	4b21      	ldr	r3, [pc, #132]	@ (80125fc <xTaskResumeAll+0x130>)
 8012576:	2201      	movs	r2, #1
 8012578:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801257a:	4b1c      	ldr	r3, [pc, #112]	@ (80125ec <xTaskResumeAll+0x120>)
 801257c:	681b      	ldr	r3, [r3, #0]
 801257e:	2b00      	cmp	r3, #0
 8012580:	d1cb      	bne.n	801251a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012582:	68fb      	ldr	r3, [r7, #12]
 8012584:	2b00      	cmp	r3, #0
 8012586:	d001      	beq.n	801258c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012588:	f000 fc2c 	bl	8012de4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801258c:	4b1c      	ldr	r3, [pc, #112]	@ (8012600 <xTaskResumeAll+0x134>)
 801258e:	681b      	ldr	r3, [r3, #0]
 8012590:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	2b00      	cmp	r3, #0
 8012596:	d010      	beq.n	80125ba <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012598:	f000 f846 	bl	8012628 <xTaskIncrementTick>
 801259c:	4603      	mov	r3, r0
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d002      	beq.n	80125a8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80125a2:	4b16      	ldr	r3, [pc, #88]	@ (80125fc <xTaskResumeAll+0x130>)
 80125a4:	2201      	movs	r2, #1
 80125a6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	3b01      	subs	r3, #1
 80125ac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d1f1      	bne.n	8012598 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80125b4:	4b12      	ldr	r3, [pc, #72]	@ (8012600 <xTaskResumeAll+0x134>)
 80125b6:	2200      	movs	r2, #0
 80125b8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80125ba:	4b10      	ldr	r3, [pc, #64]	@ (80125fc <xTaskResumeAll+0x130>)
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	2b00      	cmp	r3, #0
 80125c0:	d009      	beq.n	80125d6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80125c2:	2301      	movs	r3, #1
 80125c4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80125c6:	4b0f      	ldr	r3, [pc, #60]	@ (8012604 <xTaskResumeAll+0x138>)
 80125c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80125cc:	601a      	str	r2, [r3, #0]
 80125ce:	f3bf 8f4f 	dsb	sy
 80125d2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80125d6:	f001 f9f9 	bl	80139cc <vPortExitCritical>

	return xAlreadyYielded;
 80125da:	68bb      	ldr	r3, [r7, #8]
}
 80125dc:	4618      	mov	r0, r3
 80125de:	3710      	adds	r7, #16
 80125e0:	46bd      	mov	sp, r7
 80125e2:	bd80      	pop	{r7, pc}
 80125e4:	20002fcc 	.word	0x20002fcc
 80125e8:	20002fa4 	.word	0x20002fa4
 80125ec:	20002f64 	.word	0x20002f64
 80125f0:	20002fac 	.word	0x20002fac
 80125f4:	20002ad4 	.word	0x20002ad4
 80125f8:	20002ad0 	.word	0x20002ad0
 80125fc:	20002fb8 	.word	0x20002fb8
 8012600:	20002fb4 	.word	0x20002fb4
 8012604:	e000ed04 	.word	0xe000ed04

08012608 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012608:	b480      	push	{r7}
 801260a:	b083      	sub	sp, #12
 801260c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801260e:	4b05      	ldr	r3, [pc, #20]	@ (8012624 <xTaskGetTickCount+0x1c>)
 8012610:	681b      	ldr	r3, [r3, #0]
 8012612:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012614:	687b      	ldr	r3, [r7, #4]
}
 8012616:	4618      	mov	r0, r3
 8012618:	370c      	adds	r7, #12
 801261a:	46bd      	mov	sp, r7
 801261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012620:	4770      	bx	lr
 8012622:	bf00      	nop
 8012624:	20002fa8 	.word	0x20002fa8

08012628 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012628:	b580      	push	{r7, lr}
 801262a:	b086      	sub	sp, #24
 801262c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801262e:	2300      	movs	r3, #0
 8012630:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012632:	4b4f      	ldr	r3, [pc, #316]	@ (8012770 <xTaskIncrementTick+0x148>)
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	2b00      	cmp	r3, #0
 8012638:	f040 8090 	bne.w	801275c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801263c:	4b4d      	ldr	r3, [pc, #308]	@ (8012774 <xTaskIncrementTick+0x14c>)
 801263e:	681b      	ldr	r3, [r3, #0]
 8012640:	3301      	adds	r3, #1
 8012642:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012644:	4a4b      	ldr	r2, [pc, #300]	@ (8012774 <xTaskIncrementTick+0x14c>)
 8012646:	693b      	ldr	r3, [r7, #16]
 8012648:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801264a:	693b      	ldr	r3, [r7, #16]
 801264c:	2b00      	cmp	r3, #0
 801264e:	d121      	bne.n	8012694 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8012650:	4b49      	ldr	r3, [pc, #292]	@ (8012778 <xTaskIncrementTick+0x150>)
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	2b00      	cmp	r3, #0
 8012658:	d00b      	beq.n	8012672 <xTaskIncrementTick+0x4a>
	__asm volatile
 801265a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801265e:	f383 8811 	msr	BASEPRI, r3
 8012662:	f3bf 8f6f 	isb	sy
 8012666:	f3bf 8f4f 	dsb	sy
 801266a:	603b      	str	r3, [r7, #0]
}
 801266c:	bf00      	nop
 801266e:	bf00      	nop
 8012670:	e7fd      	b.n	801266e <xTaskIncrementTick+0x46>
 8012672:	4b41      	ldr	r3, [pc, #260]	@ (8012778 <xTaskIncrementTick+0x150>)
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	60fb      	str	r3, [r7, #12]
 8012678:	4b40      	ldr	r3, [pc, #256]	@ (801277c <xTaskIncrementTick+0x154>)
 801267a:	681b      	ldr	r3, [r3, #0]
 801267c:	4a3e      	ldr	r2, [pc, #248]	@ (8012778 <xTaskIncrementTick+0x150>)
 801267e:	6013      	str	r3, [r2, #0]
 8012680:	4a3e      	ldr	r2, [pc, #248]	@ (801277c <xTaskIncrementTick+0x154>)
 8012682:	68fb      	ldr	r3, [r7, #12]
 8012684:	6013      	str	r3, [r2, #0]
 8012686:	4b3e      	ldr	r3, [pc, #248]	@ (8012780 <xTaskIncrementTick+0x158>)
 8012688:	681b      	ldr	r3, [r3, #0]
 801268a:	3301      	adds	r3, #1
 801268c:	4a3c      	ldr	r2, [pc, #240]	@ (8012780 <xTaskIncrementTick+0x158>)
 801268e:	6013      	str	r3, [r2, #0]
 8012690:	f000 fba8 	bl	8012de4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012694:	4b3b      	ldr	r3, [pc, #236]	@ (8012784 <xTaskIncrementTick+0x15c>)
 8012696:	681b      	ldr	r3, [r3, #0]
 8012698:	693a      	ldr	r2, [r7, #16]
 801269a:	429a      	cmp	r2, r3
 801269c:	d349      	bcc.n	8012732 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801269e:	4b36      	ldr	r3, [pc, #216]	@ (8012778 <xTaskIncrementTick+0x150>)
 80126a0:	681b      	ldr	r3, [r3, #0]
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d104      	bne.n	80126b2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80126a8:	4b36      	ldr	r3, [pc, #216]	@ (8012784 <xTaskIncrementTick+0x15c>)
 80126aa:	f04f 32ff 	mov.w	r2, #4294967295
 80126ae:	601a      	str	r2, [r3, #0]
					break;
 80126b0:	e03f      	b.n	8012732 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80126b2:	4b31      	ldr	r3, [pc, #196]	@ (8012778 <xTaskIncrementTick+0x150>)
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	68db      	ldr	r3, [r3, #12]
 80126b8:	68db      	ldr	r3, [r3, #12]
 80126ba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80126bc:	68bb      	ldr	r3, [r7, #8]
 80126be:	685b      	ldr	r3, [r3, #4]
 80126c0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80126c2:	693a      	ldr	r2, [r7, #16]
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	429a      	cmp	r2, r3
 80126c8:	d203      	bcs.n	80126d2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80126ca:	4a2e      	ldr	r2, [pc, #184]	@ (8012784 <xTaskIncrementTick+0x15c>)
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80126d0:	e02f      	b.n	8012732 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80126d2:	68bb      	ldr	r3, [r7, #8]
 80126d4:	3304      	adds	r3, #4
 80126d6:	4618      	mov	r0, r3
 80126d8:	f7fe ff18 	bl	801150c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80126dc:	68bb      	ldr	r3, [r7, #8]
 80126de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d004      	beq.n	80126ee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80126e4:	68bb      	ldr	r3, [r7, #8]
 80126e6:	3318      	adds	r3, #24
 80126e8:	4618      	mov	r0, r3
 80126ea:	f7fe ff0f 	bl	801150c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80126ee:	68bb      	ldr	r3, [r7, #8]
 80126f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80126f2:	4b25      	ldr	r3, [pc, #148]	@ (8012788 <xTaskIncrementTick+0x160>)
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	429a      	cmp	r2, r3
 80126f8:	d903      	bls.n	8012702 <xTaskIncrementTick+0xda>
 80126fa:	68bb      	ldr	r3, [r7, #8]
 80126fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80126fe:	4a22      	ldr	r2, [pc, #136]	@ (8012788 <xTaskIncrementTick+0x160>)
 8012700:	6013      	str	r3, [r2, #0]
 8012702:	68bb      	ldr	r3, [r7, #8]
 8012704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012706:	4613      	mov	r3, r2
 8012708:	009b      	lsls	r3, r3, #2
 801270a:	4413      	add	r3, r2
 801270c:	009b      	lsls	r3, r3, #2
 801270e:	4a1f      	ldr	r2, [pc, #124]	@ (801278c <xTaskIncrementTick+0x164>)
 8012710:	441a      	add	r2, r3
 8012712:	68bb      	ldr	r3, [r7, #8]
 8012714:	3304      	adds	r3, #4
 8012716:	4619      	mov	r1, r3
 8012718:	4610      	mov	r0, r2
 801271a:	f7fe fe9a 	bl	8011452 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801271e:	68bb      	ldr	r3, [r7, #8]
 8012720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012722:	4b1b      	ldr	r3, [pc, #108]	@ (8012790 <xTaskIncrementTick+0x168>)
 8012724:	681b      	ldr	r3, [r3, #0]
 8012726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012728:	429a      	cmp	r2, r3
 801272a:	d3b8      	bcc.n	801269e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801272c:	2301      	movs	r3, #1
 801272e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012730:	e7b5      	b.n	801269e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012732:	4b17      	ldr	r3, [pc, #92]	@ (8012790 <xTaskIncrementTick+0x168>)
 8012734:	681b      	ldr	r3, [r3, #0]
 8012736:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012738:	4914      	ldr	r1, [pc, #80]	@ (801278c <xTaskIncrementTick+0x164>)
 801273a:	4613      	mov	r3, r2
 801273c:	009b      	lsls	r3, r3, #2
 801273e:	4413      	add	r3, r2
 8012740:	009b      	lsls	r3, r3, #2
 8012742:	440b      	add	r3, r1
 8012744:	681b      	ldr	r3, [r3, #0]
 8012746:	2b01      	cmp	r3, #1
 8012748:	d901      	bls.n	801274e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 801274a:	2301      	movs	r3, #1
 801274c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801274e:	4b11      	ldr	r3, [pc, #68]	@ (8012794 <xTaskIncrementTick+0x16c>)
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	2b00      	cmp	r3, #0
 8012754:	d007      	beq.n	8012766 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8012756:	2301      	movs	r3, #1
 8012758:	617b      	str	r3, [r7, #20]
 801275a:	e004      	b.n	8012766 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801275c:	4b0e      	ldr	r3, [pc, #56]	@ (8012798 <xTaskIncrementTick+0x170>)
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	3301      	adds	r3, #1
 8012762:	4a0d      	ldr	r2, [pc, #52]	@ (8012798 <xTaskIncrementTick+0x170>)
 8012764:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012766:	697b      	ldr	r3, [r7, #20]
}
 8012768:	4618      	mov	r0, r3
 801276a:	3718      	adds	r7, #24
 801276c:	46bd      	mov	sp, r7
 801276e:	bd80      	pop	{r7, pc}
 8012770:	20002fcc 	.word	0x20002fcc
 8012774:	20002fa8 	.word	0x20002fa8
 8012778:	20002f5c 	.word	0x20002f5c
 801277c:	20002f60 	.word	0x20002f60
 8012780:	20002fbc 	.word	0x20002fbc
 8012784:	20002fc4 	.word	0x20002fc4
 8012788:	20002fac 	.word	0x20002fac
 801278c:	20002ad4 	.word	0x20002ad4
 8012790:	20002ad0 	.word	0x20002ad0
 8012794:	20002fb8 	.word	0x20002fb8
 8012798:	20002fb4 	.word	0x20002fb4

0801279c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801279c:	b580      	push	{r7, lr}
 801279e:	b086      	sub	sp, #24
 80127a0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80127a2:	4b3d      	ldr	r3, [pc, #244]	@ (8012898 <vTaskSwitchContext+0xfc>)
 80127a4:	681b      	ldr	r3, [r3, #0]
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	d003      	beq.n	80127b2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80127aa:	4b3c      	ldr	r3, [pc, #240]	@ (801289c <vTaskSwitchContext+0x100>)
 80127ac:	2201      	movs	r2, #1
 80127ae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80127b0:	e06e      	b.n	8012890 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 80127b2:	4b3a      	ldr	r3, [pc, #232]	@ (801289c <vTaskSwitchContext+0x100>)
 80127b4:	2200      	movs	r2, #0
 80127b6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80127b8:	4b39      	ldr	r3, [pc, #228]	@ (80128a0 <vTaskSwitchContext+0x104>)
 80127ba:	681b      	ldr	r3, [r3, #0]
 80127bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80127be:	613b      	str	r3, [r7, #16]
 80127c0:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80127c4:	60fb      	str	r3, [r7, #12]
 80127c6:	693b      	ldr	r3, [r7, #16]
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	68fa      	ldr	r2, [r7, #12]
 80127cc:	429a      	cmp	r2, r3
 80127ce:	d111      	bne.n	80127f4 <vTaskSwitchContext+0x58>
 80127d0:	693b      	ldr	r3, [r7, #16]
 80127d2:	3304      	adds	r3, #4
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	68fa      	ldr	r2, [r7, #12]
 80127d8:	429a      	cmp	r2, r3
 80127da:	d10b      	bne.n	80127f4 <vTaskSwitchContext+0x58>
 80127dc:	693b      	ldr	r3, [r7, #16]
 80127de:	3308      	adds	r3, #8
 80127e0:	681b      	ldr	r3, [r3, #0]
 80127e2:	68fa      	ldr	r2, [r7, #12]
 80127e4:	429a      	cmp	r2, r3
 80127e6:	d105      	bne.n	80127f4 <vTaskSwitchContext+0x58>
 80127e8:	693b      	ldr	r3, [r7, #16]
 80127ea:	330c      	adds	r3, #12
 80127ec:	681b      	ldr	r3, [r3, #0]
 80127ee:	68fa      	ldr	r2, [r7, #12]
 80127f0:	429a      	cmp	r2, r3
 80127f2:	d008      	beq.n	8012806 <vTaskSwitchContext+0x6a>
 80127f4:	4b2a      	ldr	r3, [pc, #168]	@ (80128a0 <vTaskSwitchContext+0x104>)
 80127f6:	681a      	ldr	r2, [r3, #0]
 80127f8:	4b29      	ldr	r3, [pc, #164]	@ (80128a0 <vTaskSwitchContext+0x104>)
 80127fa:	681b      	ldr	r3, [r3, #0]
 80127fc:	3334      	adds	r3, #52	@ 0x34
 80127fe:	4619      	mov	r1, r3
 8012800:	4610      	mov	r0, r2
 8012802:	f7f4 ff48 	bl	8007696 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012806:	4b27      	ldr	r3, [pc, #156]	@ (80128a4 <vTaskSwitchContext+0x108>)
 8012808:	681b      	ldr	r3, [r3, #0]
 801280a:	617b      	str	r3, [r7, #20]
 801280c:	e011      	b.n	8012832 <vTaskSwitchContext+0x96>
 801280e:	697b      	ldr	r3, [r7, #20]
 8012810:	2b00      	cmp	r3, #0
 8012812:	d10b      	bne.n	801282c <vTaskSwitchContext+0x90>
	__asm volatile
 8012814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012818:	f383 8811 	msr	BASEPRI, r3
 801281c:	f3bf 8f6f 	isb	sy
 8012820:	f3bf 8f4f 	dsb	sy
 8012824:	607b      	str	r3, [r7, #4]
}
 8012826:	bf00      	nop
 8012828:	bf00      	nop
 801282a:	e7fd      	b.n	8012828 <vTaskSwitchContext+0x8c>
 801282c:	697b      	ldr	r3, [r7, #20]
 801282e:	3b01      	subs	r3, #1
 8012830:	617b      	str	r3, [r7, #20]
 8012832:	491d      	ldr	r1, [pc, #116]	@ (80128a8 <vTaskSwitchContext+0x10c>)
 8012834:	697a      	ldr	r2, [r7, #20]
 8012836:	4613      	mov	r3, r2
 8012838:	009b      	lsls	r3, r3, #2
 801283a:	4413      	add	r3, r2
 801283c:	009b      	lsls	r3, r3, #2
 801283e:	440b      	add	r3, r1
 8012840:	681b      	ldr	r3, [r3, #0]
 8012842:	2b00      	cmp	r3, #0
 8012844:	d0e3      	beq.n	801280e <vTaskSwitchContext+0x72>
 8012846:	697a      	ldr	r2, [r7, #20]
 8012848:	4613      	mov	r3, r2
 801284a:	009b      	lsls	r3, r3, #2
 801284c:	4413      	add	r3, r2
 801284e:	009b      	lsls	r3, r3, #2
 8012850:	4a15      	ldr	r2, [pc, #84]	@ (80128a8 <vTaskSwitchContext+0x10c>)
 8012852:	4413      	add	r3, r2
 8012854:	60bb      	str	r3, [r7, #8]
 8012856:	68bb      	ldr	r3, [r7, #8]
 8012858:	685b      	ldr	r3, [r3, #4]
 801285a:	685a      	ldr	r2, [r3, #4]
 801285c:	68bb      	ldr	r3, [r7, #8]
 801285e:	605a      	str	r2, [r3, #4]
 8012860:	68bb      	ldr	r3, [r7, #8]
 8012862:	685a      	ldr	r2, [r3, #4]
 8012864:	68bb      	ldr	r3, [r7, #8]
 8012866:	3308      	adds	r3, #8
 8012868:	429a      	cmp	r2, r3
 801286a:	d104      	bne.n	8012876 <vTaskSwitchContext+0xda>
 801286c:	68bb      	ldr	r3, [r7, #8]
 801286e:	685b      	ldr	r3, [r3, #4]
 8012870:	685a      	ldr	r2, [r3, #4]
 8012872:	68bb      	ldr	r3, [r7, #8]
 8012874:	605a      	str	r2, [r3, #4]
 8012876:	68bb      	ldr	r3, [r7, #8]
 8012878:	685b      	ldr	r3, [r3, #4]
 801287a:	68db      	ldr	r3, [r3, #12]
 801287c:	4a08      	ldr	r2, [pc, #32]	@ (80128a0 <vTaskSwitchContext+0x104>)
 801287e:	6013      	str	r3, [r2, #0]
 8012880:	4a08      	ldr	r2, [pc, #32]	@ (80128a4 <vTaskSwitchContext+0x108>)
 8012882:	697b      	ldr	r3, [r7, #20]
 8012884:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012886:	4b06      	ldr	r3, [pc, #24]	@ (80128a0 <vTaskSwitchContext+0x104>)
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	3354      	adds	r3, #84	@ 0x54
 801288c:	4a07      	ldr	r2, [pc, #28]	@ (80128ac <vTaskSwitchContext+0x110>)
 801288e:	6013      	str	r3, [r2, #0]
}
 8012890:	bf00      	nop
 8012892:	3718      	adds	r7, #24
 8012894:	46bd      	mov	sp, r7
 8012896:	bd80      	pop	{r7, pc}
 8012898:	20002fcc 	.word	0x20002fcc
 801289c:	20002fb8 	.word	0x20002fb8
 80128a0:	20002ad0 	.word	0x20002ad0
 80128a4:	20002fac 	.word	0x20002fac
 80128a8:	20002ad4 	.word	0x20002ad4
 80128ac:	20000070 	.word	0x20000070

080128b0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80128b0:	b580      	push	{r7, lr}
 80128b2:	b084      	sub	sp, #16
 80128b4:	af00      	add	r7, sp, #0
 80128b6:	6078      	str	r0, [r7, #4]
 80128b8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d10b      	bne.n	80128d8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80128c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128c4:	f383 8811 	msr	BASEPRI, r3
 80128c8:	f3bf 8f6f 	isb	sy
 80128cc:	f3bf 8f4f 	dsb	sy
 80128d0:	60fb      	str	r3, [r7, #12]
}
 80128d2:	bf00      	nop
 80128d4:	bf00      	nop
 80128d6:	e7fd      	b.n	80128d4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80128d8:	4b07      	ldr	r3, [pc, #28]	@ (80128f8 <vTaskPlaceOnEventList+0x48>)
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	3318      	adds	r3, #24
 80128de:	4619      	mov	r1, r3
 80128e0:	6878      	ldr	r0, [r7, #4]
 80128e2:	f7fe fdda 	bl	801149a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80128e6:	2101      	movs	r1, #1
 80128e8:	6838      	ldr	r0, [r7, #0]
 80128ea:	f000 fb41 	bl	8012f70 <prvAddCurrentTaskToDelayedList>
}
 80128ee:	bf00      	nop
 80128f0:	3710      	adds	r7, #16
 80128f2:	46bd      	mov	sp, r7
 80128f4:	bd80      	pop	{r7, pc}
 80128f6:	bf00      	nop
 80128f8:	20002ad0 	.word	0x20002ad0

080128fc <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 80128fc:	b580      	push	{r7, lr}
 80128fe:	b086      	sub	sp, #24
 8012900:	af00      	add	r7, sp, #0
 8012902:	60f8      	str	r0, [r7, #12]
 8012904:	60b9      	str	r1, [r7, #8]
 8012906:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8012908:	68fb      	ldr	r3, [r7, #12]
 801290a:	2b00      	cmp	r3, #0
 801290c:	d10b      	bne.n	8012926 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 801290e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012912:	f383 8811 	msr	BASEPRI, r3
 8012916:	f3bf 8f6f 	isb	sy
 801291a:	f3bf 8f4f 	dsb	sy
 801291e:	617b      	str	r3, [r7, #20]
}
 8012920:	bf00      	nop
 8012922:	bf00      	nop
 8012924:	e7fd      	b.n	8012922 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8012926:	4b12      	ldr	r3, [pc, #72]	@ (8012970 <vTaskPlaceOnUnorderedEventList+0x74>)
 8012928:	681b      	ldr	r3, [r3, #0]
 801292a:	2b00      	cmp	r3, #0
 801292c:	d10b      	bne.n	8012946 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 801292e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012932:	f383 8811 	msr	BASEPRI, r3
 8012936:	f3bf 8f6f 	isb	sy
 801293a:	f3bf 8f4f 	dsb	sy
 801293e:	613b      	str	r3, [r7, #16]
}
 8012940:	bf00      	nop
 8012942:	bf00      	nop
 8012944:	e7fd      	b.n	8012942 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8012946:	4b0b      	ldr	r3, [pc, #44]	@ (8012974 <vTaskPlaceOnUnorderedEventList+0x78>)
 8012948:	681b      	ldr	r3, [r3, #0]
 801294a:	68ba      	ldr	r2, [r7, #8]
 801294c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8012950:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012952:	4b08      	ldr	r3, [pc, #32]	@ (8012974 <vTaskPlaceOnUnorderedEventList+0x78>)
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	3318      	adds	r3, #24
 8012958:	4619      	mov	r1, r3
 801295a:	68f8      	ldr	r0, [r7, #12]
 801295c:	f7fe fd79 	bl	8011452 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012960:	2101      	movs	r1, #1
 8012962:	6878      	ldr	r0, [r7, #4]
 8012964:	f000 fb04 	bl	8012f70 <prvAddCurrentTaskToDelayedList>
}
 8012968:	bf00      	nop
 801296a:	3718      	adds	r7, #24
 801296c:	46bd      	mov	sp, r7
 801296e:	bd80      	pop	{r7, pc}
 8012970:	20002fcc 	.word	0x20002fcc
 8012974:	20002ad0 	.word	0x20002ad0

08012978 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012978:	b580      	push	{r7, lr}
 801297a:	b086      	sub	sp, #24
 801297c:	af00      	add	r7, sp, #0
 801297e:	60f8      	str	r0, [r7, #12]
 8012980:	60b9      	str	r1, [r7, #8]
 8012982:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	2b00      	cmp	r3, #0
 8012988:	d10b      	bne.n	80129a2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 801298a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801298e:	f383 8811 	msr	BASEPRI, r3
 8012992:	f3bf 8f6f 	isb	sy
 8012996:	f3bf 8f4f 	dsb	sy
 801299a:	617b      	str	r3, [r7, #20]
}
 801299c:	bf00      	nop
 801299e:	bf00      	nop
 80129a0:	e7fd      	b.n	801299e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80129a2:	4b0a      	ldr	r3, [pc, #40]	@ (80129cc <vTaskPlaceOnEventListRestricted+0x54>)
 80129a4:	681b      	ldr	r3, [r3, #0]
 80129a6:	3318      	adds	r3, #24
 80129a8:	4619      	mov	r1, r3
 80129aa:	68f8      	ldr	r0, [r7, #12]
 80129ac:	f7fe fd51 	bl	8011452 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d002      	beq.n	80129bc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80129b6:	f04f 33ff 	mov.w	r3, #4294967295
 80129ba:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80129bc:	6879      	ldr	r1, [r7, #4]
 80129be:	68b8      	ldr	r0, [r7, #8]
 80129c0:	f000 fad6 	bl	8012f70 <prvAddCurrentTaskToDelayedList>
	}
 80129c4:	bf00      	nop
 80129c6:	3718      	adds	r7, #24
 80129c8:	46bd      	mov	sp, r7
 80129ca:	bd80      	pop	{r7, pc}
 80129cc:	20002ad0 	.word	0x20002ad0

080129d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80129d0:	b580      	push	{r7, lr}
 80129d2:	b086      	sub	sp, #24
 80129d4:	af00      	add	r7, sp, #0
 80129d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	68db      	ldr	r3, [r3, #12]
 80129dc:	68db      	ldr	r3, [r3, #12]
 80129de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80129e0:	693b      	ldr	r3, [r7, #16]
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d10b      	bne.n	80129fe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80129e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129ea:	f383 8811 	msr	BASEPRI, r3
 80129ee:	f3bf 8f6f 	isb	sy
 80129f2:	f3bf 8f4f 	dsb	sy
 80129f6:	60fb      	str	r3, [r7, #12]
}
 80129f8:	bf00      	nop
 80129fa:	bf00      	nop
 80129fc:	e7fd      	b.n	80129fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80129fe:	693b      	ldr	r3, [r7, #16]
 8012a00:	3318      	adds	r3, #24
 8012a02:	4618      	mov	r0, r3
 8012a04:	f7fe fd82 	bl	801150c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012a08:	4b1d      	ldr	r3, [pc, #116]	@ (8012a80 <xTaskRemoveFromEventList+0xb0>)
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	d11d      	bne.n	8012a4c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012a10:	693b      	ldr	r3, [r7, #16]
 8012a12:	3304      	adds	r3, #4
 8012a14:	4618      	mov	r0, r3
 8012a16:	f7fe fd79 	bl	801150c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012a1a:	693b      	ldr	r3, [r7, #16]
 8012a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a1e:	4b19      	ldr	r3, [pc, #100]	@ (8012a84 <xTaskRemoveFromEventList+0xb4>)
 8012a20:	681b      	ldr	r3, [r3, #0]
 8012a22:	429a      	cmp	r2, r3
 8012a24:	d903      	bls.n	8012a2e <xTaskRemoveFromEventList+0x5e>
 8012a26:	693b      	ldr	r3, [r7, #16]
 8012a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a2a:	4a16      	ldr	r2, [pc, #88]	@ (8012a84 <xTaskRemoveFromEventList+0xb4>)
 8012a2c:	6013      	str	r3, [r2, #0]
 8012a2e:	693b      	ldr	r3, [r7, #16]
 8012a30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a32:	4613      	mov	r3, r2
 8012a34:	009b      	lsls	r3, r3, #2
 8012a36:	4413      	add	r3, r2
 8012a38:	009b      	lsls	r3, r3, #2
 8012a3a:	4a13      	ldr	r2, [pc, #76]	@ (8012a88 <xTaskRemoveFromEventList+0xb8>)
 8012a3c:	441a      	add	r2, r3
 8012a3e:	693b      	ldr	r3, [r7, #16]
 8012a40:	3304      	adds	r3, #4
 8012a42:	4619      	mov	r1, r3
 8012a44:	4610      	mov	r0, r2
 8012a46:	f7fe fd04 	bl	8011452 <vListInsertEnd>
 8012a4a:	e005      	b.n	8012a58 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012a4c:	693b      	ldr	r3, [r7, #16]
 8012a4e:	3318      	adds	r3, #24
 8012a50:	4619      	mov	r1, r3
 8012a52:	480e      	ldr	r0, [pc, #56]	@ (8012a8c <xTaskRemoveFromEventList+0xbc>)
 8012a54:	f7fe fcfd 	bl	8011452 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012a58:	693b      	ldr	r3, [r7, #16]
 8012a5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8012a90 <xTaskRemoveFromEventList+0xc0>)
 8012a5e:	681b      	ldr	r3, [r3, #0]
 8012a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a62:	429a      	cmp	r2, r3
 8012a64:	d905      	bls.n	8012a72 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012a66:	2301      	movs	r3, #1
 8012a68:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012a6a:	4b0a      	ldr	r3, [pc, #40]	@ (8012a94 <xTaskRemoveFromEventList+0xc4>)
 8012a6c:	2201      	movs	r2, #1
 8012a6e:	601a      	str	r2, [r3, #0]
 8012a70:	e001      	b.n	8012a76 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8012a72:	2300      	movs	r3, #0
 8012a74:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012a76:	697b      	ldr	r3, [r7, #20]
}
 8012a78:	4618      	mov	r0, r3
 8012a7a:	3718      	adds	r7, #24
 8012a7c:	46bd      	mov	sp, r7
 8012a7e:	bd80      	pop	{r7, pc}
 8012a80:	20002fcc 	.word	0x20002fcc
 8012a84:	20002fac 	.word	0x20002fac
 8012a88:	20002ad4 	.word	0x20002ad4
 8012a8c:	20002f64 	.word	0x20002f64
 8012a90:	20002ad0 	.word	0x20002ad0
 8012a94:	20002fb8 	.word	0x20002fb8

08012a98 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8012a98:	b580      	push	{r7, lr}
 8012a9a:	b086      	sub	sp, #24
 8012a9c:	af00      	add	r7, sp, #0
 8012a9e:	6078      	str	r0, [r7, #4]
 8012aa0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8012aa2:	4b2a      	ldr	r3, [pc, #168]	@ (8012b4c <vTaskRemoveFromUnorderedEventList+0xb4>)
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d10b      	bne.n	8012ac2 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8012aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012aae:	f383 8811 	msr	BASEPRI, r3
 8012ab2:	f3bf 8f6f 	isb	sy
 8012ab6:	f3bf 8f4f 	dsb	sy
 8012aba:	613b      	str	r3, [r7, #16]
}
 8012abc:	bf00      	nop
 8012abe:	bf00      	nop
 8012ac0:	e7fd      	b.n	8012abe <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8012ac2:	683b      	ldr	r3, [r7, #0]
 8012ac4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	68db      	ldr	r3, [r3, #12]
 8012ad0:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8012ad2:	697b      	ldr	r3, [r7, #20]
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d10b      	bne.n	8012af0 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8012ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012adc:	f383 8811 	msr	BASEPRI, r3
 8012ae0:	f3bf 8f6f 	isb	sy
 8012ae4:	f3bf 8f4f 	dsb	sy
 8012ae8:	60fb      	str	r3, [r7, #12]
}
 8012aea:	bf00      	nop
 8012aec:	bf00      	nop
 8012aee:	e7fd      	b.n	8012aec <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8012af0:	6878      	ldr	r0, [r7, #4]
 8012af2:	f7fe fd0b 	bl	801150c <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012af6:	697b      	ldr	r3, [r7, #20]
 8012af8:	3304      	adds	r3, #4
 8012afa:	4618      	mov	r0, r3
 8012afc:	f7fe fd06 	bl	801150c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8012b00:	697b      	ldr	r3, [r7, #20]
 8012b02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b04:	4b12      	ldr	r3, [pc, #72]	@ (8012b50 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8012b06:	681b      	ldr	r3, [r3, #0]
 8012b08:	429a      	cmp	r2, r3
 8012b0a:	d903      	bls.n	8012b14 <vTaskRemoveFromUnorderedEventList+0x7c>
 8012b0c:	697b      	ldr	r3, [r7, #20]
 8012b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b10:	4a0f      	ldr	r2, [pc, #60]	@ (8012b50 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8012b12:	6013      	str	r3, [r2, #0]
 8012b14:	697b      	ldr	r3, [r7, #20]
 8012b16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b18:	4613      	mov	r3, r2
 8012b1a:	009b      	lsls	r3, r3, #2
 8012b1c:	4413      	add	r3, r2
 8012b1e:	009b      	lsls	r3, r3, #2
 8012b20:	4a0c      	ldr	r2, [pc, #48]	@ (8012b54 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8012b22:	441a      	add	r2, r3
 8012b24:	697b      	ldr	r3, [r7, #20]
 8012b26:	3304      	adds	r3, #4
 8012b28:	4619      	mov	r1, r3
 8012b2a:	4610      	mov	r0, r2
 8012b2c:	f7fe fc91 	bl	8011452 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012b30:	697b      	ldr	r3, [r7, #20]
 8012b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b34:	4b08      	ldr	r3, [pc, #32]	@ (8012b58 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8012b36:	681b      	ldr	r3, [r3, #0]
 8012b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b3a:	429a      	cmp	r2, r3
 8012b3c:	d902      	bls.n	8012b44 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8012b3e:	4b07      	ldr	r3, [pc, #28]	@ (8012b5c <vTaskRemoveFromUnorderedEventList+0xc4>)
 8012b40:	2201      	movs	r2, #1
 8012b42:	601a      	str	r2, [r3, #0]
	}
}
 8012b44:	bf00      	nop
 8012b46:	3718      	adds	r7, #24
 8012b48:	46bd      	mov	sp, r7
 8012b4a:	bd80      	pop	{r7, pc}
 8012b4c:	20002fcc 	.word	0x20002fcc
 8012b50:	20002fac 	.word	0x20002fac
 8012b54:	20002ad4 	.word	0x20002ad4
 8012b58:	20002ad0 	.word	0x20002ad0
 8012b5c:	20002fb8 	.word	0x20002fb8

08012b60 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012b60:	b480      	push	{r7}
 8012b62:	b083      	sub	sp, #12
 8012b64:	af00      	add	r7, sp, #0
 8012b66:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012b68:	4b06      	ldr	r3, [pc, #24]	@ (8012b84 <vTaskInternalSetTimeOutState+0x24>)
 8012b6a:	681a      	ldr	r2, [r3, #0]
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012b70:	4b05      	ldr	r3, [pc, #20]	@ (8012b88 <vTaskInternalSetTimeOutState+0x28>)
 8012b72:	681a      	ldr	r2, [r3, #0]
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	605a      	str	r2, [r3, #4]
}
 8012b78:	bf00      	nop
 8012b7a:	370c      	adds	r7, #12
 8012b7c:	46bd      	mov	sp, r7
 8012b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b82:	4770      	bx	lr
 8012b84:	20002fbc 	.word	0x20002fbc
 8012b88:	20002fa8 	.word	0x20002fa8

08012b8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012b8c:	b580      	push	{r7, lr}
 8012b8e:	b088      	sub	sp, #32
 8012b90:	af00      	add	r7, sp, #0
 8012b92:	6078      	str	r0, [r7, #4]
 8012b94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	2b00      	cmp	r3, #0
 8012b9a:	d10b      	bne.n	8012bb4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8012b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ba0:	f383 8811 	msr	BASEPRI, r3
 8012ba4:	f3bf 8f6f 	isb	sy
 8012ba8:	f3bf 8f4f 	dsb	sy
 8012bac:	613b      	str	r3, [r7, #16]
}
 8012bae:	bf00      	nop
 8012bb0:	bf00      	nop
 8012bb2:	e7fd      	b.n	8012bb0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012bb4:	683b      	ldr	r3, [r7, #0]
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d10b      	bne.n	8012bd2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8012bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012bbe:	f383 8811 	msr	BASEPRI, r3
 8012bc2:	f3bf 8f6f 	isb	sy
 8012bc6:	f3bf 8f4f 	dsb	sy
 8012bca:	60fb      	str	r3, [r7, #12]
}
 8012bcc:	bf00      	nop
 8012bce:	bf00      	nop
 8012bd0:	e7fd      	b.n	8012bce <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8012bd2:	f000 fec9 	bl	8013968 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012bd6:	4b1d      	ldr	r3, [pc, #116]	@ (8012c4c <xTaskCheckForTimeOut+0xc0>)
 8012bd8:	681b      	ldr	r3, [r3, #0]
 8012bda:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	685b      	ldr	r3, [r3, #4]
 8012be0:	69ba      	ldr	r2, [r7, #24]
 8012be2:	1ad3      	subs	r3, r2, r3
 8012be4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012be6:	683b      	ldr	r3, [r7, #0]
 8012be8:	681b      	ldr	r3, [r3, #0]
 8012bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012bee:	d102      	bne.n	8012bf6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012bf0:	2300      	movs	r3, #0
 8012bf2:	61fb      	str	r3, [r7, #28]
 8012bf4:	e023      	b.n	8012c3e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	681a      	ldr	r2, [r3, #0]
 8012bfa:	4b15      	ldr	r3, [pc, #84]	@ (8012c50 <xTaskCheckForTimeOut+0xc4>)
 8012bfc:	681b      	ldr	r3, [r3, #0]
 8012bfe:	429a      	cmp	r2, r3
 8012c00:	d007      	beq.n	8012c12 <xTaskCheckForTimeOut+0x86>
 8012c02:	687b      	ldr	r3, [r7, #4]
 8012c04:	685b      	ldr	r3, [r3, #4]
 8012c06:	69ba      	ldr	r2, [r7, #24]
 8012c08:	429a      	cmp	r2, r3
 8012c0a:	d302      	bcc.n	8012c12 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012c0c:	2301      	movs	r3, #1
 8012c0e:	61fb      	str	r3, [r7, #28]
 8012c10:	e015      	b.n	8012c3e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012c12:	683b      	ldr	r3, [r7, #0]
 8012c14:	681b      	ldr	r3, [r3, #0]
 8012c16:	697a      	ldr	r2, [r7, #20]
 8012c18:	429a      	cmp	r2, r3
 8012c1a:	d20b      	bcs.n	8012c34 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012c1c:	683b      	ldr	r3, [r7, #0]
 8012c1e:	681a      	ldr	r2, [r3, #0]
 8012c20:	697b      	ldr	r3, [r7, #20]
 8012c22:	1ad2      	subs	r2, r2, r3
 8012c24:	683b      	ldr	r3, [r7, #0]
 8012c26:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012c28:	6878      	ldr	r0, [r7, #4]
 8012c2a:	f7ff ff99 	bl	8012b60 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012c2e:	2300      	movs	r3, #0
 8012c30:	61fb      	str	r3, [r7, #28]
 8012c32:	e004      	b.n	8012c3e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8012c34:	683b      	ldr	r3, [r7, #0]
 8012c36:	2200      	movs	r2, #0
 8012c38:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8012c3a:	2301      	movs	r3, #1
 8012c3c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012c3e:	f000 fec5 	bl	80139cc <vPortExitCritical>

	return xReturn;
 8012c42:	69fb      	ldr	r3, [r7, #28]
}
 8012c44:	4618      	mov	r0, r3
 8012c46:	3720      	adds	r7, #32
 8012c48:	46bd      	mov	sp, r7
 8012c4a:	bd80      	pop	{r7, pc}
 8012c4c:	20002fa8 	.word	0x20002fa8
 8012c50:	20002fbc 	.word	0x20002fbc

08012c54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012c54:	b480      	push	{r7}
 8012c56:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012c58:	4b03      	ldr	r3, [pc, #12]	@ (8012c68 <vTaskMissedYield+0x14>)
 8012c5a:	2201      	movs	r2, #1
 8012c5c:	601a      	str	r2, [r3, #0]
}
 8012c5e:	bf00      	nop
 8012c60:	46bd      	mov	sp, r7
 8012c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c66:	4770      	bx	lr
 8012c68:	20002fb8 	.word	0x20002fb8

08012c6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012c6c:	b580      	push	{r7, lr}
 8012c6e:	b082      	sub	sp, #8
 8012c70:	af00      	add	r7, sp, #0
 8012c72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012c74:	f000 f852 	bl	8012d1c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012c78:	4b06      	ldr	r3, [pc, #24]	@ (8012c94 <prvIdleTask+0x28>)
 8012c7a:	681b      	ldr	r3, [r3, #0]
 8012c7c:	2b01      	cmp	r3, #1
 8012c7e:	d9f9      	bls.n	8012c74 <prvIdleTask+0x8>
			{
				taskYIELD();
 8012c80:	4b05      	ldr	r3, [pc, #20]	@ (8012c98 <prvIdleTask+0x2c>)
 8012c82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012c86:	601a      	str	r2, [r3, #0]
 8012c88:	f3bf 8f4f 	dsb	sy
 8012c8c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012c90:	e7f0      	b.n	8012c74 <prvIdleTask+0x8>
 8012c92:	bf00      	nop
 8012c94:	20002ad4 	.word	0x20002ad4
 8012c98:	e000ed04 	.word	0xe000ed04

08012c9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012c9c:	b580      	push	{r7, lr}
 8012c9e:	b082      	sub	sp, #8
 8012ca0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012ca2:	2300      	movs	r3, #0
 8012ca4:	607b      	str	r3, [r7, #4]
 8012ca6:	e00c      	b.n	8012cc2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012ca8:	687a      	ldr	r2, [r7, #4]
 8012caa:	4613      	mov	r3, r2
 8012cac:	009b      	lsls	r3, r3, #2
 8012cae:	4413      	add	r3, r2
 8012cb0:	009b      	lsls	r3, r3, #2
 8012cb2:	4a12      	ldr	r2, [pc, #72]	@ (8012cfc <prvInitialiseTaskLists+0x60>)
 8012cb4:	4413      	add	r3, r2
 8012cb6:	4618      	mov	r0, r3
 8012cb8:	f7fe fb9e 	bl	80113f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	3301      	adds	r3, #1
 8012cc0:	607b      	str	r3, [r7, #4]
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	2b37      	cmp	r3, #55	@ 0x37
 8012cc6:	d9ef      	bls.n	8012ca8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012cc8:	480d      	ldr	r0, [pc, #52]	@ (8012d00 <prvInitialiseTaskLists+0x64>)
 8012cca:	f7fe fb95 	bl	80113f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012cce:	480d      	ldr	r0, [pc, #52]	@ (8012d04 <prvInitialiseTaskLists+0x68>)
 8012cd0:	f7fe fb92 	bl	80113f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012cd4:	480c      	ldr	r0, [pc, #48]	@ (8012d08 <prvInitialiseTaskLists+0x6c>)
 8012cd6:	f7fe fb8f 	bl	80113f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012cda:	480c      	ldr	r0, [pc, #48]	@ (8012d0c <prvInitialiseTaskLists+0x70>)
 8012cdc:	f7fe fb8c 	bl	80113f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012ce0:	480b      	ldr	r0, [pc, #44]	@ (8012d10 <prvInitialiseTaskLists+0x74>)
 8012ce2:	f7fe fb89 	bl	80113f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8012d14 <prvInitialiseTaskLists+0x78>)
 8012ce8:	4a05      	ldr	r2, [pc, #20]	@ (8012d00 <prvInitialiseTaskLists+0x64>)
 8012cea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012cec:	4b0a      	ldr	r3, [pc, #40]	@ (8012d18 <prvInitialiseTaskLists+0x7c>)
 8012cee:	4a05      	ldr	r2, [pc, #20]	@ (8012d04 <prvInitialiseTaskLists+0x68>)
 8012cf0:	601a      	str	r2, [r3, #0]
}
 8012cf2:	bf00      	nop
 8012cf4:	3708      	adds	r7, #8
 8012cf6:	46bd      	mov	sp, r7
 8012cf8:	bd80      	pop	{r7, pc}
 8012cfa:	bf00      	nop
 8012cfc:	20002ad4 	.word	0x20002ad4
 8012d00:	20002f34 	.word	0x20002f34
 8012d04:	20002f48 	.word	0x20002f48
 8012d08:	20002f64 	.word	0x20002f64
 8012d0c:	20002f78 	.word	0x20002f78
 8012d10:	20002f90 	.word	0x20002f90
 8012d14:	20002f5c 	.word	0x20002f5c
 8012d18:	20002f60 	.word	0x20002f60

08012d1c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012d1c:	b580      	push	{r7, lr}
 8012d1e:	b082      	sub	sp, #8
 8012d20:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012d22:	e019      	b.n	8012d58 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012d24:	f000 fe20 	bl	8013968 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012d28:	4b10      	ldr	r3, [pc, #64]	@ (8012d6c <prvCheckTasksWaitingTermination+0x50>)
 8012d2a:	68db      	ldr	r3, [r3, #12]
 8012d2c:	68db      	ldr	r3, [r3, #12]
 8012d2e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	3304      	adds	r3, #4
 8012d34:	4618      	mov	r0, r3
 8012d36:	f7fe fbe9 	bl	801150c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8012d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8012d70 <prvCheckTasksWaitingTermination+0x54>)
 8012d3c:	681b      	ldr	r3, [r3, #0]
 8012d3e:	3b01      	subs	r3, #1
 8012d40:	4a0b      	ldr	r2, [pc, #44]	@ (8012d70 <prvCheckTasksWaitingTermination+0x54>)
 8012d42:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012d44:	4b0b      	ldr	r3, [pc, #44]	@ (8012d74 <prvCheckTasksWaitingTermination+0x58>)
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	3b01      	subs	r3, #1
 8012d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8012d74 <prvCheckTasksWaitingTermination+0x58>)
 8012d4c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012d4e:	f000 fe3d 	bl	80139cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012d52:	6878      	ldr	r0, [r7, #4]
 8012d54:	f000 f810 	bl	8012d78 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012d58:	4b06      	ldr	r3, [pc, #24]	@ (8012d74 <prvCheckTasksWaitingTermination+0x58>)
 8012d5a:	681b      	ldr	r3, [r3, #0]
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d1e1      	bne.n	8012d24 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012d60:	bf00      	nop
 8012d62:	bf00      	nop
 8012d64:	3708      	adds	r7, #8
 8012d66:	46bd      	mov	sp, r7
 8012d68:	bd80      	pop	{r7, pc}
 8012d6a:	bf00      	nop
 8012d6c:	20002f78 	.word	0x20002f78
 8012d70:	20002fa4 	.word	0x20002fa4
 8012d74:	20002f8c 	.word	0x20002f8c

08012d78 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012d78:	b580      	push	{r7, lr}
 8012d7a:	b084      	sub	sp, #16
 8012d7c:	af00      	add	r7, sp, #0
 8012d7e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	3354      	adds	r3, #84	@ 0x54
 8012d84:	4618      	mov	r0, r3
 8012d86:	f001 fe77 	bl	8014a78 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d108      	bne.n	8012da6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012d98:	4618      	mov	r0, r3
 8012d9a:	f000 ffd5 	bl	8013d48 <vPortFree>
				vPortFree( pxTCB );
 8012d9e:	6878      	ldr	r0, [r7, #4]
 8012da0:	f000 ffd2 	bl	8013d48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012da4:	e019      	b.n	8012dda <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012dac:	2b01      	cmp	r3, #1
 8012dae:	d103      	bne.n	8012db8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8012db0:	6878      	ldr	r0, [r7, #4]
 8012db2:	f000 ffc9 	bl	8013d48 <vPortFree>
	}
 8012db6:	e010      	b.n	8012dda <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012dbe:	2b02      	cmp	r3, #2
 8012dc0:	d00b      	beq.n	8012dda <prvDeleteTCB+0x62>
	__asm volatile
 8012dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012dc6:	f383 8811 	msr	BASEPRI, r3
 8012dca:	f3bf 8f6f 	isb	sy
 8012dce:	f3bf 8f4f 	dsb	sy
 8012dd2:	60fb      	str	r3, [r7, #12]
}
 8012dd4:	bf00      	nop
 8012dd6:	bf00      	nop
 8012dd8:	e7fd      	b.n	8012dd6 <prvDeleteTCB+0x5e>
	}
 8012dda:	bf00      	nop
 8012ddc:	3710      	adds	r7, #16
 8012dde:	46bd      	mov	sp, r7
 8012de0:	bd80      	pop	{r7, pc}
	...

08012de4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012de4:	b480      	push	{r7}
 8012de6:	b083      	sub	sp, #12
 8012de8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012dea:	4b0c      	ldr	r3, [pc, #48]	@ (8012e1c <prvResetNextTaskUnblockTime+0x38>)
 8012dec:	681b      	ldr	r3, [r3, #0]
 8012dee:	681b      	ldr	r3, [r3, #0]
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d104      	bne.n	8012dfe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012df4:	4b0a      	ldr	r3, [pc, #40]	@ (8012e20 <prvResetNextTaskUnblockTime+0x3c>)
 8012df6:	f04f 32ff 	mov.w	r2, #4294967295
 8012dfa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012dfc:	e008      	b.n	8012e10 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012dfe:	4b07      	ldr	r3, [pc, #28]	@ (8012e1c <prvResetNextTaskUnblockTime+0x38>)
 8012e00:	681b      	ldr	r3, [r3, #0]
 8012e02:	68db      	ldr	r3, [r3, #12]
 8012e04:	68db      	ldr	r3, [r3, #12]
 8012e06:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	685b      	ldr	r3, [r3, #4]
 8012e0c:	4a04      	ldr	r2, [pc, #16]	@ (8012e20 <prvResetNextTaskUnblockTime+0x3c>)
 8012e0e:	6013      	str	r3, [r2, #0]
}
 8012e10:	bf00      	nop
 8012e12:	370c      	adds	r7, #12
 8012e14:	46bd      	mov	sp, r7
 8012e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e1a:	4770      	bx	lr
 8012e1c:	20002f5c 	.word	0x20002f5c
 8012e20:	20002fc4 	.word	0x20002fc4

08012e24 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012e24:	b480      	push	{r7}
 8012e26:	b083      	sub	sp, #12
 8012e28:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8012e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8012e58 <xTaskGetSchedulerState+0x34>)
 8012e2c:	681b      	ldr	r3, [r3, #0]
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d102      	bne.n	8012e38 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012e32:	2301      	movs	r3, #1
 8012e34:	607b      	str	r3, [r7, #4]
 8012e36:	e008      	b.n	8012e4a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012e38:	4b08      	ldr	r3, [pc, #32]	@ (8012e5c <xTaskGetSchedulerState+0x38>)
 8012e3a:	681b      	ldr	r3, [r3, #0]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d102      	bne.n	8012e46 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012e40:	2302      	movs	r3, #2
 8012e42:	607b      	str	r3, [r7, #4]
 8012e44:	e001      	b.n	8012e4a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012e46:	2300      	movs	r3, #0
 8012e48:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8012e4a:	687b      	ldr	r3, [r7, #4]
	}
 8012e4c:	4618      	mov	r0, r3
 8012e4e:	370c      	adds	r7, #12
 8012e50:	46bd      	mov	sp, r7
 8012e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e56:	4770      	bx	lr
 8012e58:	20002fb0 	.word	0x20002fb0
 8012e5c:	20002fcc 	.word	0x20002fcc

08012e60 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012e60:	b580      	push	{r7, lr}
 8012e62:	b086      	sub	sp, #24
 8012e64:	af00      	add	r7, sp, #0
 8012e66:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012e6c:	2300      	movs	r3, #0
 8012e6e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d058      	beq.n	8012f28 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012e76:	4b2f      	ldr	r3, [pc, #188]	@ (8012f34 <xTaskPriorityDisinherit+0xd4>)
 8012e78:	681b      	ldr	r3, [r3, #0]
 8012e7a:	693a      	ldr	r2, [r7, #16]
 8012e7c:	429a      	cmp	r2, r3
 8012e7e:	d00b      	beq.n	8012e98 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8012e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e84:	f383 8811 	msr	BASEPRI, r3
 8012e88:	f3bf 8f6f 	isb	sy
 8012e8c:	f3bf 8f4f 	dsb	sy
 8012e90:	60fb      	str	r3, [r7, #12]
}
 8012e92:	bf00      	nop
 8012e94:	bf00      	nop
 8012e96:	e7fd      	b.n	8012e94 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8012e98:	693b      	ldr	r3, [r7, #16]
 8012e9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012e9c:	2b00      	cmp	r3, #0
 8012e9e:	d10b      	bne.n	8012eb8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8012ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ea4:	f383 8811 	msr	BASEPRI, r3
 8012ea8:	f3bf 8f6f 	isb	sy
 8012eac:	f3bf 8f4f 	dsb	sy
 8012eb0:	60bb      	str	r3, [r7, #8]
}
 8012eb2:	bf00      	nop
 8012eb4:	bf00      	nop
 8012eb6:	e7fd      	b.n	8012eb4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8012eb8:	693b      	ldr	r3, [r7, #16]
 8012eba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012ebc:	1e5a      	subs	r2, r3, #1
 8012ebe:	693b      	ldr	r3, [r7, #16]
 8012ec0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012ec2:	693b      	ldr	r3, [r7, #16]
 8012ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ec6:	693b      	ldr	r3, [r7, #16]
 8012ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012eca:	429a      	cmp	r2, r3
 8012ecc:	d02c      	beq.n	8012f28 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8012ece:	693b      	ldr	r3, [r7, #16]
 8012ed0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d128      	bne.n	8012f28 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012ed6:	693b      	ldr	r3, [r7, #16]
 8012ed8:	3304      	adds	r3, #4
 8012eda:	4618      	mov	r0, r3
 8012edc:	f7fe fb16 	bl	801150c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012ee0:	693b      	ldr	r3, [r7, #16]
 8012ee2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012ee4:	693b      	ldr	r3, [r7, #16]
 8012ee6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012ee8:	693b      	ldr	r3, [r7, #16]
 8012eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012eec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012ef0:	693b      	ldr	r3, [r7, #16]
 8012ef2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012ef4:	693b      	ldr	r3, [r7, #16]
 8012ef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8012f38 <xTaskPriorityDisinherit+0xd8>)
 8012efa:	681b      	ldr	r3, [r3, #0]
 8012efc:	429a      	cmp	r2, r3
 8012efe:	d903      	bls.n	8012f08 <xTaskPriorityDisinherit+0xa8>
 8012f00:	693b      	ldr	r3, [r7, #16]
 8012f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f04:	4a0c      	ldr	r2, [pc, #48]	@ (8012f38 <xTaskPriorityDisinherit+0xd8>)
 8012f06:	6013      	str	r3, [r2, #0]
 8012f08:	693b      	ldr	r3, [r7, #16]
 8012f0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f0c:	4613      	mov	r3, r2
 8012f0e:	009b      	lsls	r3, r3, #2
 8012f10:	4413      	add	r3, r2
 8012f12:	009b      	lsls	r3, r3, #2
 8012f14:	4a09      	ldr	r2, [pc, #36]	@ (8012f3c <xTaskPriorityDisinherit+0xdc>)
 8012f16:	441a      	add	r2, r3
 8012f18:	693b      	ldr	r3, [r7, #16]
 8012f1a:	3304      	adds	r3, #4
 8012f1c:	4619      	mov	r1, r3
 8012f1e:	4610      	mov	r0, r2
 8012f20:	f7fe fa97 	bl	8011452 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012f24:	2301      	movs	r3, #1
 8012f26:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012f28:	697b      	ldr	r3, [r7, #20]
	}
 8012f2a:	4618      	mov	r0, r3
 8012f2c:	3718      	adds	r7, #24
 8012f2e:	46bd      	mov	sp, r7
 8012f30:	bd80      	pop	{r7, pc}
 8012f32:	bf00      	nop
 8012f34:	20002ad0 	.word	0x20002ad0
 8012f38:	20002fac 	.word	0x20002fac
 8012f3c:	20002ad4 	.word	0x20002ad4

08012f40 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8012f40:	b480      	push	{r7}
 8012f42:	b083      	sub	sp, #12
 8012f44:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8012f46:	4b09      	ldr	r3, [pc, #36]	@ (8012f6c <uxTaskResetEventItemValue+0x2c>)
 8012f48:	681b      	ldr	r3, [r3, #0]
 8012f4a:	699b      	ldr	r3, [r3, #24]
 8012f4c:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012f4e:	4b07      	ldr	r3, [pc, #28]	@ (8012f6c <uxTaskResetEventItemValue+0x2c>)
 8012f50:	681b      	ldr	r3, [r3, #0]
 8012f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f54:	4b05      	ldr	r3, [pc, #20]	@ (8012f6c <uxTaskResetEventItemValue+0x2c>)
 8012f56:	681b      	ldr	r3, [r3, #0]
 8012f58:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8012f5c:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8012f5e:	687b      	ldr	r3, [r7, #4]
}
 8012f60:	4618      	mov	r0, r3
 8012f62:	370c      	adds	r7, #12
 8012f64:	46bd      	mov	sp, r7
 8012f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f6a:	4770      	bx	lr
 8012f6c:	20002ad0 	.word	0x20002ad0

08012f70 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012f70:	b580      	push	{r7, lr}
 8012f72:	b084      	sub	sp, #16
 8012f74:	af00      	add	r7, sp, #0
 8012f76:	6078      	str	r0, [r7, #4]
 8012f78:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8012f7a:	4b21      	ldr	r3, [pc, #132]	@ (8013000 <prvAddCurrentTaskToDelayedList+0x90>)
 8012f7c:	681b      	ldr	r3, [r3, #0]
 8012f7e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012f80:	4b20      	ldr	r3, [pc, #128]	@ (8013004 <prvAddCurrentTaskToDelayedList+0x94>)
 8012f82:	681b      	ldr	r3, [r3, #0]
 8012f84:	3304      	adds	r3, #4
 8012f86:	4618      	mov	r0, r3
 8012f88:	f7fe fac0 	bl	801150c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f92:	d10a      	bne.n	8012faa <prvAddCurrentTaskToDelayedList+0x3a>
 8012f94:	683b      	ldr	r3, [r7, #0]
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d007      	beq.n	8012faa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8013004 <prvAddCurrentTaskToDelayedList+0x94>)
 8012f9c:	681b      	ldr	r3, [r3, #0]
 8012f9e:	3304      	adds	r3, #4
 8012fa0:	4619      	mov	r1, r3
 8012fa2:	4819      	ldr	r0, [pc, #100]	@ (8013008 <prvAddCurrentTaskToDelayedList+0x98>)
 8012fa4:	f7fe fa55 	bl	8011452 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8012fa8:	e026      	b.n	8012ff8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8012faa:	68fa      	ldr	r2, [r7, #12]
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	4413      	add	r3, r2
 8012fb0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012fb2:	4b14      	ldr	r3, [pc, #80]	@ (8013004 <prvAddCurrentTaskToDelayedList+0x94>)
 8012fb4:	681b      	ldr	r3, [r3, #0]
 8012fb6:	68ba      	ldr	r2, [r7, #8]
 8012fb8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8012fba:	68ba      	ldr	r2, [r7, #8]
 8012fbc:	68fb      	ldr	r3, [r7, #12]
 8012fbe:	429a      	cmp	r2, r3
 8012fc0:	d209      	bcs.n	8012fd6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012fc2:	4b12      	ldr	r3, [pc, #72]	@ (801300c <prvAddCurrentTaskToDelayedList+0x9c>)
 8012fc4:	681a      	ldr	r2, [r3, #0]
 8012fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8013004 <prvAddCurrentTaskToDelayedList+0x94>)
 8012fc8:	681b      	ldr	r3, [r3, #0]
 8012fca:	3304      	adds	r3, #4
 8012fcc:	4619      	mov	r1, r3
 8012fce:	4610      	mov	r0, r2
 8012fd0:	f7fe fa63 	bl	801149a <vListInsert>
}
 8012fd4:	e010      	b.n	8012ff8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8013010 <prvAddCurrentTaskToDelayedList+0xa0>)
 8012fd8:	681a      	ldr	r2, [r3, #0]
 8012fda:	4b0a      	ldr	r3, [pc, #40]	@ (8013004 <prvAddCurrentTaskToDelayedList+0x94>)
 8012fdc:	681b      	ldr	r3, [r3, #0]
 8012fde:	3304      	adds	r3, #4
 8012fe0:	4619      	mov	r1, r3
 8012fe2:	4610      	mov	r0, r2
 8012fe4:	f7fe fa59 	bl	801149a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8013014 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012fea:	681b      	ldr	r3, [r3, #0]
 8012fec:	68ba      	ldr	r2, [r7, #8]
 8012fee:	429a      	cmp	r2, r3
 8012ff0:	d202      	bcs.n	8012ff8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8012ff2:	4a08      	ldr	r2, [pc, #32]	@ (8013014 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012ff4:	68bb      	ldr	r3, [r7, #8]
 8012ff6:	6013      	str	r3, [r2, #0]
}
 8012ff8:	bf00      	nop
 8012ffa:	3710      	adds	r7, #16
 8012ffc:	46bd      	mov	sp, r7
 8012ffe:	bd80      	pop	{r7, pc}
 8013000:	20002fa8 	.word	0x20002fa8
 8013004:	20002ad0 	.word	0x20002ad0
 8013008:	20002f90 	.word	0x20002f90
 801300c:	20002f60 	.word	0x20002f60
 8013010:	20002f5c 	.word	0x20002f5c
 8013014:	20002fc4 	.word	0x20002fc4

08013018 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013018:	b580      	push	{r7, lr}
 801301a:	b08a      	sub	sp, #40	@ 0x28
 801301c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801301e:	2300      	movs	r3, #0
 8013020:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8013022:	f000 fb13 	bl	801364c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8013026:	4b1d      	ldr	r3, [pc, #116]	@ (801309c <xTimerCreateTimerTask+0x84>)
 8013028:	681b      	ldr	r3, [r3, #0]
 801302a:	2b00      	cmp	r3, #0
 801302c:	d021      	beq.n	8013072 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801302e:	2300      	movs	r3, #0
 8013030:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8013032:	2300      	movs	r3, #0
 8013034:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8013036:	1d3a      	adds	r2, r7, #4
 8013038:	f107 0108 	add.w	r1, r7, #8
 801303c:	f107 030c 	add.w	r3, r7, #12
 8013040:	4618      	mov	r0, r3
 8013042:	f7fd ffc9 	bl	8010fd8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8013046:	6879      	ldr	r1, [r7, #4]
 8013048:	68bb      	ldr	r3, [r7, #8]
 801304a:	68fa      	ldr	r2, [r7, #12]
 801304c:	9202      	str	r2, [sp, #8]
 801304e:	9301      	str	r3, [sp, #4]
 8013050:	2302      	movs	r3, #2
 8013052:	9300      	str	r3, [sp, #0]
 8013054:	2300      	movs	r3, #0
 8013056:	460a      	mov	r2, r1
 8013058:	4911      	ldr	r1, [pc, #68]	@ (80130a0 <xTimerCreateTimerTask+0x88>)
 801305a:	4812      	ldr	r0, [pc, #72]	@ (80130a4 <xTimerCreateTimerTask+0x8c>)
 801305c:	f7fe ff7a 	bl	8011f54 <xTaskCreateStatic>
 8013060:	4603      	mov	r3, r0
 8013062:	4a11      	ldr	r2, [pc, #68]	@ (80130a8 <xTimerCreateTimerTask+0x90>)
 8013064:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8013066:	4b10      	ldr	r3, [pc, #64]	@ (80130a8 <xTimerCreateTimerTask+0x90>)
 8013068:	681b      	ldr	r3, [r3, #0]
 801306a:	2b00      	cmp	r3, #0
 801306c:	d001      	beq.n	8013072 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801306e:	2301      	movs	r3, #1
 8013070:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8013072:	697b      	ldr	r3, [r7, #20]
 8013074:	2b00      	cmp	r3, #0
 8013076:	d10b      	bne.n	8013090 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8013078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801307c:	f383 8811 	msr	BASEPRI, r3
 8013080:	f3bf 8f6f 	isb	sy
 8013084:	f3bf 8f4f 	dsb	sy
 8013088:	613b      	str	r3, [r7, #16]
}
 801308a:	bf00      	nop
 801308c:	bf00      	nop
 801308e:	e7fd      	b.n	801308c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8013090:	697b      	ldr	r3, [r7, #20]
}
 8013092:	4618      	mov	r0, r3
 8013094:	3718      	adds	r7, #24
 8013096:	46bd      	mov	sp, r7
 8013098:	bd80      	pop	{r7, pc}
 801309a:	bf00      	nop
 801309c:	20003000 	.word	0x20003000
 80130a0:	08016ae4 	.word	0x08016ae4
 80130a4:	080131e5 	.word	0x080131e5
 80130a8:	20003004 	.word	0x20003004

080130ac <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80130ac:	b580      	push	{r7, lr}
 80130ae:	b08a      	sub	sp, #40	@ 0x28
 80130b0:	af00      	add	r7, sp, #0
 80130b2:	60f8      	str	r0, [r7, #12]
 80130b4:	60b9      	str	r1, [r7, #8]
 80130b6:	607a      	str	r2, [r7, #4]
 80130b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80130ba:	2300      	movs	r3, #0
 80130bc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80130be:	68fb      	ldr	r3, [r7, #12]
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d10b      	bne.n	80130dc <xTimerGenericCommand+0x30>
	__asm volatile
 80130c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130c8:	f383 8811 	msr	BASEPRI, r3
 80130cc:	f3bf 8f6f 	isb	sy
 80130d0:	f3bf 8f4f 	dsb	sy
 80130d4:	623b      	str	r3, [r7, #32]
}
 80130d6:	bf00      	nop
 80130d8:	bf00      	nop
 80130da:	e7fd      	b.n	80130d8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80130dc:	4b19      	ldr	r3, [pc, #100]	@ (8013144 <xTimerGenericCommand+0x98>)
 80130de:	681b      	ldr	r3, [r3, #0]
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	d02a      	beq.n	801313a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80130e4:	68bb      	ldr	r3, [r7, #8]
 80130e6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80130e8:	687b      	ldr	r3, [r7, #4]
 80130ea:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80130ec:	68fb      	ldr	r3, [r7, #12]
 80130ee:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80130f0:	68bb      	ldr	r3, [r7, #8]
 80130f2:	2b05      	cmp	r3, #5
 80130f4:	dc18      	bgt.n	8013128 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80130f6:	f7ff fe95 	bl	8012e24 <xTaskGetSchedulerState>
 80130fa:	4603      	mov	r3, r0
 80130fc:	2b02      	cmp	r3, #2
 80130fe:	d109      	bne.n	8013114 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013100:	4b10      	ldr	r3, [pc, #64]	@ (8013144 <xTimerGenericCommand+0x98>)
 8013102:	6818      	ldr	r0, [r3, #0]
 8013104:	f107 0110 	add.w	r1, r7, #16
 8013108:	2300      	movs	r3, #0
 801310a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801310c:	f7fe fb32 	bl	8011774 <xQueueGenericSend>
 8013110:	6278      	str	r0, [r7, #36]	@ 0x24
 8013112:	e012      	b.n	801313a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8013114:	4b0b      	ldr	r3, [pc, #44]	@ (8013144 <xTimerGenericCommand+0x98>)
 8013116:	6818      	ldr	r0, [r3, #0]
 8013118:	f107 0110 	add.w	r1, r7, #16
 801311c:	2300      	movs	r3, #0
 801311e:	2200      	movs	r2, #0
 8013120:	f7fe fb28 	bl	8011774 <xQueueGenericSend>
 8013124:	6278      	str	r0, [r7, #36]	@ 0x24
 8013126:	e008      	b.n	801313a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8013128:	4b06      	ldr	r3, [pc, #24]	@ (8013144 <xTimerGenericCommand+0x98>)
 801312a:	6818      	ldr	r0, [r3, #0]
 801312c:	f107 0110 	add.w	r1, r7, #16
 8013130:	2300      	movs	r3, #0
 8013132:	683a      	ldr	r2, [r7, #0]
 8013134:	f7fe fc20 	bl	8011978 <xQueueGenericSendFromISR>
 8013138:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801313a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801313c:	4618      	mov	r0, r3
 801313e:	3728      	adds	r7, #40	@ 0x28
 8013140:	46bd      	mov	sp, r7
 8013142:	bd80      	pop	{r7, pc}
 8013144:	20003000 	.word	0x20003000

08013148 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8013148:	b580      	push	{r7, lr}
 801314a:	b088      	sub	sp, #32
 801314c:	af02      	add	r7, sp, #8
 801314e:	6078      	str	r0, [r7, #4]
 8013150:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013152:	4b23      	ldr	r3, [pc, #140]	@ (80131e0 <prvProcessExpiredTimer+0x98>)
 8013154:	681b      	ldr	r3, [r3, #0]
 8013156:	68db      	ldr	r3, [r3, #12]
 8013158:	68db      	ldr	r3, [r3, #12]
 801315a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801315c:	697b      	ldr	r3, [r7, #20]
 801315e:	3304      	adds	r3, #4
 8013160:	4618      	mov	r0, r3
 8013162:	f7fe f9d3 	bl	801150c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013166:	697b      	ldr	r3, [r7, #20]
 8013168:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801316c:	f003 0304 	and.w	r3, r3, #4
 8013170:	2b00      	cmp	r3, #0
 8013172:	d023      	beq.n	80131bc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013174:	697b      	ldr	r3, [r7, #20]
 8013176:	699a      	ldr	r2, [r3, #24]
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	18d1      	adds	r1, r2, r3
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	683a      	ldr	r2, [r7, #0]
 8013180:	6978      	ldr	r0, [r7, #20]
 8013182:	f000 f8d5 	bl	8013330 <prvInsertTimerInActiveList>
 8013186:	4603      	mov	r3, r0
 8013188:	2b00      	cmp	r3, #0
 801318a:	d020      	beq.n	80131ce <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801318c:	2300      	movs	r3, #0
 801318e:	9300      	str	r3, [sp, #0]
 8013190:	2300      	movs	r3, #0
 8013192:	687a      	ldr	r2, [r7, #4]
 8013194:	2100      	movs	r1, #0
 8013196:	6978      	ldr	r0, [r7, #20]
 8013198:	f7ff ff88 	bl	80130ac <xTimerGenericCommand>
 801319c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801319e:	693b      	ldr	r3, [r7, #16]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d114      	bne.n	80131ce <prvProcessExpiredTimer+0x86>
	__asm volatile
 80131a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131a8:	f383 8811 	msr	BASEPRI, r3
 80131ac:	f3bf 8f6f 	isb	sy
 80131b0:	f3bf 8f4f 	dsb	sy
 80131b4:	60fb      	str	r3, [r7, #12]
}
 80131b6:	bf00      	nop
 80131b8:	bf00      	nop
 80131ba:	e7fd      	b.n	80131b8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80131bc:	697b      	ldr	r3, [r7, #20]
 80131be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80131c2:	f023 0301 	bic.w	r3, r3, #1
 80131c6:	b2da      	uxtb	r2, r3
 80131c8:	697b      	ldr	r3, [r7, #20]
 80131ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80131ce:	697b      	ldr	r3, [r7, #20]
 80131d0:	6a1b      	ldr	r3, [r3, #32]
 80131d2:	6978      	ldr	r0, [r7, #20]
 80131d4:	4798      	blx	r3
}
 80131d6:	bf00      	nop
 80131d8:	3718      	adds	r7, #24
 80131da:	46bd      	mov	sp, r7
 80131dc:	bd80      	pop	{r7, pc}
 80131de:	bf00      	nop
 80131e0:	20002ff8 	.word	0x20002ff8

080131e4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80131e4:	b580      	push	{r7, lr}
 80131e6:	b084      	sub	sp, #16
 80131e8:	af00      	add	r7, sp, #0
 80131ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80131ec:	f107 0308 	add.w	r3, r7, #8
 80131f0:	4618      	mov	r0, r3
 80131f2:	f000 f859 	bl	80132a8 <prvGetNextExpireTime>
 80131f6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80131f8:	68bb      	ldr	r3, [r7, #8]
 80131fa:	4619      	mov	r1, r3
 80131fc:	68f8      	ldr	r0, [r7, #12]
 80131fe:	f000 f805 	bl	801320c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8013202:	f000 f8d7 	bl	80133b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013206:	bf00      	nop
 8013208:	e7f0      	b.n	80131ec <prvTimerTask+0x8>
	...

0801320c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801320c:	b580      	push	{r7, lr}
 801320e:	b084      	sub	sp, #16
 8013210:	af00      	add	r7, sp, #0
 8013212:	6078      	str	r0, [r7, #4]
 8013214:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013216:	f7ff f94b 	bl	80124b0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801321a:	f107 0308 	add.w	r3, r7, #8
 801321e:	4618      	mov	r0, r3
 8013220:	f000 f866 	bl	80132f0 <prvSampleTimeNow>
 8013224:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013226:	68bb      	ldr	r3, [r7, #8]
 8013228:	2b00      	cmp	r3, #0
 801322a:	d130      	bne.n	801328e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801322c:	683b      	ldr	r3, [r7, #0]
 801322e:	2b00      	cmp	r3, #0
 8013230:	d10a      	bne.n	8013248 <prvProcessTimerOrBlockTask+0x3c>
 8013232:	687a      	ldr	r2, [r7, #4]
 8013234:	68fb      	ldr	r3, [r7, #12]
 8013236:	429a      	cmp	r2, r3
 8013238:	d806      	bhi.n	8013248 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801323a:	f7ff f947 	bl	80124cc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801323e:	68f9      	ldr	r1, [r7, #12]
 8013240:	6878      	ldr	r0, [r7, #4]
 8013242:	f7ff ff81 	bl	8013148 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013246:	e024      	b.n	8013292 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8013248:	683b      	ldr	r3, [r7, #0]
 801324a:	2b00      	cmp	r3, #0
 801324c:	d008      	beq.n	8013260 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801324e:	4b13      	ldr	r3, [pc, #76]	@ (801329c <prvProcessTimerOrBlockTask+0x90>)
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	681b      	ldr	r3, [r3, #0]
 8013254:	2b00      	cmp	r3, #0
 8013256:	d101      	bne.n	801325c <prvProcessTimerOrBlockTask+0x50>
 8013258:	2301      	movs	r3, #1
 801325a:	e000      	b.n	801325e <prvProcessTimerOrBlockTask+0x52>
 801325c:	2300      	movs	r3, #0
 801325e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013260:	4b0f      	ldr	r3, [pc, #60]	@ (80132a0 <prvProcessTimerOrBlockTask+0x94>)
 8013262:	6818      	ldr	r0, [r3, #0]
 8013264:	687a      	ldr	r2, [r7, #4]
 8013266:	68fb      	ldr	r3, [r7, #12]
 8013268:	1ad3      	subs	r3, r2, r3
 801326a:	683a      	ldr	r2, [r7, #0]
 801326c:	4619      	mov	r1, r3
 801326e:	f7fe fe3d 	bl	8011eec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8013272:	f7ff f92b 	bl	80124cc <xTaskResumeAll>
 8013276:	4603      	mov	r3, r0
 8013278:	2b00      	cmp	r3, #0
 801327a:	d10a      	bne.n	8013292 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801327c:	4b09      	ldr	r3, [pc, #36]	@ (80132a4 <prvProcessTimerOrBlockTask+0x98>)
 801327e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013282:	601a      	str	r2, [r3, #0]
 8013284:	f3bf 8f4f 	dsb	sy
 8013288:	f3bf 8f6f 	isb	sy
}
 801328c:	e001      	b.n	8013292 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801328e:	f7ff f91d 	bl	80124cc <xTaskResumeAll>
}
 8013292:	bf00      	nop
 8013294:	3710      	adds	r7, #16
 8013296:	46bd      	mov	sp, r7
 8013298:	bd80      	pop	{r7, pc}
 801329a:	bf00      	nop
 801329c:	20002ffc 	.word	0x20002ffc
 80132a0:	20003000 	.word	0x20003000
 80132a4:	e000ed04 	.word	0xe000ed04

080132a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80132a8:	b480      	push	{r7}
 80132aa:	b085      	sub	sp, #20
 80132ac:	af00      	add	r7, sp, #0
 80132ae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80132b0:	4b0e      	ldr	r3, [pc, #56]	@ (80132ec <prvGetNextExpireTime+0x44>)
 80132b2:	681b      	ldr	r3, [r3, #0]
 80132b4:	681b      	ldr	r3, [r3, #0]
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	d101      	bne.n	80132be <prvGetNextExpireTime+0x16>
 80132ba:	2201      	movs	r2, #1
 80132bc:	e000      	b.n	80132c0 <prvGetNextExpireTime+0x18>
 80132be:	2200      	movs	r2, #0
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d105      	bne.n	80132d8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80132cc:	4b07      	ldr	r3, [pc, #28]	@ (80132ec <prvGetNextExpireTime+0x44>)
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	68db      	ldr	r3, [r3, #12]
 80132d2:	681b      	ldr	r3, [r3, #0]
 80132d4:	60fb      	str	r3, [r7, #12]
 80132d6:	e001      	b.n	80132dc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80132d8:	2300      	movs	r3, #0
 80132da:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80132dc:	68fb      	ldr	r3, [r7, #12]
}
 80132de:	4618      	mov	r0, r3
 80132e0:	3714      	adds	r7, #20
 80132e2:	46bd      	mov	sp, r7
 80132e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132e8:	4770      	bx	lr
 80132ea:	bf00      	nop
 80132ec:	20002ff8 	.word	0x20002ff8

080132f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80132f0:	b580      	push	{r7, lr}
 80132f2:	b084      	sub	sp, #16
 80132f4:	af00      	add	r7, sp, #0
 80132f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80132f8:	f7ff f986 	bl	8012608 <xTaskGetTickCount>
 80132fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80132fe:	4b0b      	ldr	r3, [pc, #44]	@ (801332c <prvSampleTimeNow+0x3c>)
 8013300:	681b      	ldr	r3, [r3, #0]
 8013302:	68fa      	ldr	r2, [r7, #12]
 8013304:	429a      	cmp	r2, r3
 8013306:	d205      	bcs.n	8013314 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013308:	f000 f93a 	bl	8013580 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	2201      	movs	r2, #1
 8013310:	601a      	str	r2, [r3, #0]
 8013312:	e002      	b.n	801331a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	2200      	movs	r2, #0
 8013318:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801331a:	4a04      	ldr	r2, [pc, #16]	@ (801332c <prvSampleTimeNow+0x3c>)
 801331c:	68fb      	ldr	r3, [r7, #12]
 801331e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8013320:	68fb      	ldr	r3, [r7, #12]
}
 8013322:	4618      	mov	r0, r3
 8013324:	3710      	adds	r7, #16
 8013326:	46bd      	mov	sp, r7
 8013328:	bd80      	pop	{r7, pc}
 801332a:	bf00      	nop
 801332c:	20003008 	.word	0x20003008

08013330 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8013330:	b580      	push	{r7, lr}
 8013332:	b086      	sub	sp, #24
 8013334:	af00      	add	r7, sp, #0
 8013336:	60f8      	str	r0, [r7, #12]
 8013338:	60b9      	str	r1, [r7, #8]
 801333a:	607a      	str	r2, [r7, #4]
 801333c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801333e:	2300      	movs	r3, #0
 8013340:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013342:	68fb      	ldr	r3, [r7, #12]
 8013344:	68ba      	ldr	r2, [r7, #8]
 8013346:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013348:	68fb      	ldr	r3, [r7, #12]
 801334a:	68fa      	ldr	r2, [r7, #12]
 801334c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801334e:	68ba      	ldr	r2, [r7, #8]
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	429a      	cmp	r2, r3
 8013354:	d812      	bhi.n	801337c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013356:	687a      	ldr	r2, [r7, #4]
 8013358:	683b      	ldr	r3, [r7, #0]
 801335a:	1ad2      	subs	r2, r2, r3
 801335c:	68fb      	ldr	r3, [r7, #12]
 801335e:	699b      	ldr	r3, [r3, #24]
 8013360:	429a      	cmp	r2, r3
 8013362:	d302      	bcc.n	801336a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013364:	2301      	movs	r3, #1
 8013366:	617b      	str	r3, [r7, #20]
 8013368:	e01b      	b.n	80133a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801336a:	4b10      	ldr	r3, [pc, #64]	@ (80133ac <prvInsertTimerInActiveList+0x7c>)
 801336c:	681a      	ldr	r2, [r3, #0]
 801336e:	68fb      	ldr	r3, [r7, #12]
 8013370:	3304      	adds	r3, #4
 8013372:	4619      	mov	r1, r3
 8013374:	4610      	mov	r0, r2
 8013376:	f7fe f890 	bl	801149a <vListInsert>
 801337a:	e012      	b.n	80133a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801337c:	687a      	ldr	r2, [r7, #4]
 801337e:	683b      	ldr	r3, [r7, #0]
 8013380:	429a      	cmp	r2, r3
 8013382:	d206      	bcs.n	8013392 <prvInsertTimerInActiveList+0x62>
 8013384:	68ba      	ldr	r2, [r7, #8]
 8013386:	683b      	ldr	r3, [r7, #0]
 8013388:	429a      	cmp	r2, r3
 801338a:	d302      	bcc.n	8013392 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 801338c:	2301      	movs	r3, #1
 801338e:	617b      	str	r3, [r7, #20]
 8013390:	e007      	b.n	80133a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013392:	4b07      	ldr	r3, [pc, #28]	@ (80133b0 <prvInsertTimerInActiveList+0x80>)
 8013394:	681a      	ldr	r2, [r3, #0]
 8013396:	68fb      	ldr	r3, [r7, #12]
 8013398:	3304      	adds	r3, #4
 801339a:	4619      	mov	r1, r3
 801339c:	4610      	mov	r0, r2
 801339e:	f7fe f87c 	bl	801149a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80133a2:	697b      	ldr	r3, [r7, #20]
}
 80133a4:	4618      	mov	r0, r3
 80133a6:	3718      	adds	r7, #24
 80133a8:	46bd      	mov	sp, r7
 80133aa:	bd80      	pop	{r7, pc}
 80133ac:	20002ffc 	.word	0x20002ffc
 80133b0:	20002ff8 	.word	0x20002ff8

080133b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80133b4:	b580      	push	{r7, lr}
 80133b6:	b08e      	sub	sp, #56	@ 0x38
 80133b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80133ba:	e0ce      	b.n	801355a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	2b00      	cmp	r3, #0
 80133c0:	da19      	bge.n	80133f6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80133c2:	1d3b      	adds	r3, r7, #4
 80133c4:	3304      	adds	r3, #4
 80133c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80133c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133ca:	2b00      	cmp	r3, #0
 80133cc:	d10b      	bne.n	80133e6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80133ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133d2:	f383 8811 	msr	BASEPRI, r3
 80133d6:	f3bf 8f6f 	isb	sy
 80133da:	f3bf 8f4f 	dsb	sy
 80133de:	61fb      	str	r3, [r7, #28]
}
 80133e0:	bf00      	nop
 80133e2:	bf00      	nop
 80133e4:	e7fd      	b.n	80133e2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80133e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133e8:	681b      	ldr	r3, [r3, #0]
 80133ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80133ec:	6850      	ldr	r0, [r2, #4]
 80133ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80133f0:	6892      	ldr	r2, [r2, #8]
 80133f2:	4611      	mov	r1, r2
 80133f4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	f2c0 80ae 	blt.w	801355a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80133fe:	68fb      	ldr	r3, [r7, #12]
 8013400:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013404:	695b      	ldr	r3, [r3, #20]
 8013406:	2b00      	cmp	r3, #0
 8013408:	d004      	beq.n	8013414 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801340a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801340c:	3304      	adds	r3, #4
 801340e:	4618      	mov	r0, r3
 8013410:	f7fe f87c 	bl	801150c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013414:	463b      	mov	r3, r7
 8013416:	4618      	mov	r0, r3
 8013418:	f7ff ff6a 	bl	80132f0 <prvSampleTimeNow>
 801341c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	2b09      	cmp	r3, #9
 8013422:	f200 8097 	bhi.w	8013554 <prvProcessReceivedCommands+0x1a0>
 8013426:	a201      	add	r2, pc, #4	@ (adr r2, 801342c <prvProcessReceivedCommands+0x78>)
 8013428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801342c:	08013455 	.word	0x08013455
 8013430:	08013455 	.word	0x08013455
 8013434:	08013455 	.word	0x08013455
 8013438:	080134cb 	.word	0x080134cb
 801343c:	080134df 	.word	0x080134df
 8013440:	0801352b 	.word	0x0801352b
 8013444:	08013455 	.word	0x08013455
 8013448:	08013455 	.word	0x08013455
 801344c:	080134cb 	.word	0x080134cb
 8013450:	080134df 	.word	0x080134df
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013456:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801345a:	f043 0301 	orr.w	r3, r3, #1
 801345e:	b2da      	uxtb	r2, r3
 8013460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013462:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013466:	68ba      	ldr	r2, [r7, #8]
 8013468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801346a:	699b      	ldr	r3, [r3, #24]
 801346c:	18d1      	adds	r1, r2, r3
 801346e:	68bb      	ldr	r3, [r7, #8]
 8013470:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013472:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013474:	f7ff ff5c 	bl	8013330 <prvInsertTimerInActiveList>
 8013478:	4603      	mov	r3, r0
 801347a:	2b00      	cmp	r3, #0
 801347c:	d06c      	beq.n	8013558 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801347e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013480:	6a1b      	ldr	r3, [r3, #32]
 8013482:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013484:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013488:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801348c:	f003 0304 	and.w	r3, r3, #4
 8013490:	2b00      	cmp	r3, #0
 8013492:	d061      	beq.n	8013558 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013494:	68ba      	ldr	r2, [r7, #8]
 8013496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013498:	699b      	ldr	r3, [r3, #24]
 801349a:	441a      	add	r2, r3
 801349c:	2300      	movs	r3, #0
 801349e:	9300      	str	r3, [sp, #0]
 80134a0:	2300      	movs	r3, #0
 80134a2:	2100      	movs	r1, #0
 80134a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80134a6:	f7ff fe01 	bl	80130ac <xTimerGenericCommand>
 80134aa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80134ac:	6a3b      	ldr	r3, [r7, #32]
 80134ae:	2b00      	cmp	r3, #0
 80134b0:	d152      	bne.n	8013558 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80134b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134b6:	f383 8811 	msr	BASEPRI, r3
 80134ba:	f3bf 8f6f 	isb	sy
 80134be:	f3bf 8f4f 	dsb	sy
 80134c2:	61bb      	str	r3, [r7, #24]
}
 80134c4:	bf00      	nop
 80134c6:	bf00      	nop
 80134c8:	e7fd      	b.n	80134c6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80134ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80134d0:	f023 0301 	bic.w	r3, r3, #1
 80134d4:	b2da      	uxtb	r2, r3
 80134d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80134dc:	e03d      	b.n	801355a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80134de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80134e4:	f043 0301 	orr.w	r3, r3, #1
 80134e8:	b2da      	uxtb	r2, r3
 80134ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80134f0:	68ba      	ldr	r2, [r7, #8]
 80134f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134f4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80134f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134f8:	699b      	ldr	r3, [r3, #24]
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d10b      	bne.n	8013516 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80134fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013502:	f383 8811 	msr	BASEPRI, r3
 8013506:	f3bf 8f6f 	isb	sy
 801350a:	f3bf 8f4f 	dsb	sy
 801350e:	617b      	str	r3, [r7, #20]
}
 8013510:	bf00      	nop
 8013512:	bf00      	nop
 8013514:	e7fd      	b.n	8013512 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013518:	699a      	ldr	r2, [r3, #24]
 801351a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801351c:	18d1      	adds	r1, r2, r3
 801351e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013522:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013524:	f7ff ff04 	bl	8013330 <prvInsertTimerInActiveList>
					break;
 8013528:	e017      	b.n	801355a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801352a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801352c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013530:	f003 0302 	and.w	r3, r3, #2
 8013534:	2b00      	cmp	r3, #0
 8013536:	d103      	bne.n	8013540 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8013538:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801353a:	f000 fc05 	bl	8013d48 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801353e:	e00c      	b.n	801355a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013542:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013546:	f023 0301 	bic.w	r3, r3, #1
 801354a:	b2da      	uxtb	r2, r3
 801354c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801354e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8013552:	e002      	b.n	801355a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8013554:	bf00      	nop
 8013556:	e000      	b.n	801355a <prvProcessReceivedCommands+0x1a6>
					break;
 8013558:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801355a:	4b08      	ldr	r3, [pc, #32]	@ (801357c <prvProcessReceivedCommands+0x1c8>)
 801355c:	681b      	ldr	r3, [r3, #0]
 801355e:	1d39      	adds	r1, r7, #4
 8013560:	2200      	movs	r2, #0
 8013562:	4618      	mov	r0, r3
 8013564:	f7fe faa6 	bl	8011ab4 <xQueueReceive>
 8013568:	4603      	mov	r3, r0
 801356a:	2b00      	cmp	r3, #0
 801356c:	f47f af26 	bne.w	80133bc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8013570:	bf00      	nop
 8013572:	bf00      	nop
 8013574:	3730      	adds	r7, #48	@ 0x30
 8013576:	46bd      	mov	sp, r7
 8013578:	bd80      	pop	{r7, pc}
 801357a:	bf00      	nop
 801357c:	20003000 	.word	0x20003000

08013580 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013580:	b580      	push	{r7, lr}
 8013582:	b088      	sub	sp, #32
 8013584:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013586:	e049      	b.n	801361c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013588:	4b2e      	ldr	r3, [pc, #184]	@ (8013644 <prvSwitchTimerLists+0xc4>)
 801358a:	681b      	ldr	r3, [r3, #0]
 801358c:	68db      	ldr	r3, [r3, #12]
 801358e:	681b      	ldr	r3, [r3, #0]
 8013590:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013592:	4b2c      	ldr	r3, [pc, #176]	@ (8013644 <prvSwitchTimerLists+0xc4>)
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	68db      	ldr	r3, [r3, #12]
 8013598:	68db      	ldr	r3, [r3, #12]
 801359a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	3304      	adds	r3, #4
 80135a0:	4618      	mov	r0, r3
 80135a2:	f7fd ffb3 	bl	801150c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	6a1b      	ldr	r3, [r3, #32]
 80135aa:	68f8      	ldr	r0, [r7, #12]
 80135ac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80135ae:	68fb      	ldr	r3, [r7, #12]
 80135b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80135b4:	f003 0304 	and.w	r3, r3, #4
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	d02f      	beq.n	801361c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	699b      	ldr	r3, [r3, #24]
 80135c0:	693a      	ldr	r2, [r7, #16]
 80135c2:	4413      	add	r3, r2
 80135c4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80135c6:	68ba      	ldr	r2, [r7, #8]
 80135c8:	693b      	ldr	r3, [r7, #16]
 80135ca:	429a      	cmp	r2, r3
 80135cc:	d90e      	bls.n	80135ec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80135ce:	68fb      	ldr	r3, [r7, #12]
 80135d0:	68ba      	ldr	r2, [r7, #8]
 80135d2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80135d4:	68fb      	ldr	r3, [r7, #12]
 80135d6:	68fa      	ldr	r2, [r7, #12]
 80135d8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80135da:	4b1a      	ldr	r3, [pc, #104]	@ (8013644 <prvSwitchTimerLists+0xc4>)
 80135dc:	681a      	ldr	r2, [r3, #0]
 80135de:	68fb      	ldr	r3, [r7, #12]
 80135e0:	3304      	adds	r3, #4
 80135e2:	4619      	mov	r1, r3
 80135e4:	4610      	mov	r0, r2
 80135e6:	f7fd ff58 	bl	801149a <vListInsert>
 80135ea:	e017      	b.n	801361c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80135ec:	2300      	movs	r3, #0
 80135ee:	9300      	str	r3, [sp, #0]
 80135f0:	2300      	movs	r3, #0
 80135f2:	693a      	ldr	r2, [r7, #16]
 80135f4:	2100      	movs	r1, #0
 80135f6:	68f8      	ldr	r0, [r7, #12]
 80135f8:	f7ff fd58 	bl	80130ac <xTimerGenericCommand>
 80135fc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	2b00      	cmp	r3, #0
 8013602:	d10b      	bne.n	801361c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8013604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013608:	f383 8811 	msr	BASEPRI, r3
 801360c:	f3bf 8f6f 	isb	sy
 8013610:	f3bf 8f4f 	dsb	sy
 8013614:	603b      	str	r3, [r7, #0]
}
 8013616:	bf00      	nop
 8013618:	bf00      	nop
 801361a:	e7fd      	b.n	8013618 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801361c:	4b09      	ldr	r3, [pc, #36]	@ (8013644 <prvSwitchTimerLists+0xc4>)
 801361e:	681b      	ldr	r3, [r3, #0]
 8013620:	681b      	ldr	r3, [r3, #0]
 8013622:	2b00      	cmp	r3, #0
 8013624:	d1b0      	bne.n	8013588 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8013626:	4b07      	ldr	r3, [pc, #28]	@ (8013644 <prvSwitchTimerLists+0xc4>)
 8013628:	681b      	ldr	r3, [r3, #0]
 801362a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801362c:	4b06      	ldr	r3, [pc, #24]	@ (8013648 <prvSwitchTimerLists+0xc8>)
 801362e:	681b      	ldr	r3, [r3, #0]
 8013630:	4a04      	ldr	r2, [pc, #16]	@ (8013644 <prvSwitchTimerLists+0xc4>)
 8013632:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8013634:	4a04      	ldr	r2, [pc, #16]	@ (8013648 <prvSwitchTimerLists+0xc8>)
 8013636:	697b      	ldr	r3, [r7, #20]
 8013638:	6013      	str	r3, [r2, #0]
}
 801363a:	bf00      	nop
 801363c:	3718      	adds	r7, #24
 801363e:	46bd      	mov	sp, r7
 8013640:	bd80      	pop	{r7, pc}
 8013642:	bf00      	nop
 8013644:	20002ff8 	.word	0x20002ff8
 8013648:	20002ffc 	.word	0x20002ffc

0801364c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801364c:	b580      	push	{r7, lr}
 801364e:	b082      	sub	sp, #8
 8013650:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013652:	f000 f989 	bl	8013968 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013656:	4b15      	ldr	r3, [pc, #84]	@ (80136ac <prvCheckForValidListAndQueue+0x60>)
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	2b00      	cmp	r3, #0
 801365c:	d120      	bne.n	80136a0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801365e:	4814      	ldr	r0, [pc, #80]	@ (80136b0 <prvCheckForValidListAndQueue+0x64>)
 8013660:	f7fd feca 	bl	80113f8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013664:	4813      	ldr	r0, [pc, #76]	@ (80136b4 <prvCheckForValidListAndQueue+0x68>)
 8013666:	f7fd fec7 	bl	80113f8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801366a:	4b13      	ldr	r3, [pc, #76]	@ (80136b8 <prvCheckForValidListAndQueue+0x6c>)
 801366c:	4a10      	ldr	r2, [pc, #64]	@ (80136b0 <prvCheckForValidListAndQueue+0x64>)
 801366e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013670:	4b12      	ldr	r3, [pc, #72]	@ (80136bc <prvCheckForValidListAndQueue+0x70>)
 8013672:	4a10      	ldr	r2, [pc, #64]	@ (80136b4 <prvCheckForValidListAndQueue+0x68>)
 8013674:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013676:	2300      	movs	r3, #0
 8013678:	9300      	str	r3, [sp, #0]
 801367a:	4b11      	ldr	r3, [pc, #68]	@ (80136c0 <prvCheckForValidListAndQueue+0x74>)
 801367c:	4a11      	ldr	r2, [pc, #68]	@ (80136c4 <prvCheckForValidListAndQueue+0x78>)
 801367e:	2110      	movs	r1, #16
 8013680:	200a      	movs	r0, #10
 8013682:	f7fd ffd7 	bl	8011634 <xQueueGenericCreateStatic>
 8013686:	4603      	mov	r3, r0
 8013688:	4a08      	ldr	r2, [pc, #32]	@ (80136ac <prvCheckForValidListAndQueue+0x60>)
 801368a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801368c:	4b07      	ldr	r3, [pc, #28]	@ (80136ac <prvCheckForValidListAndQueue+0x60>)
 801368e:	681b      	ldr	r3, [r3, #0]
 8013690:	2b00      	cmp	r3, #0
 8013692:	d005      	beq.n	80136a0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013694:	4b05      	ldr	r3, [pc, #20]	@ (80136ac <prvCheckForValidListAndQueue+0x60>)
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	490b      	ldr	r1, [pc, #44]	@ (80136c8 <prvCheckForValidListAndQueue+0x7c>)
 801369a:	4618      	mov	r0, r3
 801369c:	f7fe fbfc 	bl	8011e98 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80136a0:	f000 f994 	bl	80139cc <vPortExitCritical>
}
 80136a4:	bf00      	nop
 80136a6:	46bd      	mov	sp, r7
 80136a8:	bd80      	pop	{r7, pc}
 80136aa:	bf00      	nop
 80136ac:	20003000 	.word	0x20003000
 80136b0:	20002fd0 	.word	0x20002fd0
 80136b4:	20002fe4 	.word	0x20002fe4
 80136b8:	20002ff8 	.word	0x20002ff8
 80136bc:	20002ffc 	.word	0x20002ffc
 80136c0:	200030ac 	.word	0x200030ac
 80136c4:	2000300c 	.word	0x2000300c
 80136c8:	08016aec 	.word	0x08016aec

080136cc <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80136cc:	b580      	push	{r7, lr}
 80136ce:	b08a      	sub	sp, #40	@ 0x28
 80136d0:	af00      	add	r7, sp, #0
 80136d2:	60f8      	str	r0, [r7, #12]
 80136d4:	60b9      	str	r1, [r7, #8]
 80136d6:	607a      	str	r2, [r7, #4]
 80136d8:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 80136da:	f06f 0301 	mvn.w	r3, #1
 80136de:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80136e0:	68fb      	ldr	r3, [r7, #12]
 80136e2:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80136e4:	68bb      	ldr	r3, [r7, #8]
 80136e6:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80136ec:	4b06      	ldr	r3, [pc, #24]	@ (8013708 <xTimerPendFunctionCallFromISR+0x3c>)
 80136ee:	6818      	ldr	r0, [r3, #0]
 80136f0:	f107 0114 	add.w	r1, r7, #20
 80136f4:	2300      	movs	r3, #0
 80136f6:	683a      	ldr	r2, [r7, #0]
 80136f8:	f7fe f93e 	bl	8011978 <xQueueGenericSendFromISR>
 80136fc:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 80136fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8013700:	4618      	mov	r0, r3
 8013702:	3728      	adds	r7, #40	@ 0x28
 8013704:	46bd      	mov	sp, r7
 8013706:	bd80      	pop	{r7, pc}
 8013708:	20003000 	.word	0x20003000

0801370c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801370c:	b480      	push	{r7}
 801370e:	b085      	sub	sp, #20
 8013710:	af00      	add	r7, sp, #0
 8013712:	60f8      	str	r0, [r7, #12]
 8013714:	60b9      	str	r1, [r7, #8]
 8013716:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013718:	68fb      	ldr	r3, [r7, #12]
 801371a:	3b04      	subs	r3, #4
 801371c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801371e:	68fb      	ldr	r3, [r7, #12]
 8013720:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013724:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013726:	68fb      	ldr	r3, [r7, #12]
 8013728:	3b04      	subs	r3, #4
 801372a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801372c:	68bb      	ldr	r3, [r7, #8]
 801372e:	f023 0201 	bic.w	r2, r3, #1
 8013732:	68fb      	ldr	r3, [r7, #12]
 8013734:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013736:	68fb      	ldr	r3, [r7, #12]
 8013738:	3b04      	subs	r3, #4
 801373a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801373c:	4a0c      	ldr	r2, [pc, #48]	@ (8013770 <pxPortInitialiseStack+0x64>)
 801373e:	68fb      	ldr	r3, [r7, #12]
 8013740:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013742:	68fb      	ldr	r3, [r7, #12]
 8013744:	3b14      	subs	r3, #20
 8013746:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013748:	687a      	ldr	r2, [r7, #4]
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801374e:	68fb      	ldr	r3, [r7, #12]
 8013750:	3b04      	subs	r3, #4
 8013752:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013754:	68fb      	ldr	r3, [r7, #12]
 8013756:	f06f 0202 	mvn.w	r2, #2
 801375a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	3b20      	subs	r3, #32
 8013760:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013762:	68fb      	ldr	r3, [r7, #12]
}
 8013764:	4618      	mov	r0, r3
 8013766:	3714      	adds	r7, #20
 8013768:	46bd      	mov	sp, r7
 801376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801376e:	4770      	bx	lr
 8013770:	08013775 	.word	0x08013775

08013774 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013774:	b480      	push	{r7}
 8013776:	b085      	sub	sp, #20
 8013778:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801377a:	2300      	movs	r3, #0
 801377c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801377e:	4b13      	ldr	r3, [pc, #76]	@ (80137cc <prvTaskExitError+0x58>)
 8013780:	681b      	ldr	r3, [r3, #0]
 8013782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013786:	d00b      	beq.n	80137a0 <prvTaskExitError+0x2c>
	__asm volatile
 8013788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801378c:	f383 8811 	msr	BASEPRI, r3
 8013790:	f3bf 8f6f 	isb	sy
 8013794:	f3bf 8f4f 	dsb	sy
 8013798:	60fb      	str	r3, [r7, #12]
}
 801379a:	bf00      	nop
 801379c:	bf00      	nop
 801379e:	e7fd      	b.n	801379c <prvTaskExitError+0x28>
	__asm volatile
 80137a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137a4:	f383 8811 	msr	BASEPRI, r3
 80137a8:	f3bf 8f6f 	isb	sy
 80137ac:	f3bf 8f4f 	dsb	sy
 80137b0:	60bb      	str	r3, [r7, #8]
}
 80137b2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80137b4:	bf00      	nop
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d0fc      	beq.n	80137b6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80137bc:	bf00      	nop
 80137be:	bf00      	nop
 80137c0:	3714      	adds	r7, #20
 80137c2:	46bd      	mov	sp, r7
 80137c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137c8:	4770      	bx	lr
 80137ca:	bf00      	nop
 80137cc:	20000060 	.word	0x20000060

080137d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80137d0:	4b07      	ldr	r3, [pc, #28]	@ (80137f0 <pxCurrentTCBConst2>)
 80137d2:	6819      	ldr	r1, [r3, #0]
 80137d4:	6808      	ldr	r0, [r1, #0]
 80137d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137da:	f380 8809 	msr	PSP, r0
 80137de:	f3bf 8f6f 	isb	sy
 80137e2:	f04f 0000 	mov.w	r0, #0
 80137e6:	f380 8811 	msr	BASEPRI, r0
 80137ea:	4770      	bx	lr
 80137ec:	f3af 8000 	nop.w

080137f0 <pxCurrentTCBConst2>:
 80137f0:	20002ad0 	.word	0x20002ad0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80137f4:	bf00      	nop
 80137f6:	bf00      	nop

080137f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80137f8:	4808      	ldr	r0, [pc, #32]	@ (801381c <prvPortStartFirstTask+0x24>)
 80137fa:	6800      	ldr	r0, [r0, #0]
 80137fc:	6800      	ldr	r0, [r0, #0]
 80137fe:	f380 8808 	msr	MSP, r0
 8013802:	f04f 0000 	mov.w	r0, #0
 8013806:	f380 8814 	msr	CONTROL, r0
 801380a:	b662      	cpsie	i
 801380c:	b661      	cpsie	f
 801380e:	f3bf 8f4f 	dsb	sy
 8013812:	f3bf 8f6f 	isb	sy
 8013816:	df00      	svc	0
 8013818:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801381a:	bf00      	nop
 801381c:	e000ed08 	.word	0xe000ed08

08013820 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013820:	b580      	push	{r7, lr}
 8013822:	b086      	sub	sp, #24
 8013824:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013826:	4b47      	ldr	r3, [pc, #284]	@ (8013944 <xPortStartScheduler+0x124>)
 8013828:	681b      	ldr	r3, [r3, #0]
 801382a:	4a47      	ldr	r2, [pc, #284]	@ (8013948 <xPortStartScheduler+0x128>)
 801382c:	4293      	cmp	r3, r2
 801382e:	d10b      	bne.n	8013848 <xPortStartScheduler+0x28>
	__asm volatile
 8013830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013834:	f383 8811 	msr	BASEPRI, r3
 8013838:	f3bf 8f6f 	isb	sy
 801383c:	f3bf 8f4f 	dsb	sy
 8013840:	60fb      	str	r3, [r7, #12]
}
 8013842:	bf00      	nop
 8013844:	bf00      	nop
 8013846:	e7fd      	b.n	8013844 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013848:	4b3e      	ldr	r3, [pc, #248]	@ (8013944 <xPortStartScheduler+0x124>)
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	4a3f      	ldr	r2, [pc, #252]	@ (801394c <xPortStartScheduler+0x12c>)
 801384e:	4293      	cmp	r3, r2
 8013850:	d10b      	bne.n	801386a <xPortStartScheduler+0x4a>
	__asm volatile
 8013852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013856:	f383 8811 	msr	BASEPRI, r3
 801385a:	f3bf 8f6f 	isb	sy
 801385e:	f3bf 8f4f 	dsb	sy
 8013862:	613b      	str	r3, [r7, #16]
}
 8013864:	bf00      	nop
 8013866:	bf00      	nop
 8013868:	e7fd      	b.n	8013866 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801386a:	4b39      	ldr	r3, [pc, #228]	@ (8013950 <xPortStartScheduler+0x130>)
 801386c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801386e:	697b      	ldr	r3, [r7, #20]
 8013870:	781b      	ldrb	r3, [r3, #0]
 8013872:	b2db      	uxtb	r3, r3
 8013874:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013876:	697b      	ldr	r3, [r7, #20]
 8013878:	22ff      	movs	r2, #255	@ 0xff
 801387a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801387c:	697b      	ldr	r3, [r7, #20]
 801387e:	781b      	ldrb	r3, [r3, #0]
 8013880:	b2db      	uxtb	r3, r3
 8013882:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013884:	78fb      	ldrb	r3, [r7, #3]
 8013886:	b2db      	uxtb	r3, r3
 8013888:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801388c:	b2da      	uxtb	r2, r3
 801388e:	4b31      	ldr	r3, [pc, #196]	@ (8013954 <xPortStartScheduler+0x134>)
 8013890:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013892:	4b31      	ldr	r3, [pc, #196]	@ (8013958 <xPortStartScheduler+0x138>)
 8013894:	2207      	movs	r2, #7
 8013896:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013898:	e009      	b.n	80138ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801389a:	4b2f      	ldr	r3, [pc, #188]	@ (8013958 <xPortStartScheduler+0x138>)
 801389c:	681b      	ldr	r3, [r3, #0]
 801389e:	3b01      	subs	r3, #1
 80138a0:	4a2d      	ldr	r2, [pc, #180]	@ (8013958 <xPortStartScheduler+0x138>)
 80138a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80138a4:	78fb      	ldrb	r3, [r7, #3]
 80138a6:	b2db      	uxtb	r3, r3
 80138a8:	005b      	lsls	r3, r3, #1
 80138aa:	b2db      	uxtb	r3, r3
 80138ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80138ae:	78fb      	ldrb	r3, [r7, #3]
 80138b0:	b2db      	uxtb	r3, r3
 80138b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80138b6:	2b80      	cmp	r3, #128	@ 0x80
 80138b8:	d0ef      	beq.n	801389a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80138ba:	4b27      	ldr	r3, [pc, #156]	@ (8013958 <xPortStartScheduler+0x138>)
 80138bc:	681b      	ldr	r3, [r3, #0]
 80138be:	f1c3 0307 	rsb	r3, r3, #7
 80138c2:	2b04      	cmp	r3, #4
 80138c4:	d00b      	beq.n	80138de <xPortStartScheduler+0xbe>
	__asm volatile
 80138c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138ca:	f383 8811 	msr	BASEPRI, r3
 80138ce:	f3bf 8f6f 	isb	sy
 80138d2:	f3bf 8f4f 	dsb	sy
 80138d6:	60bb      	str	r3, [r7, #8]
}
 80138d8:	bf00      	nop
 80138da:	bf00      	nop
 80138dc:	e7fd      	b.n	80138da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80138de:	4b1e      	ldr	r3, [pc, #120]	@ (8013958 <xPortStartScheduler+0x138>)
 80138e0:	681b      	ldr	r3, [r3, #0]
 80138e2:	021b      	lsls	r3, r3, #8
 80138e4:	4a1c      	ldr	r2, [pc, #112]	@ (8013958 <xPortStartScheduler+0x138>)
 80138e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80138e8:	4b1b      	ldr	r3, [pc, #108]	@ (8013958 <xPortStartScheduler+0x138>)
 80138ea:	681b      	ldr	r3, [r3, #0]
 80138ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80138f0:	4a19      	ldr	r2, [pc, #100]	@ (8013958 <xPortStartScheduler+0x138>)
 80138f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	b2da      	uxtb	r2, r3
 80138f8:	697b      	ldr	r3, [r7, #20]
 80138fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80138fc:	4b17      	ldr	r3, [pc, #92]	@ (801395c <xPortStartScheduler+0x13c>)
 80138fe:	681b      	ldr	r3, [r3, #0]
 8013900:	4a16      	ldr	r2, [pc, #88]	@ (801395c <xPortStartScheduler+0x13c>)
 8013902:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013906:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013908:	4b14      	ldr	r3, [pc, #80]	@ (801395c <xPortStartScheduler+0x13c>)
 801390a:	681b      	ldr	r3, [r3, #0]
 801390c:	4a13      	ldr	r2, [pc, #76]	@ (801395c <xPortStartScheduler+0x13c>)
 801390e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013912:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013914:	f000 f8da 	bl	8013acc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013918:	4b11      	ldr	r3, [pc, #68]	@ (8013960 <xPortStartScheduler+0x140>)
 801391a:	2200      	movs	r2, #0
 801391c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801391e:	f000 f8f9 	bl	8013b14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013922:	4b10      	ldr	r3, [pc, #64]	@ (8013964 <xPortStartScheduler+0x144>)
 8013924:	681b      	ldr	r3, [r3, #0]
 8013926:	4a0f      	ldr	r2, [pc, #60]	@ (8013964 <xPortStartScheduler+0x144>)
 8013928:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801392c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801392e:	f7ff ff63 	bl	80137f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013932:	f7fe ff33 	bl	801279c <vTaskSwitchContext>
	prvTaskExitError();
 8013936:	f7ff ff1d 	bl	8013774 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801393a:	2300      	movs	r3, #0
}
 801393c:	4618      	mov	r0, r3
 801393e:	3718      	adds	r7, #24
 8013940:	46bd      	mov	sp, r7
 8013942:	bd80      	pop	{r7, pc}
 8013944:	e000ed00 	.word	0xe000ed00
 8013948:	410fc271 	.word	0x410fc271
 801394c:	410fc270 	.word	0x410fc270
 8013950:	e000e400 	.word	0xe000e400
 8013954:	200030fc 	.word	0x200030fc
 8013958:	20003100 	.word	0x20003100
 801395c:	e000ed20 	.word	0xe000ed20
 8013960:	20000060 	.word	0x20000060
 8013964:	e000ef34 	.word	0xe000ef34

08013968 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013968:	b480      	push	{r7}
 801396a:	b083      	sub	sp, #12
 801396c:	af00      	add	r7, sp, #0
	__asm volatile
 801396e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013972:	f383 8811 	msr	BASEPRI, r3
 8013976:	f3bf 8f6f 	isb	sy
 801397a:	f3bf 8f4f 	dsb	sy
 801397e:	607b      	str	r3, [r7, #4]
}
 8013980:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013982:	4b10      	ldr	r3, [pc, #64]	@ (80139c4 <vPortEnterCritical+0x5c>)
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	3301      	adds	r3, #1
 8013988:	4a0e      	ldr	r2, [pc, #56]	@ (80139c4 <vPortEnterCritical+0x5c>)
 801398a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801398c:	4b0d      	ldr	r3, [pc, #52]	@ (80139c4 <vPortEnterCritical+0x5c>)
 801398e:	681b      	ldr	r3, [r3, #0]
 8013990:	2b01      	cmp	r3, #1
 8013992:	d110      	bne.n	80139b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013994:	4b0c      	ldr	r3, [pc, #48]	@ (80139c8 <vPortEnterCritical+0x60>)
 8013996:	681b      	ldr	r3, [r3, #0]
 8013998:	b2db      	uxtb	r3, r3
 801399a:	2b00      	cmp	r3, #0
 801399c:	d00b      	beq.n	80139b6 <vPortEnterCritical+0x4e>
	__asm volatile
 801399e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139a2:	f383 8811 	msr	BASEPRI, r3
 80139a6:	f3bf 8f6f 	isb	sy
 80139aa:	f3bf 8f4f 	dsb	sy
 80139ae:	603b      	str	r3, [r7, #0]
}
 80139b0:	bf00      	nop
 80139b2:	bf00      	nop
 80139b4:	e7fd      	b.n	80139b2 <vPortEnterCritical+0x4a>
	}
}
 80139b6:	bf00      	nop
 80139b8:	370c      	adds	r7, #12
 80139ba:	46bd      	mov	sp, r7
 80139bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139c0:	4770      	bx	lr
 80139c2:	bf00      	nop
 80139c4:	20000060 	.word	0x20000060
 80139c8:	e000ed04 	.word	0xe000ed04

080139cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80139cc:	b480      	push	{r7}
 80139ce:	b083      	sub	sp, #12
 80139d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80139d2:	4b12      	ldr	r3, [pc, #72]	@ (8013a1c <vPortExitCritical+0x50>)
 80139d4:	681b      	ldr	r3, [r3, #0]
 80139d6:	2b00      	cmp	r3, #0
 80139d8:	d10b      	bne.n	80139f2 <vPortExitCritical+0x26>
	__asm volatile
 80139da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139de:	f383 8811 	msr	BASEPRI, r3
 80139e2:	f3bf 8f6f 	isb	sy
 80139e6:	f3bf 8f4f 	dsb	sy
 80139ea:	607b      	str	r3, [r7, #4]
}
 80139ec:	bf00      	nop
 80139ee:	bf00      	nop
 80139f0:	e7fd      	b.n	80139ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80139f2:	4b0a      	ldr	r3, [pc, #40]	@ (8013a1c <vPortExitCritical+0x50>)
 80139f4:	681b      	ldr	r3, [r3, #0]
 80139f6:	3b01      	subs	r3, #1
 80139f8:	4a08      	ldr	r2, [pc, #32]	@ (8013a1c <vPortExitCritical+0x50>)
 80139fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80139fc:	4b07      	ldr	r3, [pc, #28]	@ (8013a1c <vPortExitCritical+0x50>)
 80139fe:	681b      	ldr	r3, [r3, #0]
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	d105      	bne.n	8013a10 <vPortExitCritical+0x44>
 8013a04:	2300      	movs	r3, #0
 8013a06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013a08:	683b      	ldr	r3, [r7, #0]
 8013a0a:	f383 8811 	msr	BASEPRI, r3
}
 8013a0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013a10:	bf00      	nop
 8013a12:	370c      	adds	r7, #12
 8013a14:	46bd      	mov	sp, r7
 8013a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a1a:	4770      	bx	lr
 8013a1c:	20000060 	.word	0x20000060

08013a20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013a20:	f3ef 8009 	mrs	r0, PSP
 8013a24:	f3bf 8f6f 	isb	sy
 8013a28:	4b15      	ldr	r3, [pc, #84]	@ (8013a80 <pxCurrentTCBConst>)
 8013a2a:	681a      	ldr	r2, [r3, #0]
 8013a2c:	f01e 0f10 	tst.w	lr, #16
 8013a30:	bf08      	it	eq
 8013a32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013a36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a3a:	6010      	str	r0, [r2, #0]
 8013a3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013a40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013a44:	f380 8811 	msr	BASEPRI, r0
 8013a48:	f3bf 8f4f 	dsb	sy
 8013a4c:	f3bf 8f6f 	isb	sy
 8013a50:	f7fe fea4 	bl	801279c <vTaskSwitchContext>
 8013a54:	f04f 0000 	mov.w	r0, #0
 8013a58:	f380 8811 	msr	BASEPRI, r0
 8013a5c:	bc09      	pop	{r0, r3}
 8013a5e:	6819      	ldr	r1, [r3, #0]
 8013a60:	6808      	ldr	r0, [r1, #0]
 8013a62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a66:	f01e 0f10 	tst.w	lr, #16
 8013a6a:	bf08      	it	eq
 8013a6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013a70:	f380 8809 	msr	PSP, r0
 8013a74:	f3bf 8f6f 	isb	sy
 8013a78:	4770      	bx	lr
 8013a7a:	bf00      	nop
 8013a7c:	f3af 8000 	nop.w

08013a80 <pxCurrentTCBConst>:
 8013a80:	20002ad0 	.word	0x20002ad0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013a84:	bf00      	nop
 8013a86:	bf00      	nop

08013a88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013a88:	b580      	push	{r7, lr}
 8013a8a:	b082      	sub	sp, #8
 8013a8c:	af00      	add	r7, sp, #0
	__asm volatile
 8013a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a92:	f383 8811 	msr	BASEPRI, r3
 8013a96:	f3bf 8f6f 	isb	sy
 8013a9a:	f3bf 8f4f 	dsb	sy
 8013a9e:	607b      	str	r3, [r7, #4]
}
 8013aa0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013aa2:	f7fe fdc1 	bl	8012628 <xTaskIncrementTick>
 8013aa6:	4603      	mov	r3, r0
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d003      	beq.n	8013ab4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013aac:	4b06      	ldr	r3, [pc, #24]	@ (8013ac8 <xPortSysTickHandler+0x40>)
 8013aae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013ab2:	601a      	str	r2, [r3, #0]
 8013ab4:	2300      	movs	r3, #0
 8013ab6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013ab8:	683b      	ldr	r3, [r7, #0]
 8013aba:	f383 8811 	msr	BASEPRI, r3
}
 8013abe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013ac0:	bf00      	nop
 8013ac2:	3708      	adds	r7, #8
 8013ac4:	46bd      	mov	sp, r7
 8013ac6:	bd80      	pop	{r7, pc}
 8013ac8:	e000ed04 	.word	0xe000ed04

08013acc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013acc:	b480      	push	{r7}
 8013ace:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8013b00 <vPortSetupTimerInterrupt+0x34>)
 8013ad2:	2200      	movs	r2, #0
 8013ad4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8013b04 <vPortSetupTimerInterrupt+0x38>)
 8013ad8:	2200      	movs	r2, #0
 8013ada:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013adc:	4b0a      	ldr	r3, [pc, #40]	@ (8013b08 <vPortSetupTimerInterrupt+0x3c>)
 8013ade:	681b      	ldr	r3, [r3, #0]
 8013ae0:	4a0a      	ldr	r2, [pc, #40]	@ (8013b0c <vPortSetupTimerInterrupt+0x40>)
 8013ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8013ae6:	099b      	lsrs	r3, r3, #6
 8013ae8:	4a09      	ldr	r2, [pc, #36]	@ (8013b10 <vPortSetupTimerInterrupt+0x44>)
 8013aea:	3b01      	subs	r3, #1
 8013aec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013aee:	4b04      	ldr	r3, [pc, #16]	@ (8013b00 <vPortSetupTimerInterrupt+0x34>)
 8013af0:	2207      	movs	r2, #7
 8013af2:	601a      	str	r2, [r3, #0]
}
 8013af4:	bf00      	nop
 8013af6:	46bd      	mov	sp, r7
 8013af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013afc:	4770      	bx	lr
 8013afe:	bf00      	nop
 8013b00:	e000e010 	.word	0xe000e010
 8013b04:	e000e018 	.word	0xe000e018
 8013b08:	20000054 	.word	0x20000054
 8013b0c:	10624dd3 	.word	0x10624dd3
 8013b10:	e000e014 	.word	0xe000e014

08013b14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013b14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013b24 <vPortEnableVFP+0x10>
 8013b18:	6801      	ldr	r1, [r0, #0]
 8013b1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013b1e:	6001      	str	r1, [r0, #0]
 8013b20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013b22:	bf00      	nop
 8013b24:	e000ed88 	.word	0xe000ed88

08013b28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013b28:	b480      	push	{r7}
 8013b2a:	b085      	sub	sp, #20
 8013b2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013b2e:	f3ef 8305 	mrs	r3, IPSR
 8013b32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013b34:	68fb      	ldr	r3, [r7, #12]
 8013b36:	2b0f      	cmp	r3, #15
 8013b38:	d915      	bls.n	8013b66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013b3a:	4a18      	ldr	r2, [pc, #96]	@ (8013b9c <vPortValidateInterruptPriority+0x74>)
 8013b3c:	68fb      	ldr	r3, [r7, #12]
 8013b3e:	4413      	add	r3, r2
 8013b40:	781b      	ldrb	r3, [r3, #0]
 8013b42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013b44:	4b16      	ldr	r3, [pc, #88]	@ (8013ba0 <vPortValidateInterruptPriority+0x78>)
 8013b46:	781b      	ldrb	r3, [r3, #0]
 8013b48:	7afa      	ldrb	r2, [r7, #11]
 8013b4a:	429a      	cmp	r2, r3
 8013b4c:	d20b      	bcs.n	8013b66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8013b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b52:	f383 8811 	msr	BASEPRI, r3
 8013b56:	f3bf 8f6f 	isb	sy
 8013b5a:	f3bf 8f4f 	dsb	sy
 8013b5e:	607b      	str	r3, [r7, #4]
}
 8013b60:	bf00      	nop
 8013b62:	bf00      	nop
 8013b64:	e7fd      	b.n	8013b62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013b66:	4b0f      	ldr	r3, [pc, #60]	@ (8013ba4 <vPortValidateInterruptPriority+0x7c>)
 8013b68:	681b      	ldr	r3, [r3, #0]
 8013b6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8013ba8 <vPortValidateInterruptPriority+0x80>)
 8013b70:	681b      	ldr	r3, [r3, #0]
 8013b72:	429a      	cmp	r2, r3
 8013b74:	d90b      	bls.n	8013b8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b7a:	f383 8811 	msr	BASEPRI, r3
 8013b7e:	f3bf 8f6f 	isb	sy
 8013b82:	f3bf 8f4f 	dsb	sy
 8013b86:	603b      	str	r3, [r7, #0]
}
 8013b88:	bf00      	nop
 8013b8a:	bf00      	nop
 8013b8c:	e7fd      	b.n	8013b8a <vPortValidateInterruptPriority+0x62>
	}
 8013b8e:	bf00      	nop
 8013b90:	3714      	adds	r7, #20
 8013b92:	46bd      	mov	sp, r7
 8013b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b98:	4770      	bx	lr
 8013b9a:	bf00      	nop
 8013b9c:	e000e3f0 	.word	0xe000e3f0
 8013ba0:	200030fc 	.word	0x200030fc
 8013ba4:	e000ed0c 	.word	0xe000ed0c
 8013ba8:	20003100 	.word	0x20003100

08013bac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013bac:	b580      	push	{r7, lr}
 8013bae:	b08a      	sub	sp, #40	@ 0x28
 8013bb0:	af00      	add	r7, sp, #0
 8013bb2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013bb4:	2300      	movs	r3, #0
 8013bb6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013bb8:	f7fe fc7a 	bl	80124b0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013bbc:	4b5c      	ldr	r3, [pc, #368]	@ (8013d30 <pvPortMalloc+0x184>)
 8013bbe:	681b      	ldr	r3, [r3, #0]
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	d101      	bne.n	8013bc8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013bc4:	f000 f924 	bl	8013e10 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013bc8:	4b5a      	ldr	r3, [pc, #360]	@ (8013d34 <pvPortMalloc+0x188>)
 8013bca:	681a      	ldr	r2, [r3, #0]
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	4013      	ands	r3, r2
 8013bd0:	2b00      	cmp	r3, #0
 8013bd2:	f040 8095 	bne.w	8013d00 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d01e      	beq.n	8013c1a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8013bdc:	2208      	movs	r2, #8
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	4413      	add	r3, r2
 8013be2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013be4:	687b      	ldr	r3, [r7, #4]
 8013be6:	f003 0307 	and.w	r3, r3, #7
 8013bea:	2b00      	cmp	r3, #0
 8013bec:	d015      	beq.n	8013c1a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	f023 0307 	bic.w	r3, r3, #7
 8013bf4:	3308      	adds	r3, #8
 8013bf6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	f003 0307 	and.w	r3, r3, #7
 8013bfe:	2b00      	cmp	r3, #0
 8013c00:	d00b      	beq.n	8013c1a <pvPortMalloc+0x6e>
	__asm volatile
 8013c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c06:	f383 8811 	msr	BASEPRI, r3
 8013c0a:	f3bf 8f6f 	isb	sy
 8013c0e:	f3bf 8f4f 	dsb	sy
 8013c12:	617b      	str	r3, [r7, #20]
}
 8013c14:	bf00      	nop
 8013c16:	bf00      	nop
 8013c18:	e7fd      	b.n	8013c16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	2b00      	cmp	r3, #0
 8013c1e:	d06f      	beq.n	8013d00 <pvPortMalloc+0x154>
 8013c20:	4b45      	ldr	r3, [pc, #276]	@ (8013d38 <pvPortMalloc+0x18c>)
 8013c22:	681b      	ldr	r3, [r3, #0]
 8013c24:	687a      	ldr	r2, [r7, #4]
 8013c26:	429a      	cmp	r2, r3
 8013c28:	d86a      	bhi.n	8013d00 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013c2a:	4b44      	ldr	r3, [pc, #272]	@ (8013d3c <pvPortMalloc+0x190>)
 8013c2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013c2e:	4b43      	ldr	r3, [pc, #268]	@ (8013d3c <pvPortMalloc+0x190>)
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013c34:	e004      	b.n	8013c40 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c3c:	681b      	ldr	r3, [r3, #0]
 8013c3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c42:	685b      	ldr	r3, [r3, #4]
 8013c44:	687a      	ldr	r2, [r7, #4]
 8013c46:	429a      	cmp	r2, r3
 8013c48:	d903      	bls.n	8013c52 <pvPortMalloc+0xa6>
 8013c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	2b00      	cmp	r3, #0
 8013c50:	d1f1      	bne.n	8013c36 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013c52:	4b37      	ldr	r3, [pc, #220]	@ (8013d30 <pvPortMalloc+0x184>)
 8013c54:	681b      	ldr	r3, [r3, #0]
 8013c56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013c58:	429a      	cmp	r2, r3
 8013c5a:	d051      	beq.n	8013d00 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013c5c:	6a3b      	ldr	r3, [r7, #32]
 8013c5e:	681b      	ldr	r3, [r3, #0]
 8013c60:	2208      	movs	r2, #8
 8013c62:	4413      	add	r3, r2
 8013c64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c68:	681a      	ldr	r2, [r3, #0]
 8013c6a:	6a3b      	ldr	r3, [r7, #32]
 8013c6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c70:	685a      	ldr	r2, [r3, #4]
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	1ad2      	subs	r2, r2, r3
 8013c76:	2308      	movs	r3, #8
 8013c78:	005b      	lsls	r3, r3, #1
 8013c7a:	429a      	cmp	r2, r3
 8013c7c:	d920      	bls.n	8013cc0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013c7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013c80:	687b      	ldr	r3, [r7, #4]
 8013c82:	4413      	add	r3, r2
 8013c84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013c86:	69bb      	ldr	r3, [r7, #24]
 8013c88:	f003 0307 	and.w	r3, r3, #7
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d00b      	beq.n	8013ca8 <pvPortMalloc+0xfc>
	__asm volatile
 8013c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c94:	f383 8811 	msr	BASEPRI, r3
 8013c98:	f3bf 8f6f 	isb	sy
 8013c9c:	f3bf 8f4f 	dsb	sy
 8013ca0:	613b      	str	r3, [r7, #16]
}
 8013ca2:	bf00      	nop
 8013ca4:	bf00      	nop
 8013ca6:	e7fd      	b.n	8013ca4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013caa:	685a      	ldr	r2, [r3, #4]
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	1ad2      	subs	r2, r2, r3
 8013cb0:	69bb      	ldr	r3, [r7, #24]
 8013cb2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cb6:	687a      	ldr	r2, [r7, #4]
 8013cb8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013cba:	69b8      	ldr	r0, [r7, #24]
 8013cbc:	f000 f90a 	bl	8013ed4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013cc0:	4b1d      	ldr	r3, [pc, #116]	@ (8013d38 <pvPortMalloc+0x18c>)
 8013cc2:	681a      	ldr	r2, [r3, #0]
 8013cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cc6:	685b      	ldr	r3, [r3, #4]
 8013cc8:	1ad3      	subs	r3, r2, r3
 8013cca:	4a1b      	ldr	r2, [pc, #108]	@ (8013d38 <pvPortMalloc+0x18c>)
 8013ccc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013cce:	4b1a      	ldr	r3, [pc, #104]	@ (8013d38 <pvPortMalloc+0x18c>)
 8013cd0:	681a      	ldr	r2, [r3, #0]
 8013cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8013d40 <pvPortMalloc+0x194>)
 8013cd4:	681b      	ldr	r3, [r3, #0]
 8013cd6:	429a      	cmp	r2, r3
 8013cd8:	d203      	bcs.n	8013ce2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013cda:	4b17      	ldr	r3, [pc, #92]	@ (8013d38 <pvPortMalloc+0x18c>)
 8013cdc:	681b      	ldr	r3, [r3, #0]
 8013cde:	4a18      	ldr	r2, [pc, #96]	@ (8013d40 <pvPortMalloc+0x194>)
 8013ce0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ce4:	685a      	ldr	r2, [r3, #4]
 8013ce6:	4b13      	ldr	r3, [pc, #76]	@ (8013d34 <pvPortMalloc+0x188>)
 8013ce8:	681b      	ldr	r3, [r3, #0]
 8013cea:	431a      	orrs	r2, r3
 8013cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cf2:	2200      	movs	r2, #0
 8013cf4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013cf6:	4b13      	ldr	r3, [pc, #76]	@ (8013d44 <pvPortMalloc+0x198>)
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	3301      	adds	r3, #1
 8013cfc:	4a11      	ldr	r2, [pc, #68]	@ (8013d44 <pvPortMalloc+0x198>)
 8013cfe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013d00:	f7fe fbe4 	bl	80124cc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013d04:	69fb      	ldr	r3, [r7, #28]
 8013d06:	f003 0307 	and.w	r3, r3, #7
 8013d0a:	2b00      	cmp	r3, #0
 8013d0c:	d00b      	beq.n	8013d26 <pvPortMalloc+0x17a>
	__asm volatile
 8013d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d12:	f383 8811 	msr	BASEPRI, r3
 8013d16:	f3bf 8f6f 	isb	sy
 8013d1a:	f3bf 8f4f 	dsb	sy
 8013d1e:	60fb      	str	r3, [r7, #12]
}
 8013d20:	bf00      	nop
 8013d22:	bf00      	nop
 8013d24:	e7fd      	b.n	8013d22 <pvPortMalloc+0x176>
	return pvReturn;
 8013d26:	69fb      	ldr	r3, [r7, #28]
}
 8013d28:	4618      	mov	r0, r3
 8013d2a:	3728      	adds	r7, #40	@ 0x28
 8013d2c:	46bd      	mov	sp, r7
 8013d2e:	bd80      	pop	{r7, pc}
 8013d30:	20006d0c 	.word	0x20006d0c
 8013d34:	20006d20 	.word	0x20006d20
 8013d38:	20006d10 	.word	0x20006d10
 8013d3c:	20006d04 	.word	0x20006d04
 8013d40:	20006d14 	.word	0x20006d14
 8013d44:	20006d18 	.word	0x20006d18

08013d48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013d48:	b580      	push	{r7, lr}
 8013d4a:	b086      	sub	sp, #24
 8013d4c:	af00      	add	r7, sp, #0
 8013d4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d04f      	beq.n	8013dfa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013d5a:	2308      	movs	r3, #8
 8013d5c:	425b      	negs	r3, r3
 8013d5e:	697a      	ldr	r2, [r7, #20]
 8013d60:	4413      	add	r3, r2
 8013d62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013d64:	697b      	ldr	r3, [r7, #20]
 8013d66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013d68:	693b      	ldr	r3, [r7, #16]
 8013d6a:	685a      	ldr	r2, [r3, #4]
 8013d6c:	4b25      	ldr	r3, [pc, #148]	@ (8013e04 <vPortFree+0xbc>)
 8013d6e:	681b      	ldr	r3, [r3, #0]
 8013d70:	4013      	ands	r3, r2
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d10b      	bne.n	8013d8e <vPortFree+0x46>
	__asm volatile
 8013d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d7a:	f383 8811 	msr	BASEPRI, r3
 8013d7e:	f3bf 8f6f 	isb	sy
 8013d82:	f3bf 8f4f 	dsb	sy
 8013d86:	60fb      	str	r3, [r7, #12]
}
 8013d88:	bf00      	nop
 8013d8a:	bf00      	nop
 8013d8c:	e7fd      	b.n	8013d8a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013d8e:	693b      	ldr	r3, [r7, #16]
 8013d90:	681b      	ldr	r3, [r3, #0]
 8013d92:	2b00      	cmp	r3, #0
 8013d94:	d00b      	beq.n	8013dae <vPortFree+0x66>
	__asm volatile
 8013d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d9a:	f383 8811 	msr	BASEPRI, r3
 8013d9e:	f3bf 8f6f 	isb	sy
 8013da2:	f3bf 8f4f 	dsb	sy
 8013da6:	60bb      	str	r3, [r7, #8]
}
 8013da8:	bf00      	nop
 8013daa:	bf00      	nop
 8013dac:	e7fd      	b.n	8013daa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013dae:	693b      	ldr	r3, [r7, #16]
 8013db0:	685a      	ldr	r2, [r3, #4]
 8013db2:	4b14      	ldr	r3, [pc, #80]	@ (8013e04 <vPortFree+0xbc>)
 8013db4:	681b      	ldr	r3, [r3, #0]
 8013db6:	4013      	ands	r3, r2
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d01e      	beq.n	8013dfa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013dbc:	693b      	ldr	r3, [r7, #16]
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d11a      	bne.n	8013dfa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013dc4:	693b      	ldr	r3, [r7, #16]
 8013dc6:	685a      	ldr	r2, [r3, #4]
 8013dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8013e04 <vPortFree+0xbc>)
 8013dca:	681b      	ldr	r3, [r3, #0]
 8013dcc:	43db      	mvns	r3, r3
 8013dce:	401a      	ands	r2, r3
 8013dd0:	693b      	ldr	r3, [r7, #16]
 8013dd2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013dd4:	f7fe fb6c 	bl	80124b0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013dd8:	693b      	ldr	r3, [r7, #16]
 8013dda:	685a      	ldr	r2, [r3, #4]
 8013ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8013e08 <vPortFree+0xc0>)
 8013dde:	681b      	ldr	r3, [r3, #0]
 8013de0:	4413      	add	r3, r2
 8013de2:	4a09      	ldr	r2, [pc, #36]	@ (8013e08 <vPortFree+0xc0>)
 8013de4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013de6:	6938      	ldr	r0, [r7, #16]
 8013de8:	f000 f874 	bl	8013ed4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8013dec:	4b07      	ldr	r3, [pc, #28]	@ (8013e0c <vPortFree+0xc4>)
 8013dee:	681b      	ldr	r3, [r3, #0]
 8013df0:	3301      	adds	r3, #1
 8013df2:	4a06      	ldr	r2, [pc, #24]	@ (8013e0c <vPortFree+0xc4>)
 8013df4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013df6:	f7fe fb69 	bl	80124cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013dfa:	bf00      	nop
 8013dfc:	3718      	adds	r7, #24
 8013dfe:	46bd      	mov	sp, r7
 8013e00:	bd80      	pop	{r7, pc}
 8013e02:	bf00      	nop
 8013e04:	20006d20 	.word	0x20006d20
 8013e08:	20006d10 	.word	0x20006d10
 8013e0c:	20006d1c 	.word	0x20006d1c

08013e10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013e10:	b480      	push	{r7}
 8013e12:	b085      	sub	sp, #20
 8013e14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013e16:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8013e1a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013e1c:	4b27      	ldr	r3, [pc, #156]	@ (8013ebc <prvHeapInit+0xac>)
 8013e1e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013e20:	68fb      	ldr	r3, [r7, #12]
 8013e22:	f003 0307 	and.w	r3, r3, #7
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	d00c      	beq.n	8013e44 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013e2a:	68fb      	ldr	r3, [r7, #12]
 8013e2c:	3307      	adds	r3, #7
 8013e2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013e30:	68fb      	ldr	r3, [r7, #12]
 8013e32:	f023 0307 	bic.w	r3, r3, #7
 8013e36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013e38:	68ba      	ldr	r2, [r7, #8]
 8013e3a:	68fb      	ldr	r3, [r7, #12]
 8013e3c:	1ad3      	subs	r3, r2, r3
 8013e3e:	4a1f      	ldr	r2, [pc, #124]	@ (8013ebc <prvHeapInit+0xac>)
 8013e40:	4413      	add	r3, r2
 8013e42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013e44:	68fb      	ldr	r3, [r7, #12]
 8013e46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013e48:	4a1d      	ldr	r2, [pc, #116]	@ (8013ec0 <prvHeapInit+0xb0>)
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013e4e:	4b1c      	ldr	r3, [pc, #112]	@ (8013ec0 <prvHeapInit+0xb0>)
 8013e50:	2200      	movs	r2, #0
 8013e52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	68ba      	ldr	r2, [r7, #8]
 8013e58:	4413      	add	r3, r2
 8013e5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013e5c:	2208      	movs	r2, #8
 8013e5e:	68fb      	ldr	r3, [r7, #12]
 8013e60:	1a9b      	subs	r3, r3, r2
 8013e62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013e64:	68fb      	ldr	r3, [r7, #12]
 8013e66:	f023 0307 	bic.w	r3, r3, #7
 8013e6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013e6c:	68fb      	ldr	r3, [r7, #12]
 8013e6e:	4a15      	ldr	r2, [pc, #84]	@ (8013ec4 <prvHeapInit+0xb4>)
 8013e70:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013e72:	4b14      	ldr	r3, [pc, #80]	@ (8013ec4 <prvHeapInit+0xb4>)
 8013e74:	681b      	ldr	r3, [r3, #0]
 8013e76:	2200      	movs	r2, #0
 8013e78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013e7a:	4b12      	ldr	r3, [pc, #72]	@ (8013ec4 <prvHeapInit+0xb4>)
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	2200      	movs	r2, #0
 8013e80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013e86:	683b      	ldr	r3, [r7, #0]
 8013e88:	68fa      	ldr	r2, [r7, #12]
 8013e8a:	1ad2      	subs	r2, r2, r3
 8013e8c:	683b      	ldr	r3, [r7, #0]
 8013e8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013e90:	4b0c      	ldr	r3, [pc, #48]	@ (8013ec4 <prvHeapInit+0xb4>)
 8013e92:	681a      	ldr	r2, [r3, #0]
 8013e94:	683b      	ldr	r3, [r7, #0]
 8013e96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013e98:	683b      	ldr	r3, [r7, #0]
 8013e9a:	685b      	ldr	r3, [r3, #4]
 8013e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8013ec8 <prvHeapInit+0xb8>)
 8013e9e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013ea0:	683b      	ldr	r3, [r7, #0]
 8013ea2:	685b      	ldr	r3, [r3, #4]
 8013ea4:	4a09      	ldr	r2, [pc, #36]	@ (8013ecc <prvHeapInit+0xbc>)
 8013ea6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013ea8:	4b09      	ldr	r3, [pc, #36]	@ (8013ed0 <prvHeapInit+0xc0>)
 8013eaa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8013eae:	601a      	str	r2, [r3, #0]
}
 8013eb0:	bf00      	nop
 8013eb2:	3714      	adds	r7, #20
 8013eb4:	46bd      	mov	sp, r7
 8013eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eba:	4770      	bx	lr
 8013ebc:	20003104 	.word	0x20003104
 8013ec0:	20006d04 	.word	0x20006d04
 8013ec4:	20006d0c 	.word	0x20006d0c
 8013ec8:	20006d14 	.word	0x20006d14
 8013ecc:	20006d10 	.word	0x20006d10
 8013ed0:	20006d20 	.word	0x20006d20

08013ed4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013ed4:	b480      	push	{r7}
 8013ed6:	b085      	sub	sp, #20
 8013ed8:	af00      	add	r7, sp, #0
 8013eda:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013edc:	4b28      	ldr	r3, [pc, #160]	@ (8013f80 <prvInsertBlockIntoFreeList+0xac>)
 8013ede:	60fb      	str	r3, [r7, #12]
 8013ee0:	e002      	b.n	8013ee8 <prvInsertBlockIntoFreeList+0x14>
 8013ee2:	68fb      	ldr	r3, [r7, #12]
 8013ee4:	681b      	ldr	r3, [r3, #0]
 8013ee6:	60fb      	str	r3, [r7, #12]
 8013ee8:	68fb      	ldr	r3, [r7, #12]
 8013eea:	681b      	ldr	r3, [r3, #0]
 8013eec:	687a      	ldr	r2, [r7, #4]
 8013eee:	429a      	cmp	r2, r3
 8013ef0:	d8f7      	bhi.n	8013ee2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013ef2:	68fb      	ldr	r3, [r7, #12]
 8013ef4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013ef6:	68fb      	ldr	r3, [r7, #12]
 8013ef8:	685b      	ldr	r3, [r3, #4]
 8013efa:	68ba      	ldr	r2, [r7, #8]
 8013efc:	4413      	add	r3, r2
 8013efe:	687a      	ldr	r2, [r7, #4]
 8013f00:	429a      	cmp	r2, r3
 8013f02:	d108      	bne.n	8013f16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013f04:	68fb      	ldr	r3, [r7, #12]
 8013f06:	685a      	ldr	r2, [r3, #4]
 8013f08:	687b      	ldr	r3, [r7, #4]
 8013f0a:	685b      	ldr	r3, [r3, #4]
 8013f0c:	441a      	add	r2, r3
 8013f0e:	68fb      	ldr	r3, [r7, #12]
 8013f10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013f12:	68fb      	ldr	r3, [r7, #12]
 8013f14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	685b      	ldr	r3, [r3, #4]
 8013f1e:	68ba      	ldr	r2, [r7, #8]
 8013f20:	441a      	add	r2, r3
 8013f22:	68fb      	ldr	r3, [r7, #12]
 8013f24:	681b      	ldr	r3, [r3, #0]
 8013f26:	429a      	cmp	r2, r3
 8013f28:	d118      	bne.n	8013f5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013f2a:	68fb      	ldr	r3, [r7, #12]
 8013f2c:	681a      	ldr	r2, [r3, #0]
 8013f2e:	4b15      	ldr	r3, [pc, #84]	@ (8013f84 <prvInsertBlockIntoFreeList+0xb0>)
 8013f30:	681b      	ldr	r3, [r3, #0]
 8013f32:	429a      	cmp	r2, r3
 8013f34:	d00d      	beq.n	8013f52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	685a      	ldr	r2, [r3, #4]
 8013f3a:	68fb      	ldr	r3, [r7, #12]
 8013f3c:	681b      	ldr	r3, [r3, #0]
 8013f3e:	685b      	ldr	r3, [r3, #4]
 8013f40:	441a      	add	r2, r3
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013f46:	68fb      	ldr	r3, [r7, #12]
 8013f48:	681b      	ldr	r3, [r3, #0]
 8013f4a:	681a      	ldr	r2, [r3, #0]
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	601a      	str	r2, [r3, #0]
 8013f50:	e008      	b.n	8013f64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013f52:	4b0c      	ldr	r3, [pc, #48]	@ (8013f84 <prvInsertBlockIntoFreeList+0xb0>)
 8013f54:	681a      	ldr	r2, [r3, #0]
 8013f56:	687b      	ldr	r3, [r7, #4]
 8013f58:	601a      	str	r2, [r3, #0]
 8013f5a:	e003      	b.n	8013f64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013f5c:	68fb      	ldr	r3, [r7, #12]
 8013f5e:	681a      	ldr	r2, [r3, #0]
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013f64:	68fa      	ldr	r2, [r7, #12]
 8013f66:	687b      	ldr	r3, [r7, #4]
 8013f68:	429a      	cmp	r2, r3
 8013f6a:	d002      	beq.n	8013f72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013f6c:	68fb      	ldr	r3, [r7, #12]
 8013f6e:	687a      	ldr	r2, [r7, #4]
 8013f70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013f72:	bf00      	nop
 8013f74:	3714      	adds	r7, #20
 8013f76:	46bd      	mov	sp, r7
 8013f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f7c:	4770      	bx	lr
 8013f7e:	bf00      	nop
 8013f80:	20006d04 	.word	0x20006d04
 8013f84:	20006d0c 	.word	0x20006d0c

08013f88 <__cvt>:
 8013f88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013f8c:	ec57 6b10 	vmov	r6, r7, d0
 8013f90:	2f00      	cmp	r7, #0
 8013f92:	460c      	mov	r4, r1
 8013f94:	4619      	mov	r1, r3
 8013f96:	463b      	mov	r3, r7
 8013f98:	bfbb      	ittet	lt
 8013f9a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8013f9e:	461f      	movlt	r7, r3
 8013fa0:	2300      	movge	r3, #0
 8013fa2:	232d      	movlt	r3, #45	@ 0x2d
 8013fa4:	700b      	strb	r3, [r1, #0]
 8013fa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013fa8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8013fac:	4691      	mov	r9, r2
 8013fae:	f023 0820 	bic.w	r8, r3, #32
 8013fb2:	bfbc      	itt	lt
 8013fb4:	4632      	movlt	r2, r6
 8013fb6:	4616      	movlt	r6, r2
 8013fb8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013fbc:	d005      	beq.n	8013fca <__cvt+0x42>
 8013fbe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8013fc2:	d100      	bne.n	8013fc6 <__cvt+0x3e>
 8013fc4:	3401      	adds	r4, #1
 8013fc6:	2102      	movs	r1, #2
 8013fc8:	e000      	b.n	8013fcc <__cvt+0x44>
 8013fca:	2103      	movs	r1, #3
 8013fcc:	ab03      	add	r3, sp, #12
 8013fce:	9301      	str	r3, [sp, #4]
 8013fd0:	ab02      	add	r3, sp, #8
 8013fd2:	9300      	str	r3, [sp, #0]
 8013fd4:	ec47 6b10 	vmov	d0, r6, r7
 8013fd8:	4653      	mov	r3, sl
 8013fda:	4622      	mov	r2, r4
 8013fdc:	f000 fea4 	bl	8014d28 <_dtoa_r>
 8013fe0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8013fe4:	4605      	mov	r5, r0
 8013fe6:	d119      	bne.n	801401c <__cvt+0x94>
 8013fe8:	f019 0f01 	tst.w	r9, #1
 8013fec:	d00e      	beq.n	801400c <__cvt+0x84>
 8013fee:	eb00 0904 	add.w	r9, r0, r4
 8013ff2:	2200      	movs	r2, #0
 8013ff4:	2300      	movs	r3, #0
 8013ff6:	4630      	mov	r0, r6
 8013ff8:	4639      	mov	r1, r7
 8013ffa:	f7ec fd8d 	bl	8000b18 <__aeabi_dcmpeq>
 8013ffe:	b108      	cbz	r0, 8014004 <__cvt+0x7c>
 8014000:	f8cd 900c 	str.w	r9, [sp, #12]
 8014004:	2230      	movs	r2, #48	@ 0x30
 8014006:	9b03      	ldr	r3, [sp, #12]
 8014008:	454b      	cmp	r3, r9
 801400a:	d31e      	bcc.n	801404a <__cvt+0xc2>
 801400c:	9b03      	ldr	r3, [sp, #12]
 801400e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014010:	1b5b      	subs	r3, r3, r5
 8014012:	4628      	mov	r0, r5
 8014014:	6013      	str	r3, [r2, #0]
 8014016:	b004      	add	sp, #16
 8014018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801401c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014020:	eb00 0904 	add.w	r9, r0, r4
 8014024:	d1e5      	bne.n	8013ff2 <__cvt+0x6a>
 8014026:	7803      	ldrb	r3, [r0, #0]
 8014028:	2b30      	cmp	r3, #48	@ 0x30
 801402a:	d10a      	bne.n	8014042 <__cvt+0xba>
 801402c:	2200      	movs	r2, #0
 801402e:	2300      	movs	r3, #0
 8014030:	4630      	mov	r0, r6
 8014032:	4639      	mov	r1, r7
 8014034:	f7ec fd70 	bl	8000b18 <__aeabi_dcmpeq>
 8014038:	b918      	cbnz	r0, 8014042 <__cvt+0xba>
 801403a:	f1c4 0401 	rsb	r4, r4, #1
 801403e:	f8ca 4000 	str.w	r4, [sl]
 8014042:	f8da 3000 	ldr.w	r3, [sl]
 8014046:	4499      	add	r9, r3
 8014048:	e7d3      	b.n	8013ff2 <__cvt+0x6a>
 801404a:	1c59      	adds	r1, r3, #1
 801404c:	9103      	str	r1, [sp, #12]
 801404e:	701a      	strb	r2, [r3, #0]
 8014050:	e7d9      	b.n	8014006 <__cvt+0x7e>

08014052 <__exponent>:
 8014052:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014054:	2900      	cmp	r1, #0
 8014056:	bfba      	itte	lt
 8014058:	4249      	neglt	r1, r1
 801405a:	232d      	movlt	r3, #45	@ 0x2d
 801405c:	232b      	movge	r3, #43	@ 0x2b
 801405e:	2909      	cmp	r1, #9
 8014060:	7002      	strb	r2, [r0, #0]
 8014062:	7043      	strb	r3, [r0, #1]
 8014064:	dd29      	ble.n	80140ba <__exponent+0x68>
 8014066:	f10d 0307 	add.w	r3, sp, #7
 801406a:	461d      	mov	r5, r3
 801406c:	270a      	movs	r7, #10
 801406e:	461a      	mov	r2, r3
 8014070:	fbb1 f6f7 	udiv	r6, r1, r7
 8014074:	fb07 1416 	mls	r4, r7, r6, r1
 8014078:	3430      	adds	r4, #48	@ 0x30
 801407a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801407e:	460c      	mov	r4, r1
 8014080:	2c63      	cmp	r4, #99	@ 0x63
 8014082:	f103 33ff 	add.w	r3, r3, #4294967295
 8014086:	4631      	mov	r1, r6
 8014088:	dcf1      	bgt.n	801406e <__exponent+0x1c>
 801408a:	3130      	adds	r1, #48	@ 0x30
 801408c:	1e94      	subs	r4, r2, #2
 801408e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014092:	1c41      	adds	r1, r0, #1
 8014094:	4623      	mov	r3, r4
 8014096:	42ab      	cmp	r3, r5
 8014098:	d30a      	bcc.n	80140b0 <__exponent+0x5e>
 801409a:	f10d 0309 	add.w	r3, sp, #9
 801409e:	1a9b      	subs	r3, r3, r2
 80140a0:	42ac      	cmp	r4, r5
 80140a2:	bf88      	it	hi
 80140a4:	2300      	movhi	r3, #0
 80140a6:	3302      	adds	r3, #2
 80140a8:	4403      	add	r3, r0
 80140aa:	1a18      	subs	r0, r3, r0
 80140ac:	b003      	add	sp, #12
 80140ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80140b0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80140b4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80140b8:	e7ed      	b.n	8014096 <__exponent+0x44>
 80140ba:	2330      	movs	r3, #48	@ 0x30
 80140bc:	3130      	adds	r1, #48	@ 0x30
 80140be:	7083      	strb	r3, [r0, #2]
 80140c0:	70c1      	strb	r1, [r0, #3]
 80140c2:	1d03      	adds	r3, r0, #4
 80140c4:	e7f1      	b.n	80140aa <__exponent+0x58>
	...

080140c8 <_printf_float>:
 80140c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140cc:	b08d      	sub	sp, #52	@ 0x34
 80140ce:	460c      	mov	r4, r1
 80140d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80140d4:	4616      	mov	r6, r2
 80140d6:	461f      	mov	r7, r3
 80140d8:	4605      	mov	r5, r0
 80140da:	f000 fcb9 	bl	8014a50 <_localeconv_r>
 80140de:	6803      	ldr	r3, [r0, #0]
 80140e0:	9304      	str	r3, [sp, #16]
 80140e2:	4618      	mov	r0, r3
 80140e4:	f7ec f8ec 	bl	80002c0 <strlen>
 80140e8:	2300      	movs	r3, #0
 80140ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80140ec:	f8d8 3000 	ldr.w	r3, [r8]
 80140f0:	9005      	str	r0, [sp, #20]
 80140f2:	3307      	adds	r3, #7
 80140f4:	f023 0307 	bic.w	r3, r3, #7
 80140f8:	f103 0208 	add.w	r2, r3, #8
 80140fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014100:	f8d4 b000 	ldr.w	fp, [r4]
 8014104:	f8c8 2000 	str.w	r2, [r8]
 8014108:	e9d3 8900 	ldrd	r8, r9, [r3]
 801410c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8014110:	9307      	str	r3, [sp, #28]
 8014112:	f8cd 8018 	str.w	r8, [sp, #24]
 8014116:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801411a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801411e:	4b9c      	ldr	r3, [pc, #624]	@ (8014390 <_printf_float+0x2c8>)
 8014120:	f04f 32ff 	mov.w	r2, #4294967295
 8014124:	f7ec fd2a 	bl	8000b7c <__aeabi_dcmpun>
 8014128:	bb70      	cbnz	r0, 8014188 <_printf_float+0xc0>
 801412a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801412e:	4b98      	ldr	r3, [pc, #608]	@ (8014390 <_printf_float+0x2c8>)
 8014130:	f04f 32ff 	mov.w	r2, #4294967295
 8014134:	f7ec fd04 	bl	8000b40 <__aeabi_dcmple>
 8014138:	bb30      	cbnz	r0, 8014188 <_printf_float+0xc0>
 801413a:	2200      	movs	r2, #0
 801413c:	2300      	movs	r3, #0
 801413e:	4640      	mov	r0, r8
 8014140:	4649      	mov	r1, r9
 8014142:	f7ec fcf3 	bl	8000b2c <__aeabi_dcmplt>
 8014146:	b110      	cbz	r0, 801414e <_printf_float+0x86>
 8014148:	232d      	movs	r3, #45	@ 0x2d
 801414a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801414e:	4a91      	ldr	r2, [pc, #580]	@ (8014394 <_printf_float+0x2cc>)
 8014150:	4b91      	ldr	r3, [pc, #580]	@ (8014398 <_printf_float+0x2d0>)
 8014152:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8014156:	bf8c      	ite	hi
 8014158:	4690      	movhi	r8, r2
 801415a:	4698      	movls	r8, r3
 801415c:	2303      	movs	r3, #3
 801415e:	6123      	str	r3, [r4, #16]
 8014160:	f02b 0304 	bic.w	r3, fp, #4
 8014164:	6023      	str	r3, [r4, #0]
 8014166:	f04f 0900 	mov.w	r9, #0
 801416a:	9700      	str	r7, [sp, #0]
 801416c:	4633      	mov	r3, r6
 801416e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8014170:	4621      	mov	r1, r4
 8014172:	4628      	mov	r0, r5
 8014174:	f000 f9d2 	bl	801451c <_printf_common>
 8014178:	3001      	adds	r0, #1
 801417a:	f040 808d 	bne.w	8014298 <_printf_float+0x1d0>
 801417e:	f04f 30ff 	mov.w	r0, #4294967295
 8014182:	b00d      	add	sp, #52	@ 0x34
 8014184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014188:	4642      	mov	r2, r8
 801418a:	464b      	mov	r3, r9
 801418c:	4640      	mov	r0, r8
 801418e:	4649      	mov	r1, r9
 8014190:	f7ec fcf4 	bl	8000b7c <__aeabi_dcmpun>
 8014194:	b140      	cbz	r0, 80141a8 <_printf_float+0xe0>
 8014196:	464b      	mov	r3, r9
 8014198:	2b00      	cmp	r3, #0
 801419a:	bfbc      	itt	lt
 801419c:	232d      	movlt	r3, #45	@ 0x2d
 801419e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80141a2:	4a7e      	ldr	r2, [pc, #504]	@ (801439c <_printf_float+0x2d4>)
 80141a4:	4b7e      	ldr	r3, [pc, #504]	@ (80143a0 <_printf_float+0x2d8>)
 80141a6:	e7d4      	b.n	8014152 <_printf_float+0x8a>
 80141a8:	6863      	ldr	r3, [r4, #4]
 80141aa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80141ae:	9206      	str	r2, [sp, #24]
 80141b0:	1c5a      	adds	r2, r3, #1
 80141b2:	d13b      	bne.n	801422c <_printf_float+0x164>
 80141b4:	2306      	movs	r3, #6
 80141b6:	6063      	str	r3, [r4, #4]
 80141b8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80141bc:	2300      	movs	r3, #0
 80141be:	6022      	str	r2, [r4, #0]
 80141c0:	9303      	str	r3, [sp, #12]
 80141c2:	ab0a      	add	r3, sp, #40	@ 0x28
 80141c4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80141c8:	ab09      	add	r3, sp, #36	@ 0x24
 80141ca:	9300      	str	r3, [sp, #0]
 80141cc:	6861      	ldr	r1, [r4, #4]
 80141ce:	ec49 8b10 	vmov	d0, r8, r9
 80141d2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80141d6:	4628      	mov	r0, r5
 80141d8:	f7ff fed6 	bl	8013f88 <__cvt>
 80141dc:	9b06      	ldr	r3, [sp, #24]
 80141de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80141e0:	2b47      	cmp	r3, #71	@ 0x47
 80141e2:	4680      	mov	r8, r0
 80141e4:	d129      	bne.n	801423a <_printf_float+0x172>
 80141e6:	1cc8      	adds	r0, r1, #3
 80141e8:	db02      	blt.n	80141f0 <_printf_float+0x128>
 80141ea:	6863      	ldr	r3, [r4, #4]
 80141ec:	4299      	cmp	r1, r3
 80141ee:	dd41      	ble.n	8014274 <_printf_float+0x1ac>
 80141f0:	f1aa 0a02 	sub.w	sl, sl, #2
 80141f4:	fa5f fa8a 	uxtb.w	sl, sl
 80141f8:	3901      	subs	r1, #1
 80141fa:	4652      	mov	r2, sl
 80141fc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014200:	9109      	str	r1, [sp, #36]	@ 0x24
 8014202:	f7ff ff26 	bl	8014052 <__exponent>
 8014206:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014208:	1813      	adds	r3, r2, r0
 801420a:	2a01      	cmp	r2, #1
 801420c:	4681      	mov	r9, r0
 801420e:	6123      	str	r3, [r4, #16]
 8014210:	dc02      	bgt.n	8014218 <_printf_float+0x150>
 8014212:	6822      	ldr	r2, [r4, #0]
 8014214:	07d2      	lsls	r2, r2, #31
 8014216:	d501      	bpl.n	801421c <_printf_float+0x154>
 8014218:	3301      	adds	r3, #1
 801421a:	6123      	str	r3, [r4, #16]
 801421c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8014220:	2b00      	cmp	r3, #0
 8014222:	d0a2      	beq.n	801416a <_printf_float+0xa2>
 8014224:	232d      	movs	r3, #45	@ 0x2d
 8014226:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801422a:	e79e      	b.n	801416a <_printf_float+0xa2>
 801422c:	9a06      	ldr	r2, [sp, #24]
 801422e:	2a47      	cmp	r2, #71	@ 0x47
 8014230:	d1c2      	bne.n	80141b8 <_printf_float+0xf0>
 8014232:	2b00      	cmp	r3, #0
 8014234:	d1c0      	bne.n	80141b8 <_printf_float+0xf0>
 8014236:	2301      	movs	r3, #1
 8014238:	e7bd      	b.n	80141b6 <_printf_float+0xee>
 801423a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801423e:	d9db      	bls.n	80141f8 <_printf_float+0x130>
 8014240:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8014244:	d118      	bne.n	8014278 <_printf_float+0x1b0>
 8014246:	2900      	cmp	r1, #0
 8014248:	6863      	ldr	r3, [r4, #4]
 801424a:	dd0b      	ble.n	8014264 <_printf_float+0x19c>
 801424c:	6121      	str	r1, [r4, #16]
 801424e:	b913      	cbnz	r3, 8014256 <_printf_float+0x18e>
 8014250:	6822      	ldr	r2, [r4, #0]
 8014252:	07d0      	lsls	r0, r2, #31
 8014254:	d502      	bpl.n	801425c <_printf_float+0x194>
 8014256:	3301      	adds	r3, #1
 8014258:	440b      	add	r3, r1
 801425a:	6123      	str	r3, [r4, #16]
 801425c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801425e:	f04f 0900 	mov.w	r9, #0
 8014262:	e7db      	b.n	801421c <_printf_float+0x154>
 8014264:	b913      	cbnz	r3, 801426c <_printf_float+0x1a4>
 8014266:	6822      	ldr	r2, [r4, #0]
 8014268:	07d2      	lsls	r2, r2, #31
 801426a:	d501      	bpl.n	8014270 <_printf_float+0x1a8>
 801426c:	3302      	adds	r3, #2
 801426e:	e7f4      	b.n	801425a <_printf_float+0x192>
 8014270:	2301      	movs	r3, #1
 8014272:	e7f2      	b.n	801425a <_printf_float+0x192>
 8014274:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8014278:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801427a:	4299      	cmp	r1, r3
 801427c:	db05      	blt.n	801428a <_printf_float+0x1c2>
 801427e:	6823      	ldr	r3, [r4, #0]
 8014280:	6121      	str	r1, [r4, #16]
 8014282:	07d8      	lsls	r0, r3, #31
 8014284:	d5ea      	bpl.n	801425c <_printf_float+0x194>
 8014286:	1c4b      	adds	r3, r1, #1
 8014288:	e7e7      	b.n	801425a <_printf_float+0x192>
 801428a:	2900      	cmp	r1, #0
 801428c:	bfd4      	ite	le
 801428e:	f1c1 0202 	rsble	r2, r1, #2
 8014292:	2201      	movgt	r2, #1
 8014294:	4413      	add	r3, r2
 8014296:	e7e0      	b.n	801425a <_printf_float+0x192>
 8014298:	6823      	ldr	r3, [r4, #0]
 801429a:	055a      	lsls	r2, r3, #21
 801429c:	d407      	bmi.n	80142ae <_printf_float+0x1e6>
 801429e:	6923      	ldr	r3, [r4, #16]
 80142a0:	4642      	mov	r2, r8
 80142a2:	4631      	mov	r1, r6
 80142a4:	4628      	mov	r0, r5
 80142a6:	47b8      	blx	r7
 80142a8:	3001      	adds	r0, #1
 80142aa:	d12b      	bne.n	8014304 <_printf_float+0x23c>
 80142ac:	e767      	b.n	801417e <_printf_float+0xb6>
 80142ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80142b2:	f240 80dd 	bls.w	8014470 <_printf_float+0x3a8>
 80142b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80142ba:	2200      	movs	r2, #0
 80142bc:	2300      	movs	r3, #0
 80142be:	f7ec fc2b 	bl	8000b18 <__aeabi_dcmpeq>
 80142c2:	2800      	cmp	r0, #0
 80142c4:	d033      	beq.n	801432e <_printf_float+0x266>
 80142c6:	4a37      	ldr	r2, [pc, #220]	@ (80143a4 <_printf_float+0x2dc>)
 80142c8:	2301      	movs	r3, #1
 80142ca:	4631      	mov	r1, r6
 80142cc:	4628      	mov	r0, r5
 80142ce:	47b8      	blx	r7
 80142d0:	3001      	adds	r0, #1
 80142d2:	f43f af54 	beq.w	801417e <_printf_float+0xb6>
 80142d6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80142da:	4543      	cmp	r3, r8
 80142dc:	db02      	blt.n	80142e4 <_printf_float+0x21c>
 80142de:	6823      	ldr	r3, [r4, #0]
 80142e0:	07d8      	lsls	r0, r3, #31
 80142e2:	d50f      	bpl.n	8014304 <_printf_float+0x23c>
 80142e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80142e8:	4631      	mov	r1, r6
 80142ea:	4628      	mov	r0, r5
 80142ec:	47b8      	blx	r7
 80142ee:	3001      	adds	r0, #1
 80142f0:	f43f af45 	beq.w	801417e <_printf_float+0xb6>
 80142f4:	f04f 0900 	mov.w	r9, #0
 80142f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80142fc:	f104 0a1a 	add.w	sl, r4, #26
 8014300:	45c8      	cmp	r8, r9
 8014302:	dc09      	bgt.n	8014318 <_printf_float+0x250>
 8014304:	6823      	ldr	r3, [r4, #0]
 8014306:	079b      	lsls	r3, r3, #30
 8014308:	f100 8103 	bmi.w	8014512 <_printf_float+0x44a>
 801430c:	68e0      	ldr	r0, [r4, #12]
 801430e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014310:	4298      	cmp	r0, r3
 8014312:	bfb8      	it	lt
 8014314:	4618      	movlt	r0, r3
 8014316:	e734      	b.n	8014182 <_printf_float+0xba>
 8014318:	2301      	movs	r3, #1
 801431a:	4652      	mov	r2, sl
 801431c:	4631      	mov	r1, r6
 801431e:	4628      	mov	r0, r5
 8014320:	47b8      	blx	r7
 8014322:	3001      	adds	r0, #1
 8014324:	f43f af2b 	beq.w	801417e <_printf_float+0xb6>
 8014328:	f109 0901 	add.w	r9, r9, #1
 801432c:	e7e8      	b.n	8014300 <_printf_float+0x238>
 801432e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014330:	2b00      	cmp	r3, #0
 8014332:	dc39      	bgt.n	80143a8 <_printf_float+0x2e0>
 8014334:	4a1b      	ldr	r2, [pc, #108]	@ (80143a4 <_printf_float+0x2dc>)
 8014336:	2301      	movs	r3, #1
 8014338:	4631      	mov	r1, r6
 801433a:	4628      	mov	r0, r5
 801433c:	47b8      	blx	r7
 801433e:	3001      	adds	r0, #1
 8014340:	f43f af1d 	beq.w	801417e <_printf_float+0xb6>
 8014344:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8014348:	ea59 0303 	orrs.w	r3, r9, r3
 801434c:	d102      	bne.n	8014354 <_printf_float+0x28c>
 801434e:	6823      	ldr	r3, [r4, #0]
 8014350:	07d9      	lsls	r1, r3, #31
 8014352:	d5d7      	bpl.n	8014304 <_printf_float+0x23c>
 8014354:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014358:	4631      	mov	r1, r6
 801435a:	4628      	mov	r0, r5
 801435c:	47b8      	blx	r7
 801435e:	3001      	adds	r0, #1
 8014360:	f43f af0d 	beq.w	801417e <_printf_float+0xb6>
 8014364:	f04f 0a00 	mov.w	sl, #0
 8014368:	f104 0b1a 	add.w	fp, r4, #26
 801436c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801436e:	425b      	negs	r3, r3
 8014370:	4553      	cmp	r3, sl
 8014372:	dc01      	bgt.n	8014378 <_printf_float+0x2b0>
 8014374:	464b      	mov	r3, r9
 8014376:	e793      	b.n	80142a0 <_printf_float+0x1d8>
 8014378:	2301      	movs	r3, #1
 801437a:	465a      	mov	r2, fp
 801437c:	4631      	mov	r1, r6
 801437e:	4628      	mov	r0, r5
 8014380:	47b8      	blx	r7
 8014382:	3001      	adds	r0, #1
 8014384:	f43f aefb 	beq.w	801417e <_printf_float+0xb6>
 8014388:	f10a 0a01 	add.w	sl, sl, #1
 801438c:	e7ee      	b.n	801436c <_printf_float+0x2a4>
 801438e:	bf00      	nop
 8014390:	7fefffff 	.word	0x7fefffff
 8014394:	08016bd8 	.word	0x08016bd8
 8014398:	08016bd4 	.word	0x08016bd4
 801439c:	08016be0 	.word	0x08016be0
 80143a0:	08016bdc 	.word	0x08016bdc
 80143a4:	08016be4 	.word	0x08016be4
 80143a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80143aa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80143ae:	4553      	cmp	r3, sl
 80143b0:	bfa8      	it	ge
 80143b2:	4653      	movge	r3, sl
 80143b4:	2b00      	cmp	r3, #0
 80143b6:	4699      	mov	r9, r3
 80143b8:	dc36      	bgt.n	8014428 <_printf_float+0x360>
 80143ba:	f04f 0b00 	mov.w	fp, #0
 80143be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80143c2:	f104 021a 	add.w	r2, r4, #26
 80143c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80143c8:	9306      	str	r3, [sp, #24]
 80143ca:	eba3 0309 	sub.w	r3, r3, r9
 80143ce:	455b      	cmp	r3, fp
 80143d0:	dc31      	bgt.n	8014436 <_printf_float+0x36e>
 80143d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80143d4:	459a      	cmp	sl, r3
 80143d6:	dc3a      	bgt.n	801444e <_printf_float+0x386>
 80143d8:	6823      	ldr	r3, [r4, #0]
 80143da:	07da      	lsls	r2, r3, #31
 80143dc:	d437      	bmi.n	801444e <_printf_float+0x386>
 80143de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80143e0:	ebaa 0903 	sub.w	r9, sl, r3
 80143e4:	9b06      	ldr	r3, [sp, #24]
 80143e6:	ebaa 0303 	sub.w	r3, sl, r3
 80143ea:	4599      	cmp	r9, r3
 80143ec:	bfa8      	it	ge
 80143ee:	4699      	movge	r9, r3
 80143f0:	f1b9 0f00 	cmp.w	r9, #0
 80143f4:	dc33      	bgt.n	801445e <_printf_float+0x396>
 80143f6:	f04f 0800 	mov.w	r8, #0
 80143fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80143fe:	f104 0b1a 	add.w	fp, r4, #26
 8014402:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014404:	ebaa 0303 	sub.w	r3, sl, r3
 8014408:	eba3 0309 	sub.w	r3, r3, r9
 801440c:	4543      	cmp	r3, r8
 801440e:	f77f af79 	ble.w	8014304 <_printf_float+0x23c>
 8014412:	2301      	movs	r3, #1
 8014414:	465a      	mov	r2, fp
 8014416:	4631      	mov	r1, r6
 8014418:	4628      	mov	r0, r5
 801441a:	47b8      	blx	r7
 801441c:	3001      	adds	r0, #1
 801441e:	f43f aeae 	beq.w	801417e <_printf_float+0xb6>
 8014422:	f108 0801 	add.w	r8, r8, #1
 8014426:	e7ec      	b.n	8014402 <_printf_float+0x33a>
 8014428:	4642      	mov	r2, r8
 801442a:	4631      	mov	r1, r6
 801442c:	4628      	mov	r0, r5
 801442e:	47b8      	blx	r7
 8014430:	3001      	adds	r0, #1
 8014432:	d1c2      	bne.n	80143ba <_printf_float+0x2f2>
 8014434:	e6a3      	b.n	801417e <_printf_float+0xb6>
 8014436:	2301      	movs	r3, #1
 8014438:	4631      	mov	r1, r6
 801443a:	4628      	mov	r0, r5
 801443c:	9206      	str	r2, [sp, #24]
 801443e:	47b8      	blx	r7
 8014440:	3001      	adds	r0, #1
 8014442:	f43f ae9c 	beq.w	801417e <_printf_float+0xb6>
 8014446:	9a06      	ldr	r2, [sp, #24]
 8014448:	f10b 0b01 	add.w	fp, fp, #1
 801444c:	e7bb      	b.n	80143c6 <_printf_float+0x2fe>
 801444e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014452:	4631      	mov	r1, r6
 8014454:	4628      	mov	r0, r5
 8014456:	47b8      	blx	r7
 8014458:	3001      	adds	r0, #1
 801445a:	d1c0      	bne.n	80143de <_printf_float+0x316>
 801445c:	e68f      	b.n	801417e <_printf_float+0xb6>
 801445e:	9a06      	ldr	r2, [sp, #24]
 8014460:	464b      	mov	r3, r9
 8014462:	4442      	add	r2, r8
 8014464:	4631      	mov	r1, r6
 8014466:	4628      	mov	r0, r5
 8014468:	47b8      	blx	r7
 801446a:	3001      	adds	r0, #1
 801446c:	d1c3      	bne.n	80143f6 <_printf_float+0x32e>
 801446e:	e686      	b.n	801417e <_printf_float+0xb6>
 8014470:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8014474:	f1ba 0f01 	cmp.w	sl, #1
 8014478:	dc01      	bgt.n	801447e <_printf_float+0x3b6>
 801447a:	07db      	lsls	r3, r3, #31
 801447c:	d536      	bpl.n	80144ec <_printf_float+0x424>
 801447e:	2301      	movs	r3, #1
 8014480:	4642      	mov	r2, r8
 8014482:	4631      	mov	r1, r6
 8014484:	4628      	mov	r0, r5
 8014486:	47b8      	blx	r7
 8014488:	3001      	adds	r0, #1
 801448a:	f43f ae78 	beq.w	801417e <_printf_float+0xb6>
 801448e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014492:	4631      	mov	r1, r6
 8014494:	4628      	mov	r0, r5
 8014496:	47b8      	blx	r7
 8014498:	3001      	adds	r0, #1
 801449a:	f43f ae70 	beq.w	801417e <_printf_float+0xb6>
 801449e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80144a2:	2200      	movs	r2, #0
 80144a4:	2300      	movs	r3, #0
 80144a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80144aa:	f7ec fb35 	bl	8000b18 <__aeabi_dcmpeq>
 80144ae:	b9c0      	cbnz	r0, 80144e2 <_printf_float+0x41a>
 80144b0:	4653      	mov	r3, sl
 80144b2:	f108 0201 	add.w	r2, r8, #1
 80144b6:	4631      	mov	r1, r6
 80144b8:	4628      	mov	r0, r5
 80144ba:	47b8      	blx	r7
 80144bc:	3001      	adds	r0, #1
 80144be:	d10c      	bne.n	80144da <_printf_float+0x412>
 80144c0:	e65d      	b.n	801417e <_printf_float+0xb6>
 80144c2:	2301      	movs	r3, #1
 80144c4:	465a      	mov	r2, fp
 80144c6:	4631      	mov	r1, r6
 80144c8:	4628      	mov	r0, r5
 80144ca:	47b8      	blx	r7
 80144cc:	3001      	adds	r0, #1
 80144ce:	f43f ae56 	beq.w	801417e <_printf_float+0xb6>
 80144d2:	f108 0801 	add.w	r8, r8, #1
 80144d6:	45d0      	cmp	r8, sl
 80144d8:	dbf3      	blt.n	80144c2 <_printf_float+0x3fa>
 80144da:	464b      	mov	r3, r9
 80144dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80144e0:	e6df      	b.n	80142a2 <_printf_float+0x1da>
 80144e2:	f04f 0800 	mov.w	r8, #0
 80144e6:	f104 0b1a 	add.w	fp, r4, #26
 80144ea:	e7f4      	b.n	80144d6 <_printf_float+0x40e>
 80144ec:	2301      	movs	r3, #1
 80144ee:	4642      	mov	r2, r8
 80144f0:	e7e1      	b.n	80144b6 <_printf_float+0x3ee>
 80144f2:	2301      	movs	r3, #1
 80144f4:	464a      	mov	r2, r9
 80144f6:	4631      	mov	r1, r6
 80144f8:	4628      	mov	r0, r5
 80144fa:	47b8      	blx	r7
 80144fc:	3001      	adds	r0, #1
 80144fe:	f43f ae3e 	beq.w	801417e <_printf_float+0xb6>
 8014502:	f108 0801 	add.w	r8, r8, #1
 8014506:	68e3      	ldr	r3, [r4, #12]
 8014508:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801450a:	1a5b      	subs	r3, r3, r1
 801450c:	4543      	cmp	r3, r8
 801450e:	dcf0      	bgt.n	80144f2 <_printf_float+0x42a>
 8014510:	e6fc      	b.n	801430c <_printf_float+0x244>
 8014512:	f04f 0800 	mov.w	r8, #0
 8014516:	f104 0919 	add.w	r9, r4, #25
 801451a:	e7f4      	b.n	8014506 <_printf_float+0x43e>

0801451c <_printf_common>:
 801451c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014520:	4616      	mov	r6, r2
 8014522:	4698      	mov	r8, r3
 8014524:	688a      	ldr	r2, [r1, #8]
 8014526:	690b      	ldr	r3, [r1, #16]
 8014528:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801452c:	4293      	cmp	r3, r2
 801452e:	bfb8      	it	lt
 8014530:	4613      	movlt	r3, r2
 8014532:	6033      	str	r3, [r6, #0]
 8014534:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014538:	4607      	mov	r7, r0
 801453a:	460c      	mov	r4, r1
 801453c:	b10a      	cbz	r2, 8014542 <_printf_common+0x26>
 801453e:	3301      	adds	r3, #1
 8014540:	6033      	str	r3, [r6, #0]
 8014542:	6823      	ldr	r3, [r4, #0]
 8014544:	0699      	lsls	r1, r3, #26
 8014546:	bf42      	ittt	mi
 8014548:	6833      	ldrmi	r3, [r6, #0]
 801454a:	3302      	addmi	r3, #2
 801454c:	6033      	strmi	r3, [r6, #0]
 801454e:	6825      	ldr	r5, [r4, #0]
 8014550:	f015 0506 	ands.w	r5, r5, #6
 8014554:	d106      	bne.n	8014564 <_printf_common+0x48>
 8014556:	f104 0a19 	add.w	sl, r4, #25
 801455a:	68e3      	ldr	r3, [r4, #12]
 801455c:	6832      	ldr	r2, [r6, #0]
 801455e:	1a9b      	subs	r3, r3, r2
 8014560:	42ab      	cmp	r3, r5
 8014562:	dc26      	bgt.n	80145b2 <_printf_common+0x96>
 8014564:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8014568:	6822      	ldr	r2, [r4, #0]
 801456a:	3b00      	subs	r3, #0
 801456c:	bf18      	it	ne
 801456e:	2301      	movne	r3, #1
 8014570:	0692      	lsls	r2, r2, #26
 8014572:	d42b      	bmi.n	80145cc <_printf_common+0xb0>
 8014574:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014578:	4641      	mov	r1, r8
 801457a:	4638      	mov	r0, r7
 801457c:	47c8      	blx	r9
 801457e:	3001      	adds	r0, #1
 8014580:	d01e      	beq.n	80145c0 <_printf_common+0xa4>
 8014582:	6823      	ldr	r3, [r4, #0]
 8014584:	6922      	ldr	r2, [r4, #16]
 8014586:	f003 0306 	and.w	r3, r3, #6
 801458a:	2b04      	cmp	r3, #4
 801458c:	bf02      	ittt	eq
 801458e:	68e5      	ldreq	r5, [r4, #12]
 8014590:	6833      	ldreq	r3, [r6, #0]
 8014592:	1aed      	subeq	r5, r5, r3
 8014594:	68a3      	ldr	r3, [r4, #8]
 8014596:	bf0c      	ite	eq
 8014598:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801459c:	2500      	movne	r5, #0
 801459e:	4293      	cmp	r3, r2
 80145a0:	bfc4      	itt	gt
 80145a2:	1a9b      	subgt	r3, r3, r2
 80145a4:	18ed      	addgt	r5, r5, r3
 80145a6:	2600      	movs	r6, #0
 80145a8:	341a      	adds	r4, #26
 80145aa:	42b5      	cmp	r5, r6
 80145ac:	d11a      	bne.n	80145e4 <_printf_common+0xc8>
 80145ae:	2000      	movs	r0, #0
 80145b0:	e008      	b.n	80145c4 <_printf_common+0xa8>
 80145b2:	2301      	movs	r3, #1
 80145b4:	4652      	mov	r2, sl
 80145b6:	4641      	mov	r1, r8
 80145b8:	4638      	mov	r0, r7
 80145ba:	47c8      	blx	r9
 80145bc:	3001      	adds	r0, #1
 80145be:	d103      	bne.n	80145c8 <_printf_common+0xac>
 80145c0:	f04f 30ff 	mov.w	r0, #4294967295
 80145c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80145c8:	3501      	adds	r5, #1
 80145ca:	e7c6      	b.n	801455a <_printf_common+0x3e>
 80145cc:	18e1      	adds	r1, r4, r3
 80145ce:	1c5a      	adds	r2, r3, #1
 80145d0:	2030      	movs	r0, #48	@ 0x30
 80145d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80145d6:	4422      	add	r2, r4
 80145d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80145dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80145e0:	3302      	adds	r3, #2
 80145e2:	e7c7      	b.n	8014574 <_printf_common+0x58>
 80145e4:	2301      	movs	r3, #1
 80145e6:	4622      	mov	r2, r4
 80145e8:	4641      	mov	r1, r8
 80145ea:	4638      	mov	r0, r7
 80145ec:	47c8      	blx	r9
 80145ee:	3001      	adds	r0, #1
 80145f0:	d0e6      	beq.n	80145c0 <_printf_common+0xa4>
 80145f2:	3601      	adds	r6, #1
 80145f4:	e7d9      	b.n	80145aa <_printf_common+0x8e>
	...

080145f8 <_printf_i>:
 80145f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80145fc:	7e0f      	ldrb	r7, [r1, #24]
 80145fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014600:	2f78      	cmp	r7, #120	@ 0x78
 8014602:	4691      	mov	r9, r2
 8014604:	4680      	mov	r8, r0
 8014606:	460c      	mov	r4, r1
 8014608:	469a      	mov	sl, r3
 801460a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801460e:	d807      	bhi.n	8014620 <_printf_i+0x28>
 8014610:	2f62      	cmp	r7, #98	@ 0x62
 8014612:	d80a      	bhi.n	801462a <_printf_i+0x32>
 8014614:	2f00      	cmp	r7, #0
 8014616:	f000 80d1 	beq.w	80147bc <_printf_i+0x1c4>
 801461a:	2f58      	cmp	r7, #88	@ 0x58
 801461c:	f000 80b8 	beq.w	8014790 <_printf_i+0x198>
 8014620:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014624:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014628:	e03a      	b.n	80146a0 <_printf_i+0xa8>
 801462a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801462e:	2b15      	cmp	r3, #21
 8014630:	d8f6      	bhi.n	8014620 <_printf_i+0x28>
 8014632:	a101      	add	r1, pc, #4	@ (adr r1, 8014638 <_printf_i+0x40>)
 8014634:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014638:	08014691 	.word	0x08014691
 801463c:	080146a5 	.word	0x080146a5
 8014640:	08014621 	.word	0x08014621
 8014644:	08014621 	.word	0x08014621
 8014648:	08014621 	.word	0x08014621
 801464c:	08014621 	.word	0x08014621
 8014650:	080146a5 	.word	0x080146a5
 8014654:	08014621 	.word	0x08014621
 8014658:	08014621 	.word	0x08014621
 801465c:	08014621 	.word	0x08014621
 8014660:	08014621 	.word	0x08014621
 8014664:	080147a3 	.word	0x080147a3
 8014668:	080146cf 	.word	0x080146cf
 801466c:	0801475d 	.word	0x0801475d
 8014670:	08014621 	.word	0x08014621
 8014674:	08014621 	.word	0x08014621
 8014678:	080147c5 	.word	0x080147c5
 801467c:	08014621 	.word	0x08014621
 8014680:	080146cf 	.word	0x080146cf
 8014684:	08014621 	.word	0x08014621
 8014688:	08014621 	.word	0x08014621
 801468c:	08014765 	.word	0x08014765
 8014690:	6833      	ldr	r3, [r6, #0]
 8014692:	1d1a      	adds	r2, r3, #4
 8014694:	681b      	ldr	r3, [r3, #0]
 8014696:	6032      	str	r2, [r6, #0]
 8014698:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801469c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80146a0:	2301      	movs	r3, #1
 80146a2:	e09c      	b.n	80147de <_printf_i+0x1e6>
 80146a4:	6833      	ldr	r3, [r6, #0]
 80146a6:	6820      	ldr	r0, [r4, #0]
 80146a8:	1d19      	adds	r1, r3, #4
 80146aa:	6031      	str	r1, [r6, #0]
 80146ac:	0606      	lsls	r6, r0, #24
 80146ae:	d501      	bpl.n	80146b4 <_printf_i+0xbc>
 80146b0:	681d      	ldr	r5, [r3, #0]
 80146b2:	e003      	b.n	80146bc <_printf_i+0xc4>
 80146b4:	0645      	lsls	r5, r0, #25
 80146b6:	d5fb      	bpl.n	80146b0 <_printf_i+0xb8>
 80146b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80146bc:	2d00      	cmp	r5, #0
 80146be:	da03      	bge.n	80146c8 <_printf_i+0xd0>
 80146c0:	232d      	movs	r3, #45	@ 0x2d
 80146c2:	426d      	negs	r5, r5
 80146c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80146c8:	4858      	ldr	r0, [pc, #352]	@ (801482c <_printf_i+0x234>)
 80146ca:	230a      	movs	r3, #10
 80146cc:	e011      	b.n	80146f2 <_printf_i+0xfa>
 80146ce:	6821      	ldr	r1, [r4, #0]
 80146d0:	6833      	ldr	r3, [r6, #0]
 80146d2:	0608      	lsls	r0, r1, #24
 80146d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80146d8:	d402      	bmi.n	80146e0 <_printf_i+0xe8>
 80146da:	0649      	lsls	r1, r1, #25
 80146dc:	bf48      	it	mi
 80146de:	b2ad      	uxthmi	r5, r5
 80146e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80146e2:	4852      	ldr	r0, [pc, #328]	@ (801482c <_printf_i+0x234>)
 80146e4:	6033      	str	r3, [r6, #0]
 80146e6:	bf14      	ite	ne
 80146e8:	230a      	movne	r3, #10
 80146ea:	2308      	moveq	r3, #8
 80146ec:	2100      	movs	r1, #0
 80146ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80146f2:	6866      	ldr	r6, [r4, #4]
 80146f4:	60a6      	str	r6, [r4, #8]
 80146f6:	2e00      	cmp	r6, #0
 80146f8:	db05      	blt.n	8014706 <_printf_i+0x10e>
 80146fa:	6821      	ldr	r1, [r4, #0]
 80146fc:	432e      	orrs	r6, r5
 80146fe:	f021 0104 	bic.w	r1, r1, #4
 8014702:	6021      	str	r1, [r4, #0]
 8014704:	d04b      	beq.n	801479e <_printf_i+0x1a6>
 8014706:	4616      	mov	r6, r2
 8014708:	fbb5 f1f3 	udiv	r1, r5, r3
 801470c:	fb03 5711 	mls	r7, r3, r1, r5
 8014710:	5dc7      	ldrb	r7, [r0, r7]
 8014712:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014716:	462f      	mov	r7, r5
 8014718:	42bb      	cmp	r3, r7
 801471a:	460d      	mov	r5, r1
 801471c:	d9f4      	bls.n	8014708 <_printf_i+0x110>
 801471e:	2b08      	cmp	r3, #8
 8014720:	d10b      	bne.n	801473a <_printf_i+0x142>
 8014722:	6823      	ldr	r3, [r4, #0]
 8014724:	07df      	lsls	r7, r3, #31
 8014726:	d508      	bpl.n	801473a <_printf_i+0x142>
 8014728:	6923      	ldr	r3, [r4, #16]
 801472a:	6861      	ldr	r1, [r4, #4]
 801472c:	4299      	cmp	r1, r3
 801472e:	bfde      	ittt	le
 8014730:	2330      	movle	r3, #48	@ 0x30
 8014732:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014736:	f106 36ff 	addle.w	r6, r6, #4294967295
 801473a:	1b92      	subs	r2, r2, r6
 801473c:	6122      	str	r2, [r4, #16]
 801473e:	f8cd a000 	str.w	sl, [sp]
 8014742:	464b      	mov	r3, r9
 8014744:	aa03      	add	r2, sp, #12
 8014746:	4621      	mov	r1, r4
 8014748:	4640      	mov	r0, r8
 801474a:	f7ff fee7 	bl	801451c <_printf_common>
 801474e:	3001      	adds	r0, #1
 8014750:	d14a      	bne.n	80147e8 <_printf_i+0x1f0>
 8014752:	f04f 30ff 	mov.w	r0, #4294967295
 8014756:	b004      	add	sp, #16
 8014758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801475c:	6823      	ldr	r3, [r4, #0]
 801475e:	f043 0320 	orr.w	r3, r3, #32
 8014762:	6023      	str	r3, [r4, #0]
 8014764:	4832      	ldr	r0, [pc, #200]	@ (8014830 <_printf_i+0x238>)
 8014766:	2778      	movs	r7, #120	@ 0x78
 8014768:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801476c:	6823      	ldr	r3, [r4, #0]
 801476e:	6831      	ldr	r1, [r6, #0]
 8014770:	061f      	lsls	r7, r3, #24
 8014772:	f851 5b04 	ldr.w	r5, [r1], #4
 8014776:	d402      	bmi.n	801477e <_printf_i+0x186>
 8014778:	065f      	lsls	r7, r3, #25
 801477a:	bf48      	it	mi
 801477c:	b2ad      	uxthmi	r5, r5
 801477e:	6031      	str	r1, [r6, #0]
 8014780:	07d9      	lsls	r1, r3, #31
 8014782:	bf44      	itt	mi
 8014784:	f043 0320 	orrmi.w	r3, r3, #32
 8014788:	6023      	strmi	r3, [r4, #0]
 801478a:	b11d      	cbz	r5, 8014794 <_printf_i+0x19c>
 801478c:	2310      	movs	r3, #16
 801478e:	e7ad      	b.n	80146ec <_printf_i+0xf4>
 8014790:	4826      	ldr	r0, [pc, #152]	@ (801482c <_printf_i+0x234>)
 8014792:	e7e9      	b.n	8014768 <_printf_i+0x170>
 8014794:	6823      	ldr	r3, [r4, #0]
 8014796:	f023 0320 	bic.w	r3, r3, #32
 801479a:	6023      	str	r3, [r4, #0]
 801479c:	e7f6      	b.n	801478c <_printf_i+0x194>
 801479e:	4616      	mov	r6, r2
 80147a0:	e7bd      	b.n	801471e <_printf_i+0x126>
 80147a2:	6833      	ldr	r3, [r6, #0]
 80147a4:	6825      	ldr	r5, [r4, #0]
 80147a6:	6961      	ldr	r1, [r4, #20]
 80147a8:	1d18      	adds	r0, r3, #4
 80147aa:	6030      	str	r0, [r6, #0]
 80147ac:	062e      	lsls	r6, r5, #24
 80147ae:	681b      	ldr	r3, [r3, #0]
 80147b0:	d501      	bpl.n	80147b6 <_printf_i+0x1be>
 80147b2:	6019      	str	r1, [r3, #0]
 80147b4:	e002      	b.n	80147bc <_printf_i+0x1c4>
 80147b6:	0668      	lsls	r0, r5, #25
 80147b8:	d5fb      	bpl.n	80147b2 <_printf_i+0x1ba>
 80147ba:	8019      	strh	r1, [r3, #0]
 80147bc:	2300      	movs	r3, #0
 80147be:	6123      	str	r3, [r4, #16]
 80147c0:	4616      	mov	r6, r2
 80147c2:	e7bc      	b.n	801473e <_printf_i+0x146>
 80147c4:	6833      	ldr	r3, [r6, #0]
 80147c6:	1d1a      	adds	r2, r3, #4
 80147c8:	6032      	str	r2, [r6, #0]
 80147ca:	681e      	ldr	r6, [r3, #0]
 80147cc:	6862      	ldr	r2, [r4, #4]
 80147ce:	2100      	movs	r1, #0
 80147d0:	4630      	mov	r0, r6
 80147d2:	f7eb fd25 	bl	8000220 <memchr>
 80147d6:	b108      	cbz	r0, 80147dc <_printf_i+0x1e4>
 80147d8:	1b80      	subs	r0, r0, r6
 80147da:	6060      	str	r0, [r4, #4]
 80147dc:	6863      	ldr	r3, [r4, #4]
 80147de:	6123      	str	r3, [r4, #16]
 80147e0:	2300      	movs	r3, #0
 80147e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80147e6:	e7aa      	b.n	801473e <_printf_i+0x146>
 80147e8:	6923      	ldr	r3, [r4, #16]
 80147ea:	4632      	mov	r2, r6
 80147ec:	4649      	mov	r1, r9
 80147ee:	4640      	mov	r0, r8
 80147f0:	47d0      	blx	sl
 80147f2:	3001      	adds	r0, #1
 80147f4:	d0ad      	beq.n	8014752 <_printf_i+0x15a>
 80147f6:	6823      	ldr	r3, [r4, #0]
 80147f8:	079b      	lsls	r3, r3, #30
 80147fa:	d413      	bmi.n	8014824 <_printf_i+0x22c>
 80147fc:	68e0      	ldr	r0, [r4, #12]
 80147fe:	9b03      	ldr	r3, [sp, #12]
 8014800:	4298      	cmp	r0, r3
 8014802:	bfb8      	it	lt
 8014804:	4618      	movlt	r0, r3
 8014806:	e7a6      	b.n	8014756 <_printf_i+0x15e>
 8014808:	2301      	movs	r3, #1
 801480a:	4632      	mov	r2, r6
 801480c:	4649      	mov	r1, r9
 801480e:	4640      	mov	r0, r8
 8014810:	47d0      	blx	sl
 8014812:	3001      	adds	r0, #1
 8014814:	d09d      	beq.n	8014752 <_printf_i+0x15a>
 8014816:	3501      	adds	r5, #1
 8014818:	68e3      	ldr	r3, [r4, #12]
 801481a:	9903      	ldr	r1, [sp, #12]
 801481c:	1a5b      	subs	r3, r3, r1
 801481e:	42ab      	cmp	r3, r5
 8014820:	dcf2      	bgt.n	8014808 <_printf_i+0x210>
 8014822:	e7eb      	b.n	80147fc <_printf_i+0x204>
 8014824:	2500      	movs	r5, #0
 8014826:	f104 0619 	add.w	r6, r4, #25
 801482a:	e7f5      	b.n	8014818 <_printf_i+0x220>
 801482c:	08016be6 	.word	0x08016be6
 8014830:	08016bf7 	.word	0x08016bf7

08014834 <std>:
 8014834:	2300      	movs	r3, #0
 8014836:	b510      	push	{r4, lr}
 8014838:	4604      	mov	r4, r0
 801483a:	e9c0 3300 	strd	r3, r3, [r0]
 801483e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014842:	6083      	str	r3, [r0, #8]
 8014844:	8181      	strh	r1, [r0, #12]
 8014846:	6643      	str	r3, [r0, #100]	@ 0x64
 8014848:	81c2      	strh	r2, [r0, #14]
 801484a:	6183      	str	r3, [r0, #24]
 801484c:	4619      	mov	r1, r3
 801484e:	2208      	movs	r2, #8
 8014850:	305c      	adds	r0, #92	@ 0x5c
 8014852:	f000 f8f4 	bl	8014a3e <memset>
 8014856:	4b0d      	ldr	r3, [pc, #52]	@ (801488c <std+0x58>)
 8014858:	6263      	str	r3, [r4, #36]	@ 0x24
 801485a:	4b0d      	ldr	r3, [pc, #52]	@ (8014890 <std+0x5c>)
 801485c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801485e:	4b0d      	ldr	r3, [pc, #52]	@ (8014894 <std+0x60>)
 8014860:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014862:	4b0d      	ldr	r3, [pc, #52]	@ (8014898 <std+0x64>)
 8014864:	6323      	str	r3, [r4, #48]	@ 0x30
 8014866:	4b0d      	ldr	r3, [pc, #52]	@ (801489c <std+0x68>)
 8014868:	6224      	str	r4, [r4, #32]
 801486a:	429c      	cmp	r4, r3
 801486c:	d006      	beq.n	801487c <std+0x48>
 801486e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014872:	4294      	cmp	r4, r2
 8014874:	d002      	beq.n	801487c <std+0x48>
 8014876:	33d0      	adds	r3, #208	@ 0xd0
 8014878:	429c      	cmp	r4, r3
 801487a:	d105      	bne.n	8014888 <std+0x54>
 801487c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014884:	f000 b9b6 	b.w	8014bf4 <__retarget_lock_init_recursive>
 8014888:	bd10      	pop	{r4, pc}
 801488a:	bf00      	nop
 801488c:	080149b9 	.word	0x080149b9
 8014890:	080149db 	.word	0x080149db
 8014894:	08014a13 	.word	0x08014a13
 8014898:	08014a37 	.word	0x08014a37
 801489c:	20006d24 	.word	0x20006d24

080148a0 <stdio_exit_handler>:
 80148a0:	4a02      	ldr	r2, [pc, #8]	@ (80148ac <stdio_exit_handler+0xc>)
 80148a2:	4903      	ldr	r1, [pc, #12]	@ (80148b0 <stdio_exit_handler+0x10>)
 80148a4:	4803      	ldr	r0, [pc, #12]	@ (80148b4 <stdio_exit_handler+0x14>)
 80148a6:	f000 b869 	b.w	801497c <_fwalk_sglue>
 80148aa:	bf00      	nop
 80148ac:	20000064 	.word	0x20000064
 80148b0:	080162c5 	.word	0x080162c5
 80148b4:	20000074 	.word	0x20000074

080148b8 <cleanup_stdio>:
 80148b8:	6841      	ldr	r1, [r0, #4]
 80148ba:	4b0c      	ldr	r3, [pc, #48]	@ (80148ec <cleanup_stdio+0x34>)
 80148bc:	4299      	cmp	r1, r3
 80148be:	b510      	push	{r4, lr}
 80148c0:	4604      	mov	r4, r0
 80148c2:	d001      	beq.n	80148c8 <cleanup_stdio+0x10>
 80148c4:	f001 fcfe 	bl	80162c4 <_fflush_r>
 80148c8:	68a1      	ldr	r1, [r4, #8]
 80148ca:	4b09      	ldr	r3, [pc, #36]	@ (80148f0 <cleanup_stdio+0x38>)
 80148cc:	4299      	cmp	r1, r3
 80148ce:	d002      	beq.n	80148d6 <cleanup_stdio+0x1e>
 80148d0:	4620      	mov	r0, r4
 80148d2:	f001 fcf7 	bl	80162c4 <_fflush_r>
 80148d6:	68e1      	ldr	r1, [r4, #12]
 80148d8:	4b06      	ldr	r3, [pc, #24]	@ (80148f4 <cleanup_stdio+0x3c>)
 80148da:	4299      	cmp	r1, r3
 80148dc:	d004      	beq.n	80148e8 <cleanup_stdio+0x30>
 80148de:	4620      	mov	r0, r4
 80148e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80148e4:	f001 bcee 	b.w	80162c4 <_fflush_r>
 80148e8:	bd10      	pop	{r4, pc}
 80148ea:	bf00      	nop
 80148ec:	20006d24 	.word	0x20006d24
 80148f0:	20006d8c 	.word	0x20006d8c
 80148f4:	20006df4 	.word	0x20006df4

080148f8 <global_stdio_init.part.0>:
 80148f8:	b510      	push	{r4, lr}
 80148fa:	4b0b      	ldr	r3, [pc, #44]	@ (8014928 <global_stdio_init.part.0+0x30>)
 80148fc:	4c0b      	ldr	r4, [pc, #44]	@ (801492c <global_stdio_init.part.0+0x34>)
 80148fe:	4a0c      	ldr	r2, [pc, #48]	@ (8014930 <global_stdio_init.part.0+0x38>)
 8014900:	601a      	str	r2, [r3, #0]
 8014902:	4620      	mov	r0, r4
 8014904:	2200      	movs	r2, #0
 8014906:	2104      	movs	r1, #4
 8014908:	f7ff ff94 	bl	8014834 <std>
 801490c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014910:	2201      	movs	r2, #1
 8014912:	2109      	movs	r1, #9
 8014914:	f7ff ff8e 	bl	8014834 <std>
 8014918:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801491c:	2202      	movs	r2, #2
 801491e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014922:	2112      	movs	r1, #18
 8014924:	f7ff bf86 	b.w	8014834 <std>
 8014928:	20006e5c 	.word	0x20006e5c
 801492c:	20006d24 	.word	0x20006d24
 8014930:	080148a1 	.word	0x080148a1

08014934 <__sfp_lock_acquire>:
 8014934:	4801      	ldr	r0, [pc, #4]	@ (801493c <__sfp_lock_acquire+0x8>)
 8014936:	f000 b95e 	b.w	8014bf6 <__retarget_lock_acquire_recursive>
 801493a:	bf00      	nop
 801493c:	20006e65 	.word	0x20006e65

08014940 <__sfp_lock_release>:
 8014940:	4801      	ldr	r0, [pc, #4]	@ (8014948 <__sfp_lock_release+0x8>)
 8014942:	f000 b959 	b.w	8014bf8 <__retarget_lock_release_recursive>
 8014946:	bf00      	nop
 8014948:	20006e65 	.word	0x20006e65

0801494c <__sinit>:
 801494c:	b510      	push	{r4, lr}
 801494e:	4604      	mov	r4, r0
 8014950:	f7ff fff0 	bl	8014934 <__sfp_lock_acquire>
 8014954:	6a23      	ldr	r3, [r4, #32]
 8014956:	b11b      	cbz	r3, 8014960 <__sinit+0x14>
 8014958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801495c:	f7ff bff0 	b.w	8014940 <__sfp_lock_release>
 8014960:	4b04      	ldr	r3, [pc, #16]	@ (8014974 <__sinit+0x28>)
 8014962:	6223      	str	r3, [r4, #32]
 8014964:	4b04      	ldr	r3, [pc, #16]	@ (8014978 <__sinit+0x2c>)
 8014966:	681b      	ldr	r3, [r3, #0]
 8014968:	2b00      	cmp	r3, #0
 801496a:	d1f5      	bne.n	8014958 <__sinit+0xc>
 801496c:	f7ff ffc4 	bl	80148f8 <global_stdio_init.part.0>
 8014970:	e7f2      	b.n	8014958 <__sinit+0xc>
 8014972:	bf00      	nop
 8014974:	080148b9 	.word	0x080148b9
 8014978:	20006e5c 	.word	0x20006e5c

0801497c <_fwalk_sglue>:
 801497c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014980:	4607      	mov	r7, r0
 8014982:	4688      	mov	r8, r1
 8014984:	4614      	mov	r4, r2
 8014986:	2600      	movs	r6, #0
 8014988:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801498c:	f1b9 0901 	subs.w	r9, r9, #1
 8014990:	d505      	bpl.n	801499e <_fwalk_sglue+0x22>
 8014992:	6824      	ldr	r4, [r4, #0]
 8014994:	2c00      	cmp	r4, #0
 8014996:	d1f7      	bne.n	8014988 <_fwalk_sglue+0xc>
 8014998:	4630      	mov	r0, r6
 801499a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801499e:	89ab      	ldrh	r3, [r5, #12]
 80149a0:	2b01      	cmp	r3, #1
 80149a2:	d907      	bls.n	80149b4 <_fwalk_sglue+0x38>
 80149a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80149a8:	3301      	adds	r3, #1
 80149aa:	d003      	beq.n	80149b4 <_fwalk_sglue+0x38>
 80149ac:	4629      	mov	r1, r5
 80149ae:	4638      	mov	r0, r7
 80149b0:	47c0      	blx	r8
 80149b2:	4306      	orrs	r6, r0
 80149b4:	3568      	adds	r5, #104	@ 0x68
 80149b6:	e7e9      	b.n	801498c <_fwalk_sglue+0x10>

080149b8 <__sread>:
 80149b8:	b510      	push	{r4, lr}
 80149ba:	460c      	mov	r4, r1
 80149bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80149c0:	f000 f8ca 	bl	8014b58 <_read_r>
 80149c4:	2800      	cmp	r0, #0
 80149c6:	bfab      	itete	ge
 80149c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80149ca:	89a3      	ldrhlt	r3, [r4, #12]
 80149cc:	181b      	addge	r3, r3, r0
 80149ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80149d2:	bfac      	ite	ge
 80149d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80149d6:	81a3      	strhlt	r3, [r4, #12]
 80149d8:	bd10      	pop	{r4, pc}

080149da <__swrite>:
 80149da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80149de:	461f      	mov	r7, r3
 80149e0:	898b      	ldrh	r3, [r1, #12]
 80149e2:	05db      	lsls	r3, r3, #23
 80149e4:	4605      	mov	r5, r0
 80149e6:	460c      	mov	r4, r1
 80149e8:	4616      	mov	r6, r2
 80149ea:	d505      	bpl.n	80149f8 <__swrite+0x1e>
 80149ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80149f0:	2302      	movs	r3, #2
 80149f2:	2200      	movs	r2, #0
 80149f4:	f000 f89e 	bl	8014b34 <_lseek_r>
 80149f8:	89a3      	ldrh	r3, [r4, #12]
 80149fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80149fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014a02:	81a3      	strh	r3, [r4, #12]
 8014a04:	4632      	mov	r2, r6
 8014a06:	463b      	mov	r3, r7
 8014a08:	4628      	mov	r0, r5
 8014a0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014a0e:	f000 b8b5 	b.w	8014b7c <_write_r>

08014a12 <__sseek>:
 8014a12:	b510      	push	{r4, lr}
 8014a14:	460c      	mov	r4, r1
 8014a16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014a1a:	f000 f88b 	bl	8014b34 <_lseek_r>
 8014a1e:	1c43      	adds	r3, r0, #1
 8014a20:	89a3      	ldrh	r3, [r4, #12]
 8014a22:	bf15      	itete	ne
 8014a24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8014a26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8014a2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8014a2e:	81a3      	strheq	r3, [r4, #12]
 8014a30:	bf18      	it	ne
 8014a32:	81a3      	strhne	r3, [r4, #12]
 8014a34:	bd10      	pop	{r4, pc}

08014a36 <__sclose>:
 8014a36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014a3a:	f000 b80d 	b.w	8014a58 <_close_r>

08014a3e <memset>:
 8014a3e:	4402      	add	r2, r0
 8014a40:	4603      	mov	r3, r0
 8014a42:	4293      	cmp	r3, r2
 8014a44:	d100      	bne.n	8014a48 <memset+0xa>
 8014a46:	4770      	bx	lr
 8014a48:	f803 1b01 	strb.w	r1, [r3], #1
 8014a4c:	e7f9      	b.n	8014a42 <memset+0x4>
	...

08014a50 <_localeconv_r>:
 8014a50:	4800      	ldr	r0, [pc, #0]	@ (8014a54 <_localeconv_r+0x4>)
 8014a52:	4770      	bx	lr
 8014a54:	200001b0 	.word	0x200001b0

08014a58 <_close_r>:
 8014a58:	b538      	push	{r3, r4, r5, lr}
 8014a5a:	4d06      	ldr	r5, [pc, #24]	@ (8014a74 <_close_r+0x1c>)
 8014a5c:	2300      	movs	r3, #0
 8014a5e:	4604      	mov	r4, r0
 8014a60:	4608      	mov	r0, r1
 8014a62:	602b      	str	r3, [r5, #0]
 8014a64:	f7f3 f99e 	bl	8007da4 <_close>
 8014a68:	1c43      	adds	r3, r0, #1
 8014a6a:	d102      	bne.n	8014a72 <_close_r+0x1a>
 8014a6c:	682b      	ldr	r3, [r5, #0]
 8014a6e:	b103      	cbz	r3, 8014a72 <_close_r+0x1a>
 8014a70:	6023      	str	r3, [r4, #0]
 8014a72:	bd38      	pop	{r3, r4, r5, pc}
 8014a74:	20006e60 	.word	0x20006e60

08014a78 <_reclaim_reent>:
 8014a78:	4b2d      	ldr	r3, [pc, #180]	@ (8014b30 <_reclaim_reent+0xb8>)
 8014a7a:	681b      	ldr	r3, [r3, #0]
 8014a7c:	4283      	cmp	r3, r0
 8014a7e:	b570      	push	{r4, r5, r6, lr}
 8014a80:	4604      	mov	r4, r0
 8014a82:	d053      	beq.n	8014b2c <_reclaim_reent+0xb4>
 8014a84:	69c3      	ldr	r3, [r0, #28]
 8014a86:	b31b      	cbz	r3, 8014ad0 <_reclaim_reent+0x58>
 8014a88:	68db      	ldr	r3, [r3, #12]
 8014a8a:	b163      	cbz	r3, 8014aa6 <_reclaim_reent+0x2e>
 8014a8c:	2500      	movs	r5, #0
 8014a8e:	69e3      	ldr	r3, [r4, #28]
 8014a90:	68db      	ldr	r3, [r3, #12]
 8014a92:	5959      	ldr	r1, [r3, r5]
 8014a94:	b9b1      	cbnz	r1, 8014ac4 <_reclaim_reent+0x4c>
 8014a96:	3504      	adds	r5, #4
 8014a98:	2d80      	cmp	r5, #128	@ 0x80
 8014a9a:	d1f8      	bne.n	8014a8e <_reclaim_reent+0x16>
 8014a9c:	69e3      	ldr	r3, [r4, #28]
 8014a9e:	4620      	mov	r0, r4
 8014aa0:	68d9      	ldr	r1, [r3, #12]
 8014aa2:	f000 ff11 	bl	80158c8 <_free_r>
 8014aa6:	69e3      	ldr	r3, [r4, #28]
 8014aa8:	6819      	ldr	r1, [r3, #0]
 8014aaa:	b111      	cbz	r1, 8014ab2 <_reclaim_reent+0x3a>
 8014aac:	4620      	mov	r0, r4
 8014aae:	f000 ff0b 	bl	80158c8 <_free_r>
 8014ab2:	69e3      	ldr	r3, [r4, #28]
 8014ab4:	689d      	ldr	r5, [r3, #8]
 8014ab6:	b15d      	cbz	r5, 8014ad0 <_reclaim_reent+0x58>
 8014ab8:	4629      	mov	r1, r5
 8014aba:	4620      	mov	r0, r4
 8014abc:	682d      	ldr	r5, [r5, #0]
 8014abe:	f000 ff03 	bl	80158c8 <_free_r>
 8014ac2:	e7f8      	b.n	8014ab6 <_reclaim_reent+0x3e>
 8014ac4:	680e      	ldr	r6, [r1, #0]
 8014ac6:	4620      	mov	r0, r4
 8014ac8:	f000 fefe 	bl	80158c8 <_free_r>
 8014acc:	4631      	mov	r1, r6
 8014ace:	e7e1      	b.n	8014a94 <_reclaim_reent+0x1c>
 8014ad0:	6961      	ldr	r1, [r4, #20]
 8014ad2:	b111      	cbz	r1, 8014ada <_reclaim_reent+0x62>
 8014ad4:	4620      	mov	r0, r4
 8014ad6:	f000 fef7 	bl	80158c8 <_free_r>
 8014ada:	69e1      	ldr	r1, [r4, #28]
 8014adc:	b111      	cbz	r1, 8014ae4 <_reclaim_reent+0x6c>
 8014ade:	4620      	mov	r0, r4
 8014ae0:	f000 fef2 	bl	80158c8 <_free_r>
 8014ae4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014ae6:	b111      	cbz	r1, 8014aee <_reclaim_reent+0x76>
 8014ae8:	4620      	mov	r0, r4
 8014aea:	f000 feed 	bl	80158c8 <_free_r>
 8014aee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014af0:	b111      	cbz	r1, 8014af8 <_reclaim_reent+0x80>
 8014af2:	4620      	mov	r0, r4
 8014af4:	f000 fee8 	bl	80158c8 <_free_r>
 8014af8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8014afa:	b111      	cbz	r1, 8014b02 <_reclaim_reent+0x8a>
 8014afc:	4620      	mov	r0, r4
 8014afe:	f000 fee3 	bl	80158c8 <_free_r>
 8014b02:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014b04:	b111      	cbz	r1, 8014b0c <_reclaim_reent+0x94>
 8014b06:	4620      	mov	r0, r4
 8014b08:	f000 fede 	bl	80158c8 <_free_r>
 8014b0c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8014b0e:	b111      	cbz	r1, 8014b16 <_reclaim_reent+0x9e>
 8014b10:	4620      	mov	r0, r4
 8014b12:	f000 fed9 	bl	80158c8 <_free_r>
 8014b16:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014b18:	b111      	cbz	r1, 8014b20 <_reclaim_reent+0xa8>
 8014b1a:	4620      	mov	r0, r4
 8014b1c:	f000 fed4 	bl	80158c8 <_free_r>
 8014b20:	6a23      	ldr	r3, [r4, #32]
 8014b22:	b11b      	cbz	r3, 8014b2c <_reclaim_reent+0xb4>
 8014b24:	4620      	mov	r0, r4
 8014b26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014b2a:	4718      	bx	r3
 8014b2c:	bd70      	pop	{r4, r5, r6, pc}
 8014b2e:	bf00      	nop
 8014b30:	20000070 	.word	0x20000070

08014b34 <_lseek_r>:
 8014b34:	b538      	push	{r3, r4, r5, lr}
 8014b36:	4d07      	ldr	r5, [pc, #28]	@ (8014b54 <_lseek_r+0x20>)
 8014b38:	4604      	mov	r4, r0
 8014b3a:	4608      	mov	r0, r1
 8014b3c:	4611      	mov	r1, r2
 8014b3e:	2200      	movs	r2, #0
 8014b40:	602a      	str	r2, [r5, #0]
 8014b42:	461a      	mov	r2, r3
 8014b44:	f7f3 f955 	bl	8007df2 <_lseek>
 8014b48:	1c43      	adds	r3, r0, #1
 8014b4a:	d102      	bne.n	8014b52 <_lseek_r+0x1e>
 8014b4c:	682b      	ldr	r3, [r5, #0]
 8014b4e:	b103      	cbz	r3, 8014b52 <_lseek_r+0x1e>
 8014b50:	6023      	str	r3, [r4, #0]
 8014b52:	bd38      	pop	{r3, r4, r5, pc}
 8014b54:	20006e60 	.word	0x20006e60

08014b58 <_read_r>:
 8014b58:	b538      	push	{r3, r4, r5, lr}
 8014b5a:	4d07      	ldr	r5, [pc, #28]	@ (8014b78 <_read_r+0x20>)
 8014b5c:	4604      	mov	r4, r0
 8014b5e:	4608      	mov	r0, r1
 8014b60:	4611      	mov	r1, r2
 8014b62:	2200      	movs	r2, #0
 8014b64:	602a      	str	r2, [r5, #0]
 8014b66:	461a      	mov	r2, r3
 8014b68:	f7f3 f8e3 	bl	8007d32 <_read>
 8014b6c:	1c43      	adds	r3, r0, #1
 8014b6e:	d102      	bne.n	8014b76 <_read_r+0x1e>
 8014b70:	682b      	ldr	r3, [r5, #0]
 8014b72:	b103      	cbz	r3, 8014b76 <_read_r+0x1e>
 8014b74:	6023      	str	r3, [r4, #0]
 8014b76:	bd38      	pop	{r3, r4, r5, pc}
 8014b78:	20006e60 	.word	0x20006e60

08014b7c <_write_r>:
 8014b7c:	b538      	push	{r3, r4, r5, lr}
 8014b7e:	4d07      	ldr	r5, [pc, #28]	@ (8014b9c <_write_r+0x20>)
 8014b80:	4604      	mov	r4, r0
 8014b82:	4608      	mov	r0, r1
 8014b84:	4611      	mov	r1, r2
 8014b86:	2200      	movs	r2, #0
 8014b88:	602a      	str	r2, [r5, #0]
 8014b8a:	461a      	mov	r2, r3
 8014b8c:	f7f3 f8ee 	bl	8007d6c <_write>
 8014b90:	1c43      	adds	r3, r0, #1
 8014b92:	d102      	bne.n	8014b9a <_write_r+0x1e>
 8014b94:	682b      	ldr	r3, [r5, #0]
 8014b96:	b103      	cbz	r3, 8014b9a <_write_r+0x1e>
 8014b98:	6023      	str	r3, [r4, #0]
 8014b9a:	bd38      	pop	{r3, r4, r5, pc}
 8014b9c:	20006e60 	.word	0x20006e60

08014ba0 <__errno>:
 8014ba0:	4b01      	ldr	r3, [pc, #4]	@ (8014ba8 <__errno+0x8>)
 8014ba2:	6818      	ldr	r0, [r3, #0]
 8014ba4:	4770      	bx	lr
 8014ba6:	bf00      	nop
 8014ba8:	20000070 	.word	0x20000070

08014bac <__libc_init_array>:
 8014bac:	b570      	push	{r4, r5, r6, lr}
 8014bae:	4d0d      	ldr	r5, [pc, #52]	@ (8014be4 <__libc_init_array+0x38>)
 8014bb0:	4c0d      	ldr	r4, [pc, #52]	@ (8014be8 <__libc_init_array+0x3c>)
 8014bb2:	1b64      	subs	r4, r4, r5
 8014bb4:	10a4      	asrs	r4, r4, #2
 8014bb6:	2600      	movs	r6, #0
 8014bb8:	42a6      	cmp	r6, r4
 8014bba:	d109      	bne.n	8014bd0 <__libc_init_array+0x24>
 8014bbc:	4d0b      	ldr	r5, [pc, #44]	@ (8014bec <__libc_init_array+0x40>)
 8014bbe:	4c0c      	ldr	r4, [pc, #48]	@ (8014bf0 <__libc_init_array+0x44>)
 8014bc0:	f001 ff64 	bl	8016a8c <_init>
 8014bc4:	1b64      	subs	r4, r4, r5
 8014bc6:	10a4      	asrs	r4, r4, #2
 8014bc8:	2600      	movs	r6, #0
 8014bca:	42a6      	cmp	r6, r4
 8014bcc:	d105      	bne.n	8014bda <__libc_init_array+0x2e>
 8014bce:	bd70      	pop	{r4, r5, r6, pc}
 8014bd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8014bd4:	4798      	blx	r3
 8014bd6:	3601      	adds	r6, #1
 8014bd8:	e7ee      	b.n	8014bb8 <__libc_init_array+0xc>
 8014bda:	f855 3b04 	ldr.w	r3, [r5], #4
 8014bde:	4798      	blx	r3
 8014be0:	3601      	adds	r6, #1
 8014be2:	e7f2      	b.n	8014bca <__libc_init_array+0x1e>
 8014be4:	08016f54 	.word	0x08016f54
 8014be8:	08016f54 	.word	0x08016f54
 8014bec:	08016f54 	.word	0x08016f54
 8014bf0:	08016f58 	.word	0x08016f58

08014bf4 <__retarget_lock_init_recursive>:
 8014bf4:	4770      	bx	lr

08014bf6 <__retarget_lock_acquire_recursive>:
 8014bf6:	4770      	bx	lr

08014bf8 <__retarget_lock_release_recursive>:
 8014bf8:	4770      	bx	lr

08014bfa <memcpy>:
 8014bfa:	440a      	add	r2, r1
 8014bfc:	4291      	cmp	r1, r2
 8014bfe:	f100 33ff 	add.w	r3, r0, #4294967295
 8014c02:	d100      	bne.n	8014c06 <memcpy+0xc>
 8014c04:	4770      	bx	lr
 8014c06:	b510      	push	{r4, lr}
 8014c08:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014c0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014c10:	4291      	cmp	r1, r2
 8014c12:	d1f9      	bne.n	8014c08 <memcpy+0xe>
 8014c14:	bd10      	pop	{r4, pc}

08014c16 <quorem>:
 8014c16:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c1a:	6903      	ldr	r3, [r0, #16]
 8014c1c:	690c      	ldr	r4, [r1, #16]
 8014c1e:	42a3      	cmp	r3, r4
 8014c20:	4607      	mov	r7, r0
 8014c22:	db7e      	blt.n	8014d22 <quorem+0x10c>
 8014c24:	3c01      	subs	r4, #1
 8014c26:	f101 0814 	add.w	r8, r1, #20
 8014c2a:	00a3      	lsls	r3, r4, #2
 8014c2c:	f100 0514 	add.w	r5, r0, #20
 8014c30:	9300      	str	r3, [sp, #0]
 8014c32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014c36:	9301      	str	r3, [sp, #4]
 8014c38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014c3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014c40:	3301      	adds	r3, #1
 8014c42:	429a      	cmp	r2, r3
 8014c44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014c48:	fbb2 f6f3 	udiv	r6, r2, r3
 8014c4c:	d32e      	bcc.n	8014cac <quorem+0x96>
 8014c4e:	f04f 0a00 	mov.w	sl, #0
 8014c52:	46c4      	mov	ip, r8
 8014c54:	46ae      	mov	lr, r5
 8014c56:	46d3      	mov	fp, sl
 8014c58:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014c5c:	b298      	uxth	r0, r3
 8014c5e:	fb06 a000 	mla	r0, r6, r0, sl
 8014c62:	0c02      	lsrs	r2, r0, #16
 8014c64:	0c1b      	lsrs	r3, r3, #16
 8014c66:	fb06 2303 	mla	r3, r6, r3, r2
 8014c6a:	f8de 2000 	ldr.w	r2, [lr]
 8014c6e:	b280      	uxth	r0, r0
 8014c70:	b292      	uxth	r2, r2
 8014c72:	1a12      	subs	r2, r2, r0
 8014c74:	445a      	add	r2, fp
 8014c76:	f8de 0000 	ldr.w	r0, [lr]
 8014c7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014c7e:	b29b      	uxth	r3, r3
 8014c80:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014c84:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014c88:	b292      	uxth	r2, r2
 8014c8a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8014c8e:	45e1      	cmp	r9, ip
 8014c90:	f84e 2b04 	str.w	r2, [lr], #4
 8014c94:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014c98:	d2de      	bcs.n	8014c58 <quorem+0x42>
 8014c9a:	9b00      	ldr	r3, [sp, #0]
 8014c9c:	58eb      	ldr	r3, [r5, r3]
 8014c9e:	b92b      	cbnz	r3, 8014cac <quorem+0x96>
 8014ca0:	9b01      	ldr	r3, [sp, #4]
 8014ca2:	3b04      	subs	r3, #4
 8014ca4:	429d      	cmp	r5, r3
 8014ca6:	461a      	mov	r2, r3
 8014ca8:	d32f      	bcc.n	8014d0a <quorem+0xf4>
 8014caa:	613c      	str	r4, [r7, #16]
 8014cac:	4638      	mov	r0, r7
 8014cae:	f001 f97d 	bl	8015fac <__mcmp>
 8014cb2:	2800      	cmp	r0, #0
 8014cb4:	db25      	blt.n	8014d02 <quorem+0xec>
 8014cb6:	4629      	mov	r1, r5
 8014cb8:	2000      	movs	r0, #0
 8014cba:	f858 2b04 	ldr.w	r2, [r8], #4
 8014cbe:	f8d1 c000 	ldr.w	ip, [r1]
 8014cc2:	fa1f fe82 	uxth.w	lr, r2
 8014cc6:	fa1f f38c 	uxth.w	r3, ip
 8014cca:	eba3 030e 	sub.w	r3, r3, lr
 8014cce:	4403      	add	r3, r0
 8014cd0:	0c12      	lsrs	r2, r2, #16
 8014cd2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014cd6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014cda:	b29b      	uxth	r3, r3
 8014cdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014ce0:	45c1      	cmp	r9, r8
 8014ce2:	f841 3b04 	str.w	r3, [r1], #4
 8014ce6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014cea:	d2e6      	bcs.n	8014cba <quorem+0xa4>
 8014cec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014cf0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014cf4:	b922      	cbnz	r2, 8014d00 <quorem+0xea>
 8014cf6:	3b04      	subs	r3, #4
 8014cf8:	429d      	cmp	r5, r3
 8014cfa:	461a      	mov	r2, r3
 8014cfc:	d30b      	bcc.n	8014d16 <quorem+0x100>
 8014cfe:	613c      	str	r4, [r7, #16]
 8014d00:	3601      	adds	r6, #1
 8014d02:	4630      	mov	r0, r6
 8014d04:	b003      	add	sp, #12
 8014d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d0a:	6812      	ldr	r2, [r2, #0]
 8014d0c:	3b04      	subs	r3, #4
 8014d0e:	2a00      	cmp	r2, #0
 8014d10:	d1cb      	bne.n	8014caa <quorem+0x94>
 8014d12:	3c01      	subs	r4, #1
 8014d14:	e7c6      	b.n	8014ca4 <quorem+0x8e>
 8014d16:	6812      	ldr	r2, [r2, #0]
 8014d18:	3b04      	subs	r3, #4
 8014d1a:	2a00      	cmp	r2, #0
 8014d1c:	d1ef      	bne.n	8014cfe <quorem+0xe8>
 8014d1e:	3c01      	subs	r4, #1
 8014d20:	e7ea      	b.n	8014cf8 <quorem+0xe2>
 8014d22:	2000      	movs	r0, #0
 8014d24:	e7ee      	b.n	8014d04 <quorem+0xee>
	...

08014d28 <_dtoa_r>:
 8014d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d2c:	69c7      	ldr	r7, [r0, #28]
 8014d2e:	b097      	sub	sp, #92	@ 0x5c
 8014d30:	ed8d 0b04 	vstr	d0, [sp, #16]
 8014d34:	ec55 4b10 	vmov	r4, r5, d0
 8014d38:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8014d3a:	9107      	str	r1, [sp, #28]
 8014d3c:	4681      	mov	r9, r0
 8014d3e:	920c      	str	r2, [sp, #48]	@ 0x30
 8014d40:	9311      	str	r3, [sp, #68]	@ 0x44
 8014d42:	b97f      	cbnz	r7, 8014d64 <_dtoa_r+0x3c>
 8014d44:	2010      	movs	r0, #16
 8014d46:	f000 fe09 	bl	801595c <malloc>
 8014d4a:	4602      	mov	r2, r0
 8014d4c:	f8c9 001c 	str.w	r0, [r9, #28]
 8014d50:	b920      	cbnz	r0, 8014d5c <_dtoa_r+0x34>
 8014d52:	4ba9      	ldr	r3, [pc, #676]	@ (8014ff8 <_dtoa_r+0x2d0>)
 8014d54:	21ef      	movs	r1, #239	@ 0xef
 8014d56:	48a9      	ldr	r0, [pc, #676]	@ (8014ffc <_dtoa_r+0x2d4>)
 8014d58:	f001 faec 	bl	8016334 <__assert_func>
 8014d5c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8014d60:	6007      	str	r7, [r0, #0]
 8014d62:	60c7      	str	r7, [r0, #12]
 8014d64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014d68:	6819      	ldr	r1, [r3, #0]
 8014d6a:	b159      	cbz	r1, 8014d84 <_dtoa_r+0x5c>
 8014d6c:	685a      	ldr	r2, [r3, #4]
 8014d6e:	604a      	str	r2, [r1, #4]
 8014d70:	2301      	movs	r3, #1
 8014d72:	4093      	lsls	r3, r2
 8014d74:	608b      	str	r3, [r1, #8]
 8014d76:	4648      	mov	r0, r9
 8014d78:	f000 fee6 	bl	8015b48 <_Bfree>
 8014d7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014d80:	2200      	movs	r2, #0
 8014d82:	601a      	str	r2, [r3, #0]
 8014d84:	1e2b      	subs	r3, r5, #0
 8014d86:	bfb9      	ittee	lt
 8014d88:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014d8c:	9305      	strlt	r3, [sp, #20]
 8014d8e:	2300      	movge	r3, #0
 8014d90:	6033      	strge	r3, [r6, #0]
 8014d92:	9f05      	ldr	r7, [sp, #20]
 8014d94:	4b9a      	ldr	r3, [pc, #616]	@ (8015000 <_dtoa_r+0x2d8>)
 8014d96:	bfbc      	itt	lt
 8014d98:	2201      	movlt	r2, #1
 8014d9a:	6032      	strlt	r2, [r6, #0]
 8014d9c:	43bb      	bics	r3, r7
 8014d9e:	d112      	bne.n	8014dc6 <_dtoa_r+0x9e>
 8014da0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014da2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8014da6:	6013      	str	r3, [r2, #0]
 8014da8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014dac:	4323      	orrs	r3, r4
 8014dae:	f000 855a 	beq.w	8015866 <_dtoa_r+0xb3e>
 8014db2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014db4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8015014 <_dtoa_r+0x2ec>
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	f000 855c 	beq.w	8015876 <_dtoa_r+0xb4e>
 8014dbe:	f10a 0303 	add.w	r3, sl, #3
 8014dc2:	f000 bd56 	b.w	8015872 <_dtoa_r+0xb4a>
 8014dc6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8014dca:	2200      	movs	r2, #0
 8014dcc:	ec51 0b17 	vmov	r0, r1, d7
 8014dd0:	2300      	movs	r3, #0
 8014dd2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8014dd6:	f7eb fe9f 	bl	8000b18 <__aeabi_dcmpeq>
 8014dda:	4680      	mov	r8, r0
 8014ddc:	b158      	cbz	r0, 8014df6 <_dtoa_r+0xce>
 8014dde:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014de0:	2301      	movs	r3, #1
 8014de2:	6013      	str	r3, [r2, #0]
 8014de4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014de6:	b113      	cbz	r3, 8014dee <_dtoa_r+0xc6>
 8014de8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8014dea:	4b86      	ldr	r3, [pc, #536]	@ (8015004 <_dtoa_r+0x2dc>)
 8014dec:	6013      	str	r3, [r2, #0]
 8014dee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8015018 <_dtoa_r+0x2f0>
 8014df2:	f000 bd40 	b.w	8015876 <_dtoa_r+0xb4e>
 8014df6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8014dfa:	aa14      	add	r2, sp, #80	@ 0x50
 8014dfc:	a915      	add	r1, sp, #84	@ 0x54
 8014dfe:	4648      	mov	r0, r9
 8014e00:	f001 f984 	bl	801610c <__d2b>
 8014e04:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8014e08:	9002      	str	r0, [sp, #8]
 8014e0a:	2e00      	cmp	r6, #0
 8014e0c:	d078      	beq.n	8014f00 <_dtoa_r+0x1d8>
 8014e0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014e10:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8014e14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014e18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014e1c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8014e20:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8014e24:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8014e28:	4619      	mov	r1, r3
 8014e2a:	2200      	movs	r2, #0
 8014e2c:	4b76      	ldr	r3, [pc, #472]	@ (8015008 <_dtoa_r+0x2e0>)
 8014e2e:	f7eb fa53 	bl	80002d8 <__aeabi_dsub>
 8014e32:	a36b      	add	r3, pc, #428	@ (adr r3, 8014fe0 <_dtoa_r+0x2b8>)
 8014e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e38:	f7eb fc06 	bl	8000648 <__aeabi_dmul>
 8014e3c:	a36a      	add	r3, pc, #424	@ (adr r3, 8014fe8 <_dtoa_r+0x2c0>)
 8014e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e42:	f7eb fa4b 	bl	80002dc <__adddf3>
 8014e46:	4604      	mov	r4, r0
 8014e48:	4630      	mov	r0, r6
 8014e4a:	460d      	mov	r5, r1
 8014e4c:	f7eb fb92 	bl	8000574 <__aeabi_i2d>
 8014e50:	a367      	add	r3, pc, #412	@ (adr r3, 8014ff0 <_dtoa_r+0x2c8>)
 8014e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e56:	f7eb fbf7 	bl	8000648 <__aeabi_dmul>
 8014e5a:	4602      	mov	r2, r0
 8014e5c:	460b      	mov	r3, r1
 8014e5e:	4620      	mov	r0, r4
 8014e60:	4629      	mov	r1, r5
 8014e62:	f7eb fa3b 	bl	80002dc <__adddf3>
 8014e66:	4604      	mov	r4, r0
 8014e68:	460d      	mov	r5, r1
 8014e6a:	f7eb fe9d 	bl	8000ba8 <__aeabi_d2iz>
 8014e6e:	2200      	movs	r2, #0
 8014e70:	4607      	mov	r7, r0
 8014e72:	2300      	movs	r3, #0
 8014e74:	4620      	mov	r0, r4
 8014e76:	4629      	mov	r1, r5
 8014e78:	f7eb fe58 	bl	8000b2c <__aeabi_dcmplt>
 8014e7c:	b140      	cbz	r0, 8014e90 <_dtoa_r+0x168>
 8014e7e:	4638      	mov	r0, r7
 8014e80:	f7eb fb78 	bl	8000574 <__aeabi_i2d>
 8014e84:	4622      	mov	r2, r4
 8014e86:	462b      	mov	r3, r5
 8014e88:	f7eb fe46 	bl	8000b18 <__aeabi_dcmpeq>
 8014e8c:	b900      	cbnz	r0, 8014e90 <_dtoa_r+0x168>
 8014e8e:	3f01      	subs	r7, #1
 8014e90:	2f16      	cmp	r7, #22
 8014e92:	d852      	bhi.n	8014f3a <_dtoa_r+0x212>
 8014e94:	4b5d      	ldr	r3, [pc, #372]	@ (801500c <_dtoa_r+0x2e4>)
 8014e96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014ea2:	f7eb fe43 	bl	8000b2c <__aeabi_dcmplt>
 8014ea6:	2800      	cmp	r0, #0
 8014ea8:	d049      	beq.n	8014f3e <_dtoa_r+0x216>
 8014eaa:	3f01      	subs	r7, #1
 8014eac:	2300      	movs	r3, #0
 8014eae:	9310      	str	r3, [sp, #64]	@ 0x40
 8014eb0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014eb2:	1b9b      	subs	r3, r3, r6
 8014eb4:	1e5a      	subs	r2, r3, #1
 8014eb6:	bf45      	ittet	mi
 8014eb8:	f1c3 0301 	rsbmi	r3, r3, #1
 8014ebc:	9300      	strmi	r3, [sp, #0]
 8014ebe:	2300      	movpl	r3, #0
 8014ec0:	2300      	movmi	r3, #0
 8014ec2:	9206      	str	r2, [sp, #24]
 8014ec4:	bf54      	ite	pl
 8014ec6:	9300      	strpl	r3, [sp, #0]
 8014ec8:	9306      	strmi	r3, [sp, #24]
 8014eca:	2f00      	cmp	r7, #0
 8014ecc:	db39      	blt.n	8014f42 <_dtoa_r+0x21a>
 8014ece:	9b06      	ldr	r3, [sp, #24]
 8014ed0:	970d      	str	r7, [sp, #52]	@ 0x34
 8014ed2:	443b      	add	r3, r7
 8014ed4:	9306      	str	r3, [sp, #24]
 8014ed6:	2300      	movs	r3, #0
 8014ed8:	9308      	str	r3, [sp, #32]
 8014eda:	9b07      	ldr	r3, [sp, #28]
 8014edc:	2b09      	cmp	r3, #9
 8014ede:	d863      	bhi.n	8014fa8 <_dtoa_r+0x280>
 8014ee0:	2b05      	cmp	r3, #5
 8014ee2:	bfc4      	itt	gt
 8014ee4:	3b04      	subgt	r3, #4
 8014ee6:	9307      	strgt	r3, [sp, #28]
 8014ee8:	9b07      	ldr	r3, [sp, #28]
 8014eea:	f1a3 0302 	sub.w	r3, r3, #2
 8014eee:	bfcc      	ite	gt
 8014ef0:	2400      	movgt	r4, #0
 8014ef2:	2401      	movle	r4, #1
 8014ef4:	2b03      	cmp	r3, #3
 8014ef6:	d863      	bhi.n	8014fc0 <_dtoa_r+0x298>
 8014ef8:	e8df f003 	tbb	[pc, r3]
 8014efc:	2b375452 	.word	0x2b375452
 8014f00:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8014f04:	441e      	add	r6, r3
 8014f06:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8014f0a:	2b20      	cmp	r3, #32
 8014f0c:	bfc1      	itttt	gt
 8014f0e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8014f12:	409f      	lslgt	r7, r3
 8014f14:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8014f18:	fa24 f303 	lsrgt.w	r3, r4, r3
 8014f1c:	bfd6      	itet	le
 8014f1e:	f1c3 0320 	rsble	r3, r3, #32
 8014f22:	ea47 0003 	orrgt.w	r0, r7, r3
 8014f26:	fa04 f003 	lslle.w	r0, r4, r3
 8014f2a:	f7eb fb13 	bl	8000554 <__aeabi_ui2d>
 8014f2e:	2201      	movs	r2, #1
 8014f30:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8014f34:	3e01      	subs	r6, #1
 8014f36:	9212      	str	r2, [sp, #72]	@ 0x48
 8014f38:	e776      	b.n	8014e28 <_dtoa_r+0x100>
 8014f3a:	2301      	movs	r3, #1
 8014f3c:	e7b7      	b.n	8014eae <_dtoa_r+0x186>
 8014f3e:	9010      	str	r0, [sp, #64]	@ 0x40
 8014f40:	e7b6      	b.n	8014eb0 <_dtoa_r+0x188>
 8014f42:	9b00      	ldr	r3, [sp, #0]
 8014f44:	1bdb      	subs	r3, r3, r7
 8014f46:	9300      	str	r3, [sp, #0]
 8014f48:	427b      	negs	r3, r7
 8014f4a:	9308      	str	r3, [sp, #32]
 8014f4c:	2300      	movs	r3, #0
 8014f4e:	930d      	str	r3, [sp, #52]	@ 0x34
 8014f50:	e7c3      	b.n	8014eda <_dtoa_r+0x1b2>
 8014f52:	2301      	movs	r3, #1
 8014f54:	9309      	str	r3, [sp, #36]	@ 0x24
 8014f56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014f58:	eb07 0b03 	add.w	fp, r7, r3
 8014f5c:	f10b 0301 	add.w	r3, fp, #1
 8014f60:	2b01      	cmp	r3, #1
 8014f62:	9303      	str	r3, [sp, #12]
 8014f64:	bfb8      	it	lt
 8014f66:	2301      	movlt	r3, #1
 8014f68:	e006      	b.n	8014f78 <_dtoa_r+0x250>
 8014f6a:	2301      	movs	r3, #1
 8014f6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8014f6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	dd28      	ble.n	8014fc6 <_dtoa_r+0x29e>
 8014f74:	469b      	mov	fp, r3
 8014f76:	9303      	str	r3, [sp, #12]
 8014f78:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8014f7c:	2100      	movs	r1, #0
 8014f7e:	2204      	movs	r2, #4
 8014f80:	f102 0514 	add.w	r5, r2, #20
 8014f84:	429d      	cmp	r5, r3
 8014f86:	d926      	bls.n	8014fd6 <_dtoa_r+0x2ae>
 8014f88:	6041      	str	r1, [r0, #4]
 8014f8a:	4648      	mov	r0, r9
 8014f8c:	f000 fd9c 	bl	8015ac8 <_Balloc>
 8014f90:	4682      	mov	sl, r0
 8014f92:	2800      	cmp	r0, #0
 8014f94:	d142      	bne.n	801501c <_dtoa_r+0x2f4>
 8014f96:	4b1e      	ldr	r3, [pc, #120]	@ (8015010 <_dtoa_r+0x2e8>)
 8014f98:	4602      	mov	r2, r0
 8014f9a:	f240 11af 	movw	r1, #431	@ 0x1af
 8014f9e:	e6da      	b.n	8014d56 <_dtoa_r+0x2e>
 8014fa0:	2300      	movs	r3, #0
 8014fa2:	e7e3      	b.n	8014f6c <_dtoa_r+0x244>
 8014fa4:	2300      	movs	r3, #0
 8014fa6:	e7d5      	b.n	8014f54 <_dtoa_r+0x22c>
 8014fa8:	2401      	movs	r4, #1
 8014faa:	2300      	movs	r3, #0
 8014fac:	9307      	str	r3, [sp, #28]
 8014fae:	9409      	str	r4, [sp, #36]	@ 0x24
 8014fb0:	f04f 3bff 	mov.w	fp, #4294967295
 8014fb4:	2200      	movs	r2, #0
 8014fb6:	f8cd b00c 	str.w	fp, [sp, #12]
 8014fba:	2312      	movs	r3, #18
 8014fbc:	920c      	str	r2, [sp, #48]	@ 0x30
 8014fbe:	e7db      	b.n	8014f78 <_dtoa_r+0x250>
 8014fc0:	2301      	movs	r3, #1
 8014fc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8014fc4:	e7f4      	b.n	8014fb0 <_dtoa_r+0x288>
 8014fc6:	f04f 0b01 	mov.w	fp, #1
 8014fca:	f8cd b00c 	str.w	fp, [sp, #12]
 8014fce:	465b      	mov	r3, fp
 8014fd0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8014fd4:	e7d0      	b.n	8014f78 <_dtoa_r+0x250>
 8014fd6:	3101      	adds	r1, #1
 8014fd8:	0052      	lsls	r2, r2, #1
 8014fda:	e7d1      	b.n	8014f80 <_dtoa_r+0x258>
 8014fdc:	f3af 8000 	nop.w
 8014fe0:	636f4361 	.word	0x636f4361
 8014fe4:	3fd287a7 	.word	0x3fd287a7
 8014fe8:	8b60c8b3 	.word	0x8b60c8b3
 8014fec:	3fc68a28 	.word	0x3fc68a28
 8014ff0:	509f79fb 	.word	0x509f79fb
 8014ff4:	3fd34413 	.word	0x3fd34413
 8014ff8:	08016c15 	.word	0x08016c15
 8014ffc:	08016c2c 	.word	0x08016c2c
 8015000:	7ff00000 	.word	0x7ff00000
 8015004:	08016be5 	.word	0x08016be5
 8015008:	3ff80000 	.word	0x3ff80000
 801500c:	08016d80 	.word	0x08016d80
 8015010:	08016c84 	.word	0x08016c84
 8015014:	08016c11 	.word	0x08016c11
 8015018:	08016be4 	.word	0x08016be4
 801501c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015020:	6018      	str	r0, [r3, #0]
 8015022:	9b03      	ldr	r3, [sp, #12]
 8015024:	2b0e      	cmp	r3, #14
 8015026:	f200 80a1 	bhi.w	801516c <_dtoa_r+0x444>
 801502a:	2c00      	cmp	r4, #0
 801502c:	f000 809e 	beq.w	801516c <_dtoa_r+0x444>
 8015030:	2f00      	cmp	r7, #0
 8015032:	dd33      	ble.n	801509c <_dtoa_r+0x374>
 8015034:	4b9c      	ldr	r3, [pc, #624]	@ (80152a8 <_dtoa_r+0x580>)
 8015036:	f007 020f 	and.w	r2, r7, #15
 801503a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801503e:	ed93 7b00 	vldr	d7, [r3]
 8015042:	05f8      	lsls	r0, r7, #23
 8015044:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8015048:	ea4f 1427 	mov.w	r4, r7, asr #4
 801504c:	d516      	bpl.n	801507c <_dtoa_r+0x354>
 801504e:	4b97      	ldr	r3, [pc, #604]	@ (80152ac <_dtoa_r+0x584>)
 8015050:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015054:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015058:	f7eb fc20 	bl	800089c <__aeabi_ddiv>
 801505c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015060:	f004 040f 	and.w	r4, r4, #15
 8015064:	2603      	movs	r6, #3
 8015066:	4d91      	ldr	r5, [pc, #580]	@ (80152ac <_dtoa_r+0x584>)
 8015068:	b954      	cbnz	r4, 8015080 <_dtoa_r+0x358>
 801506a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801506e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015072:	f7eb fc13 	bl	800089c <__aeabi_ddiv>
 8015076:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801507a:	e028      	b.n	80150ce <_dtoa_r+0x3a6>
 801507c:	2602      	movs	r6, #2
 801507e:	e7f2      	b.n	8015066 <_dtoa_r+0x33e>
 8015080:	07e1      	lsls	r1, r4, #31
 8015082:	d508      	bpl.n	8015096 <_dtoa_r+0x36e>
 8015084:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015088:	e9d5 2300 	ldrd	r2, r3, [r5]
 801508c:	f7eb fadc 	bl	8000648 <__aeabi_dmul>
 8015090:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015094:	3601      	adds	r6, #1
 8015096:	1064      	asrs	r4, r4, #1
 8015098:	3508      	adds	r5, #8
 801509a:	e7e5      	b.n	8015068 <_dtoa_r+0x340>
 801509c:	f000 80af 	beq.w	80151fe <_dtoa_r+0x4d6>
 80150a0:	427c      	negs	r4, r7
 80150a2:	4b81      	ldr	r3, [pc, #516]	@ (80152a8 <_dtoa_r+0x580>)
 80150a4:	4d81      	ldr	r5, [pc, #516]	@ (80152ac <_dtoa_r+0x584>)
 80150a6:	f004 020f 	and.w	r2, r4, #15
 80150aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80150ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80150b6:	f7eb fac7 	bl	8000648 <__aeabi_dmul>
 80150ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80150be:	1124      	asrs	r4, r4, #4
 80150c0:	2300      	movs	r3, #0
 80150c2:	2602      	movs	r6, #2
 80150c4:	2c00      	cmp	r4, #0
 80150c6:	f040 808f 	bne.w	80151e8 <_dtoa_r+0x4c0>
 80150ca:	2b00      	cmp	r3, #0
 80150cc:	d1d3      	bne.n	8015076 <_dtoa_r+0x34e>
 80150ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80150d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80150d4:	2b00      	cmp	r3, #0
 80150d6:	f000 8094 	beq.w	8015202 <_dtoa_r+0x4da>
 80150da:	4b75      	ldr	r3, [pc, #468]	@ (80152b0 <_dtoa_r+0x588>)
 80150dc:	2200      	movs	r2, #0
 80150de:	4620      	mov	r0, r4
 80150e0:	4629      	mov	r1, r5
 80150e2:	f7eb fd23 	bl	8000b2c <__aeabi_dcmplt>
 80150e6:	2800      	cmp	r0, #0
 80150e8:	f000 808b 	beq.w	8015202 <_dtoa_r+0x4da>
 80150ec:	9b03      	ldr	r3, [sp, #12]
 80150ee:	2b00      	cmp	r3, #0
 80150f0:	f000 8087 	beq.w	8015202 <_dtoa_r+0x4da>
 80150f4:	f1bb 0f00 	cmp.w	fp, #0
 80150f8:	dd34      	ble.n	8015164 <_dtoa_r+0x43c>
 80150fa:	4620      	mov	r0, r4
 80150fc:	4b6d      	ldr	r3, [pc, #436]	@ (80152b4 <_dtoa_r+0x58c>)
 80150fe:	2200      	movs	r2, #0
 8015100:	4629      	mov	r1, r5
 8015102:	f7eb faa1 	bl	8000648 <__aeabi_dmul>
 8015106:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801510a:	f107 38ff 	add.w	r8, r7, #4294967295
 801510e:	3601      	adds	r6, #1
 8015110:	465c      	mov	r4, fp
 8015112:	4630      	mov	r0, r6
 8015114:	f7eb fa2e 	bl	8000574 <__aeabi_i2d>
 8015118:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801511c:	f7eb fa94 	bl	8000648 <__aeabi_dmul>
 8015120:	4b65      	ldr	r3, [pc, #404]	@ (80152b8 <_dtoa_r+0x590>)
 8015122:	2200      	movs	r2, #0
 8015124:	f7eb f8da 	bl	80002dc <__adddf3>
 8015128:	4605      	mov	r5, r0
 801512a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801512e:	2c00      	cmp	r4, #0
 8015130:	d16a      	bne.n	8015208 <_dtoa_r+0x4e0>
 8015132:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015136:	4b61      	ldr	r3, [pc, #388]	@ (80152bc <_dtoa_r+0x594>)
 8015138:	2200      	movs	r2, #0
 801513a:	f7eb f8cd 	bl	80002d8 <__aeabi_dsub>
 801513e:	4602      	mov	r2, r0
 8015140:	460b      	mov	r3, r1
 8015142:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015146:	462a      	mov	r2, r5
 8015148:	4633      	mov	r3, r6
 801514a:	f7eb fd0d 	bl	8000b68 <__aeabi_dcmpgt>
 801514e:	2800      	cmp	r0, #0
 8015150:	f040 8298 	bne.w	8015684 <_dtoa_r+0x95c>
 8015154:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015158:	462a      	mov	r2, r5
 801515a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801515e:	f7eb fce5 	bl	8000b2c <__aeabi_dcmplt>
 8015162:	bb38      	cbnz	r0, 80151b4 <_dtoa_r+0x48c>
 8015164:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8015168:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801516c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801516e:	2b00      	cmp	r3, #0
 8015170:	f2c0 8157 	blt.w	8015422 <_dtoa_r+0x6fa>
 8015174:	2f0e      	cmp	r7, #14
 8015176:	f300 8154 	bgt.w	8015422 <_dtoa_r+0x6fa>
 801517a:	4b4b      	ldr	r3, [pc, #300]	@ (80152a8 <_dtoa_r+0x580>)
 801517c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015180:	ed93 7b00 	vldr	d7, [r3]
 8015184:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015186:	2b00      	cmp	r3, #0
 8015188:	ed8d 7b00 	vstr	d7, [sp]
 801518c:	f280 80e5 	bge.w	801535a <_dtoa_r+0x632>
 8015190:	9b03      	ldr	r3, [sp, #12]
 8015192:	2b00      	cmp	r3, #0
 8015194:	f300 80e1 	bgt.w	801535a <_dtoa_r+0x632>
 8015198:	d10c      	bne.n	80151b4 <_dtoa_r+0x48c>
 801519a:	4b48      	ldr	r3, [pc, #288]	@ (80152bc <_dtoa_r+0x594>)
 801519c:	2200      	movs	r2, #0
 801519e:	ec51 0b17 	vmov	r0, r1, d7
 80151a2:	f7eb fa51 	bl	8000648 <__aeabi_dmul>
 80151a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80151aa:	f7eb fcd3 	bl	8000b54 <__aeabi_dcmpge>
 80151ae:	2800      	cmp	r0, #0
 80151b0:	f000 8266 	beq.w	8015680 <_dtoa_r+0x958>
 80151b4:	2400      	movs	r4, #0
 80151b6:	4625      	mov	r5, r4
 80151b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80151ba:	4656      	mov	r6, sl
 80151bc:	ea6f 0803 	mvn.w	r8, r3
 80151c0:	2700      	movs	r7, #0
 80151c2:	4621      	mov	r1, r4
 80151c4:	4648      	mov	r0, r9
 80151c6:	f000 fcbf 	bl	8015b48 <_Bfree>
 80151ca:	2d00      	cmp	r5, #0
 80151cc:	f000 80bd 	beq.w	801534a <_dtoa_r+0x622>
 80151d0:	b12f      	cbz	r7, 80151de <_dtoa_r+0x4b6>
 80151d2:	42af      	cmp	r7, r5
 80151d4:	d003      	beq.n	80151de <_dtoa_r+0x4b6>
 80151d6:	4639      	mov	r1, r7
 80151d8:	4648      	mov	r0, r9
 80151da:	f000 fcb5 	bl	8015b48 <_Bfree>
 80151de:	4629      	mov	r1, r5
 80151e0:	4648      	mov	r0, r9
 80151e2:	f000 fcb1 	bl	8015b48 <_Bfree>
 80151e6:	e0b0      	b.n	801534a <_dtoa_r+0x622>
 80151e8:	07e2      	lsls	r2, r4, #31
 80151ea:	d505      	bpl.n	80151f8 <_dtoa_r+0x4d0>
 80151ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80151f0:	f7eb fa2a 	bl	8000648 <__aeabi_dmul>
 80151f4:	3601      	adds	r6, #1
 80151f6:	2301      	movs	r3, #1
 80151f8:	1064      	asrs	r4, r4, #1
 80151fa:	3508      	adds	r5, #8
 80151fc:	e762      	b.n	80150c4 <_dtoa_r+0x39c>
 80151fe:	2602      	movs	r6, #2
 8015200:	e765      	b.n	80150ce <_dtoa_r+0x3a6>
 8015202:	9c03      	ldr	r4, [sp, #12]
 8015204:	46b8      	mov	r8, r7
 8015206:	e784      	b.n	8015112 <_dtoa_r+0x3ea>
 8015208:	4b27      	ldr	r3, [pc, #156]	@ (80152a8 <_dtoa_r+0x580>)
 801520a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801520c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015210:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015214:	4454      	add	r4, sl
 8015216:	2900      	cmp	r1, #0
 8015218:	d054      	beq.n	80152c4 <_dtoa_r+0x59c>
 801521a:	4929      	ldr	r1, [pc, #164]	@ (80152c0 <_dtoa_r+0x598>)
 801521c:	2000      	movs	r0, #0
 801521e:	f7eb fb3d 	bl	800089c <__aeabi_ddiv>
 8015222:	4633      	mov	r3, r6
 8015224:	462a      	mov	r2, r5
 8015226:	f7eb f857 	bl	80002d8 <__aeabi_dsub>
 801522a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801522e:	4656      	mov	r6, sl
 8015230:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015234:	f7eb fcb8 	bl	8000ba8 <__aeabi_d2iz>
 8015238:	4605      	mov	r5, r0
 801523a:	f7eb f99b 	bl	8000574 <__aeabi_i2d>
 801523e:	4602      	mov	r2, r0
 8015240:	460b      	mov	r3, r1
 8015242:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015246:	f7eb f847 	bl	80002d8 <__aeabi_dsub>
 801524a:	3530      	adds	r5, #48	@ 0x30
 801524c:	4602      	mov	r2, r0
 801524e:	460b      	mov	r3, r1
 8015250:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015254:	f806 5b01 	strb.w	r5, [r6], #1
 8015258:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801525c:	f7eb fc66 	bl	8000b2c <__aeabi_dcmplt>
 8015260:	2800      	cmp	r0, #0
 8015262:	d172      	bne.n	801534a <_dtoa_r+0x622>
 8015264:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015268:	4911      	ldr	r1, [pc, #68]	@ (80152b0 <_dtoa_r+0x588>)
 801526a:	2000      	movs	r0, #0
 801526c:	f7eb f834 	bl	80002d8 <__aeabi_dsub>
 8015270:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015274:	f7eb fc5a 	bl	8000b2c <__aeabi_dcmplt>
 8015278:	2800      	cmp	r0, #0
 801527a:	f040 80b4 	bne.w	80153e6 <_dtoa_r+0x6be>
 801527e:	42a6      	cmp	r6, r4
 8015280:	f43f af70 	beq.w	8015164 <_dtoa_r+0x43c>
 8015284:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015288:	4b0a      	ldr	r3, [pc, #40]	@ (80152b4 <_dtoa_r+0x58c>)
 801528a:	2200      	movs	r2, #0
 801528c:	f7eb f9dc 	bl	8000648 <__aeabi_dmul>
 8015290:	4b08      	ldr	r3, [pc, #32]	@ (80152b4 <_dtoa_r+0x58c>)
 8015292:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015296:	2200      	movs	r2, #0
 8015298:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801529c:	f7eb f9d4 	bl	8000648 <__aeabi_dmul>
 80152a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80152a4:	e7c4      	b.n	8015230 <_dtoa_r+0x508>
 80152a6:	bf00      	nop
 80152a8:	08016d80 	.word	0x08016d80
 80152ac:	08016d58 	.word	0x08016d58
 80152b0:	3ff00000 	.word	0x3ff00000
 80152b4:	40240000 	.word	0x40240000
 80152b8:	401c0000 	.word	0x401c0000
 80152bc:	40140000 	.word	0x40140000
 80152c0:	3fe00000 	.word	0x3fe00000
 80152c4:	4631      	mov	r1, r6
 80152c6:	4628      	mov	r0, r5
 80152c8:	f7eb f9be 	bl	8000648 <__aeabi_dmul>
 80152cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80152d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80152d2:	4656      	mov	r6, sl
 80152d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80152d8:	f7eb fc66 	bl	8000ba8 <__aeabi_d2iz>
 80152dc:	4605      	mov	r5, r0
 80152de:	f7eb f949 	bl	8000574 <__aeabi_i2d>
 80152e2:	4602      	mov	r2, r0
 80152e4:	460b      	mov	r3, r1
 80152e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80152ea:	f7ea fff5 	bl	80002d8 <__aeabi_dsub>
 80152ee:	3530      	adds	r5, #48	@ 0x30
 80152f0:	f806 5b01 	strb.w	r5, [r6], #1
 80152f4:	4602      	mov	r2, r0
 80152f6:	460b      	mov	r3, r1
 80152f8:	42a6      	cmp	r6, r4
 80152fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80152fe:	f04f 0200 	mov.w	r2, #0
 8015302:	d124      	bne.n	801534e <_dtoa_r+0x626>
 8015304:	4baf      	ldr	r3, [pc, #700]	@ (80155c4 <_dtoa_r+0x89c>)
 8015306:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801530a:	f7ea ffe7 	bl	80002dc <__adddf3>
 801530e:	4602      	mov	r2, r0
 8015310:	460b      	mov	r3, r1
 8015312:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015316:	f7eb fc27 	bl	8000b68 <__aeabi_dcmpgt>
 801531a:	2800      	cmp	r0, #0
 801531c:	d163      	bne.n	80153e6 <_dtoa_r+0x6be>
 801531e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015322:	49a8      	ldr	r1, [pc, #672]	@ (80155c4 <_dtoa_r+0x89c>)
 8015324:	2000      	movs	r0, #0
 8015326:	f7ea ffd7 	bl	80002d8 <__aeabi_dsub>
 801532a:	4602      	mov	r2, r0
 801532c:	460b      	mov	r3, r1
 801532e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015332:	f7eb fbfb 	bl	8000b2c <__aeabi_dcmplt>
 8015336:	2800      	cmp	r0, #0
 8015338:	f43f af14 	beq.w	8015164 <_dtoa_r+0x43c>
 801533c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801533e:	1e73      	subs	r3, r6, #1
 8015340:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015342:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015346:	2b30      	cmp	r3, #48	@ 0x30
 8015348:	d0f8      	beq.n	801533c <_dtoa_r+0x614>
 801534a:	4647      	mov	r7, r8
 801534c:	e03b      	b.n	80153c6 <_dtoa_r+0x69e>
 801534e:	4b9e      	ldr	r3, [pc, #632]	@ (80155c8 <_dtoa_r+0x8a0>)
 8015350:	f7eb f97a 	bl	8000648 <__aeabi_dmul>
 8015354:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015358:	e7bc      	b.n	80152d4 <_dtoa_r+0x5ac>
 801535a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801535e:	4656      	mov	r6, sl
 8015360:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015364:	4620      	mov	r0, r4
 8015366:	4629      	mov	r1, r5
 8015368:	f7eb fa98 	bl	800089c <__aeabi_ddiv>
 801536c:	f7eb fc1c 	bl	8000ba8 <__aeabi_d2iz>
 8015370:	4680      	mov	r8, r0
 8015372:	f7eb f8ff 	bl	8000574 <__aeabi_i2d>
 8015376:	e9dd 2300 	ldrd	r2, r3, [sp]
 801537a:	f7eb f965 	bl	8000648 <__aeabi_dmul>
 801537e:	4602      	mov	r2, r0
 8015380:	460b      	mov	r3, r1
 8015382:	4620      	mov	r0, r4
 8015384:	4629      	mov	r1, r5
 8015386:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801538a:	f7ea ffa5 	bl	80002d8 <__aeabi_dsub>
 801538e:	f806 4b01 	strb.w	r4, [r6], #1
 8015392:	9d03      	ldr	r5, [sp, #12]
 8015394:	eba6 040a 	sub.w	r4, r6, sl
 8015398:	42a5      	cmp	r5, r4
 801539a:	4602      	mov	r2, r0
 801539c:	460b      	mov	r3, r1
 801539e:	d133      	bne.n	8015408 <_dtoa_r+0x6e0>
 80153a0:	f7ea ff9c 	bl	80002dc <__adddf3>
 80153a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80153a8:	4604      	mov	r4, r0
 80153aa:	460d      	mov	r5, r1
 80153ac:	f7eb fbdc 	bl	8000b68 <__aeabi_dcmpgt>
 80153b0:	b9c0      	cbnz	r0, 80153e4 <_dtoa_r+0x6bc>
 80153b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80153b6:	4620      	mov	r0, r4
 80153b8:	4629      	mov	r1, r5
 80153ba:	f7eb fbad 	bl	8000b18 <__aeabi_dcmpeq>
 80153be:	b110      	cbz	r0, 80153c6 <_dtoa_r+0x69e>
 80153c0:	f018 0f01 	tst.w	r8, #1
 80153c4:	d10e      	bne.n	80153e4 <_dtoa_r+0x6bc>
 80153c6:	9902      	ldr	r1, [sp, #8]
 80153c8:	4648      	mov	r0, r9
 80153ca:	f000 fbbd 	bl	8015b48 <_Bfree>
 80153ce:	2300      	movs	r3, #0
 80153d0:	7033      	strb	r3, [r6, #0]
 80153d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80153d4:	3701      	adds	r7, #1
 80153d6:	601f      	str	r7, [r3, #0]
 80153d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80153da:	2b00      	cmp	r3, #0
 80153dc:	f000 824b 	beq.w	8015876 <_dtoa_r+0xb4e>
 80153e0:	601e      	str	r6, [r3, #0]
 80153e2:	e248      	b.n	8015876 <_dtoa_r+0xb4e>
 80153e4:	46b8      	mov	r8, r7
 80153e6:	4633      	mov	r3, r6
 80153e8:	461e      	mov	r6, r3
 80153ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80153ee:	2a39      	cmp	r2, #57	@ 0x39
 80153f0:	d106      	bne.n	8015400 <_dtoa_r+0x6d8>
 80153f2:	459a      	cmp	sl, r3
 80153f4:	d1f8      	bne.n	80153e8 <_dtoa_r+0x6c0>
 80153f6:	2230      	movs	r2, #48	@ 0x30
 80153f8:	f108 0801 	add.w	r8, r8, #1
 80153fc:	f88a 2000 	strb.w	r2, [sl]
 8015400:	781a      	ldrb	r2, [r3, #0]
 8015402:	3201      	adds	r2, #1
 8015404:	701a      	strb	r2, [r3, #0]
 8015406:	e7a0      	b.n	801534a <_dtoa_r+0x622>
 8015408:	4b6f      	ldr	r3, [pc, #444]	@ (80155c8 <_dtoa_r+0x8a0>)
 801540a:	2200      	movs	r2, #0
 801540c:	f7eb f91c 	bl	8000648 <__aeabi_dmul>
 8015410:	2200      	movs	r2, #0
 8015412:	2300      	movs	r3, #0
 8015414:	4604      	mov	r4, r0
 8015416:	460d      	mov	r5, r1
 8015418:	f7eb fb7e 	bl	8000b18 <__aeabi_dcmpeq>
 801541c:	2800      	cmp	r0, #0
 801541e:	d09f      	beq.n	8015360 <_dtoa_r+0x638>
 8015420:	e7d1      	b.n	80153c6 <_dtoa_r+0x69e>
 8015422:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015424:	2a00      	cmp	r2, #0
 8015426:	f000 80ea 	beq.w	80155fe <_dtoa_r+0x8d6>
 801542a:	9a07      	ldr	r2, [sp, #28]
 801542c:	2a01      	cmp	r2, #1
 801542e:	f300 80cd 	bgt.w	80155cc <_dtoa_r+0x8a4>
 8015432:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8015434:	2a00      	cmp	r2, #0
 8015436:	f000 80c1 	beq.w	80155bc <_dtoa_r+0x894>
 801543a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801543e:	9c08      	ldr	r4, [sp, #32]
 8015440:	9e00      	ldr	r6, [sp, #0]
 8015442:	9a00      	ldr	r2, [sp, #0]
 8015444:	441a      	add	r2, r3
 8015446:	9200      	str	r2, [sp, #0]
 8015448:	9a06      	ldr	r2, [sp, #24]
 801544a:	2101      	movs	r1, #1
 801544c:	441a      	add	r2, r3
 801544e:	4648      	mov	r0, r9
 8015450:	9206      	str	r2, [sp, #24]
 8015452:	f000 fc2d 	bl	8015cb0 <__i2b>
 8015456:	4605      	mov	r5, r0
 8015458:	b166      	cbz	r6, 8015474 <_dtoa_r+0x74c>
 801545a:	9b06      	ldr	r3, [sp, #24]
 801545c:	2b00      	cmp	r3, #0
 801545e:	dd09      	ble.n	8015474 <_dtoa_r+0x74c>
 8015460:	42b3      	cmp	r3, r6
 8015462:	9a00      	ldr	r2, [sp, #0]
 8015464:	bfa8      	it	ge
 8015466:	4633      	movge	r3, r6
 8015468:	1ad2      	subs	r2, r2, r3
 801546a:	9200      	str	r2, [sp, #0]
 801546c:	9a06      	ldr	r2, [sp, #24]
 801546e:	1af6      	subs	r6, r6, r3
 8015470:	1ad3      	subs	r3, r2, r3
 8015472:	9306      	str	r3, [sp, #24]
 8015474:	9b08      	ldr	r3, [sp, #32]
 8015476:	b30b      	cbz	r3, 80154bc <_dtoa_r+0x794>
 8015478:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801547a:	2b00      	cmp	r3, #0
 801547c:	f000 80c6 	beq.w	801560c <_dtoa_r+0x8e4>
 8015480:	2c00      	cmp	r4, #0
 8015482:	f000 80c0 	beq.w	8015606 <_dtoa_r+0x8de>
 8015486:	4629      	mov	r1, r5
 8015488:	4622      	mov	r2, r4
 801548a:	4648      	mov	r0, r9
 801548c:	f000 fcc8 	bl	8015e20 <__pow5mult>
 8015490:	9a02      	ldr	r2, [sp, #8]
 8015492:	4601      	mov	r1, r0
 8015494:	4605      	mov	r5, r0
 8015496:	4648      	mov	r0, r9
 8015498:	f000 fc20 	bl	8015cdc <__multiply>
 801549c:	9902      	ldr	r1, [sp, #8]
 801549e:	4680      	mov	r8, r0
 80154a0:	4648      	mov	r0, r9
 80154a2:	f000 fb51 	bl	8015b48 <_Bfree>
 80154a6:	9b08      	ldr	r3, [sp, #32]
 80154a8:	1b1b      	subs	r3, r3, r4
 80154aa:	9308      	str	r3, [sp, #32]
 80154ac:	f000 80b1 	beq.w	8015612 <_dtoa_r+0x8ea>
 80154b0:	9a08      	ldr	r2, [sp, #32]
 80154b2:	4641      	mov	r1, r8
 80154b4:	4648      	mov	r0, r9
 80154b6:	f000 fcb3 	bl	8015e20 <__pow5mult>
 80154ba:	9002      	str	r0, [sp, #8]
 80154bc:	2101      	movs	r1, #1
 80154be:	4648      	mov	r0, r9
 80154c0:	f000 fbf6 	bl	8015cb0 <__i2b>
 80154c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80154c6:	4604      	mov	r4, r0
 80154c8:	2b00      	cmp	r3, #0
 80154ca:	f000 81d8 	beq.w	801587e <_dtoa_r+0xb56>
 80154ce:	461a      	mov	r2, r3
 80154d0:	4601      	mov	r1, r0
 80154d2:	4648      	mov	r0, r9
 80154d4:	f000 fca4 	bl	8015e20 <__pow5mult>
 80154d8:	9b07      	ldr	r3, [sp, #28]
 80154da:	2b01      	cmp	r3, #1
 80154dc:	4604      	mov	r4, r0
 80154de:	f300 809f 	bgt.w	8015620 <_dtoa_r+0x8f8>
 80154e2:	9b04      	ldr	r3, [sp, #16]
 80154e4:	2b00      	cmp	r3, #0
 80154e6:	f040 8097 	bne.w	8015618 <_dtoa_r+0x8f0>
 80154ea:	9b05      	ldr	r3, [sp, #20]
 80154ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	f040 8093 	bne.w	801561c <_dtoa_r+0x8f4>
 80154f6:	9b05      	ldr	r3, [sp, #20]
 80154f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80154fc:	0d1b      	lsrs	r3, r3, #20
 80154fe:	051b      	lsls	r3, r3, #20
 8015500:	b133      	cbz	r3, 8015510 <_dtoa_r+0x7e8>
 8015502:	9b00      	ldr	r3, [sp, #0]
 8015504:	3301      	adds	r3, #1
 8015506:	9300      	str	r3, [sp, #0]
 8015508:	9b06      	ldr	r3, [sp, #24]
 801550a:	3301      	adds	r3, #1
 801550c:	9306      	str	r3, [sp, #24]
 801550e:	2301      	movs	r3, #1
 8015510:	9308      	str	r3, [sp, #32]
 8015512:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015514:	2b00      	cmp	r3, #0
 8015516:	f000 81b8 	beq.w	801588a <_dtoa_r+0xb62>
 801551a:	6923      	ldr	r3, [r4, #16]
 801551c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015520:	6918      	ldr	r0, [r3, #16]
 8015522:	f000 fb79 	bl	8015c18 <__hi0bits>
 8015526:	f1c0 0020 	rsb	r0, r0, #32
 801552a:	9b06      	ldr	r3, [sp, #24]
 801552c:	4418      	add	r0, r3
 801552e:	f010 001f 	ands.w	r0, r0, #31
 8015532:	f000 8082 	beq.w	801563a <_dtoa_r+0x912>
 8015536:	f1c0 0320 	rsb	r3, r0, #32
 801553a:	2b04      	cmp	r3, #4
 801553c:	dd73      	ble.n	8015626 <_dtoa_r+0x8fe>
 801553e:	9b00      	ldr	r3, [sp, #0]
 8015540:	f1c0 001c 	rsb	r0, r0, #28
 8015544:	4403      	add	r3, r0
 8015546:	9300      	str	r3, [sp, #0]
 8015548:	9b06      	ldr	r3, [sp, #24]
 801554a:	4403      	add	r3, r0
 801554c:	4406      	add	r6, r0
 801554e:	9306      	str	r3, [sp, #24]
 8015550:	9b00      	ldr	r3, [sp, #0]
 8015552:	2b00      	cmp	r3, #0
 8015554:	dd05      	ble.n	8015562 <_dtoa_r+0x83a>
 8015556:	9902      	ldr	r1, [sp, #8]
 8015558:	461a      	mov	r2, r3
 801555a:	4648      	mov	r0, r9
 801555c:	f000 fcba 	bl	8015ed4 <__lshift>
 8015560:	9002      	str	r0, [sp, #8]
 8015562:	9b06      	ldr	r3, [sp, #24]
 8015564:	2b00      	cmp	r3, #0
 8015566:	dd05      	ble.n	8015574 <_dtoa_r+0x84c>
 8015568:	4621      	mov	r1, r4
 801556a:	461a      	mov	r2, r3
 801556c:	4648      	mov	r0, r9
 801556e:	f000 fcb1 	bl	8015ed4 <__lshift>
 8015572:	4604      	mov	r4, r0
 8015574:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015576:	2b00      	cmp	r3, #0
 8015578:	d061      	beq.n	801563e <_dtoa_r+0x916>
 801557a:	9802      	ldr	r0, [sp, #8]
 801557c:	4621      	mov	r1, r4
 801557e:	f000 fd15 	bl	8015fac <__mcmp>
 8015582:	2800      	cmp	r0, #0
 8015584:	da5b      	bge.n	801563e <_dtoa_r+0x916>
 8015586:	2300      	movs	r3, #0
 8015588:	9902      	ldr	r1, [sp, #8]
 801558a:	220a      	movs	r2, #10
 801558c:	4648      	mov	r0, r9
 801558e:	f000 fafd 	bl	8015b8c <__multadd>
 8015592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015594:	9002      	str	r0, [sp, #8]
 8015596:	f107 38ff 	add.w	r8, r7, #4294967295
 801559a:	2b00      	cmp	r3, #0
 801559c:	f000 8177 	beq.w	801588e <_dtoa_r+0xb66>
 80155a0:	4629      	mov	r1, r5
 80155a2:	2300      	movs	r3, #0
 80155a4:	220a      	movs	r2, #10
 80155a6:	4648      	mov	r0, r9
 80155a8:	f000 faf0 	bl	8015b8c <__multadd>
 80155ac:	f1bb 0f00 	cmp.w	fp, #0
 80155b0:	4605      	mov	r5, r0
 80155b2:	dc6f      	bgt.n	8015694 <_dtoa_r+0x96c>
 80155b4:	9b07      	ldr	r3, [sp, #28]
 80155b6:	2b02      	cmp	r3, #2
 80155b8:	dc49      	bgt.n	801564e <_dtoa_r+0x926>
 80155ba:	e06b      	b.n	8015694 <_dtoa_r+0x96c>
 80155bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80155be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80155c2:	e73c      	b.n	801543e <_dtoa_r+0x716>
 80155c4:	3fe00000 	.word	0x3fe00000
 80155c8:	40240000 	.word	0x40240000
 80155cc:	9b03      	ldr	r3, [sp, #12]
 80155ce:	1e5c      	subs	r4, r3, #1
 80155d0:	9b08      	ldr	r3, [sp, #32]
 80155d2:	42a3      	cmp	r3, r4
 80155d4:	db09      	blt.n	80155ea <_dtoa_r+0x8c2>
 80155d6:	1b1c      	subs	r4, r3, r4
 80155d8:	9b03      	ldr	r3, [sp, #12]
 80155da:	2b00      	cmp	r3, #0
 80155dc:	f6bf af30 	bge.w	8015440 <_dtoa_r+0x718>
 80155e0:	9b00      	ldr	r3, [sp, #0]
 80155e2:	9a03      	ldr	r2, [sp, #12]
 80155e4:	1a9e      	subs	r6, r3, r2
 80155e6:	2300      	movs	r3, #0
 80155e8:	e72b      	b.n	8015442 <_dtoa_r+0x71a>
 80155ea:	9b08      	ldr	r3, [sp, #32]
 80155ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80155ee:	9408      	str	r4, [sp, #32]
 80155f0:	1ae3      	subs	r3, r4, r3
 80155f2:	441a      	add	r2, r3
 80155f4:	9e00      	ldr	r6, [sp, #0]
 80155f6:	9b03      	ldr	r3, [sp, #12]
 80155f8:	920d      	str	r2, [sp, #52]	@ 0x34
 80155fa:	2400      	movs	r4, #0
 80155fc:	e721      	b.n	8015442 <_dtoa_r+0x71a>
 80155fe:	9c08      	ldr	r4, [sp, #32]
 8015600:	9e00      	ldr	r6, [sp, #0]
 8015602:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8015604:	e728      	b.n	8015458 <_dtoa_r+0x730>
 8015606:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801560a:	e751      	b.n	80154b0 <_dtoa_r+0x788>
 801560c:	9a08      	ldr	r2, [sp, #32]
 801560e:	9902      	ldr	r1, [sp, #8]
 8015610:	e750      	b.n	80154b4 <_dtoa_r+0x78c>
 8015612:	f8cd 8008 	str.w	r8, [sp, #8]
 8015616:	e751      	b.n	80154bc <_dtoa_r+0x794>
 8015618:	2300      	movs	r3, #0
 801561a:	e779      	b.n	8015510 <_dtoa_r+0x7e8>
 801561c:	9b04      	ldr	r3, [sp, #16]
 801561e:	e777      	b.n	8015510 <_dtoa_r+0x7e8>
 8015620:	2300      	movs	r3, #0
 8015622:	9308      	str	r3, [sp, #32]
 8015624:	e779      	b.n	801551a <_dtoa_r+0x7f2>
 8015626:	d093      	beq.n	8015550 <_dtoa_r+0x828>
 8015628:	9a00      	ldr	r2, [sp, #0]
 801562a:	331c      	adds	r3, #28
 801562c:	441a      	add	r2, r3
 801562e:	9200      	str	r2, [sp, #0]
 8015630:	9a06      	ldr	r2, [sp, #24]
 8015632:	441a      	add	r2, r3
 8015634:	441e      	add	r6, r3
 8015636:	9206      	str	r2, [sp, #24]
 8015638:	e78a      	b.n	8015550 <_dtoa_r+0x828>
 801563a:	4603      	mov	r3, r0
 801563c:	e7f4      	b.n	8015628 <_dtoa_r+0x900>
 801563e:	9b03      	ldr	r3, [sp, #12]
 8015640:	2b00      	cmp	r3, #0
 8015642:	46b8      	mov	r8, r7
 8015644:	dc20      	bgt.n	8015688 <_dtoa_r+0x960>
 8015646:	469b      	mov	fp, r3
 8015648:	9b07      	ldr	r3, [sp, #28]
 801564a:	2b02      	cmp	r3, #2
 801564c:	dd1e      	ble.n	801568c <_dtoa_r+0x964>
 801564e:	f1bb 0f00 	cmp.w	fp, #0
 8015652:	f47f adb1 	bne.w	80151b8 <_dtoa_r+0x490>
 8015656:	4621      	mov	r1, r4
 8015658:	465b      	mov	r3, fp
 801565a:	2205      	movs	r2, #5
 801565c:	4648      	mov	r0, r9
 801565e:	f000 fa95 	bl	8015b8c <__multadd>
 8015662:	4601      	mov	r1, r0
 8015664:	4604      	mov	r4, r0
 8015666:	9802      	ldr	r0, [sp, #8]
 8015668:	f000 fca0 	bl	8015fac <__mcmp>
 801566c:	2800      	cmp	r0, #0
 801566e:	f77f ada3 	ble.w	80151b8 <_dtoa_r+0x490>
 8015672:	4656      	mov	r6, sl
 8015674:	2331      	movs	r3, #49	@ 0x31
 8015676:	f806 3b01 	strb.w	r3, [r6], #1
 801567a:	f108 0801 	add.w	r8, r8, #1
 801567e:	e59f      	b.n	80151c0 <_dtoa_r+0x498>
 8015680:	9c03      	ldr	r4, [sp, #12]
 8015682:	46b8      	mov	r8, r7
 8015684:	4625      	mov	r5, r4
 8015686:	e7f4      	b.n	8015672 <_dtoa_r+0x94a>
 8015688:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801568c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801568e:	2b00      	cmp	r3, #0
 8015690:	f000 8101 	beq.w	8015896 <_dtoa_r+0xb6e>
 8015694:	2e00      	cmp	r6, #0
 8015696:	dd05      	ble.n	80156a4 <_dtoa_r+0x97c>
 8015698:	4629      	mov	r1, r5
 801569a:	4632      	mov	r2, r6
 801569c:	4648      	mov	r0, r9
 801569e:	f000 fc19 	bl	8015ed4 <__lshift>
 80156a2:	4605      	mov	r5, r0
 80156a4:	9b08      	ldr	r3, [sp, #32]
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	d05c      	beq.n	8015764 <_dtoa_r+0xa3c>
 80156aa:	6869      	ldr	r1, [r5, #4]
 80156ac:	4648      	mov	r0, r9
 80156ae:	f000 fa0b 	bl	8015ac8 <_Balloc>
 80156b2:	4606      	mov	r6, r0
 80156b4:	b928      	cbnz	r0, 80156c2 <_dtoa_r+0x99a>
 80156b6:	4b82      	ldr	r3, [pc, #520]	@ (80158c0 <_dtoa_r+0xb98>)
 80156b8:	4602      	mov	r2, r0
 80156ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80156be:	f7ff bb4a 	b.w	8014d56 <_dtoa_r+0x2e>
 80156c2:	692a      	ldr	r2, [r5, #16]
 80156c4:	3202      	adds	r2, #2
 80156c6:	0092      	lsls	r2, r2, #2
 80156c8:	f105 010c 	add.w	r1, r5, #12
 80156cc:	300c      	adds	r0, #12
 80156ce:	f7ff fa94 	bl	8014bfa <memcpy>
 80156d2:	2201      	movs	r2, #1
 80156d4:	4631      	mov	r1, r6
 80156d6:	4648      	mov	r0, r9
 80156d8:	f000 fbfc 	bl	8015ed4 <__lshift>
 80156dc:	f10a 0301 	add.w	r3, sl, #1
 80156e0:	9300      	str	r3, [sp, #0]
 80156e2:	eb0a 030b 	add.w	r3, sl, fp
 80156e6:	9308      	str	r3, [sp, #32]
 80156e8:	9b04      	ldr	r3, [sp, #16]
 80156ea:	f003 0301 	and.w	r3, r3, #1
 80156ee:	462f      	mov	r7, r5
 80156f0:	9306      	str	r3, [sp, #24]
 80156f2:	4605      	mov	r5, r0
 80156f4:	9b00      	ldr	r3, [sp, #0]
 80156f6:	9802      	ldr	r0, [sp, #8]
 80156f8:	4621      	mov	r1, r4
 80156fa:	f103 3bff 	add.w	fp, r3, #4294967295
 80156fe:	f7ff fa8a 	bl	8014c16 <quorem>
 8015702:	4603      	mov	r3, r0
 8015704:	3330      	adds	r3, #48	@ 0x30
 8015706:	9003      	str	r0, [sp, #12]
 8015708:	4639      	mov	r1, r7
 801570a:	9802      	ldr	r0, [sp, #8]
 801570c:	9309      	str	r3, [sp, #36]	@ 0x24
 801570e:	f000 fc4d 	bl	8015fac <__mcmp>
 8015712:	462a      	mov	r2, r5
 8015714:	9004      	str	r0, [sp, #16]
 8015716:	4621      	mov	r1, r4
 8015718:	4648      	mov	r0, r9
 801571a:	f000 fc63 	bl	8015fe4 <__mdiff>
 801571e:	68c2      	ldr	r2, [r0, #12]
 8015720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015722:	4606      	mov	r6, r0
 8015724:	bb02      	cbnz	r2, 8015768 <_dtoa_r+0xa40>
 8015726:	4601      	mov	r1, r0
 8015728:	9802      	ldr	r0, [sp, #8]
 801572a:	f000 fc3f 	bl	8015fac <__mcmp>
 801572e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015730:	4602      	mov	r2, r0
 8015732:	4631      	mov	r1, r6
 8015734:	4648      	mov	r0, r9
 8015736:	920c      	str	r2, [sp, #48]	@ 0x30
 8015738:	9309      	str	r3, [sp, #36]	@ 0x24
 801573a:	f000 fa05 	bl	8015b48 <_Bfree>
 801573e:	9b07      	ldr	r3, [sp, #28]
 8015740:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8015742:	9e00      	ldr	r6, [sp, #0]
 8015744:	ea42 0103 	orr.w	r1, r2, r3
 8015748:	9b06      	ldr	r3, [sp, #24]
 801574a:	4319      	orrs	r1, r3
 801574c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801574e:	d10d      	bne.n	801576c <_dtoa_r+0xa44>
 8015750:	2b39      	cmp	r3, #57	@ 0x39
 8015752:	d027      	beq.n	80157a4 <_dtoa_r+0xa7c>
 8015754:	9a04      	ldr	r2, [sp, #16]
 8015756:	2a00      	cmp	r2, #0
 8015758:	dd01      	ble.n	801575e <_dtoa_r+0xa36>
 801575a:	9b03      	ldr	r3, [sp, #12]
 801575c:	3331      	adds	r3, #49	@ 0x31
 801575e:	f88b 3000 	strb.w	r3, [fp]
 8015762:	e52e      	b.n	80151c2 <_dtoa_r+0x49a>
 8015764:	4628      	mov	r0, r5
 8015766:	e7b9      	b.n	80156dc <_dtoa_r+0x9b4>
 8015768:	2201      	movs	r2, #1
 801576a:	e7e2      	b.n	8015732 <_dtoa_r+0xa0a>
 801576c:	9904      	ldr	r1, [sp, #16]
 801576e:	2900      	cmp	r1, #0
 8015770:	db04      	blt.n	801577c <_dtoa_r+0xa54>
 8015772:	9807      	ldr	r0, [sp, #28]
 8015774:	4301      	orrs	r1, r0
 8015776:	9806      	ldr	r0, [sp, #24]
 8015778:	4301      	orrs	r1, r0
 801577a:	d120      	bne.n	80157be <_dtoa_r+0xa96>
 801577c:	2a00      	cmp	r2, #0
 801577e:	ddee      	ble.n	801575e <_dtoa_r+0xa36>
 8015780:	9902      	ldr	r1, [sp, #8]
 8015782:	9300      	str	r3, [sp, #0]
 8015784:	2201      	movs	r2, #1
 8015786:	4648      	mov	r0, r9
 8015788:	f000 fba4 	bl	8015ed4 <__lshift>
 801578c:	4621      	mov	r1, r4
 801578e:	9002      	str	r0, [sp, #8]
 8015790:	f000 fc0c 	bl	8015fac <__mcmp>
 8015794:	2800      	cmp	r0, #0
 8015796:	9b00      	ldr	r3, [sp, #0]
 8015798:	dc02      	bgt.n	80157a0 <_dtoa_r+0xa78>
 801579a:	d1e0      	bne.n	801575e <_dtoa_r+0xa36>
 801579c:	07da      	lsls	r2, r3, #31
 801579e:	d5de      	bpl.n	801575e <_dtoa_r+0xa36>
 80157a0:	2b39      	cmp	r3, #57	@ 0x39
 80157a2:	d1da      	bne.n	801575a <_dtoa_r+0xa32>
 80157a4:	2339      	movs	r3, #57	@ 0x39
 80157a6:	f88b 3000 	strb.w	r3, [fp]
 80157aa:	4633      	mov	r3, r6
 80157ac:	461e      	mov	r6, r3
 80157ae:	3b01      	subs	r3, #1
 80157b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80157b4:	2a39      	cmp	r2, #57	@ 0x39
 80157b6:	d04e      	beq.n	8015856 <_dtoa_r+0xb2e>
 80157b8:	3201      	adds	r2, #1
 80157ba:	701a      	strb	r2, [r3, #0]
 80157bc:	e501      	b.n	80151c2 <_dtoa_r+0x49a>
 80157be:	2a00      	cmp	r2, #0
 80157c0:	dd03      	ble.n	80157ca <_dtoa_r+0xaa2>
 80157c2:	2b39      	cmp	r3, #57	@ 0x39
 80157c4:	d0ee      	beq.n	80157a4 <_dtoa_r+0xa7c>
 80157c6:	3301      	adds	r3, #1
 80157c8:	e7c9      	b.n	801575e <_dtoa_r+0xa36>
 80157ca:	9a00      	ldr	r2, [sp, #0]
 80157cc:	9908      	ldr	r1, [sp, #32]
 80157ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80157d2:	428a      	cmp	r2, r1
 80157d4:	d028      	beq.n	8015828 <_dtoa_r+0xb00>
 80157d6:	9902      	ldr	r1, [sp, #8]
 80157d8:	2300      	movs	r3, #0
 80157da:	220a      	movs	r2, #10
 80157dc:	4648      	mov	r0, r9
 80157de:	f000 f9d5 	bl	8015b8c <__multadd>
 80157e2:	42af      	cmp	r7, r5
 80157e4:	9002      	str	r0, [sp, #8]
 80157e6:	f04f 0300 	mov.w	r3, #0
 80157ea:	f04f 020a 	mov.w	r2, #10
 80157ee:	4639      	mov	r1, r7
 80157f0:	4648      	mov	r0, r9
 80157f2:	d107      	bne.n	8015804 <_dtoa_r+0xadc>
 80157f4:	f000 f9ca 	bl	8015b8c <__multadd>
 80157f8:	4607      	mov	r7, r0
 80157fa:	4605      	mov	r5, r0
 80157fc:	9b00      	ldr	r3, [sp, #0]
 80157fe:	3301      	adds	r3, #1
 8015800:	9300      	str	r3, [sp, #0]
 8015802:	e777      	b.n	80156f4 <_dtoa_r+0x9cc>
 8015804:	f000 f9c2 	bl	8015b8c <__multadd>
 8015808:	4629      	mov	r1, r5
 801580a:	4607      	mov	r7, r0
 801580c:	2300      	movs	r3, #0
 801580e:	220a      	movs	r2, #10
 8015810:	4648      	mov	r0, r9
 8015812:	f000 f9bb 	bl	8015b8c <__multadd>
 8015816:	4605      	mov	r5, r0
 8015818:	e7f0      	b.n	80157fc <_dtoa_r+0xad4>
 801581a:	f1bb 0f00 	cmp.w	fp, #0
 801581e:	bfcc      	ite	gt
 8015820:	465e      	movgt	r6, fp
 8015822:	2601      	movle	r6, #1
 8015824:	4456      	add	r6, sl
 8015826:	2700      	movs	r7, #0
 8015828:	9902      	ldr	r1, [sp, #8]
 801582a:	9300      	str	r3, [sp, #0]
 801582c:	2201      	movs	r2, #1
 801582e:	4648      	mov	r0, r9
 8015830:	f000 fb50 	bl	8015ed4 <__lshift>
 8015834:	4621      	mov	r1, r4
 8015836:	9002      	str	r0, [sp, #8]
 8015838:	f000 fbb8 	bl	8015fac <__mcmp>
 801583c:	2800      	cmp	r0, #0
 801583e:	dcb4      	bgt.n	80157aa <_dtoa_r+0xa82>
 8015840:	d102      	bne.n	8015848 <_dtoa_r+0xb20>
 8015842:	9b00      	ldr	r3, [sp, #0]
 8015844:	07db      	lsls	r3, r3, #31
 8015846:	d4b0      	bmi.n	80157aa <_dtoa_r+0xa82>
 8015848:	4633      	mov	r3, r6
 801584a:	461e      	mov	r6, r3
 801584c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015850:	2a30      	cmp	r2, #48	@ 0x30
 8015852:	d0fa      	beq.n	801584a <_dtoa_r+0xb22>
 8015854:	e4b5      	b.n	80151c2 <_dtoa_r+0x49a>
 8015856:	459a      	cmp	sl, r3
 8015858:	d1a8      	bne.n	80157ac <_dtoa_r+0xa84>
 801585a:	2331      	movs	r3, #49	@ 0x31
 801585c:	f108 0801 	add.w	r8, r8, #1
 8015860:	f88a 3000 	strb.w	r3, [sl]
 8015864:	e4ad      	b.n	80151c2 <_dtoa_r+0x49a>
 8015866:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015868:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80158c4 <_dtoa_r+0xb9c>
 801586c:	b11b      	cbz	r3, 8015876 <_dtoa_r+0xb4e>
 801586e:	f10a 0308 	add.w	r3, sl, #8
 8015872:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015874:	6013      	str	r3, [r2, #0]
 8015876:	4650      	mov	r0, sl
 8015878:	b017      	add	sp, #92	@ 0x5c
 801587a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801587e:	9b07      	ldr	r3, [sp, #28]
 8015880:	2b01      	cmp	r3, #1
 8015882:	f77f ae2e 	ble.w	80154e2 <_dtoa_r+0x7ba>
 8015886:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015888:	9308      	str	r3, [sp, #32]
 801588a:	2001      	movs	r0, #1
 801588c:	e64d      	b.n	801552a <_dtoa_r+0x802>
 801588e:	f1bb 0f00 	cmp.w	fp, #0
 8015892:	f77f aed9 	ble.w	8015648 <_dtoa_r+0x920>
 8015896:	4656      	mov	r6, sl
 8015898:	9802      	ldr	r0, [sp, #8]
 801589a:	4621      	mov	r1, r4
 801589c:	f7ff f9bb 	bl	8014c16 <quorem>
 80158a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80158a4:	f806 3b01 	strb.w	r3, [r6], #1
 80158a8:	eba6 020a 	sub.w	r2, r6, sl
 80158ac:	4593      	cmp	fp, r2
 80158ae:	ddb4      	ble.n	801581a <_dtoa_r+0xaf2>
 80158b0:	9902      	ldr	r1, [sp, #8]
 80158b2:	2300      	movs	r3, #0
 80158b4:	220a      	movs	r2, #10
 80158b6:	4648      	mov	r0, r9
 80158b8:	f000 f968 	bl	8015b8c <__multadd>
 80158bc:	9002      	str	r0, [sp, #8]
 80158be:	e7eb      	b.n	8015898 <_dtoa_r+0xb70>
 80158c0:	08016c84 	.word	0x08016c84
 80158c4:	08016c08 	.word	0x08016c08

080158c8 <_free_r>:
 80158c8:	b538      	push	{r3, r4, r5, lr}
 80158ca:	4605      	mov	r5, r0
 80158cc:	2900      	cmp	r1, #0
 80158ce:	d041      	beq.n	8015954 <_free_r+0x8c>
 80158d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80158d4:	1f0c      	subs	r4, r1, #4
 80158d6:	2b00      	cmp	r3, #0
 80158d8:	bfb8      	it	lt
 80158da:	18e4      	addlt	r4, r4, r3
 80158dc:	f000 f8e8 	bl	8015ab0 <__malloc_lock>
 80158e0:	4a1d      	ldr	r2, [pc, #116]	@ (8015958 <_free_r+0x90>)
 80158e2:	6813      	ldr	r3, [r2, #0]
 80158e4:	b933      	cbnz	r3, 80158f4 <_free_r+0x2c>
 80158e6:	6063      	str	r3, [r4, #4]
 80158e8:	6014      	str	r4, [r2, #0]
 80158ea:	4628      	mov	r0, r5
 80158ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80158f0:	f000 b8e4 	b.w	8015abc <__malloc_unlock>
 80158f4:	42a3      	cmp	r3, r4
 80158f6:	d908      	bls.n	801590a <_free_r+0x42>
 80158f8:	6820      	ldr	r0, [r4, #0]
 80158fa:	1821      	adds	r1, r4, r0
 80158fc:	428b      	cmp	r3, r1
 80158fe:	bf01      	itttt	eq
 8015900:	6819      	ldreq	r1, [r3, #0]
 8015902:	685b      	ldreq	r3, [r3, #4]
 8015904:	1809      	addeq	r1, r1, r0
 8015906:	6021      	streq	r1, [r4, #0]
 8015908:	e7ed      	b.n	80158e6 <_free_r+0x1e>
 801590a:	461a      	mov	r2, r3
 801590c:	685b      	ldr	r3, [r3, #4]
 801590e:	b10b      	cbz	r3, 8015914 <_free_r+0x4c>
 8015910:	42a3      	cmp	r3, r4
 8015912:	d9fa      	bls.n	801590a <_free_r+0x42>
 8015914:	6811      	ldr	r1, [r2, #0]
 8015916:	1850      	adds	r0, r2, r1
 8015918:	42a0      	cmp	r0, r4
 801591a:	d10b      	bne.n	8015934 <_free_r+0x6c>
 801591c:	6820      	ldr	r0, [r4, #0]
 801591e:	4401      	add	r1, r0
 8015920:	1850      	adds	r0, r2, r1
 8015922:	4283      	cmp	r3, r0
 8015924:	6011      	str	r1, [r2, #0]
 8015926:	d1e0      	bne.n	80158ea <_free_r+0x22>
 8015928:	6818      	ldr	r0, [r3, #0]
 801592a:	685b      	ldr	r3, [r3, #4]
 801592c:	6053      	str	r3, [r2, #4]
 801592e:	4408      	add	r0, r1
 8015930:	6010      	str	r0, [r2, #0]
 8015932:	e7da      	b.n	80158ea <_free_r+0x22>
 8015934:	d902      	bls.n	801593c <_free_r+0x74>
 8015936:	230c      	movs	r3, #12
 8015938:	602b      	str	r3, [r5, #0]
 801593a:	e7d6      	b.n	80158ea <_free_r+0x22>
 801593c:	6820      	ldr	r0, [r4, #0]
 801593e:	1821      	adds	r1, r4, r0
 8015940:	428b      	cmp	r3, r1
 8015942:	bf04      	itt	eq
 8015944:	6819      	ldreq	r1, [r3, #0]
 8015946:	685b      	ldreq	r3, [r3, #4]
 8015948:	6063      	str	r3, [r4, #4]
 801594a:	bf04      	itt	eq
 801594c:	1809      	addeq	r1, r1, r0
 801594e:	6021      	streq	r1, [r4, #0]
 8015950:	6054      	str	r4, [r2, #4]
 8015952:	e7ca      	b.n	80158ea <_free_r+0x22>
 8015954:	bd38      	pop	{r3, r4, r5, pc}
 8015956:	bf00      	nop
 8015958:	20006e6c 	.word	0x20006e6c

0801595c <malloc>:
 801595c:	4b02      	ldr	r3, [pc, #8]	@ (8015968 <malloc+0xc>)
 801595e:	4601      	mov	r1, r0
 8015960:	6818      	ldr	r0, [r3, #0]
 8015962:	f000 b825 	b.w	80159b0 <_malloc_r>
 8015966:	bf00      	nop
 8015968:	20000070 	.word	0x20000070

0801596c <sbrk_aligned>:
 801596c:	b570      	push	{r4, r5, r6, lr}
 801596e:	4e0f      	ldr	r6, [pc, #60]	@ (80159ac <sbrk_aligned+0x40>)
 8015970:	460c      	mov	r4, r1
 8015972:	6831      	ldr	r1, [r6, #0]
 8015974:	4605      	mov	r5, r0
 8015976:	b911      	cbnz	r1, 801597e <sbrk_aligned+0x12>
 8015978:	f000 fccc 	bl	8016314 <_sbrk_r>
 801597c:	6030      	str	r0, [r6, #0]
 801597e:	4621      	mov	r1, r4
 8015980:	4628      	mov	r0, r5
 8015982:	f000 fcc7 	bl	8016314 <_sbrk_r>
 8015986:	1c43      	adds	r3, r0, #1
 8015988:	d103      	bne.n	8015992 <sbrk_aligned+0x26>
 801598a:	f04f 34ff 	mov.w	r4, #4294967295
 801598e:	4620      	mov	r0, r4
 8015990:	bd70      	pop	{r4, r5, r6, pc}
 8015992:	1cc4      	adds	r4, r0, #3
 8015994:	f024 0403 	bic.w	r4, r4, #3
 8015998:	42a0      	cmp	r0, r4
 801599a:	d0f8      	beq.n	801598e <sbrk_aligned+0x22>
 801599c:	1a21      	subs	r1, r4, r0
 801599e:	4628      	mov	r0, r5
 80159a0:	f000 fcb8 	bl	8016314 <_sbrk_r>
 80159a4:	3001      	adds	r0, #1
 80159a6:	d1f2      	bne.n	801598e <sbrk_aligned+0x22>
 80159a8:	e7ef      	b.n	801598a <sbrk_aligned+0x1e>
 80159aa:	bf00      	nop
 80159ac:	20006e68 	.word	0x20006e68

080159b0 <_malloc_r>:
 80159b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80159b4:	1ccd      	adds	r5, r1, #3
 80159b6:	f025 0503 	bic.w	r5, r5, #3
 80159ba:	3508      	adds	r5, #8
 80159bc:	2d0c      	cmp	r5, #12
 80159be:	bf38      	it	cc
 80159c0:	250c      	movcc	r5, #12
 80159c2:	2d00      	cmp	r5, #0
 80159c4:	4606      	mov	r6, r0
 80159c6:	db01      	blt.n	80159cc <_malloc_r+0x1c>
 80159c8:	42a9      	cmp	r1, r5
 80159ca:	d904      	bls.n	80159d6 <_malloc_r+0x26>
 80159cc:	230c      	movs	r3, #12
 80159ce:	6033      	str	r3, [r6, #0]
 80159d0:	2000      	movs	r0, #0
 80159d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80159d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015aac <_malloc_r+0xfc>
 80159da:	f000 f869 	bl	8015ab0 <__malloc_lock>
 80159de:	f8d8 3000 	ldr.w	r3, [r8]
 80159e2:	461c      	mov	r4, r3
 80159e4:	bb44      	cbnz	r4, 8015a38 <_malloc_r+0x88>
 80159e6:	4629      	mov	r1, r5
 80159e8:	4630      	mov	r0, r6
 80159ea:	f7ff ffbf 	bl	801596c <sbrk_aligned>
 80159ee:	1c43      	adds	r3, r0, #1
 80159f0:	4604      	mov	r4, r0
 80159f2:	d158      	bne.n	8015aa6 <_malloc_r+0xf6>
 80159f4:	f8d8 4000 	ldr.w	r4, [r8]
 80159f8:	4627      	mov	r7, r4
 80159fa:	2f00      	cmp	r7, #0
 80159fc:	d143      	bne.n	8015a86 <_malloc_r+0xd6>
 80159fe:	2c00      	cmp	r4, #0
 8015a00:	d04b      	beq.n	8015a9a <_malloc_r+0xea>
 8015a02:	6823      	ldr	r3, [r4, #0]
 8015a04:	4639      	mov	r1, r7
 8015a06:	4630      	mov	r0, r6
 8015a08:	eb04 0903 	add.w	r9, r4, r3
 8015a0c:	f000 fc82 	bl	8016314 <_sbrk_r>
 8015a10:	4581      	cmp	r9, r0
 8015a12:	d142      	bne.n	8015a9a <_malloc_r+0xea>
 8015a14:	6821      	ldr	r1, [r4, #0]
 8015a16:	1a6d      	subs	r5, r5, r1
 8015a18:	4629      	mov	r1, r5
 8015a1a:	4630      	mov	r0, r6
 8015a1c:	f7ff ffa6 	bl	801596c <sbrk_aligned>
 8015a20:	3001      	adds	r0, #1
 8015a22:	d03a      	beq.n	8015a9a <_malloc_r+0xea>
 8015a24:	6823      	ldr	r3, [r4, #0]
 8015a26:	442b      	add	r3, r5
 8015a28:	6023      	str	r3, [r4, #0]
 8015a2a:	f8d8 3000 	ldr.w	r3, [r8]
 8015a2e:	685a      	ldr	r2, [r3, #4]
 8015a30:	bb62      	cbnz	r2, 8015a8c <_malloc_r+0xdc>
 8015a32:	f8c8 7000 	str.w	r7, [r8]
 8015a36:	e00f      	b.n	8015a58 <_malloc_r+0xa8>
 8015a38:	6822      	ldr	r2, [r4, #0]
 8015a3a:	1b52      	subs	r2, r2, r5
 8015a3c:	d420      	bmi.n	8015a80 <_malloc_r+0xd0>
 8015a3e:	2a0b      	cmp	r2, #11
 8015a40:	d917      	bls.n	8015a72 <_malloc_r+0xc2>
 8015a42:	1961      	adds	r1, r4, r5
 8015a44:	42a3      	cmp	r3, r4
 8015a46:	6025      	str	r5, [r4, #0]
 8015a48:	bf18      	it	ne
 8015a4a:	6059      	strne	r1, [r3, #4]
 8015a4c:	6863      	ldr	r3, [r4, #4]
 8015a4e:	bf08      	it	eq
 8015a50:	f8c8 1000 	streq.w	r1, [r8]
 8015a54:	5162      	str	r2, [r4, r5]
 8015a56:	604b      	str	r3, [r1, #4]
 8015a58:	4630      	mov	r0, r6
 8015a5a:	f000 f82f 	bl	8015abc <__malloc_unlock>
 8015a5e:	f104 000b 	add.w	r0, r4, #11
 8015a62:	1d23      	adds	r3, r4, #4
 8015a64:	f020 0007 	bic.w	r0, r0, #7
 8015a68:	1ac2      	subs	r2, r0, r3
 8015a6a:	bf1c      	itt	ne
 8015a6c:	1a1b      	subne	r3, r3, r0
 8015a6e:	50a3      	strne	r3, [r4, r2]
 8015a70:	e7af      	b.n	80159d2 <_malloc_r+0x22>
 8015a72:	6862      	ldr	r2, [r4, #4]
 8015a74:	42a3      	cmp	r3, r4
 8015a76:	bf0c      	ite	eq
 8015a78:	f8c8 2000 	streq.w	r2, [r8]
 8015a7c:	605a      	strne	r2, [r3, #4]
 8015a7e:	e7eb      	b.n	8015a58 <_malloc_r+0xa8>
 8015a80:	4623      	mov	r3, r4
 8015a82:	6864      	ldr	r4, [r4, #4]
 8015a84:	e7ae      	b.n	80159e4 <_malloc_r+0x34>
 8015a86:	463c      	mov	r4, r7
 8015a88:	687f      	ldr	r7, [r7, #4]
 8015a8a:	e7b6      	b.n	80159fa <_malloc_r+0x4a>
 8015a8c:	461a      	mov	r2, r3
 8015a8e:	685b      	ldr	r3, [r3, #4]
 8015a90:	42a3      	cmp	r3, r4
 8015a92:	d1fb      	bne.n	8015a8c <_malloc_r+0xdc>
 8015a94:	2300      	movs	r3, #0
 8015a96:	6053      	str	r3, [r2, #4]
 8015a98:	e7de      	b.n	8015a58 <_malloc_r+0xa8>
 8015a9a:	230c      	movs	r3, #12
 8015a9c:	6033      	str	r3, [r6, #0]
 8015a9e:	4630      	mov	r0, r6
 8015aa0:	f000 f80c 	bl	8015abc <__malloc_unlock>
 8015aa4:	e794      	b.n	80159d0 <_malloc_r+0x20>
 8015aa6:	6005      	str	r5, [r0, #0]
 8015aa8:	e7d6      	b.n	8015a58 <_malloc_r+0xa8>
 8015aaa:	bf00      	nop
 8015aac:	20006e6c 	.word	0x20006e6c

08015ab0 <__malloc_lock>:
 8015ab0:	4801      	ldr	r0, [pc, #4]	@ (8015ab8 <__malloc_lock+0x8>)
 8015ab2:	f7ff b8a0 	b.w	8014bf6 <__retarget_lock_acquire_recursive>
 8015ab6:	bf00      	nop
 8015ab8:	20006e64 	.word	0x20006e64

08015abc <__malloc_unlock>:
 8015abc:	4801      	ldr	r0, [pc, #4]	@ (8015ac4 <__malloc_unlock+0x8>)
 8015abe:	f7ff b89b 	b.w	8014bf8 <__retarget_lock_release_recursive>
 8015ac2:	bf00      	nop
 8015ac4:	20006e64 	.word	0x20006e64

08015ac8 <_Balloc>:
 8015ac8:	b570      	push	{r4, r5, r6, lr}
 8015aca:	69c6      	ldr	r6, [r0, #28]
 8015acc:	4604      	mov	r4, r0
 8015ace:	460d      	mov	r5, r1
 8015ad0:	b976      	cbnz	r6, 8015af0 <_Balloc+0x28>
 8015ad2:	2010      	movs	r0, #16
 8015ad4:	f7ff ff42 	bl	801595c <malloc>
 8015ad8:	4602      	mov	r2, r0
 8015ada:	61e0      	str	r0, [r4, #28]
 8015adc:	b920      	cbnz	r0, 8015ae8 <_Balloc+0x20>
 8015ade:	4b18      	ldr	r3, [pc, #96]	@ (8015b40 <_Balloc+0x78>)
 8015ae0:	4818      	ldr	r0, [pc, #96]	@ (8015b44 <_Balloc+0x7c>)
 8015ae2:	216b      	movs	r1, #107	@ 0x6b
 8015ae4:	f000 fc26 	bl	8016334 <__assert_func>
 8015ae8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015aec:	6006      	str	r6, [r0, #0]
 8015aee:	60c6      	str	r6, [r0, #12]
 8015af0:	69e6      	ldr	r6, [r4, #28]
 8015af2:	68f3      	ldr	r3, [r6, #12]
 8015af4:	b183      	cbz	r3, 8015b18 <_Balloc+0x50>
 8015af6:	69e3      	ldr	r3, [r4, #28]
 8015af8:	68db      	ldr	r3, [r3, #12]
 8015afa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015afe:	b9b8      	cbnz	r0, 8015b30 <_Balloc+0x68>
 8015b00:	2101      	movs	r1, #1
 8015b02:	fa01 f605 	lsl.w	r6, r1, r5
 8015b06:	1d72      	adds	r2, r6, #5
 8015b08:	0092      	lsls	r2, r2, #2
 8015b0a:	4620      	mov	r0, r4
 8015b0c:	f000 fc30 	bl	8016370 <_calloc_r>
 8015b10:	b160      	cbz	r0, 8015b2c <_Balloc+0x64>
 8015b12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015b16:	e00e      	b.n	8015b36 <_Balloc+0x6e>
 8015b18:	2221      	movs	r2, #33	@ 0x21
 8015b1a:	2104      	movs	r1, #4
 8015b1c:	4620      	mov	r0, r4
 8015b1e:	f000 fc27 	bl	8016370 <_calloc_r>
 8015b22:	69e3      	ldr	r3, [r4, #28]
 8015b24:	60f0      	str	r0, [r6, #12]
 8015b26:	68db      	ldr	r3, [r3, #12]
 8015b28:	2b00      	cmp	r3, #0
 8015b2a:	d1e4      	bne.n	8015af6 <_Balloc+0x2e>
 8015b2c:	2000      	movs	r0, #0
 8015b2e:	bd70      	pop	{r4, r5, r6, pc}
 8015b30:	6802      	ldr	r2, [r0, #0]
 8015b32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015b36:	2300      	movs	r3, #0
 8015b38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015b3c:	e7f7      	b.n	8015b2e <_Balloc+0x66>
 8015b3e:	bf00      	nop
 8015b40:	08016c15 	.word	0x08016c15
 8015b44:	08016c95 	.word	0x08016c95

08015b48 <_Bfree>:
 8015b48:	b570      	push	{r4, r5, r6, lr}
 8015b4a:	69c6      	ldr	r6, [r0, #28]
 8015b4c:	4605      	mov	r5, r0
 8015b4e:	460c      	mov	r4, r1
 8015b50:	b976      	cbnz	r6, 8015b70 <_Bfree+0x28>
 8015b52:	2010      	movs	r0, #16
 8015b54:	f7ff ff02 	bl	801595c <malloc>
 8015b58:	4602      	mov	r2, r0
 8015b5a:	61e8      	str	r0, [r5, #28]
 8015b5c:	b920      	cbnz	r0, 8015b68 <_Bfree+0x20>
 8015b5e:	4b09      	ldr	r3, [pc, #36]	@ (8015b84 <_Bfree+0x3c>)
 8015b60:	4809      	ldr	r0, [pc, #36]	@ (8015b88 <_Bfree+0x40>)
 8015b62:	218f      	movs	r1, #143	@ 0x8f
 8015b64:	f000 fbe6 	bl	8016334 <__assert_func>
 8015b68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015b6c:	6006      	str	r6, [r0, #0]
 8015b6e:	60c6      	str	r6, [r0, #12]
 8015b70:	b13c      	cbz	r4, 8015b82 <_Bfree+0x3a>
 8015b72:	69eb      	ldr	r3, [r5, #28]
 8015b74:	6862      	ldr	r2, [r4, #4]
 8015b76:	68db      	ldr	r3, [r3, #12]
 8015b78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015b7c:	6021      	str	r1, [r4, #0]
 8015b7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015b82:	bd70      	pop	{r4, r5, r6, pc}
 8015b84:	08016c15 	.word	0x08016c15
 8015b88:	08016c95 	.word	0x08016c95

08015b8c <__multadd>:
 8015b8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015b90:	690d      	ldr	r5, [r1, #16]
 8015b92:	4607      	mov	r7, r0
 8015b94:	460c      	mov	r4, r1
 8015b96:	461e      	mov	r6, r3
 8015b98:	f101 0c14 	add.w	ip, r1, #20
 8015b9c:	2000      	movs	r0, #0
 8015b9e:	f8dc 3000 	ldr.w	r3, [ip]
 8015ba2:	b299      	uxth	r1, r3
 8015ba4:	fb02 6101 	mla	r1, r2, r1, r6
 8015ba8:	0c1e      	lsrs	r6, r3, #16
 8015baa:	0c0b      	lsrs	r3, r1, #16
 8015bac:	fb02 3306 	mla	r3, r2, r6, r3
 8015bb0:	b289      	uxth	r1, r1
 8015bb2:	3001      	adds	r0, #1
 8015bb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015bb8:	4285      	cmp	r5, r0
 8015bba:	f84c 1b04 	str.w	r1, [ip], #4
 8015bbe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015bc2:	dcec      	bgt.n	8015b9e <__multadd+0x12>
 8015bc4:	b30e      	cbz	r6, 8015c0a <__multadd+0x7e>
 8015bc6:	68a3      	ldr	r3, [r4, #8]
 8015bc8:	42ab      	cmp	r3, r5
 8015bca:	dc19      	bgt.n	8015c00 <__multadd+0x74>
 8015bcc:	6861      	ldr	r1, [r4, #4]
 8015bce:	4638      	mov	r0, r7
 8015bd0:	3101      	adds	r1, #1
 8015bd2:	f7ff ff79 	bl	8015ac8 <_Balloc>
 8015bd6:	4680      	mov	r8, r0
 8015bd8:	b928      	cbnz	r0, 8015be6 <__multadd+0x5a>
 8015bda:	4602      	mov	r2, r0
 8015bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8015c10 <__multadd+0x84>)
 8015bde:	480d      	ldr	r0, [pc, #52]	@ (8015c14 <__multadd+0x88>)
 8015be0:	21ba      	movs	r1, #186	@ 0xba
 8015be2:	f000 fba7 	bl	8016334 <__assert_func>
 8015be6:	6922      	ldr	r2, [r4, #16]
 8015be8:	3202      	adds	r2, #2
 8015bea:	f104 010c 	add.w	r1, r4, #12
 8015bee:	0092      	lsls	r2, r2, #2
 8015bf0:	300c      	adds	r0, #12
 8015bf2:	f7ff f802 	bl	8014bfa <memcpy>
 8015bf6:	4621      	mov	r1, r4
 8015bf8:	4638      	mov	r0, r7
 8015bfa:	f7ff ffa5 	bl	8015b48 <_Bfree>
 8015bfe:	4644      	mov	r4, r8
 8015c00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015c04:	3501      	adds	r5, #1
 8015c06:	615e      	str	r6, [r3, #20]
 8015c08:	6125      	str	r5, [r4, #16]
 8015c0a:	4620      	mov	r0, r4
 8015c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015c10:	08016c84 	.word	0x08016c84
 8015c14:	08016c95 	.word	0x08016c95

08015c18 <__hi0bits>:
 8015c18:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015c1c:	4603      	mov	r3, r0
 8015c1e:	bf36      	itet	cc
 8015c20:	0403      	lslcc	r3, r0, #16
 8015c22:	2000      	movcs	r0, #0
 8015c24:	2010      	movcc	r0, #16
 8015c26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015c2a:	bf3c      	itt	cc
 8015c2c:	021b      	lslcc	r3, r3, #8
 8015c2e:	3008      	addcc	r0, #8
 8015c30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015c34:	bf3c      	itt	cc
 8015c36:	011b      	lslcc	r3, r3, #4
 8015c38:	3004      	addcc	r0, #4
 8015c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015c3e:	bf3c      	itt	cc
 8015c40:	009b      	lslcc	r3, r3, #2
 8015c42:	3002      	addcc	r0, #2
 8015c44:	2b00      	cmp	r3, #0
 8015c46:	db05      	blt.n	8015c54 <__hi0bits+0x3c>
 8015c48:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015c4c:	f100 0001 	add.w	r0, r0, #1
 8015c50:	bf08      	it	eq
 8015c52:	2020      	moveq	r0, #32
 8015c54:	4770      	bx	lr

08015c56 <__lo0bits>:
 8015c56:	6803      	ldr	r3, [r0, #0]
 8015c58:	4602      	mov	r2, r0
 8015c5a:	f013 0007 	ands.w	r0, r3, #7
 8015c5e:	d00b      	beq.n	8015c78 <__lo0bits+0x22>
 8015c60:	07d9      	lsls	r1, r3, #31
 8015c62:	d421      	bmi.n	8015ca8 <__lo0bits+0x52>
 8015c64:	0798      	lsls	r0, r3, #30
 8015c66:	bf49      	itett	mi
 8015c68:	085b      	lsrmi	r3, r3, #1
 8015c6a:	089b      	lsrpl	r3, r3, #2
 8015c6c:	2001      	movmi	r0, #1
 8015c6e:	6013      	strmi	r3, [r2, #0]
 8015c70:	bf5c      	itt	pl
 8015c72:	6013      	strpl	r3, [r2, #0]
 8015c74:	2002      	movpl	r0, #2
 8015c76:	4770      	bx	lr
 8015c78:	b299      	uxth	r1, r3
 8015c7a:	b909      	cbnz	r1, 8015c80 <__lo0bits+0x2a>
 8015c7c:	0c1b      	lsrs	r3, r3, #16
 8015c7e:	2010      	movs	r0, #16
 8015c80:	b2d9      	uxtb	r1, r3
 8015c82:	b909      	cbnz	r1, 8015c88 <__lo0bits+0x32>
 8015c84:	3008      	adds	r0, #8
 8015c86:	0a1b      	lsrs	r3, r3, #8
 8015c88:	0719      	lsls	r1, r3, #28
 8015c8a:	bf04      	itt	eq
 8015c8c:	091b      	lsreq	r3, r3, #4
 8015c8e:	3004      	addeq	r0, #4
 8015c90:	0799      	lsls	r1, r3, #30
 8015c92:	bf04      	itt	eq
 8015c94:	089b      	lsreq	r3, r3, #2
 8015c96:	3002      	addeq	r0, #2
 8015c98:	07d9      	lsls	r1, r3, #31
 8015c9a:	d403      	bmi.n	8015ca4 <__lo0bits+0x4e>
 8015c9c:	085b      	lsrs	r3, r3, #1
 8015c9e:	f100 0001 	add.w	r0, r0, #1
 8015ca2:	d003      	beq.n	8015cac <__lo0bits+0x56>
 8015ca4:	6013      	str	r3, [r2, #0]
 8015ca6:	4770      	bx	lr
 8015ca8:	2000      	movs	r0, #0
 8015caa:	4770      	bx	lr
 8015cac:	2020      	movs	r0, #32
 8015cae:	4770      	bx	lr

08015cb0 <__i2b>:
 8015cb0:	b510      	push	{r4, lr}
 8015cb2:	460c      	mov	r4, r1
 8015cb4:	2101      	movs	r1, #1
 8015cb6:	f7ff ff07 	bl	8015ac8 <_Balloc>
 8015cba:	4602      	mov	r2, r0
 8015cbc:	b928      	cbnz	r0, 8015cca <__i2b+0x1a>
 8015cbe:	4b05      	ldr	r3, [pc, #20]	@ (8015cd4 <__i2b+0x24>)
 8015cc0:	4805      	ldr	r0, [pc, #20]	@ (8015cd8 <__i2b+0x28>)
 8015cc2:	f240 1145 	movw	r1, #325	@ 0x145
 8015cc6:	f000 fb35 	bl	8016334 <__assert_func>
 8015cca:	2301      	movs	r3, #1
 8015ccc:	6144      	str	r4, [r0, #20]
 8015cce:	6103      	str	r3, [r0, #16]
 8015cd0:	bd10      	pop	{r4, pc}
 8015cd2:	bf00      	nop
 8015cd4:	08016c84 	.word	0x08016c84
 8015cd8:	08016c95 	.word	0x08016c95

08015cdc <__multiply>:
 8015cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ce0:	4617      	mov	r7, r2
 8015ce2:	690a      	ldr	r2, [r1, #16]
 8015ce4:	693b      	ldr	r3, [r7, #16]
 8015ce6:	429a      	cmp	r2, r3
 8015ce8:	bfa8      	it	ge
 8015cea:	463b      	movge	r3, r7
 8015cec:	4689      	mov	r9, r1
 8015cee:	bfa4      	itt	ge
 8015cf0:	460f      	movge	r7, r1
 8015cf2:	4699      	movge	r9, r3
 8015cf4:	693d      	ldr	r5, [r7, #16]
 8015cf6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015cfa:	68bb      	ldr	r3, [r7, #8]
 8015cfc:	6879      	ldr	r1, [r7, #4]
 8015cfe:	eb05 060a 	add.w	r6, r5, sl
 8015d02:	42b3      	cmp	r3, r6
 8015d04:	b085      	sub	sp, #20
 8015d06:	bfb8      	it	lt
 8015d08:	3101      	addlt	r1, #1
 8015d0a:	f7ff fedd 	bl	8015ac8 <_Balloc>
 8015d0e:	b930      	cbnz	r0, 8015d1e <__multiply+0x42>
 8015d10:	4602      	mov	r2, r0
 8015d12:	4b41      	ldr	r3, [pc, #260]	@ (8015e18 <__multiply+0x13c>)
 8015d14:	4841      	ldr	r0, [pc, #260]	@ (8015e1c <__multiply+0x140>)
 8015d16:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015d1a:	f000 fb0b 	bl	8016334 <__assert_func>
 8015d1e:	f100 0414 	add.w	r4, r0, #20
 8015d22:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8015d26:	4623      	mov	r3, r4
 8015d28:	2200      	movs	r2, #0
 8015d2a:	4573      	cmp	r3, lr
 8015d2c:	d320      	bcc.n	8015d70 <__multiply+0x94>
 8015d2e:	f107 0814 	add.w	r8, r7, #20
 8015d32:	f109 0114 	add.w	r1, r9, #20
 8015d36:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8015d3a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8015d3e:	9302      	str	r3, [sp, #8]
 8015d40:	1beb      	subs	r3, r5, r7
 8015d42:	3b15      	subs	r3, #21
 8015d44:	f023 0303 	bic.w	r3, r3, #3
 8015d48:	3304      	adds	r3, #4
 8015d4a:	3715      	adds	r7, #21
 8015d4c:	42bd      	cmp	r5, r7
 8015d4e:	bf38      	it	cc
 8015d50:	2304      	movcc	r3, #4
 8015d52:	9301      	str	r3, [sp, #4]
 8015d54:	9b02      	ldr	r3, [sp, #8]
 8015d56:	9103      	str	r1, [sp, #12]
 8015d58:	428b      	cmp	r3, r1
 8015d5a:	d80c      	bhi.n	8015d76 <__multiply+0x9a>
 8015d5c:	2e00      	cmp	r6, #0
 8015d5e:	dd03      	ble.n	8015d68 <__multiply+0x8c>
 8015d60:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015d64:	2b00      	cmp	r3, #0
 8015d66:	d055      	beq.n	8015e14 <__multiply+0x138>
 8015d68:	6106      	str	r6, [r0, #16]
 8015d6a:	b005      	add	sp, #20
 8015d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d70:	f843 2b04 	str.w	r2, [r3], #4
 8015d74:	e7d9      	b.n	8015d2a <__multiply+0x4e>
 8015d76:	f8b1 a000 	ldrh.w	sl, [r1]
 8015d7a:	f1ba 0f00 	cmp.w	sl, #0
 8015d7e:	d01f      	beq.n	8015dc0 <__multiply+0xe4>
 8015d80:	46c4      	mov	ip, r8
 8015d82:	46a1      	mov	r9, r4
 8015d84:	2700      	movs	r7, #0
 8015d86:	f85c 2b04 	ldr.w	r2, [ip], #4
 8015d8a:	f8d9 3000 	ldr.w	r3, [r9]
 8015d8e:	fa1f fb82 	uxth.w	fp, r2
 8015d92:	b29b      	uxth	r3, r3
 8015d94:	fb0a 330b 	mla	r3, sl, fp, r3
 8015d98:	443b      	add	r3, r7
 8015d9a:	f8d9 7000 	ldr.w	r7, [r9]
 8015d9e:	0c12      	lsrs	r2, r2, #16
 8015da0:	0c3f      	lsrs	r7, r7, #16
 8015da2:	fb0a 7202 	mla	r2, sl, r2, r7
 8015da6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8015daa:	b29b      	uxth	r3, r3
 8015dac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015db0:	4565      	cmp	r5, ip
 8015db2:	f849 3b04 	str.w	r3, [r9], #4
 8015db6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8015dba:	d8e4      	bhi.n	8015d86 <__multiply+0xaa>
 8015dbc:	9b01      	ldr	r3, [sp, #4]
 8015dbe:	50e7      	str	r7, [r4, r3]
 8015dc0:	9b03      	ldr	r3, [sp, #12]
 8015dc2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015dc6:	3104      	adds	r1, #4
 8015dc8:	f1b9 0f00 	cmp.w	r9, #0
 8015dcc:	d020      	beq.n	8015e10 <__multiply+0x134>
 8015dce:	6823      	ldr	r3, [r4, #0]
 8015dd0:	4647      	mov	r7, r8
 8015dd2:	46a4      	mov	ip, r4
 8015dd4:	f04f 0a00 	mov.w	sl, #0
 8015dd8:	f8b7 b000 	ldrh.w	fp, [r7]
 8015ddc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8015de0:	fb09 220b 	mla	r2, r9, fp, r2
 8015de4:	4452      	add	r2, sl
 8015de6:	b29b      	uxth	r3, r3
 8015de8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015dec:	f84c 3b04 	str.w	r3, [ip], #4
 8015df0:	f857 3b04 	ldr.w	r3, [r7], #4
 8015df4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015df8:	f8bc 3000 	ldrh.w	r3, [ip]
 8015dfc:	fb09 330a 	mla	r3, r9, sl, r3
 8015e00:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8015e04:	42bd      	cmp	r5, r7
 8015e06:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015e0a:	d8e5      	bhi.n	8015dd8 <__multiply+0xfc>
 8015e0c:	9a01      	ldr	r2, [sp, #4]
 8015e0e:	50a3      	str	r3, [r4, r2]
 8015e10:	3404      	adds	r4, #4
 8015e12:	e79f      	b.n	8015d54 <__multiply+0x78>
 8015e14:	3e01      	subs	r6, #1
 8015e16:	e7a1      	b.n	8015d5c <__multiply+0x80>
 8015e18:	08016c84 	.word	0x08016c84
 8015e1c:	08016c95 	.word	0x08016c95

08015e20 <__pow5mult>:
 8015e20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015e24:	4615      	mov	r5, r2
 8015e26:	f012 0203 	ands.w	r2, r2, #3
 8015e2a:	4607      	mov	r7, r0
 8015e2c:	460e      	mov	r6, r1
 8015e2e:	d007      	beq.n	8015e40 <__pow5mult+0x20>
 8015e30:	4c25      	ldr	r4, [pc, #148]	@ (8015ec8 <__pow5mult+0xa8>)
 8015e32:	3a01      	subs	r2, #1
 8015e34:	2300      	movs	r3, #0
 8015e36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015e3a:	f7ff fea7 	bl	8015b8c <__multadd>
 8015e3e:	4606      	mov	r6, r0
 8015e40:	10ad      	asrs	r5, r5, #2
 8015e42:	d03d      	beq.n	8015ec0 <__pow5mult+0xa0>
 8015e44:	69fc      	ldr	r4, [r7, #28]
 8015e46:	b97c      	cbnz	r4, 8015e68 <__pow5mult+0x48>
 8015e48:	2010      	movs	r0, #16
 8015e4a:	f7ff fd87 	bl	801595c <malloc>
 8015e4e:	4602      	mov	r2, r0
 8015e50:	61f8      	str	r0, [r7, #28]
 8015e52:	b928      	cbnz	r0, 8015e60 <__pow5mult+0x40>
 8015e54:	4b1d      	ldr	r3, [pc, #116]	@ (8015ecc <__pow5mult+0xac>)
 8015e56:	481e      	ldr	r0, [pc, #120]	@ (8015ed0 <__pow5mult+0xb0>)
 8015e58:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015e5c:	f000 fa6a 	bl	8016334 <__assert_func>
 8015e60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015e64:	6004      	str	r4, [r0, #0]
 8015e66:	60c4      	str	r4, [r0, #12]
 8015e68:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015e6c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015e70:	b94c      	cbnz	r4, 8015e86 <__pow5mult+0x66>
 8015e72:	f240 2171 	movw	r1, #625	@ 0x271
 8015e76:	4638      	mov	r0, r7
 8015e78:	f7ff ff1a 	bl	8015cb0 <__i2b>
 8015e7c:	2300      	movs	r3, #0
 8015e7e:	f8c8 0008 	str.w	r0, [r8, #8]
 8015e82:	4604      	mov	r4, r0
 8015e84:	6003      	str	r3, [r0, #0]
 8015e86:	f04f 0900 	mov.w	r9, #0
 8015e8a:	07eb      	lsls	r3, r5, #31
 8015e8c:	d50a      	bpl.n	8015ea4 <__pow5mult+0x84>
 8015e8e:	4631      	mov	r1, r6
 8015e90:	4622      	mov	r2, r4
 8015e92:	4638      	mov	r0, r7
 8015e94:	f7ff ff22 	bl	8015cdc <__multiply>
 8015e98:	4631      	mov	r1, r6
 8015e9a:	4680      	mov	r8, r0
 8015e9c:	4638      	mov	r0, r7
 8015e9e:	f7ff fe53 	bl	8015b48 <_Bfree>
 8015ea2:	4646      	mov	r6, r8
 8015ea4:	106d      	asrs	r5, r5, #1
 8015ea6:	d00b      	beq.n	8015ec0 <__pow5mult+0xa0>
 8015ea8:	6820      	ldr	r0, [r4, #0]
 8015eaa:	b938      	cbnz	r0, 8015ebc <__pow5mult+0x9c>
 8015eac:	4622      	mov	r2, r4
 8015eae:	4621      	mov	r1, r4
 8015eb0:	4638      	mov	r0, r7
 8015eb2:	f7ff ff13 	bl	8015cdc <__multiply>
 8015eb6:	6020      	str	r0, [r4, #0]
 8015eb8:	f8c0 9000 	str.w	r9, [r0]
 8015ebc:	4604      	mov	r4, r0
 8015ebe:	e7e4      	b.n	8015e8a <__pow5mult+0x6a>
 8015ec0:	4630      	mov	r0, r6
 8015ec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015ec6:	bf00      	nop
 8015ec8:	08016d48 	.word	0x08016d48
 8015ecc:	08016c15 	.word	0x08016c15
 8015ed0:	08016c95 	.word	0x08016c95

08015ed4 <__lshift>:
 8015ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015ed8:	460c      	mov	r4, r1
 8015eda:	6849      	ldr	r1, [r1, #4]
 8015edc:	6923      	ldr	r3, [r4, #16]
 8015ede:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015ee2:	68a3      	ldr	r3, [r4, #8]
 8015ee4:	4607      	mov	r7, r0
 8015ee6:	4691      	mov	r9, r2
 8015ee8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015eec:	f108 0601 	add.w	r6, r8, #1
 8015ef0:	42b3      	cmp	r3, r6
 8015ef2:	db0b      	blt.n	8015f0c <__lshift+0x38>
 8015ef4:	4638      	mov	r0, r7
 8015ef6:	f7ff fde7 	bl	8015ac8 <_Balloc>
 8015efa:	4605      	mov	r5, r0
 8015efc:	b948      	cbnz	r0, 8015f12 <__lshift+0x3e>
 8015efe:	4602      	mov	r2, r0
 8015f00:	4b28      	ldr	r3, [pc, #160]	@ (8015fa4 <__lshift+0xd0>)
 8015f02:	4829      	ldr	r0, [pc, #164]	@ (8015fa8 <__lshift+0xd4>)
 8015f04:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015f08:	f000 fa14 	bl	8016334 <__assert_func>
 8015f0c:	3101      	adds	r1, #1
 8015f0e:	005b      	lsls	r3, r3, #1
 8015f10:	e7ee      	b.n	8015ef0 <__lshift+0x1c>
 8015f12:	2300      	movs	r3, #0
 8015f14:	f100 0114 	add.w	r1, r0, #20
 8015f18:	f100 0210 	add.w	r2, r0, #16
 8015f1c:	4618      	mov	r0, r3
 8015f1e:	4553      	cmp	r3, sl
 8015f20:	db33      	blt.n	8015f8a <__lshift+0xb6>
 8015f22:	6920      	ldr	r0, [r4, #16]
 8015f24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015f28:	f104 0314 	add.w	r3, r4, #20
 8015f2c:	f019 091f 	ands.w	r9, r9, #31
 8015f30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015f34:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015f38:	d02b      	beq.n	8015f92 <__lshift+0xbe>
 8015f3a:	f1c9 0e20 	rsb	lr, r9, #32
 8015f3e:	468a      	mov	sl, r1
 8015f40:	2200      	movs	r2, #0
 8015f42:	6818      	ldr	r0, [r3, #0]
 8015f44:	fa00 f009 	lsl.w	r0, r0, r9
 8015f48:	4310      	orrs	r0, r2
 8015f4a:	f84a 0b04 	str.w	r0, [sl], #4
 8015f4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015f52:	459c      	cmp	ip, r3
 8015f54:	fa22 f20e 	lsr.w	r2, r2, lr
 8015f58:	d8f3      	bhi.n	8015f42 <__lshift+0x6e>
 8015f5a:	ebac 0304 	sub.w	r3, ip, r4
 8015f5e:	3b15      	subs	r3, #21
 8015f60:	f023 0303 	bic.w	r3, r3, #3
 8015f64:	3304      	adds	r3, #4
 8015f66:	f104 0015 	add.w	r0, r4, #21
 8015f6a:	4560      	cmp	r0, ip
 8015f6c:	bf88      	it	hi
 8015f6e:	2304      	movhi	r3, #4
 8015f70:	50ca      	str	r2, [r1, r3]
 8015f72:	b10a      	cbz	r2, 8015f78 <__lshift+0xa4>
 8015f74:	f108 0602 	add.w	r6, r8, #2
 8015f78:	3e01      	subs	r6, #1
 8015f7a:	4638      	mov	r0, r7
 8015f7c:	612e      	str	r6, [r5, #16]
 8015f7e:	4621      	mov	r1, r4
 8015f80:	f7ff fde2 	bl	8015b48 <_Bfree>
 8015f84:	4628      	mov	r0, r5
 8015f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015f8a:	f842 0f04 	str.w	r0, [r2, #4]!
 8015f8e:	3301      	adds	r3, #1
 8015f90:	e7c5      	b.n	8015f1e <__lshift+0x4a>
 8015f92:	3904      	subs	r1, #4
 8015f94:	f853 2b04 	ldr.w	r2, [r3], #4
 8015f98:	f841 2f04 	str.w	r2, [r1, #4]!
 8015f9c:	459c      	cmp	ip, r3
 8015f9e:	d8f9      	bhi.n	8015f94 <__lshift+0xc0>
 8015fa0:	e7ea      	b.n	8015f78 <__lshift+0xa4>
 8015fa2:	bf00      	nop
 8015fa4:	08016c84 	.word	0x08016c84
 8015fa8:	08016c95 	.word	0x08016c95

08015fac <__mcmp>:
 8015fac:	690a      	ldr	r2, [r1, #16]
 8015fae:	4603      	mov	r3, r0
 8015fb0:	6900      	ldr	r0, [r0, #16]
 8015fb2:	1a80      	subs	r0, r0, r2
 8015fb4:	b530      	push	{r4, r5, lr}
 8015fb6:	d10e      	bne.n	8015fd6 <__mcmp+0x2a>
 8015fb8:	3314      	adds	r3, #20
 8015fba:	3114      	adds	r1, #20
 8015fbc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015fc0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015fc4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015fc8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015fcc:	4295      	cmp	r5, r2
 8015fce:	d003      	beq.n	8015fd8 <__mcmp+0x2c>
 8015fd0:	d205      	bcs.n	8015fde <__mcmp+0x32>
 8015fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8015fd6:	bd30      	pop	{r4, r5, pc}
 8015fd8:	42a3      	cmp	r3, r4
 8015fda:	d3f3      	bcc.n	8015fc4 <__mcmp+0x18>
 8015fdc:	e7fb      	b.n	8015fd6 <__mcmp+0x2a>
 8015fde:	2001      	movs	r0, #1
 8015fe0:	e7f9      	b.n	8015fd6 <__mcmp+0x2a>
	...

08015fe4 <__mdiff>:
 8015fe4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015fe8:	4689      	mov	r9, r1
 8015fea:	4606      	mov	r6, r0
 8015fec:	4611      	mov	r1, r2
 8015fee:	4648      	mov	r0, r9
 8015ff0:	4614      	mov	r4, r2
 8015ff2:	f7ff ffdb 	bl	8015fac <__mcmp>
 8015ff6:	1e05      	subs	r5, r0, #0
 8015ff8:	d112      	bne.n	8016020 <__mdiff+0x3c>
 8015ffa:	4629      	mov	r1, r5
 8015ffc:	4630      	mov	r0, r6
 8015ffe:	f7ff fd63 	bl	8015ac8 <_Balloc>
 8016002:	4602      	mov	r2, r0
 8016004:	b928      	cbnz	r0, 8016012 <__mdiff+0x2e>
 8016006:	4b3f      	ldr	r3, [pc, #252]	@ (8016104 <__mdiff+0x120>)
 8016008:	f240 2137 	movw	r1, #567	@ 0x237
 801600c:	483e      	ldr	r0, [pc, #248]	@ (8016108 <__mdiff+0x124>)
 801600e:	f000 f991 	bl	8016334 <__assert_func>
 8016012:	2301      	movs	r3, #1
 8016014:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016018:	4610      	mov	r0, r2
 801601a:	b003      	add	sp, #12
 801601c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016020:	bfbc      	itt	lt
 8016022:	464b      	movlt	r3, r9
 8016024:	46a1      	movlt	r9, r4
 8016026:	4630      	mov	r0, r6
 8016028:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801602c:	bfba      	itte	lt
 801602e:	461c      	movlt	r4, r3
 8016030:	2501      	movlt	r5, #1
 8016032:	2500      	movge	r5, #0
 8016034:	f7ff fd48 	bl	8015ac8 <_Balloc>
 8016038:	4602      	mov	r2, r0
 801603a:	b918      	cbnz	r0, 8016044 <__mdiff+0x60>
 801603c:	4b31      	ldr	r3, [pc, #196]	@ (8016104 <__mdiff+0x120>)
 801603e:	f240 2145 	movw	r1, #581	@ 0x245
 8016042:	e7e3      	b.n	801600c <__mdiff+0x28>
 8016044:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8016048:	6926      	ldr	r6, [r4, #16]
 801604a:	60c5      	str	r5, [r0, #12]
 801604c:	f109 0310 	add.w	r3, r9, #16
 8016050:	f109 0514 	add.w	r5, r9, #20
 8016054:	f104 0e14 	add.w	lr, r4, #20
 8016058:	f100 0b14 	add.w	fp, r0, #20
 801605c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8016060:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8016064:	9301      	str	r3, [sp, #4]
 8016066:	46d9      	mov	r9, fp
 8016068:	f04f 0c00 	mov.w	ip, #0
 801606c:	9b01      	ldr	r3, [sp, #4]
 801606e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8016072:	f853 af04 	ldr.w	sl, [r3, #4]!
 8016076:	9301      	str	r3, [sp, #4]
 8016078:	fa1f f38a 	uxth.w	r3, sl
 801607c:	4619      	mov	r1, r3
 801607e:	b283      	uxth	r3, r0
 8016080:	1acb      	subs	r3, r1, r3
 8016082:	0c00      	lsrs	r0, r0, #16
 8016084:	4463      	add	r3, ip
 8016086:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801608a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801608e:	b29b      	uxth	r3, r3
 8016090:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8016094:	4576      	cmp	r6, lr
 8016096:	f849 3b04 	str.w	r3, [r9], #4
 801609a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801609e:	d8e5      	bhi.n	801606c <__mdiff+0x88>
 80160a0:	1b33      	subs	r3, r6, r4
 80160a2:	3b15      	subs	r3, #21
 80160a4:	f023 0303 	bic.w	r3, r3, #3
 80160a8:	3415      	adds	r4, #21
 80160aa:	3304      	adds	r3, #4
 80160ac:	42a6      	cmp	r6, r4
 80160ae:	bf38      	it	cc
 80160b0:	2304      	movcc	r3, #4
 80160b2:	441d      	add	r5, r3
 80160b4:	445b      	add	r3, fp
 80160b6:	461e      	mov	r6, r3
 80160b8:	462c      	mov	r4, r5
 80160ba:	4544      	cmp	r4, r8
 80160bc:	d30e      	bcc.n	80160dc <__mdiff+0xf8>
 80160be:	f108 0103 	add.w	r1, r8, #3
 80160c2:	1b49      	subs	r1, r1, r5
 80160c4:	f021 0103 	bic.w	r1, r1, #3
 80160c8:	3d03      	subs	r5, #3
 80160ca:	45a8      	cmp	r8, r5
 80160cc:	bf38      	it	cc
 80160ce:	2100      	movcc	r1, #0
 80160d0:	440b      	add	r3, r1
 80160d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80160d6:	b191      	cbz	r1, 80160fe <__mdiff+0x11a>
 80160d8:	6117      	str	r7, [r2, #16]
 80160da:	e79d      	b.n	8016018 <__mdiff+0x34>
 80160dc:	f854 1b04 	ldr.w	r1, [r4], #4
 80160e0:	46e6      	mov	lr, ip
 80160e2:	0c08      	lsrs	r0, r1, #16
 80160e4:	fa1c fc81 	uxtah	ip, ip, r1
 80160e8:	4471      	add	r1, lr
 80160ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80160ee:	b289      	uxth	r1, r1
 80160f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80160f4:	f846 1b04 	str.w	r1, [r6], #4
 80160f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80160fc:	e7dd      	b.n	80160ba <__mdiff+0xd6>
 80160fe:	3f01      	subs	r7, #1
 8016100:	e7e7      	b.n	80160d2 <__mdiff+0xee>
 8016102:	bf00      	nop
 8016104:	08016c84 	.word	0x08016c84
 8016108:	08016c95 	.word	0x08016c95

0801610c <__d2b>:
 801610c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016110:	460f      	mov	r7, r1
 8016112:	2101      	movs	r1, #1
 8016114:	ec59 8b10 	vmov	r8, r9, d0
 8016118:	4616      	mov	r6, r2
 801611a:	f7ff fcd5 	bl	8015ac8 <_Balloc>
 801611e:	4604      	mov	r4, r0
 8016120:	b930      	cbnz	r0, 8016130 <__d2b+0x24>
 8016122:	4602      	mov	r2, r0
 8016124:	4b23      	ldr	r3, [pc, #140]	@ (80161b4 <__d2b+0xa8>)
 8016126:	4824      	ldr	r0, [pc, #144]	@ (80161b8 <__d2b+0xac>)
 8016128:	f240 310f 	movw	r1, #783	@ 0x30f
 801612c:	f000 f902 	bl	8016334 <__assert_func>
 8016130:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016134:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016138:	b10d      	cbz	r5, 801613e <__d2b+0x32>
 801613a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801613e:	9301      	str	r3, [sp, #4]
 8016140:	f1b8 0300 	subs.w	r3, r8, #0
 8016144:	d023      	beq.n	801618e <__d2b+0x82>
 8016146:	4668      	mov	r0, sp
 8016148:	9300      	str	r3, [sp, #0]
 801614a:	f7ff fd84 	bl	8015c56 <__lo0bits>
 801614e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016152:	b1d0      	cbz	r0, 801618a <__d2b+0x7e>
 8016154:	f1c0 0320 	rsb	r3, r0, #32
 8016158:	fa02 f303 	lsl.w	r3, r2, r3
 801615c:	430b      	orrs	r3, r1
 801615e:	40c2      	lsrs	r2, r0
 8016160:	6163      	str	r3, [r4, #20]
 8016162:	9201      	str	r2, [sp, #4]
 8016164:	9b01      	ldr	r3, [sp, #4]
 8016166:	61a3      	str	r3, [r4, #24]
 8016168:	2b00      	cmp	r3, #0
 801616a:	bf0c      	ite	eq
 801616c:	2201      	moveq	r2, #1
 801616e:	2202      	movne	r2, #2
 8016170:	6122      	str	r2, [r4, #16]
 8016172:	b1a5      	cbz	r5, 801619e <__d2b+0x92>
 8016174:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016178:	4405      	add	r5, r0
 801617a:	603d      	str	r5, [r7, #0]
 801617c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016180:	6030      	str	r0, [r6, #0]
 8016182:	4620      	mov	r0, r4
 8016184:	b003      	add	sp, #12
 8016186:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801618a:	6161      	str	r1, [r4, #20]
 801618c:	e7ea      	b.n	8016164 <__d2b+0x58>
 801618e:	a801      	add	r0, sp, #4
 8016190:	f7ff fd61 	bl	8015c56 <__lo0bits>
 8016194:	9b01      	ldr	r3, [sp, #4]
 8016196:	6163      	str	r3, [r4, #20]
 8016198:	3020      	adds	r0, #32
 801619a:	2201      	movs	r2, #1
 801619c:	e7e8      	b.n	8016170 <__d2b+0x64>
 801619e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80161a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80161a6:	6038      	str	r0, [r7, #0]
 80161a8:	6918      	ldr	r0, [r3, #16]
 80161aa:	f7ff fd35 	bl	8015c18 <__hi0bits>
 80161ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80161b2:	e7e5      	b.n	8016180 <__d2b+0x74>
 80161b4:	08016c84 	.word	0x08016c84
 80161b8:	08016c95 	.word	0x08016c95

080161bc <__sflush_r>:
 80161bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80161c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80161c4:	0716      	lsls	r6, r2, #28
 80161c6:	4605      	mov	r5, r0
 80161c8:	460c      	mov	r4, r1
 80161ca:	d454      	bmi.n	8016276 <__sflush_r+0xba>
 80161cc:	684b      	ldr	r3, [r1, #4]
 80161ce:	2b00      	cmp	r3, #0
 80161d0:	dc02      	bgt.n	80161d8 <__sflush_r+0x1c>
 80161d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80161d4:	2b00      	cmp	r3, #0
 80161d6:	dd48      	ble.n	801626a <__sflush_r+0xae>
 80161d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80161da:	2e00      	cmp	r6, #0
 80161dc:	d045      	beq.n	801626a <__sflush_r+0xae>
 80161de:	2300      	movs	r3, #0
 80161e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80161e4:	682f      	ldr	r7, [r5, #0]
 80161e6:	6a21      	ldr	r1, [r4, #32]
 80161e8:	602b      	str	r3, [r5, #0]
 80161ea:	d030      	beq.n	801624e <__sflush_r+0x92>
 80161ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80161ee:	89a3      	ldrh	r3, [r4, #12]
 80161f0:	0759      	lsls	r1, r3, #29
 80161f2:	d505      	bpl.n	8016200 <__sflush_r+0x44>
 80161f4:	6863      	ldr	r3, [r4, #4]
 80161f6:	1ad2      	subs	r2, r2, r3
 80161f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80161fa:	b10b      	cbz	r3, 8016200 <__sflush_r+0x44>
 80161fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80161fe:	1ad2      	subs	r2, r2, r3
 8016200:	2300      	movs	r3, #0
 8016202:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016204:	6a21      	ldr	r1, [r4, #32]
 8016206:	4628      	mov	r0, r5
 8016208:	47b0      	blx	r6
 801620a:	1c43      	adds	r3, r0, #1
 801620c:	89a3      	ldrh	r3, [r4, #12]
 801620e:	d106      	bne.n	801621e <__sflush_r+0x62>
 8016210:	6829      	ldr	r1, [r5, #0]
 8016212:	291d      	cmp	r1, #29
 8016214:	d82b      	bhi.n	801626e <__sflush_r+0xb2>
 8016216:	4a2a      	ldr	r2, [pc, #168]	@ (80162c0 <__sflush_r+0x104>)
 8016218:	40ca      	lsrs	r2, r1
 801621a:	07d6      	lsls	r6, r2, #31
 801621c:	d527      	bpl.n	801626e <__sflush_r+0xb2>
 801621e:	2200      	movs	r2, #0
 8016220:	6062      	str	r2, [r4, #4]
 8016222:	04d9      	lsls	r1, r3, #19
 8016224:	6922      	ldr	r2, [r4, #16]
 8016226:	6022      	str	r2, [r4, #0]
 8016228:	d504      	bpl.n	8016234 <__sflush_r+0x78>
 801622a:	1c42      	adds	r2, r0, #1
 801622c:	d101      	bne.n	8016232 <__sflush_r+0x76>
 801622e:	682b      	ldr	r3, [r5, #0]
 8016230:	b903      	cbnz	r3, 8016234 <__sflush_r+0x78>
 8016232:	6560      	str	r0, [r4, #84]	@ 0x54
 8016234:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016236:	602f      	str	r7, [r5, #0]
 8016238:	b1b9      	cbz	r1, 801626a <__sflush_r+0xae>
 801623a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801623e:	4299      	cmp	r1, r3
 8016240:	d002      	beq.n	8016248 <__sflush_r+0x8c>
 8016242:	4628      	mov	r0, r5
 8016244:	f7ff fb40 	bl	80158c8 <_free_r>
 8016248:	2300      	movs	r3, #0
 801624a:	6363      	str	r3, [r4, #52]	@ 0x34
 801624c:	e00d      	b.n	801626a <__sflush_r+0xae>
 801624e:	2301      	movs	r3, #1
 8016250:	4628      	mov	r0, r5
 8016252:	47b0      	blx	r6
 8016254:	4602      	mov	r2, r0
 8016256:	1c50      	adds	r0, r2, #1
 8016258:	d1c9      	bne.n	80161ee <__sflush_r+0x32>
 801625a:	682b      	ldr	r3, [r5, #0]
 801625c:	2b00      	cmp	r3, #0
 801625e:	d0c6      	beq.n	80161ee <__sflush_r+0x32>
 8016260:	2b1d      	cmp	r3, #29
 8016262:	d001      	beq.n	8016268 <__sflush_r+0xac>
 8016264:	2b16      	cmp	r3, #22
 8016266:	d11e      	bne.n	80162a6 <__sflush_r+0xea>
 8016268:	602f      	str	r7, [r5, #0]
 801626a:	2000      	movs	r0, #0
 801626c:	e022      	b.n	80162b4 <__sflush_r+0xf8>
 801626e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016272:	b21b      	sxth	r3, r3
 8016274:	e01b      	b.n	80162ae <__sflush_r+0xf2>
 8016276:	690f      	ldr	r7, [r1, #16]
 8016278:	2f00      	cmp	r7, #0
 801627a:	d0f6      	beq.n	801626a <__sflush_r+0xae>
 801627c:	0793      	lsls	r3, r2, #30
 801627e:	680e      	ldr	r6, [r1, #0]
 8016280:	bf08      	it	eq
 8016282:	694b      	ldreq	r3, [r1, #20]
 8016284:	600f      	str	r7, [r1, #0]
 8016286:	bf18      	it	ne
 8016288:	2300      	movne	r3, #0
 801628a:	eba6 0807 	sub.w	r8, r6, r7
 801628e:	608b      	str	r3, [r1, #8]
 8016290:	f1b8 0f00 	cmp.w	r8, #0
 8016294:	dde9      	ble.n	801626a <__sflush_r+0xae>
 8016296:	6a21      	ldr	r1, [r4, #32]
 8016298:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801629a:	4643      	mov	r3, r8
 801629c:	463a      	mov	r2, r7
 801629e:	4628      	mov	r0, r5
 80162a0:	47b0      	blx	r6
 80162a2:	2800      	cmp	r0, #0
 80162a4:	dc08      	bgt.n	80162b8 <__sflush_r+0xfc>
 80162a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80162aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80162ae:	81a3      	strh	r3, [r4, #12]
 80162b0:	f04f 30ff 	mov.w	r0, #4294967295
 80162b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80162b8:	4407      	add	r7, r0
 80162ba:	eba8 0800 	sub.w	r8, r8, r0
 80162be:	e7e7      	b.n	8016290 <__sflush_r+0xd4>
 80162c0:	20400001 	.word	0x20400001

080162c4 <_fflush_r>:
 80162c4:	b538      	push	{r3, r4, r5, lr}
 80162c6:	690b      	ldr	r3, [r1, #16]
 80162c8:	4605      	mov	r5, r0
 80162ca:	460c      	mov	r4, r1
 80162cc:	b913      	cbnz	r3, 80162d4 <_fflush_r+0x10>
 80162ce:	2500      	movs	r5, #0
 80162d0:	4628      	mov	r0, r5
 80162d2:	bd38      	pop	{r3, r4, r5, pc}
 80162d4:	b118      	cbz	r0, 80162de <_fflush_r+0x1a>
 80162d6:	6a03      	ldr	r3, [r0, #32]
 80162d8:	b90b      	cbnz	r3, 80162de <_fflush_r+0x1a>
 80162da:	f7fe fb37 	bl	801494c <__sinit>
 80162de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80162e2:	2b00      	cmp	r3, #0
 80162e4:	d0f3      	beq.n	80162ce <_fflush_r+0xa>
 80162e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80162e8:	07d0      	lsls	r0, r2, #31
 80162ea:	d404      	bmi.n	80162f6 <_fflush_r+0x32>
 80162ec:	0599      	lsls	r1, r3, #22
 80162ee:	d402      	bmi.n	80162f6 <_fflush_r+0x32>
 80162f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80162f2:	f7fe fc80 	bl	8014bf6 <__retarget_lock_acquire_recursive>
 80162f6:	4628      	mov	r0, r5
 80162f8:	4621      	mov	r1, r4
 80162fa:	f7ff ff5f 	bl	80161bc <__sflush_r>
 80162fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016300:	07da      	lsls	r2, r3, #31
 8016302:	4605      	mov	r5, r0
 8016304:	d4e4      	bmi.n	80162d0 <_fflush_r+0xc>
 8016306:	89a3      	ldrh	r3, [r4, #12]
 8016308:	059b      	lsls	r3, r3, #22
 801630a:	d4e1      	bmi.n	80162d0 <_fflush_r+0xc>
 801630c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801630e:	f7fe fc73 	bl	8014bf8 <__retarget_lock_release_recursive>
 8016312:	e7dd      	b.n	80162d0 <_fflush_r+0xc>

08016314 <_sbrk_r>:
 8016314:	b538      	push	{r3, r4, r5, lr}
 8016316:	4d06      	ldr	r5, [pc, #24]	@ (8016330 <_sbrk_r+0x1c>)
 8016318:	2300      	movs	r3, #0
 801631a:	4604      	mov	r4, r0
 801631c:	4608      	mov	r0, r1
 801631e:	602b      	str	r3, [r5, #0]
 8016320:	f7f1 fd74 	bl	8007e0c <_sbrk>
 8016324:	1c43      	adds	r3, r0, #1
 8016326:	d102      	bne.n	801632e <_sbrk_r+0x1a>
 8016328:	682b      	ldr	r3, [r5, #0]
 801632a:	b103      	cbz	r3, 801632e <_sbrk_r+0x1a>
 801632c:	6023      	str	r3, [r4, #0]
 801632e:	bd38      	pop	{r3, r4, r5, pc}
 8016330:	20006e60 	.word	0x20006e60

08016334 <__assert_func>:
 8016334:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016336:	4614      	mov	r4, r2
 8016338:	461a      	mov	r2, r3
 801633a:	4b09      	ldr	r3, [pc, #36]	@ (8016360 <__assert_func+0x2c>)
 801633c:	681b      	ldr	r3, [r3, #0]
 801633e:	4605      	mov	r5, r0
 8016340:	68d8      	ldr	r0, [r3, #12]
 8016342:	b14c      	cbz	r4, 8016358 <__assert_func+0x24>
 8016344:	4b07      	ldr	r3, [pc, #28]	@ (8016364 <__assert_func+0x30>)
 8016346:	9100      	str	r1, [sp, #0]
 8016348:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801634c:	4906      	ldr	r1, [pc, #24]	@ (8016368 <__assert_func+0x34>)
 801634e:	462b      	mov	r3, r5
 8016350:	f000 f842 	bl	80163d8 <fiprintf>
 8016354:	f000 f852 	bl	80163fc <abort>
 8016358:	4b04      	ldr	r3, [pc, #16]	@ (801636c <__assert_func+0x38>)
 801635a:	461c      	mov	r4, r3
 801635c:	e7f3      	b.n	8016346 <__assert_func+0x12>
 801635e:	bf00      	nop
 8016360:	20000070 	.word	0x20000070
 8016364:	08016cf8 	.word	0x08016cf8
 8016368:	08016d05 	.word	0x08016d05
 801636c:	08016d33 	.word	0x08016d33

08016370 <_calloc_r>:
 8016370:	b570      	push	{r4, r5, r6, lr}
 8016372:	fba1 5402 	umull	r5, r4, r1, r2
 8016376:	b934      	cbnz	r4, 8016386 <_calloc_r+0x16>
 8016378:	4629      	mov	r1, r5
 801637a:	f7ff fb19 	bl	80159b0 <_malloc_r>
 801637e:	4606      	mov	r6, r0
 8016380:	b928      	cbnz	r0, 801638e <_calloc_r+0x1e>
 8016382:	4630      	mov	r0, r6
 8016384:	bd70      	pop	{r4, r5, r6, pc}
 8016386:	220c      	movs	r2, #12
 8016388:	6002      	str	r2, [r0, #0]
 801638a:	2600      	movs	r6, #0
 801638c:	e7f9      	b.n	8016382 <_calloc_r+0x12>
 801638e:	462a      	mov	r2, r5
 8016390:	4621      	mov	r1, r4
 8016392:	f7fe fb54 	bl	8014a3e <memset>
 8016396:	e7f4      	b.n	8016382 <_calloc_r+0x12>

08016398 <__ascii_mbtowc>:
 8016398:	b082      	sub	sp, #8
 801639a:	b901      	cbnz	r1, 801639e <__ascii_mbtowc+0x6>
 801639c:	a901      	add	r1, sp, #4
 801639e:	b142      	cbz	r2, 80163b2 <__ascii_mbtowc+0x1a>
 80163a0:	b14b      	cbz	r3, 80163b6 <__ascii_mbtowc+0x1e>
 80163a2:	7813      	ldrb	r3, [r2, #0]
 80163a4:	600b      	str	r3, [r1, #0]
 80163a6:	7812      	ldrb	r2, [r2, #0]
 80163a8:	1e10      	subs	r0, r2, #0
 80163aa:	bf18      	it	ne
 80163ac:	2001      	movne	r0, #1
 80163ae:	b002      	add	sp, #8
 80163b0:	4770      	bx	lr
 80163b2:	4610      	mov	r0, r2
 80163b4:	e7fb      	b.n	80163ae <__ascii_mbtowc+0x16>
 80163b6:	f06f 0001 	mvn.w	r0, #1
 80163ba:	e7f8      	b.n	80163ae <__ascii_mbtowc+0x16>

080163bc <__ascii_wctomb>:
 80163bc:	4603      	mov	r3, r0
 80163be:	4608      	mov	r0, r1
 80163c0:	b141      	cbz	r1, 80163d4 <__ascii_wctomb+0x18>
 80163c2:	2aff      	cmp	r2, #255	@ 0xff
 80163c4:	d904      	bls.n	80163d0 <__ascii_wctomb+0x14>
 80163c6:	228a      	movs	r2, #138	@ 0x8a
 80163c8:	601a      	str	r2, [r3, #0]
 80163ca:	f04f 30ff 	mov.w	r0, #4294967295
 80163ce:	4770      	bx	lr
 80163d0:	700a      	strb	r2, [r1, #0]
 80163d2:	2001      	movs	r0, #1
 80163d4:	4770      	bx	lr
	...

080163d8 <fiprintf>:
 80163d8:	b40e      	push	{r1, r2, r3}
 80163da:	b503      	push	{r0, r1, lr}
 80163dc:	4601      	mov	r1, r0
 80163de:	ab03      	add	r3, sp, #12
 80163e0:	4805      	ldr	r0, [pc, #20]	@ (80163f8 <fiprintf+0x20>)
 80163e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80163e6:	6800      	ldr	r0, [r0, #0]
 80163e8:	9301      	str	r3, [sp, #4]
 80163ea:	f000 f837 	bl	801645c <_vfiprintf_r>
 80163ee:	b002      	add	sp, #8
 80163f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80163f4:	b003      	add	sp, #12
 80163f6:	4770      	bx	lr
 80163f8:	20000070 	.word	0x20000070

080163fc <abort>:
 80163fc:	b508      	push	{r3, lr}
 80163fe:	2006      	movs	r0, #6
 8016400:	f000 fa00 	bl	8016804 <raise>
 8016404:	2001      	movs	r0, #1
 8016406:	f7f1 fc89 	bl	8007d1c <_exit>

0801640a <__sfputc_r>:
 801640a:	6893      	ldr	r3, [r2, #8]
 801640c:	3b01      	subs	r3, #1
 801640e:	2b00      	cmp	r3, #0
 8016410:	b410      	push	{r4}
 8016412:	6093      	str	r3, [r2, #8]
 8016414:	da08      	bge.n	8016428 <__sfputc_r+0x1e>
 8016416:	6994      	ldr	r4, [r2, #24]
 8016418:	42a3      	cmp	r3, r4
 801641a:	db01      	blt.n	8016420 <__sfputc_r+0x16>
 801641c:	290a      	cmp	r1, #10
 801641e:	d103      	bne.n	8016428 <__sfputc_r+0x1e>
 8016420:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016424:	f000 b932 	b.w	801668c <__swbuf_r>
 8016428:	6813      	ldr	r3, [r2, #0]
 801642a:	1c58      	adds	r0, r3, #1
 801642c:	6010      	str	r0, [r2, #0]
 801642e:	7019      	strb	r1, [r3, #0]
 8016430:	4608      	mov	r0, r1
 8016432:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016436:	4770      	bx	lr

08016438 <__sfputs_r>:
 8016438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801643a:	4606      	mov	r6, r0
 801643c:	460f      	mov	r7, r1
 801643e:	4614      	mov	r4, r2
 8016440:	18d5      	adds	r5, r2, r3
 8016442:	42ac      	cmp	r4, r5
 8016444:	d101      	bne.n	801644a <__sfputs_r+0x12>
 8016446:	2000      	movs	r0, #0
 8016448:	e007      	b.n	801645a <__sfputs_r+0x22>
 801644a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801644e:	463a      	mov	r2, r7
 8016450:	4630      	mov	r0, r6
 8016452:	f7ff ffda 	bl	801640a <__sfputc_r>
 8016456:	1c43      	adds	r3, r0, #1
 8016458:	d1f3      	bne.n	8016442 <__sfputs_r+0xa>
 801645a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801645c <_vfiprintf_r>:
 801645c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016460:	460d      	mov	r5, r1
 8016462:	b09d      	sub	sp, #116	@ 0x74
 8016464:	4614      	mov	r4, r2
 8016466:	4698      	mov	r8, r3
 8016468:	4606      	mov	r6, r0
 801646a:	b118      	cbz	r0, 8016474 <_vfiprintf_r+0x18>
 801646c:	6a03      	ldr	r3, [r0, #32]
 801646e:	b90b      	cbnz	r3, 8016474 <_vfiprintf_r+0x18>
 8016470:	f7fe fa6c 	bl	801494c <__sinit>
 8016474:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016476:	07d9      	lsls	r1, r3, #31
 8016478:	d405      	bmi.n	8016486 <_vfiprintf_r+0x2a>
 801647a:	89ab      	ldrh	r3, [r5, #12]
 801647c:	059a      	lsls	r2, r3, #22
 801647e:	d402      	bmi.n	8016486 <_vfiprintf_r+0x2a>
 8016480:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016482:	f7fe fbb8 	bl	8014bf6 <__retarget_lock_acquire_recursive>
 8016486:	89ab      	ldrh	r3, [r5, #12]
 8016488:	071b      	lsls	r3, r3, #28
 801648a:	d501      	bpl.n	8016490 <_vfiprintf_r+0x34>
 801648c:	692b      	ldr	r3, [r5, #16]
 801648e:	b99b      	cbnz	r3, 80164b8 <_vfiprintf_r+0x5c>
 8016490:	4629      	mov	r1, r5
 8016492:	4630      	mov	r0, r6
 8016494:	f000 f938 	bl	8016708 <__swsetup_r>
 8016498:	b170      	cbz	r0, 80164b8 <_vfiprintf_r+0x5c>
 801649a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801649c:	07dc      	lsls	r4, r3, #31
 801649e:	d504      	bpl.n	80164aa <_vfiprintf_r+0x4e>
 80164a0:	f04f 30ff 	mov.w	r0, #4294967295
 80164a4:	b01d      	add	sp, #116	@ 0x74
 80164a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80164aa:	89ab      	ldrh	r3, [r5, #12]
 80164ac:	0598      	lsls	r0, r3, #22
 80164ae:	d4f7      	bmi.n	80164a0 <_vfiprintf_r+0x44>
 80164b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80164b2:	f7fe fba1 	bl	8014bf8 <__retarget_lock_release_recursive>
 80164b6:	e7f3      	b.n	80164a0 <_vfiprintf_r+0x44>
 80164b8:	2300      	movs	r3, #0
 80164ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80164bc:	2320      	movs	r3, #32
 80164be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80164c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80164c6:	2330      	movs	r3, #48	@ 0x30
 80164c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016678 <_vfiprintf_r+0x21c>
 80164cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80164d0:	f04f 0901 	mov.w	r9, #1
 80164d4:	4623      	mov	r3, r4
 80164d6:	469a      	mov	sl, r3
 80164d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80164dc:	b10a      	cbz	r2, 80164e2 <_vfiprintf_r+0x86>
 80164de:	2a25      	cmp	r2, #37	@ 0x25
 80164e0:	d1f9      	bne.n	80164d6 <_vfiprintf_r+0x7a>
 80164e2:	ebba 0b04 	subs.w	fp, sl, r4
 80164e6:	d00b      	beq.n	8016500 <_vfiprintf_r+0xa4>
 80164e8:	465b      	mov	r3, fp
 80164ea:	4622      	mov	r2, r4
 80164ec:	4629      	mov	r1, r5
 80164ee:	4630      	mov	r0, r6
 80164f0:	f7ff ffa2 	bl	8016438 <__sfputs_r>
 80164f4:	3001      	adds	r0, #1
 80164f6:	f000 80a7 	beq.w	8016648 <_vfiprintf_r+0x1ec>
 80164fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80164fc:	445a      	add	r2, fp
 80164fe:	9209      	str	r2, [sp, #36]	@ 0x24
 8016500:	f89a 3000 	ldrb.w	r3, [sl]
 8016504:	2b00      	cmp	r3, #0
 8016506:	f000 809f 	beq.w	8016648 <_vfiprintf_r+0x1ec>
 801650a:	2300      	movs	r3, #0
 801650c:	f04f 32ff 	mov.w	r2, #4294967295
 8016510:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016514:	f10a 0a01 	add.w	sl, sl, #1
 8016518:	9304      	str	r3, [sp, #16]
 801651a:	9307      	str	r3, [sp, #28]
 801651c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016520:	931a      	str	r3, [sp, #104]	@ 0x68
 8016522:	4654      	mov	r4, sl
 8016524:	2205      	movs	r2, #5
 8016526:	f814 1b01 	ldrb.w	r1, [r4], #1
 801652a:	4853      	ldr	r0, [pc, #332]	@ (8016678 <_vfiprintf_r+0x21c>)
 801652c:	f7e9 fe78 	bl	8000220 <memchr>
 8016530:	9a04      	ldr	r2, [sp, #16]
 8016532:	b9d8      	cbnz	r0, 801656c <_vfiprintf_r+0x110>
 8016534:	06d1      	lsls	r1, r2, #27
 8016536:	bf44      	itt	mi
 8016538:	2320      	movmi	r3, #32
 801653a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801653e:	0713      	lsls	r3, r2, #28
 8016540:	bf44      	itt	mi
 8016542:	232b      	movmi	r3, #43	@ 0x2b
 8016544:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016548:	f89a 3000 	ldrb.w	r3, [sl]
 801654c:	2b2a      	cmp	r3, #42	@ 0x2a
 801654e:	d015      	beq.n	801657c <_vfiprintf_r+0x120>
 8016550:	9a07      	ldr	r2, [sp, #28]
 8016552:	4654      	mov	r4, sl
 8016554:	2000      	movs	r0, #0
 8016556:	f04f 0c0a 	mov.w	ip, #10
 801655a:	4621      	mov	r1, r4
 801655c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016560:	3b30      	subs	r3, #48	@ 0x30
 8016562:	2b09      	cmp	r3, #9
 8016564:	d94b      	bls.n	80165fe <_vfiprintf_r+0x1a2>
 8016566:	b1b0      	cbz	r0, 8016596 <_vfiprintf_r+0x13a>
 8016568:	9207      	str	r2, [sp, #28]
 801656a:	e014      	b.n	8016596 <_vfiprintf_r+0x13a>
 801656c:	eba0 0308 	sub.w	r3, r0, r8
 8016570:	fa09 f303 	lsl.w	r3, r9, r3
 8016574:	4313      	orrs	r3, r2
 8016576:	9304      	str	r3, [sp, #16]
 8016578:	46a2      	mov	sl, r4
 801657a:	e7d2      	b.n	8016522 <_vfiprintf_r+0xc6>
 801657c:	9b03      	ldr	r3, [sp, #12]
 801657e:	1d19      	adds	r1, r3, #4
 8016580:	681b      	ldr	r3, [r3, #0]
 8016582:	9103      	str	r1, [sp, #12]
 8016584:	2b00      	cmp	r3, #0
 8016586:	bfbb      	ittet	lt
 8016588:	425b      	neglt	r3, r3
 801658a:	f042 0202 	orrlt.w	r2, r2, #2
 801658e:	9307      	strge	r3, [sp, #28]
 8016590:	9307      	strlt	r3, [sp, #28]
 8016592:	bfb8      	it	lt
 8016594:	9204      	strlt	r2, [sp, #16]
 8016596:	7823      	ldrb	r3, [r4, #0]
 8016598:	2b2e      	cmp	r3, #46	@ 0x2e
 801659a:	d10a      	bne.n	80165b2 <_vfiprintf_r+0x156>
 801659c:	7863      	ldrb	r3, [r4, #1]
 801659e:	2b2a      	cmp	r3, #42	@ 0x2a
 80165a0:	d132      	bne.n	8016608 <_vfiprintf_r+0x1ac>
 80165a2:	9b03      	ldr	r3, [sp, #12]
 80165a4:	1d1a      	adds	r2, r3, #4
 80165a6:	681b      	ldr	r3, [r3, #0]
 80165a8:	9203      	str	r2, [sp, #12]
 80165aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80165ae:	3402      	adds	r4, #2
 80165b0:	9305      	str	r3, [sp, #20]
 80165b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016688 <_vfiprintf_r+0x22c>
 80165b6:	7821      	ldrb	r1, [r4, #0]
 80165b8:	2203      	movs	r2, #3
 80165ba:	4650      	mov	r0, sl
 80165bc:	f7e9 fe30 	bl	8000220 <memchr>
 80165c0:	b138      	cbz	r0, 80165d2 <_vfiprintf_r+0x176>
 80165c2:	9b04      	ldr	r3, [sp, #16]
 80165c4:	eba0 000a 	sub.w	r0, r0, sl
 80165c8:	2240      	movs	r2, #64	@ 0x40
 80165ca:	4082      	lsls	r2, r0
 80165cc:	4313      	orrs	r3, r2
 80165ce:	3401      	adds	r4, #1
 80165d0:	9304      	str	r3, [sp, #16]
 80165d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80165d6:	4829      	ldr	r0, [pc, #164]	@ (801667c <_vfiprintf_r+0x220>)
 80165d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80165dc:	2206      	movs	r2, #6
 80165de:	f7e9 fe1f 	bl	8000220 <memchr>
 80165e2:	2800      	cmp	r0, #0
 80165e4:	d03f      	beq.n	8016666 <_vfiprintf_r+0x20a>
 80165e6:	4b26      	ldr	r3, [pc, #152]	@ (8016680 <_vfiprintf_r+0x224>)
 80165e8:	bb1b      	cbnz	r3, 8016632 <_vfiprintf_r+0x1d6>
 80165ea:	9b03      	ldr	r3, [sp, #12]
 80165ec:	3307      	adds	r3, #7
 80165ee:	f023 0307 	bic.w	r3, r3, #7
 80165f2:	3308      	adds	r3, #8
 80165f4:	9303      	str	r3, [sp, #12]
 80165f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80165f8:	443b      	add	r3, r7
 80165fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80165fc:	e76a      	b.n	80164d4 <_vfiprintf_r+0x78>
 80165fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8016602:	460c      	mov	r4, r1
 8016604:	2001      	movs	r0, #1
 8016606:	e7a8      	b.n	801655a <_vfiprintf_r+0xfe>
 8016608:	2300      	movs	r3, #0
 801660a:	3401      	adds	r4, #1
 801660c:	9305      	str	r3, [sp, #20]
 801660e:	4619      	mov	r1, r3
 8016610:	f04f 0c0a 	mov.w	ip, #10
 8016614:	4620      	mov	r0, r4
 8016616:	f810 2b01 	ldrb.w	r2, [r0], #1
 801661a:	3a30      	subs	r2, #48	@ 0x30
 801661c:	2a09      	cmp	r2, #9
 801661e:	d903      	bls.n	8016628 <_vfiprintf_r+0x1cc>
 8016620:	2b00      	cmp	r3, #0
 8016622:	d0c6      	beq.n	80165b2 <_vfiprintf_r+0x156>
 8016624:	9105      	str	r1, [sp, #20]
 8016626:	e7c4      	b.n	80165b2 <_vfiprintf_r+0x156>
 8016628:	fb0c 2101 	mla	r1, ip, r1, r2
 801662c:	4604      	mov	r4, r0
 801662e:	2301      	movs	r3, #1
 8016630:	e7f0      	b.n	8016614 <_vfiprintf_r+0x1b8>
 8016632:	ab03      	add	r3, sp, #12
 8016634:	9300      	str	r3, [sp, #0]
 8016636:	462a      	mov	r2, r5
 8016638:	4b12      	ldr	r3, [pc, #72]	@ (8016684 <_vfiprintf_r+0x228>)
 801663a:	a904      	add	r1, sp, #16
 801663c:	4630      	mov	r0, r6
 801663e:	f7fd fd43 	bl	80140c8 <_printf_float>
 8016642:	4607      	mov	r7, r0
 8016644:	1c78      	adds	r0, r7, #1
 8016646:	d1d6      	bne.n	80165f6 <_vfiprintf_r+0x19a>
 8016648:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801664a:	07d9      	lsls	r1, r3, #31
 801664c:	d405      	bmi.n	801665a <_vfiprintf_r+0x1fe>
 801664e:	89ab      	ldrh	r3, [r5, #12]
 8016650:	059a      	lsls	r2, r3, #22
 8016652:	d402      	bmi.n	801665a <_vfiprintf_r+0x1fe>
 8016654:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016656:	f7fe facf 	bl	8014bf8 <__retarget_lock_release_recursive>
 801665a:	89ab      	ldrh	r3, [r5, #12]
 801665c:	065b      	lsls	r3, r3, #25
 801665e:	f53f af1f 	bmi.w	80164a0 <_vfiprintf_r+0x44>
 8016662:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016664:	e71e      	b.n	80164a4 <_vfiprintf_r+0x48>
 8016666:	ab03      	add	r3, sp, #12
 8016668:	9300      	str	r3, [sp, #0]
 801666a:	462a      	mov	r2, r5
 801666c:	4b05      	ldr	r3, [pc, #20]	@ (8016684 <_vfiprintf_r+0x228>)
 801666e:	a904      	add	r1, sp, #16
 8016670:	4630      	mov	r0, r6
 8016672:	f7fd ffc1 	bl	80145f8 <_printf_i>
 8016676:	e7e4      	b.n	8016642 <_vfiprintf_r+0x1e6>
 8016678:	08016d34 	.word	0x08016d34
 801667c:	08016d3e 	.word	0x08016d3e
 8016680:	080140c9 	.word	0x080140c9
 8016684:	08016439 	.word	0x08016439
 8016688:	08016d3a 	.word	0x08016d3a

0801668c <__swbuf_r>:
 801668c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801668e:	460e      	mov	r6, r1
 8016690:	4614      	mov	r4, r2
 8016692:	4605      	mov	r5, r0
 8016694:	b118      	cbz	r0, 801669e <__swbuf_r+0x12>
 8016696:	6a03      	ldr	r3, [r0, #32]
 8016698:	b90b      	cbnz	r3, 801669e <__swbuf_r+0x12>
 801669a:	f7fe f957 	bl	801494c <__sinit>
 801669e:	69a3      	ldr	r3, [r4, #24]
 80166a0:	60a3      	str	r3, [r4, #8]
 80166a2:	89a3      	ldrh	r3, [r4, #12]
 80166a4:	071a      	lsls	r2, r3, #28
 80166a6:	d501      	bpl.n	80166ac <__swbuf_r+0x20>
 80166a8:	6923      	ldr	r3, [r4, #16]
 80166aa:	b943      	cbnz	r3, 80166be <__swbuf_r+0x32>
 80166ac:	4621      	mov	r1, r4
 80166ae:	4628      	mov	r0, r5
 80166b0:	f000 f82a 	bl	8016708 <__swsetup_r>
 80166b4:	b118      	cbz	r0, 80166be <__swbuf_r+0x32>
 80166b6:	f04f 37ff 	mov.w	r7, #4294967295
 80166ba:	4638      	mov	r0, r7
 80166bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80166be:	6823      	ldr	r3, [r4, #0]
 80166c0:	6922      	ldr	r2, [r4, #16]
 80166c2:	1a98      	subs	r0, r3, r2
 80166c4:	6963      	ldr	r3, [r4, #20]
 80166c6:	b2f6      	uxtb	r6, r6
 80166c8:	4283      	cmp	r3, r0
 80166ca:	4637      	mov	r7, r6
 80166cc:	dc05      	bgt.n	80166da <__swbuf_r+0x4e>
 80166ce:	4621      	mov	r1, r4
 80166d0:	4628      	mov	r0, r5
 80166d2:	f7ff fdf7 	bl	80162c4 <_fflush_r>
 80166d6:	2800      	cmp	r0, #0
 80166d8:	d1ed      	bne.n	80166b6 <__swbuf_r+0x2a>
 80166da:	68a3      	ldr	r3, [r4, #8]
 80166dc:	3b01      	subs	r3, #1
 80166de:	60a3      	str	r3, [r4, #8]
 80166e0:	6823      	ldr	r3, [r4, #0]
 80166e2:	1c5a      	adds	r2, r3, #1
 80166e4:	6022      	str	r2, [r4, #0]
 80166e6:	701e      	strb	r6, [r3, #0]
 80166e8:	6962      	ldr	r2, [r4, #20]
 80166ea:	1c43      	adds	r3, r0, #1
 80166ec:	429a      	cmp	r2, r3
 80166ee:	d004      	beq.n	80166fa <__swbuf_r+0x6e>
 80166f0:	89a3      	ldrh	r3, [r4, #12]
 80166f2:	07db      	lsls	r3, r3, #31
 80166f4:	d5e1      	bpl.n	80166ba <__swbuf_r+0x2e>
 80166f6:	2e0a      	cmp	r6, #10
 80166f8:	d1df      	bne.n	80166ba <__swbuf_r+0x2e>
 80166fa:	4621      	mov	r1, r4
 80166fc:	4628      	mov	r0, r5
 80166fe:	f7ff fde1 	bl	80162c4 <_fflush_r>
 8016702:	2800      	cmp	r0, #0
 8016704:	d0d9      	beq.n	80166ba <__swbuf_r+0x2e>
 8016706:	e7d6      	b.n	80166b6 <__swbuf_r+0x2a>

08016708 <__swsetup_r>:
 8016708:	b538      	push	{r3, r4, r5, lr}
 801670a:	4b29      	ldr	r3, [pc, #164]	@ (80167b0 <__swsetup_r+0xa8>)
 801670c:	4605      	mov	r5, r0
 801670e:	6818      	ldr	r0, [r3, #0]
 8016710:	460c      	mov	r4, r1
 8016712:	b118      	cbz	r0, 801671c <__swsetup_r+0x14>
 8016714:	6a03      	ldr	r3, [r0, #32]
 8016716:	b90b      	cbnz	r3, 801671c <__swsetup_r+0x14>
 8016718:	f7fe f918 	bl	801494c <__sinit>
 801671c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016720:	0719      	lsls	r1, r3, #28
 8016722:	d422      	bmi.n	801676a <__swsetup_r+0x62>
 8016724:	06da      	lsls	r2, r3, #27
 8016726:	d407      	bmi.n	8016738 <__swsetup_r+0x30>
 8016728:	2209      	movs	r2, #9
 801672a:	602a      	str	r2, [r5, #0]
 801672c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016730:	81a3      	strh	r3, [r4, #12]
 8016732:	f04f 30ff 	mov.w	r0, #4294967295
 8016736:	e033      	b.n	80167a0 <__swsetup_r+0x98>
 8016738:	0758      	lsls	r0, r3, #29
 801673a:	d512      	bpl.n	8016762 <__swsetup_r+0x5a>
 801673c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801673e:	b141      	cbz	r1, 8016752 <__swsetup_r+0x4a>
 8016740:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016744:	4299      	cmp	r1, r3
 8016746:	d002      	beq.n	801674e <__swsetup_r+0x46>
 8016748:	4628      	mov	r0, r5
 801674a:	f7ff f8bd 	bl	80158c8 <_free_r>
 801674e:	2300      	movs	r3, #0
 8016750:	6363      	str	r3, [r4, #52]	@ 0x34
 8016752:	89a3      	ldrh	r3, [r4, #12]
 8016754:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8016758:	81a3      	strh	r3, [r4, #12]
 801675a:	2300      	movs	r3, #0
 801675c:	6063      	str	r3, [r4, #4]
 801675e:	6923      	ldr	r3, [r4, #16]
 8016760:	6023      	str	r3, [r4, #0]
 8016762:	89a3      	ldrh	r3, [r4, #12]
 8016764:	f043 0308 	orr.w	r3, r3, #8
 8016768:	81a3      	strh	r3, [r4, #12]
 801676a:	6923      	ldr	r3, [r4, #16]
 801676c:	b94b      	cbnz	r3, 8016782 <__swsetup_r+0x7a>
 801676e:	89a3      	ldrh	r3, [r4, #12]
 8016770:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8016774:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016778:	d003      	beq.n	8016782 <__swsetup_r+0x7a>
 801677a:	4621      	mov	r1, r4
 801677c:	4628      	mov	r0, r5
 801677e:	f000 f883 	bl	8016888 <__smakebuf_r>
 8016782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016786:	f013 0201 	ands.w	r2, r3, #1
 801678a:	d00a      	beq.n	80167a2 <__swsetup_r+0x9a>
 801678c:	2200      	movs	r2, #0
 801678e:	60a2      	str	r2, [r4, #8]
 8016790:	6962      	ldr	r2, [r4, #20]
 8016792:	4252      	negs	r2, r2
 8016794:	61a2      	str	r2, [r4, #24]
 8016796:	6922      	ldr	r2, [r4, #16]
 8016798:	b942      	cbnz	r2, 80167ac <__swsetup_r+0xa4>
 801679a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801679e:	d1c5      	bne.n	801672c <__swsetup_r+0x24>
 80167a0:	bd38      	pop	{r3, r4, r5, pc}
 80167a2:	0799      	lsls	r1, r3, #30
 80167a4:	bf58      	it	pl
 80167a6:	6962      	ldrpl	r2, [r4, #20]
 80167a8:	60a2      	str	r2, [r4, #8]
 80167aa:	e7f4      	b.n	8016796 <__swsetup_r+0x8e>
 80167ac:	2000      	movs	r0, #0
 80167ae:	e7f7      	b.n	80167a0 <__swsetup_r+0x98>
 80167b0:	20000070 	.word	0x20000070

080167b4 <_raise_r>:
 80167b4:	291f      	cmp	r1, #31
 80167b6:	b538      	push	{r3, r4, r5, lr}
 80167b8:	4605      	mov	r5, r0
 80167ba:	460c      	mov	r4, r1
 80167bc:	d904      	bls.n	80167c8 <_raise_r+0x14>
 80167be:	2316      	movs	r3, #22
 80167c0:	6003      	str	r3, [r0, #0]
 80167c2:	f04f 30ff 	mov.w	r0, #4294967295
 80167c6:	bd38      	pop	{r3, r4, r5, pc}
 80167c8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80167ca:	b112      	cbz	r2, 80167d2 <_raise_r+0x1e>
 80167cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80167d0:	b94b      	cbnz	r3, 80167e6 <_raise_r+0x32>
 80167d2:	4628      	mov	r0, r5
 80167d4:	f000 f830 	bl	8016838 <_getpid_r>
 80167d8:	4622      	mov	r2, r4
 80167da:	4601      	mov	r1, r0
 80167dc:	4628      	mov	r0, r5
 80167de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80167e2:	f000 b817 	b.w	8016814 <_kill_r>
 80167e6:	2b01      	cmp	r3, #1
 80167e8:	d00a      	beq.n	8016800 <_raise_r+0x4c>
 80167ea:	1c59      	adds	r1, r3, #1
 80167ec:	d103      	bne.n	80167f6 <_raise_r+0x42>
 80167ee:	2316      	movs	r3, #22
 80167f0:	6003      	str	r3, [r0, #0]
 80167f2:	2001      	movs	r0, #1
 80167f4:	e7e7      	b.n	80167c6 <_raise_r+0x12>
 80167f6:	2100      	movs	r1, #0
 80167f8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80167fc:	4620      	mov	r0, r4
 80167fe:	4798      	blx	r3
 8016800:	2000      	movs	r0, #0
 8016802:	e7e0      	b.n	80167c6 <_raise_r+0x12>

08016804 <raise>:
 8016804:	4b02      	ldr	r3, [pc, #8]	@ (8016810 <raise+0xc>)
 8016806:	4601      	mov	r1, r0
 8016808:	6818      	ldr	r0, [r3, #0]
 801680a:	f7ff bfd3 	b.w	80167b4 <_raise_r>
 801680e:	bf00      	nop
 8016810:	20000070 	.word	0x20000070

08016814 <_kill_r>:
 8016814:	b538      	push	{r3, r4, r5, lr}
 8016816:	4d07      	ldr	r5, [pc, #28]	@ (8016834 <_kill_r+0x20>)
 8016818:	2300      	movs	r3, #0
 801681a:	4604      	mov	r4, r0
 801681c:	4608      	mov	r0, r1
 801681e:	4611      	mov	r1, r2
 8016820:	602b      	str	r3, [r5, #0]
 8016822:	f7f1 fa6b 	bl	8007cfc <_kill>
 8016826:	1c43      	adds	r3, r0, #1
 8016828:	d102      	bne.n	8016830 <_kill_r+0x1c>
 801682a:	682b      	ldr	r3, [r5, #0]
 801682c:	b103      	cbz	r3, 8016830 <_kill_r+0x1c>
 801682e:	6023      	str	r3, [r4, #0]
 8016830:	bd38      	pop	{r3, r4, r5, pc}
 8016832:	bf00      	nop
 8016834:	20006e60 	.word	0x20006e60

08016838 <_getpid_r>:
 8016838:	f7f1 ba58 	b.w	8007cec <_getpid>

0801683c <__swhatbuf_r>:
 801683c:	b570      	push	{r4, r5, r6, lr}
 801683e:	460c      	mov	r4, r1
 8016840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016844:	2900      	cmp	r1, #0
 8016846:	b096      	sub	sp, #88	@ 0x58
 8016848:	4615      	mov	r5, r2
 801684a:	461e      	mov	r6, r3
 801684c:	da0d      	bge.n	801686a <__swhatbuf_r+0x2e>
 801684e:	89a3      	ldrh	r3, [r4, #12]
 8016850:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016854:	f04f 0100 	mov.w	r1, #0
 8016858:	bf14      	ite	ne
 801685a:	2340      	movne	r3, #64	@ 0x40
 801685c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016860:	2000      	movs	r0, #0
 8016862:	6031      	str	r1, [r6, #0]
 8016864:	602b      	str	r3, [r5, #0]
 8016866:	b016      	add	sp, #88	@ 0x58
 8016868:	bd70      	pop	{r4, r5, r6, pc}
 801686a:	466a      	mov	r2, sp
 801686c:	f000 f848 	bl	8016900 <_fstat_r>
 8016870:	2800      	cmp	r0, #0
 8016872:	dbec      	blt.n	801684e <__swhatbuf_r+0x12>
 8016874:	9901      	ldr	r1, [sp, #4]
 8016876:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801687a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801687e:	4259      	negs	r1, r3
 8016880:	4159      	adcs	r1, r3
 8016882:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016886:	e7eb      	b.n	8016860 <__swhatbuf_r+0x24>

08016888 <__smakebuf_r>:
 8016888:	898b      	ldrh	r3, [r1, #12]
 801688a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801688c:	079d      	lsls	r5, r3, #30
 801688e:	4606      	mov	r6, r0
 8016890:	460c      	mov	r4, r1
 8016892:	d507      	bpl.n	80168a4 <__smakebuf_r+0x1c>
 8016894:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016898:	6023      	str	r3, [r4, #0]
 801689a:	6123      	str	r3, [r4, #16]
 801689c:	2301      	movs	r3, #1
 801689e:	6163      	str	r3, [r4, #20]
 80168a0:	b003      	add	sp, #12
 80168a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80168a4:	ab01      	add	r3, sp, #4
 80168a6:	466a      	mov	r2, sp
 80168a8:	f7ff ffc8 	bl	801683c <__swhatbuf_r>
 80168ac:	9f00      	ldr	r7, [sp, #0]
 80168ae:	4605      	mov	r5, r0
 80168b0:	4639      	mov	r1, r7
 80168b2:	4630      	mov	r0, r6
 80168b4:	f7ff f87c 	bl	80159b0 <_malloc_r>
 80168b8:	b948      	cbnz	r0, 80168ce <__smakebuf_r+0x46>
 80168ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80168be:	059a      	lsls	r2, r3, #22
 80168c0:	d4ee      	bmi.n	80168a0 <__smakebuf_r+0x18>
 80168c2:	f023 0303 	bic.w	r3, r3, #3
 80168c6:	f043 0302 	orr.w	r3, r3, #2
 80168ca:	81a3      	strh	r3, [r4, #12]
 80168cc:	e7e2      	b.n	8016894 <__smakebuf_r+0xc>
 80168ce:	89a3      	ldrh	r3, [r4, #12]
 80168d0:	6020      	str	r0, [r4, #0]
 80168d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80168d6:	81a3      	strh	r3, [r4, #12]
 80168d8:	9b01      	ldr	r3, [sp, #4]
 80168da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80168de:	b15b      	cbz	r3, 80168f8 <__smakebuf_r+0x70>
 80168e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80168e4:	4630      	mov	r0, r6
 80168e6:	f000 f81d 	bl	8016924 <_isatty_r>
 80168ea:	b128      	cbz	r0, 80168f8 <__smakebuf_r+0x70>
 80168ec:	89a3      	ldrh	r3, [r4, #12]
 80168ee:	f023 0303 	bic.w	r3, r3, #3
 80168f2:	f043 0301 	orr.w	r3, r3, #1
 80168f6:	81a3      	strh	r3, [r4, #12]
 80168f8:	89a3      	ldrh	r3, [r4, #12]
 80168fa:	431d      	orrs	r5, r3
 80168fc:	81a5      	strh	r5, [r4, #12]
 80168fe:	e7cf      	b.n	80168a0 <__smakebuf_r+0x18>

08016900 <_fstat_r>:
 8016900:	b538      	push	{r3, r4, r5, lr}
 8016902:	4d07      	ldr	r5, [pc, #28]	@ (8016920 <_fstat_r+0x20>)
 8016904:	2300      	movs	r3, #0
 8016906:	4604      	mov	r4, r0
 8016908:	4608      	mov	r0, r1
 801690a:	4611      	mov	r1, r2
 801690c:	602b      	str	r3, [r5, #0]
 801690e:	f7f1 fa55 	bl	8007dbc <_fstat>
 8016912:	1c43      	adds	r3, r0, #1
 8016914:	d102      	bne.n	801691c <_fstat_r+0x1c>
 8016916:	682b      	ldr	r3, [r5, #0]
 8016918:	b103      	cbz	r3, 801691c <_fstat_r+0x1c>
 801691a:	6023      	str	r3, [r4, #0]
 801691c:	bd38      	pop	{r3, r4, r5, pc}
 801691e:	bf00      	nop
 8016920:	20006e60 	.word	0x20006e60

08016924 <_isatty_r>:
 8016924:	b538      	push	{r3, r4, r5, lr}
 8016926:	4d06      	ldr	r5, [pc, #24]	@ (8016940 <_isatty_r+0x1c>)
 8016928:	2300      	movs	r3, #0
 801692a:	4604      	mov	r4, r0
 801692c:	4608      	mov	r0, r1
 801692e:	602b      	str	r3, [r5, #0]
 8016930:	f7f1 fa54 	bl	8007ddc <_isatty>
 8016934:	1c43      	adds	r3, r0, #1
 8016936:	d102      	bne.n	801693e <_isatty_r+0x1a>
 8016938:	682b      	ldr	r3, [r5, #0]
 801693a:	b103      	cbz	r3, 801693e <_isatty_r+0x1a>
 801693c:	6023      	str	r3, [r4, #0]
 801693e:	bd38      	pop	{r3, r4, r5, pc}
 8016940:	20006e60 	.word	0x20006e60

08016944 <fmaxf>:
 8016944:	b508      	push	{r3, lr}
 8016946:	ed2d 8b02 	vpush	{d8}
 801694a:	eeb0 8a40 	vmov.f32	s16, s0
 801694e:	eef0 8a60 	vmov.f32	s17, s1
 8016952:	f000 f815 	bl	8016980 <__fpclassifyf>
 8016956:	b930      	cbnz	r0, 8016966 <fmaxf+0x22>
 8016958:	eeb0 8a68 	vmov.f32	s16, s17
 801695c:	eeb0 0a48 	vmov.f32	s0, s16
 8016960:	ecbd 8b02 	vpop	{d8}
 8016964:	bd08      	pop	{r3, pc}
 8016966:	eeb0 0a68 	vmov.f32	s0, s17
 801696a:	f000 f809 	bl	8016980 <__fpclassifyf>
 801696e:	2800      	cmp	r0, #0
 8016970:	d0f4      	beq.n	801695c <fmaxf+0x18>
 8016972:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8016976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801697a:	dded      	ble.n	8016958 <fmaxf+0x14>
 801697c:	e7ee      	b.n	801695c <fmaxf+0x18>
	...

08016980 <__fpclassifyf>:
 8016980:	ee10 3a10 	vmov	r3, s0
 8016984:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8016988:	d00d      	beq.n	80169a6 <__fpclassifyf+0x26>
 801698a:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 801698e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8016992:	d30a      	bcc.n	80169aa <__fpclassifyf+0x2a>
 8016994:	4b07      	ldr	r3, [pc, #28]	@ (80169b4 <__fpclassifyf+0x34>)
 8016996:	1e42      	subs	r2, r0, #1
 8016998:	429a      	cmp	r2, r3
 801699a:	d908      	bls.n	80169ae <__fpclassifyf+0x2e>
 801699c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 80169a0:	4258      	negs	r0, r3
 80169a2:	4158      	adcs	r0, r3
 80169a4:	4770      	bx	lr
 80169a6:	2002      	movs	r0, #2
 80169a8:	4770      	bx	lr
 80169aa:	2004      	movs	r0, #4
 80169ac:	4770      	bx	lr
 80169ae:	2003      	movs	r0, #3
 80169b0:	4770      	bx	lr
 80169b2:	bf00      	nop
 80169b4:	007ffffe 	.word	0x007ffffe

080169b8 <round>:
 80169b8:	ec51 0b10 	vmov	r0, r1, d0
 80169bc:	b570      	push	{r4, r5, r6, lr}
 80169be:	f3c1 540a 	ubfx	r4, r1, #20, #11
 80169c2:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 80169c6:	2a13      	cmp	r2, #19
 80169c8:	460b      	mov	r3, r1
 80169ca:	4605      	mov	r5, r0
 80169cc:	dc1b      	bgt.n	8016a06 <round+0x4e>
 80169ce:	2a00      	cmp	r2, #0
 80169d0:	da0b      	bge.n	80169ea <round+0x32>
 80169d2:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 80169d6:	3201      	adds	r2, #1
 80169d8:	bf04      	itt	eq
 80169da:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 80169de:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 80169e2:	2200      	movs	r2, #0
 80169e4:	4619      	mov	r1, r3
 80169e6:	4610      	mov	r0, r2
 80169e8:	e015      	b.n	8016a16 <round+0x5e>
 80169ea:	4c15      	ldr	r4, [pc, #84]	@ (8016a40 <round+0x88>)
 80169ec:	4114      	asrs	r4, r2
 80169ee:	ea04 0601 	and.w	r6, r4, r1
 80169f2:	4306      	orrs	r6, r0
 80169f4:	d00f      	beq.n	8016a16 <round+0x5e>
 80169f6:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 80169fa:	fa41 f202 	asr.w	r2, r1, r2
 80169fe:	4413      	add	r3, r2
 8016a00:	ea23 0304 	bic.w	r3, r3, r4
 8016a04:	e7ed      	b.n	80169e2 <round+0x2a>
 8016a06:	2a33      	cmp	r2, #51	@ 0x33
 8016a08:	dd08      	ble.n	8016a1c <round+0x64>
 8016a0a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8016a0e:	d102      	bne.n	8016a16 <round+0x5e>
 8016a10:	4602      	mov	r2, r0
 8016a12:	f7e9 fc63 	bl	80002dc <__adddf3>
 8016a16:	ec41 0b10 	vmov	d0, r0, r1
 8016a1a:	bd70      	pop	{r4, r5, r6, pc}
 8016a1c:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8016a20:	f04f 34ff 	mov.w	r4, #4294967295
 8016a24:	40f4      	lsrs	r4, r6
 8016a26:	4204      	tst	r4, r0
 8016a28:	d0f5      	beq.n	8016a16 <round+0x5e>
 8016a2a:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8016a2e:	2201      	movs	r2, #1
 8016a30:	408a      	lsls	r2, r1
 8016a32:	1952      	adds	r2, r2, r5
 8016a34:	bf28      	it	cs
 8016a36:	3301      	addcs	r3, #1
 8016a38:	ea22 0204 	bic.w	r2, r2, r4
 8016a3c:	e7d2      	b.n	80169e4 <round+0x2c>
 8016a3e:	bf00      	nop
 8016a40:	000fffff 	.word	0x000fffff

08016a44 <roundf>:
 8016a44:	ee10 0a10 	vmov	r0, s0
 8016a48:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8016a4c:	3a7f      	subs	r2, #127	@ 0x7f
 8016a4e:	2a16      	cmp	r2, #22
 8016a50:	dc15      	bgt.n	8016a7e <roundf+0x3a>
 8016a52:	2a00      	cmp	r2, #0
 8016a54:	da08      	bge.n	8016a68 <roundf+0x24>
 8016a56:	3201      	adds	r2, #1
 8016a58:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8016a5c:	d101      	bne.n	8016a62 <roundf+0x1e>
 8016a5e:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8016a62:	ee00 3a10 	vmov	s0, r3
 8016a66:	4770      	bx	lr
 8016a68:	4907      	ldr	r1, [pc, #28]	@ (8016a88 <roundf+0x44>)
 8016a6a:	4111      	asrs	r1, r2
 8016a6c:	4201      	tst	r1, r0
 8016a6e:	d0fa      	beq.n	8016a66 <roundf+0x22>
 8016a70:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8016a74:	4113      	asrs	r3, r2
 8016a76:	4403      	add	r3, r0
 8016a78:	ea23 0301 	bic.w	r3, r3, r1
 8016a7c:	e7f1      	b.n	8016a62 <roundf+0x1e>
 8016a7e:	2a80      	cmp	r2, #128	@ 0x80
 8016a80:	d1f1      	bne.n	8016a66 <roundf+0x22>
 8016a82:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016a86:	4770      	bx	lr
 8016a88:	007fffff 	.word	0x007fffff

08016a8c <_init>:
 8016a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016a8e:	bf00      	nop
 8016a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016a92:	bc08      	pop	{r3}
 8016a94:	469e      	mov	lr, r3
 8016a96:	4770      	bx	lr

08016a98 <_fini>:
 8016a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016a9a:	bf00      	nop
 8016a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016a9e:	bc08      	pop	{r3}
 8016aa0:	469e      	mov	lr, r3
 8016aa2:	4770      	bx	lr
