===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 104.4354 seconds

  ----User Time----  ----Wall Time----  ----Name----
    6.6576 (  5.6%)    6.6576 (  6.4%)  FIR Parser
   85.0287 ( 71.1%)   75.0645 ( 71.9%)  'firrtl.circuit' Pipeline
    2.9538 (  2.5%)    2.9538 (  2.8%)    InferWidths
   59.0453 ( 49.3%)   59.0453 ( 56.5%)    LowerFIRRTLTypes
   17.9633 ( 15.0%)    9.7188 (  9.3%)    'firrtl.module' Pipeline
    3.9353 (  3.3%)    2.1092 (  2.0%)      ExpandWhens
    5.3759 (  4.5%)    2.9142 (  2.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    8.6520 (  7.2%)    4.6954 (  4.5%)      SimpleCanonicalizer
    1.4303 (  1.2%)    1.4303 (  1.4%)    IMConstProp
    0.5119 (  0.4%)    0.5119 (  0.5%)    BlackBoxReader
    0.5542 (  0.5%)    0.3088 (  0.3%)    'firrtl.module' Pipeline
    0.5542 (  0.5%)    0.3088 (  0.3%)      CheckWidths
    3.6070 (  3.0%)    3.6070 (  3.5%)  LowerFIRRTLToHW
    2.6902 (  2.2%)    2.6902 (  2.6%)  HWMemSimImpl
    8.2485 (  6.9%)    4.1492 (  4.0%)  'hw.module' Pipeline
    2.4708 (  2.1%)    1.3421 (  1.3%)    HWCleanup
    2.8795 (  2.4%)    1.4904 (  1.4%)    CSE
    0.0072 (  0.0%)    0.0038 (  0.0%)      (A) DominanceInfo
    2.8494 (  2.4%)    1.4563 (  1.4%)    SimpleCanonicalizer
    2.6320 (  2.2%)    2.6320 (  2.5%)  HWLegalizeNames
    2.3513 (  2.0%)    1.2432 (  1.2%)  'hw.module' Pipeline
    2.3259 (  1.9%)    1.2303 (  1.2%)    PrettifyVerilog
    3.2002 (  2.7%)    3.2002 (  3.1%)  Output
    0.0029 (  0.0%)    0.0029 (  0.0%)  Rest
  119.6569 (100.0%)  104.4354 (100.0%)  Total

{
  totalTime: 104.485,
  maxMemory: 5497864192
}
