[{"name": "\u5f35\u8000\u9d3b", "email": "allen.y.chang@gmail.com", "latestUpdate": "2008-09-12 23:10:18", "objective": "\u672c\u8ab2\u7a0b\u5167\u5bb9\u5305\u62ec\u7d44\u5408\u908f\u8f2f\u8207\u5faa\u5e8f\u908f\u8f2f\u5143\u4ef6\u8a2d\u8a08\u53ca\u5176\u5206\u6790\u8207\u5408\u6210\uff0cRegister-Transfer-Level (RTL) \u8a2d\u8a08\uff0c\u53ef\u898f\u5283\u8207\u6a19\u6e96\u96fb\u8def\u5143\u4ef6\u8a2d\u8a08\u591a\u5c64\u908f\u8f2f\uff0c\u4f7f\u7528\u9598\u9663\u5217\u8a2d\u8a08\uff0c\u6700\u4f73\u5316\u7d44\u5408\u908f\u8f2f\u8207\u5faa\u5e8f\u908f\u8f2f\u4e4b\u6f14\u7b97\u6cd5\uff0cVHDL\u4e4b\u8a2d\u8a08\u8207\u6e2c\u8a66\u6280\u5de7\uff0cCAD\u8edf\u9ad4\u5de5\u5177\u4ecb\u7d39\u3002", "schedule": "1 2008/09/12 Introduction\r\n2 2008/09/19 Combinational Logic 1 - Boolean Algebra\r\n3 2007/09/26 Combinational Logic 2 - Decoders and Muxes\r\n4 2007/10/03 Sequential Logic 1 - Finite-State Machines\r\n5 2007/10/10 Sequential Logic 2 - Controller Design\r\n6 2007/10/17 Datapath 1 - Registers/Adders/Shifters/Comparators\r\n7 2007/10/24 Datapath 2 - Counters/Multiplier/Subtractors\r\n8 2007/10/31 Datapath 3 - ALUs and Register Files\r\n9 2007/11/14 Midterm Exam\r\n10 2007/11/21 RTL Design 1 - Examples and Issues\r\n11 2007/11/28 RTL Design 2 - Behavioral-Level Design\r\n12 2007/12/05 RTL Design 3 - Hierarchy Design\r\n13 2007/12/12 Optimizations 1 - Combinational and Sequential\r\n14 2007/12/19 Optimizations 2 - Datapath and RTL Optimization\r\n15 2008/12/26 Physical Implementation 1 - IC Technologies\r\n16 2008/01/02 Physical Implementation 2 - FPGA\r\n17 2008/01/09 Programmable Processors\r\n18 2008/01/16 Final Exam", "scorePolicy": "\u5e73\u6642\u6210\u7e3e 30%\r\n\u671f\u4e2d\u8003\u8a66 30%\r\n\u671f\u672b\u8003\u8a66 40%", "materials": "Textbook: Digital Design by Vahid, published by John Wiley & Sons, 2007", "foreignLanguageTextbooks": false}]