--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30576 paths analyzed, 1778 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.070ns.
--------------------------------------------------------------------------------
Slack:                  10.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_29_1 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.011ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.322 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_29_1 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q_29_1
    SLICE_X10Y36.A2      net (fanout=2)        1.586   dm/M_tmr_q_29_1
    SLICE_X10Y36.A       Tilo                  0.235   dm/M_tmr_q[30]_GND_20_o_equal_357_o_mmx_out3
                                                       dm/M_tmr_q[30]_PWR_21_o_Select_344_o311
    SLICE_X4Y30.B3       net (fanout=11)       1.695   dm/M_tmr_q[30]_PWR_21_o_Select_344_o31
    SLICE_X4Y30.B        Tilo                  0.254   dm/N181
                                                       dm/SF012
    SLICE_X10Y28.D1      net (fanout=16)       1.114   dm/SF012
    SLICE_X10Y28.D       Tilo                  0.235   dm/SF20
                                                       dm/SF201
    SLICE_X10Y35.D6      net (fanout=1)        1.557   dm/SF20
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      9.011ns (1.549ns logic, 7.462ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  11.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.840ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X10Y28.C2      net (fanout=42)       4.095   M_question_read_data[0]
    SLICE_X10Y28.C       Tilo                  0.235   dm/SF20
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10111
    SLICE_X10Y28.D5      net (fanout=16)       0.283   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1011
    SLICE_X10Y28.D       Tilo                  0.235   dm/SF20
                                                       dm/SF201
    SLICE_X10Y35.D6      net (fanout=1)        1.557   dm/SF20
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.840ns (1.395ns logic, 7.445ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  11.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.738ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.724 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X12Y33.B4      net (fanout=42)       2.518   M_question_read_data[0]
    SLICE_X12Y33.B       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A2      net (fanout=1)        1.147   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A       Tilo                  0.259   dm/M_tmr_q_27_1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X10Y35.C3      net (fanout=2)        1.491   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X10Y35.C       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X7Y30.A3       net (fanout=16)       1.212   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X7Y30.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1447
    SLICE_X7Y30.DX       net (fanout=2)        0.673   dm/data[4]_GND_20_o_wide_mux_371_OUT[30]
    SLICE_X7Y30.CLK      Tdick                 0.114   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      8.738ns (1.697ns logic, 7.041ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  11.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_30_1 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.660ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.715 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_30_1 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_30_1
    SLICE_X10Y36.A4      net (fanout=3)        1.281   dm/M_tmr_q_30_1
    SLICE_X10Y36.A       Tilo                  0.235   dm/M_tmr_q[30]_GND_20_o_equal_357_o_mmx_out3
                                                       dm/M_tmr_q[30]_PWR_21_o_Select_344_o311
    SLICE_X4Y30.B3       net (fanout=11)       1.695   dm/M_tmr_q[30]_PWR_21_o_Select_344_o31
    SLICE_X4Y30.B        Tilo                  0.254   dm/N181
                                                       dm/SF012
    SLICE_X10Y28.D1      net (fanout=16)       1.114   dm/SF012
    SLICE_X10Y28.D       Tilo                  0.235   dm/SF20
                                                       dm/SF201
    SLICE_X10Y35.D6      net (fanout=1)        1.557   dm/SF20
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.660ns (1.503ns logic, 7.157ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  11.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.624ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X12Y33.B4      net (fanout=42)       2.518   M_question_read_data[0]
    SLICE_X12Y33.B       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A2      net (fanout=1)        1.147   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A       Tilo                  0.259   dm/M_tmr_q_27_1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X10Y35.C3      net (fanout=2)        1.491   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X10Y35.C       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X10Y35.D5      net (fanout=16)       0.285   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.624ns (1.673ns logic, 6.951ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  11.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.600ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.724 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X12Y34.A4      net (fanout=42)       2.748   M_question_read_data[0]
    SLICE_X12Y34.A       Tilo                  0.254   dm/_n0504_inv1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X11Y34.A3      net (fanout=1)        0.779   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X11Y34.A       Tilo                  0.259   dm/M_tmr_q_27_1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X10Y35.C3      net (fanout=2)        1.491   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X10Y35.C       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X7Y30.A3       net (fanout=16)       1.212   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X7Y30.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1447
    SLICE_X7Y30.DX       net (fanout=2)        0.673   dm/data[4]_GND_20_o_wide_mux_371_OUT[30]
    SLICE_X7Y30.CLK      Tdick                 0.114   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      8.600ns (1.697ns logic, 6.903ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  11.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.533ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.724 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X12Y33.B4      net (fanout=42)       2.518   M_question_read_data[0]
    SLICE_X12Y33.B       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A2      net (fanout=1)        1.147   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A       Tilo                  0.259   dm/M_tmr_q_27_1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X10Y35.C3      net (fanout=2)        1.491   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X10Y35.C       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X7Y30.A3       net (fanout=16)       1.212   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X7Y30.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1447
    SLICE_X7Y30.BX       net (fanout=2)        0.468   dm/data[4]_GND_20_o_wide_mux_371_OUT[30]
    SLICE_X7Y30.CLK      Tdick                 0.114   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      8.533ns (1.697ns logic, 6.836ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  11.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.486ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X12Y34.A4      net (fanout=42)       2.748   M_question_read_data[0]
    SLICE_X12Y34.A       Tilo                  0.254   dm/_n0504_inv1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X11Y34.A3      net (fanout=1)        0.779   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X11Y34.A       Tilo                  0.259   dm/M_tmr_q_27_1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X10Y35.C3      net (fanout=2)        1.491   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X10Y35.C       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X10Y35.D5      net (fanout=16)       0.285   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.486ns (1.673ns logic, 6.813ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  11.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.428ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X10Y28.C2      net (fanout=42)       4.095   M_question_read_data[0]
    SLICE_X10Y28.C       Tilo                  0.235   dm/SF20
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10111
    SLICE_X6Y34.B3       net (fanout=16)       1.248   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1011
    SLICE_X6Y34.B        Tilo                  0.235   dm/SF24
                                                       dm/SF241
    SLICE_X10Y35.A4      net (fanout=1)        0.940   dm/SF24
    SLICE_X10Y35.A       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X10Y34.BX      net (fanout=2)        0.750   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X10Y34.CLK     Tdick                 0.114   dm/M_tmr_q_26_2
                                                       dm/M_tmr_q_26_2
    -------------------------------------------------  ---------------------------
    Total                                      8.428ns (1.395ns logic, 7.033ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  11.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.395ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.724 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X12Y34.A4      net (fanout=42)       2.748   M_question_read_data[0]
    SLICE_X12Y34.A       Tilo                  0.254   dm/_n0504_inv1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X11Y34.A3      net (fanout=1)        0.779   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X11Y34.A       Tilo                  0.259   dm/M_tmr_q_27_1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X10Y35.C3      net (fanout=2)        1.491   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X10Y35.C       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X7Y30.A3       net (fanout=16)       1.212   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X7Y30.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1447
    SLICE_X7Y30.BX       net (fanout=2)        0.468   dm/data[4]_GND_20_o_wide_mux_371_OUT[30]
    SLICE_X7Y30.CLK      Tdick                 0.114   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      8.395ns (1.697ns logic, 6.698ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  11.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               settings/M_incr_q_1 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.324ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.322 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: settings/M_incr_q_1 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.430   M_settings_increment[2]
                                                       settings/M_incr_q_1
    SLICE_X8Y28.B1       net (fanout=5)        1.717   M_settings_increment[1]
    SLICE_X8Y28.COUT     Topcyb                0.483   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[3]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_lut<1>
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<3>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[3]
    SLICE_X8Y29.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[7]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<7>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[7]
    SLICE_X8Y30.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[11]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<11>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[11]
    SLICE_X8Y31.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[15]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<15>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[15]
    SLICE_X8Y32.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[19]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<19>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[19]
    SLICE_X8Y33.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[23]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<23>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[23]
    SLICE_X8Y34.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[27]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<27>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[27]
    SLICE_X8Y35.AMUX     Tcina                 0.220   dm/M_tmr_q[31]_GND_20_o_add_1_OUT[30]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_xor<30>
    SLICE_X10Y28.D3      net (fanout=4)        1.112   dm/M_tmr_q[31]_GND_20_o_add_1_OUT[28]
    SLICE_X10Y28.D       Tilo                  0.235   dm/SF20
                                                       dm/SF201
    SLICE_X10Y35.D6      net (fanout=1)        1.557   dm/SF20
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.324ns (2.275ns logic, 6.049ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  11.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.318ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.626 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X12Y33.B4      net (fanout=42)       2.518   M_question_read_data[0]
    SLICE_X12Y33.B       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A2      net (fanout=1)        1.147   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A       Tilo                  0.259   dm/M_tmr_q_27_1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X10Y35.C3      net (fanout=2)        1.491   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X10Y35.C       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X6Y35.B6       net (fanout=16)       0.708   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X6Y35.B        Tilo                  0.235   dm/M_tmr_q_29_2
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1327
    SLICE_X10Y35.CX      net (fanout=2)        0.781   dm/data[4]_GND_20_o_wide_mux_371_OUT[29]
    SLICE_X10Y35.CLK     Tdick                 0.114   dm/M_tmr_q[28]
                                                       dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      8.318ns (1.673ns logic, 6.645ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  11.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_2 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.287ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.724 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_2 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DQ      Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_2
    SLICE_X12Y33.B5      net (fanout=37)       2.118   M_question_read_data[2]
    SLICE_X12Y33.B       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A2      net (fanout=1)        1.147   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A       Tilo                  0.259   dm/M_tmr_q_27_1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X10Y35.C3      net (fanout=2)        1.491   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X10Y35.C       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X7Y30.A3       net (fanout=16)       1.212   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X7Y30.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1447
    SLICE_X7Y30.DX       net (fanout=2)        0.673   dm/data[4]_GND_20_o_wide_mux_371_OUT[30]
    SLICE_X7Y30.CLK      Tdick                 0.114   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      8.287ns (1.646ns logic, 6.641ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  11.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.285ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.725 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X10Y28.C2      net (fanout=42)       4.095   M_question_read_data[0]
    SLICE_X10Y28.C       Tilo                  0.235   dm/SF20
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10111
    SLICE_X4Y31.A5       net (fanout=16)       1.299   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1011
    SLICE_X4Y31.A        Tilo                  0.254   dm/N178
                                                       dm/SF481
    SLICE_X5Y31.C3       net (fanout=2)        0.365   dm/SF48
    SLICE_X5Y31.C        Tilo                  0.259   dm/M_tmr_q[15]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT427_SW4
    SLICE_X5Y31.D1       net (fanout=1)        0.829   dm/N179
    SLICE_X5Y31.CLK      Tas                   0.373   dm/M_tmr_q[15]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT427
                                                       dm/M_tmr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.285ns (1.697ns logic, 6.588ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  11.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.249ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X10Y28.C2      net (fanout=42)       4.095   M_question_read_data[0]
    SLICE_X10Y28.C       Tilo                  0.235   dm/SF20
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10111
    SLICE_X6Y34.A4       net (fanout=16)       1.133   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1011
    SLICE_X6Y34.A        Tilo                  0.235   dm/SF24
                                                       dm/SF221
    SLICE_X10Y35.B3      net (fanout=1)        1.093   dm/SF22
    SLICE_X10Y35.B       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1207
    SLICE_X11Y34.DX      net (fanout=1)        0.533   dm/data[4]_GND_20_o_wide_mux_371_OUT[27]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      8.249ns (1.395ns logic, 6.854ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  11.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_1 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.247ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_1 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.CQ      Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_1
    SLICE_X4Y30.B1       net (fanout=74)       2.703   M_question_read_data[1]
    SLICE_X4Y30.B        Tilo                  0.254   dm/N181
                                                       dm/SF012
    SLICE_X10Y28.D1      net (fanout=16)       1.114   dm/SF012
    SLICE_X10Y28.D       Tilo                  0.235   dm/SF20
                                                       dm/SF201
    SLICE_X10Y35.D6      net (fanout=1)        1.557   dm/SF20
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.247ns (1.363ns logic, 6.884ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  11.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_30_2 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.180ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.715 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_30_2 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.BQ       Tcko                  0.430   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_30_2
    SLICE_X12Y34.B1      net (fanout=2)        1.476   dm/M_tmr_q_30_2
    SLICE_X12Y34.B       Tilo                  0.254   dm/_n0504_inv1
                                                       dm/M_tmr_q[30]_PWR_21_o_Select_246_o31
    SLICE_X10Y36.C1      net (fanout=5)        1.261   dm/M_tmr_q[30]_PWR_21_o_Select_246_o3
    SLICE_X10Y36.CMUX    Tilo                  0.403   dm/M_tmr_q[30]_GND_20_o_equal_357_o_mmx_out3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022_G
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X6Y35.C3       net (fanout=2)        0.953   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X6Y35.CMUX     Tilo                  0.403   dm/M_tmr_q_29_2
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546_G
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546
    SLICE_X10Y35.D1      net (fanout=31)       1.141   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1029
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.180ns (1.839ns logic, 6.341ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  11.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.227ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.634 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X12Y33.B4      net (fanout=42)       2.518   M_question_read_data[0]
    SLICE_X12Y33.B       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A2      net (fanout=1)        1.147   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A       Tilo                  0.259   dm/M_tmr_q_27_1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X10Y35.C3      net (fanout=2)        1.491   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X10Y35.C       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X6Y35.B6       net (fanout=16)       0.708   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X6Y35.B        Tilo                  0.235   dm/M_tmr_q_29_2
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1327
    SLICE_X6Y35.AX       net (fanout=2)        0.690   dm/data[4]_GND_20_o_wide_mux_371_OUT[29]
    SLICE_X6Y35.CLK      Tdick                 0.114   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      8.227ns (1.673ns logic, 6.554ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  11.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.180ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.626 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X12Y34.A4      net (fanout=42)       2.748   M_question_read_data[0]
    SLICE_X12Y34.A       Tilo                  0.254   dm/_n0504_inv1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X11Y34.A3      net (fanout=1)        0.779   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X11Y34.A       Tilo                  0.259   dm/M_tmr_q_27_1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X10Y35.C3      net (fanout=2)        1.491   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X10Y35.C       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X6Y35.B6       net (fanout=16)       0.708   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X6Y35.B        Tilo                  0.235   dm/M_tmr_q_29_2
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1327
    SLICE_X10Y35.CX      net (fanout=2)        0.781   dm/data[4]_GND_20_o_wide_mux_371_OUT[29]
    SLICE_X10Y35.CLK     Tdick                 0.114   dm/M_tmr_q[28]
                                                       dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      8.180ns (1.673ns logic, 6.507ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  11.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_2 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.173ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_2 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DQ      Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_2
    SLICE_X12Y33.B5      net (fanout=37)       2.118   M_question_read_data[2]
    SLICE_X12Y33.B       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A2      net (fanout=1)        1.147   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A       Tilo                  0.259   dm/M_tmr_q_27_1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X10Y35.C3      net (fanout=2)        1.491   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X10Y35.C       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X10Y35.D5      net (fanout=16)       0.285   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.173ns (1.622ns logic, 6.551ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  11.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.160ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X10Y28.C2      net (fanout=42)       4.095   M_question_read_data[0]
    SLICE_X10Y28.C       Tilo                  0.235   dm/SF20
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10111
    SLICE_X6Y34.B3       net (fanout=16)       1.248   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1011
    SLICE_X6Y34.B        Tilo                  0.235   dm/SF24
                                                       dm/SF241
    SLICE_X10Y35.A4      net (fanout=1)        0.940   dm/SF24
    SLICE_X10Y35.A       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X10Y34.AX      net (fanout=2)        0.482   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X10Y34.CLK     Tdick                 0.114   dm/M_tmr_q_26_2
                                                       dm/M_tmr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      8.160ns (1.395ns logic, 6.765ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  11.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_1 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.150ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_1 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.CQ      Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_1
    SLICE_X13Y31.D2      net (fanout=74)       3.087   M_question_read_data[1]
    SLICE_X13Y31.D       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT5421
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT542_2
    SLICE_X9Y35.C6       net (fanout=18)       1.162   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT5421
    SLICE_X9Y35.C        Tilo                  0.259   dm/N316
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267_SW1
    SLICE_X10Y35.D2      net (fanout=1)        0.999   dm/N316
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.150ns (1.392ns logic, 6.758ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  11.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.145ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X12Y33.B4      net (fanout=42)       2.518   M_question_read_data[0]
    SLICE_X12Y33.B       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A2      net (fanout=1)        1.147   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X11Y34.A       Tilo                  0.259   dm/M_tmr_q_27_1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X10Y35.C3      net (fanout=2)        1.491   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X10Y35.C       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X10Y35.A1      net (fanout=16)       0.566   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X10Y35.A       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X10Y34.BX      net (fanout=2)        0.750   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X10Y34.CLK     Tdick                 0.114   dm/M_tmr_q_26_2
                                                       dm/M_tmr_q_26_2
    -------------------------------------------------  ---------------------------
    Total                                      8.145ns (1.673ns logic, 6.472ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  11.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               settings/M_incr_q_5 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.124ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.322 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: settings/M_incr_q_5 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.BMUX     Tshcko                0.576   M_settings_increment[4]
                                                       settings/M_incr_q_5
    SLICE_X8Y29.B3       net (fanout=7)        1.467   M_settings_increment[5]
    SLICE_X8Y29.COUT     Topcyb                0.483   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[7]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_lut<5>
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<7>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[7]
    SLICE_X8Y30.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[11]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<11>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[11]
    SLICE_X8Y31.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[15]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<15>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[15]
    SLICE_X8Y32.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[19]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<19>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[19]
    SLICE_X8Y33.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[23]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<23>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[23]
    SLICE_X8Y34.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[27]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<27>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[27]
    SLICE_X8Y35.AMUX     Tcina                 0.220   dm/M_tmr_q[31]_GND_20_o_add_1_OUT[30]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_xor<30>
    SLICE_X10Y28.D3      net (fanout=4)        1.112   dm/M_tmr_q[31]_GND_20_o_add_1_OUT[28]
    SLICE_X10Y28.D       Tilo                  0.235   dm/SF20
                                                       dm/SF201
    SLICE_X10Y35.D6      net (fanout=1)        1.557   dm/SF20
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.124ns (2.328ns logic, 5.796ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  11.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               settings/M_incr_q_1 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.098ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.322 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: settings/M_incr_q_1 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.430   M_settings_increment[2]
                                                       settings/M_incr_q_1
    SLICE_X8Y28.B1       net (fanout=5)        1.717   M_settings_increment[1]
    SLICE_X8Y28.COUT     Topcyb                0.483   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[3]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_lut<1>
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<3>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[3]
    SLICE_X8Y29.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[7]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<7>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[7]
    SLICE_X8Y30.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[11]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<11>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[11]
    SLICE_X8Y31.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[15]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<15>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[15]
    SLICE_X8Y32.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[19]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<19>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[19]
    SLICE_X8Y33.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[23]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<23>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[23]
    SLICE_X8Y34.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[27]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<27>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[27]
    SLICE_X8Y35.AMUX     Tcina                 0.220   dm/M_tmr_q[31]_GND_20_o_add_1_OUT[30]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_xor<30>
    SLICE_X9Y34.A1       net (fanout=4)        0.974   dm/M_tmr_q[31]_GND_20_o_add_1_OUT[28]
    SLICE_X9Y34.A        Tilo                  0.259   dm/N354
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267_SW2
    SLICE_X10Y35.D3      net (fanout=1)        1.445   dm/N317
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.098ns (2.299ns logic, 5.799ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  11.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               settings/M_incr_q_0 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.098ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.322 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: settings/M_incr_q_0 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.430   M_settings_increment[2]
                                                       settings/M_incr_q_0
    SLICE_X8Y28.A4       net (fanout=3)        1.500   M_settings_increment[0]
    SLICE_X8Y28.COUT     Topcya                0.474   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[3]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_lut<0>
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<3>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[3]
    SLICE_X8Y29.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[7]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<7>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[7]
    SLICE_X8Y30.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[11]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<11>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[11]
    SLICE_X8Y31.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[15]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<15>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[15]
    SLICE_X8Y32.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[19]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<19>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[19]
    SLICE_X8Y33.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[23]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<23>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[23]
    SLICE_X8Y34.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[27]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy<27>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_cy[27]
    SLICE_X8Y35.AMUX     Tcina                 0.220   dm/M_tmr_q[31]_GND_20_o_add_1_OUT[30]
                                                       dm/Madd_M_tmr_q[31]_GND_20_o_add_1_OUT_xor<30>
    SLICE_X10Y28.D3      net (fanout=4)        1.112   dm/M_tmr_q[31]_GND_20_o_add_1_OUT[28]
    SLICE_X10Y28.D       Tilo                  0.235   dm/SF20
                                                       dm/SF201
    SLICE_X10Y35.D6      net (fanout=1)        1.557   dm/SF20
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.098ns (2.266ns logic, 5.832ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  11.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_30_2 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.073ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.715 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_30_2 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.BQ       Tcko                  0.430   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_30_2
    SLICE_X12Y34.B1      net (fanout=2)        1.476   dm/M_tmr_q_30_2
    SLICE_X12Y34.B       Tilo                  0.254   dm/_n0504_inv1
                                                       dm/M_tmr_q[30]_PWR_21_o_Select_246_o31
    SLICE_X10Y36.C1      net (fanout=5)        1.261   dm/M_tmr_q[30]_PWR_21_o_Select_246_o3
    SLICE_X10Y36.CMUX    Tilo                  0.403   dm/M_tmr_q[30]_GND_20_o_equal_357_o_mmx_out3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022_G
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X6Y35.D4       net (fanout=2)        0.847   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X6Y35.CMUX     Topdc                 0.402   dm/M_tmr_q_29_2
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546_F
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546
    SLICE_X10Y35.D1      net (fanout=31)       1.141   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1029
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.073ns (1.838ns logic, 6.235ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  11.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_1 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.093ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_1 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.CQ      Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_1
    SLICE_X13Y31.C1      net (fanout=74)       2.854   M_question_read_data[1]
    SLICE_X13Y31.C       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT5421
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT542_1
    SLICE_X9Y34.A5       net (fanout=9)        0.892   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT542
    SLICE_X9Y34.A        Tilo                  0.259   dm/N354
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267_SW2
    SLICE_X10Y35.D3      net (fanout=1)        1.445   dm/N317
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.093ns (1.392ns logic, 6.701ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  11.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.082ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X11Y35.A1      net (fanout=42)       2.454   M_question_read_data[0]
    SLICE_X11Y35.A       Tilo                  0.259   dm/N324
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10232
    SLICE_X9Y34.A3       net (fanout=40)       1.230   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10232
    SLICE_X9Y34.A        Tilo                  0.259   dm/N354
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267_SW2
    SLICE_X10Y35.D3      net (fanout=1)        1.445   dm/N317
    SLICE_X10Y35.D       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1267
    SLICE_X11Y34.AX      net (fanout=1)        1.510   dm/data[4]_GND_20_o_wide_mux_371_OUT[28]
    SLICE_X11Y34.CLK     Tdick                 0.114   dm/M_tmr_q_27_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      8.082ns (1.443ns logic, 6.639ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  11.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.089ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.634 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X12Y34.A4      net (fanout=42)       2.748   M_question_read_data[0]
    SLICE_X12Y34.A       Tilo                  0.254   dm/_n0504_inv1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X11Y34.A3      net (fanout=1)        0.779   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X11Y34.A       Tilo                  0.259   dm/M_tmr_q_27_1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X10Y35.C3      net (fanout=2)        1.491   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X10Y35.C       Tilo                  0.235   dm/M_tmr_q[28]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X6Y35.B6       net (fanout=16)       0.708   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X6Y35.B        Tilo                  0.235   dm/M_tmr_q_29_2
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1327
    SLICE_X6Y35.AX       net (fanout=2)        0.690   dm/data[4]_GND_20_o_wide_mux_371_OUT[29]
    SLICE_X6Y35.CLK      Tdick                 0.114   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      8.089ns (1.673ns logic, 6.416ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: lth_btn_down/M_sync_out/CLK
  Logical resource: lth_btn_up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: lth_btn_down/M_sync_out/CLK
  Logical resource: spd_btn_up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: lth_btn_down/M_sync_out/CLK
  Logical resource: start_btn/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: lth_btn_down/M_sync_out/CLK
  Logical resource: spd_btn_down/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: lth_btn_down/M_sync_out/CLK
  Logical resource: lth_btn_down/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram4/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram5/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram2/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram1/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram3/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram5/CLK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram2/CLK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram1/CLK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram4/CLK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram3/CLK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[3]/CLK
  Logical resource: lth_btn_down/M_ctr_q_0/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[3]/CLK
  Logical resource: lth_btn_down/M_ctr_q_1/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[3]/CLK
  Logical resource: lth_btn_down/M_ctr_q_2/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[3]/CLK
  Logical resource: lth_btn_down/M_ctr_q_3/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[7]/CLK
  Logical resource: lth_btn_down/M_ctr_q_4/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[7]/CLK
  Logical resource: lth_btn_down/M_ctr_q_5/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[7]/CLK
  Logical resource: lth_btn_down/M_ctr_q_6/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[7]/CLK
  Logical resource: lth_btn_down/M_ctr_q_7/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[11]/CLK
  Logical resource: lth_btn_down/M_ctr_q_8/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[11]/CLK
  Logical resource: lth_btn_down/M_ctr_q_9/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[11]/CLK
  Logical resource: lth_btn_down/M_ctr_q_10/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[11]/CLK
  Logical resource: lth_btn_down/M_ctr_q_11/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[15]/CLK
  Logical resource: lth_btn_down/M_ctr_q_12/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: lth_btn_down/M_ctr_q[15]/CLK
  Logical resource: lth_btn_down/M_ctr_q_13/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.070|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30576 paths, 0 nets, and 2988 connections

Design statistics:
   Minimum period:   9.070ns{1}   (Maximum frequency: 110.254MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 07 07:19:08 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



