# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_rgb444_time_synth.v" \
"../../../../../differ_proj.srcs/sim_1/new/tb_rgb444.v" \

# Do not sort compile order
nosort
