vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa20/latch_rs/latch_rs.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa20/latch_rs/Waveform.vwf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa20/latch_rs/db/latch_rs.cbx.xml
design_name = hard_block
design_name = latch_rs
instance = comp, \q~output\, q~output, latch_rs, 1
instance = comp, \n_q~output\, n_q~output, latch_rs, 1
instance = comp, \r~input\, r~input, latch_rs, 1
instance = comp, \s~input\, s~input, latch_rs, 1
instance = comp, \process_0~0\, process_0~0, latch_rs, 1
instance = comp, \clk~input\, clk~input, latch_rs, 1
instance = comp, \q~0\, q~0, latch_rs, 1
instance = comp, \q~0clkctrl\, q~0clkctrl, latch_rs, 1
instance = comp, \q$latch\, q$latch, latch_rs, 1
instance = comp, \n_q$latch\, n_q$latch, latch_rs, 1
