set NETLIST_CACHE(bitslice,cells) {{schematic 21mux /home/khobble/Desktop/ECEN4303/CMOSProject/sue/21mux.sue} {schematic dffpos /home/khobble/Desktop/ECEN4303/CMOSProject/sue/dffpos.sue} {schematic FA /home/khobble/Desktop/ECEN4303/CMOSProject/sue/FA.sue} {schematic xor2 /home/khobble/Desktop/ECEN4303/CMOSProject/sue/xor2.sue}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(bitslice,globals) {gnd vdd}
set NETLIST_EXPLICIT_GLOBALS {}
set NETLIST_CACHE(bitslice,version) MMI_SUE5.6.18
set NETLIST_CACHE(bitslice) {{.SUBCKT bitslice A B Cin Clk Cout Out S subtract } {Xxor2 A subtract net_2 xor2 } {X21mux Out B net_1 S 21mux } {XFA net_2 net_1 Cin Cout net_3 FA } {Xdffpos Clk net_3 Out dffpos } {.ENDS	$ bitslice} {}}
set NETLIST_CACHE(bitslice,names) {{300 60 {1 B}} {180 260 {0 subtract}} {500 40 {0 S}} {400 410 {0 net_1}} {500 410 {0 XFA}} {400 430 {0 Cin}} {500 610 {0 Xdffpos}} {400 530 {0 Clk}} {180 210 {0 A}} {110 210 {1 A}} {600 430 {0 Cout}} {500 100 {0 X21mux}} {600 530 {0 Out}} {80 430 {1 Cin}} {70 260 {1 subtract}} {590 100 {0 net_1}} {400 390 {0 net_2}} {300 240 {0 net_2}} {740 430 {1 Cout}} {600 400 {0 net_3}} {920 530 {1 Out}} {410 60 {0 B}} {180 290 {0 Xxor2}} {500 -30 {1 S}} {330 530 {1 Clk}} {410 100 {0 Out}} {400 560 {0 net_3}}}
set NETLIST_CACHE(bitslice,wires) {{300 240 350 240 net_2} {350 240 350 390 net_2} {350 390 400 390 net_2} {590 100 630 100 net_1} {630 100 630 330 net_1} {300 330 630 330 net_1} {300 330 300 410 net_1} {300 410 400 410 net_1} {600 400 640 400 net_3} {640 400 640 480 net_3} {370 480 640 480 net_3} {370 480 370 560 net_3} {370 560 400 560 net_3} {500 -30 500 40 S} {110 210 180 210 A} {330 530 400 530 Clk} {600 430 740 430 Cout} {70 260 180 260 subtract} {80 430 400 430 Cin} {300 60 410 60 B} {920 -100 920 530 Out} {240 100 410 100 Out} {600 530 920 530 Out} {240 -100 240 100 Out} {240 -100 920 -100 Out}}
