Loading plugins phase: Elapsed time ==> 0s.791ms
Initializing data phase: Elapsed time ==> 2s.718ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\Design05.cyprj -d CY8C5868LTI-LP039 -s C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "ADC_DelSig_1.vplus" on TopDesign is unconnected.
 * C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\TopDesign\TopDesign.cysch (Signal: Net_106)
 * C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\TopDesign\TopDesign.cysch (Shape_85.3)

ADD: sdb.M0065: information: Analog terminal "ADC_DelSig_1.vminus" on TopDesign is unconnected.
 * C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\TopDesign\TopDesign.cysch (Signal: Net_107)
 * C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\TopDesign\TopDesign.cysch (Shape_85.5)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.134ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.137ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design05.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\Design05.cyprj -dcpsoc3 Design05.v -verilog
======================================================================

======================================================================
Compiling:  Design05.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\Design05.cyprj -dcpsoc3 Design05.v -verilog
======================================================================

======================================================================
Compiling:  Design05.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\Design05.cyprj -dcpsoc3 -verilog Design05.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Sep 18 10:19:51 2014


======================================================================
Compiling:  Design05.v
Program  :   vpp
Options  :    -yv2 -q10 Design05.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Sep 18 10:19:51 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design05.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design05.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\Design05.cyprj -dcpsoc3 -verilog Design05.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Sep 18 10:19:52 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\codegentemp\Design05.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\codegentemp\Design05.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design05.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\Design05.cyprj -dcpsoc3 -verilog Design05.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Sep 18 10:19:52 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\codegentemp\Design05.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\codegentemp\Design05.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ShiftReg_1:Net_1\
	\ShiftReg_1:Net_2\
	\ShiftReg_1:bSR:ctrl_f0_full\
	\ShiftReg_2:Net_1\
	\ShiftReg_2:Net_2\
	\ShiftReg_2:bSR:ctrl_f0_full\
	\ShiftReg_3:Net_1\
	\ShiftReg_3:Net_2\
	\ShiftReg_3:bSR:ctrl_f0_full\
	Net_93
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\


Deleted 12 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ShiftReg_1:bSR:status_2\ to zero
Aliasing \ShiftReg_1:bSR:final_load\ to zero
Aliasing \ShiftReg_1:bSR:status_1\ to zero
Aliasing \ShiftReg_1:bSR:reset\ to zero
Aliasing \ShiftReg_1:bSR:store\ to zero
Aliasing \ShiftReg_2:bSR:status_2\ to zero
Aliasing \ShiftReg_2:bSR:final_load\ to zero
Aliasing \ShiftReg_2:bSR:status_1\ to zero
Aliasing \ShiftReg_2:bSR:reset\ to zero
Aliasing \ShiftReg_2:bSR:store\ to zero
Aliasing \ShiftReg_3:bSR:status_2\ to zero
Aliasing \ShiftReg_3:bSR:final_load\ to zero
Aliasing \ShiftReg_3:bSR:status_1\ to zero
Aliasing \ShiftReg_3:bSR:reset\ to zero
Aliasing \ShiftReg_3:bSR:store\ to zero
Aliasing tmpOE__Data_In_net_0 to one
Aliasing tmpOE__LATCH_net_0 to one
Aliasing tmpOE__VFD_CLOCK_net_0 to one
Aliasing \ADC_DelSig_1:Net_482\ to zero
Aliasing \ADC_DelSig_1:Net_252\ to zero
Aliasing \ADC_DelSig_1:soc\ to one
Aliasing \ShiftReg_1:bSR:load_reg\\D\ to zero
Aliasing \ShiftReg_2:bSR:load_reg\\D\ to zero
Aliasing \ShiftReg_3:bSR:load_reg\\D\ to zero
Removing Lhs of wire \ShiftReg_1:Net_350\[4] = Net_62[5]
Removing Rhs of wire \ShiftReg_1:bSR:ctrl_clk_enable\[8] = \ShiftReg_1:bSR:control_0\[9]
Removing Lhs of wire \ShiftReg_1:bSR:status_2\[23] = zero[2]
Removing Lhs of wire \ShiftReg_1:bSR:status_0\[24] = zero[2]
Removing Lhs of wire \ShiftReg_1:bSR:final_load\[25] = zero[2]
Removing Lhs of wire \ShiftReg_1:bSR:status_1\[26] = zero[2]
Removing Rhs of wire \ShiftReg_1:bSR:status_3\[27] = \ShiftReg_1:bSR:f0_blk_stat_final\[28]
Removing Rhs of wire \ShiftReg_1:bSR:status_3\[27] = \ShiftReg_1:bSR:f0_blk_stat_16_1\[38]
Removing Rhs of wire \ShiftReg_1:bSR:status_4\[29] = \ShiftReg_1:bSR:f0_bus_stat_final\[30]
Removing Rhs of wire \ShiftReg_1:bSR:status_4\[29] = \ShiftReg_1:bSR:f0_bus_stat_16_1\[39]
Removing Rhs of wire \ShiftReg_1:bSR:status_5\[31] = \ShiftReg_1:bSR:f1_blk_stat_final\[32]
Removing Rhs of wire \ShiftReg_1:bSR:status_5\[31] = \ShiftReg_1:bSR:f1_blk_stat_16_1\[40]
Removing Rhs of wire \ShiftReg_1:bSR:status_6\[33] = \ShiftReg_1:bSR:f1_bus_stat_final\[34]
Removing Rhs of wire \ShiftReg_1:bSR:status_6\[33] = \ShiftReg_1:bSR:f1_bus_stat_16_1\[41]
Removing Lhs of wire \ShiftReg_1:bSR:reset\[43] = zero[2]
Removing Lhs of wire \ShiftReg_1:bSR:store\[44] = zero[2]
Removing Rhs of wire Net_60[121] = \ShiftReg_1:bSR:so_16_0\[56]
Removing Lhs of wire \ShiftReg_2:Net_350\[122] = Net_60[121]
Removing Rhs of wire \ShiftReg_2:bSR:ctrl_clk_enable\[125] = \ShiftReg_2:bSR:control_0\[126]
Removing Lhs of wire \ShiftReg_2:bSR:status_2\[138] = zero[2]
Removing Lhs of wire \ShiftReg_2:bSR:status_0\[139] = zero[2]
Removing Lhs of wire \ShiftReg_2:bSR:final_load\[140] = zero[2]
Removing Lhs of wire \ShiftReg_2:bSR:status_1\[141] = zero[2]
Removing Rhs of wire \ShiftReg_2:bSR:status_3\[142] = \ShiftReg_2:bSR:f0_blk_stat_final\[143]
Removing Rhs of wire \ShiftReg_2:bSR:status_3\[142] = \ShiftReg_2:bSR:f0_blk_stat_16_1\[153]
Removing Rhs of wire \ShiftReg_2:bSR:status_4\[144] = \ShiftReg_2:bSR:f0_bus_stat_final\[145]
Removing Rhs of wire \ShiftReg_2:bSR:status_4\[144] = \ShiftReg_2:bSR:f0_bus_stat_16_1\[154]
Removing Rhs of wire \ShiftReg_2:bSR:status_5\[146] = \ShiftReg_2:bSR:f1_blk_stat_final\[147]
Removing Rhs of wire \ShiftReg_2:bSR:status_5\[146] = \ShiftReg_2:bSR:f1_blk_stat_16_1\[155]
Removing Rhs of wire \ShiftReg_2:bSR:status_6\[148] = \ShiftReg_2:bSR:f1_bus_stat_final\[149]
Removing Rhs of wire \ShiftReg_2:bSR:status_6\[148] = \ShiftReg_2:bSR:f1_bus_stat_16_1\[156]
Removing Lhs of wire \ShiftReg_2:bSR:reset\[158] = zero[2]
Removing Lhs of wire \ShiftReg_2:bSR:store\[159] = zero[2]
Removing Rhs of wire Net_35[236] = \ShiftReg_2:bSR:so_16_0\[171]
Removing Lhs of wire \ShiftReg_3:Net_350\[237] = Net_35[236]
Removing Rhs of wire \ShiftReg_3:bSR:ctrl_clk_enable\[240] = \ShiftReg_3:bSR:control_0\[241]
Removing Lhs of wire \ShiftReg_3:bSR:status_2\[253] = zero[2]
Removing Lhs of wire \ShiftReg_3:bSR:status_0\[254] = zero[2]
Removing Lhs of wire \ShiftReg_3:bSR:final_load\[255] = zero[2]
Removing Lhs of wire \ShiftReg_3:bSR:status_1\[256] = zero[2]
Removing Rhs of wire \ShiftReg_3:bSR:status_3\[257] = \ShiftReg_3:bSR:f0_blk_stat_final\[258]
Removing Rhs of wire \ShiftReg_3:bSR:status_3\[257] = \ShiftReg_3:bSR:f0_blk_stat_16_1\[268]
Removing Rhs of wire \ShiftReg_3:bSR:status_4\[259] = \ShiftReg_3:bSR:f0_bus_stat_final\[260]
Removing Rhs of wire \ShiftReg_3:bSR:status_4\[259] = \ShiftReg_3:bSR:f0_bus_stat_16_1\[269]
Removing Rhs of wire \ShiftReg_3:bSR:status_5\[261] = \ShiftReg_3:bSR:f1_blk_stat_final\[262]
Removing Rhs of wire \ShiftReg_3:bSR:status_5\[261] = \ShiftReg_3:bSR:f1_blk_stat_16_1\[270]
Removing Rhs of wire \ShiftReg_3:bSR:status_6\[263] = \ShiftReg_3:bSR:f1_bus_stat_final\[264]
Removing Rhs of wire \ShiftReg_3:bSR:status_6\[263] = \ShiftReg_3:bSR:f1_bus_stat_16_1\[271]
Removing Lhs of wire \ShiftReg_3:bSR:reset\[273] = zero[2]
Removing Lhs of wire \ShiftReg_3:bSR:store\[274] = zero[2]
Removing Lhs of wire tmpOE__Data_In_net_0[353] = one[14]
Removing Lhs of wire tmpOE__LATCH_net_0[358] = one[14]
Removing Lhs of wire tmpOE__VFD_CLOCK_net_0[364] = one[14]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[376] = \ADC_DelSig_1:Net_250\[413]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[379] = zero[2]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[380] = zero[2]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[415] = zero[2]
Removing Lhs of wire \ADC_DelSig_1:soc\[417] = one[14]
Removing Lhs of wire \ShiftReg_1:bSR:load_reg\\D\[420] = zero[2]
Removing Lhs of wire \ShiftReg_2:bSR:load_reg\\D\[421] = zero[2]
Removing Lhs of wire \ShiftReg_3:bSR:load_reg\\D\[422] = zero[2]

------------------------------------------------------
Aliased 0 equations, 61 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\Design05.cyprj" -dcpsoc3 Design05.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.353ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Thursday, 18 September 2014 10:19:53
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\Design05.cydsn\Design05.cyprj -d CY8C5868LTI-LP039 Design05.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \ShiftReg_1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ShiftReg_2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ShiftReg_3:bSR:load_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\ShiftReg_1:bSR:load_reg\:macrocell'
    Removed unused cell/equation '\ShiftReg_2:bSR:load_reg\:macrocell'
    Removed unused cell/equation '\ShiftReg_3:bSR:load_reg\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ShiftReg_1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: VFD_CLOCK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: VFD_CLOCK(0):iocell.fb
    UDB Clk/Enable \ShiftReg_2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: VFD_CLOCK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: VFD_CLOCK(0):iocell.fb
    UDB Clk/Enable \ShiftReg_3:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: VFD_CLOCK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: VFD_CLOCK(0):iocell.fb
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: Data_In(0), LATCH(0), VFD_CLOCK(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Data_In(0)
        Attributes:
            Alias: Data_In
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Data_In(0)__PA ,
            fb => Net_62 ,
            pad => Data_In(0)_PAD );

    Pin : Name = LATCH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LATCH(0)__PA ,
            fb => Net_104 ,
            pad => LATCH(0)_PAD );

    Pin : Name = VFD_CLOCK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VFD_CLOCK(0)__PA ,
            fb => Net_45 ,
            pad => VFD_CLOCK(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_101, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_104
        );
        Output = Net_101 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ShiftReg_1:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_62 ,
            so_comb => Net_60 ,
            chain_out => \ShiftReg_1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_45 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
        Next in chain : \ShiftReg_1:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_1:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_62 ,
            f0_bus_stat_comb => \ShiftReg_1:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_1:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_1:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_1:bSR:status_5\ ,
            chain_in => \ShiftReg_1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_45 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000100100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
        Previous in chain : \ShiftReg_1:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ShiftReg_2:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_60 ,
            so_comb => Net_35 ,
            chain_out => \ShiftReg_2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_45 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
        Next in chain : \ShiftReg_2:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_2:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_60 ,
            f0_bus_stat_comb => \ShiftReg_2:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_2:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_2:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_2:bSR:status_5\ ,
            chain_in => \ShiftReg_2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_45 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
        Previous in chain : \ShiftReg_2:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ShiftReg_3:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_35 ,
            chain_out => \ShiftReg_3:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_45 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
        Next in chain : \ShiftReg_3:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_3:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_35 ,
            f0_bus_stat_comb => \ShiftReg_3:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_3:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_3:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_3:bSR:status_5\ ,
            chain_in => \ShiftReg_3:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_45 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
        Previous in chain : \ShiftReg_3:bSR:sC16:BShiftRegDp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ShiftReg_1:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_1:bSR:status_6\ ,
            status_5 => \ShiftReg_1:bSR:status_5\ ,
            status_4 => \ShiftReg_1:bSR:status_4\ ,
            status_3 => \ShiftReg_1:bSR:status_3\ ,
            clk_en => Net_45 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)

    statusicell: Name =\ShiftReg_2:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_2:bSR:status_6\ ,
            status_5 => \ShiftReg_2:bSR:status_5\ ,
            status_4 => \ShiftReg_2:bSR:status_4\ ,
            status_3 => \ShiftReg_2:bSR:status_3\ ,
            clk_en => Net_45 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)

    statusicell: Name =\ShiftReg_3:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_3:bSR:status_6\ ,
            status_5 => \ShiftReg_3:bSR:status_5\ ,
            status_4 => \ShiftReg_3:bSR:status_4\ ,
            status_3 => \ShiftReg_3:bSR:status_3\ ,
            clk_en => Net_45 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ShiftReg_1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_1:bSR:control_7\ ,
            control_6 => \ShiftReg_1:bSR:control_6\ ,
            control_5 => \ShiftReg_1:bSR:control_5\ ,
            control_4 => \ShiftReg_1:bSR:control_4\ ,
            control_3 => \ShiftReg_1:bSR:control_3\ ,
            control_2 => \ShiftReg_1:bSR:control_2\ ,
            control_1 => \ShiftReg_1:bSR:control_1\ ,
            control_0 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
            clk_en => Net_45 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)

    controlcell: Name =\ShiftReg_2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_2:bSR:control_7\ ,
            control_6 => \ShiftReg_2:bSR:control_6\ ,
            control_5 => \ShiftReg_2:bSR:control_5\ ,
            control_4 => \ShiftReg_2:bSR:control_4\ ,
            control_3 => \ShiftReg_2:bSR:control_3\ ,
            control_2 => \ShiftReg_2:bSR:control_2\ ,
            control_1 => \ShiftReg_2:bSR:control_1\ ,
            control_0 => \ShiftReg_2:bSR:ctrl_clk_enable\ ,
            clk_en => Net_45 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)

    controlcell: Name =\ShiftReg_3:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_3:bSR:control_7\ ,
            control_6 => \ShiftReg_3:bSR:control_6\ ,
            control_5 => \ShiftReg_3:bSR:control_5\ ,
            control_4 => \ShiftReg_3:bSR:control_4\ ,
            control_3 => \ShiftReg_3:bSR:control_3\ ,
            control_2 => \ShiftReg_3:bSR:control_2\ ,
            control_1 => \ShiftReg_3:bSR:control_1\ ,
            control_0 => \ShiftReg_3:bSR:ctrl_clk_enable\ ,
            clk_en => Net_45 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_101 ,
            termin => zero ,
            termout => Net_103 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    7 :    8 :  12.50%
Analog clock dividers         :    1 :    3 :    4 :  25.00%
Pins                          :    6 :   42 :   48 :  12.50%
UDB Macrocells                :    2 :  190 :  192 :   1.04%
UDB Unique Pterms             :    1 :  383 :  384 :   0.26%
UDB Total Pterms              :    1 :      :      : 
UDB Datapath Cells            :    6 :   18 :   24 :  25.00%
UDB Status Cells              :    3 :   21 :   24 :  12.50%
            StatusI Registers :    3 
UDB Control Cells             :    3 :   21 :   24 :  12.50%
            Control Registers :    3 
DMA Channels                  :    1 :   23 :   24 :   4.17%
Interrupts                    :    1 :   31 :   32 :   3.13%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.290ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.429ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_106" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_520\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Analog Placement phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_106 {
  }
  Net: \ADC_DelSig_1:Net_520\ {
  }
  Net: \ADC_DelSig_1:Net_573\ {
  }
  Net: \ADC_DelSig_1:Net_41\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_677\ {
  }
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.461ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   47 :   48 :   2.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            1.00
                   Pterms :            1.00
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 65, final cost is 65 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       0.17 :       0.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
datapathcell: Name =\ShiftReg_3:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_35 ,
        f0_bus_stat_comb => \ShiftReg_3:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_3:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_3:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_3:bSR:status_5\ ,
        chain_in => \ShiftReg_3:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_45 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)
    Previous in chain : \ShiftReg_3:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ShiftReg_3:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_3:bSR:status_6\ ,
        status_5 => \ShiftReg_3:bSR:status_5\ ,
        status_4 => \ShiftReg_3:bSR:status_4\ ,
        status_3 => \ShiftReg_3:bSR:status_3\ ,
        clk_en => Net_45 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)

controlcell: Name =\ShiftReg_3:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_3:bSR:control_7\ ,
        control_6 => \ShiftReg_3:bSR:control_6\ ,
        control_5 => \ShiftReg_3:bSR:control_5\ ,
        control_4 => \ShiftReg_3:bSR:control_4\ ,
        control_3 => \ShiftReg_3:bSR:control_3\ ,
        control_2 => \ShiftReg_3:bSR:control_2\ ,
        control_1 => \ShiftReg_3:bSR:control_1\ ,
        control_0 => \ShiftReg_3:bSR:ctrl_clk_enable\ ,
        clk_en => Net_45 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)

UDB [UDB=(2,3)] contents:
datapathcell: Name =\ShiftReg_2:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_60 ,
        so_comb => Net_35 ,
        chain_out => \ShiftReg_2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_45 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)
    Next in chain : \ShiftReg_2:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\ShiftReg_2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_2:bSR:control_7\ ,
        control_6 => \ShiftReg_2:bSR:control_6\ ,
        control_5 => \ShiftReg_2:bSR:control_5\ ,
        control_4 => \ShiftReg_2:bSR:control_4\ ,
        control_3 => \ShiftReg_2:bSR:control_3\ ,
        control_2 => \ShiftReg_2:bSR:control_2\ ,
        control_1 => \ShiftReg_2:bSR:control_1\ ,
        control_0 => \ShiftReg_2:bSR:ctrl_clk_enable\ ,
        clk_en => Net_45 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)

UDB [UDB=(2,4)] contents:
datapathcell: Name =\ShiftReg_1:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_62 ,
        f0_bus_stat_comb => \ShiftReg_1:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_1:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_1:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_1:bSR:status_5\ ,
        chain_in => \ShiftReg_1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_45 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000100100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)
    Previous in chain : \ShiftReg_1:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ShiftReg_1:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_1:bSR:status_6\ ,
        status_5 => \ShiftReg_1:bSR:status_5\ ,
        status_4 => \ShiftReg_1:bSR:status_4\ ,
        status_3 => \ShiftReg_1:bSR:status_3\ ,
        clk_en => Net_45 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
datapathcell: Name =\ShiftReg_3:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_35 ,
        chain_out => \ShiftReg_3:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_45 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)
    Next in chain : \ShiftReg_3:bSR:sC16:BShiftRegDp:u1\

UDB [UDB=(3,3)] contents:
datapathcell: Name =\ShiftReg_2:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_60 ,
        f0_bus_stat_comb => \ShiftReg_2:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_2:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_2:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_2:bSR:status_5\ ,
        chain_in => \ShiftReg_2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_45 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)
    Previous in chain : \ShiftReg_2:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ShiftReg_2:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_2:bSR:status_6\ ,
        status_5 => \ShiftReg_2:bSR:status_5\ ,
        status_4 => \ShiftReg_2:bSR:status_4\ ,
        status_3 => \ShiftReg_2:bSR:status_3\ ,
        clk_en => Net_45 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_101, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_104
        );
        Output = Net_101 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_1:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_62 ,
        so_comb => Net_60 ,
        chain_out => \ShiftReg_1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_45 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)
    Next in chain : \ShiftReg_1:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\ShiftReg_1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_1:bSR:control_7\ ,
        control_6 => \ShiftReg_1:bSR:control_6\ ,
        control_5 => \ShiftReg_1:bSR:control_5\ ,
        control_4 => \ShiftReg_1:bSR:control_4\ ,
        control_3 => \ShiftReg_1:bSR:control_3\ ,
        control_2 => \ShiftReg_1:bSR:control_2\ ,
        control_1 => \ShiftReg_1:bSR:control_1\ ,
        control_0 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
        clk_en => Net_45 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)

UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_101 ,
            termin => zero ,
            termout => Net_103 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = LATCH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LATCH(0)__PA ,
        fb => Net_104 ,
        pad => LATCH(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Data_In(0)
    Attributes:
        Alias: Data_In
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Data_In(0)__PA ,
        fb => Net_62 ,
        pad => Data_In(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = VFD_CLOCK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VFD_CLOCK(0)__PA ,
        fb => Net_45 ,
        pad => VFD_CLOCK(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_106 ,
            vminus => \ADC_DelSig_1:Net_520\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_573\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_41\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_677\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_109 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(OpAmp,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+------------
   0 |   1 |       |      NONE |     HI_Z_DIGITAL |     LATCH(0) | FB(Net_104)
     |   2 |       |      NONE |     HI_Z_DIGITAL |   Data_In(0) | FB(Net_62)
-----+-----+-------+-----------+------------------+--------------+------------
  12 |   3 |       |      NONE |     HI_Z_DIGITAL | VFD_CLOCK(0) | FB(Net_45)
------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 1s.544ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.877ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.324ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.058ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design05_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.495ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.185ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.444ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.503ms
API generation phase: Elapsed time ==> 1s.380ms
Dependency generation phase: Elapsed time ==> 0s.006ms
Cleanup phase: Elapsed time ==> 0s.002ms
