
Proyecto_3-Parqueo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5fc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00025b78  0800a7d0  0800a7d0  0000b7d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08030348  08030348  00046df8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08030348  08030348  00031348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08030350  08030350  00046df8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08030350  08030350  00031350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08030354  08030354  00031354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00014df8  20000000  08030358  00032000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000574  20014df8  08045150  00046df8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001536c  08045150  0004736c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00046df8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015613  00000000  00000000  00046e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c91  00000000  00000000  0005c43b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001398  00000000  00000000  0005f0d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f70  00000000  00000000  00060468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000255c1  00000000  00000000  000613d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018bcb  00000000  00000000  00086999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4e1e  00000000  00000000  0009f564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00184382  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d98  00000000  00000000  001843c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0018a160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20014df8 	.word	0x20014df8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a7b4 	.word	0x0800a7b4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20014dfc 	.word	0x20014dfc
 800020c:	0800a7b4 	.word	0x0800a7b4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b988 	b.w	8000f60 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9d08      	ldr	r5, [sp, #32]
 8000c6e:	468e      	mov	lr, r1
 8000c70:	4604      	mov	r4, r0
 8000c72:	4688      	mov	r8, r1
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d14a      	bne.n	8000d0e <__udivmoddi4+0xa6>
 8000c78:	428a      	cmp	r2, r1
 8000c7a:	4617      	mov	r7, r2
 8000c7c:	d962      	bls.n	8000d44 <__udivmoddi4+0xdc>
 8000c7e:	fab2 f682 	clz	r6, r2
 8000c82:	b14e      	cbz	r6, 8000c98 <__udivmoddi4+0x30>
 8000c84:	f1c6 0320 	rsb	r3, r6, #32
 8000c88:	fa01 f806 	lsl.w	r8, r1, r6
 8000c8c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c90:	40b7      	lsls	r7, r6
 8000c92:	ea43 0808 	orr.w	r8, r3, r8
 8000c96:	40b4      	lsls	r4, r6
 8000c98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c9c:	fa1f fc87 	uxth.w	ip, r7
 8000ca0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ca4:	0c23      	lsrs	r3, r4, #16
 8000ca6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000caa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cae:	fb01 f20c 	mul.w	r2, r1, ip
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0x62>
 8000cb6:	18fb      	adds	r3, r7, r3
 8000cb8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cbc:	f080 80ea 	bcs.w	8000e94 <__udivmoddi4+0x22c>
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	f240 80e7 	bls.w	8000e94 <__udivmoddi4+0x22c>
 8000cc6:	3902      	subs	r1, #2
 8000cc8:	443b      	add	r3, r7
 8000cca:	1a9a      	subs	r2, r3, r2
 8000ccc:	b2a3      	uxth	r3, r4
 8000cce:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cd2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cda:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cde:	459c      	cmp	ip, r3
 8000ce0:	d909      	bls.n	8000cf6 <__udivmoddi4+0x8e>
 8000ce2:	18fb      	adds	r3, r7, r3
 8000ce4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ce8:	f080 80d6 	bcs.w	8000e98 <__udivmoddi4+0x230>
 8000cec:	459c      	cmp	ip, r3
 8000cee:	f240 80d3 	bls.w	8000e98 <__udivmoddi4+0x230>
 8000cf2:	443b      	add	r3, r7
 8000cf4:	3802      	subs	r0, #2
 8000cf6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cfa:	eba3 030c 	sub.w	r3, r3, ip
 8000cfe:	2100      	movs	r1, #0
 8000d00:	b11d      	cbz	r5, 8000d0a <__udivmoddi4+0xa2>
 8000d02:	40f3      	lsrs	r3, r6
 8000d04:	2200      	movs	r2, #0
 8000d06:	e9c5 3200 	strd	r3, r2, [r5]
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d905      	bls.n	8000d1e <__udivmoddi4+0xb6>
 8000d12:	b10d      	cbz	r5, 8000d18 <__udivmoddi4+0xb0>
 8000d14:	e9c5 0100 	strd	r0, r1, [r5]
 8000d18:	2100      	movs	r1, #0
 8000d1a:	4608      	mov	r0, r1
 8000d1c:	e7f5      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000d1e:	fab3 f183 	clz	r1, r3
 8000d22:	2900      	cmp	r1, #0
 8000d24:	d146      	bne.n	8000db4 <__udivmoddi4+0x14c>
 8000d26:	4573      	cmp	r3, lr
 8000d28:	d302      	bcc.n	8000d30 <__udivmoddi4+0xc8>
 8000d2a:	4282      	cmp	r2, r0
 8000d2c:	f200 8105 	bhi.w	8000f3a <__udivmoddi4+0x2d2>
 8000d30:	1a84      	subs	r4, r0, r2
 8000d32:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d36:	2001      	movs	r0, #1
 8000d38:	4690      	mov	r8, r2
 8000d3a:	2d00      	cmp	r5, #0
 8000d3c:	d0e5      	beq.n	8000d0a <__udivmoddi4+0xa2>
 8000d3e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d42:	e7e2      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000d44:	2a00      	cmp	r2, #0
 8000d46:	f000 8090 	beq.w	8000e6a <__udivmoddi4+0x202>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	f040 80a4 	bne.w	8000e9c <__udivmoddi4+0x234>
 8000d54:	1a8a      	subs	r2, r1, r2
 8000d56:	0c03      	lsrs	r3, r0, #16
 8000d58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d5c:	b280      	uxth	r0, r0
 8000d5e:	b2bc      	uxth	r4, r7
 8000d60:	2101      	movs	r1, #1
 8000d62:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d66:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d6e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d72:	429a      	cmp	r2, r3
 8000d74:	d907      	bls.n	8000d86 <__udivmoddi4+0x11e>
 8000d76:	18fb      	adds	r3, r7, r3
 8000d78:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d7c:	d202      	bcs.n	8000d84 <__udivmoddi4+0x11c>
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	f200 80e0 	bhi.w	8000f44 <__udivmoddi4+0x2dc>
 8000d84:	46c4      	mov	ip, r8
 8000d86:	1a9b      	subs	r3, r3, r2
 8000d88:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d8c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d90:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d94:	fb02 f404 	mul.w	r4, r2, r4
 8000d98:	429c      	cmp	r4, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x144>
 8000d9c:	18fb      	adds	r3, r7, r3
 8000d9e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x142>
 8000da4:	429c      	cmp	r4, r3
 8000da6:	f200 80ca 	bhi.w	8000f3e <__udivmoddi4+0x2d6>
 8000daa:	4602      	mov	r2, r0
 8000dac:	1b1b      	subs	r3, r3, r4
 8000dae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000db2:	e7a5      	b.n	8000d00 <__udivmoddi4+0x98>
 8000db4:	f1c1 0620 	rsb	r6, r1, #32
 8000db8:	408b      	lsls	r3, r1
 8000dba:	fa22 f706 	lsr.w	r7, r2, r6
 8000dbe:	431f      	orrs	r7, r3
 8000dc0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dc4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dc8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dcc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dd0:	4323      	orrs	r3, r4
 8000dd2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dd6:	fa1f fc87 	uxth.w	ip, r7
 8000dda:	fbbe f0f9 	udiv	r0, lr, r9
 8000dde:	0c1c      	lsrs	r4, r3, #16
 8000de0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000de4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000de8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	fa02 f201 	lsl.w	r2, r2, r1
 8000df2:	d909      	bls.n	8000e08 <__udivmoddi4+0x1a0>
 8000df4:	193c      	adds	r4, r7, r4
 8000df6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dfa:	f080 809c 	bcs.w	8000f36 <__udivmoddi4+0x2ce>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f240 8099 	bls.w	8000f36 <__udivmoddi4+0x2ce>
 8000e04:	3802      	subs	r0, #2
 8000e06:	443c      	add	r4, r7
 8000e08:	eba4 040e 	sub.w	r4, r4, lr
 8000e0c:	fa1f fe83 	uxth.w	lr, r3
 8000e10:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e14:	fb09 4413 	mls	r4, r9, r3, r4
 8000e18:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e1c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e20:	45a4      	cmp	ip, r4
 8000e22:	d908      	bls.n	8000e36 <__udivmoddi4+0x1ce>
 8000e24:	193c      	adds	r4, r7, r4
 8000e26:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e2a:	f080 8082 	bcs.w	8000f32 <__udivmoddi4+0x2ca>
 8000e2e:	45a4      	cmp	ip, r4
 8000e30:	d97f      	bls.n	8000f32 <__udivmoddi4+0x2ca>
 8000e32:	3b02      	subs	r3, #2
 8000e34:	443c      	add	r4, r7
 8000e36:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e3a:	eba4 040c 	sub.w	r4, r4, ip
 8000e3e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e42:	4564      	cmp	r4, ip
 8000e44:	4673      	mov	r3, lr
 8000e46:	46e1      	mov	r9, ip
 8000e48:	d362      	bcc.n	8000f10 <__udivmoddi4+0x2a8>
 8000e4a:	d05f      	beq.n	8000f0c <__udivmoddi4+0x2a4>
 8000e4c:	b15d      	cbz	r5, 8000e66 <__udivmoddi4+0x1fe>
 8000e4e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e52:	eb64 0409 	sbc.w	r4, r4, r9
 8000e56:	fa04 f606 	lsl.w	r6, r4, r6
 8000e5a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e5e:	431e      	orrs	r6, r3
 8000e60:	40cc      	lsrs	r4, r1
 8000e62:	e9c5 6400 	strd	r6, r4, [r5]
 8000e66:	2100      	movs	r1, #0
 8000e68:	e74f      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000e6a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e6e:	0c01      	lsrs	r1, r0, #16
 8000e70:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e74:	b280      	uxth	r0, r0
 8000e76:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e7a:	463b      	mov	r3, r7
 8000e7c:	4638      	mov	r0, r7
 8000e7e:	463c      	mov	r4, r7
 8000e80:	46b8      	mov	r8, r7
 8000e82:	46be      	mov	lr, r7
 8000e84:	2620      	movs	r6, #32
 8000e86:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e8a:	eba2 0208 	sub.w	r2, r2, r8
 8000e8e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e92:	e766      	b.n	8000d62 <__udivmoddi4+0xfa>
 8000e94:	4601      	mov	r1, r0
 8000e96:	e718      	b.n	8000cca <__udivmoddi4+0x62>
 8000e98:	4610      	mov	r0, r2
 8000e9a:	e72c      	b.n	8000cf6 <__udivmoddi4+0x8e>
 8000e9c:	f1c6 0220 	rsb	r2, r6, #32
 8000ea0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ea4:	40b7      	lsls	r7, r6
 8000ea6:	40b1      	lsls	r1, r6
 8000ea8:	fa20 f202 	lsr.w	r2, r0, r2
 8000eac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eb0:	430a      	orrs	r2, r1
 8000eb2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000eb6:	b2bc      	uxth	r4, r7
 8000eb8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb08 f904 	mul.w	r9, r8, r4
 8000ec6:	40b0      	lsls	r0, r6
 8000ec8:	4589      	cmp	r9, r1
 8000eca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ece:	b280      	uxth	r0, r0
 8000ed0:	d93e      	bls.n	8000f50 <__udivmoddi4+0x2e8>
 8000ed2:	1879      	adds	r1, r7, r1
 8000ed4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ed8:	d201      	bcs.n	8000ede <__udivmoddi4+0x276>
 8000eda:	4589      	cmp	r9, r1
 8000edc:	d81f      	bhi.n	8000f1e <__udivmoddi4+0x2b6>
 8000ede:	eba1 0109 	sub.w	r1, r1, r9
 8000ee2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee6:	fb09 f804 	mul.w	r8, r9, r4
 8000eea:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eee:	b292      	uxth	r2, r2
 8000ef0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef4:	4542      	cmp	r2, r8
 8000ef6:	d229      	bcs.n	8000f4c <__udivmoddi4+0x2e4>
 8000ef8:	18ba      	adds	r2, r7, r2
 8000efa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000efe:	d2c4      	bcs.n	8000e8a <__udivmoddi4+0x222>
 8000f00:	4542      	cmp	r2, r8
 8000f02:	d2c2      	bcs.n	8000e8a <__udivmoddi4+0x222>
 8000f04:	f1a9 0102 	sub.w	r1, r9, #2
 8000f08:	443a      	add	r2, r7
 8000f0a:	e7be      	b.n	8000e8a <__udivmoddi4+0x222>
 8000f0c:	45f0      	cmp	r8, lr
 8000f0e:	d29d      	bcs.n	8000e4c <__udivmoddi4+0x1e4>
 8000f10:	ebbe 0302 	subs.w	r3, lr, r2
 8000f14:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f18:	3801      	subs	r0, #1
 8000f1a:	46e1      	mov	r9, ip
 8000f1c:	e796      	b.n	8000e4c <__udivmoddi4+0x1e4>
 8000f1e:	eba7 0909 	sub.w	r9, r7, r9
 8000f22:	4449      	add	r1, r9
 8000f24:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f28:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2c:	fb09 f804 	mul.w	r8, r9, r4
 8000f30:	e7db      	b.n	8000eea <__udivmoddi4+0x282>
 8000f32:	4673      	mov	r3, lr
 8000f34:	e77f      	b.n	8000e36 <__udivmoddi4+0x1ce>
 8000f36:	4650      	mov	r0, sl
 8000f38:	e766      	b.n	8000e08 <__udivmoddi4+0x1a0>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e6fd      	b.n	8000d3a <__udivmoddi4+0xd2>
 8000f3e:	443b      	add	r3, r7
 8000f40:	3a02      	subs	r2, #2
 8000f42:	e733      	b.n	8000dac <__udivmoddi4+0x144>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	443b      	add	r3, r7
 8000f4a:	e71c      	b.n	8000d86 <__udivmoddi4+0x11e>
 8000f4c:	4649      	mov	r1, r9
 8000f4e:	e79c      	b.n	8000e8a <__udivmoddi4+0x222>
 8000f50:	eba1 0109 	sub.w	r1, r1, r9
 8000f54:	46c4      	mov	ip, r8
 8000f56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f5a:	fb09 f804 	mul.w	r8, r9, r4
 8000f5e:	e7c4      	b.n	8000eea <__udivmoddi4+0x282>

08000f60 <__aeabi_idiv0>:
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop

08000f64 <setPixelColor>:
uint8_t datasentflag = 0;

extern float brilloled;

//carga un RGB_Color deseado al led desado
void setPixelColor(uint16_t n, uint8_t r, uint8_t g, uint8_t b) {
 8000f64:	b490      	push	{r4, r7}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4604      	mov	r4, r0
 8000f6c:	4608      	mov	r0, r1
 8000f6e:	4611      	mov	r1, r2
 8000f70:	461a      	mov	r2, r3
 8000f72:	4623      	mov	r3, r4
 8000f74:	80fb      	strh	r3, [r7, #6]
 8000f76:	4603      	mov	r3, r0
 8000f78:	717b      	strb	r3, [r7, #5]
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	713b      	strb	r3, [r7, #4]
 8000f7e:	4613      	mov	r3, r2
 8000f80:	70fb      	strb	r3, [r7, #3]
	LED_Data[n][0] = n;
 8000f82:	88fb      	ldrh	r3, [r7, #6]
 8000f84:	88fa      	ldrh	r2, [r7, #6]
 8000f86:	b2d1      	uxtb	r1, r2
 8000f88:	4a0c      	ldr	r2, [pc, #48]	@ (8000fbc <setPixelColor+0x58>)
 8000f8a:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	LED_Data[n][1] = g;
 8000f8e:	88fb      	ldrh	r3, [r7, #6]
 8000f90:	4a0a      	ldr	r2, [pc, #40]	@ (8000fbc <setPixelColor+0x58>)
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	4413      	add	r3, r2
 8000f96:	793a      	ldrb	r2, [r7, #4]
 8000f98:	705a      	strb	r2, [r3, #1]
	LED_Data[n][2] = r;
 8000f9a:	88fb      	ldrh	r3, [r7, #6]
 8000f9c:	4a07      	ldr	r2, [pc, #28]	@ (8000fbc <setPixelColor+0x58>)
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	4413      	add	r3, r2
 8000fa2:	797a      	ldrb	r2, [r7, #5]
 8000fa4:	709a      	strb	r2, [r3, #2]
	LED_Data[n][3] = b;
 8000fa6:	88fb      	ldrh	r3, [r7, #6]
 8000fa8:	4a04      	ldr	r2, [pc, #16]	@ (8000fbc <setPixelColor+0x58>)
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	4413      	add	r3, r2
 8000fae:	78fa      	ldrb	r2, [r7, #3]
 8000fb0:	70da      	strb	r2, [r3, #3]

}
 8000fb2:	bf00      	nop
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bc90      	pop	{r4, r7}
 8000fba:	4770      	bx	lr
 8000fbc:	20014e14 	.word	0x20014e14

08000fc0 <setBrightness>:

void setBrightness(uint8_t b) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]

	if (b > 100)
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	2b64      	cmp	r3, #100	@ 0x64
 8000fce:	d901      	bls.n	8000fd4 <setBrightness+0x14>
		b = 100;
 8000fd0:	2364      	movs	r3, #100	@ 0x64
 8000fd2:	71fb      	strb	r3, [r7, #7]
	brilloled = b;
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	ee07 3a90 	vmov	s15, r3
 8000fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fde:	4b1e      	ldr	r3, [pc, #120]	@ (8001058 <setBrightness+0x98>)
 8000fe0:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < numPixels; i++) {
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	e02d      	b.n	8001046 <setBrightness+0x86>
		LED_Mod[i][0] = LED_Data[i][0];
 8000fea:	4a1c      	ldr	r2, [pc, #112]	@ (800105c <setBrightness+0x9c>)
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 8000ff2:	4a1b      	ldr	r2, [pc, #108]	@ (8001060 <setBrightness+0xa0>)
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		for (uint8_t j = 1; j < 4; j++) {
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	72fb      	strb	r3, [r7, #11]
 8000ffe:	e01c      	b.n	800103a <setBrightness+0x7a>
			// Aplicar correccin gamma y brillo
			int8_t brill = Gamma_correccion(LED_Data[i][j], brilloled);
 8001000:	7afb      	ldrb	r3, [r7, #11]
 8001002:	4916      	ldr	r1, [pc, #88]	@ (800105c <setBrightness+0x9c>)
 8001004:	68fa      	ldr	r2, [r7, #12]
 8001006:	0092      	lsls	r2, r2, #2
 8001008:	440a      	add	r2, r1
 800100a:	4413      	add	r3, r2
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	4a12      	ldr	r2, [pc, #72]	@ (8001058 <setBrightness+0x98>)
 8001010:	edd2 7a00 	vldr	s15, [r2]
 8001014:	eeb0 0a67 	vmov.f32	s0, s15
 8001018:	4618      	mov	r0, r3
 800101a:	f000 f901 	bl	8001220 <Gamma_correccion>
 800101e:	4603      	mov	r3, r0
 8001020:	72bb      	strb	r3, [r7, #10]
			LED_Mod[i][j] = brill;
 8001022:	7afb      	ldrb	r3, [r7, #11]
 8001024:	7ab8      	ldrb	r0, [r7, #10]
 8001026:	490e      	ldr	r1, [pc, #56]	@ (8001060 <setBrightness+0xa0>)
 8001028:	68fa      	ldr	r2, [r7, #12]
 800102a:	0092      	lsls	r2, r2, #2
 800102c:	440a      	add	r2, r1
 800102e:	4413      	add	r3, r2
 8001030:	4602      	mov	r2, r0
 8001032:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 1; j < 4; j++) {
 8001034:	7afb      	ldrb	r3, [r7, #11]
 8001036:	3301      	adds	r3, #1
 8001038:	72fb      	strb	r3, [r7, #11]
 800103a:	7afb      	ldrb	r3, [r7, #11]
 800103c:	2b03      	cmp	r3, #3
 800103e:	d9df      	bls.n	8001000 <setBrightness+0x40>
	for (int i = 0; i < numPixels; i++) {
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	3301      	adds	r3, #1
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	2b03      	cmp	r3, #3
 800104a:	ddce      	ble.n	8000fea <setBrightness+0x2a>
		}
	}

}
 800104c:	bf00      	nop
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20014d98 	.word	0x20014d98
 800105c:	20014e14 	.word	0x20014e14
 8001060:	20014e24 	.word	0x20014e24

08001064 <pixelShow>:

void pixelShow(void) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	af00      	add	r7, sp, #0
	uint32_t RGB_Color = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	60bb      	str	r3, [r7, #8]
	uint32_t indx = 0;
 800106e:	2300      	movs	r3, #0
 8001070:	61fb      	str	r3, [r7, #28]

	for (int i = 0; i < numPixels; i++) {
 8001072:	2300      	movs	r3, #0
 8001074:	61bb      	str	r3, [r7, #24]
 8001076:	e061      	b.n	800113c <pixelShow+0xd8>

		LED_Mod[i][0] = LED_Data[i][0];
 8001078:	4a4d      	ldr	r2, [pc, #308]	@ (80011b0 <pixelShow+0x14c>)
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 8001080:	4a4c      	ldr	r2, [pc, #304]	@ (80011b4 <pixelShow+0x150>)
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		for (uint8_t j = 1; j < 4; j++) {
 8001088:	2301      	movs	r3, #1
 800108a:	75fb      	strb	r3, [r7, #23]
 800108c:	e01c      	b.n	80010c8 <pixelShow+0x64>
			// Aplicar correccin gamma y brillo
			int8_t brill = Gamma_correccion(LED_Data[i][j], brilloled);
 800108e:	7dfb      	ldrb	r3, [r7, #23]
 8001090:	4947      	ldr	r1, [pc, #284]	@ (80011b0 <pixelShow+0x14c>)
 8001092:	69ba      	ldr	r2, [r7, #24]
 8001094:	0092      	lsls	r2, r2, #2
 8001096:	440a      	add	r2, r1
 8001098:	4413      	add	r3, r2
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	4a46      	ldr	r2, [pc, #280]	@ (80011b8 <pixelShow+0x154>)
 800109e:	edd2 7a00 	vldr	s15, [r2]
 80010a2:	eeb0 0a67 	vmov.f32	s0, s15
 80010a6:	4618      	mov	r0, r3
 80010a8:	f000 f8ba 	bl	8001220 <Gamma_correccion>
 80010ac:	4603      	mov	r3, r0
 80010ae:	70fb      	strb	r3, [r7, #3]
			LED_Mod[i][j] = brill;
 80010b0:	7dfb      	ldrb	r3, [r7, #23]
 80010b2:	78f8      	ldrb	r0, [r7, #3]
 80010b4:	493f      	ldr	r1, [pc, #252]	@ (80011b4 <pixelShow+0x150>)
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	0092      	lsls	r2, r2, #2
 80010ba:	440a      	add	r2, r1
 80010bc:	4413      	add	r3, r2
 80010be:	4602      	mov	r2, r0
 80010c0:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 1; j < 4; j++) {
 80010c2:	7dfb      	ldrb	r3, [r7, #23]
 80010c4:	3301      	adds	r3, #1
 80010c6:	75fb      	strb	r3, [r7, #23]
 80010c8:	7dfb      	ldrb	r3, [r7, #23]
 80010ca:	2b03      	cmp	r3, #3
 80010cc:	d9df      	bls.n	800108e <pixelShow+0x2a>
		}

		RGB_Color = ((LED_Mod[i][1] << 16) | (LED_Mod[i][2] << 8)
 80010ce:	4a39      	ldr	r2, [pc, #228]	@ (80011b4 <pixelShow+0x150>)
 80010d0:	69bb      	ldr	r3, [r7, #24]
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	4413      	add	r3, r2
 80010d6:	785b      	ldrb	r3, [r3, #1]
 80010d8:	041a      	lsls	r2, r3, #16
 80010da:	4936      	ldr	r1, [pc, #216]	@ (80011b4 <pixelShow+0x150>)
 80010dc:	69bb      	ldr	r3, [r7, #24]
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	440b      	add	r3, r1
 80010e2:	789b      	ldrb	r3, [r3, #2]
 80010e4:	021b      	lsls	r3, r3, #8
 80010e6:	431a      	orrs	r2, r3
				| (LED_Mod[i][3]));
 80010e8:	4932      	ldr	r1, [pc, #200]	@ (80011b4 <pixelShow+0x150>)
 80010ea:	69bb      	ldr	r3, [r7, #24]
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	440b      	add	r3, r1
 80010f0:	78db      	ldrb	r3, [r3, #3]
 80010f2:	4313      	orrs	r3, r2
		RGB_Color = ((LED_Mod[i][1] << 16) | (LED_Mod[i][2] << 8)
 80010f4:	60bb      	str	r3, [r7, #8]

		for (int i = 23; i >= 0; i--) {
 80010f6:	2317      	movs	r3, #23
 80010f8:	613b      	str	r3, [r7, #16]
 80010fa:	e019      	b.n	8001130 <pixelShow+0xcc>
			if (RGB_Color & (1 << i)) {
 80010fc:	2201      	movs	r2, #1
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	461a      	mov	r2, r3
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	4013      	ands	r3, r2
 800110a:	2b00      	cmp	r3, #0
 800110c:	d005      	beq.n	800111a <pixelShow+0xb6>
				pwmData[indx] = CCR_1;  // Poner 1
 800110e:	4a2b      	ldr	r2, [pc, #172]	@ (80011bc <pixelShow+0x158>)
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	2143      	movs	r1, #67	@ 0x43
 8001114:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001118:	e004      	b.n	8001124 <pixelShow+0xc0>
			} else
				pwmData[indx] = CCR_0; // Poner 0
 800111a:	4a28      	ldr	r2, [pc, #160]	@ (80011bc <pixelShow+0x158>)
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	2122      	movs	r1, #34	@ 0x22
 8001120:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			indx++;
 8001124:	69fb      	ldr	r3, [r7, #28]
 8001126:	3301      	adds	r3, #1
 8001128:	61fb      	str	r3, [r7, #28]
		for (int i = 23; i >= 0; i--) {
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	3b01      	subs	r3, #1
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	2b00      	cmp	r3, #0
 8001134:	dae2      	bge.n	80010fc <pixelShow+0x98>
	for (int i = 0; i < numPixels; i++) {
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	3301      	adds	r3, #1
 800113a:	61bb      	str	r3, [r7, #24]
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	2b03      	cmp	r3, #3
 8001140:	dd9a      	ble.n	8001078 <pixelShow+0x14>
		}

	}
	for (int i = 0; i < 50; i++) {
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	e00a      	b.n	800115e <pixelShow+0xfa>
		pwmData[indx] = 0;
 8001148:	4a1c      	ldr	r2, [pc, #112]	@ (80011bc <pixelShow+0x158>)
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	2100      	movs	r1, #0
 800114e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	3301      	adds	r3, #1
 8001156:	61fb      	str	r3, [r7, #28]
	for (int i = 0; i < 50; i++) {
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	3301      	adds	r3, #1
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	2b31      	cmp	r3, #49	@ 0x31
 8001162:	ddf1      	ble.n	8001148 <pixelShow+0xe4>
	}
	HAL_TIM_PWM_Start_DMA(&neoPixel_timer, neoPixel_canal, (uint32_t*) pwmData, indx);
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	b29b      	uxth	r3, r3
 8001168:	4a14      	ldr	r2, [pc, #80]	@ (80011bc <pixelShow+0x158>)
 800116a:	2100      	movs	r1, #0
 800116c:	4814      	ldr	r0, [pc, #80]	@ (80011c0 <pixelShow+0x15c>)
 800116e:	f006 f8e5 	bl	800733c <HAL_TIM_PWM_Start_DMA>

	// Timeout de 100ms para evitar bloqueo
	uint32_t timeout = HAL_GetTick() + 100;
 8001172:	f001 fd99 	bl	8002ca8 <HAL_GetTick>
 8001176:	4603      	mov	r3, r0
 8001178:	3364      	adds	r3, #100	@ 0x64
 800117a:	607b      	str	r3, [r7, #4]
	while (!datasentflag && HAL_GetTick() < timeout);
 800117c:	bf00      	nop
 800117e:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <pixelShow+0x160>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d105      	bne.n	8001192 <pixelShow+0x12e>
 8001186:	f001 fd8f 	bl	8002ca8 <HAL_GetTick>
 800118a:	4602      	mov	r2, r0
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	4293      	cmp	r3, r2
 8001190:	d8f5      	bhi.n	800117e <pixelShow+0x11a>

	if (!datasentflag) {
 8001192:	4b0c      	ldr	r3, [pc, #48]	@ (80011c4 <pixelShow+0x160>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d103      	bne.n	80011a2 <pixelShow+0x13e>
	    // Si no lleg el callback, forzar el stop
	    HAL_TIM_PWM_Stop_DMA(&neoPixel_timer, neoPixel_canal);
 800119a:	2100      	movs	r1, #0
 800119c:	4808      	ldr	r0, [pc, #32]	@ (80011c0 <pixelShow+0x15c>)
 800119e:	f006 fa95 	bl	80076cc <HAL_TIM_PWM_Stop_DMA>
	}
	datasentflag = 0;
 80011a2:	4b08      	ldr	r3, [pc, #32]	@ (80011c4 <pixelShow+0x160>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
}
 80011a8:	bf00      	nop
 80011aa:	3720      	adds	r7, #32
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20014e14 	.word	0x20014e14
 80011b4:	20014e24 	.word	0x20014e24
 80011b8:	20014d98 	.word	0x20014d98
 80011bc:	20014e34 	.word	0x20014e34
 80011c0:	20015050 	.word	0x20015050
 80011c4:	20014f58 	.word	0x20014f58

080011c8 <pixelClear>:

void pixelClear(void) {
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < numPixels; i++) {
 80011ce:	2300      	movs	r3, #0
 80011d0:	71fb      	strb	r3, [r7, #7]
 80011d2:	e019      	b.n	8001208 <pixelClear+0x40>
		LED_Data[i][0] = i;
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	4911      	ldr	r1, [pc, #68]	@ (800121c <pixelClear+0x54>)
 80011d8:	79fa      	ldrb	r2, [r7, #7]
 80011da:	f801 2023 	strb.w	r2, [r1, r3, lsl #2]
		LED_Data[i][1] = 0;
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	4a0e      	ldr	r2, [pc, #56]	@ (800121c <pixelClear+0x54>)
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	4413      	add	r3, r2
 80011e6:	2200      	movs	r2, #0
 80011e8:	705a      	strb	r2, [r3, #1]
		LED_Data[i][2] = 0;
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	4a0b      	ldr	r2, [pc, #44]	@ (800121c <pixelClear+0x54>)
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	4413      	add	r3, r2
 80011f2:	2200      	movs	r2, #0
 80011f4:	709a      	strb	r2, [r3, #2]
		LED_Data[i][3] = 0;
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	4a08      	ldr	r2, [pc, #32]	@ (800121c <pixelClear+0x54>)
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	4413      	add	r3, r2
 80011fe:	2200      	movs	r2, #0
 8001200:	70da      	strb	r2, [r3, #3]
	for (uint8_t i = 0; i < numPixels; i++) {
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	3301      	adds	r3, #1
 8001206:	71fb      	strb	r3, [r7, #7]
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	2b03      	cmp	r3, #3
 800120c:	d9e2      	bls.n	80011d4 <pixelClear+0xc>
	}
}
 800120e:	bf00      	nop
 8001210:	bf00      	nop
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr
 800121c:	20014e14 	.word	0x20014e14

08001220 <Gamma_correccion>:

uint8_t Gamma_correccion(uint8_t c, float b) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b088      	sub	sp, #32
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	ed87 0a02 	vstr	s0, [r7, #8]
 800122c:	73fb      	strb	r3, [r7, #15]
	// Limitar el valor de brillo a un rango de 0 a 100
	if (b > 100.0f)
 800122e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001232:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001318 <Gamma_correccion+0xf8>
 8001236:	eef4 7ac7 	vcmpe.f32	s15, s14
 800123a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800123e:	dd01      	ble.n	8001244 <Gamma_correccion+0x24>
		b = 100.0f;
 8001240:	4b36      	ldr	r3, [pc, #216]	@ (800131c <Gamma_correccion+0xfc>)
 8001242:	60bb      	str	r3, [r7, #8]
	if (b < 0.0f)
 8001244:	edd7 7a02 	vldr	s15, [r7, #8]
 8001248:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800124c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001250:	d502      	bpl.n	8001258 <Gamma_correccion+0x38>
		b = 0.0f;
 8001252:	f04f 0300 	mov.w	r3, #0
 8001256:	60bb      	str	r3, [r7, #8]

	// Normalizo el brillo al rango de 0.0 a 1.0
	float brillo_Factor = b / 100.0f;
 8001258:	ed97 7a02 	vldr	s14, [r7, #8]
 800125c:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8001318 <Gamma_correccion+0xf8>
 8001260:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001264:	edc7 7a06 	vstr	s15, [r7, #24]

	// aplica el facot
	float adjustedColor = c * brillo_Factor;
 8001268:	7bfb      	ldrb	r3, [r7, #15]
 800126a:	ee07 3a90 	vmov	s15, r3
 800126e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001272:	ed97 7a06 	vldr	s14, [r7, #24]
 8001276:	ee67 7a27 	vmul.f32	s15, s14, s15
 800127a:	edc7 7a05 	vstr	s15, [r7, #20]

	// formula de escalamiento gamma
	float gammaCorrectedColor = pow((adjustedColor / 255.0f), GAMMA) * 255.0f;
 800127e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001282:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001320 <Gamma_correccion+0x100>
 8001286:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800128a:	ee16 0a90 	vmov	r0, s13
 800128e:	f7ff f97b 	bl	8000588 <__aeabi_f2d>
 8001292:	4602      	mov	r2, r0
 8001294:	460b      	mov	r3, r1
 8001296:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8001308 <Gamma_correccion+0xe8>
 800129a:	ec43 2b10 	vmov	d0, r2, r3
 800129e:	f008 fb2b 	bl	80098f8 <pow>
 80012a2:	ec51 0b10 	vmov	r0, r1, d0
 80012a6:	a31a      	add	r3, pc, #104	@ (adr r3, 8001310 <Gamma_correccion+0xf0>)
 80012a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ac:	f7ff f9c4 	bl	8000638 <__aeabi_dmul>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	4610      	mov	r0, r2
 80012b6:	4619      	mov	r1, r3
 80012b8:	f7ff fc6e 	bl	8000b98 <__aeabi_d2f>
 80012bc:	4603      	mov	r3, r0
 80012be:	61fb      	str	r3, [r7, #28]

	//analiza que este dentro los limites
	if (gammaCorrectedColor > 255.0f)
 80012c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80012c4:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001320 <Gamma_correccion+0x100>
 80012c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d0:	dd01      	ble.n	80012d6 <Gamma_correccion+0xb6>
		gammaCorrectedColor = 255.0f;
 80012d2:	4b14      	ldr	r3, [pc, #80]	@ (8001324 <Gamma_correccion+0x104>)
 80012d4:	61fb      	str	r3, [r7, #28]
	if (gammaCorrectedColor < 0.0f)
 80012d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80012da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e2:	d502      	bpl.n	80012ea <Gamma_correccion+0xca>
		gammaCorrectedColor = 0.0f;
 80012e4:	f04f 0300 	mov.w	r3, #0
 80012e8:	61fb      	str	r3, [r7, #28]

	// lo regresa como 8 bit escalado
	return (uint8_t) gammaCorrectedColor;
 80012ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80012ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012f2:	edc7 7a01 	vstr	s15, [r7, #4]
 80012f6:	793b      	ldrb	r3, [r7, #4]
 80012f8:	b2db      	uxtb	r3, r3
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3720      	adds	r7, #32
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	f3af 8000 	nop.w
 8001308:	a0000000 	.word	0xa0000000
 800130c:	40019999 	.word	0x40019999
 8001310:	00000000 	.word	0x00000000
 8001314:	406fe000 	.word	0x406fe000
 8001318:	42c80000 	.word	0x42c80000
 800131c:	42c80000 	.word	0x42c80000
 8001320:	437f0000 	.word	0x437f0000
 8001324:	437f0000 	.word	0x437f0000

08001328 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&neoPixel_timer, neoPixel_canal);
 8001330:	2100      	movs	r1, #0
 8001332:	4805      	ldr	r0, [pc, #20]	@ (8001348 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8001334:	f006 f9ca 	bl	80076cc <HAL_TIM_PWM_Stop_DMA>
	datasentflag = 1;
 8001338:	4b04      	ldr	r3, [pc, #16]	@ (800134c <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 800133a:	2201      	movs	r2, #1
 800133c:	701a      	strb	r2, [r3, #0]
}
 800133e:	bf00      	nop
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20015050 	.word	0x20015050
 800134c:	20014f58 	.word	0x20014f58

08001350 <LCD_Init>:
extern const uint16_t bigFont[1520];
extern SPI_HandleTypeDef hspi1;
//***************************************************************************************************************************************
// Funcin para inicializar LCD
//***************************************************************************************************************************************
void LCD_Init(void) {
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0

	//****************************************
	// Secuencia de Inicializacin
	//****************************************
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8001354:	2201      	movs	r2, #1
 8001356:	2101      	movs	r1, #1
 8001358:	4878      	ldr	r0, [pc, #480]	@ (800153c <LCD_Init+0x1ec>)
 800135a:	f002 ff2b 	bl	80041b4 <HAL_GPIO_WritePin>
	/*Configure GPIO pin Output Level */
	//HAL_GPIO_WritePin(GPIOA, LCD_RD_Pin | LCD_WR_Pin | LCD_RS_Pin,GPIO_PIN_SET);
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin,GPIO_PIN_SET);
 800135e:	2201      	movs	r2, #1
 8001360:	2110      	movs	r1, #16
 8001362:	4877      	ldr	r0, [pc, #476]	@ (8001540 <LCD_Init+0x1f0>)
 8001364:	f002 ff26 	bl	80041b4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 8001368:	2201      	movs	r2, #1
 800136a:	2102      	movs	r1, #2
 800136c:	4875      	ldr	r0, [pc, #468]	@ (8001544 <LCD_Init+0x1f4>)
 800136e:	f002 ff21 	bl	80041b4 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001372:	2005      	movs	r0, #5
 8001374:	f001 fca4 	bl	8002cc0 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 8001378:	2200      	movs	r2, #0
 800137a:	2102      	movs	r1, #2
 800137c:	4871      	ldr	r0, [pc, #452]	@ (8001544 <LCD_Init+0x1f4>)
 800137e:	f002 ff19 	bl	80041b4 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001382:	2014      	movs	r0, #20
 8001384:	f001 fc9c 	bl	8002cc0 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 8001388:	2201      	movs	r2, #1
 800138a:	2102      	movs	r1, #2
 800138c:	486d      	ldr	r0, [pc, #436]	@ (8001544 <LCD_Init+0x1f4>)
 800138e:	f002 ff11 	bl	80041b4 <HAL_GPIO_WritePin>
	HAL_Delay(150);
 8001392:	2096      	movs	r0, #150	@ 0x96
 8001394:	f001 fc94 	bl	8002cc0 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8001398:	2200      	movs	r2, #0
 800139a:	2101      	movs	r1, #1
 800139c:	4867      	ldr	r0, [pc, #412]	@ (800153c <LCD_Init+0x1ec>)
 800139e:	f002 ff09 	bl	80041b4 <HAL_GPIO_WritePin>

	//****************************************
	LCD_CMD(0xE9);  // SETPANELRELATED
 80013a2:	20e9      	movs	r0, #233	@ 0xe9
 80013a4:	f000 f8d0 	bl	8001548 <LCD_CMD>
	LCD_DATA(0x20);
 80013a8:	2020      	movs	r0, #32
 80013aa:	f000 f8f3 	bl	8001594 <LCD_DATA>
	//****************************************
	LCD_CMD(0x11); // Exit Sleep SLEEP OUT (SLPOUT)
 80013ae:	2011      	movs	r0, #17
 80013b0:	f000 f8ca 	bl	8001548 <LCD_CMD>
	HAL_Delay(100);
 80013b4:	2064      	movs	r0, #100	@ 0x64
 80013b6:	f001 fc83 	bl	8002cc0 <HAL_Delay>
	//****************************************
	LCD_CMD(0xD1);    // (SETVCOM)
 80013ba:	20d1      	movs	r0, #209	@ 0xd1
 80013bc:	f000 f8c4 	bl	8001548 <LCD_CMD>
	LCD_DATA(0x00);
 80013c0:	2000      	movs	r0, #0
 80013c2:	f000 f8e7 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x71);
 80013c6:	2071      	movs	r0, #113	@ 0x71
 80013c8:	f000 f8e4 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x19);
 80013cc:	2019      	movs	r0, #25
 80013ce:	f000 f8e1 	bl	8001594 <LCD_DATA>
	//****************************************
	LCD_CMD(0xD0);   // (SETPOWER)
 80013d2:	20d0      	movs	r0, #208	@ 0xd0
 80013d4:	f000 f8b8 	bl	8001548 <LCD_CMD>
	LCD_DATA(0x07);
 80013d8:	2007      	movs	r0, #7
 80013da:	f000 f8db 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x01);
 80013de:	2001      	movs	r0, #1
 80013e0:	f000 f8d8 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x08);
 80013e4:	2008      	movs	r0, #8
 80013e6:	f000 f8d5 	bl	8001594 <LCD_DATA>
	//****************************************
	LCD_CMD(0x36);  // (MEMORYACCESS)
 80013ea:	2036      	movs	r0, #54	@ 0x36
 80013ec:	f000 f8ac 	bl	8001548 <LCD_CMD>
	LCD_DATA(0x40 | 0x80 | 0x20 | 0x08); // LCD_DATA(0x19);
 80013f0:	20e8      	movs	r0, #232	@ 0xe8
 80013f2:	f000 f8cf 	bl	8001594 <LCD_DATA>
	//****************************************
	LCD_CMD(0x3A); // Set_pixel_format (PIXELFORMAT)
 80013f6:	203a      	movs	r0, #58	@ 0x3a
 80013f8:	f000 f8a6 	bl	8001548 <LCD_CMD>
	LCD_DATA(0x05); // color setings, 05h - 16bit pixel, 11h - 3bit pixel
 80013fc:	2005      	movs	r0, #5
 80013fe:	f000 f8c9 	bl	8001594 <LCD_DATA>
	//****************************************
	LCD_CMD(0xC1);    // (POWERCONTROL2)
 8001402:	20c1      	movs	r0, #193	@ 0xc1
 8001404:	f000 f8a0 	bl	8001548 <LCD_CMD>
	LCD_DATA(0x10);
 8001408:	2010      	movs	r0, #16
 800140a:	f000 f8c3 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x10);
 800140e:	2010      	movs	r0, #16
 8001410:	f000 f8c0 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x02);
 8001414:	2002      	movs	r0, #2
 8001416:	f000 f8bd 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x02);
 800141a:	2002      	movs	r0, #2
 800141c:	f000 f8ba 	bl	8001594 <LCD_DATA>
	//****************************************
	LCD_CMD(0xC0); // Set Default Gamma (POWERCONTROL1)
 8001420:	20c0      	movs	r0, #192	@ 0xc0
 8001422:	f000 f891 	bl	8001548 <LCD_CMD>
	LCD_DATA(0x00);
 8001426:	2000      	movs	r0, #0
 8001428:	f000 f8b4 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x35);
 800142c:	2035      	movs	r0, #53	@ 0x35
 800142e:	f000 f8b1 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x00);
 8001432:	2000      	movs	r0, #0
 8001434:	f000 f8ae 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x00);
 8001438:	2000      	movs	r0, #0
 800143a:	f000 f8ab 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x01);
 800143e:	2001      	movs	r0, #1
 8001440:	f000 f8a8 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x02);
 8001444:	2002      	movs	r0, #2
 8001446:	f000 f8a5 	bl	8001594 <LCD_DATA>
	//****************************************
	LCD_CMD(0xC5); // Set Frame Rate (VCOMCONTROL1)
 800144a:	20c5      	movs	r0, #197	@ 0xc5
 800144c:	f000 f87c 	bl	8001548 <LCD_CMD>
	LCD_DATA(0x04); // 72Hz
 8001450:	2004      	movs	r0, #4
 8001452:	f000 f89f 	bl	8001594 <LCD_DATA>
	//****************************************
	LCD_CMD(0xD2); // Power Settings  (SETPWRNORMAL)
 8001456:	20d2      	movs	r0, #210	@ 0xd2
 8001458:	f000 f876 	bl	8001548 <LCD_CMD>
	LCD_DATA(0x01);
 800145c:	2001      	movs	r0, #1
 800145e:	f000 f899 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x44);
 8001462:	2044      	movs	r0, #68	@ 0x44
 8001464:	f000 f896 	bl	8001594 <LCD_DATA>
	//****************************************
	LCD_CMD(0xC8); //Set Gamma  (GAMMASET)
 8001468:	20c8      	movs	r0, #200	@ 0xc8
 800146a:	f000 f86d 	bl	8001548 <LCD_CMD>
	LCD_DATA(0x04);
 800146e:	2004      	movs	r0, #4
 8001470:	f000 f890 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x67);
 8001474:	2067      	movs	r0, #103	@ 0x67
 8001476:	f000 f88d 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x35);
 800147a:	2035      	movs	r0, #53	@ 0x35
 800147c:	f000 f88a 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x04);
 8001480:	2004      	movs	r0, #4
 8001482:	f000 f887 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x08);
 8001486:	2008      	movs	r0, #8
 8001488:	f000 f884 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x06);
 800148c:	2006      	movs	r0, #6
 800148e:	f000 f881 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x24);
 8001492:	2024      	movs	r0, #36	@ 0x24
 8001494:	f000 f87e 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x01);
 8001498:	2001      	movs	r0, #1
 800149a:	f000 f87b 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x37);
 800149e:	2037      	movs	r0, #55	@ 0x37
 80014a0:	f000 f878 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x40);
 80014a4:	2040      	movs	r0, #64	@ 0x40
 80014a6:	f000 f875 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x03);
 80014aa:	2003      	movs	r0, #3
 80014ac:	f000 f872 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x10);
 80014b0:	2010      	movs	r0, #16
 80014b2:	f000 f86f 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x08);
 80014b6:	2008      	movs	r0, #8
 80014b8:	f000 f86c 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x80);
 80014bc:	2080      	movs	r0, #128	@ 0x80
 80014be:	f000 f869 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x00);
 80014c2:	2000      	movs	r0, #0
 80014c4:	f000 f866 	bl	8001594 <LCD_DATA>
	//****************************************
	LCD_CMD(0x2A); // Set_column_address 320px (CASET)
 80014c8:	202a      	movs	r0, #42	@ 0x2a
 80014ca:	f000 f83d 	bl	8001548 <LCD_CMD>
	LCD_DATA(0x00);
 80014ce:	2000      	movs	r0, #0
 80014d0:	f000 f860 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x00);
 80014d4:	2000      	movs	r0, #0
 80014d6:	f000 f85d 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x01);
 80014da:	2001      	movs	r0, #1
 80014dc:	f000 f85a 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x3F);
 80014e0:	203f      	movs	r0, #63	@ 0x3f
 80014e2:	f000 f857 	bl	8001594 <LCD_DATA>
	//****************************************
	LCD_CMD(0x2B); // Set_page_address 480px (PASET)
 80014e6:	202b      	movs	r0, #43	@ 0x2b
 80014e8:	f000 f82e 	bl	8001548 <LCD_CMD>
	LCD_DATA(0x00);
 80014ec:	2000      	movs	r0, #0
 80014ee:	f000 f851 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x00);
 80014f2:	2000      	movs	r0, #0
 80014f4:	f000 f84e 	bl	8001594 <LCD_DATA>
	LCD_DATA(0x01);
 80014f8:	2001      	movs	r0, #1
 80014fa:	f000 f84b 	bl	8001594 <LCD_DATA>
	LCD_DATA(0xE0);
 80014fe:	20e0      	movs	r0, #224	@ 0xe0
 8001500:	f000 f848 	bl	8001594 <LCD_DATA>
	//  LCD_DATA(0x8F);
	LCD_CMD(0x29); //display on
 8001504:	2029      	movs	r0, #41	@ 0x29
 8001506:	f000 f81f 	bl	8001548 <LCD_CMD>
	LCD_CMD(0x2C); //display on
 800150a:	202c      	movs	r0, #44	@ 0x2c
 800150c:	f000 f81c 	bl	8001548 <LCD_CMD>

	LCD_CMD(ILI9341_INVOFF); //Invert Off
 8001510:	2020      	movs	r0, #32
 8001512:	f000 f819 	bl	8001548 <LCD_CMD>
	HAL_Delay(120);
 8001516:	2078      	movs	r0, #120	@ 0x78
 8001518:	f001 fbd2 	bl	8002cc0 <HAL_Delay>
	LCD_CMD(ILI9341_SLPOUT);    //Exit Sleep
 800151c:	2011      	movs	r0, #17
 800151e:	f000 f813 	bl	8001548 <LCD_CMD>
	HAL_Delay(120);
 8001522:	2078      	movs	r0, #120	@ 0x78
 8001524:	f001 fbcc 	bl	8002cc0 <HAL_Delay>
	LCD_CMD(ILI9341_DISPON);    //Display on
 8001528:	2029      	movs	r0, #41	@ 0x29
 800152a:	f000 f80d 	bl	8001548 <LCD_CMD>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 800152e:	2201      	movs	r2, #1
 8001530:	2101      	movs	r1, #1
 8001532:	4802      	ldr	r0, [pc, #8]	@ (800153c <LCD_Init+0x1ec>)
 8001534:	f002 fe3e 	bl	80041b4 <HAL_GPIO_WritePin>
}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40020400 	.word	0x40020400
 8001540:	40020000 	.word	0x40020000
 8001544:	40020800 	.word	0x40020800

08001548 <LCD_CMD>:
//***************************************************************************************************************************************
// Funcin para enviar comandos a la LCD - parmetro (comando)
//***************************************************************************************************************************************
void LCD_CMD(uint8_t cmd) {
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8001552:	2200      	movs	r2, #0
 8001554:	2101      	movs	r1, #1
 8001556:	480c      	ldr	r0, [pc, #48]	@ (8001588 <LCD_CMD+0x40>)
 8001558:	f002 fe2c 	bl	80041b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 800155c:	2200      	movs	r2, #0
 800155e:	2110      	movs	r1, #16
 8001560:	480a      	ldr	r0, [pc, #40]	@ (800158c <LCD_CMD+0x44>)
 8001562:	f002 fe27 	bl	80041b4 <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(LCD_WR_GPIO_Port, LCD_WR_Pin, GPIO_PIN_RESET);
	//HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);

	HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8001566:	1df9      	adds	r1, r7, #7
 8001568:	f04f 33ff 	mov.w	r3, #4294967295
 800156c:	2201      	movs	r2, #1
 800156e:	4808      	ldr	r0, [pc, #32]	@ (8001590 <LCD_CMD+0x48>)
 8001570:	f005 fafd 	bl	8006b6e <HAL_SPI_Transmit>
	//HAL_GPIO_WritePin(LCD_WR_GPIO_Port, LCD_WR_Pin, GPIO_PIN_SET);
	//HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8001574:	2201      	movs	r2, #1
 8001576:	2101      	movs	r1, #1
 8001578:	4803      	ldr	r0, [pc, #12]	@ (8001588 <LCD_CMD+0x40>)
 800157a:	f002 fe1b 	bl	80041b4 <HAL_GPIO_WritePin>


}
 800157e:	bf00      	nop
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40020400 	.word	0x40020400
 800158c:	40020000 	.word	0x40020000
 8001590:	20014ff8 	.word	0x20014ff8

08001594 <LCD_DATA>:
//***************************************************************************************************************************************
// Funcin para enviar datos a la LCD - parmetro (dato)
//***************************************************************************************************************************************
void LCD_DATA(uint8_t data) {
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 800159e:	2200      	movs	r2, #0
 80015a0:	2101      	movs	r1, #1
 80015a2:	480c      	ldr	r0, [pc, #48]	@ (80015d4 <LCD_DATA+0x40>)
 80015a4:	f002 fe06 	bl	80041b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 80015a8:	2201      	movs	r2, #1
 80015aa:	2110      	movs	r1, #16
 80015ac:	480a      	ldr	r0, [pc, #40]	@ (80015d8 <LCD_DATA+0x44>)
 80015ae:	f002 fe01 	bl	80041b4 <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(LCD_WR_GPIO_Port, LCD_WR_Pin, GPIO_PIN_RESET);
	//HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);

	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 80015b2:	1df9      	adds	r1, r7, #7
 80015b4:	f04f 33ff 	mov.w	r3, #4294967295
 80015b8:	2201      	movs	r2, #1
 80015ba:	4808      	ldr	r0, [pc, #32]	@ (80015dc <LCD_DATA+0x48>)
 80015bc:	f005 fad7 	bl	8006b6e <HAL_SPI_Transmit>
	//HAL_GPIO_WritePin(LCD_WR_GPIO_Port, LCD_WR_Pin, GPIO_PIN_SET);
	//HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80015c0:	2201      	movs	r2, #1
 80015c2:	2101      	movs	r1, #1
 80015c4:	4803      	ldr	r0, [pc, #12]	@ (80015d4 <LCD_DATA+0x40>)
 80015c6:	f002 fdf5 	bl	80041b4 <HAL_GPIO_WritePin>

}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40020400 	.word	0x40020400
 80015d8:	40020000 	.word	0x40020000
 80015dc:	20014ff8 	.word	0x20014ff8

080015e0 <SetWindows>:
//***************************************************************************************************************************************
// Funcin para definir rango de direcciones de memoria con las cuales se trabajara (se define una ventana)
//***************************************************************************************************************************************
void SetWindows(unsigned int x1, unsigned int y1, unsigned int x2,
		unsigned int y2) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	60f8      	str	r0, [r7, #12]
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	607a      	str	r2, [r7, #4]
 80015ec:	603b      	str	r3, [r7, #0]
	LCD_CMD(0x2a); // Set_column_address 4 parameters
 80015ee:	202a      	movs	r0, #42	@ 0x2a
 80015f0:	f7ff ffaa 	bl	8001548 <LCD_CMD>
	LCD_DATA(x1 >> 8);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	0a1b      	lsrs	r3, r3, #8
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff ffca 	bl	8001594 <LCD_DATA>
	LCD_DATA(x1);
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	b2db      	uxtb	r3, r3
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff ffc5 	bl	8001594 <LCD_DATA>
	LCD_DATA(x2 >> 8);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	0a1b      	lsrs	r3, r3, #8
 800160e:	b2db      	uxtb	r3, r3
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff ffbf 	bl	8001594 <LCD_DATA>
	LCD_DATA(x2);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	b2db      	uxtb	r3, r3
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff ffba 	bl	8001594 <LCD_DATA>
	LCD_CMD(0x2b); // Set_page_address 4 parameters
 8001620:	202b      	movs	r0, #43	@ 0x2b
 8001622:	f7ff ff91 	bl	8001548 <LCD_CMD>
	LCD_DATA(y1 >> 8);
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	0a1b      	lsrs	r3, r3, #8
 800162a:	b2db      	uxtb	r3, r3
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff ffb1 	bl	8001594 <LCD_DATA>
	LCD_DATA(y1);
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	b2db      	uxtb	r3, r3
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ffac 	bl	8001594 <LCD_DATA>
	LCD_DATA(y2 >> 8);
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	0a1b      	lsrs	r3, r3, #8
 8001640:	b2db      	uxtb	r3, r3
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff ffa6 	bl	8001594 <LCD_DATA>
	LCD_DATA(y2);
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	b2db      	uxtb	r3, r3
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff ffa1 	bl	8001594 <LCD_DATA>
	LCD_CMD(0x2c); // Write_memory_start
 8001652:	202c      	movs	r0, #44	@ 0x2c
 8001654:	f7ff ff78 	bl	8001548 <LCD_CMD>
}
 8001658:	bf00      	nop
 800165a:	3710      	adds	r7, #16
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <LCD_Clear>:
//***************************************************************************************************************************************
// Funcin para borrar la pantalla - parmetros (color)
//***************************************************************************************************************************************
void LCD_Clear(unsigned int c) {
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
	unsigned int x, y;
	LCD_CMD(0x02c); // write_memory_start
 8001668:	202c      	movs	r0, #44	@ 0x2c
 800166a:	f7ff ff6d 	bl	8001548 <LCD_CMD>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 800166e:	2201      	movs	r2, #1
 8001670:	2110      	movs	r1, #16
 8001672:	481b      	ldr	r0, [pc, #108]	@ (80016e0 <LCD_Clear+0x80>)
 8001674:	f002 fd9e 	bl	80041b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8001678:	2200      	movs	r2, #0
 800167a:	2101      	movs	r1, #1
 800167c:	4819      	ldr	r0, [pc, #100]	@ (80016e4 <LCD_Clear+0x84>)
 800167e:	f002 fd99 	bl	80041b4 <HAL_GPIO_WritePin>
	SetWindows(0, 0, 319, 239); // 479, 319);
 8001682:	23ef      	movs	r3, #239	@ 0xef
 8001684:	f240 123f 	movw	r2, #319	@ 0x13f
 8001688:	2100      	movs	r1, #0
 800168a:	2000      	movs	r0, #0
 800168c:	f7ff ffa8 	bl	80015e0 <SetWindows>
	for (x = 0; x < 320; x++)
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	e016      	b.n	80016c4 <LCD_Clear+0x64>
		for (y = 0; y < 240; y++) {
 8001696:	2300      	movs	r3, #0
 8001698:	60bb      	str	r3, [r7, #8]
 800169a:	e00d      	b.n	80016b8 <LCD_Clear+0x58>
			LCD_DATA(c >> 8);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	0a1b      	lsrs	r3, r3, #8
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff ff76 	bl	8001594 <LCD_DATA>
			LCD_DATA(c);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff ff71 	bl	8001594 <LCD_DATA>
		for (y = 0; y < 240; y++) {
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	3301      	adds	r3, #1
 80016b6:	60bb      	str	r3, [r7, #8]
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	2bef      	cmp	r3, #239	@ 0xef
 80016bc:	d9ee      	bls.n	800169c <LCD_Clear+0x3c>
	for (x = 0; x < 320; x++)
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	3301      	adds	r3, #1
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80016ca:	d3e4      	bcc.n	8001696 <LCD_Clear+0x36>
		}
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80016cc:	2201      	movs	r2, #1
 80016ce:	2101      	movs	r1, #1
 80016d0:	4804      	ldr	r0, [pc, #16]	@ (80016e4 <LCD_Clear+0x84>)
 80016d2:	f002 fd6f 	bl	80041b4 <HAL_GPIO_WritePin>
}
 80016d6:	bf00      	nop
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40020000 	.word	0x40020000
 80016e4:	40020400 	.word	0x40020400

080016e8 <LCD_Bitmap>:
}
//***************************************************************************************************************************************
// Funcin para dibujar una imagen a partir de un arreglo de colores (Bitmap) Formato (Color 16bit R 5bits G 6bits B 5bits)
//***************************************************************************************************************************************
void LCD_Bitmap(unsigned int x, unsigned int y, unsigned int width,
		unsigned int height, unsigned char bitmap[]) {
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08a      	sub	sp, #40	@ 0x28
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
 80016f4:	603b      	str	r3, [r7, #0]
	LCD_CMD(0x02c); // write_memory_start
 80016f6:	202c      	movs	r0, #44	@ 0x2c
 80016f8:	f7ff ff26 	bl	8001548 <LCD_CMD>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 80016fc:	2201      	movs	r2, #1
 80016fe:	2110      	movs	r1, #16
 8001700:	4824      	ldr	r0, [pc, #144]	@ (8001794 <LCD_Bitmap+0xac>)
 8001702:	f002 fd57 	bl	80041b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8001706:	2200      	movs	r2, #0
 8001708:	2101      	movs	r1, #1
 800170a:	4823      	ldr	r0, [pc, #140]	@ (8001798 <LCD_Bitmap+0xb0>)
 800170c:	f002 fd52 	bl	80041b4 <HAL_GPIO_WritePin>

	unsigned int x2, y2;
	x2 = x + width;
 8001710:	68fa      	ldr	r2, [r7, #12]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4413      	add	r3, r2
 8001716:	61bb      	str	r3, [r7, #24]
	y2 = y + height;
 8001718:	68ba      	ldr	r2, [r7, #8]
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	4413      	add	r3, r2
 800171e:	617b      	str	r3, [r7, #20]
	SetWindows(x, y, x2 - 1, y2 - 1);
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	1e5a      	subs	r2, r3, #1
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	3b01      	subs	r3, #1
 8001728:	68b9      	ldr	r1, [r7, #8]
 800172a:	68f8      	ldr	r0, [r7, #12]
 800172c:	f7ff ff58 	bl	80015e0 <SetWindows>
	unsigned int k = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	627b      	str	r3, [r7, #36]	@ 0x24

	for (int i = 0; i < width; i++) {
 8001734:	2300      	movs	r3, #0
 8001736:	623b      	str	r3, [r7, #32]
 8001738:	e01e      	b.n	8001778 <LCD_Bitmap+0x90>
		for (int j = 0; j < height; j++) {
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
 800173e:	e014      	b.n	800176a <LCD_Bitmap+0x82>
			LCD_DATA(bitmap[k]);
 8001740:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001744:	4413      	add	r3, r2
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff ff23 	bl	8001594 <LCD_DATA>
			LCD_DATA(bitmap[k + 1]);
 800174e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001750:	3301      	adds	r3, #1
 8001752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001754:	4413      	add	r3, r2
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ff1b 	bl	8001594 <LCD_DATA>
			//LCD_DATA(bitmap[k]);
			k = k + 2;
 800175e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001760:	3302      	adds	r3, #2
 8001762:	627b      	str	r3, [r7, #36]	@ 0x24
		for (int j = 0; j < height; j++) {
 8001764:	69fb      	ldr	r3, [r7, #28]
 8001766:	3301      	adds	r3, #1
 8001768:	61fb      	str	r3, [r7, #28]
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	429a      	cmp	r2, r3
 8001770:	d8e6      	bhi.n	8001740 <LCD_Bitmap+0x58>
	for (int i = 0; i < width; i++) {
 8001772:	6a3b      	ldr	r3, [r7, #32]
 8001774:	3301      	adds	r3, #1
 8001776:	623b      	str	r3, [r7, #32]
 8001778:	6a3b      	ldr	r3, [r7, #32]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	429a      	cmp	r2, r3
 800177e:	d8dc      	bhi.n	800173a <LCD_Bitmap+0x52>
		}
	}
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8001780:	2201      	movs	r2, #1
 8001782:	2101      	movs	r1, #1
 8001784:	4804      	ldr	r0, [pc, #16]	@ (8001798 <LCD_Bitmap+0xb0>)
 8001786:	f002 fd15 	bl	80041b4 <HAL_GPIO_WritePin>
}
 800178a:	bf00      	nop
 800178c:	3728      	adds	r7, #40	@ 0x28
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40020000 	.word	0x40020000
 8001798:	40020400 	.word	0x40020400

0800179c <LCD_Sprite>:
//***************************************************************************************************************************************
// Funcin para dibujar una imagen sprite - los parmetros columns = nmero de imagenes en el sprite, index = cual desplegar, flip = darle vuelta
//***************************************************************************************************************************************
void LCD_Sprite(int x, int y, int width, int height, unsigned char bitmap[],
		int columns, int index, char flip, char offset) {
 800179c:	b580      	push	{r7, lr}
 800179e:	b08c      	sub	sp, #48	@ 0x30
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
 80017a6:	607a      	str	r2, [r7, #4]
 80017a8:	603b      	str	r3, [r7, #0]
	LCD_CMD(0x02c); // write_memory_start
 80017aa:	202c      	movs	r0, #44	@ 0x2c
 80017ac:	f7ff fecc 	bl	8001548 <LCD_CMD>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 80017b0:	2201      	movs	r2, #1
 80017b2:	2110      	movs	r1, #16
 80017b4:	484d      	ldr	r0, [pc, #308]	@ (80018ec <LCD_Sprite+0x150>)
 80017b6:	f002 fcfd 	bl	80041b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80017ba:	2200      	movs	r2, #0
 80017bc:	2101      	movs	r1, #1
 80017be:	484c      	ldr	r0, [pc, #304]	@ (80018f0 <LCD_Sprite+0x154>)
 80017c0:	f002 fcf8 	bl	80041b4 <HAL_GPIO_WritePin>

	unsigned int x2, y2;
	x2 = x + width;
 80017c4:	68fa      	ldr	r2, [r7, #12]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4413      	add	r3, r2
 80017ca:	61bb      	str	r3, [r7, #24]
	y2 = y + height;
 80017cc:	68ba      	ldr	r2, [r7, #8]
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	4413      	add	r3, r2
 80017d2:	617b      	str	r3, [r7, #20]
	SetWindows(x, y, x2 - 1, y2 - 1);
 80017d4:	68f8      	ldr	r0, [r7, #12]
 80017d6:	68b9      	ldr	r1, [r7, #8]
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	1e5a      	subs	r2, r3, #1
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	3b01      	subs	r3, #1
 80017e0:	f7ff fefe 	bl	80015e0 <SetWindows>
	int k = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int ancho = ((width * columns));
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80017ec:	fb02 f303 	mul.w	r3, r2, r3
 80017f0:	613b      	str	r3, [r7, #16]
	if (flip) {
 80017f2:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d03a      	beq.n	8001870 <LCD_Sprite+0xd4>
		for (int j = 0; j < height; j++) {
 80017fa:	2300      	movs	r3, #0
 80017fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017fe:	e032      	b.n	8001866 <LCD_Sprite+0xca>
			k = (j * (ancho) + index * width - 1 - offset) * 2;
 8001800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	fb03 f202 	mul.w	r2, r3, r2
 8001808:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800180a:	6879      	ldr	r1, [r7, #4]
 800180c:	fb01 f303 	mul.w	r3, r1, r3
 8001810:	4413      	add	r3, r2
 8001812:	1e5a      	subs	r2, r3, #1
 8001814:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			k = k + width * 2;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001824:	4413      	add	r3, r2
 8001826:	62fb      	str	r3, [r7, #44]	@ 0x2c
			for (int i = 0; i < width; i++) {
 8001828:	2300      	movs	r3, #0
 800182a:	627b      	str	r3, [r7, #36]	@ 0x24
 800182c:	e014      	b.n	8001858 <LCD_Sprite+0xbc>
				LCD_DATA(bitmap[k]);
 800182e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001830:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001832:	4413      	add	r3, r2
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff feac 	bl	8001594 <LCD_DATA>
				LCD_DATA(bitmap[k + 1]);
 800183c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800183e:	3301      	adds	r3, #1
 8001840:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001842:	4413      	add	r3, r2
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff fea4 	bl	8001594 <LCD_DATA>
				k = k - 2;
 800184c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800184e:	3b02      	subs	r3, #2
 8001850:	62fb      	str	r3, [r7, #44]	@ 0x2c
			for (int i = 0; i < width; i++) {
 8001852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001854:	3301      	adds	r3, #1
 8001856:	627b      	str	r3, [r7, #36]	@ 0x24
 8001858:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	429a      	cmp	r2, r3
 800185e:	dbe6      	blt.n	800182e <LCD_Sprite+0x92>
		for (int j = 0; j < height; j++) {
 8001860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001862:	3301      	adds	r3, #1
 8001864:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001866:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	429a      	cmp	r2, r3
 800186c:	dbc8      	blt.n	8001800 <LCD_Sprite+0x64>
 800186e:	e034      	b.n	80018da <LCD_Sprite+0x13e>
			}
		}
	} else {
		for (int j = 0; j < height; j++) {
 8001870:	2300      	movs	r3, #0
 8001872:	623b      	str	r3, [r7, #32]
 8001874:	e02d      	b.n	80018d2 <LCD_Sprite+0x136>
			k = (j * (ancho) + index * width + 1 + offset) * 2;
 8001876:	6a3b      	ldr	r3, [r7, #32]
 8001878:	693a      	ldr	r2, [r7, #16]
 800187a:	fb03 f202 	mul.w	r2, r3, r2
 800187e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001880:	6879      	ldr	r1, [r7, #4]
 8001882:	fb01 f303 	mul.w	r3, r1, r3
 8001886:	4413      	add	r3, r2
 8001888:	1c5a      	adds	r2, r3, #1
 800188a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800188e:	4413      	add	r3, r2
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	62fb      	str	r3, [r7, #44]	@ 0x2c
			for (int i = 0; i < width; i++) {
 8001894:	2300      	movs	r3, #0
 8001896:	61fb      	str	r3, [r7, #28]
 8001898:	e014      	b.n	80018c4 <LCD_Sprite+0x128>
				LCD_DATA(bitmap[k]);
 800189a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800189c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800189e:	4413      	add	r3, r2
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fe76 	bl	8001594 <LCD_DATA>
				LCD_DATA(bitmap[k + 1]);
 80018a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018aa:	3301      	adds	r3, #1
 80018ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80018ae:	4413      	add	r3, r2
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7ff fe6e 	bl	8001594 <LCD_DATA>
				k = k + 2;
 80018b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ba:	3302      	adds	r3, #2
 80018bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			for (int i = 0; i < width; i++) {
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	3301      	adds	r3, #1
 80018c2:	61fb      	str	r3, [r7, #28]
 80018c4:	69fa      	ldr	r2, [r7, #28]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	dbe6      	blt.n	800189a <LCD_Sprite+0xfe>
		for (int j = 0; j < height; j++) {
 80018cc:	6a3b      	ldr	r3, [r7, #32]
 80018ce:	3301      	adds	r3, #1
 80018d0:	623b      	str	r3, [r7, #32]
 80018d2:	6a3a      	ldr	r2, [r7, #32]
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	429a      	cmp	r2, r3
 80018d8:	dbcd      	blt.n	8001876 <LCD_Sprite+0xda>
			}
		}

	}
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80018da:	2201      	movs	r2, #1
 80018dc:	2101      	movs	r1, #1
 80018de:	4804      	ldr	r0, [pc, #16]	@ (80018f0 <LCD_Sprite+0x154>)
 80018e0:	f002 fc68 	bl	80041b4 <HAL_GPIO_WritePin>
}
 80018e4:	bf00      	nop
 80018e6:	3730      	adds	r7, #48	@ 0x30
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40020000 	.word	0x40020000
 80018f0:	40020400 	.word	0x40020400

080018f4 <UART_Print>:
  * @brief  Funcin auxiliar para imprimir por UART con formato
  * @param  format: String con formato printf
  * @retval None
  */
void UART_Print(const char* format, ...)
{
 80018f4:	b40f      	push	{r0, r1, r2, r3}
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b082      	sub	sp, #8
 80018fa:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, format);
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	607b      	str	r3, [r7, #4]
    vsnprintf(uart_buffer, sizeof(uart_buffer), format, args);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	21c8      	movs	r1, #200	@ 0xc8
 8001908:	480a      	ldr	r0, [pc, #40]	@ (8001934 <UART_Print+0x40>)
 800190a:	f007 fb69 	bl	8008fe0 <vsniprintf>
    va_end(args);
    HAL_UART_Transmit(&huart2, (uint8_t*)uart_buffer, strlen(uart_buffer), 1000);
 800190e:	4809      	ldr	r0, [pc, #36]	@ (8001934 <UART_Print+0x40>)
 8001910:	f7fe fc7e 	bl	8000210 <strlen>
 8001914:	4603      	mov	r3, r0
 8001916:	b29a      	uxth	r2, r3
 8001918:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800191c:	4905      	ldr	r1, [pc, #20]	@ (8001934 <UART_Print+0x40>)
 800191e:	4806      	ldr	r0, [pc, #24]	@ (8001938 <UART_Print+0x44>)
 8001920:	f006 ff74 	bl	800880c <HAL_UART_Transmit>
}
 8001924:	bf00      	nop
 8001926:	3708      	adds	r7, #8
 8001928:	46bd      	mov	sp, r7
 800192a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800192e:	b004      	add	sp, #16
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	20015154 	.word	0x20015154
 8001938:	200150f8 	.word	0x200150f8

0800193c <Read_ADC_Channel>:
  * @brief  Lee un canal especfico del ADC
  * @param  channel: Canal ADC a leer
  * @retval Valor ADC ledo
  */
uint32_t Read_ADC_Channel(uint32_t channel)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b088      	sub	sp, #32
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001944:	f107 030c 	add.w	r3, r7, #12
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]

    sConfig.Channel = channel;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 8001956:	2301      	movs	r3, #1
 8001958:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800195e:	f107 030c 	add.w	r3, r7, #12
 8001962:	4619      	mov	r1, r3
 8001964:	480d      	ldr	r0, [pc, #52]	@ (800199c <Read_ADC_Channel+0x60>)
 8001966:	f001 fbb1 	bl	80030cc <HAL_ADC_ConfigChannel>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <Read_ADC_Channel+0x38>
    {
        Error_Handler();
 8001970:	f000 fe46 	bl	8002600 <Error_Handler>
    }

    HAL_ADC_Start(&hadc2);
 8001974:	4809      	ldr	r0, [pc, #36]	@ (800199c <Read_ADC_Channel+0x60>)
 8001976:	f001 fa0b 	bl	8002d90 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 800197a:	f04f 31ff 	mov.w	r1, #4294967295
 800197e:	4807      	ldr	r0, [pc, #28]	@ (800199c <Read_ADC_Channel+0x60>)
 8001980:	f001 fb0b 	bl	8002f9a <HAL_ADC_PollForConversion>
    uint32_t adc_value = HAL_ADC_GetValue(&hadc2);
 8001984:	4805      	ldr	r0, [pc, #20]	@ (800199c <Read_ADC_Channel+0x60>)
 8001986:	f001 fb93 	bl	80030b0 <HAL_ADC_GetValue>
 800198a:	61f8      	str	r0, [r7, #28]
    HAL_ADC_Stop(&hadc2);
 800198c:	4803      	ldr	r0, [pc, #12]	@ (800199c <Read_ADC_Channel+0x60>)
 800198e:	f001 fad1 	bl	8002f34 <HAL_ADC_Stop>

    return adc_value;
 8001992:	69fb      	ldr	r3, [r7, #28]
}
 8001994:	4618      	mov	r0, r3
 8001996:	3720      	adds	r7, #32
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20014f5c 	.word	0x20014f5c

080019a0 <Read_LDR_Sensors>:
  * @brief  Lee todos los sensores LDR
  * @param  None
  * @retval None
  */
void Read_LDR_Sensors(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
    for(int i = 0; i < ADC_CHANNELS; i++)
 80019a6:	2300      	movs	r3, #0
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	e00e      	b.n	80019ca <Read_LDR_Sensors+0x2a>
    {
        adc_values[i] = Read_ADC_Channel(adc_channels[i]);
 80019ac:	4a0b      	ldr	r2, [pc, #44]	@ (80019dc <Read_LDR_Sensors+0x3c>)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff ffc1 	bl	800193c <Read_ADC_Channel>
 80019ba:	4602      	mov	r2, r0
 80019bc:	4908      	ldr	r1, [pc, #32]	@ (80019e0 <Read_LDR_Sensors+0x40>)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(int i = 0; i < ADC_CHANNELS; i++)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	3301      	adds	r3, #1
 80019c8:	607b      	str	r3, [r7, #4]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2b03      	cmp	r3, #3
 80019ce:	dded      	ble.n	80019ac <Read_LDR_Sensors+0xc>
    }
}
 80019d0:	bf00      	nop
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	20014d88 	.word	0x20014d88
 80019e0:	20015140 	.word	0x20015140

080019e4 <Update_Parking_Status>:
  * @brief  Actualiza el estado de los espacios de parqueo basado en las LDR
  * @param  None
  * @retval None
  */
void Update_Parking_Status(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
    for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 80019ea:	2300      	movs	r3, #0
 80019ec:	607b      	str	r3, [r7, #4]
 80019ee:	e014      	b.n	8001a1a <Update_Parking_Status+0x36>
    {
        // Si el valor ADC es menor al umbral, hay un carro (LDR recibe menos luz)
        if(adc_values[i] < LDR_THRESHOLD)
 80019f0:	4a0f      	ldr	r2, [pc, #60]	@ (8001a30 <Update_Parking_Status+0x4c>)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80019fc:	d205      	bcs.n	8001a0a <Update_Parking_Status+0x26>
        {
            parking_status[i] = 1;  // Ocupado
 80019fe:	4a0d      	ldr	r2, [pc, #52]	@ (8001a34 <Update_Parking_Status+0x50>)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4413      	add	r3, r2
 8001a04:	2201      	movs	r2, #1
 8001a06:	701a      	strb	r2, [r3, #0]
 8001a08:	e004      	b.n	8001a14 <Update_Parking_Status+0x30>
        }
        else
        {
            parking_status[i] = 0;  // Libre
 8001a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a34 <Update_Parking_Status+0x50>)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4413      	add	r3, r2
 8001a10:	2200      	movs	r2, #0
 8001a12:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	3301      	adds	r3, #1
 8001a18:	607b      	str	r3, [r7, #4]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b03      	cmp	r3, #3
 8001a1e:	dde7      	ble.n	80019f0 <Update_Parking_Status+0xc>
        }
    }
}
 8001a20:	bf00      	nop
 8001a22:	bf00      	nop
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	20015140 	.word	0x20015140
 8001a34:	20015150 	.word	0x20015150

08001a38 <Update_Neopixels>:
  * @brief  Actualiza los Neopixels segn el estado de cada parqueo
  * @param  None
  * @retval None
  */
void Update_Neopixels(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
    for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001a3e:	2300      	movs	r3, #0
 8001a40:	607b      	str	r3, [r7, #4]
 8001a42:	e017      	b.n	8001a74 <Update_Neopixels+0x3c>
    {
        if(parking_status[i] == 0)  // Libre
 8001a44:	4a10      	ldr	r2, [pc, #64]	@ (8001a88 <Update_Neopixels+0x50>)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4413      	add	r3, r2
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d107      	bne.n	8001a60 <Update_Neopixels+0x28>
        {
            setPixelColor(i, COLOR_GREEN_R, COLOR_GREEN_G, COLOR_GREEN_B);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	b298      	uxth	r0, r3
 8001a54:	2300      	movs	r3, #0
 8001a56:	22ff      	movs	r2, #255	@ 0xff
 8001a58:	2100      	movs	r1, #0
 8001a5a:	f7ff fa83 	bl	8000f64 <setPixelColor>
 8001a5e:	e006      	b.n	8001a6e <Update_Neopixels+0x36>
        }
        else  // Ocupado
        {
            setPixelColor(i, COLOR_RED_R, COLOR_RED_G, COLOR_RED_B);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	b298      	uxth	r0, r3
 8001a64:	2300      	movs	r3, #0
 8001a66:	2200      	movs	r2, #0
 8001a68:	21ff      	movs	r1, #255	@ 0xff
 8001a6a:	f7ff fa7b 	bl	8000f64 <setPixelColor>
    for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	3301      	adds	r3, #1
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2b03      	cmp	r3, #3
 8001a78:	dde4      	ble.n	8001a44 <Update_Neopixels+0xc>
        }
    }
    pixelShow();  // Actualizar los LEDs
 8001a7a:	f7ff faf3 	bl	8001064 <pixelShow>
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20015150 	.word	0x20015150

08001a8c <Update_LCD_Parking_Display>:
  *         Espacios de la parte alta (controlados por esta Nucleo)
  * @param  None
  * @retval None
  */
void Update_LCD_Parking_Display(void)
{
 8001a8c:	b590      	push	{r4, r7, lr}
 8001a8e:	b08d      	sub	sp, #52	@ 0x34
 8001a90:	af06      	add	r7, sp, #24
    // Coordenadas X de cada espacio de parqueo (parte alta)
    uint16_t parking_x_positions[NUM_PARKING_SPOTS] = {58, 90, 122, 154};
 8001a92:	4a44      	ldr	r2, [pc, #272]	@ (8001ba4 <Update_LCD_Parking_Display+0x118>)
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a9a:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t parking_y = 165;  // Coordenada Y para la parte alta
 8001a9e:	23a5      	movs	r3, #165	@ 0xa5
 8001aa0:	827b      	strh	r3, [r7, #18]
    uint16_t parking_width = 29;
 8001aa2:	231d      	movs	r3, #29
 8001aa4:	823b      	strh	r3, [r7, #16]
    uint16_t parking_height = 56;
 8001aa6:	2338      	movs	r3, #56	@ 0x38
 8001aa8:	81fb      	strh	r3, [r7, #14]

    // Actualizar cada espacio de parqueo
    for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001aaa:	2300      	movs	r3, #0
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	e071      	b.n	8001b94 <Update_LCD_Parking_Display+0x108>
    {
        if(parking_status[i] == 0)  // Libre - mostrar carretera (index 1)
 8001ab0:	4a3d      	ldr	r2, [pc, #244]	@ (8001ba8 <Update_LCD_Parking_Display+0x11c>)
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d134      	bne.n	8001b26 <Update_LCD_Parking_Display+0x9a>
        {
            // Alternar entre sprites para variedad visual
            if(i % 2 == 0)
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d117      	bne.n	8001af6 <Update_LCD_Parking_Display+0x6a>
            {
                LCD_Sprite(parking_x_positions[i], parking_y, parking_width, parking_height,
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	3318      	adds	r3, #24
 8001acc:	443b      	add	r3, r7
 8001ace:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001ad2:	461c      	mov	r4, r3
 8001ad4:	8a79      	ldrh	r1, [r7, #18]
 8001ad6:	8a3a      	ldrh	r2, [r7, #16]
 8001ad8:	89fb      	ldrh	r3, [r7, #14]
 8001ada:	2000      	movs	r0, #0
 8001adc:	9004      	str	r0, [sp, #16]
 8001ade:	2000      	movs	r0, #0
 8001ae0:	9003      	str	r0, [sp, #12]
 8001ae2:	2001      	movs	r0, #1
 8001ae4:	9002      	str	r0, [sp, #8]
 8001ae6:	2002      	movs	r0, #2
 8001ae8:	9001      	str	r0, [sp, #4]
 8001aea:	4830      	ldr	r0, [pc, #192]	@ (8001bac <Update_LCD_Parking_Display+0x120>)
 8001aec:	9000      	str	r0, [sp, #0]
 8001aee:	4620      	mov	r0, r4
 8001af0:	f7ff fe54 	bl	800179c <LCD_Sprite>
 8001af4:	e04b      	b.n	8001b8e <Update_LCD_Parking_Display+0x102>
                          carro_blancoSprite, 2, 1, 0, 0);
            }
            else
            {
                LCD_Sprite(parking_x_positions[i], parking_y, parking_width, parking_height,
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	3318      	adds	r3, #24
 8001afc:	443b      	add	r3, r7
 8001afe:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001b02:	461c      	mov	r4, r3
 8001b04:	8a79      	ldrh	r1, [r7, #18]
 8001b06:	8a3a      	ldrh	r2, [r7, #16]
 8001b08:	89fb      	ldrh	r3, [r7, #14]
 8001b0a:	2000      	movs	r0, #0
 8001b0c:	9004      	str	r0, [sp, #16]
 8001b0e:	2000      	movs	r0, #0
 8001b10:	9003      	str	r0, [sp, #12]
 8001b12:	2001      	movs	r0, #1
 8001b14:	9002      	str	r0, [sp, #8]
 8001b16:	2002      	movs	r0, #2
 8001b18:	9001      	str	r0, [sp, #4]
 8001b1a:	4825      	ldr	r0, [pc, #148]	@ (8001bb0 <Update_LCD_Parking_Display+0x124>)
 8001b1c:	9000      	str	r0, [sp, #0]
 8001b1e:	4620      	mov	r0, r4
 8001b20:	f7ff fe3c 	bl	800179c <LCD_Sprite>
 8001b24:	e033      	b.n	8001b8e <Update_LCD_Parking_Display+0x102>
            }
        }
        else  // Ocupado - mostrar carro (index 0)
        {
            // Alternar entre sprites para variedad visual
            if(i % 2 == 0)
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d117      	bne.n	8001b60 <Update_LCD_Parking_Display+0xd4>
            {
                LCD_Sprite(parking_x_positions[i], parking_y, parking_width, parking_height,
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	3318      	adds	r3, #24
 8001b36:	443b      	add	r3, r7
 8001b38:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001b3c:	461c      	mov	r4, r3
 8001b3e:	8a79      	ldrh	r1, [r7, #18]
 8001b40:	8a3a      	ldrh	r2, [r7, #16]
 8001b42:	89fb      	ldrh	r3, [r7, #14]
 8001b44:	2000      	movs	r0, #0
 8001b46:	9004      	str	r0, [sp, #16]
 8001b48:	2000      	movs	r0, #0
 8001b4a:	9003      	str	r0, [sp, #12]
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	9002      	str	r0, [sp, #8]
 8001b50:	2002      	movs	r0, #2
 8001b52:	9001      	str	r0, [sp, #4]
 8001b54:	4815      	ldr	r0, [pc, #84]	@ (8001bac <Update_LCD_Parking_Display+0x120>)
 8001b56:	9000      	str	r0, [sp, #0]
 8001b58:	4620      	mov	r0, r4
 8001b5a:	f7ff fe1f 	bl	800179c <LCD_Sprite>
 8001b5e:	e016      	b.n	8001b8e <Update_LCD_Parking_Display+0x102>
                          carro_blancoSprite, 2, 0, 0, 0);
            }
            else
            {
                LCD_Sprite(parking_x_positions[i], parking_y, parking_width, parking_height,
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	3318      	adds	r3, #24
 8001b66:	443b      	add	r3, r7
 8001b68:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001b6c:	461c      	mov	r4, r3
 8001b6e:	8a79      	ldrh	r1, [r7, #18]
 8001b70:	8a3a      	ldrh	r2, [r7, #16]
 8001b72:	89fb      	ldrh	r3, [r7, #14]
 8001b74:	2000      	movs	r0, #0
 8001b76:	9004      	str	r0, [sp, #16]
 8001b78:	2000      	movs	r0, #0
 8001b7a:	9003      	str	r0, [sp, #12]
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	9002      	str	r0, [sp, #8]
 8001b80:	2002      	movs	r0, #2
 8001b82:	9001      	str	r0, [sp, #4]
 8001b84:	480a      	ldr	r0, [pc, #40]	@ (8001bb0 <Update_LCD_Parking_Display+0x124>)
 8001b86:	9000      	str	r0, [sp, #0]
 8001b88:	4620      	mov	r0, r4
 8001b8a:	f7ff fe07 	bl	800179c <LCD_Sprite>
    for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	3301      	adds	r3, #1
 8001b92:	617b      	str	r3, [r7, #20]
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	2b03      	cmp	r3, #3
 8001b98:	dd8a      	ble.n	8001ab0 <Update_LCD_Parking_Display+0x24>
                          carro_negroSprite, 2, 0, 0, 0);
            }
        }
    }
}
 8001b9a:	bf00      	nop
 8001b9c:	bf00      	nop
 8001b9e:	371c      	adds	r7, #28
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd90      	pop	{r4, r7, pc}
 8001ba4:	0800a7d0 	.word	0x0800a7d0
 8001ba8:	20015150 	.word	0x20015150
 8001bac:	20000000 	.word	0x20000000
 8001bb0:	20001960 	.word	0x20001960

08001bb4 <Update_LCD_Available_Counter>:
  * @brief  Actualiza el display de 7 segmentos con el nmero de espacios disponibles
  * @param  None
  * @retval None
  */
void Update_LCD_Available_Counter(void)
{
 8001bb4:	b590      	push	{r4, r7, lr}
 8001bb6:	b08b      	sub	sp, #44	@ 0x2c
 8001bb8:	af06      	add	r7, sp, #24
    // Contar espacios disponibles (libres) de esta Nucleo
    int available_count = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
 8001bc2:	e00b      	b.n	8001bdc <Update_LCD_Available_Counter+0x28>
    {
        if(parking_status[i] == 0)  // Libre
 8001bc4:	4a16      	ldr	r2, [pc, #88]	@ (8001c20 <Update_LCD_Available_Counter+0x6c>)
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	4413      	add	r3, r2
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d102      	bne.n	8001bd6 <Update_LCD_Available_Counter+0x22>
        {
            available_count++;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	60bb      	str	r3, [r7, #8]
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	2b03      	cmp	r3, #3
 8001be0:	ddf0      	ble.n	8001bc4 <Update_LCD_Available_Counter+0x10>
        }
    }

    // Coordenadas del display de 7 segmentos
    uint16_t display_x = 258;
 8001be2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001be6:	80fb      	strh	r3, [r7, #6]
    uint16_t display_y = 83;
 8001be8:	2353      	movs	r3, #83	@ 0x53
 8001bea:	80bb      	strh	r3, [r7, #4]
    uint16_t display_width = 44;
 8001bec:	232c      	movs	r3, #44	@ 0x2c
 8001bee:	807b      	strh	r3, [r7, #2]
    uint16_t display_height = 75;
 8001bf0:	234b      	movs	r3, #75	@ 0x4b
 8001bf2:	803b      	strh	r3, [r7, #0]

    // Actualizar display con el nmero de espacios disponibles
    // El sprite tiene 9 columnas (dgitos 0-8)
    LCD_Sprite(display_x, display_y, display_width, display_height,
 8001bf4:	88f8      	ldrh	r0, [r7, #6]
 8001bf6:	88b9      	ldrh	r1, [r7, #4]
 8001bf8:	887a      	ldrh	r2, [r7, #2]
 8001bfa:	883c      	ldrh	r4, [r7, #0]
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	9304      	str	r3, [sp, #16]
 8001c00:	2300      	movs	r3, #0
 8001c02:	9303      	str	r3, [sp, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	9302      	str	r3, [sp, #8]
 8001c08:	2309      	movs	r3, #9
 8001c0a:	9301      	str	r3, [sp, #4]
 8001c0c:	4b05      	ldr	r3, [pc, #20]	@ (8001c24 <Update_LCD_Available_Counter+0x70>)
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	4623      	mov	r3, r4
 8001c12:	f7ff fdc3 	bl	800179c <LCD_Sprite>
              display, 9, available_count, 0, 0);
}
 8001c16:	bf00      	nop
 8001c18:	3714      	adds	r7, #20
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd90      	pop	{r4, r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	20015150 	.word	0x20015150
 8001c24:	20006580 	.word	0x20006580

08001c28 <Debug_Print_Status>:
  * @brief  Imprime el estado del sistema por UART para debugging
  * @param  None
  * @retval None
  */
void Debug_Print_Status(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af02      	add	r7, sp, #8
    // Ttulo
    UART_Print("\r\n===== ESTADO DEL PARQUEO =====\r\n");
 8001c2e:	4837      	ldr	r0, [pc, #220]	@ (8001d0c <Debug_Print_Status+0xe4>)
 8001c30:	f7ff fe60 	bl	80018f4 <UART_Print>

    // Valores ADC de cada sensor
    UART_Print("Valores ADC (Umbral=%d):\r\n", LDR_THRESHOLD);
 8001c34:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001c38:	4835      	ldr	r0, [pc, #212]	@ (8001d10 <Debug_Print_Status+0xe8>)
 8001c3a:	f7ff fe5b 	bl	80018f4 <UART_Print>

    for(int i = 0; i < ADC_CHANNELS; i++)
 8001c3e:	2300      	movs	r3, #0
 8001c40:	60fb      	str	r3, [r7, #12]
 8001c42:	e018      	b.n	8001c76 <Debug_Print_Status+0x4e>
    {
        UART_Print("  LDR[%d] (PC%d): %4lu %s\r\n",
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	1c9a      	adds	r2, r3, #2
 8001c48:	4932      	ldr	r1, [pc, #200]	@ (8001d14 <Debug_Print_Status+0xec>)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
                i, i+2, adc_values[i],
                (adc_values[i] < LDR_THRESHOLD) ? "[OCUPADO]" : "[LIBRE]");
 8001c50:	4830      	ldr	r0, [pc, #192]	@ (8001d14 <Debug_Print_Status+0xec>)
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        UART_Print("  LDR[%d] (PC%d): %4lu %s\r\n",
 8001c58:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001c5c:	d201      	bcs.n	8001c62 <Debug_Print_Status+0x3a>
 8001c5e:	4b2e      	ldr	r3, [pc, #184]	@ (8001d18 <Debug_Print_Status+0xf0>)
 8001c60:	e000      	b.n	8001c64 <Debug_Print_Status+0x3c>
 8001c62:	4b2e      	ldr	r3, [pc, #184]	@ (8001d1c <Debug_Print_Status+0xf4>)
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	460b      	mov	r3, r1
 8001c68:	68f9      	ldr	r1, [r7, #12]
 8001c6a:	482d      	ldr	r0, [pc, #180]	@ (8001d20 <Debug_Print_Status+0xf8>)
 8001c6c:	f7ff fe42 	bl	80018f4 <UART_Print>
    for(int i = 0; i < ADC_CHANNELS; i++)
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	3301      	adds	r3, #1
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	2b03      	cmp	r3, #3
 8001c7a:	dde3      	ble.n	8001c44 <Debug_Print_Status+0x1c>
    }

    // Estado de cada espacio
    UART_Print("\nEstado de Parqueos:\r\n");
 8001c7c:	4829      	ldr	r0, [pc, #164]	@ (8001d24 <Debug_Print_Status+0xfc>)
 8001c7e:	f7ff fe39 	bl	80018f4 <UART_Print>

    for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001c82:	2300      	movs	r3, #0
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	e019      	b.n	8001cbc <Debug_Print_Status+0x94>
    {
        UART_Print("  Espacio %d: %s (LED: %s)\r\n",
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	1c59      	adds	r1, r3, #1
                i+1,
                parking_status[i] ? "OCUPADO" : "LIBRE",
 8001c8c:	4a26      	ldr	r2, [pc, #152]	@ (8001d28 <Debug_Print_Status+0x100>)
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	4413      	add	r3, r2
 8001c92:	781b      	ldrb	r3, [r3, #0]
        UART_Print("  Espacio %d: %s (LED: %s)\r\n",
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <Debug_Print_Status+0x74>
 8001c98:	4a24      	ldr	r2, [pc, #144]	@ (8001d2c <Debug_Print_Status+0x104>)
 8001c9a:	e000      	b.n	8001c9e <Debug_Print_Status+0x76>
 8001c9c:	4a24      	ldr	r2, [pc, #144]	@ (8001d30 <Debug_Print_Status+0x108>)
                parking_status[i] ? "ROJO" : "VERDE");
 8001c9e:	4822      	ldr	r0, [pc, #136]	@ (8001d28 <Debug_Print_Status+0x100>)
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	4403      	add	r3, r0
 8001ca4:	781b      	ldrb	r3, [r3, #0]
        UART_Print("  Espacio %d: %s (LED: %s)\r\n",
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <Debug_Print_Status+0x86>
 8001caa:	4b22      	ldr	r3, [pc, #136]	@ (8001d34 <Debug_Print_Status+0x10c>)
 8001cac:	e000      	b.n	8001cb0 <Debug_Print_Status+0x88>
 8001cae:	4b22      	ldr	r3, [pc, #136]	@ (8001d38 <Debug_Print_Status+0x110>)
 8001cb0:	4822      	ldr	r0, [pc, #136]	@ (8001d3c <Debug_Print_Status+0x114>)
 8001cb2:	f7ff fe1f 	bl	80018f4 <UART_Print>
    for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	60bb      	str	r3, [r7, #8]
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	2b03      	cmp	r3, #3
 8001cc0:	dde2      	ble.n	8001c88 <Debug_Print_Status+0x60>
    }

    // Conteo total
    int ocupados = 0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	607b      	str	r3, [r7, #4]
    for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	603b      	str	r3, [r7, #0]
 8001cca:	e00b      	b.n	8001ce4 <Debug_Print_Status+0xbc>
    {
        if(parking_status[i] == 1) ocupados++;
 8001ccc:	4a16      	ldr	r2, [pc, #88]	@ (8001d28 <Debug_Print_Status+0x100>)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d102      	bne.n	8001cde <Debug_Print_Status+0xb6>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	607b      	str	r3, [r7, #4]
    for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	603b      	str	r3, [r7, #0]
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	2b03      	cmp	r3, #3
 8001ce8:	ddf0      	ble.n	8001ccc <Debug_Print_Status+0xa4>
    }

    UART_Print("\nResumen: %d/%d ocupados, %d/%d libres\r\n",
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f1c3 0304 	rsb	r3, r3, #4
 8001cf0:	2204      	movs	r2, #4
 8001cf2:	9200      	str	r2, [sp, #0]
 8001cf4:	2204      	movs	r2, #4
 8001cf6:	6879      	ldr	r1, [r7, #4]
 8001cf8:	4811      	ldr	r0, [pc, #68]	@ (8001d40 <Debug_Print_Status+0x118>)
 8001cfa:	f7ff fdfb 	bl	80018f4 <UART_Print>
            ocupados, NUM_PARKING_SPOTS,
            NUM_PARKING_SPOTS - ocupados, NUM_PARKING_SPOTS);

    UART_Print("===============================\r\n\n");
 8001cfe:	4811      	ldr	r0, [pc, #68]	@ (8001d44 <Debug_Print_Status+0x11c>)
 8001d00:	f7ff fdf8 	bl	80018f4 <UART_Print>
}
 8001d04:	bf00      	nop
 8001d06:	3710      	adds	r7, #16
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	0800a7d8 	.word	0x0800a7d8
 8001d10:	0800a7fc 	.word	0x0800a7fc
 8001d14:	20015140 	.word	0x20015140
 8001d18:	0800a818 	.word	0x0800a818
 8001d1c:	0800a824 	.word	0x0800a824
 8001d20:	0800a82c 	.word	0x0800a82c
 8001d24:	0800a848 	.word	0x0800a848
 8001d28:	20015150 	.word	0x20015150
 8001d2c:	0800a860 	.word	0x0800a860
 8001d30:	0800a868 	.word	0x0800a868
 8001d34:	0800a870 	.word	0x0800a870
 8001d38:	0800a878 	.word	0x0800a878
 8001d3c:	0800a880 	.word	0x0800a880
 8001d40:	0800a8a0 	.word	0x0800a8a0
 8001d44:	0800a8cc 	.word	0x0800a8cc

08001d48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08e      	sub	sp, #56	@ 0x38
 8001d4c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d4e:	f000 ff45 	bl	8002bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d52:	f000 f9b1 	bl	80020b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d56:	f000 fbbd 	bl	80024d4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d5a:	f000 fb9b 	bl	8002494 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001d5e:	f000 fb6f 	bl	8002440 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8001d62:	f000 fa17 	bl	8002194 <MX_ADC2_Init>
  MX_SPI1_Init();
 8001d66:	f000 fa95 	bl	8002294 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001d6a:	f000 fac9 	bl	8002300 <MX_TIM1_Init>
  MX_I2C2_Init();
 8001d6e:	f000 fa63 	bl	8002238 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  // Mensaje de inicio por UART primero
  HAL_Delay(100);  // Pequeo delay para estabilizar
 8001d72:	2064      	movs	r0, #100	@ 0x64
 8001d74:	f000 ffa4 	bl	8002cc0 <HAL_Delay>
  HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n\n*** SISTEMA INICIADO ***\r\n", 29, 1000);
 8001d78:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d7c:	221d      	movs	r2, #29
 8001d7e:	49b7      	ldr	r1, [pc, #732]	@ (800205c <main+0x314>)
 8001d80:	48b7      	ldr	r0, [pc, #732]	@ (8002060 <main+0x318>)
 8001d82:	f006 fd43 	bl	800880c <HAL_UART_Transmit>

  // Inicializar Neopixels
  UART_Print("Iniciando PWM para Neopixels...\r\n");
 8001d86:	48b7      	ldr	r0, [pc, #732]	@ (8002064 <main+0x31c>)
 8001d88:	f7ff fdb4 	bl	80018f4 <UART_Print>
  HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*)&htim1.Instance->CCR1, 1);
 8001d8c:	4bb6      	ldr	r3, [pc, #728]	@ (8002068 <main+0x320>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8001d94:	2301      	movs	r3, #1
 8001d96:	2100      	movs	r1, #0
 8001d98:	48b3      	ldr	r0, [pc, #716]	@ (8002068 <main+0x320>)
 8001d9a:	f005 facf 	bl	800733c <HAL_TIM_PWM_Start_DMA>

  UART_Print("Configurando Neopixels...\r\n");
 8001d9e:	48b3      	ldr	r0, [pc, #716]	@ (800206c <main+0x324>)
 8001da0:	f7ff fda8 	bl	80018f4 <UART_Print>
  setBrightness(NEOPIXEL_BRIGHTNESS);
 8001da4:	2032      	movs	r0, #50	@ 0x32
 8001da6:	f7ff f90b 	bl	8000fc0 <setBrightness>
  pixelClear();  // Apagar todos los LEDs al inicio
 8001daa:	f7ff fa0d 	bl	80011c8 <pixelClear>
  pixelShow();   // Enviar comando de actualizacin
 8001dae:	f7ff f959 	bl	8001064 <pixelShow>
  HAL_Delay(10);
 8001db2:	200a      	movs	r0, #10
 8001db4:	f000 ff84 	bl	8002cc0 <HAL_Delay>

  // Test de Neopixels - todos en rojo por 1 segundo
  UART_Print("Test Neopixels - ROJO...\r\n");
 8001db8:	48ad      	ldr	r0, [pc, #692]	@ (8002070 <main+0x328>)
 8001dba:	f7ff fd9b 	bl	80018f4 <UART_Print>
  for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
 8001dc2:	e009      	b.n	8001dd8 <main+0x90>
  {
      setPixelColor(i, 255, 0, 0);  // Rojo
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	b298      	uxth	r0, r3
 8001dc8:	2300      	movs	r3, #0
 8001dca:	2200      	movs	r2, #0
 8001dcc:	21ff      	movs	r1, #255	@ 0xff
 8001dce:	f7ff f8c9 	bl	8000f64 <setPixelColor>
  for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	61fb      	str	r3, [r7, #28]
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	2b03      	cmp	r3, #3
 8001ddc:	ddf2      	ble.n	8001dc4 <main+0x7c>
  }
  pixelShow();
 8001dde:	f7ff f941 	bl	8001064 <pixelShow>
  HAL_Delay(1000);
 8001de2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001de6:	f000 ff6b 	bl	8002cc0 <HAL_Delay>

  // Test de Neopixels - todos en verde por 1 segundo
  UART_Print("Test Neopixels - VERDE...\r\n");
 8001dea:	48a2      	ldr	r0, [pc, #648]	@ (8002074 <main+0x32c>)
 8001dec:	f7ff fd82 	bl	80018f4 <UART_Print>
  for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001df0:	2300      	movs	r3, #0
 8001df2:	61bb      	str	r3, [r7, #24]
 8001df4:	e009      	b.n	8001e0a <main+0xc2>
  {
      setPixelColor(i, 0, 255, 0);  // Verde
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	b298      	uxth	r0, r3
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	22ff      	movs	r2, #255	@ 0xff
 8001dfe:	2100      	movs	r1, #0
 8001e00:	f7ff f8b0 	bl	8000f64 <setPixelColor>
  for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	3301      	adds	r3, #1
 8001e08:	61bb      	str	r3, [r7, #24]
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	2b03      	cmp	r3, #3
 8001e0e:	ddf2      	ble.n	8001df6 <main+0xae>
  }
  pixelShow();
 8001e10:	f7ff f928 	bl	8001064 <pixelShow>
  HAL_Delay(1000);
 8001e14:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e18:	f000 ff52 	bl	8002cc0 <HAL_Delay>

  // Apagar todos
  UART_Print("Apagando Neopixels...\r\n");
 8001e1c:	4896      	ldr	r0, [pc, #600]	@ (8002078 <main+0x330>)
 8001e1e:	f7ff fd69 	bl	80018f4 <UART_Print>
  pixelClear();
 8001e22:	f7ff f9d1 	bl	80011c8 <pixelClear>
  pixelShow();
 8001e26:	f7ff f91d 	bl	8001064 <pixelShow>
  HAL_Delay(500);
 8001e2a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e2e:	f000 ff47 	bl	8002cc0 <HAL_Delay>

  // Inicializar LCD
    UART_Print("[3/4] Iniciando pantalla LCD ILI9341...\r\n");
 8001e32:	4892      	ldr	r0, [pc, #584]	@ (800207c <main+0x334>)
 8001e34:	f7ff fd5e 	bl	80018f4 <UART_Print>
    LCD_Init();
 8001e38:	f7ff fa8a 	bl	8001350 <LCD_Init>
    LCD_Clear(0x00);
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	f7ff fc0f 	bl	8001660 <LCD_Clear>

    // Cargar pantalla inicial
    LCD_Bitmap(0, 0, 320, 240, pantalla_inicio);
 8001e42:	4b8f      	ldr	r3, [pc, #572]	@ (8002080 <main+0x338>)
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	23f0      	movs	r3, #240	@ 0xf0
 8001e48:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	2000      	movs	r0, #0
 8001e50:	f7ff fc4a 	bl	80016e8 <LCD_Bitmap>

    // Espacios en parte baja (estos permanecen estticos por ahora)
    LCD_Sprite(58, 165, 29, 56, carro_blancoSprite, 2, 1, 0, 0);
 8001e54:	2300      	movs	r3, #0
 8001e56:	9304      	str	r3, [sp, #16]
 8001e58:	2300      	movs	r3, #0
 8001e5a:	9303      	str	r3, [sp, #12]
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	9302      	str	r3, [sp, #8]
 8001e60:	2302      	movs	r3, #2
 8001e62:	9301      	str	r3, [sp, #4]
 8001e64:	4b87      	ldr	r3, [pc, #540]	@ (8002084 <main+0x33c>)
 8001e66:	9300      	str	r3, [sp, #0]
 8001e68:	2338      	movs	r3, #56	@ 0x38
 8001e6a:	221d      	movs	r2, #29
 8001e6c:	21a5      	movs	r1, #165	@ 0xa5
 8001e6e:	203a      	movs	r0, #58	@ 0x3a
 8001e70:	f7ff fc94 	bl	800179c <LCD_Sprite>
    LCD_Sprite(90, 166, 29, 56, carro_negroSprite, 2, 1, 0, 0);
 8001e74:	2300      	movs	r3, #0
 8001e76:	9304      	str	r3, [sp, #16]
 8001e78:	2300      	movs	r3, #0
 8001e7a:	9303      	str	r3, [sp, #12]
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	9302      	str	r3, [sp, #8]
 8001e80:	2302      	movs	r3, #2
 8001e82:	9301      	str	r3, [sp, #4]
 8001e84:	4b80      	ldr	r3, [pc, #512]	@ (8002088 <main+0x340>)
 8001e86:	9300      	str	r3, [sp, #0]
 8001e88:	2338      	movs	r3, #56	@ 0x38
 8001e8a:	221d      	movs	r2, #29
 8001e8c:	21a6      	movs	r1, #166	@ 0xa6
 8001e8e:	205a      	movs	r0, #90	@ 0x5a
 8001e90:	f7ff fc84 	bl	800179c <LCD_Sprite>
    LCD_Sprite(122, 165, 29, 56, carro_blancoSprite, 2, 1, 0, 0);
 8001e94:	2300      	movs	r3, #0
 8001e96:	9304      	str	r3, [sp, #16]
 8001e98:	2300      	movs	r3, #0
 8001e9a:	9303      	str	r3, [sp, #12]
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	9302      	str	r3, [sp, #8]
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	9301      	str	r3, [sp, #4]
 8001ea4:	4b77      	ldr	r3, [pc, #476]	@ (8002084 <main+0x33c>)
 8001ea6:	9300      	str	r3, [sp, #0]
 8001ea8:	2338      	movs	r3, #56	@ 0x38
 8001eaa:	221d      	movs	r2, #29
 8001eac:	21a5      	movs	r1, #165	@ 0xa5
 8001eae:	207a      	movs	r0, #122	@ 0x7a
 8001eb0:	f7ff fc74 	bl	800179c <LCD_Sprite>
    LCD_Sprite(154, 166, 29, 56, carro_negroSprite, 2, 1, 0, 0);
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	9304      	str	r3, [sp, #16]
 8001eb8:	2300      	movs	r3, #0
 8001eba:	9303      	str	r3, [sp, #12]
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	9302      	str	r3, [sp, #8]
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	4b70      	ldr	r3, [pc, #448]	@ (8002088 <main+0x340>)
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	2338      	movs	r3, #56	@ 0x38
 8001eca:	221d      	movs	r2, #29
 8001ecc:	21a6      	movs	r1, #166	@ 0xa6
 8001ece:	209a      	movs	r0, #154	@ 0x9a
 8001ed0:	f7ff fc64 	bl	800179c <LCD_Sprite>

    // Espacios en parte alta (controlados por esta Nucleo - inicialmente todos libres)
    UART_Print("Configurando espacios de parqueo en pantalla...\r\n");
 8001ed4:	486d      	ldr	r0, [pc, #436]	@ (800208c <main+0x344>)
 8001ed6:	f7ff fd0d 	bl	80018f4 <UART_Print>
    LCD_Sprite(58, 19, 29, 56, carro_frenteSprite, 2, 1, 0, 0);  // Espacio 1 - Libre
 8001eda:	2300      	movs	r3, #0
 8001edc:	9304      	str	r3, [sp, #16]
 8001ede:	2300      	movs	r3, #0
 8001ee0:	9303      	str	r3, [sp, #12]
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	9302      	str	r3, [sp, #8]
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	9301      	str	r3, [sp, #4]
 8001eea:	4b69      	ldr	r3, [pc, #420]	@ (8002090 <main+0x348>)
 8001eec:	9300      	str	r3, [sp, #0]
 8001eee:	2338      	movs	r3, #56	@ 0x38
 8001ef0:	221d      	movs	r2, #29
 8001ef2:	2113      	movs	r1, #19
 8001ef4:	203a      	movs	r0, #58	@ 0x3a
 8001ef6:	f7ff fc51 	bl	800179c <LCD_Sprite>
    LCD_Sprite(90, 19, 29, 56, carro_rojoSprite, 2, 1, 1, 0);    // Espacio 2 - Libre
 8001efa:	2300      	movs	r3, #0
 8001efc:	9304      	str	r3, [sp, #16]
 8001efe:	2301      	movs	r3, #1
 8001f00:	9303      	str	r3, [sp, #12]
 8001f02:	2301      	movs	r3, #1
 8001f04:	9302      	str	r3, [sp, #8]
 8001f06:	2302      	movs	r3, #2
 8001f08:	9301      	str	r3, [sp, #4]
 8001f0a:	4b62      	ldr	r3, [pc, #392]	@ (8002094 <main+0x34c>)
 8001f0c:	9300      	str	r3, [sp, #0]
 8001f0e:	2338      	movs	r3, #56	@ 0x38
 8001f10:	221d      	movs	r2, #29
 8001f12:	2113      	movs	r1, #19
 8001f14:	205a      	movs	r0, #90	@ 0x5a
 8001f16:	f7ff fc41 	bl	800179c <LCD_Sprite>
    LCD_Sprite(122, 19, 29, 56, carro_frenteSprite, 2, 1, 0, 0); // Espacio 3 - Libre
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	9304      	str	r3, [sp, #16]
 8001f1e:	2300      	movs	r3, #0
 8001f20:	9303      	str	r3, [sp, #12]
 8001f22:	2301      	movs	r3, #1
 8001f24:	9302      	str	r3, [sp, #8]
 8001f26:	2302      	movs	r3, #2
 8001f28:	9301      	str	r3, [sp, #4]
 8001f2a:	4b59      	ldr	r3, [pc, #356]	@ (8002090 <main+0x348>)
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	2338      	movs	r3, #56	@ 0x38
 8001f30:	221d      	movs	r2, #29
 8001f32:	2113      	movs	r1, #19
 8001f34:	207a      	movs	r0, #122	@ 0x7a
 8001f36:	f7ff fc31 	bl	800179c <LCD_Sprite>
    LCD_Sprite(154, 19, 29, 56, carro_rojoSprite, 2, 1, 0, 0);   // Espacio 4 - Libre
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	9304      	str	r3, [sp, #16]
 8001f3e:	2300      	movs	r3, #0
 8001f40:	9303      	str	r3, [sp, #12]
 8001f42:	2301      	movs	r3, #1
 8001f44:	9302      	str	r3, [sp, #8]
 8001f46:	2302      	movs	r3, #2
 8001f48:	9301      	str	r3, [sp, #4]
 8001f4a:	4b52      	ldr	r3, [pc, #328]	@ (8002094 <main+0x34c>)
 8001f4c:	9300      	str	r3, [sp, #0]
 8001f4e:	2338      	movs	r3, #56	@ 0x38
 8001f50:	221d      	movs	r2, #29
 8001f52:	2113      	movs	r1, #19
 8001f54:	209a      	movs	r0, #154	@ 0x9a
 8001f56:	f7ff fc21 	bl	800179c <LCD_Sprite>

    // Display de 7 segmentos - inicialmente mostrando 4 (todos disponibles)
    UART_Print("Configurando display de espacios disponibles...\r\n");
 8001f5a:	484f      	ldr	r0, [pc, #316]	@ (8002098 <main+0x350>)
 8001f5c:	f7ff fcca 	bl	80018f4 <UART_Print>
    LCD_Sprite(258, 83, 44, 75, display, 9, 4, 0, 0);  // Mostrar "4"
 8001f60:	2300      	movs	r3, #0
 8001f62:	9304      	str	r3, [sp, #16]
 8001f64:	2300      	movs	r3, #0
 8001f66:	9303      	str	r3, [sp, #12]
 8001f68:	2304      	movs	r3, #4
 8001f6a:	9302      	str	r3, [sp, #8]
 8001f6c:	2309      	movs	r3, #9
 8001f6e:	9301      	str	r3, [sp, #4]
 8001f70:	4b4a      	ldr	r3, [pc, #296]	@ (800209c <main+0x354>)
 8001f72:	9300      	str	r3, [sp, #0]
 8001f74:	234b      	movs	r3, #75	@ 0x4b
 8001f76:	222c      	movs	r2, #44	@ 0x2c
 8001f78:	2153      	movs	r1, #83	@ 0x53
 8001f7a:	f44f 7081 	mov.w	r0, #258	@ 0x102
 8001f7e:	f7ff fc0d 	bl	800179c <LCD_Sprite>

    UART_Print("    LCD inicializado correctamente\r\n");
 8001f82:	4847      	ldr	r0, [pc, #284]	@ (80020a0 <main+0x358>)
 8001f84:	f7ff fcb6 	bl	80018f4 <UART_Print>

  // Mensaje inicial por UART - Prueba simple
  HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n\n*** SISTEMA INICIADO ***\r\n", 29, 1000);
 8001f88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f8c:	221d      	movs	r2, #29
 8001f8e:	4933      	ldr	r1, [pc, #204]	@ (800205c <main+0x314>)
 8001f90:	4833      	ldr	r0, [pc, #204]	@ (8002060 <main+0x318>)
 8001f92:	f006 fc3b 	bl	800880c <HAL_UART_Transmit>

  UART_Print("Umbral LDR: %d\r\n", LDR_THRESHOLD);
 8001f96:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001f9a:	4842      	ldr	r0, [pc, #264]	@ (80020a4 <main+0x35c>)
 8001f9c:	f7ff fcaa 	bl	80018f4 <UART_Print>
  UART_Print("Brillo Neopixels: %d/255\r\n\n", NEOPIXEL_BRIGHTNESS);
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	4b40      	ldr	r3, [pc, #256]	@ (80020a8 <main+0x360>)
 8001fa6:	4841      	ldr	r0, [pc, #260]	@ (80020ac <main+0x364>)
 8001fa8:	f7ff fca4 	bl	80018f4 <UART_Print>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   uint32_t last_debug_time = 0;
 8001fac:	2300      	movs	r3, #0
 8001fae:	617b      	str	r3, [r7, #20]
   uint8_t prev_parking_status[NUM_PARKING_SPOTS] = {0};  // Para detectar cambios
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	607b      	str	r3, [r7, #4]

   // Inicializar estado anterior
   for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	613b      	str	r3, [r7, #16]
 8001fb8:	e00b      	b.n	8001fd2 <main+0x28a>
   {
       prev_parking_status[i] = parking_status[i];
 8001fba:	4a3d      	ldr	r2, [pc, #244]	@ (80020b0 <main+0x368>)
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	7819      	ldrb	r1, [r3, #0]
 8001fc2:	1d3a      	adds	r2, r7, #4
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	460a      	mov	r2, r1
 8001fca:	701a      	strb	r2, [r3, #0]
   for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	613b      	str	r3, [r7, #16]
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	2b03      	cmp	r3, #3
 8001fd6:	ddf0      	ble.n	8001fba <main+0x272>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

     // Leer sensores LDR
     Read_LDR_Sensors();
 8001fd8:	f7ff fce2 	bl	80019a0 <Read_LDR_Sensors>

     // Actualizar estado de los parqueos
     Update_Parking_Status();
 8001fdc:	f7ff fd02 	bl	80019e4 <Update_Parking_Status>

     // Detectar si hubo cambios en el estado
     uint8_t status_changed = 0;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	73fb      	strb	r3, [r7, #15]
     for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	60bb      	str	r3, [r7, #8]
 8001fe8:	e017      	b.n	800201a <main+0x2d2>
     {
         if(prev_parking_status[i] != parking_status[i])
 8001fea:	1d3a      	adds	r2, r7, #4
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	4413      	add	r3, r2
 8001ff0:	781a      	ldrb	r2, [r3, #0]
 8001ff2:	492f      	ldr	r1, [pc, #188]	@ (80020b0 <main+0x368>)
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	440b      	add	r3, r1
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d00a      	beq.n	8002014 <main+0x2cc>
         {
             status_changed = 1;
 8001ffe:	2301      	movs	r3, #1
 8002000:	73fb      	strb	r3, [r7, #15]
             prev_parking_status[i] = parking_status[i];
 8002002:	4a2b      	ldr	r2, [pc, #172]	@ (80020b0 <main+0x368>)
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	4413      	add	r3, r2
 8002008:	7819      	ldrb	r1, [r3, #0]
 800200a:	1d3a      	adds	r2, r7, #4
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	4413      	add	r3, r2
 8002010:	460a      	mov	r2, r1
 8002012:	701a      	strb	r2, [r3, #0]
     for(int i = 0; i < NUM_PARKING_SPOTS; i++)
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	3301      	adds	r3, #1
 8002018:	60bb      	str	r3, [r7, #8]
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	2b03      	cmp	r3, #3
 800201e:	dde4      	ble.n	8001fea <main+0x2a2>
         }
     }

     // Si hubo cambios, actualizar la pantalla LCD
     if(status_changed)
 8002020:	7bfb      	ldrb	r3, [r7, #15]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d006      	beq.n	8002034 <main+0x2ec>
     {
         UART_Print("[LCD] Actualizando visualizacin...\r\n");
 8002026:	4823      	ldr	r0, [pc, #140]	@ (80020b4 <main+0x36c>)
 8002028:	f7ff fc64 	bl	80018f4 <UART_Print>
         Update_LCD_Parking_Display();
 800202c:	f7ff fd2e 	bl	8001a8c <Update_LCD_Parking_Display>
         Update_LCD_Available_Counter();
 8002030:	f7ff fdc0 	bl	8001bb4 <Update_LCD_Available_Counter>
     }

     // Actualizar Neopixels (siempre, son muy rpidos)
     Update_Neopixels();
 8002034:	f7ff fd00 	bl	8001a38 <Update_Neopixels>

     // Imprimir debug cada 2 segundos
     if((HAL_GetTick() - last_debug_time) >= 2000)
 8002038:	f000 fe36 	bl	8002ca8 <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002046:	d304      	bcc.n	8002052 <main+0x30a>
     {
         Debug_Print_Status();
 8002048:	f7ff fdee 	bl	8001c28 <Debug_Print_Status>
         last_debug_time = HAL_GetTick();
 800204c:	f000 fe2c 	bl	8002ca8 <HAL_GetTick>
 8002050:	6178      	str	r0, [r7, #20]
     }

     // Delay entre lecturas
     HAL_Delay(100);
 8002052:	2064      	movs	r0, #100	@ 0x64
 8002054:	f000 fe34 	bl	8002cc0 <HAL_Delay>
   {
 8002058:	e7be      	b.n	8001fd8 <main+0x290>
 800205a:	bf00      	nop
 800205c:	0800a8f0 	.word	0x0800a8f0
 8002060:	200150f8 	.word	0x200150f8
 8002064:	0800a910 	.word	0x0800a910
 8002068:	20015050 	.word	0x20015050
 800206c:	0800a934 	.word	0x0800a934
 8002070:	0800a950 	.word	0x0800a950
 8002074:	0800a96c 	.word	0x0800a96c
 8002078:	0800a988 	.word	0x0800a988
 800207c:	0800a9a0 	.word	0x0800a9a0
 8002080:	0800aab4 	.word	0x0800aab4
 8002084:	20000000 	.word	0x20000000
 8002088:	20001960 	.word	0x20001960
 800208c:	0800a9cc 	.word	0x0800a9cc
 8002090:	200032c0 	.word	0x200032c0
 8002094:	20004c20 	.word	0x20004c20
 8002098:	0800aa00 	.word	0x0800aa00
 800209c:	20006580 	.word	0x20006580
 80020a0:	0800aa34 	.word	0x0800aa34
 80020a4:	0800aa5c 	.word	0x0800aa5c
 80020a8:	40490000 	.word	0x40490000
 80020ac:	0800aa70 	.word	0x0800aa70
 80020b0:	20015150 	.word	0x20015150
 80020b4:	0800aa8c 	.word	0x0800aa8c

080020b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b094      	sub	sp, #80	@ 0x50
 80020bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020be:	f107 031c 	add.w	r3, r7, #28
 80020c2:	2234      	movs	r2, #52	@ 0x34
 80020c4:	2100      	movs	r1, #0
 80020c6:	4618      	mov	r0, r3
 80020c8:	f006 ff98 	bl	8008ffc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020cc:	f107 0308 	add.w	r3, r7, #8
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020dc:	2300      	movs	r3, #0
 80020de:	607b      	str	r3, [r7, #4]
 80020e0:	4b2a      	ldr	r3, [pc, #168]	@ (800218c <SystemClock_Config+0xd4>)
 80020e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e4:	4a29      	ldr	r2, [pc, #164]	@ (800218c <SystemClock_Config+0xd4>)
 80020e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80020ec:	4b27      	ldr	r3, [pc, #156]	@ (800218c <SystemClock_Config+0xd4>)
 80020ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f4:	607b      	str	r3, [r7, #4]
 80020f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020f8:	2300      	movs	r3, #0
 80020fa:	603b      	str	r3, [r7, #0]
 80020fc:	4b24      	ldr	r3, [pc, #144]	@ (8002190 <SystemClock_Config+0xd8>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002104:	4a22      	ldr	r2, [pc, #136]	@ (8002190 <SystemClock_Config+0xd8>)
 8002106:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800210a:	6013      	str	r3, [r2, #0]
 800210c:	4b20      	ldr	r3, [pc, #128]	@ (8002190 <SystemClock_Config+0xd8>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002114:	603b      	str	r3, [r7, #0]
 8002116:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002118:	2302      	movs	r3, #2
 800211a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800211c:	2301      	movs	r3, #1
 800211e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002120:	2310      	movs	r3, #16
 8002122:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002124:	2302      	movs	r3, #2
 8002126:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002128:	2300      	movs	r3, #0
 800212a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800212c:	2310      	movs	r3, #16
 800212e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002130:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002134:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002136:	2304      	movs	r3, #4
 8002138:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800213a:	2302      	movs	r3, #2
 800213c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800213e:	2302      	movs	r3, #2
 8002140:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002142:	f107 031c 	add.w	r3, r7, #28
 8002146:	4618      	mov	r0, r3
 8002148:	f004 f9ea 	bl	8006520 <HAL_RCC_OscConfig>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002152:	f000 fa55 	bl	8002600 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002156:	230f      	movs	r3, #15
 8002158:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800215a:	2302      	movs	r3, #2
 800215c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800215e:	2300      	movs	r3, #0
 8002160:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002162:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002166:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002168:	2300      	movs	r3, #0
 800216a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800216c:	f107 0308 	add.w	r3, r7, #8
 8002170:	2102      	movs	r1, #2
 8002172:	4618      	mov	r0, r3
 8002174:	f003 fe8a 	bl	8005e8c <HAL_RCC_ClockConfig>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800217e:	f000 fa3f 	bl	8002600 <Error_Handler>
  }
}
 8002182:	bf00      	nop
 8002184:	3750      	adds	r7, #80	@ 0x50
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40023800 	.word	0x40023800
 8002190:	40007000 	.word	0x40007000

08002194 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800219a:	463b      	mov	r3, r7
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	605a      	str	r2, [r3, #4]
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80021a6:	4b21      	ldr	r3, [pc, #132]	@ (800222c <MX_ADC2_Init+0x98>)
 80021a8:	4a21      	ldr	r2, [pc, #132]	@ (8002230 <MX_ADC2_Init+0x9c>)
 80021aa:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80021ac:	4b1f      	ldr	r3, [pc, #124]	@ (800222c <MX_ADC2_Init+0x98>)
 80021ae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80021b2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80021b4:	4b1d      	ldr	r3, [pc, #116]	@ (800222c <MX_ADC2_Init+0x98>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80021ba:	4b1c      	ldr	r3, [pc, #112]	@ (800222c <MX_ADC2_Init+0x98>)
 80021bc:	2200      	movs	r2, #0
 80021be:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80021c0:	4b1a      	ldr	r3, [pc, #104]	@ (800222c <MX_ADC2_Init+0x98>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80021c6:	4b19      	ldr	r3, [pc, #100]	@ (800222c <MX_ADC2_Init+0x98>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80021ce:	4b17      	ldr	r3, [pc, #92]	@ (800222c <MX_ADC2_Init+0x98>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80021d4:	4b15      	ldr	r3, [pc, #84]	@ (800222c <MX_ADC2_Init+0x98>)
 80021d6:	4a17      	ldr	r2, [pc, #92]	@ (8002234 <MX_ADC2_Init+0xa0>)
 80021d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021da:	4b14      	ldr	r3, [pc, #80]	@ (800222c <MX_ADC2_Init+0x98>)
 80021dc:	2200      	movs	r2, #0
 80021de:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80021e0:	4b12      	ldr	r3, [pc, #72]	@ (800222c <MX_ADC2_Init+0x98>)
 80021e2:	2201      	movs	r2, #1
 80021e4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80021e6:	4b11      	ldr	r3, [pc, #68]	@ (800222c <MX_ADC2_Init+0x98>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021ee:	4b0f      	ldr	r3, [pc, #60]	@ (800222c <MX_ADC2_Init+0x98>)
 80021f0:	2201      	movs	r2, #1
 80021f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80021f4:	480d      	ldr	r0, [pc, #52]	@ (800222c <MX_ADC2_Init+0x98>)
 80021f6:	f000 fd87 	bl	8002d08 <HAL_ADC_Init>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8002200:	f000 f9fe 	bl	8002600 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8002204:	230c      	movs	r3, #12
 8002206:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002208:	2301      	movs	r3, #1
 800220a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800220c:	2300      	movs	r3, #0
 800220e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002210:	463b      	mov	r3, r7
 8002212:	4619      	mov	r1, r3
 8002214:	4805      	ldr	r0, [pc, #20]	@ (800222c <MX_ADC2_Init+0x98>)
 8002216:	f000 ff59 	bl	80030cc <HAL_ADC_ConfigChannel>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8002220:	f000 f9ee 	bl	8002600 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002224:	bf00      	nop
 8002226:	3710      	adds	r7, #16
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	20014f5c 	.word	0x20014f5c
 8002230:	40012100 	.word	0x40012100
 8002234:	0f000001 	.word	0x0f000001

08002238 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800223c:	4b12      	ldr	r3, [pc, #72]	@ (8002288 <MX_I2C2_Init+0x50>)
 800223e:	4a13      	ldr	r2, [pc, #76]	@ (800228c <MX_I2C2_Init+0x54>)
 8002240:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002242:	4b11      	ldr	r3, [pc, #68]	@ (8002288 <MX_I2C2_Init+0x50>)
 8002244:	4a12      	ldr	r2, [pc, #72]	@ (8002290 <MX_I2C2_Init+0x58>)
 8002246:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002248:	4b0f      	ldr	r3, [pc, #60]	@ (8002288 <MX_I2C2_Init+0x50>)
 800224a:	2200      	movs	r2, #0
 800224c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 8;
 800224e:	4b0e      	ldr	r3, [pc, #56]	@ (8002288 <MX_I2C2_Init+0x50>)
 8002250:	2208      	movs	r2, #8
 8002252:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002254:	4b0c      	ldr	r3, [pc, #48]	@ (8002288 <MX_I2C2_Init+0x50>)
 8002256:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800225a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800225c:	4b0a      	ldr	r3, [pc, #40]	@ (8002288 <MX_I2C2_Init+0x50>)
 800225e:	2200      	movs	r2, #0
 8002260:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002262:	4b09      	ldr	r3, [pc, #36]	@ (8002288 <MX_I2C2_Init+0x50>)
 8002264:	2200      	movs	r2, #0
 8002266:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002268:	4b07      	ldr	r3, [pc, #28]	@ (8002288 <MX_I2C2_Init+0x50>)
 800226a:	2200      	movs	r2, #0
 800226c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800226e:	4b06      	ldr	r3, [pc, #24]	@ (8002288 <MX_I2C2_Init+0x50>)
 8002270:	2200      	movs	r2, #0
 8002272:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002274:	4804      	ldr	r0, [pc, #16]	@ (8002288 <MX_I2C2_Init+0x50>)
 8002276:	f001 ffb7 	bl	80041e8 <HAL_I2C_Init>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002280:	f000 f9be 	bl	8002600 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002284:	bf00      	nop
 8002286:	bd80      	pop	{r7, pc}
 8002288:	20014fa4 	.word	0x20014fa4
 800228c:	40005800 	.word	0x40005800
 8002290:	000186a0 	.word	0x000186a0

08002294 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002298:	4b17      	ldr	r3, [pc, #92]	@ (80022f8 <MX_SPI1_Init+0x64>)
 800229a:	4a18      	ldr	r2, [pc, #96]	@ (80022fc <MX_SPI1_Init+0x68>)
 800229c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800229e:	4b16      	ldr	r3, [pc, #88]	@ (80022f8 <MX_SPI1_Init+0x64>)
 80022a0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80022a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80022a6:	4b14      	ldr	r3, [pc, #80]	@ (80022f8 <MX_SPI1_Init+0x64>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80022ac:	4b12      	ldr	r3, [pc, #72]	@ (80022f8 <MX_SPI1_Init+0x64>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022b2:	4b11      	ldr	r3, [pc, #68]	@ (80022f8 <MX_SPI1_Init+0x64>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022b8:	4b0f      	ldr	r3, [pc, #60]	@ (80022f8 <MX_SPI1_Init+0x64>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022be:	4b0e      	ldr	r3, [pc, #56]	@ (80022f8 <MX_SPI1_Init+0x64>)
 80022c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022c6:	4b0c      	ldr	r3, [pc, #48]	@ (80022f8 <MX_SPI1_Init+0x64>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022cc:	4b0a      	ldr	r3, [pc, #40]	@ (80022f8 <MX_SPI1_Init+0x64>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022d2:	4b09      	ldr	r3, [pc, #36]	@ (80022f8 <MX_SPI1_Init+0x64>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022d8:	4b07      	ldr	r3, [pc, #28]	@ (80022f8 <MX_SPI1_Init+0x64>)
 80022da:	2200      	movs	r2, #0
 80022dc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80022de:	4b06      	ldr	r3, [pc, #24]	@ (80022f8 <MX_SPI1_Init+0x64>)
 80022e0:	220a      	movs	r2, #10
 80022e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022e4:	4804      	ldr	r0, [pc, #16]	@ (80022f8 <MX_SPI1_Init+0x64>)
 80022e6:	f004 fbb9 	bl	8006a5c <HAL_SPI_Init>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80022f0:	f000 f986 	bl	8002600 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022f4:	bf00      	nop
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	20014ff8 	.word	0x20014ff8
 80022fc:	40013000 	.word	0x40013000

08002300 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b096      	sub	sp, #88	@ 0x58
 8002304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002306:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800230a:	2200      	movs	r2, #0
 800230c:	601a      	str	r2, [r3, #0]
 800230e:	605a      	str	r2, [r3, #4]
 8002310:	609a      	str	r2, [r3, #8]
 8002312:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002314:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800231e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002322:	2200      	movs	r2, #0
 8002324:	601a      	str	r2, [r3, #0]
 8002326:	605a      	str	r2, [r3, #4]
 8002328:	609a      	str	r2, [r3, #8]
 800232a:	60da      	str	r2, [r3, #12]
 800232c:	611a      	str	r2, [r3, #16]
 800232e:	615a      	str	r2, [r3, #20]
 8002330:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002332:	1d3b      	adds	r3, r7, #4
 8002334:	2220      	movs	r2, #32
 8002336:	2100      	movs	r1, #0
 8002338:	4618      	mov	r0, r3
 800233a:	f006 fe5f 	bl	8008ffc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800233e:	4b3e      	ldr	r3, [pc, #248]	@ (8002438 <MX_TIM1_Init+0x138>)
 8002340:	4a3e      	ldr	r2, [pc, #248]	@ (800243c <MX_TIM1_Init+0x13c>)
 8002342:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002344:	4b3c      	ldr	r3, [pc, #240]	@ (8002438 <MX_TIM1_Init+0x138>)
 8002346:	2200      	movs	r2, #0
 8002348:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800234a:	4b3b      	ldr	r3, [pc, #236]	@ (8002438 <MX_TIM1_Init+0x138>)
 800234c:	2200      	movs	r2, #0
 800234e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 105-1;
 8002350:	4b39      	ldr	r3, [pc, #228]	@ (8002438 <MX_TIM1_Init+0x138>)
 8002352:	2268      	movs	r2, #104	@ 0x68
 8002354:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002356:	4b38      	ldr	r3, [pc, #224]	@ (8002438 <MX_TIM1_Init+0x138>)
 8002358:	2200      	movs	r2, #0
 800235a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800235c:	4b36      	ldr	r3, [pc, #216]	@ (8002438 <MX_TIM1_Init+0x138>)
 800235e:	2200      	movs	r2, #0
 8002360:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002362:	4b35      	ldr	r3, [pc, #212]	@ (8002438 <MX_TIM1_Init+0x138>)
 8002364:	2200      	movs	r2, #0
 8002366:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002368:	4833      	ldr	r0, [pc, #204]	@ (8002438 <MX_TIM1_Init+0x138>)
 800236a:	f004 ff3f 	bl	80071ec <HAL_TIM_Base_Init>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002374:	f000 f944 	bl	8002600 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002378:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800237c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800237e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002382:	4619      	mov	r1, r3
 8002384:	482c      	ldr	r0, [pc, #176]	@ (8002438 <MX_TIM1_Init+0x138>)
 8002386:	f005 fc25 	bl	8007bd4 <HAL_TIM_ConfigClockSource>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002390:	f000 f936 	bl	8002600 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002394:	4828      	ldr	r0, [pc, #160]	@ (8002438 <MX_TIM1_Init+0x138>)
 8002396:	f004 ff78 	bl	800728a <HAL_TIM_PWM_Init>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80023a0:	f000 f92e 	bl	8002600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023a4:	2300      	movs	r3, #0
 80023a6:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023a8:	2300      	movs	r3, #0
 80023aa:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023ac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80023b0:	4619      	mov	r1, r3
 80023b2:	4821      	ldr	r0, [pc, #132]	@ (8002438 <MX_TIM1_Init+0x138>)
 80023b4:	f006 f8f8 	bl	80085a8 <HAL_TIMEx_MasterConfigSynchronization>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80023be:	f000 f91f 	bl	8002600 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023c2:	2360      	movs	r3, #96	@ 0x60
 80023c4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80023c6:	2300      	movs	r3, #0
 80023c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023ca:	2300      	movs	r3, #0
 80023cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80023ce:	2300      	movs	r3, #0
 80023d0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023d2:	2300      	movs	r3, #0
 80023d4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80023d6:	2300      	movs	r3, #0
 80023d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80023da:	2300      	movs	r3, #0
 80023dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023e2:	2200      	movs	r2, #0
 80023e4:	4619      	mov	r1, r3
 80023e6:	4814      	ldr	r0, [pc, #80]	@ (8002438 <MX_TIM1_Init+0x138>)
 80023e8:	f005 fb32 	bl	8007a50 <HAL_TIM_PWM_ConfigChannel>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80023f2:	f000 f905 	bl	8002600 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80023f6:	2300      	movs	r3, #0
 80023f8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80023fa:	2300      	movs	r3, #0
 80023fc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80023fe:	2300      	movs	r3, #0
 8002400:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002402:	2300      	movs	r3, #0
 8002404:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002406:	2300      	movs	r3, #0
 8002408:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800240a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800240e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002410:	2300      	movs	r3, #0
 8002412:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002414:	1d3b      	adds	r3, r7, #4
 8002416:	4619      	mov	r1, r3
 8002418:	4807      	ldr	r0, [pc, #28]	@ (8002438 <MX_TIM1_Init+0x138>)
 800241a:	f006 f941 	bl	80086a0 <HAL_TIMEx_ConfigBreakDeadTime>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002424:	f000 f8ec 	bl	8002600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002428:	4803      	ldr	r0, [pc, #12]	@ (8002438 <MX_TIM1_Init+0x138>)
 800242a:	f000 fa81 	bl	8002930 <HAL_TIM_MspPostInit>

}
 800242e:	bf00      	nop
 8002430:	3758      	adds	r7, #88	@ 0x58
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	20015050 	.word	0x20015050
 800243c:	40010000 	.word	0x40010000

08002440 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002444:	4b11      	ldr	r3, [pc, #68]	@ (800248c <MX_USART2_UART_Init+0x4c>)
 8002446:	4a12      	ldr	r2, [pc, #72]	@ (8002490 <MX_USART2_UART_Init+0x50>)
 8002448:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800244a:	4b10      	ldr	r3, [pc, #64]	@ (800248c <MX_USART2_UART_Init+0x4c>)
 800244c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002450:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002452:	4b0e      	ldr	r3, [pc, #56]	@ (800248c <MX_USART2_UART_Init+0x4c>)
 8002454:	2200      	movs	r2, #0
 8002456:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002458:	4b0c      	ldr	r3, [pc, #48]	@ (800248c <MX_USART2_UART_Init+0x4c>)
 800245a:	2200      	movs	r2, #0
 800245c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800245e:	4b0b      	ldr	r3, [pc, #44]	@ (800248c <MX_USART2_UART_Init+0x4c>)
 8002460:	2200      	movs	r2, #0
 8002462:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002464:	4b09      	ldr	r3, [pc, #36]	@ (800248c <MX_USART2_UART_Init+0x4c>)
 8002466:	220c      	movs	r2, #12
 8002468:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800246a:	4b08      	ldr	r3, [pc, #32]	@ (800248c <MX_USART2_UART_Init+0x4c>)
 800246c:	2200      	movs	r2, #0
 800246e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002470:	4b06      	ldr	r3, [pc, #24]	@ (800248c <MX_USART2_UART_Init+0x4c>)
 8002472:	2200      	movs	r2, #0
 8002474:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002476:	4805      	ldr	r0, [pc, #20]	@ (800248c <MX_USART2_UART_Init+0x4c>)
 8002478:	f006 f978 	bl	800876c <HAL_UART_Init>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002482:	f000 f8bd 	bl	8002600 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002486:	bf00      	nop
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	200150f8 	.word	0x200150f8
 8002490:	40004400 	.word	0x40004400

08002494 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800249a:	2300      	movs	r3, #0
 800249c:	607b      	str	r3, [r7, #4]
 800249e:	4b0c      	ldr	r3, [pc, #48]	@ (80024d0 <MX_DMA_Init+0x3c>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a2:	4a0b      	ldr	r2, [pc, #44]	@ (80024d0 <MX_DMA_Init+0x3c>)
 80024a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80024a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024aa:	4b09      	ldr	r3, [pc, #36]	@ (80024d0 <MX_DMA_Init+0x3c>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024b2:	607b      	str	r3, [r7, #4]
 80024b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80024b6:	2200      	movs	r2, #0
 80024b8:	2100      	movs	r1, #0
 80024ba:	2039      	movs	r0, #57	@ 0x39
 80024bc:	f001 f90f 	bl	80036de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80024c0:	2039      	movs	r0, #57	@ 0x39
 80024c2:	f001 f928 	bl	8003716 <HAL_NVIC_EnableIRQ>

}
 80024c6:	bf00      	nop
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40023800 	.word	0x40023800

080024d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b08a      	sub	sp, #40	@ 0x28
 80024d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024da:	f107 0314 	add.w	r3, r7, #20
 80024de:	2200      	movs	r2, #0
 80024e0:	601a      	str	r2, [r3, #0]
 80024e2:	605a      	str	r2, [r3, #4]
 80024e4:	609a      	str	r2, [r3, #8]
 80024e6:	60da      	str	r2, [r3, #12]
 80024e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024ea:	2300      	movs	r3, #0
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	4b40      	ldr	r3, [pc, #256]	@ (80025f0 <MX_GPIO_Init+0x11c>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f2:	4a3f      	ldr	r2, [pc, #252]	@ (80025f0 <MX_GPIO_Init+0x11c>)
 80024f4:	f043 0304 	orr.w	r3, r3, #4
 80024f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024fa:	4b3d      	ldr	r3, [pc, #244]	@ (80025f0 <MX_GPIO_Init+0x11c>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fe:	f003 0304 	and.w	r3, r3, #4
 8002502:	613b      	str	r3, [r7, #16]
 8002504:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	60fb      	str	r3, [r7, #12]
 800250a:	4b39      	ldr	r3, [pc, #228]	@ (80025f0 <MX_GPIO_Init+0x11c>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250e:	4a38      	ldr	r2, [pc, #224]	@ (80025f0 <MX_GPIO_Init+0x11c>)
 8002510:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002514:	6313      	str	r3, [r2, #48]	@ 0x30
 8002516:	4b36      	ldr	r3, [pc, #216]	@ (80025f0 <MX_GPIO_Init+0x11c>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800251e:	60fb      	str	r3, [r7, #12]
 8002520:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	60bb      	str	r3, [r7, #8]
 8002526:	4b32      	ldr	r3, [pc, #200]	@ (80025f0 <MX_GPIO_Init+0x11c>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252a:	4a31      	ldr	r2, [pc, #196]	@ (80025f0 <MX_GPIO_Init+0x11c>)
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	6313      	str	r3, [r2, #48]	@ 0x30
 8002532:	4b2f      	ldr	r3, [pc, #188]	@ (80025f0 <MX_GPIO_Init+0x11c>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	60bb      	str	r3, [r7, #8]
 800253c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	607b      	str	r3, [r7, #4]
 8002542:	4b2b      	ldr	r3, [pc, #172]	@ (80025f0 <MX_GPIO_Init+0x11c>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002546:	4a2a      	ldr	r2, [pc, #168]	@ (80025f0 <MX_GPIO_Init+0x11c>)
 8002548:	f043 0302 	orr.w	r3, r3, #2
 800254c:	6313      	str	r3, [r2, #48]	@ 0x30
 800254e:	4b28      	ldr	r3, [pc, #160]	@ (80025f0 <MX_GPIO_Init+0x11c>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	607b      	str	r3, [r7, #4]
 8002558:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 800255a:	2200      	movs	r2, #0
 800255c:	2102      	movs	r1, #2
 800255e:	4825      	ldr	r0, [pc, #148]	@ (80025f4 <MX_GPIO_Init+0x120>)
 8002560:	f001 fe28 	bl	80041b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8002564:	2200      	movs	r2, #0
 8002566:	2110      	movs	r1, #16
 8002568:	4823      	ldr	r0, [pc, #140]	@ (80025f8 <MX_GPIO_Init+0x124>)
 800256a:	f001 fe23 	bl	80041b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 800256e:	2200      	movs	r2, #0
 8002570:	2101      	movs	r1, #1
 8002572:	4822      	ldr	r0, [pc, #136]	@ (80025fc <MX_GPIO_Init+0x128>)
 8002574:	f001 fe1e 	bl	80041b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002578:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800257c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800257e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002582:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002584:	2300      	movs	r3, #0
 8002586:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002588:	f107 0314 	add.w	r3, r7, #20
 800258c:	4619      	mov	r1, r3
 800258e:	4819      	ldr	r0, [pc, #100]	@ (80025f4 <MX_GPIO_Init+0x120>)
 8002590:	f001 fc7c 	bl	8003e8c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RESET_Pin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin;
 8002594:	2302      	movs	r3, #2
 8002596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002598:	2301      	movs	r3, #1
 800259a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259c:	2300      	movs	r3, #0
 800259e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80025a0:	2301      	movs	r3, #1
 80025a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RESET_GPIO_Port, &GPIO_InitStruct);
 80025a4:	f107 0314 	add.w	r3, r7, #20
 80025a8:	4619      	mov	r1, r3
 80025aa:	4812      	ldr	r0, [pc, #72]	@ (80025f4 <MX_GPIO_Init+0x120>)
 80025ac:	f001 fc6e 	bl	8003e8c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 80025b0:	2310      	movs	r3, #16
 80025b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b4:	2301      	movs	r3, #1
 80025b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b8:	2300      	movs	r3, #0
 80025ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80025bc:	2301      	movs	r3, #1
 80025be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 80025c0:	f107 0314 	add.w	r3, r7, #20
 80025c4:	4619      	mov	r1, r3
 80025c6:	480c      	ldr	r0, [pc, #48]	@ (80025f8 <MX_GPIO_Init+0x124>)
 80025c8:	f001 fc60 	bl	8003e8c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 80025cc:	2301      	movs	r3, #1
 80025ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025d0:	2301      	movs	r3, #1
 80025d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d4:	2300      	movs	r3, #0
 80025d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80025d8:	2301      	movs	r3, #1
 80025da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 80025dc:	f107 0314 	add.w	r3, r7, #20
 80025e0:	4619      	mov	r1, r3
 80025e2:	4806      	ldr	r0, [pc, #24]	@ (80025fc <MX_GPIO_Init+0x128>)
 80025e4:	f001 fc52 	bl	8003e8c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80025e8:	bf00      	nop
 80025ea:	3728      	adds	r7, #40	@ 0x28
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40023800 	.word	0x40023800
 80025f4:	40020800 	.word	0x40020800
 80025f8:	40020000 	.word	0x40020000
 80025fc:	40020400 	.word	0x40020400

08002600 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002604:	b672      	cpsid	i
}
 8002606:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002608:	bf00      	nop
 800260a:	e7fd      	b.n	8002608 <Error_Handler+0x8>

0800260c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	607b      	str	r3, [r7, #4]
 8002616:	4b10      	ldr	r3, [pc, #64]	@ (8002658 <HAL_MspInit+0x4c>)
 8002618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800261a:	4a0f      	ldr	r2, [pc, #60]	@ (8002658 <HAL_MspInit+0x4c>)
 800261c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002620:	6453      	str	r3, [r2, #68]	@ 0x44
 8002622:	4b0d      	ldr	r3, [pc, #52]	@ (8002658 <HAL_MspInit+0x4c>)
 8002624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002626:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800262a:	607b      	str	r3, [r7, #4]
 800262c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	603b      	str	r3, [r7, #0]
 8002632:	4b09      	ldr	r3, [pc, #36]	@ (8002658 <HAL_MspInit+0x4c>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002636:	4a08      	ldr	r2, [pc, #32]	@ (8002658 <HAL_MspInit+0x4c>)
 8002638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800263c:	6413      	str	r3, [r2, #64]	@ 0x40
 800263e:	4b06      	ldr	r3, [pc, #24]	@ (8002658 <HAL_MspInit+0x4c>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002646:	603b      	str	r3, [r7, #0]
 8002648:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800264a:	2007      	movs	r0, #7
 800264c:	f001 f83c 	bl	80036c8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002650:	bf00      	nop
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	40023800 	.word	0x40023800

0800265c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b08a      	sub	sp, #40	@ 0x28
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002664:	f107 0314 	add.w	r3, r7, #20
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	605a      	str	r2, [r3, #4]
 800266e:	609a      	str	r2, [r3, #8]
 8002670:	60da      	str	r2, [r3, #12]
 8002672:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a17      	ldr	r2, [pc, #92]	@ (80026d8 <HAL_ADC_MspInit+0x7c>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d127      	bne.n	80026ce <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC2_MspInit 0 */

    /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 800267e:	2300      	movs	r3, #0
 8002680:	613b      	str	r3, [r7, #16]
 8002682:	4b16      	ldr	r3, [pc, #88]	@ (80026dc <HAL_ADC_MspInit+0x80>)
 8002684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002686:	4a15      	ldr	r2, [pc, #84]	@ (80026dc <HAL_ADC_MspInit+0x80>)
 8002688:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800268c:	6453      	str	r3, [r2, #68]	@ 0x44
 800268e:	4b13      	ldr	r3, [pc, #76]	@ (80026dc <HAL_ADC_MspInit+0x80>)
 8002690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002692:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002696:	613b      	str	r3, [r7, #16]
 8002698:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800269a:	2300      	movs	r3, #0
 800269c:	60fb      	str	r3, [r7, #12]
 800269e:	4b0f      	ldr	r3, [pc, #60]	@ (80026dc <HAL_ADC_MspInit+0x80>)
 80026a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a2:	4a0e      	ldr	r2, [pc, #56]	@ (80026dc <HAL_ADC_MspInit+0x80>)
 80026a4:	f043 0304 	orr.w	r3, r3, #4
 80026a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026aa:	4b0c      	ldr	r3, [pc, #48]	@ (80026dc <HAL_ADC_MspInit+0x80>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ae:	f003 0304 	and.w	r3, r3, #4
 80026b2:	60fb      	str	r3, [r7, #12]
 80026b4:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC2_IN12
    PC3     ------> ADC2_IN13
    PC4     ------> ADC2_IN14
    PC5     ------> ADC2_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80026b6:	233c      	movs	r3, #60	@ 0x3c
 80026b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ba:	2303      	movs	r3, #3
 80026bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026be:	2300      	movs	r3, #0
 80026c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026c2:	f107 0314 	add.w	r3, r7, #20
 80026c6:	4619      	mov	r1, r3
 80026c8:	4805      	ldr	r0, [pc, #20]	@ (80026e0 <HAL_ADC_MspInit+0x84>)
 80026ca:	f001 fbdf 	bl	8003e8c <HAL_GPIO_Init>

    /* USER CODE END ADC2_MspInit 1 */

  }

}
 80026ce:	bf00      	nop
 80026d0:	3728      	adds	r7, #40	@ 0x28
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	40012100 	.word	0x40012100
 80026dc:	40023800 	.word	0x40023800
 80026e0:	40020800 	.word	0x40020800

080026e4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b08a      	sub	sp, #40	@ 0x28
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ec:	f107 0314 	add.w	r3, r7, #20
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	605a      	str	r2, [r3, #4]
 80026f6:	609a      	str	r2, [r3, #8]
 80026f8:	60da      	str	r2, [r3, #12]
 80026fa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a31      	ldr	r2, [pc, #196]	@ (80027c8 <HAL_I2C_MspInit+0xe4>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d15b      	bne.n	80027be <HAL_I2C_MspInit+0xda>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002706:	2300      	movs	r3, #0
 8002708:	613b      	str	r3, [r7, #16]
 800270a:	4b30      	ldr	r3, [pc, #192]	@ (80027cc <HAL_I2C_MspInit+0xe8>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270e:	4a2f      	ldr	r2, [pc, #188]	@ (80027cc <HAL_I2C_MspInit+0xe8>)
 8002710:	f043 0302 	orr.w	r3, r3, #2
 8002714:	6313      	str	r3, [r2, #48]	@ 0x30
 8002716:	4b2d      	ldr	r3, [pc, #180]	@ (80027cc <HAL_I2C_MspInit+0xe8>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	613b      	str	r3, [r7, #16]
 8002720:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002722:	2300      	movs	r3, #0
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	4b29      	ldr	r3, [pc, #164]	@ (80027cc <HAL_I2C_MspInit+0xe8>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272a:	4a28      	ldr	r2, [pc, #160]	@ (80027cc <HAL_I2C_MspInit+0xe8>)
 800272c:	f043 0304 	orr.w	r3, r3, #4
 8002730:	6313      	str	r3, [r2, #48]	@ 0x30
 8002732:	4b26      	ldr	r3, [pc, #152]	@ (80027cc <HAL_I2C_MspInit+0xe8>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002736:	f003 0304 	and.w	r3, r3, #4
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800273e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002742:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002744:	2312      	movs	r3, #18
 8002746:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002748:	2300      	movs	r3, #0
 800274a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800274c:	2303      	movs	r3, #3
 800274e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002750:	2304      	movs	r3, #4
 8002752:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002754:	f107 0314 	add.w	r3, r7, #20
 8002758:	4619      	mov	r1, r3
 800275a:	481d      	ldr	r0, [pc, #116]	@ (80027d0 <HAL_I2C_MspInit+0xec>)
 800275c:	f001 fb96 	bl	8003e8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002760:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002764:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002766:	2312      	movs	r3, #18
 8002768:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276a:	2300      	movs	r3, #0
 800276c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800276e:	2303      	movs	r3, #3
 8002770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002772:	2304      	movs	r3, #4
 8002774:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002776:	f107 0314 	add.w	r3, r7, #20
 800277a:	4619      	mov	r1, r3
 800277c:	4815      	ldr	r0, [pc, #84]	@ (80027d4 <HAL_I2C_MspInit+0xf0>)
 800277e:	f001 fb85 	bl	8003e8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	60bb      	str	r3, [r7, #8]
 8002786:	4b11      	ldr	r3, [pc, #68]	@ (80027cc <HAL_I2C_MspInit+0xe8>)
 8002788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278a:	4a10      	ldr	r2, [pc, #64]	@ (80027cc <HAL_I2C_MspInit+0xe8>)
 800278c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002790:	6413      	str	r3, [r2, #64]	@ 0x40
 8002792:	4b0e      	ldr	r3, [pc, #56]	@ (80027cc <HAL_I2C_MspInit+0xe8>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002796:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800279a:	60bb      	str	r3, [r7, #8]
 800279c:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800279e:	2200      	movs	r2, #0
 80027a0:	2100      	movs	r1, #0
 80027a2:	2021      	movs	r0, #33	@ 0x21
 80027a4:	f000 ff9b 	bl	80036de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80027a8:	2021      	movs	r0, #33	@ 0x21
 80027aa:	f000 ffb4 	bl	8003716 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 80027ae:	2200      	movs	r2, #0
 80027b0:	2100      	movs	r1, #0
 80027b2:	2022      	movs	r0, #34	@ 0x22
 80027b4:	f000 ff93 	bl	80036de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80027b8:	2022      	movs	r0, #34	@ 0x22
 80027ba:	f000 ffac 	bl	8003716 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80027be:	bf00      	nop
 80027c0:	3728      	adds	r7, #40	@ 0x28
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	40005800 	.word	0x40005800
 80027cc:	40023800 	.word	0x40023800
 80027d0:	40020400 	.word	0x40020400
 80027d4:	40020800 	.word	0x40020800

080027d8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08a      	sub	sp, #40	@ 0x28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	f107 0314 	add.w	r3, r7, #20
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a1d      	ldr	r2, [pc, #116]	@ (800286c <HAL_SPI_MspInit+0x94>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d133      	bne.n	8002862 <HAL_SPI_MspInit+0x8a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	613b      	str	r3, [r7, #16]
 80027fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002870 <HAL_SPI_MspInit+0x98>)
 8002800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002802:	4a1b      	ldr	r2, [pc, #108]	@ (8002870 <HAL_SPI_MspInit+0x98>)
 8002804:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002808:	6453      	str	r3, [r2, #68]	@ 0x44
 800280a:	4b19      	ldr	r3, [pc, #100]	@ (8002870 <HAL_SPI_MspInit+0x98>)
 800280c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002812:	613b      	str	r3, [r7, #16]
 8002814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002816:	2300      	movs	r3, #0
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	4b15      	ldr	r3, [pc, #84]	@ (8002870 <HAL_SPI_MspInit+0x98>)
 800281c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281e:	4a14      	ldr	r2, [pc, #80]	@ (8002870 <HAL_SPI_MspInit+0x98>)
 8002820:	f043 0301 	orr.w	r3, r3, #1
 8002824:	6313      	str	r3, [r2, #48]	@ 0x30
 8002826:	4b12      	ldr	r3, [pc, #72]	@ (8002870 <HAL_SPI_MspInit+0x98>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282a:	f003 0301 	and.w	r3, r3, #1
 800282e:	60fb      	str	r3, [r7, #12]
 8002830:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002832:	23e0      	movs	r3, #224	@ 0xe0
 8002834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002836:	2302      	movs	r3, #2
 8002838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283a:	2300      	movs	r3, #0
 800283c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800283e:	2303      	movs	r3, #3
 8002840:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002842:	2305      	movs	r3, #5
 8002844:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002846:	f107 0314 	add.w	r3, r7, #20
 800284a:	4619      	mov	r1, r3
 800284c:	4809      	ldr	r0, [pc, #36]	@ (8002874 <HAL_SPI_MspInit+0x9c>)
 800284e:	f001 fb1d 	bl	8003e8c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002852:	2200      	movs	r2, #0
 8002854:	2100      	movs	r1, #0
 8002856:	2023      	movs	r0, #35	@ 0x23
 8002858:	f000 ff41 	bl	80036de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800285c:	2023      	movs	r0, #35	@ 0x23
 800285e:	f000 ff5a 	bl	8003716 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002862:	bf00      	nop
 8002864:	3728      	adds	r7, #40	@ 0x28
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40013000 	.word	0x40013000
 8002870:	40023800 	.word	0x40023800
 8002874:	40020000 	.word	0x40020000

08002878 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a26      	ldr	r2, [pc, #152]	@ (8002920 <HAL_TIM_Base_MspInit+0xa8>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d145      	bne.n	8002916 <HAL_TIM_Base_MspInit+0x9e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800288a:	2300      	movs	r3, #0
 800288c:	60fb      	str	r3, [r7, #12]
 800288e:	4b25      	ldr	r3, [pc, #148]	@ (8002924 <HAL_TIM_Base_MspInit+0xac>)
 8002890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002892:	4a24      	ldr	r2, [pc, #144]	@ (8002924 <HAL_TIM_Base_MspInit+0xac>)
 8002894:	f043 0301 	orr.w	r3, r3, #1
 8002898:	6453      	str	r3, [r2, #68]	@ 0x44
 800289a:	4b22      	ldr	r3, [pc, #136]	@ (8002924 <HAL_TIM_Base_MspInit+0xac>)
 800289c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 80028a6:	4b20      	ldr	r3, [pc, #128]	@ (8002928 <HAL_TIM_Base_MspInit+0xb0>)
 80028a8:	4a20      	ldr	r2, [pc, #128]	@ (800292c <HAL_TIM_Base_MspInit+0xb4>)
 80028aa:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 80028ac:	4b1e      	ldr	r3, [pc, #120]	@ (8002928 <HAL_TIM_Base_MspInit+0xb0>)
 80028ae:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 80028b2:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002928 <HAL_TIM_Base_MspInit+0xb0>)
 80028b6:	2240      	movs	r2, #64	@ 0x40
 80028b8:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80028ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002928 <HAL_TIM_Base_MspInit+0xb0>)
 80028bc:	2200      	movs	r2, #0
 80028be:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80028c0:	4b19      	ldr	r3, [pc, #100]	@ (8002928 <HAL_TIM_Base_MspInit+0xb0>)
 80028c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028c6:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80028c8:	4b17      	ldr	r3, [pc, #92]	@ (8002928 <HAL_TIM_Base_MspInit+0xb0>)
 80028ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028ce:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80028d0:	4b15      	ldr	r3, [pc, #84]	@ (8002928 <HAL_TIM_Base_MspInit+0xb0>)
 80028d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028d6:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 80028d8:	4b13      	ldr	r3, [pc, #76]	@ (8002928 <HAL_TIM_Base_MspInit+0xb0>)
 80028da:	2200      	movs	r2, #0
 80028dc:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80028de:	4b12      	ldr	r3, [pc, #72]	@ (8002928 <HAL_TIM_Base_MspInit+0xb0>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80028e4:	4b10      	ldr	r3, [pc, #64]	@ (8002928 <HAL_TIM_Base_MspInit+0xb0>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 80028ea:	480f      	ldr	r0, [pc, #60]	@ (8002928 <HAL_TIM_Base_MspInit+0xb0>)
 80028ec:	f000 ff2e 	bl	800374c <HAL_DMA_Init>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 80028f6:	f7ff fe83 	bl	8002600 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002928 <HAL_TIM_Base_MspInit+0xb0>)
 80028fe:	625a      	str	r2, [r3, #36]	@ 0x24
 8002900:	4a09      	ldr	r2, [pc, #36]	@ (8002928 <HAL_TIM_Base_MspInit+0xb0>)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002906:	2200      	movs	r2, #0
 8002908:	2100      	movs	r1, #0
 800290a:	201b      	movs	r0, #27
 800290c:	f000 fee7 	bl	80036de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002910:	201b      	movs	r0, #27
 8002912:	f000 ff00 	bl	8003716 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002916:	bf00      	nop
 8002918:	3710      	adds	r7, #16
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	40010000 	.word	0x40010000
 8002924:	40023800 	.word	0x40023800
 8002928:	20015098 	.word	0x20015098
 800292c:	40026428 	.word	0x40026428

08002930 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b088      	sub	sp, #32
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002938:	f107 030c 	add.w	r3, r7, #12
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
 8002940:	605a      	str	r2, [r3, #4]
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	60da      	str	r2, [r3, #12]
 8002946:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a12      	ldr	r2, [pc, #72]	@ (8002998 <HAL_TIM_MspPostInit+0x68>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d11e      	bne.n	8002990 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002952:	2300      	movs	r3, #0
 8002954:	60bb      	str	r3, [r7, #8]
 8002956:	4b11      	ldr	r3, [pc, #68]	@ (800299c <HAL_TIM_MspPostInit+0x6c>)
 8002958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295a:	4a10      	ldr	r2, [pc, #64]	@ (800299c <HAL_TIM_MspPostInit+0x6c>)
 800295c:	f043 0301 	orr.w	r3, r3, #1
 8002960:	6313      	str	r3, [r2, #48]	@ 0x30
 8002962:	4b0e      	ldr	r3, [pc, #56]	@ (800299c <HAL_TIM_MspPostInit+0x6c>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	60bb      	str	r3, [r7, #8]
 800296c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800296e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002972:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002974:	2302      	movs	r3, #2
 8002976:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297c:	2300      	movs	r3, #0
 800297e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002980:	2301      	movs	r3, #1
 8002982:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002984:	f107 030c 	add.w	r3, r7, #12
 8002988:	4619      	mov	r1, r3
 800298a:	4805      	ldr	r0, [pc, #20]	@ (80029a0 <HAL_TIM_MspPostInit+0x70>)
 800298c:	f001 fa7e 	bl	8003e8c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002990:	bf00      	nop
 8002992:	3720      	adds	r7, #32
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40010000 	.word	0x40010000
 800299c:	40023800 	.word	0x40023800
 80029a0:	40020000 	.word	0x40020000

080029a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b08a      	sub	sp, #40	@ 0x28
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ac:	f107 0314 	add.w	r3, r7, #20
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	605a      	str	r2, [r3, #4]
 80029b6:	609a      	str	r2, [r3, #8]
 80029b8:	60da      	str	r2, [r3, #12]
 80029ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a19      	ldr	r2, [pc, #100]	@ (8002a28 <HAL_UART_MspInit+0x84>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d12b      	bne.n	8002a1e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029c6:	2300      	movs	r3, #0
 80029c8:	613b      	str	r3, [r7, #16]
 80029ca:	4b18      	ldr	r3, [pc, #96]	@ (8002a2c <HAL_UART_MspInit+0x88>)
 80029cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ce:	4a17      	ldr	r2, [pc, #92]	@ (8002a2c <HAL_UART_MspInit+0x88>)
 80029d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80029d6:	4b15      	ldr	r3, [pc, #84]	@ (8002a2c <HAL_UART_MspInit+0x88>)
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029de:	613b      	str	r3, [r7, #16]
 80029e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029e2:	2300      	movs	r3, #0
 80029e4:	60fb      	str	r3, [r7, #12]
 80029e6:	4b11      	ldr	r3, [pc, #68]	@ (8002a2c <HAL_UART_MspInit+0x88>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ea:	4a10      	ldr	r2, [pc, #64]	@ (8002a2c <HAL_UART_MspInit+0x88>)
 80029ec:	f043 0301 	orr.w	r3, r3, #1
 80029f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029f2:	4b0e      	ldr	r3, [pc, #56]	@ (8002a2c <HAL_UART_MspInit+0x88>)
 80029f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	60fb      	str	r3, [r7, #12]
 80029fc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80029fe:	230c      	movs	r3, #12
 8002a00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a02:	2302      	movs	r3, #2
 8002a04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a06:	2300      	movs	r3, #0
 8002a08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a0e:	2307      	movs	r3, #7
 8002a10:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a12:	f107 0314 	add.w	r3, r7, #20
 8002a16:	4619      	mov	r1, r3
 8002a18:	4805      	ldr	r0, [pc, #20]	@ (8002a30 <HAL_UART_MspInit+0x8c>)
 8002a1a:	f001 fa37 	bl	8003e8c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002a1e:	bf00      	nop
 8002a20:	3728      	adds	r7, #40	@ 0x28
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40004400 	.word	0x40004400
 8002a2c:	40023800 	.word	0x40023800
 8002a30:	40020000 	.word	0x40020000

08002a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a34:	b480      	push	{r7}
 8002a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a38:	bf00      	nop
 8002a3a:	e7fd      	b.n	8002a38 <NMI_Handler+0x4>

08002a3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a40:	bf00      	nop
 8002a42:	e7fd      	b.n	8002a40 <HardFault_Handler+0x4>

08002a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a48:	bf00      	nop
 8002a4a:	e7fd      	b.n	8002a48 <MemManage_Handler+0x4>

08002a4c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a50:	bf00      	nop
 8002a52:	e7fd      	b.n	8002a50 <BusFault_Handler+0x4>

08002a54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a54:	b480      	push	{r7}
 8002a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a58:	bf00      	nop
 8002a5a:	e7fd      	b.n	8002a58 <UsageFault_Handler+0x4>

08002a5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a60:	bf00      	nop
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr

08002a6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a6e:	bf00      	nop
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a7c:	bf00      	nop
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr

08002a86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a8a:	f000 f8f9 	bl	8002c80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
	...

08002a94 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a98:	4802      	ldr	r0, [pc, #8]	@ (8002aa4 <TIM1_CC_IRQHandler+0x10>)
 8002a9a:	f004 fee9 	bl	8007870 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002a9e:	bf00      	nop
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	20015050 	.word	0x20015050

08002aa8 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8002aac:	4802      	ldr	r0, [pc, #8]	@ (8002ab8 <I2C2_EV_IRQHandler+0x10>)
 8002aae:	f001 fcf4 	bl	800449a <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8002ab2:	bf00      	nop
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	20014fa4 	.word	0x20014fa4

08002abc <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8002ac0:	4802      	ldr	r0, [pc, #8]	@ (8002acc <I2C2_ER_IRQHandler+0x10>)
 8002ac2:	f001 fe5b 	bl	800477c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8002ac6:	bf00      	nop
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20014fa4 	.word	0x20014fa4

08002ad0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002ad4:	4802      	ldr	r0, [pc, #8]	@ (8002ae0 <SPI1_IRQHandler+0x10>)
 8002ad6:	f004 f98f 	bl	8006df8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20014ff8 	.word	0x20014ff8

08002ae4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8002ae8:	4802      	ldr	r0, [pc, #8]	@ (8002af4 <DMA2_Stream1_IRQHandler+0x10>)
 8002aea:	f000 ff57 	bl	800399c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002aee:	bf00      	nop
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	20015098 	.word	0x20015098

08002af8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b00:	4a14      	ldr	r2, [pc, #80]	@ (8002b54 <_sbrk+0x5c>)
 8002b02:	4b15      	ldr	r3, [pc, #84]	@ (8002b58 <_sbrk+0x60>)
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b0c:	4b13      	ldr	r3, [pc, #76]	@ (8002b5c <_sbrk+0x64>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d102      	bne.n	8002b1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b14:	4b11      	ldr	r3, [pc, #68]	@ (8002b5c <_sbrk+0x64>)
 8002b16:	4a12      	ldr	r2, [pc, #72]	@ (8002b60 <_sbrk+0x68>)
 8002b18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b1a:	4b10      	ldr	r3, [pc, #64]	@ (8002b5c <_sbrk+0x64>)
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4413      	add	r3, r2
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d207      	bcs.n	8002b38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b28:	f006 fa70 	bl	800900c <__errno>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	220c      	movs	r2, #12
 8002b30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b32:	f04f 33ff 	mov.w	r3, #4294967295
 8002b36:	e009      	b.n	8002b4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b38:	4b08      	ldr	r3, [pc, #32]	@ (8002b5c <_sbrk+0x64>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b3e:	4b07      	ldr	r3, [pc, #28]	@ (8002b5c <_sbrk+0x64>)
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4413      	add	r3, r2
 8002b46:	4a05      	ldr	r2, [pc, #20]	@ (8002b5c <_sbrk+0x64>)
 8002b48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3718      	adds	r7, #24
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	20020000 	.word	0x20020000
 8002b58:	00000400 	.word	0x00000400
 8002b5c:	2001521c 	.word	0x2001521c
 8002b60:	20015370 	.word	0x20015370

08002b64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b68:	4b06      	ldr	r3, [pc, #24]	@ (8002b84 <SystemInit+0x20>)
 8002b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b6e:	4a05      	ldr	r2, [pc, #20]	@ (8002b84 <SystemInit+0x20>)
 8002b70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b78:	bf00      	nop
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	e000ed00 	.word	0xe000ed00

08002b88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002b88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bc0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002b8c:	f7ff ffea 	bl	8002b64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b90:	480c      	ldr	r0, [pc, #48]	@ (8002bc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b92:	490d      	ldr	r1, [pc, #52]	@ (8002bc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b94:	4a0d      	ldr	r2, [pc, #52]	@ (8002bcc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b98:	e002      	b.n	8002ba0 <LoopCopyDataInit>

08002b9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b9e:	3304      	adds	r3, #4

08002ba0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ba0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ba2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ba4:	d3f9      	bcc.n	8002b9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ba8:	4c0a      	ldr	r4, [pc, #40]	@ (8002bd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002baa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bac:	e001      	b.n	8002bb2 <LoopFillZerobss>

08002bae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bb0:	3204      	adds	r2, #4

08002bb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bb4:	d3fb      	bcc.n	8002bae <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002bb6:	f006 fa2f 	bl	8009018 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bba:	f7ff f8c5 	bl	8001d48 <main>
  bx  lr    
 8002bbe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002bc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bc8:	20014df8 	.word	0x20014df8
  ldr r2, =_sidata
 8002bcc:	08030358 	.word	0x08030358
  ldr r2, =_sbss
 8002bd0:	20014df8 	.word	0x20014df8
  ldr r4, =_ebss
 8002bd4:	2001536c 	.word	0x2001536c

08002bd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bd8:	e7fe      	b.n	8002bd8 <ADC_IRQHandler>
	...

08002bdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002be0:	4b0e      	ldr	r3, [pc, #56]	@ (8002c1c <HAL_Init+0x40>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a0d      	ldr	r2, [pc, #52]	@ (8002c1c <HAL_Init+0x40>)
 8002be6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bec:	4b0b      	ldr	r3, [pc, #44]	@ (8002c1c <HAL_Init+0x40>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a0a      	ldr	r2, [pc, #40]	@ (8002c1c <HAL_Init+0x40>)
 8002bf2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bf6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bf8:	4b08      	ldr	r3, [pc, #32]	@ (8002c1c <HAL_Init+0x40>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a07      	ldr	r2, [pc, #28]	@ (8002c1c <HAL_Init+0x40>)
 8002bfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c04:	2003      	movs	r0, #3
 8002c06:	f000 fd5f 	bl	80036c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c0a:	2000      	movs	r0, #0
 8002c0c:	f000 f808 	bl	8002c20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c10:	f7ff fcfc 	bl	800260c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	40023c00 	.word	0x40023c00

08002c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c28:	4b12      	ldr	r3, [pc, #72]	@ (8002c74 <HAL_InitTick+0x54>)
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	4b12      	ldr	r3, [pc, #72]	@ (8002c78 <HAL_InitTick+0x58>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	4619      	mov	r1, r3
 8002c32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c36:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f000 fd77 	bl	8003732 <HAL_SYSTICK_Config>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e00e      	b.n	8002c6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2b0f      	cmp	r3, #15
 8002c52:	d80a      	bhi.n	8002c6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c54:	2200      	movs	r2, #0
 8002c56:	6879      	ldr	r1, [r7, #4]
 8002c58:	f04f 30ff 	mov.w	r0, #4294967295
 8002c5c:	f000 fd3f 	bl	80036de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c60:	4a06      	ldr	r2, [pc, #24]	@ (8002c7c <HAL_InitTick+0x5c>)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
 8002c68:	e000      	b.n	8002c6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	20014d9c 	.word	0x20014d9c
 8002c78:	20014da4 	.word	0x20014da4
 8002c7c:	20014da0 	.word	0x20014da0

08002c80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c84:	4b06      	ldr	r3, [pc, #24]	@ (8002ca0 <HAL_IncTick+0x20>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4b06      	ldr	r3, [pc, #24]	@ (8002ca4 <HAL_IncTick+0x24>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4413      	add	r3, r2
 8002c90:	4a04      	ldr	r2, [pc, #16]	@ (8002ca4 <HAL_IncTick+0x24>)
 8002c92:	6013      	str	r3, [r2, #0]
}
 8002c94:	bf00      	nop
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	20014da4 	.word	0x20014da4
 8002ca4:	20015220 	.word	0x20015220

08002ca8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
  return uwTick;
 8002cac:	4b03      	ldr	r3, [pc, #12]	@ (8002cbc <HAL_GetTick+0x14>)
 8002cae:	681b      	ldr	r3, [r3, #0]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	20015220 	.word	0x20015220

08002cc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cc8:	f7ff ffee 	bl	8002ca8 <HAL_GetTick>
 8002ccc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cd8:	d005      	beq.n	8002ce6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cda:	4b0a      	ldr	r3, [pc, #40]	@ (8002d04 <HAL_Delay+0x44>)
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	461a      	mov	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ce6:	bf00      	nop
 8002ce8:	f7ff ffde 	bl	8002ca8 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d8f7      	bhi.n	8002ce8 <HAL_Delay+0x28>
  {
  }
}
 8002cf8:	bf00      	nop
 8002cfa:	bf00      	nop
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20014da4 	.word	0x20014da4

08002d08 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d10:	2300      	movs	r3, #0
 8002d12:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e033      	b.n	8002d86 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d109      	bne.n	8002d3a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f7ff fc98 	bl	800265c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3e:	f003 0310 	and.w	r3, r3, #16
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d118      	bne.n	8002d78 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d4e:	f023 0302 	bic.w	r3, r3, #2
 8002d52:	f043 0202 	orr.w	r2, r3, #2
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 fae8 	bl	8003330 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6a:	f023 0303 	bic.w	r3, r3, #3
 8002d6e:	f043 0201 	orr.w	r2, r3, #1
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	641a      	str	r2, [r3, #64]	@ 0x40
 8002d76:	e001      	b.n	8002d7c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
	...

08002d90 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d101      	bne.n	8002daa <HAL_ADC_Start+0x1a>
 8002da6:	2302      	movs	r3, #2
 8002da8:	e0b2      	b.n	8002f10 <HAL_ADC_Start+0x180>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2201      	movs	r2, #1
 8002dae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f003 0301 	and.w	r3, r3, #1
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d018      	beq.n	8002df2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689a      	ldr	r2, [r3, #8]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0201 	orr.w	r2, r2, #1
 8002dce:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002dd0:	4b52      	ldr	r3, [pc, #328]	@ (8002f1c <HAL_ADC_Start+0x18c>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a52      	ldr	r2, [pc, #328]	@ (8002f20 <HAL_ADC_Start+0x190>)
 8002dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dda:	0c9a      	lsrs	r2, r3, #18
 8002ddc:	4613      	mov	r3, r2
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	4413      	add	r3, r2
 8002de2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002de4:	e002      	b.n	8002dec <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	3b01      	subs	r3, #1
 8002dea:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1f9      	bne.n	8002de6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d17a      	bne.n	8002ef6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e04:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002e08:	f023 0301 	bic.w	r3, r3, #1
 8002e0c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d007      	beq.n	8002e32 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e26:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e2a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e3e:	d106      	bne.n	8002e4e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e44:	f023 0206 	bic.w	r2, r3, #6
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	645a      	str	r2, [r3, #68]	@ 0x44
 8002e4c:	e002      	b.n	8002e54 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e5c:	4b31      	ldr	r3, [pc, #196]	@ (8002f24 <HAL_ADC_Start+0x194>)
 8002e5e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002e68:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	f003 031f 	and.w	r3, r3, #31
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d12a      	bne.n	8002ecc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a2b      	ldr	r2, [pc, #172]	@ (8002f28 <HAL_ADC_Start+0x198>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d015      	beq.n	8002eac <HAL_ADC_Start+0x11c>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a29      	ldr	r2, [pc, #164]	@ (8002f2c <HAL_ADC_Start+0x19c>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d105      	bne.n	8002e96 <HAL_ADC_Start+0x106>
 8002e8a:	4b26      	ldr	r3, [pc, #152]	@ (8002f24 <HAL_ADC_Start+0x194>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f003 031f 	and.w	r3, r3, #31
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d00a      	beq.n	8002eac <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a25      	ldr	r2, [pc, #148]	@ (8002f30 <HAL_ADC_Start+0x1a0>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d136      	bne.n	8002f0e <HAL_ADC_Start+0x17e>
 8002ea0:	4b20      	ldr	r3, [pc, #128]	@ (8002f24 <HAL_ADC_Start+0x194>)
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f003 0310 	and.w	r3, r3, #16
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d130      	bne.n	8002f0e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d129      	bne.n	8002f0e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ec8:	609a      	str	r2, [r3, #8]
 8002eca:	e020      	b.n	8002f0e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a15      	ldr	r2, [pc, #84]	@ (8002f28 <HAL_ADC_Start+0x198>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d11b      	bne.n	8002f0e <HAL_ADC_Start+0x17e>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d114      	bne.n	8002f0e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	689a      	ldr	r2, [r3, #8]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ef2:	609a      	str	r2, [r3, #8]
 8002ef4:	e00b      	b.n	8002f0e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efa:	f043 0210 	orr.w	r2, r3, #16
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f06:	f043 0201 	orr.w	r2, r3, #1
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3714      	adds	r7, #20
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr
 8002f1c:	20014d9c 	.word	0x20014d9c
 8002f20:	431bde83 	.word	0x431bde83
 8002f24:	40012300 	.word	0x40012300
 8002f28:	40012000 	.word	0x40012000
 8002f2c:	40012100 	.word	0x40012100
 8002f30:	40012200 	.word	0x40012200

08002f34 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d101      	bne.n	8002f4a <HAL_ADC_Stop+0x16>
 8002f46:	2302      	movs	r3, #2
 8002f48:	e021      	b.n	8002f8e <HAL_ADC_Stop+0x5a>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f022 0201 	bic.w	r2, r2, #1
 8002f60:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d109      	bne.n	8002f84 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f74:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f78:	f023 0301 	bic.w	r3, r3, #1
 8002f7c:	f043 0201 	orr.w	r2, r3, #1
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	370c      	adds	r7, #12
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr

08002f9a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	b084      	sub	sp, #16
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
 8002fa2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fb6:	d113      	bne.n	8002fe0 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002fc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fc6:	d10b      	bne.n	8002fe0 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fcc:	f043 0220 	orr.w	r2, r3, #32
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e063      	b.n	80030a8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002fe0:	f7ff fe62 	bl	8002ca8 <HAL_GetTick>
 8002fe4:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002fe6:	e021      	b.n	800302c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fee:	d01d      	beq.n	800302c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d007      	beq.n	8003006 <HAL_ADC_PollForConversion+0x6c>
 8002ff6:	f7ff fe57 	bl	8002ca8 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	683a      	ldr	r2, [r7, #0]
 8003002:	429a      	cmp	r2, r3
 8003004:	d212      	bcs.n	800302c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0302 	and.w	r3, r3, #2
 8003010:	2b02      	cmp	r3, #2
 8003012:	d00b      	beq.n	800302c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003018:	f043 0204 	orr.w	r2, r3, #4
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003028:	2303      	movs	r3, #3
 800302a:	e03d      	b.n	80030a8 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b02      	cmp	r3, #2
 8003038:	d1d6      	bne.n	8002fe8 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f06f 0212 	mvn.w	r2, #18
 8003042:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003048:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d123      	bne.n	80030a6 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003062:	2b00      	cmp	r3, #0
 8003064:	d11f      	bne.n	80030a6 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800306c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003070:	2b00      	cmp	r3, #0
 8003072:	d006      	beq.n	8003082 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800307e:	2b00      	cmp	r3, #0
 8003080:	d111      	bne.n	80030a6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003086:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003092:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d105      	bne.n	80030a6 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309e:	f043 0201 	orr.w	r2, r3, #1
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80030be:	4618      	mov	r0, r3
 80030c0:	370c      	adds	r7, #12
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
	...

080030cc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80030d6:	2300      	movs	r3, #0
 80030d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d101      	bne.n	80030e8 <HAL_ADC_ConfigChannel+0x1c>
 80030e4:	2302      	movs	r3, #2
 80030e6:	e113      	b.n	8003310 <HAL_ADC_ConfigChannel+0x244>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2b09      	cmp	r3, #9
 80030f6:	d925      	bls.n	8003144 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68d9      	ldr	r1, [r3, #12]
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	b29b      	uxth	r3, r3
 8003104:	461a      	mov	r2, r3
 8003106:	4613      	mov	r3, r2
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	4413      	add	r3, r2
 800310c:	3b1e      	subs	r3, #30
 800310e:	2207      	movs	r2, #7
 8003110:	fa02 f303 	lsl.w	r3, r2, r3
 8003114:	43da      	mvns	r2, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	400a      	ands	r2, r1
 800311c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68d9      	ldr	r1, [r3, #12]
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	689a      	ldr	r2, [r3, #8]
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	b29b      	uxth	r3, r3
 800312e:	4618      	mov	r0, r3
 8003130:	4603      	mov	r3, r0
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	4403      	add	r3, r0
 8003136:	3b1e      	subs	r3, #30
 8003138:	409a      	lsls	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	430a      	orrs	r2, r1
 8003140:	60da      	str	r2, [r3, #12]
 8003142:	e022      	b.n	800318a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6919      	ldr	r1, [r3, #16]
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	b29b      	uxth	r3, r3
 8003150:	461a      	mov	r2, r3
 8003152:	4613      	mov	r3, r2
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	4413      	add	r3, r2
 8003158:	2207      	movs	r2, #7
 800315a:	fa02 f303 	lsl.w	r3, r2, r3
 800315e:	43da      	mvns	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	400a      	ands	r2, r1
 8003166:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6919      	ldr	r1, [r3, #16]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	689a      	ldr	r2, [r3, #8]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	b29b      	uxth	r3, r3
 8003178:	4618      	mov	r0, r3
 800317a:	4603      	mov	r3, r0
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	4403      	add	r3, r0
 8003180:	409a      	lsls	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	430a      	orrs	r2, r1
 8003188:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	2b06      	cmp	r3, #6
 8003190:	d824      	bhi.n	80031dc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685a      	ldr	r2, [r3, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	4413      	add	r3, r2
 80031a2:	3b05      	subs	r3, #5
 80031a4:	221f      	movs	r2, #31
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	43da      	mvns	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	400a      	ands	r2, r1
 80031b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	b29b      	uxth	r3, r3
 80031c0:	4618      	mov	r0, r3
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	4613      	mov	r3, r2
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	4413      	add	r3, r2
 80031cc:	3b05      	subs	r3, #5
 80031ce:	fa00 f203 	lsl.w	r2, r0, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80031da:	e04c      	b.n	8003276 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	2b0c      	cmp	r3, #12
 80031e2:	d824      	bhi.n	800322e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	4613      	mov	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	4413      	add	r3, r2
 80031f4:	3b23      	subs	r3, #35	@ 0x23
 80031f6:	221f      	movs	r2, #31
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	43da      	mvns	r2, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	400a      	ands	r2, r1
 8003204:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	b29b      	uxth	r3, r3
 8003212:	4618      	mov	r0, r3
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685a      	ldr	r2, [r3, #4]
 8003218:	4613      	mov	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	4413      	add	r3, r2
 800321e:	3b23      	subs	r3, #35	@ 0x23
 8003220:	fa00 f203 	lsl.w	r2, r0, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	430a      	orrs	r2, r1
 800322a:	631a      	str	r2, [r3, #48]	@ 0x30
 800322c:	e023      	b.n	8003276 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	4613      	mov	r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	4413      	add	r3, r2
 800323e:	3b41      	subs	r3, #65	@ 0x41
 8003240:	221f      	movs	r2, #31
 8003242:	fa02 f303 	lsl.w	r3, r2, r3
 8003246:	43da      	mvns	r2, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	400a      	ands	r2, r1
 800324e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	b29b      	uxth	r3, r3
 800325c:	4618      	mov	r0, r3
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	685a      	ldr	r2, [r3, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4413      	add	r3, r2
 8003268:	3b41      	subs	r3, #65	@ 0x41
 800326a:	fa00 f203 	lsl.w	r2, r0, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	430a      	orrs	r2, r1
 8003274:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003276:	4b29      	ldr	r3, [pc, #164]	@ (800331c <HAL_ADC_ConfigChannel+0x250>)
 8003278:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a28      	ldr	r2, [pc, #160]	@ (8003320 <HAL_ADC_ConfigChannel+0x254>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d10f      	bne.n	80032a4 <HAL_ADC_ConfigChannel+0x1d8>
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2b12      	cmp	r3, #18
 800328a:	d10b      	bne.n	80032a4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003320 <HAL_ADC_ConfigChannel+0x254>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d12b      	bne.n	8003306 <HAL_ADC_ConfigChannel+0x23a>
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a1c      	ldr	r2, [pc, #112]	@ (8003324 <HAL_ADC_ConfigChannel+0x258>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d003      	beq.n	80032c0 <HAL_ADC_ConfigChannel+0x1f4>
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2b11      	cmp	r3, #17
 80032be:	d122      	bne.n	8003306 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a11      	ldr	r2, [pc, #68]	@ (8003324 <HAL_ADC_ConfigChannel+0x258>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d111      	bne.n	8003306 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032e2:	4b11      	ldr	r3, [pc, #68]	@ (8003328 <HAL_ADC_ConfigChannel+0x25c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a11      	ldr	r2, [pc, #68]	@ (800332c <HAL_ADC_ConfigChannel+0x260>)
 80032e8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ec:	0c9a      	lsrs	r2, r3, #18
 80032ee:	4613      	mov	r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	4413      	add	r3, r2
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80032f8:	e002      	b.n	8003300 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	3b01      	subs	r3, #1
 80032fe:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d1f9      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800330e:	2300      	movs	r3, #0
}
 8003310:	4618      	mov	r0, r3
 8003312:	3714      	adds	r7, #20
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr
 800331c:	40012300 	.word	0x40012300
 8003320:	40012000 	.word	0x40012000
 8003324:	10000012 	.word	0x10000012
 8003328:	20014d9c 	.word	0x20014d9c
 800332c:	431bde83 	.word	0x431bde83

08003330 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003330:	b480      	push	{r7}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003338:	4b79      	ldr	r3, [pc, #484]	@ (8003520 <ADC_Init+0x1f0>)
 800333a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	685a      	ldr	r2, [r3, #4]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	431a      	orrs	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003364:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	6859      	ldr	r1, [r3, #4]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	021a      	lsls	r2, r3, #8
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	685a      	ldr	r2, [r3, #4]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003388:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	6859      	ldr	r1, [r3, #4]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689a      	ldr	r2, [r3, #8]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	430a      	orrs	r2, r1
 800339a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689a      	ldr	r2, [r3, #8]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6899      	ldr	r1, [r3, #8]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	68da      	ldr	r2, [r3, #12]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	430a      	orrs	r2, r1
 80033bc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c2:	4a58      	ldr	r2, [pc, #352]	@ (8003524 <ADC_Init+0x1f4>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d022      	beq.n	800340e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	689a      	ldr	r2, [r3, #8]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033d6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	6899      	ldr	r1, [r3, #8]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	430a      	orrs	r2, r1
 80033e8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80033f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6899      	ldr	r1, [r3, #8]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	430a      	orrs	r2, r1
 800340a:	609a      	str	r2, [r3, #8]
 800340c:	e00f      	b.n	800342e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689a      	ldr	r2, [r3, #8]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800341c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800342c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	689a      	ldr	r2, [r3, #8]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 0202 	bic.w	r2, r2, #2
 800343c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	6899      	ldr	r1, [r3, #8]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	7e1b      	ldrb	r3, [r3, #24]
 8003448:	005a      	lsls	r2, r3, #1
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d01b      	beq.n	8003494 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800346a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	685a      	ldr	r2, [r3, #4]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800347a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6859      	ldr	r1, [r3, #4]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003486:	3b01      	subs	r3, #1
 8003488:	035a      	lsls	r2, r3, #13
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	430a      	orrs	r2, r1
 8003490:	605a      	str	r2, [r3, #4]
 8003492:	e007      	b.n	80034a4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034a2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80034b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	69db      	ldr	r3, [r3, #28]
 80034be:	3b01      	subs	r3, #1
 80034c0:	051a      	lsls	r2, r3, #20
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80034d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	6899      	ldr	r1, [r3, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80034e6:	025a      	lsls	r2, r3, #9
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	430a      	orrs	r2, r1
 80034ee:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689a      	ldr	r2, [r3, #8]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6899      	ldr	r1, [r3, #8]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	029a      	lsls	r2, r3, #10
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	430a      	orrs	r2, r1
 8003512:	609a      	str	r2, [r3, #8]
}
 8003514:	bf00      	nop
 8003516:	3714      	adds	r7, #20
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	40012300 	.word	0x40012300
 8003524:	0f000001 	.word	0x0f000001

08003528 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003528:	b480      	push	{r7}
 800352a:	b085      	sub	sp, #20
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	f003 0307 	and.w	r3, r3, #7
 8003536:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003538:	4b0c      	ldr	r3, [pc, #48]	@ (800356c <__NVIC_SetPriorityGrouping+0x44>)
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003544:	4013      	ands	r3, r2
 8003546:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003550:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003554:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003558:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800355a:	4a04      	ldr	r2, [pc, #16]	@ (800356c <__NVIC_SetPriorityGrouping+0x44>)
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	60d3      	str	r3, [r2, #12]
}
 8003560:	bf00      	nop
 8003562:	3714      	adds	r7, #20
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr
 800356c:	e000ed00 	.word	0xe000ed00

08003570 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003574:	4b04      	ldr	r3, [pc, #16]	@ (8003588 <__NVIC_GetPriorityGrouping+0x18>)
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	0a1b      	lsrs	r3, r3, #8
 800357a:	f003 0307 	and.w	r3, r3, #7
}
 800357e:	4618      	mov	r0, r3
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr
 8003588:	e000ed00 	.word	0xe000ed00

0800358c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	4603      	mov	r3, r0
 8003594:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800359a:	2b00      	cmp	r3, #0
 800359c:	db0b      	blt.n	80035b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800359e:	79fb      	ldrb	r3, [r7, #7]
 80035a0:	f003 021f 	and.w	r2, r3, #31
 80035a4:	4907      	ldr	r1, [pc, #28]	@ (80035c4 <__NVIC_EnableIRQ+0x38>)
 80035a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035aa:	095b      	lsrs	r3, r3, #5
 80035ac:	2001      	movs	r0, #1
 80035ae:	fa00 f202 	lsl.w	r2, r0, r2
 80035b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035b6:	bf00      	nop
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	e000e100 	.word	0xe000e100

080035c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	4603      	mov	r3, r0
 80035d0:	6039      	str	r1, [r7, #0]
 80035d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	db0a      	blt.n	80035f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	b2da      	uxtb	r2, r3
 80035e0:	490c      	ldr	r1, [pc, #48]	@ (8003614 <__NVIC_SetPriority+0x4c>)
 80035e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e6:	0112      	lsls	r2, r2, #4
 80035e8:	b2d2      	uxtb	r2, r2
 80035ea:	440b      	add	r3, r1
 80035ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035f0:	e00a      	b.n	8003608 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	b2da      	uxtb	r2, r3
 80035f6:	4908      	ldr	r1, [pc, #32]	@ (8003618 <__NVIC_SetPriority+0x50>)
 80035f8:	79fb      	ldrb	r3, [r7, #7]
 80035fa:	f003 030f 	and.w	r3, r3, #15
 80035fe:	3b04      	subs	r3, #4
 8003600:	0112      	lsls	r2, r2, #4
 8003602:	b2d2      	uxtb	r2, r2
 8003604:	440b      	add	r3, r1
 8003606:	761a      	strb	r2, [r3, #24]
}
 8003608:	bf00      	nop
 800360a:	370c      	adds	r7, #12
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr
 8003614:	e000e100 	.word	0xe000e100
 8003618:	e000ed00 	.word	0xe000ed00

0800361c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800361c:	b480      	push	{r7}
 800361e:	b089      	sub	sp, #36	@ 0x24
 8003620:	af00      	add	r7, sp, #0
 8003622:	60f8      	str	r0, [r7, #12]
 8003624:	60b9      	str	r1, [r7, #8]
 8003626:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f003 0307 	and.w	r3, r3, #7
 800362e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	f1c3 0307 	rsb	r3, r3, #7
 8003636:	2b04      	cmp	r3, #4
 8003638:	bf28      	it	cs
 800363a:	2304      	movcs	r3, #4
 800363c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	3304      	adds	r3, #4
 8003642:	2b06      	cmp	r3, #6
 8003644:	d902      	bls.n	800364c <NVIC_EncodePriority+0x30>
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	3b03      	subs	r3, #3
 800364a:	e000      	b.n	800364e <NVIC_EncodePriority+0x32>
 800364c:	2300      	movs	r3, #0
 800364e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003650:	f04f 32ff 	mov.w	r2, #4294967295
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	fa02 f303 	lsl.w	r3, r2, r3
 800365a:	43da      	mvns	r2, r3
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	401a      	ands	r2, r3
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003664:	f04f 31ff 	mov.w	r1, #4294967295
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	fa01 f303 	lsl.w	r3, r1, r3
 800366e:	43d9      	mvns	r1, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003674:	4313      	orrs	r3, r2
         );
}
 8003676:	4618      	mov	r0, r3
 8003678:	3724      	adds	r7, #36	@ 0x24
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
	...

08003684 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	3b01      	subs	r3, #1
 8003690:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003694:	d301      	bcc.n	800369a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003696:	2301      	movs	r3, #1
 8003698:	e00f      	b.n	80036ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800369a:	4a0a      	ldr	r2, [pc, #40]	@ (80036c4 <SysTick_Config+0x40>)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	3b01      	subs	r3, #1
 80036a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036a2:	210f      	movs	r1, #15
 80036a4:	f04f 30ff 	mov.w	r0, #4294967295
 80036a8:	f7ff ff8e 	bl	80035c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036ac:	4b05      	ldr	r3, [pc, #20]	@ (80036c4 <SysTick_Config+0x40>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036b2:	4b04      	ldr	r3, [pc, #16]	@ (80036c4 <SysTick_Config+0x40>)
 80036b4:	2207      	movs	r2, #7
 80036b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3708      	adds	r7, #8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	e000e010 	.word	0xe000e010

080036c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f7ff ff29 	bl	8003528 <__NVIC_SetPriorityGrouping>
}
 80036d6:	bf00      	nop
 80036d8:	3708      	adds	r7, #8
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036de:	b580      	push	{r7, lr}
 80036e0:	b086      	sub	sp, #24
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	4603      	mov	r3, r0
 80036e6:	60b9      	str	r1, [r7, #8]
 80036e8:	607a      	str	r2, [r7, #4]
 80036ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036ec:	2300      	movs	r3, #0
 80036ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036f0:	f7ff ff3e 	bl	8003570 <__NVIC_GetPriorityGrouping>
 80036f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036f6:	687a      	ldr	r2, [r7, #4]
 80036f8:	68b9      	ldr	r1, [r7, #8]
 80036fa:	6978      	ldr	r0, [r7, #20]
 80036fc:	f7ff ff8e 	bl	800361c <NVIC_EncodePriority>
 8003700:	4602      	mov	r2, r0
 8003702:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003706:	4611      	mov	r1, r2
 8003708:	4618      	mov	r0, r3
 800370a:	f7ff ff5d 	bl	80035c8 <__NVIC_SetPriority>
}
 800370e:	bf00      	nop
 8003710:	3718      	adds	r7, #24
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}

08003716 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003716:	b580      	push	{r7, lr}
 8003718:	b082      	sub	sp, #8
 800371a:	af00      	add	r7, sp, #0
 800371c:	4603      	mov	r3, r0
 800371e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003724:	4618      	mov	r0, r3
 8003726:	f7ff ff31 	bl	800358c <__NVIC_EnableIRQ>
}
 800372a:	bf00      	nop
 800372c:	3708      	adds	r7, #8
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}

08003732 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003732:	b580      	push	{r7, lr}
 8003734:	b082      	sub	sp, #8
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f7ff ffa2 	bl	8003684 <SysTick_Config>
 8003740:	4603      	mov	r3, r0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3708      	adds	r7, #8
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
	...

0800374c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003754:	2300      	movs	r3, #0
 8003756:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003758:	f7ff faa6 	bl	8002ca8 <HAL_GetTick>
 800375c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d101      	bne.n	8003768 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e099      	b.n	800389c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2202      	movs	r2, #2
 800376c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f022 0201 	bic.w	r2, r2, #1
 8003786:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003788:	e00f      	b.n	80037aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800378a:	f7ff fa8d 	bl	8002ca8 <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	2b05      	cmp	r3, #5
 8003796:	d908      	bls.n	80037aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2220      	movs	r2, #32
 800379c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2203      	movs	r2, #3
 80037a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e078      	b.n	800389c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d1e8      	bne.n	800378a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80037c0:	697a      	ldr	r2, [r7, #20]
 80037c2:	4b38      	ldr	r3, [pc, #224]	@ (80038a4 <HAL_DMA_Init+0x158>)
 80037c4:	4013      	ands	r3, r2
 80037c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685a      	ldr	r2, [r3, #4]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	691b      	ldr	r3, [r3, #16]
 80037dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	699b      	ldr	r3, [r3, #24]
 80037e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6a1b      	ldr	r3, [r3, #32]
 80037f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037f6:	697a      	ldr	r2, [r7, #20]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003800:	2b04      	cmp	r3, #4
 8003802:	d107      	bne.n	8003814 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380c:	4313      	orrs	r3, r2
 800380e:	697a      	ldr	r2, [r7, #20]
 8003810:	4313      	orrs	r3, r2
 8003812:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	697a      	ldr	r2, [r7, #20]
 800381a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	f023 0307 	bic.w	r3, r3, #7
 800382a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003830:	697a      	ldr	r2, [r7, #20]
 8003832:	4313      	orrs	r3, r2
 8003834:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383a:	2b04      	cmp	r3, #4
 800383c:	d117      	bne.n	800386e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003842:	697a      	ldr	r2, [r7, #20]
 8003844:	4313      	orrs	r3, r2
 8003846:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800384c:	2b00      	cmp	r3, #0
 800384e:	d00e      	beq.n	800386e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f000 fa9f 	bl	8003d94 <DMA_CheckFifoParam>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d008      	beq.n	800386e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2240      	movs	r2, #64	@ 0x40
 8003860:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2201      	movs	r2, #1
 8003866:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800386a:	2301      	movs	r3, #1
 800386c:	e016      	b.n	800389c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	697a      	ldr	r2, [r7, #20]
 8003874:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 fa56 	bl	8003d28 <DMA_CalcBaseAndBitshift>
 800387c:	4603      	mov	r3, r0
 800387e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003884:	223f      	movs	r2, #63	@ 0x3f
 8003886:	409a      	lsls	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2201      	movs	r2, #1
 8003896:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3718      	adds	r7, #24
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	f010803f 	.word	0xf010803f

080038a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b086      	sub	sp, #24
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]
 80038b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038b6:	2300      	movs	r3, #0
 80038b8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038be:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d101      	bne.n	80038ce <HAL_DMA_Start_IT+0x26>
 80038ca:	2302      	movs	r3, #2
 80038cc:	e040      	b.n	8003950 <HAL_DMA_Start_IT+0xa8>
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d12f      	bne.n	8003942 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2202      	movs	r2, #2
 80038e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	68b9      	ldr	r1, [r7, #8]
 80038f6:	68f8      	ldr	r0, [r7, #12]
 80038f8:	f000 f9e8 	bl	8003ccc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003900:	223f      	movs	r2, #63	@ 0x3f
 8003902:	409a      	lsls	r2, r3
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f042 0216 	orr.w	r2, r2, #22
 8003916:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391c:	2b00      	cmp	r3, #0
 800391e:	d007      	beq.n	8003930 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f042 0208 	orr.w	r2, r2, #8
 800392e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f042 0201 	orr.w	r2, r2, #1
 800393e:	601a      	str	r2, [r3, #0]
 8003940:	e005      	b.n	800394e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800394a:	2302      	movs	r3, #2
 800394c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800394e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003950:	4618      	mov	r0, r3
 8003952:	3718      	adds	r7, #24
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d004      	beq.n	8003976 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2280      	movs	r2, #128	@ 0x80
 8003970:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e00c      	b.n	8003990 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2205      	movs	r2, #5
 800397a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f022 0201 	bic.w	r2, r2, #1
 800398c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	4618      	mov	r0, r3
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b086      	sub	sp, #24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80039a4:	2300      	movs	r3, #0
 80039a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80039a8:	4b8e      	ldr	r3, [pc, #568]	@ (8003be4 <HAL_DMA_IRQHandler+0x248>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a8e      	ldr	r2, [pc, #568]	@ (8003be8 <HAL_DMA_IRQHandler+0x24c>)
 80039ae:	fba2 2303 	umull	r2, r3, r2, r3
 80039b2:	0a9b      	lsrs	r3, r3, #10
 80039b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c6:	2208      	movs	r2, #8
 80039c8:	409a      	lsls	r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	4013      	ands	r3, r2
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d01a      	beq.n	8003a08 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0304 	and.w	r3, r3, #4
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d013      	beq.n	8003a08 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f022 0204 	bic.w	r2, r2, #4
 80039ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f4:	2208      	movs	r2, #8
 80039f6:	409a      	lsls	r2, r3
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a00:	f043 0201 	orr.w	r2, r3, #1
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	409a      	lsls	r2, r3
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	4013      	ands	r3, r2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d012      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d00b      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	409a      	lsls	r2, r3
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a36:	f043 0202 	orr.w	r2, r3, #2
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a42:	2204      	movs	r2, #4
 8003a44:	409a      	lsls	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	4013      	ands	r3, r2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d012      	beq.n	8003a74 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00b      	beq.n	8003a74 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a60:	2204      	movs	r2, #4
 8003a62:	409a      	lsls	r2, r3
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a6c:	f043 0204 	orr.w	r2, r3, #4
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a78:	2210      	movs	r2, #16
 8003a7a:	409a      	lsls	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	4013      	ands	r3, r2
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d043      	beq.n	8003b0c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0308 	and.w	r3, r3, #8
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d03c      	beq.n	8003b0c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a96:	2210      	movs	r2, #16
 8003a98:	409a      	lsls	r2, r3
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d018      	beq.n	8003ade <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d108      	bne.n	8003acc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d024      	beq.n	8003b0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	4798      	blx	r3
 8003aca:	e01f      	b.n	8003b0c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d01b      	beq.n	8003b0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	4798      	blx	r3
 8003adc:	e016      	b.n	8003b0c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d107      	bne.n	8003afc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 0208 	bic.w	r2, r2, #8
 8003afa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d003      	beq.n	8003b0c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b10:	2220      	movs	r2, #32
 8003b12:	409a      	lsls	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	4013      	ands	r3, r2
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	f000 808f 	beq.w	8003c3c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0310 	and.w	r3, r3, #16
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 8087 	beq.w	8003c3c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b32:	2220      	movs	r2, #32
 8003b34:	409a      	lsls	r2, r3
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b05      	cmp	r3, #5
 8003b44:	d136      	bne.n	8003bb4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 0216 	bic.w	r2, r2, #22
 8003b54:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695a      	ldr	r2, [r3, #20]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b64:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d103      	bne.n	8003b76 <HAL_DMA_IRQHandler+0x1da>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d007      	beq.n	8003b86 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f022 0208 	bic.w	r2, r2, #8
 8003b84:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b8a:	223f      	movs	r2, #63	@ 0x3f
 8003b8c:	409a      	lsls	r2, r3
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2201      	movs	r2, #1
 8003b96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d07e      	beq.n	8003ca8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	4798      	blx	r3
        }
        return;
 8003bb2:	e079      	b.n	8003ca8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d01d      	beq.n	8003bfe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d10d      	bne.n	8003bec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d031      	beq.n	8003c3c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	4798      	blx	r3
 8003be0:	e02c      	b.n	8003c3c <HAL_DMA_IRQHandler+0x2a0>
 8003be2:	bf00      	nop
 8003be4:	20014d9c 	.word	0x20014d9c
 8003be8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d023      	beq.n	8003c3c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	4798      	blx	r3
 8003bfc:	e01e      	b.n	8003c3c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d10f      	bne.n	8003c2c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f022 0210 	bic.w	r2, r2, #16
 8003c1a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d003      	beq.n	8003c3c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d032      	beq.n	8003caa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c48:	f003 0301 	and.w	r3, r3, #1
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d022      	beq.n	8003c96 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2205      	movs	r2, #5
 8003c54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 0201 	bic.w	r2, r2, #1
 8003c66:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	60bb      	str	r3, [r7, #8]
 8003c6e:	697a      	ldr	r2, [r7, #20]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d307      	bcc.n	8003c84 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0301 	and.w	r3, r3, #1
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d1f2      	bne.n	8003c68 <HAL_DMA_IRQHandler+0x2cc>
 8003c82:	e000      	b.n	8003c86 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c84:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d005      	beq.n	8003caa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	4798      	blx	r3
 8003ca6:	e000      	b.n	8003caa <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ca8:	bf00      	nop
    }
  }
}
 8003caa:	3718      	adds	r7, #24
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003cbe:	b2db      	uxtb	r3, r3
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b085      	sub	sp, #20
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	607a      	str	r2, [r7, #4]
 8003cd8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003ce8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	683a      	ldr	r2, [r7, #0]
 8003cf0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	2b40      	cmp	r3, #64	@ 0x40
 8003cf8:	d108      	bne.n	8003d0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68ba      	ldr	r2, [r7, #8]
 8003d08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003d0a:	e007      	b.n	8003d1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	68ba      	ldr	r2, [r7, #8]
 8003d12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	60da      	str	r2, [r3, #12]
}
 8003d1c:	bf00      	nop
 8003d1e:	3714      	adds	r7, #20
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	3b10      	subs	r3, #16
 8003d38:	4a14      	ldr	r2, [pc, #80]	@ (8003d8c <DMA_CalcBaseAndBitshift+0x64>)
 8003d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d3e:	091b      	lsrs	r3, r3, #4
 8003d40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d42:	4a13      	ldr	r2, [pc, #76]	@ (8003d90 <DMA_CalcBaseAndBitshift+0x68>)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	4413      	add	r3, r2
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2b03      	cmp	r3, #3
 8003d54:	d909      	bls.n	8003d6a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003d5e:	f023 0303 	bic.w	r3, r3, #3
 8003d62:	1d1a      	adds	r2, r3, #4
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	659a      	str	r2, [r3, #88]	@ 0x58
 8003d68:	e007      	b.n	8003d7a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003d72:	f023 0303 	bic.w	r3, r3, #3
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3714      	adds	r7, #20
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	aaaaaaab 	.word	0xaaaaaaab
 8003d90:	080302cc 	.word	0x080302cc

08003d94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b085      	sub	sp, #20
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d11f      	bne.n	8003dee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	2b03      	cmp	r3, #3
 8003db2:	d856      	bhi.n	8003e62 <DMA_CheckFifoParam+0xce>
 8003db4:	a201      	add	r2, pc, #4	@ (adr r2, 8003dbc <DMA_CheckFifoParam+0x28>)
 8003db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dba:	bf00      	nop
 8003dbc:	08003dcd 	.word	0x08003dcd
 8003dc0:	08003ddf 	.word	0x08003ddf
 8003dc4:	08003dcd 	.word	0x08003dcd
 8003dc8:	08003e63 	.word	0x08003e63
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d046      	beq.n	8003e66 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ddc:	e043      	b.n	8003e66 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003de6:	d140      	bne.n	8003e6a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dec:	e03d      	b.n	8003e6a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003df6:	d121      	bne.n	8003e3c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	2b03      	cmp	r3, #3
 8003dfc:	d837      	bhi.n	8003e6e <DMA_CheckFifoParam+0xda>
 8003dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8003e04 <DMA_CheckFifoParam+0x70>)
 8003e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e04:	08003e15 	.word	0x08003e15
 8003e08:	08003e1b 	.word	0x08003e1b
 8003e0c:	08003e15 	.word	0x08003e15
 8003e10:	08003e2d 	.word	0x08003e2d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	73fb      	strb	r3, [r7, #15]
      break;
 8003e18:	e030      	b.n	8003e7c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d025      	beq.n	8003e72 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e2a:	e022      	b.n	8003e72 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e30:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003e34:	d11f      	bne.n	8003e76 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e3a:	e01c      	b.n	8003e76 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d903      	bls.n	8003e4a <DMA_CheckFifoParam+0xb6>
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	2b03      	cmp	r3, #3
 8003e46:	d003      	beq.n	8003e50 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e48:	e018      	b.n	8003e7c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	73fb      	strb	r3, [r7, #15]
      break;
 8003e4e:	e015      	b.n	8003e7c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00e      	beq.n	8003e7a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e60:	e00b      	b.n	8003e7a <DMA_CheckFifoParam+0xe6>
      break;
 8003e62:	bf00      	nop
 8003e64:	e00a      	b.n	8003e7c <DMA_CheckFifoParam+0xe8>
      break;
 8003e66:	bf00      	nop
 8003e68:	e008      	b.n	8003e7c <DMA_CheckFifoParam+0xe8>
      break;
 8003e6a:	bf00      	nop
 8003e6c:	e006      	b.n	8003e7c <DMA_CheckFifoParam+0xe8>
      break;
 8003e6e:	bf00      	nop
 8003e70:	e004      	b.n	8003e7c <DMA_CheckFifoParam+0xe8>
      break;
 8003e72:	bf00      	nop
 8003e74:	e002      	b.n	8003e7c <DMA_CheckFifoParam+0xe8>
      break;   
 8003e76:	bf00      	nop
 8003e78:	e000      	b.n	8003e7c <DMA_CheckFifoParam+0xe8>
      break;
 8003e7a:	bf00      	nop
    }
  } 
  
  return status; 
 8003e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3714      	adds	r7, #20
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop

08003e8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b089      	sub	sp, #36	@ 0x24
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e96:	2300      	movs	r3, #0
 8003e98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	61fb      	str	r3, [r7, #28]
 8003ea6:	e165      	b.n	8004174 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	697a      	ldr	r2, [r7, #20]
 8003eb8:	4013      	ands	r3, r2
 8003eba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ebc:	693a      	ldr	r2, [r7, #16]
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	f040 8154 	bne.w	800416e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f003 0303 	and.w	r3, r3, #3
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d005      	beq.n	8003ede <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d130      	bne.n	8003f40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	2203      	movs	r2, #3
 8003eea:	fa02 f303 	lsl.w	r3, r2, r3
 8003eee:	43db      	mvns	r3, r3
 8003ef0:	69ba      	ldr	r2, [r7, #24]
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	68da      	ldr	r2, [r3, #12]
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	005b      	lsls	r3, r3, #1
 8003efe:	fa02 f303 	lsl.w	r3, r2, r3
 8003f02:	69ba      	ldr	r2, [r7, #24]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	69ba      	ldr	r2, [r7, #24]
 8003f0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f14:	2201      	movs	r2, #1
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	69ba      	ldr	r2, [r7, #24]
 8003f20:	4013      	ands	r3, r2
 8003f22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	091b      	lsrs	r3, r3, #4
 8003f2a:	f003 0201 	and.w	r2, r3, #1
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	fa02 f303 	lsl.w	r3, r2, r3
 8003f34:	69ba      	ldr	r2, [r7, #24]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	69ba      	ldr	r2, [r7, #24]
 8003f3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	f003 0303 	and.w	r3, r3, #3
 8003f48:	2b03      	cmp	r3, #3
 8003f4a:	d017      	beq.n	8003f7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	005b      	lsls	r3, r3, #1
 8003f56:	2203      	movs	r2, #3
 8003f58:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5c:	43db      	mvns	r3, r3
 8003f5e:	69ba      	ldr	r2, [r7, #24]
 8003f60:	4013      	ands	r3, r2
 8003f62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	689a      	ldr	r2, [r3, #8]
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	005b      	lsls	r3, r3, #1
 8003f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f70:	69ba      	ldr	r2, [r7, #24]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	69ba      	ldr	r2, [r7, #24]
 8003f7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f003 0303 	and.w	r3, r3, #3
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d123      	bne.n	8003fd0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	08da      	lsrs	r2, r3, #3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	3208      	adds	r2, #8
 8003f90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	f003 0307 	and.w	r3, r3, #7
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	220f      	movs	r2, #15
 8003fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa4:	43db      	mvns	r3, r3
 8003fa6:	69ba      	ldr	r2, [r7, #24]
 8003fa8:	4013      	ands	r3, r2
 8003faa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	691a      	ldr	r2, [r3, #16]
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	f003 0307 	and.w	r3, r3, #7
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbc:	69ba      	ldr	r2, [r7, #24]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	08da      	lsrs	r2, r3, #3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	3208      	adds	r2, #8
 8003fca:	69b9      	ldr	r1, [r7, #24]
 8003fcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	005b      	lsls	r3, r3, #1
 8003fda:	2203      	movs	r2, #3
 8003fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe0:	43db      	mvns	r3, r3
 8003fe2:	69ba      	ldr	r2, [r7, #24]
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f003 0203 	and.w	r2, r3, #3
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	005b      	lsls	r3, r3, #1
 8003ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff8:	69ba      	ldr	r2, [r7, #24]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	69ba      	ldr	r2, [r7, #24]
 8004002:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800400c:	2b00      	cmp	r3, #0
 800400e:	f000 80ae 	beq.w	800416e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004012:	2300      	movs	r3, #0
 8004014:	60fb      	str	r3, [r7, #12]
 8004016:	4b5d      	ldr	r3, [pc, #372]	@ (800418c <HAL_GPIO_Init+0x300>)
 8004018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800401a:	4a5c      	ldr	r2, [pc, #368]	@ (800418c <HAL_GPIO_Init+0x300>)
 800401c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004020:	6453      	str	r3, [r2, #68]	@ 0x44
 8004022:	4b5a      	ldr	r3, [pc, #360]	@ (800418c <HAL_GPIO_Init+0x300>)
 8004024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004026:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800402a:	60fb      	str	r3, [r7, #12]
 800402c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800402e:	4a58      	ldr	r2, [pc, #352]	@ (8004190 <HAL_GPIO_Init+0x304>)
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	089b      	lsrs	r3, r3, #2
 8004034:	3302      	adds	r3, #2
 8004036:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800403a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	f003 0303 	and.w	r3, r3, #3
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	220f      	movs	r2, #15
 8004046:	fa02 f303 	lsl.w	r3, r2, r3
 800404a:	43db      	mvns	r3, r3
 800404c:	69ba      	ldr	r2, [r7, #24]
 800404e:	4013      	ands	r3, r2
 8004050:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4a4f      	ldr	r2, [pc, #316]	@ (8004194 <HAL_GPIO_Init+0x308>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d025      	beq.n	80040a6 <HAL_GPIO_Init+0x21a>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4a4e      	ldr	r2, [pc, #312]	@ (8004198 <HAL_GPIO_Init+0x30c>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d01f      	beq.n	80040a2 <HAL_GPIO_Init+0x216>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a4d      	ldr	r2, [pc, #308]	@ (800419c <HAL_GPIO_Init+0x310>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d019      	beq.n	800409e <HAL_GPIO_Init+0x212>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4a4c      	ldr	r2, [pc, #304]	@ (80041a0 <HAL_GPIO_Init+0x314>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d013      	beq.n	800409a <HAL_GPIO_Init+0x20e>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a4b      	ldr	r2, [pc, #300]	@ (80041a4 <HAL_GPIO_Init+0x318>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d00d      	beq.n	8004096 <HAL_GPIO_Init+0x20a>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a4a      	ldr	r2, [pc, #296]	@ (80041a8 <HAL_GPIO_Init+0x31c>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d007      	beq.n	8004092 <HAL_GPIO_Init+0x206>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4a49      	ldr	r2, [pc, #292]	@ (80041ac <HAL_GPIO_Init+0x320>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d101      	bne.n	800408e <HAL_GPIO_Init+0x202>
 800408a:	2306      	movs	r3, #6
 800408c:	e00c      	b.n	80040a8 <HAL_GPIO_Init+0x21c>
 800408e:	2307      	movs	r3, #7
 8004090:	e00a      	b.n	80040a8 <HAL_GPIO_Init+0x21c>
 8004092:	2305      	movs	r3, #5
 8004094:	e008      	b.n	80040a8 <HAL_GPIO_Init+0x21c>
 8004096:	2304      	movs	r3, #4
 8004098:	e006      	b.n	80040a8 <HAL_GPIO_Init+0x21c>
 800409a:	2303      	movs	r3, #3
 800409c:	e004      	b.n	80040a8 <HAL_GPIO_Init+0x21c>
 800409e:	2302      	movs	r3, #2
 80040a0:	e002      	b.n	80040a8 <HAL_GPIO_Init+0x21c>
 80040a2:	2301      	movs	r3, #1
 80040a4:	e000      	b.n	80040a8 <HAL_GPIO_Init+0x21c>
 80040a6:	2300      	movs	r3, #0
 80040a8:	69fa      	ldr	r2, [r7, #28]
 80040aa:	f002 0203 	and.w	r2, r2, #3
 80040ae:	0092      	lsls	r2, r2, #2
 80040b0:	4093      	lsls	r3, r2
 80040b2:	69ba      	ldr	r2, [r7, #24]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040b8:	4935      	ldr	r1, [pc, #212]	@ (8004190 <HAL_GPIO_Init+0x304>)
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	089b      	lsrs	r3, r3, #2
 80040be:	3302      	adds	r3, #2
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040c6:	4b3a      	ldr	r3, [pc, #232]	@ (80041b0 <HAL_GPIO_Init+0x324>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	43db      	mvns	r3, r3
 80040d0:	69ba      	ldr	r2, [r7, #24]
 80040d2:	4013      	ands	r3, r2
 80040d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80040e2:	69ba      	ldr	r2, [r7, #24]
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040ea:	4a31      	ldr	r2, [pc, #196]	@ (80041b0 <HAL_GPIO_Init+0x324>)
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040f0:	4b2f      	ldr	r3, [pc, #188]	@ (80041b0 <HAL_GPIO_Init+0x324>)
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	43db      	mvns	r3, r3
 80040fa:	69ba      	ldr	r2, [r7, #24]
 80040fc:	4013      	ands	r3, r2
 80040fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800410c:	69ba      	ldr	r2, [r7, #24]
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	4313      	orrs	r3, r2
 8004112:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004114:	4a26      	ldr	r2, [pc, #152]	@ (80041b0 <HAL_GPIO_Init+0x324>)
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800411a:	4b25      	ldr	r3, [pc, #148]	@ (80041b0 <HAL_GPIO_Init+0x324>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	43db      	mvns	r3, r3
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	4013      	ands	r3, r2
 8004128:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	4313      	orrs	r3, r2
 800413c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800413e:	4a1c      	ldr	r2, [pc, #112]	@ (80041b0 <HAL_GPIO_Init+0x324>)
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004144:	4b1a      	ldr	r3, [pc, #104]	@ (80041b0 <HAL_GPIO_Init+0x324>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	43db      	mvns	r3, r3
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	4013      	ands	r3, r2
 8004152:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d003      	beq.n	8004168 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004160:	69ba      	ldr	r2, [r7, #24]
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	4313      	orrs	r3, r2
 8004166:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004168:	4a11      	ldr	r2, [pc, #68]	@ (80041b0 <HAL_GPIO_Init+0x324>)
 800416a:	69bb      	ldr	r3, [r7, #24]
 800416c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	3301      	adds	r3, #1
 8004172:	61fb      	str	r3, [r7, #28]
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	2b0f      	cmp	r3, #15
 8004178:	f67f ae96 	bls.w	8003ea8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800417c:	bf00      	nop
 800417e:	bf00      	nop
 8004180:	3724      	adds	r7, #36	@ 0x24
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	40023800 	.word	0x40023800
 8004190:	40013800 	.word	0x40013800
 8004194:	40020000 	.word	0x40020000
 8004198:	40020400 	.word	0x40020400
 800419c:	40020800 	.word	0x40020800
 80041a0:	40020c00 	.word	0x40020c00
 80041a4:	40021000 	.word	0x40021000
 80041a8:	40021400 	.word	0x40021400
 80041ac:	40021800 	.word	0x40021800
 80041b0:	40013c00 	.word	0x40013c00

080041b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	460b      	mov	r3, r1
 80041be:	807b      	strh	r3, [r7, #2]
 80041c0:	4613      	mov	r3, r2
 80041c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041c4:	787b      	ldrb	r3, [r7, #1]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d003      	beq.n	80041d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041ca:	887a      	ldrh	r2, [r7, #2]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041d0:	e003      	b.n	80041da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041d2:	887b      	ldrh	r3, [r7, #2]
 80041d4:	041a      	lsls	r2, r3, #16
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	619a      	str	r2, [r3, #24]
}
 80041da:	bf00      	nop
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
	...

080041e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e12b      	b.n	8004452 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004200:	b2db      	uxtb	r3, r3
 8004202:	2b00      	cmp	r3, #0
 8004204:	d106      	bne.n	8004214 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f7fe fa68 	bl	80026e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2224      	movs	r2, #36	@ 0x24
 8004218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f022 0201 	bic.w	r2, r2, #1
 800422a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800423a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800424a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800424c:	f001 ff10 	bl	8006070 <HAL_RCC_GetPCLK1Freq>
 8004250:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	4a81      	ldr	r2, [pc, #516]	@ (800445c <HAL_I2C_Init+0x274>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d807      	bhi.n	800426c <HAL_I2C_Init+0x84>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	4a80      	ldr	r2, [pc, #512]	@ (8004460 <HAL_I2C_Init+0x278>)
 8004260:	4293      	cmp	r3, r2
 8004262:	bf94      	ite	ls
 8004264:	2301      	movls	r3, #1
 8004266:	2300      	movhi	r3, #0
 8004268:	b2db      	uxtb	r3, r3
 800426a:	e006      	b.n	800427a <HAL_I2C_Init+0x92>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	4a7d      	ldr	r2, [pc, #500]	@ (8004464 <HAL_I2C_Init+0x27c>)
 8004270:	4293      	cmp	r3, r2
 8004272:	bf94      	ite	ls
 8004274:	2301      	movls	r3, #1
 8004276:	2300      	movhi	r3, #0
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d001      	beq.n	8004282 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e0e7      	b.n	8004452 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	4a78      	ldr	r2, [pc, #480]	@ (8004468 <HAL_I2C_Init+0x280>)
 8004286:	fba2 2303 	umull	r2, r3, r2, r3
 800428a:	0c9b      	lsrs	r3, r3, #18
 800428c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68ba      	ldr	r2, [r7, #8]
 800429e:	430a      	orrs	r2, r1
 80042a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	6a1b      	ldr	r3, [r3, #32]
 80042a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	4a6a      	ldr	r2, [pc, #424]	@ (800445c <HAL_I2C_Init+0x274>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d802      	bhi.n	80042bc <HAL_I2C_Init+0xd4>
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	3301      	adds	r3, #1
 80042ba:	e009      	b.n	80042d0 <HAL_I2C_Init+0xe8>
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80042c2:	fb02 f303 	mul.w	r3, r2, r3
 80042c6:	4a69      	ldr	r2, [pc, #420]	@ (800446c <HAL_I2C_Init+0x284>)
 80042c8:	fba2 2303 	umull	r2, r3, r2, r3
 80042cc:	099b      	lsrs	r3, r3, #6
 80042ce:	3301      	adds	r3, #1
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	6812      	ldr	r2, [r2, #0]
 80042d4:	430b      	orrs	r3, r1
 80042d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	69db      	ldr	r3, [r3, #28]
 80042de:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80042e2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	495c      	ldr	r1, [pc, #368]	@ (800445c <HAL_I2C_Init+0x274>)
 80042ec:	428b      	cmp	r3, r1
 80042ee:	d819      	bhi.n	8004324 <HAL_I2C_Init+0x13c>
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	1e59      	subs	r1, r3, #1
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	005b      	lsls	r3, r3, #1
 80042fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80042fe:	1c59      	adds	r1, r3, #1
 8004300:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004304:	400b      	ands	r3, r1
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00a      	beq.n	8004320 <HAL_I2C_Init+0x138>
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	1e59      	subs	r1, r3, #1
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	005b      	lsls	r3, r3, #1
 8004314:	fbb1 f3f3 	udiv	r3, r1, r3
 8004318:	3301      	adds	r3, #1
 800431a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800431e:	e051      	b.n	80043c4 <HAL_I2C_Init+0x1dc>
 8004320:	2304      	movs	r3, #4
 8004322:	e04f      	b.n	80043c4 <HAL_I2C_Init+0x1dc>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d111      	bne.n	8004350 <HAL_I2C_Init+0x168>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	1e58      	subs	r0, r3, #1
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6859      	ldr	r1, [r3, #4]
 8004334:	460b      	mov	r3, r1
 8004336:	005b      	lsls	r3, r3, #1
 8004338:	440b      	add	r3, r1
 800433a:	fbb0 f3f3 	udiv	r3, r0, r3
 800433e:	3301      	adds	r3, #1
 8004340:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004344:	2b00      	cmp	r3, #0
 8004346:	bf0c      	ite	eq
 8004348:	2301      	moveq	r3, #1
 800434a:	2300      	movne	r3, #0
 800434c:	b2db      	uxtb	r3, r3
 800434e:	e012      	b.n	8004376 <HAL_I2C_Init+0x18e>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	1e58      	subs	r0, r3, #1
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6859      	ldr	r1, [r3, #4]
 8004358:	460b      	mov	r3, r1
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	0099      	lsls	r1, r3, #2
 8004360:	440b      	add	r3, r1
 8004362:	fbb0 f3f3 	udiv	r3, r0, r3
 8004366:	3301      	adds	r3, #1
 8004368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800436c:	2b00      	cmp	r3, #0
 800436e:	bf0c      	ite	eq
 8004370:	2301      	moveq	r3, #1
 8004372:	2300      	movne	r3, #0
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <HAL_I2C_Init+0x196>
 800437a:	2301      	movs	r3, #1
 800437c:	e022      	b.n	80043c4 <HAL_I2C_Init+0x1dc>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10e      	bne.n	80043a4 <HAL_I2C_Init+0x1bc>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	1e58      	subs	r0, r3, #1
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6859      	ldr	r1, [r3, #4]
 800438e:	460b      	mov	r3, r1
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	440b      	add	r3, r1
 8004394:	fbb0 f3f3 	udiv	r3, r0, r3
 8004398:	3301      	adds	r3, #1
 800439a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800439e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043a2:	e00f      	b.n	80043c4 <HAL_I2C_Init+0x1dc>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	1e58      	subs	r0, r3, #1
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6859      	ldr	r1, [r3, #4]
 80043ac:	460b      	mov	r3, r1
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	440b      	add	r3, r1
 80043b2:	0099      	lsls	r1, r3, #2
 80043b4:	440b      	add	r3, r1
 80043b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80043ba:	3301      	adds	r3, #1
 80043bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80043c4:	6879      	ldr	r1, [r7, #4]
 80043c6:	6809      	ldr	r1, [r1, #0]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69da      	ldr	r2, [r3, #28]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	431a      	orrs	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	430a      	orrs	r2, r1
 80043e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80043f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	6911      	ldr	r1, [r2, #16]
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	68d2      	ldr	r2, [r2, #12]
 80043fe:	4311      	orrs	r1, r2
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	6812      	ldr	r2, [r2, #0]
 8004404:	430b      	orrs	r3, r1
 8004406:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	695a      	ldr	r2, [r3, #20]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	431a      	orrs	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	430a      	orrs	r2, r1
 8004422:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f042 0201 	orr.w	r2, r2, #1
 8004432:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2220      	movs	r2, #32
 800443e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3710      	adds	r7, #16
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	000186a0 	.word	0x000186a0
 8004460:	001e847f 	.word	0x001e847f
 8004464:	003d08ff 	.word	0x003d08ff
 8004468:	431bde83 	.word	0x431bde83
 800446c:	10624dd3 	.word	0x10624dd3

08004470 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004482:	2b80      	cmp	r3, #128	@ 0x80
 8004484:	d103      	bne.n	800448e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2200      	movs	r2, #0
 800448c:	611a      	str	r2, [r3, #16]
  }
}
 800448e:	bf00      	nop
 8004490:	370c      	adds	r7, #12
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr

0800449a <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800449a:	b580      	push	{r7, lr}
 800449c:	b088      	sub	sp, #32
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80044a2:	2300      	movs	r3, #0
 80044a4:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b2:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044ba:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044c2:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80044c4:	7bfb      	ldrb	r3, [r7, #15]
 80044c6:	2b10      	cmp	r3, #16
 80044c8:	d003      	beq.n	80044d2 <HAL_I2C_EV_IRQHandler+0x38>
 80044ca:	7bfb      	ldrb	r3, [r7, #15]
 80044cc:	2b40      	cmp	r3, #64	@ 0x40
 80044ce:	f040 80c1 	bne.w	8004654 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	695b      	ldr	r3, [r3, #20]
 80044e0:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d10d      	bne.n	8004508 <HAL_I2C_EV_IRQHandler+0x6e>
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80044f2:	d003      	beq.n	80044fc <HAL_I2C_EV_IRQHandler+0x62>
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80044fa:	d101      	bne.n	8004500 <HAL_I2C_EV_IRQHandler+0x66>
 80044fc:	2301      	movs	r3, #1
 80044fe:	e000      	b.n	8004502 <HAL_I2C_EV_IRQHandler+0x68>
 8004500:	2300      	movs	r3, #0
 8004502:	2b01      	cmp	r3, #1
 8004504:	f000 8132 	beq.w	800476c <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	f003 0301 	and.w	r3, r3, #1
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00c      	beq.n	800452c <HAL_I2C_EV_IRQHandler+0x92>
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	0a5b      	lsrs	r3, r3, #9
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b00      	cmp	r3, #0
 800451c:	d006      	beq.n	800452c <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f001 fc98 	bl	8005e54 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 fd9b 	bl	8005060 <I2C_Master_SB>
 800452a:	e092      	b.n	8004652 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	08db      	lsrs	r3, r3, #3
 8004530:	f003 0301 	and.w	r3, r3, #1
 8004534:	2b00      	cmp	r3, #0
 8004536:	d009      	beq.n	800454c <HAL_I2C_EV_IRQHandler+0xb2>
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	0a5b      	lsrs	r3, r3, #9
 800453c:	f003 0301 	and.w	r3, r3, #1
 8004540:	2b00      	cmp	r3, #0
 8004542:	d003      	beq.n	800454c <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 fe11 	bl	800516c <I2C_Master_ADD10>
 800454a:	e082      	b.n	8004652 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	085b      	lsrs	r3, r3, #1
 8004550:	f003 0301 	and.w	r3, r3, #1
 8004554:	2b00      	cmp	r3, #0
 8004556:	d009      	beq.n	800456c <HAL_I2C_EV_IRQHandler+0xd2>
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	0a5b      	lsrs	r3, r3, #9
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 fe2b 	bl	80051c0 <I2C_Master_ADDR>
 800456a:	e072      	b.n	8004652 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	089b      	lsrs	r3, r3, #2
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	2b00      	cmp	r3, #0
 8004576:	d03b      	beq.n	80045f0 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004582:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004586:	f000 80f3 	beq.w	8004770 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	09db      	lsrs	r3, r3, #7
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00f      	beq.n	80045b6 <HAL_I2C_EV_IRQHandler+0x11c>
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	0a9b      	lsrs	r3, r3, #10
 800459a:	f003 0301 	and.w	r3, r3, #1
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d009      	beq.n	80045b6 <HAL_I2C_EV_IRQHandler+0x11c>
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	089b      	lsrs	r3, r3, #2
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d103      	bne.n	80045b6 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 f9f3 	bl	800499a <I2C_MasterTransmit_TXE>
 80045b4:	e04d      	b.n	8004652 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	089b      	lsrs	r3, r3, #2
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	2b00      	cmp	r3, #0
 80045c0:	f000 80d6 	beq.w	8004770 <HAL_I2C_EV_IRQHandler+0x2d6>
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	0a5b      	lsrs	r3, r3, #9
 80045c8:	f003 0301 	and.w	r3, r3, #1
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	f000 80cf 	beq.w	8004770 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80045d2:	7bbb      	ldrb	r3, [r7, #14]
 80045d4:	2b21      	cmp	r3, #33	@ 0x21
 80045d6:	d103      	bne.n	80045e0 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 fa7a 	bl	8004ad2 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045de:	e0c7      	b.n	8004770 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80045e0:	7bfb      	ldrb	r3, [r7, #15]
 80045e2:	2b40      	cmp	r3, #64	@ 0x40
 80045e4:	f040 80c4 	bne.w	8004770 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 fae8 	bl	8004bbe <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045ee:	e0bf      	b.n	8004770 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045fe:	f000 80b7 	beq.w	8004770 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	099b      	lsrs	r3, r3, #6
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00f      	beq.n	800462e <HAL_I2C_EV_IRQHandler+0x194>
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	0a9b      	lsrs	r3, r3, #10
 8004612:	f003 0301 	and.w	r3, r3, #1
 8004616:	2b00      	cmp	r3, #0
 8004618:	d009      	beq.n	800462e <HAL_I2C_EV_IRQHandler+0x194>
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	089b      	lsrs	r3, r3, #2
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	2b00      	cmp	r3, #0
 8004624:	d103      	bne.n	800462e <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 fb61 	bl	8004cee <I2C_MasterReceive_RXNE>
 800462c:	e011      	b.n	8004652 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	089b      	lsrs	r3, r3, #2
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b00      	cmp	r3, #0
 8004638:	f000 809a 	beq.w	8004770 <HAL_I2C_EV_IRQHandler+0x2d6>
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	0a5b      	lsrs	r3, r3, #9
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b00      	cmp	r3, #0
 8004646:	f000 8093 	beq.w	8004770 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 fc17 	bl	8004e7e <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004650:	e08e      	b.n	8004770 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004652:	e08d      	b.n	8004770 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004658:	2b00      	cmp	r3, #0
 800465a:	d004      	beq.n	8004666 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	61fb      	str	r3, [r7, #28]
 8004664:	e007      	b.n	8004676 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	695b      	ldr	r3, [r3, #20]
 8004674:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	085b      	lsrs	r3, r3, #1
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b00      	cmp	r3, #0
 8004680:	d012      	beq.n	80046a8 <HAL_I2C_EV_IRQHandler+0x20e>
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	0a5b      	lsrs	r3, r3, #9
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00c      	beq.n	80046a8 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004692:	2b00      	cmp	r3, #0
 8004694:	d003      	beq.n	800469e <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800469e:	69b9      	ldr	r1, [r7, #24]
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f000 ffdc 	bl	800565e <I2C_Slave_ADDR>
 80046a6:	e066      	b.n	8004776 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	091b      	lsrs	r3, r3, #4
 80046ac:	f003 0301 	and.w	r3, r3, #1
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d009      	beq.n	80046c8 <HAL_I2C_EV_IRQHandler+0x22e>
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	0a5b      	lsrs	r3, r3, #9
 80046b8:	f003 0301 	and.w	r3, r3, #1
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d003      	beq.n	80046c8 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f001 f817 	bl	80056f4 <I2C_Slave_STOPF>
 80046c6:	e056      	b.n	8004776 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80046c8:	7bbb      	ldrb	r3, [r7, #14]
 80046ca:	2b21      	cmp	r3, #33	@ 0x21
 80046cc:	d002      	beq.n	80046d4 <HAL_I2C_EV_IRQHandler+0x23a>
 80046ce:	7bbb      	ldrb	r3, [r7, #14]
 80046d0:	2b29      	cmp	r3, #41	@ 0x29
 80046d2:	d125      	bne.n	8004720 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	09db      	lsrs	r3, r3, #7
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00f      	beq.n	8004700 <HAL_I2C_EV_IRQHandler+0x266>
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	0a9b      	lsrs	r3, r3, #10
 80046e4:	f003 0301 	and.w	r3, r3, #1
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d009      	beq.n	8004700 <HAL_I2C_EV_IRQHandler+0x266>
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	089b      	lsrs	r3, r3, #2
 80046f0:	f003 0301 	and.w	r3, r3, #1
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d103      	bne.n	8004700 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f000 fef2 	bl	80054e2 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80046fe:	e039      	b.n	8004774 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	089b      	lsrs	r3, r3, #2
 8004704:	f003 0301 	and.w	r3, r3, #1
 8004708:	2b00      	cmp	r3, #0
 800470a:	d033      	beq.n	8004774 <HAL_I2C_EV_IRQHandler+0x2da>
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	0a5b      	lsrs	r3, r3, #9
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	2b00      	cmp	r3, #0
 8004716:	d02d      	beq.n	8004774 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f000 ff1f 	bl	800555c <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800471e:	e029      	b.n	8004774 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	099b      	lsrs	r3, r3, #6
 8004724:	f003 0301 	and.w	r3, r3, #1
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00f      	beq.n	800474c <HAL_I2C_EV_IRQHandler+0x2b2>
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	0a9b      	lsrs	r3, r3, #10
 8004730:	f003 0301 	and.w	r3, r3, #1
 8004734:	2b00      	cmp	r3, #0
 8004736:	d009      	beq.n	800474c <HAL_I2C_EV_IRQHandler+0x2b2>
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	089b      	lsrs	r3, r3, #2
 800473c:	f003 0301 	and.w	r3, r3, #1
 8004740:	2b00      	cmp	r3, #0
 8004742:	d103      	bne.n	800474c <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f000 ff2a 	bl	800559e <I2C_SlaveReceive_RXNE>
 800474a:	e014      	b.n	8004776 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	089b      	lsrs	r3, r3, #2
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00e      	beq.n	8004776 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	0a5b      	lsrs	r3, r3, #9
 800475c:	f003 0301 	and.w	r3, r3, #1
 8004760:	2b00      	cmp	r3, #0
 8004762:	d008      	beq.n	8004776 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f000 ff58 	bl	800561a <I2C_SlaveReceive_BTF>
 800476a:	e004      	b.n	8004776 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800476c:	bf00      	nop
 800476e:	e002      	b.n	8004776 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004770:	bf00      	nop
 8004772:	e000      	b.n	8004776 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004774:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004776:	3720      	adds	r7, #32
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b08a      	sub	sp, #40	@ 0x28
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004794:	2300      	movs	r3, #0
 8004796:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800479e:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80047a0:	6a3b      	ldr	r3, [r7, #32]
 80047a2:	0a1b      	lsrs	r3, r3, #8
 80047a4:	f003 0301 	and.w	r3, r3, #1
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00e      	beq.n	80047ca <HAL_I2C_ER_IRQHandler+0x4e>
 80047ac:	69fb      	ldr	r3, [r7, #28]
 80047ae:	0a1b      	lsrs	r3, r3, #8
 80047b0:	f003 0301 	and.w	r3, r3, #1
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d008      	beq.n	80047ca <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80047b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ba:	f043 0301 	orr.w	r3, r3, #1
 80047be:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80047c8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80047ca:	6a3b      	ldr	r3, [r7, #32]
 80047cc:	0a5b      	lsrs	r3, r3, #9
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00e      	beq.n	80047f4 <HAL_I2C_ER_IRQHandler+0x78>
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	0a1b      	lsrs	r3, r3, #8
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d008      	beq.n	80047f4 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80047e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e4:	f043 0302 	orr.w	r3, r3, #2
 80047e8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80047f2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80047f4:	6a3b      	ldr	r3, [r7, #32]
 80047f6:	0a9b      	lsrs	r3, r3, #10
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d03f      	beq.n	8004880 <HAL_I2C_ER_IRQHandler+0x104>
 8004800:	69fb      	ldr	r3, [r7, #28]
 8004802:	0a1b      	lsrs	r3, r3, #8
 8004804:	f003 0301 	and.w	r3, r3, #1
 8004808:	2b00      	cmp	r3, #0
 800480a:	d039      	beq.n	8004880 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800480c:	7efb      	ldrb	r3, [r7, #27]
 800480e:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004814:	b29b      	uxth	r3, r3
 8004816:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800481e:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004824:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004826:	7ebb      	ldrb	r3, [r7, #26]
 8004828:	2b20      	cmp	r3, #32
 800482a:	d112      	bne.n	8004852 <HAL_I2C_ER_IRQHandler+0xd6>
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10f      	bne.n	8004852 <HAL_I2C_ER_IRQHandler+0xd6>
 8004832:	7cfb      	ldrb	r3, [r7, #19]
 8004834:	2b21      	cmp	r3, #33	@ 0x21
 8004836:	d008      	beq.n	800484a <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004838:	7cfb      	ldrb	r3, [r7, #19]
 800483a:	2b29      	cmp	r3, #41	@ 0x29
 800483c:	d005      	beq.n	800484a <HAL_I2C_ER_IRQHandler+0xce>
 800483e:	7cfb      	ldrb	r3, [r7, #19]
 8004840:	2b28      	cmp	r3, #40	@ 0x28
 8004842:	d106      	bne.n	8004852 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2b21      	cmp	r3, #33	@ 0x21
 8004848:	d103      	bne.n	8004852 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f001 f882 	bl	8005954 <I2C_Slave_AF>
 8004850:	e016      	b.n	8004880 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800485a:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800485c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485e:	f043 0304 	orr.w	r3, r3, #4
 8004862:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004864:	7efb      	ldrb	r3, [r7, #27]
 8004866:	2b10      	cmp	r3, #16
 8004868:	d002      	beq.n	8004870 <HAL_I2C_ER_IRQHandler+0xf4>
 800486a:	7efb      	ldrb	r3, [r7, #27]
 800486c:	2b40      	cmp	r3, #64	@ 0x40
 800486e:	d107      	bne.n	8004880 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800487e:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004880:	6a3b      	ldr	r3, [r7, #32]
 8004882:	0adb      	lsrs	r3, r3, #11
 8004884:	f003 0301 	and.w	r3, r3, #1
 8004888:	2b00      	cmp	r3, #0
 800488a:	d00e      	beq.n	80048aa <HAL_I2C_ER_IRQHandler+0x12e>
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	0a1b      	lsrs	r3, r3, #8
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	2b00      	cmp	r3, #0
 8004896:	d008      	beq.n	80048aa <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489a:	f043 0308 	orr.w	r3, r3, #8
 800489e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80048a8:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80048aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d008      	beq.n	80048c2 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80048b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b6:	431a      	orrs	r2, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f001 f8bd 	bl	8005a3c <I2C_ITError>
  }
}
 80048c2:	bf00      	nop
 80048c4:	3728      	adds	r7, #40	@ 0x28
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}

080048ca <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b083      	sub	sp, #12
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80048d2:	bf00      	nop
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr

080048de <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048de:	b480      	push	{r7}
 80048e0:	b083      	sub	sp, #12
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80048e6:	bf00      	nop
 80048e8:	370c      	adds	r7, #12
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr

080048f2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048f2:	b480      	push	{r7}
 80048f4:	b083      	sub	sp, #12
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80048fa:	bf00      	nop
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr

08004906 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004906:	b480      	push	{r7}
 8004908:	b083      	sub	sp, #12
 800490a:	af00      	add	r7, sp, #0
 800490c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800490e:	bf00      	nop
 8004910:	370c      	adds	r7, #12
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr

0800491a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800491a:	b480      	push	{r7}
 800491c:	b083      	sub	sp, #12
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
 8004922:	460b      	mov	r3, r1
 8004924:	70fb      	strb	r3, [r7, #3]
 8004926:	4613      	mov	r3, r2
 8004928:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800492a:	bf00      	nop
 800492c:	370c      	adds	r7, #12
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr

08004936 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004936:	b480      	push	{r7}
 8004938:	b083      	sub	sp, #12
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800493e:	bf00      	nop
 8004940:	370c      	adds	r7, #12
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr

0800494a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800494a:	b480      	push	{r7}
 800494c:	b083      	sub	sp, #12
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr

0800495e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800495e:	b480      	push	{r7}
 8004960:	b083      	sub	sp, #12
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004966:	bf00      	nop
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr

08004972 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004972:	b480      	push	{r7}
 8004974:	b083      	sub	sp, #12
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800497a:	bf00      	nop
 800497c:	370c      	adds	r7, #12
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr

08004986 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004986:	b480      	push	{r7}
 8004988:	b083      	sub	sp, #12
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800498e:	bf00      	nop
 8004990:	370c      	adds	r7, #12
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr

0800499a <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800499a:	b580      	push	{r7, lr}
 800499c:	b084      	sub	sp, #16
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049a8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80049b0:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d150      	bne.n	8004a62 <I2C_MasterTransmit_TXE+0xc8>
 80049c0:	7bfb      	ldrb	r3, [r7, #15]
 80049c2:	2b21      	cmp	r3, #33	@ 0x21
 80049c4:	d14d      	bne.n	8004a62 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	2b08      	cmp	r3, #8
 80049ca:	d01d      	beq.n	8004a08 <I2C_MasterTransmit_TXE+0x6e>
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	2b20      	cmp	r3, #32
 80049d0:	d01a      	beq.n	8004a08 <I2C_MasterTransmit_TXE+0x6e>
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80049d8:	d016      	beq.n	8004a08 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	685a      	ldr	r2, [r3, #4]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80049e8:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2211      	movs	r2, #17
 80049ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2220      	movs	r2, #32
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f7ff ff62 	bl	80048ca <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a06:	e060      	b.n	8004aca <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685a      	ldr	r2, [r3, #4]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004a16:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a26:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2220      	movs	r2, #32
 8004a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	2b40      	cmp	r3, #64	@ 0x40
 8004a40:	d107      	bne.n	8004a52 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f7ff ff7d 	bl	800494a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a50:	e03b      	b.n	8004aca <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f7ff ff35 	bl	80048ca <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a60:	e033      	b.n	8004aca <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004a62:	7bfb      	ldrb	r3, [r7, #15]
 8004a64:	2b21      	cmp	r3, #33	@ 0x21
 8004a66:	d005      	beq.n	8004a74 <I2C_MasterTransmit_TXE+0xda>
 8004a68:	7bbb      	ldrb	r3, [r7, #14]
 8004a6a:	2b40      	cmp	r3, #64	@ 0x40
 8004a6c:	d12d      	bne.n	8004aca <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004a6e:	7bfb      	ldrb	r3, [r7, #15]
 8004a70:	2b22      	cmp	r3, #34	@ 0x22
 8004a72:	d12a      	bne.n	8004aca <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d108      	bne.n	8004a90 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	685a      	ldr	r2, [r3, #4]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a8c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004a8e:	e01c      	b.n	8004aca <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b40      	cmp	r3, #64	@ 0x40
 8004a9a:	d103      	bne.n	8004aa4 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	f000 f88e 	bl	8004bbe <I2C_MemoryTransmit_TXE_BTF>
}
 8004aa2:	e012      	b.n	8004aca <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa8:	781a      	ldrb	r2, [r3, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab4:	1c5a      	adds	r2, r3, #1
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004ac8:	e7ff      	b.n	8004aca <I2C_MasterTransmit_TXE+0x130>
 8004aca:	bf00      	nop
 8004acc:	3710      	adds	r7, #16
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}

08004ad2 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ad2:	b580      	push	{r7, lr}
 8004ad4:	b084      	sub	sp, #16
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ade:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	2b21      	cmp	r3, #33	@ 0x21
 8004aea:	d164      	bne.n	8004bb6 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d012      	beq.n	8004b1c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afa:	781a      	ldrb	r2, [r3, #0]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b06:	1c5a      	adds	r2, r3, #1
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	3b01      	subs	r3, #1
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004b1a:	e04c      	b.n	8004bb6 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2b08      	cmp	r3, #8
 8004b20:	d01d      	beq.n	8004b5e <I2C_MasterTransmit_BTF+0x8c>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2b20      	cmp	r3, #32
 8004b26:	d01a      	beq.n	8004b5e <I2C_MasterTransmit_BTF+0x8c>
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b2e:	d016      	beq.n	8004b5e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b3e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2211      	movs	r2, #17
 8004b44:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2220      	movs	r2, #32
 8004b52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f7ff feb7 	bl	80048ca <HAL_I2C_MasterTxCpltCallback>
}
 8004b5c:	e02b      	b.n	8004bb6 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	685a      	ldr	r2, [r3, #4]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b6c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b7c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2220      	movs	r2, #32
 8004b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	2b40      	cmp	r3, #64	@ 0x40
 8004b96:	d107      	bne.n	8004ba8 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f7ff fed2 	bl	800494a <HAL_I2C_MemTxCpltCallback>
}
 8004ba6:	e006      	b.n	8004bb6 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	f7ff fe8a 	bl	80048ca <HAL_I2C_MasterTxCpltCallback>
}
 8004bb6:	bf00      	nop
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}

08004bbe <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b084      	sub	sp, #16
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bcc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d11d      	bne.n	8004c12 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d10b      	bne.n	8004bf6 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004be2:	b2da      	uxtb	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bee:	1c9a      	adds	r2, r3, #2
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004bf4:	e077      	b.n	8004ce6 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	121b      	asrs	r3, r3, #8
 8004bfe:	b2da      	uxtb	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c0a:	1c5a      	adds	r2, r3, #1
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004c10:	e069      	b.n	8004ce6 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d10b      	bne.n	8004c32 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c1e:	b2da      	uxtb	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c2a:	1c5a      	adds	r2, r3, #1
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004c30:	e059      	b.n	8004ce6 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d152      	bne.n	8004ce0 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004c3a:	7bfb      	ldrb	r3, [r7, #15]
 8004c3c:	2b22      	cmp	r3, #34	@ 0x22
 8004c3e:	d10d      	bne.n	8004c5c <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c4e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c54:	1c5a      	adds	r2, r3, #1
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004c5a:	e044      	b.n	8004ce6 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d015      	beq.n	8004c92 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004c66:	7bfb      	ldrb	r3, [r7, #15]
 8004c68:	2b21      	cmp	r3, #33	@ 0x21
 8004c6a:	d112      	bne.n	8004c92 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c70:	781a      	ldrb	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c7c:	1c5a      	adds	r2, r3, #1
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	b29a      	uxth	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004c90:	e029      	b.n	8004ce6 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d124      	bne.n	8004ce6 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004c9c:	7bfb      	ldrb	r3, [r7, #15]
 8004c9e:	2b21      	cmp	r3, #33	@ 0x21
 8004ca0:	d121      	bne.n	8004ce6 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	685a      	ldr	r2, [r3, #4]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004cb0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cc0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2220      	movs	r2, #32
 8004ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f7ff fe36 	bl	800494a <HAL_I2C_MemTxCpltCallback>
}
 8004cde:	e002      	b.n	8004ce6 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f7ff fbc5 	bl	8004470 <I2C_Flush_DR>
}
 8004ce6:	bf00      	nop
 8004ce8:	3710      	adds	r7, #16
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}

08004cee <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004cee:	b580      	push	{r7, lr}
 8004cf0:	b084      	sub	sp, #16
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	2b22      	cmp	r3, #34	@ 0x22
 8004d00:	f040 80b9 	bne.w	8004e76 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d08:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	2b03      	cmp	r3, #3
 8004d16:	d921      	bls.n	8004d5c <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	691a      	ldr	r2, [r3, #16]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d22:	b2d2      	uxtb	r2, r2
 8004d24:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2a:	1c5a      	adds	r2, r3, #1
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	3b01      	subs	r3, #1
 8004d38:	b29a      	uxth	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	2b03      	cmp	r3, #3
 8004d46:	f040 8096 	bne.w	8004e76 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	685a      	ldr	r2, [r3, #4]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d58:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004d5a:	e08c      	b.n	8004e76 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d07f      	beq.n	8004e64 <I2C_MasterReceive_RXNE+0x176>
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d002      	beq.n	8004d70 <I2C_MasterReceive_RXNE+0x82>
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d179      	bne.n	8004e64 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f001 f83d 	bl	8005df0 <I2C_WaitOnSTOPRequestThroughIT>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d14c      	bne.n	8004e16 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d8a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	685a      	ldr	r2, [r3, #4]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004d9a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	691a      	ldr	r2, [r3, #16]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da6:	b2d2      	uxtb	r2, r2
 8004da8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dae:	1c5a      	adds	r2, r3, #1
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	b29a      	uxth	r2, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2220      	movs	r2, #32
 8004dc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	2b40      	cmp	r3, #64	@ 0x40
 8004dd4:	d10a      	bne.n	8004dec <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f7ff fdba 	bl	800495e <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004dea:	e044      	b.n	8004e76 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2b08      	cmp	r3, #8
 8004df8:	d002      	beq.n	8004e00 <I2C_MasterReceive_RXNE+0x112>
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2b20      	cmp	r3, #32
 8004dfe:	d103      	bne.n	8004e08 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e06:	e002      	b.n	8004e0e <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2212      	movs	r2, #18
 8004e0c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f7ff fd65 	bl	80048de <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004e14:	e02f      	b.n	8004e76 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	685a      	ldr	r2, [r3, #4]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004e24:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	691a      	ldr	r2, [r3, #16]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e30:	b2d2      	uxtb	r2, r2
 8004e32:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e38:	1c5a      	adds	r2, r3, #1
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	3b01      	subs	r3, #1
 8004e46:	b29a      	uxth	r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f7ff fd88 	bl	8004972 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004e62:	e008      	b.n	8004e76 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	685a      	ldr	r2, [r3, #4]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e72:	605a      	str	r2, [r3, #4]
}
 8004e74:	e7ff      	b.n	8004e76 <I2C_MasterReceive_RXNE+0x188>
 8004e76:	bf00      	nop
 8004e78:	3710      	adds	r7, #16
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e7e:	b580      	push	{r7, lr}
 8004e80:	b084      	sub	sp, #16
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e8a:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	2b04      	cmp	r3, #4
 8004e94:	d11b      	bne.n	8004ece <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ea4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	691a      	ldr	r2, [r3, #16]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb0:	b2d2      	uxtb	r2, r2
 8004eb2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb8:	1c5a      	adds	r2, r3, #1
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004ecc:	e0c4      	b.n	8005058 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	2b03      	cmp	r3, #3
 8004ed6:	d129      	bne.n	8004f2c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ee6:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2b04      	cmp	r3, #4
 8004eec:	d00a      	beq.n	8004f04 <I2C_MasterReceive_BTF+0x86>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d007      	beq.n	8004f04 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f02:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	691a      	ldr	r2, [r3, #16]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f0e:	b2d2      	uxtb	r2, r2
 8004f10:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f16:	1c5a      	adds	r2, r3, #1
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	3b01      	subs	r3, #1
 8004f24:	b29a      	uxth	r2, r3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004f2a:	e095      	b.n	8005058 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d17d      	bne.n	8005032 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d002      	beq.n	8004f42 <I2C_MasterReceive_BTF+0xc4>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2b10      	cmp	r3, #16
 8004f40:	d108      	bne.n	8004f54 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f50:	601a      	str	r2, [r3, #0]
 8004f52:	e016      	b.n	8004f82 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2b04      	cmp	r3, #4
 8004f58:	d002      	beq.n	8004f60 <I2C_MasterReceive_BTF+0xe2>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2b02      	cmp	r3, #2
 8004f5e:	d108      	bne.n	8004f72 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f6e:	601a      	str	r2, [r3, #0]
 8004f70:	e007      	b.n	8004f82 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f80:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	691a      	ldr	r2, [r3, #16]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8c:	b2d2      	uxtb	r2, r2
 8004f8e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f94:	1c5a      	adds	r2, r3, #1
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	691a      	ldr	r2, [r3, #16]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb2:	b2d2      	uxtb	r2, r2
 8004fb4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fba:	1c5a      	adds	r2, r3, #1
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	3b01      	subs	r3, #1
 8004fc8:	b29a      	uxth	r2, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	685a      	ldr	r2, [r3, #4]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004fdc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2220      	movs	r2, #32
 8004fe2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	2b40      	cmp	r3, #64	@ 0x40
 8004ff0:	d10a      	bne.n	8005008 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f7ff fcac 	bl	800495e <HAL_I2C_MemRxCpltCallback>
}
 8005006:	e027      	b.n	8005058 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2b08      	cmp	r3, #8
 8005014:	d002      	beq.n	800501c <I2C_MasterReceive_BTF+0x19e>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2b20      	cmp	r3, #32
 800501a:	d103      	bne.n	8005024 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	631a      	str	r2, [r3, #48]	@ 0x30
 8005022:	e002      	b.n	800502a <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2212      	movs	r2, #18
 8005028:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f7ff fc57 	bl	80048de <HAL_I2C_MasterRxCpltCallback>
}
 8005030:	e012      	b.n	8005058 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	691a      	ldr	r2, [r3, #16]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503c:	b2d2      	uxtb	r2, r2
 800503e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005044:	1c5a      	adds	r2, r3, #1
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800504e:	b29b      	uxth	r3, r3
 8005050:	3b01      	subs	r3, #1
 8005052:	b29a      	uxth	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005058:	bf00      	nop
 800505a:	3710      	adds	r7, #16
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800506e:	b2db      	uxtb	r3, r3
 8005070:	2b40      	cmp	r3, #64	@ 0x40
 8005072:	d117      	bne.n	80050a4 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005078:	2b00      	cmp	r3, #0
 800507a:	d109      	bne.n	8005090 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005080:	b2db      	uxtb	r3, r3
 8005082:	461a      	mov	r2, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800508c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800508e:	e067      	b.n	8005160 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005094:	b2db      	uxtb	r3, r3
 8005096:	f043 0301 	orr.w	r3, r3, #1
 800509a:	b2da      	uxtb	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	611a      	str	r2, [r3, #16]
}
 80050a2:	e05d      	b.n	8005160 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050ac:	d133      	bne.n	8005116 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	2b21      	cmp	r3, #33	@ 0x21
 80050b8:	d109      	bne.n	80050ce <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	461a      	mov	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80050ca:	611a      	str	r2, [r3, #16]
 80050cc:	e008      	b.n	80050e0 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	f043 0301 	orr.w	r3, r3, #1
 80050d8:	b2da      	uxtb	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d004      	beq.n	80050f2 <I2C_Master_SB+0x92>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d108      	bne.n	8005104 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d032      	beq.n	8005160 <I2C_Master_SB+0x100>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005100:	2b00      	cmp	r3, #0
 8005102:	d02d      	beq.n	8005160 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	685a      	ldr	r2, [r3, #4]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005112:	605a      	str	r2, [r3, #4]
}
 8005114:	e024      	b.n	8005160 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800511a:	2b00      	cmp	r3, #0
 800511c:	d10e      	bne.n	800513c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005122:	b29b      	uxth	r3, r3
 8005124:	11db      	asrs	r3, r3, #7
 8005126:	b2db      	uxtb	r3, r3
 8005128:	f003 0306 	and.w	r3, r3, #6
 800512c:	b2db      	uxtb	r3, r3
 800512e:	f063 030f 	orn	r3, r3, #15
 8005132:	b2da      	uxtb	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	611a      	str	r2, [r3, #16]
}
 800513a:	e011      	b.n	8005160 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005140:	2b01      	cmp	r3, #1
 8005142:	d10d      	bne.n	8005160 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005148:	b29b      	uxth	r3, r3
 800514a:	11db      	asrs	r3, r3, #7
 800514c:	b2db      	uxtb	r3, r3
 800514e:	f003 0306 	and.w	r3, r3, #6
 8005152:	b2db      	uxtb	r3, r3
 8005154:	f063 030e 	orn	r3, r3, #14
 8005158:	b2da      	uxtb	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	611a      	str	r2, [r3, #16]
}
 8005160:	bf00      	nop
 8005162:	370c      	adds	r7, #12
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005178:	b2da      	uxtb	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005184:	2b00      	cmp	r3, #0
 8005186:	d004      	beq.n	8005192 <I2C_Master_ADD10+0x26>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800518c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800518e:	2b00      	cmp	r3, #0
 8005190:	d108      	bne.n	80051a4 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00c      	beq.n	80051b4 <I2C_Master_ADD10+0x48>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800519e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d007      	beq.n	80051b4 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	685a      	ldr	r2, [r3, #4]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051b2:	605a      	str	r2, [r3, #4]
  }
}
 80051b4:	bf00      	nop
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b091      	sub	sp, #68	@ 0x44
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80051ce:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051dc:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	2b22      	cmp	r3, #34	@ 0x22
 80051e8:	f040 8169 	bne.w	80054be <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10f      	bne.n	8005214 <I2C_Master_ADDR+0x54>
 80051f4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80051f8:	2b40      	cmp	r3, #64	@ 0x40
 80051fa:	d10b      	bne.n	8005214 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051fc:	2300      	movs	r3, #0
 80051fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	633b      	str	r3, [r7, #48]	@ 0x30
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	699b      	ldr	r3, [r3, #24]
 800520e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005212:	e160      	b.n	80054d6 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005218:	2b00      	cmp	r3, #0
 800521a:	d11d      	bne.n	8005258 <I2C_Master_ADDR+0x98>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	691b      	ldr	r3, [r3, #16]
 8005220:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005224:	d118      	bne.n	8005258 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005226:	2300      	movs	r3, #0
 8005228:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	695b      	ldr	r3, [r3, #20]
 8005230:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800523a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800524a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005250:	1c5a      	adds	r2, r3, #1
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	651a      	str	r2, [r3, #80]	@ 0x50
 8005256:	e13e      	b.n	80054d6 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800525c:	b29b      	uxth	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d113      	bne.n	800528a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005262:	2300      	movs	r3, #0
 8005264:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	695b      	ldr	r3, [r3, #20]
 800526c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	699b      	ldr	r3, [r3, #24]
 8005274:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005276:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005286:	601a      	str	r2, [r3, #0]
 8005288:	e115      	b.n	80054b6 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800528e:	b29b      	uxth	r3, r3
 8005290:	2b01      	cmp	r3, #1
 8005292:	f040 808a 	bne.w	80053aa <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005298:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800529c:	d137      	bne.n	800530e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052ac:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052bc:	d113      	bne.n	80052e6 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052cc:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052ce:	2300      	movs	r3, #0
 80052d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80052e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e4:	e0e7      	b.n	80054b6 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052e6:	2300      	movs	r3, #0
 80052e8:	623b      	str	r3, [r7, #32]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	695b      	ldr	r3, [r3, #20]
 80052f0:	623b      	str	r3, [r7, #32]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	699b      	ldr	r3, [r3, #24]
 80052f8:	623b      	str	r3, [r7, #32]
 80052fa:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800530a:	601a      	str	r2, [r3, #0]
 800530c:	e0d3      	b.n	80054b6 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800530e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005310:	2b08      	cmp	r3, #8
 8005312:	d02e      	beq.n	8005372 <I2C_Master_ADDR+0x1b2>
 8005314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005316:	2b20      	cmp	r3, #32
 8005318:	d02b      	beq.n	8005372 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800531a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800531c:	2b12      	cmp	r3, #18
 800531e:	d102      	bne.n	8005326 <I2C_Master_ADDR+0x166>
 8005320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005322:	2b01      	cmp	r3, #1
 8005324:	d125      	bne.n	8005372 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005328:	2b04      	cmp	r3, #4
 800532a:	d00e      	beq.n	800534a <I2C_Master_ADDR+0x18a>
 800532c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800532e:	2b02      	cmp	r3, #2
 8005330:	d00b      	beq.n	800534a <I2C_Master_ADDR+0x18a>
 8005332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005334:	2b10      	cmp	r3, #16
 8005336:	d008      	beq.n	800534a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005346:	601a      	str	r2, [r3, #0]
 8005348:	e007      	b.n	800535a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005358:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800535a:	2300      	movs	r3, #0
 800535c:	61fb      	str	r3, [r7, #28]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	695b      	ldr	r3, [r3, #20]
 8005364:	61fb      	str	r3, [r7, #28]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	61fb      	str	r3, [r7, #28]
 800536e:	69fb      	ldr	r3, [r7, #28]
 8005370:	e0a1      	b.n	80054b6 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005380:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005382:	2300      	movs	r3, #0
 8005384:	61bb      	str	r3, [r7, #24]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	695b      	ldr	r3, [r3, #20]
 800538c:	61bb      	str	r3, [r7, #24]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	699b      	ldr	r3, [r3, #24]
 8005394:	61bb      	str	r3, [r7, #24]
 8005396:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053a6:	601a      	str	r2, [r3, #0]
 80053a8:	e085      	b.n	80054b6 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	d14d      	bne.n	8005450 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80053b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053b6:	2b04      	cmp	r3, #4
 80053b8:	d016      	beq.n	80053e8 <I2C_Master_ADDR+0x228>
 80053ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053bc:	2b02      	cmp	r3, #2
 80053be:	d013      	beq.n	80053e8 <I2C_Master_ADDR+0x228>
 80053c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053c2:	2b10      	cmp	r3, #16
 80053c4:	d010      	beq.n	80053e8 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053d4:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053e4:	601a      	str	r2, [r3, #0]
 80053e6:	e007      	b.n	80053f8 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053f6:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005402:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005406:	d117      	bne.n	8005438 <I2C_Master_ADDR+0x278>
 8005408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800540a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800540e:	d00b      	beq.n	8005428 <I2C_Master_ADDR+0x268>
 8005410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005412:	2b01      	cmp	r3, #1
 8005414:	d008      	beq.n	8005428 <I2C_Master_ADDR+0x268>
 8005416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005418:	2b08      	cmp	r3, #8
 800541a:	d005      	beq.n	8005428 <I2C_Master_ADDR+0x268>
 800541c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800541e:	2b10      	cmp	r3, #16
 8005420:	d002      	beq.n	8005428 <I2C_Master_ADDR+0x268>
 8005422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005424:	2b20      	cmp	r3, #32
 8005426:	d107      	bne.n	8005438 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005436:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005438:	2300      	movs	r3, #0
 800543a:	617b      	str	r3, [r7, #20]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	695b      	ldr	r3, [r3, #20]
 8005442:	617b      	str	r3, [r7, #20]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	617b      	str	r3, [r7, #20]
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	e032      	b.n	80054b6 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800545e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800546a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800546e:	d117      	bne.n	80054a0 <I2C_Master_ADDR+0x2e0>
 8005470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005472:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005476:	d00b      	beq.n	8005490 <I2C_Master_ADDR+0x2d0>
 8005478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800547a:	2b01      	cmp	r3, #1
 800547c:	d008      	beq.n	8005490 <I2C_Master_ADDR+0x2d0>
 800547e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005480:	2b08      	cmp	r3, #8
 8005482:	d005      	beq.n	8005490 <I2C_Master_ADDR+0x2d0>
 8005484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005486:	2b10      	cmp	r3, #16
 8005488:	d002      	beq.n	8005490 <I2C_Master_ADDR+0x2d0>
 800548a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800548c:	2b20      	cmp	r3, #32
 800548e:	d107      	bne.n	80054a0 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	685a      	ldr	r2, [r3, #4]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800549e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054a0:	2300      	movs	r3, #0
 80054a2:	613b      	str	r3, [r7, #16]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	695b      	ldr	r3, [r3, #20]
 80054aa:	613b      	str	r3, [r7, #16]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	613b      	str	r3, [r7, #16]
 80054b4:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80054bc:	e00b      	b.n	80054d6 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054be:	2300      	movs	r3, #0
 80054c0:	60fb      	str	r3, [r7, #12]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	695b      	ldr	r3, [r3, #20]
 80054c8:	60fb      	str	r3, [r7, #12]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	699b      	ldr	r3, [r3, #24]
 80054d0:	60fb      	str	r3, [r7, #12]
 80054d2:	68fb      	ldr	r3, [r7, #12]
}
 80054d4:	e7ff      	b.n	80054d6 <I2C_Master_ADDR+0x316>
 80054d6:	bf00      	nop
 80054d8:	3744      	adds	r7, #68	@ 0x44
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr

080054e2 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80054e2:	b580      	push	{r7, lr}
 80054e4:	b084      	sub	sp, #16
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054f0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d02b      	beq.n	8005554 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005500:	781a      	ldrb	r2, [r3, #0]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550c:	1c5a      	adds	r2, r3, #1
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005516:	b29b      	uxth	r3, r3
 8005518:	3b01      	subs	r3, #1
 800551a:	b29a      	uxth	r2, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005524:	b29b      	uxth	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d114      	bne.n	8005554 <I2C_SlaveTransmit_TXE+0x72>
 800552a:	7bfb      	ldrb	r3, [r7, #15]
 800552c:	2b29      	cmp	r3, #41	@ 0x29
 800552e:	d111      	bne.n	8005554 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	685a      	ldr	r2, [r3, #4]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800553e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2221      	movs	r2, #33	@ 0x21
 8005544:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2228      	movs	r2, #40	@ 0x28
 800554a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f7ff f9cf 	bl	80048f2 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005554:	bf00      	nop
 8005556:	3710      	adds	r7, #16
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005568:	b29b      	uxth	r3, r3
 800556a:	2b00      	cmp	r3, #0
 800556c:	d011      	beq.n	8005592 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005572:	781a      	ldrb	r2, [r3, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800557e:	1c5a      	adds	r2, r3, #1
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005588:	b29b      	uxth	r3, r3
 800558a:	3b01      	subs	r3, #1
 800558c:	b29a      	uxth	r2, r3
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005592:	bf00      	nop
 8005594:	370c      	adds	r7, #12
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr

0800559e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800559e:	b580      	push	{r7, lr}
 80055a0:	b084      	sub	sp, #16
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ac:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d02c      	beq.n	8005612 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	691a      	ldr	r2, [r3, #16]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c2:	b2d2      	uxtb	r2, r2
 80055c4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ca:	1c5a      	adds	r2, r3, #1
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055d4:	b29b      	uxth	r3, r3
 80055d6:	3b01      	subs	r3, #1
 80055d8:	b29a      	uxth	r2, r3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d114      	bne.n	8005612 <I2C_SlaveReceive_RXNE+0x74>
 80055e8:	7bfb      	ldrb	r3, [r7, #15]
 80055ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80055ec:	d111      	bne.n	8005612 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	685a      	ldr	r2, [r3, #4]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055fc:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2222      	movs	r2, #34	@ 0x22
 8005602:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2228      	movs	r2, #40	@ 0x28
 8005608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f7ff f97a 	bl	8004906 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005612:	bf00      	nop
 8005614:	3710      	adds	r7, #16
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}

0800561a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800561a:	b480      	push	{r7}
 800561c:	b083      	sub	sp, #12
 800561e:	af00      	add	r7, sp, #0
 8005620:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005626:	b29b      	uxth	r3, r3
 8005628:	2b00      	cmp	r3, #0
 800562a:	d012      	beq.n	8005652 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	691a      	ldr	r2, [r3, #16]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005636:	b2d2      	uxtb	r2, r2
 8005638:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800563e:	1c5a      	adds	r2, r3, #1
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005648:	b29b      	uxth	r3, r3
 800564a:	3b01      	subs	r3, #1
 800564c:	b29a      	uxth	r2, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005652:	bf00      	nop
 8005654:	370c      	adds	r7, #12
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr

0800565e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800565e:	b580      	push	{r7, lr}
 8005660:	b084      	sub	sp, #16
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
 8005666:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005668:	2300      	movs	r3, #0
 800566a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005672:	b2db      	uxtb	r3, r3
 8005674:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005678:	2b28      	cmp	r3, #40	@ 0x28
 800567a:	d127      	bne.n	80056cc <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800568a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	089b      	lsrs	r3, r3, #2
 8005690:	f003 0301 	and.w	r3, r3, #1
 8005694:	2b00      	cmp	r3, #0
 8005696:	d101      	bne.n	800569c <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005698:	2301      	movs	r3, #1
 800569a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	09db      	lsrs	r3, r3, #7
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d103      	bne.n	80056b0 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	81bb      	strh	r3, [r7, #12]
 80056ae:	e002      	b.n	80056b6 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80056be:	89ba      	ldrh	r2, [r7, #12]
 80056c0:	7bfb      	ldrb	r3, [r7, #15]
 80056c2:	4619      	mov	r1, r3
 80056c4:	6878      	ldr	r0, [r7, #4]
 80056c6:	f7ff f928 	bl	800491a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80056ca:	e00e      	b.n	80056ea <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056cc:	2300      	movs	r3, #0
 80056ce:	60bb      	str	r3, [r7, #8]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	695b      	ldr	r3, [r3, #20]
 80056d6:	60bb      	str	r3, [r7, #8]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	699b      	ldr	r3, [r3, #24]
 80056de:	60bb      	str	r3, [r7, #8]
 80056e0:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80056ea:	bf00      	nop
 80056ec:	3710      	adds	r7, #16
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
	...

080056f4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005702:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	685a      	ldr	r2, [r3, #4]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005712:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005714:	2300      	movs	r3, #0
 8005716:	60bb      	str	r3, [r7, #8]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	695b      	ldr	r3, [r3, #20]
 800571e:	60bb      	str	r3, [r7, #8]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f042 0201 	orr.w	r2, r2, #1
 800572e:	601a      	str	r2, [r3, #0]
 8005730:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005740:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800574c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005750:	d172      	bne.n	8005838 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005752:	7bfb      	ldrb	r3, [r7, #15]
 8005754:	2b22      	cmp	r3, #34	@ 0x22
 8005756:	d002      	beq.n	800575e <I2C_Slave_STOPF+0x6a>
 8005758:	7bfb      	ldrb	r3, [r7, #15]
 800575a:	2b2a      	cmp	r3, #42	@ 0x2a
 800575c:	d135      	bne.n	80057ca <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	b29a      	uxth	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005770:	b29b      	uxth	r3, r3
 8005772:	2b00      	cmp	r3, #0
 8005774:	d005      	beq.n	8005782 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800577a:	f043 0204 	orr.w	r2, r3, #4
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	685a      	ldr	r2, [r3, #4]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005790:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005796:	4618      	mov	r0, r3
 8005798:	f7fe fa8a 	bl	8003cb0 <HAL_DMA_GetState>
 800579c:	4603      	mov	r3, r0
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d049      	beq.n	8005836 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a6:	4a69      	ldr	r2, [pc, #420]	@ (800594c <I2C_Slave_STOPF+0x258>)
 80057a8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7fe f8d2 	bl	8003958 <HAL_DMA_Abort_IT>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d03d      	beq.n	8005836 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80057c4:	4610      	mov	r0, r2
 80057c6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80057c8:	e035      	b.n	8005836 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	b29a      	uxth	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057dc:	b29b      	uxth	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d005      	beq.n	80057ee <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e6:	f043 0204 	orr.w	r2, r3, #4
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	685a      	ldr	r2, [r3, #4]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057fc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005802:	4618      	mov	r0, r3
 8005804:	f7fe fa54 	bl	8003cb0 <HAL_DMA_GetState>
 8005808:	4603      	mov	r3, r0
 800580a:	2b01      	cmp	r3, #1
 800580c:	d014      	beq.n	8005838 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005812:	4a4e      	ldr	r2, [pc, #312]	@ (800594c <I2C_Slave_STOPF+0x258>)
 8005814:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800581a:	4618      	mov	r0, r3
 800581c:	f7fe f89c 	bl	8003958 <HAL_DMA_Abort_IT>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d008      	beq.n	8005838 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800582a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005830:	4610      	mov	r0, r2
 8005832:	4798      	blx	r3
 8005834:	e000      	b.n	8005838 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005836:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800583c:	b29b      	uxth	r3, r3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d03e      	beq.n	80058c0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	695b      	ldr	r3, [r3, #20]
 8005848:	f003 0304 	and.w	r3, r3, #4
 800584c:	2b04      	cmp	r3, #4
 800584e:	d112      	bne.n	8005876 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	691a      	ldr	r2, [r3, #16]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800585a:	b2d2      	uxtb	r2, r2
 800585c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005862:	1c5a      	adds	r2, r3, #1
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800586c:	b29b      	uxth	r3, r3
 800586e:	3b01      	subs	r3, #1
 8005870:	b29a      	uxth	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	695b      	ldr	r3, [r3, #20]
 800587c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005880:	2b40      	cmp	r3, #64	@ 0x40
 8005882:	d112      	bne.n	80058aa <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	691a      	ldr	r2, [r3, #16]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800588e:	b2d2      	uxtb	r2, r2
 8005890:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005896:	1c5a      	adds	r2, r3, #1
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058a0:	b29b      	uxth	r3, r3
 80058a2:	3b01      	subs	r3, #1
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d005      	beq.n	80058c0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b8:	f043 0204 	orr.w	r2, r3, #4
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d003      	beq.n	80058d0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f000 f8b7 	bl	8005a3c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80058ce:	e039      	b.n	8005944 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80058d0:	7bfb      	ldrb	r3, [r7, #15]
 80058d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80058d4:	d109      	bne.n	80058ea <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2228      	movs	r2, #40	@ 0x28
 80058e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f7ff f80e 	bl	8004906 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	2b28      	cmp	r3, #40	@ 0x28
 80058f4:	d111      	bne.n	800591a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	4a15      	ldr	r2, [pc, #84]	@ (8005950 <I2C_Slave_STOPF+0x25c>)
 80058fa:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2220      	movs	r2, #32
 8005906:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f7ff f80f 	bl	8004936 <HAL_I2C_ListenCpltCallback>
}
 8005918:	e014      	b.n	8005944 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591e:	2b22      	cmp	r3, #34	@ 0x22
 8005920:	d002      	beq.n	8005928 <I2C_Slave_STOPF+0x234>
 8005922:	7bfb      	ldrb	r3, [r7, #15]
 8005924:	2b22      	cmp	r3, #34	@ 0x22
 8005926:	d10d      	bne.n	8005944 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2220      	movs	r2, #32
 8005932:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f7fe ffe1 	bl	8004906 <HAL_I2C_SlaveRxCpltCallback>
}
 8005944:	bf00      	nop
 8005946:	3710      	adds	r7, #16
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}
 800594c:	08005ca1 	.word	0x08005ca1
 8005950:	ffff0000 	.word	0xffff0000

08005954 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005962:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005968:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	2b08      	cmp	r3, #8
 800596e:	d002      	beq.n	8005976 <I2C_Slave_AF+0x22>
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	2b20      	cmp	r3, #32
 8005974:	d129      	bne.n	80059ca <I2C_Slave_AF+0x76>
 8005976:	7bfb      	ldrb	r3, [r7, #15]
 8005978:	2b28      	cmp	r3, #40	@ 0x28
 800597a:	d126      	bne.n	80059ca <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a2e      	ldr	r2, [pc, #184]	@ (8005a38 <I2C_Slave_AF+0xe4>)
 8005980:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	685a      	ldr	r2, [r3, #4]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005990:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800599a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059aa:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f7fe ffb7 	bl	8004936 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80059c8:	e031      	b.n	8005a2e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80059ca:	7bfb      	ldrb	r3, [r7, #15]
 80059cc:	2b21      	cmp	r3, #33	@ 0x21
 80059ce:	d129      	bne.n	8005a24 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a19      	ldr	r2, [pc, #100]	@ (8005a38 <I2C_Slave_AF+0xe4>)
 80059d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2221      	movs	r2, #33	@ 0x21
 80059da:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2220      	movs	r2, #32
 80059e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	685a      	ldr	r2, [r3, #4]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80059fa:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a04:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a14:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f7fe fd2a 	bl	8004470 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f7fe ff68 	bl	80048f2 <HAL_I2C_SlaveTxCpltCallback>
}
 8005a22:	e004      	b.n	8005a2e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a2c:	615a      	str	r2, [r3, #20]
}
 8005a2e:	bf00      	nop
 8005a30:	3710      	adds	r7, #16
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	ffff0000 	.word	0xffff0000

08005a3c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a4a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a52:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005a54:	7bbb      	ldrb	r3, [r7, #14]
 8005a56:	2b10      	cmp	r3, #16
 8005a58:	d002      	beq.n	8005a60 <I2C_ITError+0x24>
 8005a5a:	7bbb      	ldrb	r3, [r7, #14]
 8005a5c:	2b40      	cmp	r3, #64	@ 0x40
 8005a5e:	d10a      	bne.n	8005a76 <I2C_ITError+0x3a>
 8005a60:	7bfb      	ldrb	r3, [r7, #15]
 8005a62:	2b22      	cmp	r3, #34	@ 0x22
 8005a64:	d107      	bne.n	8005a76 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a74:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a76:	7bfb      	ldrb	r3, [r7, #15]
 8005a78:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005a7c:	2b28      	cmp	r3, #40	@ 0x28
 8005a7e:	d107      	bne.n	8005a90 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2228      	movs	r2, #40	@ 0x28
 8005a8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005a8e:	e015      	b.n	8005abc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a9e:	d00a      	beq.n	8005ab6 <I2C_ITError+0x7a>
 8005aa0:	7bfb      	ldrb	r3, [r7, #15]
 8005aa2:	2b60      	cmp	r3, #96	@ 0x60
 8005aa4:	d007      	beq.n	8005ab6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2220      	movs	r2, #32
 8005aaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ac6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005aca:	d162      	bne.n	8005b92 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	685a      	ldr	r2, [r3, #4]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ada:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ae0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d020      	beq.n	8005b2c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aee:	4a6a      	ldr	r2, [pc, #424]	@ (8005c98 <I2C_ITError+0x25c>)
 8005af0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005af6:	4618      	mov	r0, r3
 8005af8:	f7fd ff2e 	bl	8003958 <HAL_DMA_Abort_IT>
 8005afc:	4603      	mov	r3, r0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	f000 8089 	beq.w	8005c16 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f022 0201 	bic.w	r2, r2, #1
 8005b12:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2220      	movs	r2, #32
 8005b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b22:	687a      	ldr	r2, [r7, #4]
 8005b24:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005b26:	4610      	mov	r0, r2
 8005b28:	4798      	blx	r3
 8005b2a:	e074      	b.n	8005c16 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b30:	4a59      	ldr	r2, [pc, #356]	@ (8005c98 <I2C_ITError+0x25c>)
 8005b32:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f7fd ff0d 	bl	8003958 <HAL_DMA_Abort_IT>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d068      	beq.n	8005c16 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b4e:	2b40      	cmp	r3, #64	@ 0x40
 8005b50:	d10b      	bne.n	8005b6a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	691a      	ldr	r2, [r3, #16]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b5c:	b2d2      	uxtb	r2, r2
 8005b5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b64:	1c5a      	adds	r2, r3, #1
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f022 0201 	bic.w	r2, r2, #1
 8005b78:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2220      	movs	r2, #32
 8005b7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005b8c:	4610      	mov	r0, r2
 8005b8e:	4798      	blx	r3
 8005b90:	e041      	b.n	8005c16 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b60      	cmp	r3, #96	@ 0x60
 8005b9c:	d125      	bne.n	8005bea <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2220      	movs	r2, #32
 8005ba2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bb6:	2b40      	cmp	r3, #64	@ 0x40
 8005bb8:	d10b      	bne.n	8005bd2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	691a      	ldr	r2, [r3, #16]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc4:	b2d2      	uxtb	r2, r2
 8005bc6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bcc:	1c5a      	adds	r2, r3, #1
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f022 0201 	bic.w	r2, r2, #1
 8005be0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f7fe fecf 	bl	8004986 <HAL_I2C_AbortCpltCallback>
 8005be8:	e015      	b.n	8005c16 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	695b      	ldr	r3, [r3, #20]
 8005bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bf4:	2b40      	cmp	r3, #64	@ 0x40
 8005bf6:	d10b      	bne.n	8005c10 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	691a      	ldr	r2, [r3, #16]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c02:	b2d2      	uxtb	r2, r2
 8005c04:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c0a:	1c5a      	adds	r2, r3, #1
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f7fe feae 	bl	8004972 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c1a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d10e      	bne.n	8005c44 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d109      	bne.n	8005c44 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d104      	bne.n	8005c44 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d007      	beq.n	8005c54 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	685a      	ldr	r2, [r3, #4]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c52:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c5a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c60:	f003 0304 	and.w	r3, r3, #4
 8005c64:	2b04      	cmp	r3, #4
 8005c66:	d113      	bne.n	8005c90 <I2C_ITError+0x254>
 8005c68:	7bfb      	ldrb	r3, [r7, #15]
 8005c6a:	2b28      	cmp	r3, #40	@ 0x28
 8005c6c:	d110      	bne.n	8005c90 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a0a      	ldr	r2, [pc, #40]	@ (8005c9c <I2C_ITError+0x260>)
 8005c72:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2220      	movs	r2, #32
 8005c7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f7fe fe53 	bl	8004936 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005c90:	bf00      	nop
 8005c92:	3710      	adds	r7, #16
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	08005ca1 	.word	0x08005ca1
 8005c9c:	ffff0000 	.word	0xffff0000

08005ca0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b086      	sub	sp, #24
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cb8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005cba:	4b4b      	ldr	r3, [pc, #300]	@ (8005de8 <I2C_DMAAbort+0x148>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	08db      	lsrs	r3, r3, #3
 8005cc0:	4a4a      	ldr	r2, [pc, #296]	@ (8005dec <I2C_DMAAbort+0x14c>)
 8005cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cc6:	0a1a      	lsrs	r2, r3, #8
 8005cc8:	4613      	mov	r3, r2
 8005cca:	009b      	lsls	r3, r3, #2
 8005ccc:	4413      	add	r3, r2
 8005cce:	00da      	lsls	r2, r3, #3
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d106      	bne.n	8005ce8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cde:	f043 0220 	orr.w	r2, r3, #32
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005ce6:	e00a      	b.n	8005cfe <I2C_DMAAbort+0x5e>
    }
    count--;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	3b01      	subs	r3, #1
 8005cec:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cfc:	d0ea      	beq.n	8005cd4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d003      	beq.n	8005d0e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d003      	beq.n	8005d1e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d2c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	2200      	movs	r2, #0
 8005d32:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d003      	beq.n	8005d44 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d40:	2200      	movs	r2, #0
 8005d42:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d003      	beq.n	8005d54 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d50:	2200      	movs	r2, #0
 8005d52:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f022 0201 	bic.w	r2, r2, #1
 8005d62:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	2b60      	cmp	r3, #96	@ 0x60
 8005d6e:	d10e      	bne.n	8005d8e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	2220      	movs	r2, #32
 8005d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	2200      	movs	r2, #0
 8005d84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005d86:	6978      	ldr	r0, [r7, #20]
 8005d88:	f7fe fdfd 	bl	8004986 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005d8c:	e027      	b.n	8005dde <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005d8e:	7cfb      	ldrb	r3, [r7, #19]
 8005d90:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005d94:	2b28      	cmp	r3, #40	@ 0x28
 8005d96:	d117      	bne.n	8005dc8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f042 0201 	orr.w	r2, r2, #1
 8005da6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005db6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	2228      	movs	r2, #40	@ 0x28
 8005dc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005dc6:	e007      	b.n	8005dd8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	2220      	movs	r2, #32
 8005dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005dd8:	6978      	ldr	r0, [r7, #20]
 8005dda:	f7fe fdca 	bl	8004972 <HAL_I2C_ErrorCallback>
}
 8005dde:	bf00      	nop
 8005de0:	3718      	adds	r7, #24
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	20014d9c 	.word	0x20014d9c
 8005dec:	14f8b589 	.word	0x14f8b589

08005df0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b085      	sub	sp, #20
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005dfc:	4b13      	ldr	r3, [pc, #76]	@ (8005e4c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	08db      	lsrs	r3, r3, #3
 8005e02:	4a13      	ldr	r2, [pc, #76]	@ (8005e50 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005e04:	fba2 2303 	umull	r2, r3, r2, r3
 8005e08:	0a1a      	lsrs	r2, r3, #8
 8005e0a:	4613      	mov	r3, r2
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	4413      	add	r3, r2
 8005e10:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	3b01      	subs	r3, #1
 8005e16:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d107      	bne.n	8005e2e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e22:	f043 0220 	orr.w	r2, r3, #32
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e008      	b.n	8005e40 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e3c:	d0e9      	beq.n	8005e12 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3714      	adds	r7, #20
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr
 8005e4c:	20014d9c 	.word	0x20014d9c
 8005e50:	14f8b589 	.word	0x14f8b589

08005e54 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e60:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005e64:	d103      	bne.n	8005e6e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005e6c:	e007      	b.n	8005e7e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e72:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005e76:	d102      	bne.n	8005e7e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2208      	movs	r2, #8
 8005e7c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005e7e:	bf00      	nop
 8005e80:	370c      	adds	r7, #12
 8005e82:	46bd      	mov	sp, r7
 8005e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e88:	4770      	bx	lr
	...

08005e8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d101      	bne.n	8005ea0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e0cc      	b.n	800603a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ea0:	4b68      	ldr	r3, [pc, #416]	@ (8006044 <HAL_RCC_ClockConfig+0x1b8>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 030f 	and.w	r3, r3, #15
 8005ea8:	683a      	ldr	r2, [r7, #0]
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	d90c      	bls.n	8005ec8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eae:	4b65      	ldr	r3, [pc, #404]	@ (8006044 <HAL_RCC_ClockConfig+0x1b8>)
 8005eb0:	683a      	ldr	r2, [r7, #0]
 8005eb2:	b2d2      	uxtb	r2, r2
 8005eb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eb6:	4b63      	ldr	r3, [pc, #396]	@ (8006044 <HAL_RCC_ClockConfig+0x1b8>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 030f 	and.w	r3, r3, #15
 8005ebe:	683a      	ldr	r2, [r7, #0]
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d001      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e0b8      	b.n	800603a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0302 	and.w	r3, r3, #2
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d020      	beq.n	8005f16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0304 	and.w	r3, r3, #4
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d005      	beq.n	8005eec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ee0:	4b59      	ldr	r3, [pc, #356]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	4a58      	ldr	r2, [pc, #352]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005eea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 0308 	and.w	r3, r3, #8
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d005      	beq.n	8005f04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ef8:	4b53      	ldr	r3, [pc, #332]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	4a52      	ldr	r2, [pc, #328]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005efe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005f02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f04:	4b50      	ldr	r3, [pc, #320]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	494d      	ldr	r1, [pc, #308]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005f12:	4313      	orrs	r3, r2
 8005f14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0301 	and.w	r3, r3, #1
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d044      	beq.n	8005fac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d107      	bne.n	8005f3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f2a:	4b47      	ldr	r3, [pc, #284]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d119      	bne.n	8005f6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e07f      	b.n	800603a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d003      	beq.n	8005f4a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f46:	2b03      	cmp	r3, #3
 8005f48:	d107      	bne.n	8005f5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f4a:	4b3f      	ldr	r3, [pc, #252]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d109      	bne.n	8005f6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e06f      	b.n	800603a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f5a:	4b3b      	ldr	r3, [pc, #236]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0302 	and.w	r3, r3, #2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e067      	b.n	800603a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f6a:	4b37      	ldr	r3, [pc, #220]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	f023 0203 	bic.w	r2, r3, #3
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	4934      	ldr	r1, [pc, #208]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f7c:	f7fc fe94 	bl	8002ca8 <HAL_GetTick>
 8005f80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f82:	e00a      	b.n	8005f9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f84:	f7fc fe90 	bl	8002ca8 <HAL_GetTick>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d901      	bls.n	8005f9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e04f      	b.n	800603a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f9a:	4b2b      	ldr	r3, [pc, #172]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	f003 020c 	and.w	r2, r3, #12
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d1eb      	bne.n	8005f84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fac:	4b25      	ldr	r3, [pc, #148]	@ (8006044 <HAL_RCC_ClockConfig+0x1b8>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 030f 	and.w	r3, r3, #15
 8005fb4:	683a      	ldr	r2, [r7, #0]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d20c      	bcs.n	8005fd4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fba:	4b22      	ldr	r3, [pc, #136]	@ (8006044 <HAL_RCC_ClockConfig+0x1b8>)
 8005fbc:	683a      	ldr	r2, [r7, #0]
 8005fbe:	b2d2      	uxtb	r2, r2
 8005fc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fc2:	4b20      	ldr	r3, [pc, #128]	@ (8006044 <HAL_RCC_ClockConfig+0x1b8>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f003 030f 	and.w	r3, r3, #15
 8005fca:	683a      	ldr	r2, [r7, #0]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d001      	beq.n	8005fd4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e032      	b.n	800603a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 0304 	and.w	r3, r3, #4
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d008      	beq.n	8005ff2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fe0:	4b19      	ldr	r3, [pc, #100]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	4916      	ldr	r1, [pc, #88]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f003 0308 	and.w	r3, r3, #8
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d009      	beq.n	8006012 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ffe:	4b12      	ldr	r3, [pc, #72]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	691b      	ldr	r3, [r3, #16]
 800600a:	00db      	lsls	r3, r3, #3
 800600c:	490e      	ldr	r1, [pc, #56]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 800600e:	4313      	orrs	r3, r2
 8006010:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006012:	f000 f855 	bl	80060c0 <HAL_RCC_GetSysClockFreq>
 8006016:	4602      	mov	r2, r0
 8006018:	4b0b      	ldr	r3, [pc, #44]	@ (8006048 <HAL_RCC_ClockConfig+0x1bc>)
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	091b      	lsrs	r3, r3, #4
 800601e:	f003 030f 	and.w	r3, r3, #15
 8006022:	490a      	ldr	r1, [pc, #40]	@ (800604c <HAL_RCC_ClockConfig+0x1c0>)
 8006024:	5ccb      	ldrb	r3, [r1, r3]
 8006026:	fa22 f303 	lsr.w	r3, r2, r3
 800602a:	4a09      	ldr	r2, [pc, #36]	@ (8006050 <HAL_RCC_ClockConfig+0x1c4>)
 800602c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800602e:	4b09      	ldr	r3, [pc, #36]	@ (8006054 <HAL_RCC_ClockConfig+0x1c8>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4618      	mov	r0, r3
 8006034:	f7fc fdf4 	bl	8002c20 <HAL_InitTick>

  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3710      	adds	r7, #16
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	40023c00 	.word	0x40023c00
 8006048:	40023800 	.word	0x40023800
 800604c:	080302b4 	.word	0x080302b4
 8006050:	20014d9c 	.word	0x20014d9c
 8006054:	20014da0 	.word	0x20014da0

08006058 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006058:	b480      	push	{r7}
 800605a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800605c:	4b03      	ldr	r3, [pc, #12]	@ (800606c <HAL_RCC_GetHCLKFreq+0x14>)
 800605e:	681b      	ldr	r3, [r3, #0]
}
 8006060:	4618      	mov	r0, r3
 8006062:	46bd      	mov	sp, r7
 8006064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop
 800606c:	20014d9c 	.word	0x20014d9c

08006070 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006074:	f7ff fff0 	bl	8006058 <HAL_RCC_GetHCLKFreq>
 8006078:	4602      	mov	r2, r0
 800607a:	4b05      	ldr	r3, [pc, #20]	@ (8006090 <HAL_RCC_GetPCLK1Freq+0x20>)
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	0a9b      	lsrs	r3, r3, #10
 8006080:	f003 0307 	and.w	r3, r3, #7
 8006084:	4903      	ldr	r1, [pc, #12]	@ (8006094 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006086:	5ccb      	ldrb	r3, [r1, r3]
 8006088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800608c:	4618      	mov	r0, r3
 800608e:	bd80      	pop	{r7, pc}
 8006090:	40023800 	.word	0x40023800
 8006094:	080302c4 	.word	0x080302c4

08006098 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800609c:	f7ff ffdc 	bl	8006058 <HAL_RCC_GetHCLKFreq>
 80060a0:	4602      	mov	r2, r0
 80060a2:	4b05      	ldr	r3, [pc, #20]	@ (80060b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	0b5b      	lsrs	r3, r3, #13
 80060a8:	f003 0307 	and.w	r3, r3, #7
 80060ac:	4903      	ldr	r1, [pc, #12]	@ (80060bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80060ae:	5ccb      	ldrb	r3, [r1, r3]
 80060b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	40023800 	.word	0x40023800
 80060bc:	080302c4 	.word	0x080302c4

080060c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060c4:	b0ae      	sub	sp, #184	@ 0xb8
 80060c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80060c8:	2300      	movs	r3, #0
 80060ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80060ce:	2300      	movs	r3, #0
 80060d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80060d4:	2300      	movs	r3, #0
 80060d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80060da:	2300      	movs	r3, #0
 80060dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80060e0:	2300      	movs	r3, #0
 80060e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060e6:	4bcb      	ldr	r3, [pc, #812]	@ (8006414 <HAL_RCC_GetSysClockFreq+0x354>)
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	f003 030c 	and.w	r3, r3, #12
 80060ee:	2b0c      	cmp	r3, #12
 80060f0:	f200 8206 	bhi.w	8006500 <HAL_RCC_GetSysClockFreq+0x440>
 80060f4:	a201      	add	r2, pc, #4	@ (adr r2, 80060fc <HAL_RCC_GetSysClockFreq+0x3c>)
 80060f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060fa:	bf00      	nop
 80060fc:	08006131 	.word	0x08006131
 8006100:	08006501 	.word	0x08006501
 8006104:	08006501 	.word	0x08006501
 8006108:	08006501 	.word	0x08006501
 800610c:	08006139 	.word	0x08006139
 8006110:	08006501 	.word	0x08006501
 8006114:	08006501 	.word	0x08006501
 8006118:	08006501 	.word	0x08006501
 800611c:	08006141 	.word	0x08006141
 8006120:	08006501 	.word	0x08006501
 8006124:	08006501 	.word	0x08006501
 8006128:	08006501 	.word	0x08006501
 800612c:	08006331 	.word	0x08006331
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006130:	4bb9      	ldr	r3, [pc, #740]	@ (8006418 <HAL_RCC_GetSysClockFreq+0x358>)
 8006132:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006136:	e1e7      	b.n	8006508 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006138:	4bb8      	ldr	r3, [pc, #736]	@ (800641c <HAL_RCC_GetSysClockFreq+0x35c>)
 800613a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800613e:	e1e3      	b.n	8006508 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006140:	4bb4      	ldr	r3, [pc, #720]	@ (8006414 <HAL_RCC_GetSysClockFreq+0x354>)
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006148:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800614c:	4bb1      	ldr	r3, [pc, #708]	@ (8006414 <HAL_RCC_GetSysClockFreq+0x354>)
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006154:	2b00      	cmp	r3, #0
 8006156:	d071      	beq.n	800623c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006158:	4bae      	ldr	r3, [pc, #696]	@ (8006414 <HAL_RCC_GetSysClockFreq+0x354>)
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	099b      	lsrs	r3, r3, #6
 800615e:	2200      	movs	r2, #0
 8006160:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006164:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8006168:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800616c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006170:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006174:	2300      	movs	r3, #0
 8006176:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800617a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800617e:	4622      	mov	r2, r4
 8006180:	462b      	mov	r3, r5
 8006182:	f04f 0000 	mov.w	r0, #0
 8006186:	f04f 0100 	mov.w	r1, #0
 800618a:	0159      	lsls	r1, r3, #5
 800618c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006190:	0150      	lsls	r0, r2, #5
 8006192:	4602      	mov	r2, r0
 8006194:	460b      	mov	r3, r1
 8006196:	4621      	mov	r1, r4
 8006198:	1a51      	subs	r1, r2, r1
 800619a:	6439      	str	r1, [r7, #64]	@ 0x40
 800619c:	4629      	mov	r1, r5
 800619e:	eb63 0301 	sbc.w	r3, r3, r1
 80061a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80061a4:	f04f 0200 	mov.w	r2, #0
 80061a8:	f04f 0300 	mov.w	r3, #0
 80061ac:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80061b0:	4649      	mov	r1, r9
 80061b2:	018b      	lsls	r3, r1, #6
 80061b4:	4641      	mov	r1, r8
 80061b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80061ba:	4641      	mov	r1, r8
 80061bc:	018a      	lsls	r2, r1, #6
 80061be:	4641      	mov	r1, r8
 80061c0:	1a51      	subs	r1, r2, r1
 80061c2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80061c4:	4649      	mov	r1, r9
 80061c6:	eb63 0301 	sbc.w	r3, r3, r1
 80061ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061cc:	f04f 0200 	mov.w	r2, #0
 80061d0:	f04f 0300 	mov.w	r3, #0
 80061d4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80061d8:	4649      	mov	r1, r9
 80061da:	00cb      	lsls	r3, r1, #3
 80061dc:	4641      	mov	r1, r8
 80061de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061e2:	4641      	mov	r1, r8
 80061e4:	00ca      	lsls	r2, r1, #3
 80061e6:	4610      	mov	r0, r2
 80061e8:	4619      	mov	r1, r3
 80061ea:	4603      	mov	r3, r0
 80061ec:	4622      	mov	r2, r4
 80061ee:	189b      	adds	r3, r3, r2
 80061f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80061f2:	462b      	mov	r3, r5
 80061f4:	460a      	mov	r2, r1
 80061f6:	eb42 0303 	adc.w	r3, r2, r3
 80061fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80061fc:	f04f 0200 	mov.w	r2, #0
 8006200:	f04f 0300 	mov.w	r3, #0
 8006204:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006208:	4629      	mov	r1, r5
 800620a:	024b      	lsls	r3, r1, #9
 800620c:	4621      	mov	r1, r4
 800620e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006212:	4621      	mov	r1, r4
 8006214:	024a      	lsls	r2, r1, #9
 8006216:	4610      	mov	r0, r2
 8006218:	4619      	mov	r1, r3
 800621a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800621e:	2200      	movs	r2, #0
 8006220:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006224:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006228:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800622c:	f7fa fd04 	bl	8000c38 <__aeabi_uldivmod>
 8006230:	4602      	mov	r2, r0
 8006232:	460b      	mov	r3, r1
 8006234:	4613      	mov	r3, r2
 8006236:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800623a:	e067      	b.n	800630c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800623c:	4b75      	ldr	r3, [pc, #468]	@ (8006414 <HAL_RCC_GetSysClockFreq+0x354>)
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	099b      	lsrs	r3, r3, #6
 8006242:	2200      	movs	r2, #0
 8006244:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006248:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800624c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006250:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006254:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006256:	2300      	movs	r3, #0
 8006258:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800625a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800625e:	4622      	mov	r2, r4
 8006260:	462b      	mov	r3, r5
 8006262:	f04f 0000 	mov.w	r0, #0
 8006266:	f04f 0100 	mov.w	r1, #0
 800626a:	0159      	lsls	r1, r3, #5
 800626c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006270:	0150      	lsls	r0, r2, #5
 8006272:	4602      	mov	r2, r0
 8006274:	460b      	mov	r3, r1
 8006276:	4621      	mov	r1, r4
 8006278:	1a51      	subs	r1, r2, r1
 800627a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800627c:	4629      	mov	r1, r5
 800627e:	eb63 0301 	sbc.w	r3, r3, r1
 8006282:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006284:	f04f 0200 	mov.w	r2, #0
 8006288:	f04f 0300 	mov.w	r3, #0
 800628c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8006290:	4649      	mov	r1, r9
 8006292:	018b      	lsls	r3, r1, #6
 8006294:	4641      	mov	r1, r8
 8006296:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800629a:	4641      	mov	r1, r8
 800629c:	018a      	lsls	r2, r1, #6
 800629e:	4641      	mov	r1, r8
 80062a0:	ebb2 0a01 	subs.w	sl, r2, r1
 80062a4:	4649      	mov	r1, r9
 80062a6:	eb63 0b01 	sbc.w	fp, r3, r1
 80062aa:	f04f 0200 	mov.w	r2, #0
 80062ae:	f04f 0300 	mov.w	r3, #0
 80062b2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80062b6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80062ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062be:	4692      	mov	sl, r2
 80062c0:	469b      	mov	fp, r3
 80062c2:	4623      	mov	r3, r4
 80062c4:	eb1a 0303 	adds.w	r3, sl, r3
 80062c8:	623b      	str	r3, [r7, #32]
 80062ca:	462b      	mov	r3, r5
 80062cc:	eb4b 0303 	adc.w	r3, fp, r3
 80062d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062d2:	f04f 0200 	mov.w	r2, #0
 80062d6:	f04f 0300 	mov.w	r3, #0
 80062da:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80062de:	4629      	mov	r1, r5
 80062e0:	028b      	lsls	r3, r1, #10
 80062e2:	4621      	mov	r1, r4
 80062e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80062e8:	4621      	mov	r1, r4
 80062ea:	028a      	lsls	r2, r1, #10
 80062ec:	4610      	mov	r0, r2
 80062ee:	4619      	mov	r1, r3
 80062f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80062f4:	2200      	movs	r2, #0
 80062f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80062f8:	677a      	str	r2, [r7, #116]	@ 0x74
 80062fa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80062fe:	f7fa fc9b 	bl	8000c38 <__aeabi_uldivmod>
 8006302:	4602      	mov	r2, r0
 8006304:	460b      	mov	r3, r1
 8006306:	4613      	mov	r3, r2
 8006308:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800630c:	4b41      	ldr	r3, [pc, #260]	@ (8006414 <HAL_RCC_GetSysClockFreq+0x354>)
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	0c1b      	lsrs	r3, r3, #16
 8006312:	f003 0303 	and.w	r3, r3, #3
 8006316:	3301      	adds	r3, #1
 8006318:	005b      	lsls	r3, r3, #1
 800631a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800631e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006322:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006326:	fbb2 f3f3 	udiv	r3, r2, r3
 800632a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800632e:	e0eb      	b.n	8006508 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006330:	4b38      	ldr	r3, [pc, #224]	@ (8006414 <HAL_RCC_GetSysClockFreq+0x354>)
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006338:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800633c:	4b35      	ldr	r3, [pc, #212]	@ (8006414 <HAL_RCC_GetSysClockFreq+0x354>)
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006344:	2b00      	cmp	r3, #0
 8006346:	d06b      	beq.n	8006420 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006348:	4b32      	ldr	r3, [pc, #200]	@ (8006414 <HAL_RCC_GetSysClockFreq+0x354>)
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	099b      	lsrs	r3, r3, #6
 800634e:	2200      	movs	r2, #0
 8006350:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006352:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006354:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006356:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800635a:	663b      	str	r3, [r7, #96]	@ 0x60
 800635c:	2300      	movs	r3, #0
 800635e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006360:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8006364:	4622      	mov	r2, r4
 8006366:	462b      	mov	r3, r5
 8006368:	f04f 0000 	mov.w	r0, #0
 800636c:	f04f 0100 	mov.w	r1, #0
 8006370:	0159      	lsls	r1, r3, #5
 8006372:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006376:	0150      	lsls	r0, r2, #5
 8006378:	4602      	mov	r2, r0
 800637a:	460b      	mov	r3, r1
 800637c:	4621      	mov	r1, r4
 800637e:	1a51      	subs	r1, r2, r1
 8006380:	61b9      	str	r1, [r7, #24]
 8006382:	4629      	mov	r1, r5
 8006384:	eb63 0301 	sbc.w	r3, r3, r1
 8006388:	61fb      	str	r3, [r7, #28]
 800638a:	f04f 0200 	mov.w	r2, #0
 800638e:	f04f 0300 	mov.w	r3, #0
 8006392:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8006396:	4659      	mov	r1, fp
 8006398:	018b      	lsls	r3, r1, #6
 800639a:	4651      	mov	r1, sl
 800639c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80063a0:	4651      	mov	r1, sl
 80063a2:	018a      	lsls	r2, r1, #6
 80063a4:	4651      	mov	r1, sl
 80063a6:	ebb2 0801 	subs.w	r8, r2, r1
 80063aa:	4659      	mov	r1, fp
 80063ac:	eb63 0901 	sbc.w	r9, r3, r1
 80063b0:	f04f 0200 	mov.w	r2, #0
 80063b4:	f04f 0300 	mov.w	r3, #0
 80063b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80063bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80063c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80063c4:	4690      	mov	r8, r2
 80063c6:	4699      	mov	r9, r3
 80063c8:	4623      	mov	r3, r4
 80063ca:	eb18 0303 	adds.w	r3, r8, r3
 80063ce:	613b      	str	r3, [r7, #16]
 80063d0:	462b      	mov	r3, r5
 80063d2:	eb49 0303 	adc.w	r3, r9, r3
 80063d6:	617b      	str	r3, [r7, #20]
 80063d8:	f04f 0200 	mov.w	r2, #0
 80063dc:	f04f 0300 	mov.w	r3, #0
 80063e0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80063e4:	4629      	mov	r1, r5
 80063e6:	024b      	lsls	r3, r1, #9
 80063e8:	4621      	mov	r1, r4
 80063ea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80063ee:	4621      	mov	r1, r4
 80063f0:	024a      	lsls	r2, r1, #9
 80063f2:	4610      	mov	r0, r2
 80063f4:	4619      	mov	r1, r3
 80063f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80063fa:	2200      	movs	r2, #0
 80063fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80063fe:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8006400:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006404:	f7fa fc18 	bl	8000c38 <__aeabi_uldivmod>
 8006408:	4602      	mov	r2, r0
 800640a:	460b      	mov	r3, r1
 800640c:	4613      	mov	r3, r2
 800640e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006412:	e065      	b.n	80064e0 <HAL_RCC_GetSysClockFreq+0x420>
 8006414:	40023800 	.word	0x40023800
 8006418:	00f42400 	.word	0x00f42400
 800641c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006420:	4b3d      	ldr	r3, [pc, #244]	@ (8006518 <HAL_RCC_GetSysClockFreq+0x458>)
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	099b      	lsrs	r3, r3, #6
 8006426:	2200      	movs	r2, #0
 8006428:	4618      	mov	r0, r3
 800642a:	4611      	mov	r1, r2
 800642c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006430:	653b      	str	r3, [r7, #80]	@ 0x50
 8006432:	2300      	movs	r3, #0
 8006434:	657b      	str	r3, [r7, #84]	@ 0x54
 8006436:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800643a:	4642      	mov	r2, r8
 800643c:	464b      	mov	r3, r9
 800643e:	f04f 0000 	mov.w	r0, #0
 8006442:	f04f 0100 	mov.w	r1, #0
 8006446:	0159      	lsls	r1, r3, #5
 8006448:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800644c:	0150      	lsls	r0, r2, #5
 800644e:	4602      	mov	r2, r0
 8006450:	460b      	mov	r3, r1
 8006452:	4641      	mov	r1, r8
 8006454:	1a51      	subs	r1, r2, r1
 8006456:	60b9      	str	r1, [r7, #8]
 8006458:	4649      	mov	r1, r9
 800645a:	eb63 0301 	sbc.w	r3, r3, r1
 800645e:	60fb      	str	r3, [r7, #12]
 8006460:	f04f 0200 	mov.w	r2, #0
 8006464:	f04f 0300 	mov.w	r3, #0
 8006468:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800646c:	4659      	mov	r1, fp
 800646e:	018b      	lsls	r3, r1, #6
 8006470:	4651      	mov	r1, sl
 8006472:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006476:	4651      	mov	r1, sl
 8006478:	018a      	lsls	r2, r1, #6
 800647a:	4651      	mov	r1, sl
 800647c:	1a54      	subs	r4, r2, r1
 800647e:	4659      	mov	r1, fp
 8006480:	eb63 0501 	sbc.w	r5, r3, r1
 8006484:	f04f 0200 	mov.w	r2, #0
 8006488:	f04f 0300 	mov.w	r3, #0
 800648c:	00eb      	lsls	r3, r5, #3
 800648e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006492:	00e2      	lsls	r2, r4, #3
 8006494:	4614      	mov	r4, r2
 8006496:	461d      	mov	r5, r3
 8006498:	4643      	mov	r3, r8
 800649a:	18e3      	adds	r3, r4, r3
 800649c:	603b      	str	r3, [r7, #0]
 800649e:	464b      	mov	r3, r9
 80064a0:	eb45 0303 	adc.w	r3, r5, r3
 80064a4:	607b      	str	r3, [r7, #4]
 80064a6:	f04f 0200 	mov.w	r2, #0
 80064aa:	f04f 0300 	mov.w	r3, #0
 80064ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80064b2:	4629      	mov	r1, r5
 80064b4:	028b      	lsls	r3, r1, #10
 80064b6:	4621      	mov	r1, r4
 80064b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80064bc:	4621      	mov	r1, r4
 80064be:	028a      	lsls	r2, r1, #10
 80064c0:	4610      	mov	r0, r2
 80064c2:	4619      	mov	r1, r3
 80064c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80064c8:	2200      	movs	r2, #0
 80064ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064cc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80064ce:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80064d2:	f7fa fbb1 	bl	8000c38 <__aeabi_uldivmod>
 80064d6:	4602      	mov	r2, r0
 80064d8:	460b      	mov	r3, r1
 80064da:	4613      	mov	r3, r2
 80064dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80064e0:	4b0d      	ldr	r3, [pc, #52]	@ (8006518 <HAL_RCC_GetSysClockFreq+0x458>)
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	0f1b      	lsrs	r3, r3, #28
 80064e6:	f003 0307 	and.w	r3, r3, #7
 80064ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80064ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80064f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80064f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80064fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80064fe:	e003      	b.n	8006508 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006500:	4b06      	ldr	r3, [pc, #24]	@ (800651c <HAL_RCC_GetSysClockFreq+0x45c>)
 8006502:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006506:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006508:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800650c:	4618      	mov	r0, r3
 800650e:	37b8      	adds	r7, #184	@ 0xb8
 8006510:	46bd      	mov	sp, r7
 8006512:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006516:	bf00      	nop
 8006518:	40023800 	.word	0x40023800
 800651c:	00f42400 	.word	0x00f42400

08006520 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b086      	sub	sp, #24
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d101      	bne.n	8006532 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	e28d      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 0301 	and.w	r3, r3, #1
 800653a:	2b00      	cmp	r3, #0
 800653c:	f000 8083 	beq.w	8006646 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006540:	4b94      	ldr	r3, [pc, #592]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	f003 030c 	and.w	r3, r3, #12
 8006548:	2b04      	cmp	r3, #4
 800654a:	d019      	beq.n	8006580 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800654c:	4b91      	ldr	r3, [pc, #580]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	f003 030c 	and.w	r3, r3, #12
        || \
 8006554:	2b08      	cmp	r3, #8
 8006556:	d106      	bne.n	8006566 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8006558:	4b8e      	ldr	r3, [pc, #568]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006560:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006564:	d00c      	beq.n	8006580 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006566:	4b8b      	ldr	r3, [pc, #556]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800656e:	2b0c      	cmp	r3, #12
 8006570:	d112      	bne.n	8006598 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006572:	4b88      	ldr	r3, [pc, #544]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800657a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800657e:	d10b      	bne.n	8006598 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006580:	4b84      	ldr	r3, [pc, #528]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d05b      	beq.n	8006644 <HAL_RCC_OscConfig+0x124>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d157      	bne.n	8006644 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	e25a      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065a0:	d106      	bne.n	80065b0 <HAL_RCC_OscConfig+0x90>
 80065a2:	4b7c      	ldr	r3, [pc, #496]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a7b      	ldr	r2, [pc, #492]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80065a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065ac:	6013      	str	r3, [r2, #0]
 80065ae:	e01d      	b.n	80065ec <HAL_RCC_OscConfig+0xcc>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80065b8:	d10c      	bne.n	80065d4 <HAL_RCC_OscConfig+0xb4>
 80065ba:	4b76      	ldr	r3, [pc, #472]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a75      	ldr	r2, [pc, #468]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80065c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80065c4:	6013      	str	r3, [r2, #0]
 80065c6:	4b73      	ldr	r3, [pc, #460]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a72      	ldr	r2, [pc, #456]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80065cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065d0:	6013      	str	r3, [r2, #0]
 80065d2:	e00b      	b.n	80065ec <HAL_RCC_OscConfig+0xcc>
 80065d4:	4b6f      	ldr	r3, [pc, #444]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a6e      	ldr	r2, [pc, #440]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80065da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065de:	6013      	str	r3, [r2, #0]
 80065e0:	4b6c      	ldr	r3, [pc, #432]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a6b      	ldr	r2, [pc, #428]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80065e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80065ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d013      	beq.n	800661c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065f4:	f7fc fb58 	bl	8002ca8 <HAL_GetTick>
 80065f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065fa:	e008      	b.n	800660e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065fc:	f7fc fb54 	bl	8002ca8 <HAL_GetTick>
 8006600:	4602      	mov	r2, r0
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	1ad3      	subs	r3, r2, r3
 8006606:	2b64      	cmp	r3, #100	@ 0x64
 8006608:	d901      	bls.n	800660e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800660a:	2303      	movs	r3, #3
 800660c:	e21f      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800660e:	4b61      	ldr	r3, [pc, #388]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006616:	2b00      	cmp	r3, #0
 8006618:	d0f0      	beq.n	80065fc <HAL_RCC_OscConfig+0xdc>
 800661a:	e014      	b.n	8006646 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800661c:	f7fc fb44 	bl	8002ca8 <HAL_GetTick>
 8006620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006622:	e008      	b.n	8006636 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006624:	f7fc fb40 	bl	8002ca8 <HAL_GetTick>
 8006628:	4602      	mov	r2, r0
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	1ad3      	subs	r3, r2, r3
 800662e:	2b64      	cmp	r3, #100	@ 0x64
 8006630:	d901      	bls.n	8006636 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e20b      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006636:	4b57      	ldr	r3, [pc, #348]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1f0      	bne.n	8006624 <HAL_RCC_OscConfig+0x104>
 8006642:	e000      	b.n	8006646 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006644:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 0302 	and.w	r3, r3, #2
 800664e:	2b00      	cmp	r3, #0
 8006650:	d06f      	beq.n	8006732 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006652:	4b50      	ldr	r3, [pc, #320]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f003 030c 	and.w	r3, r3, #12
 800665a:	2b00      	cmp	r3, #0
 800665c:	d017      	beq.n	800668e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800665e:	4b4d      	ldr	r3, [pc, #308]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	f003 030c 	and.w	r3, r3, #12
        || \
 8006666:	2b08      	cmp	r3, #8
 8006668:	d105      	bne.n	8006676 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800666a:	4b4a      	ldr	r3, [pc, #296]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006672:	2b00      	cmp	r3, #0
 8006674:	d00b      	beq.n	800668e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006676:	4b47      	ldr	r3, [pc, #284]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800667e:	2b0c      	cmp	r3, #12
 8006680:	d11c      	bne.n	80066bc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006682:	4b44      	ldr	r3, [pc, #272]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800668a:	2b00      	cmp	r3, #0
 800668c:	d116      	bne.n	80066bc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800668e:	4b41      	ldr	r3, [pc, #260]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 0302 	and.w	r3, r3, #2
 8006696:	2b00      	cmp	r3, #0
 8006698:	d005      	beq.n	80066a6 <HAL_RCC_OscConfig+0x186>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d001      	beq.n	80066a6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e1d3      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066a6:	4b3b      	ldr	r3, [pc, #236]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	691b      	ldr	r3, [r3, #16]
 80066b2:	00db      	lsls	r3, r3, #3
 80066b4:	4937      	ldr	r1, [pc, #220]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80066b6:	4313      	orrs	r3, r2
 80066b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066ba:	e03a      	b.n	8006732 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	68db      	ldr	r3, [r3, #12]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d020      	beq.n	8006706 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066c4:	4b34      	ldr	r3, [pc, #208]	@ (8006798 <HAL_RCC_OscConfig+0x278>)
 80066c6:	2201      	movs	r2, #1
 80066c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066ca:	f7fc faed 	bl	8002ca8 <HAL_GetTick>
 80066ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066d0:	e008      	b.n	80066e4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066d2:	f7fc fae9 	bl	8002ca8 <HAL_GetTick>
 80066d6:	4602      	mov	r2, r0
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	1ad3      	subs	r3, r2, r3
 80066dc:	2b02      	cmp	r3, #2
 80066de:	d901      	bls.n	80066e4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80066e0:	2303      	movs	r3, #3
 80066e2:	e1b4      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066e4:	4b2b      	ldr	r3, [pc, #172]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0302 	and.w	r3, r3, #2
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d0f0      	beq.n	80066d2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066f0:	4b28      	ldr	r3, [pc, #160]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	691b      	ldr	r3, [r3, #16]
 80066fc:	00db      	lsls	r3, r3, #3
 80066fe:	4925      	ldr	r1, [pc, #148]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006700:	4313      	orrs	r3, r2
 8006702:	600b      	str	r3, [r1, #0]
 8006704:	e015      	b.n	8006732 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006706:	4b24      	ldr	r3, [pc, #144]	@ (8006798 <HAL_RCC_OscConfig+0x278>)
 8006708:	2200      	movs	r2, #0
 800670a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800670c:	f7fc facc 	bl	8002ca8 <HAL_GetTick>
 8006710:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006712:	e008      	b.n	8006726 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006714:	f7fc fac8 	bl	8002ca8 <HAL_GetTick>
 8006718:	4602      	mov	r2, r0
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	1ad3      	subs	r3, r2, r3
 800671e:	2b02      	cmp	r3, #2
 8006720:	d901      	bls.n	8006726 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006722:	2303      	movs	r3, #3
 8006724:	e193      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006726:	4b1b      	ldr	r3, [pc, #108]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 0302 	and.w	r3, r3, #2
 800672e:	2b00      	cmp	r3, #0
 8006730:	d1f0      	bne.n	8006714 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f003 0308 	and.w	r3, r3, #8
 800673a:	2b00      	cmp	r3, #0
 800673c:	d036      	beq.n	80067ac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	695b      	ldr	r3, [r3, #20]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d016      	beq.n	8006774 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006746:	4b15      	ldr	r3, [pc, #84]	@ (800679c <HAL_RCC_OscConfig+0x27c>)
 8006748:	2201      	movs	r2, #1
 800674a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800674c:	f7fc faac 	bl	8002ca8 <HAL_GetTick>
 8006750:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006752:	e008      	b.n	8006766 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006754:	f7fc faa8 	bl	8002ca8 <HAL_GetTick>
 8006758:	4602      	mov	r2, r0
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	1ad3      	subs	r3, r2, r3
 800675e:	2b02      	cmp	r3, #2
 8006760:	d901      	bls.n	8006766 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8006762:	2303      	movs	r3, #3
 8006764:	e173      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006766:	4b0b      	ldr	r3, [pc, #44]	@ (8006794 <HAL_RCC_OscConfig+0x274>)
 8006768:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800676a:	f003 0302 	and.w	r3, r3, #2
 800676e:	2b00      	cmp	r3, #0
 8006770:	d0f0      	beq.n	8006754 <HAL_RCC_OscConfig+0x234>
 8006772:	e01b      	b.n	80067ac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006774:	4b09      	ldr	r3, [pc, #36]	@ (800679c <HAL_RCC_OscConfig+0x27c>)
 8006776:	2200      	movs	r2, #0
 8006778:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800677a:	f7fc fa95 	bl	8002ca8 <HAL_GetTick>
 800677e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006780:	e00e      	b.n	80067a0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006782:	f7fc fa91 	bl	8002ca8 <HAL_GetTick>
 8006786:	4602      	mov	r2, r0
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	2b02      	cmp	r3, #2
 800678e:	d907      	bls.n	80067a0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006790:	2303      	movs	r3, #3
 8006792:	e15c      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
 8006794:	40023800 	.word	0x40023800
 8006798:	42470000 	.word	0x42470000
 800679c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067a0:	4b8a      	ldr	r3, [pc, #552]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 80067a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067a4:	f003 0302 	and.w	r3, r3, #2
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1ea      	bne.n	8006782 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0304 	and.w	r3, r3, #4
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	f000 8097 	beq.w	80068e8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067ba:	2300      	movs	r3, #0
 80067bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067be:	4b83      	ldr	r3, [pc, #524]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 80067c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d10f      	bne.n	80067ea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067ca:	2300      	movs	r3, #0
 80067cc:	60bb      	str	r3, [r7, #8]
 80067ce:	4b7f      	ldr	r3, [pc, #508]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 80067d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067d2:	4a7e      	ldr	r2, [pc, #504]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 80067d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80067da:	4b7c      	ldr	r3, [pc, #496]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 80067dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067e2:	60bb      	str	r3, [r7, #8]
 80067e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067e6:	2301      	movs	r3, #1
 80067e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067ea:	4b79      	ldr	r3, [pc, #484]	@ (80069d0 <HAL_RCC_OscConfig+0x4b0>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d118      	bne.n	8006828 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067f6:	4b76      	ldr	r3, [pc, #472]	@ (80069d0 <HAL_RCC_OscConfig+0x4b0>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a75      	ldr	r2, [pc, #468]	@ (80069d0 <HAL_RCC_OscConfig+0x4b0>)
 80067fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006800:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006802:	f7fc fa51 	bl	8002ca8 <HAL_GetTick>
 8006806:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006808:	e008      	b.n	800681c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800680a:	f7fc fa4d 	bl	8002ca8 <HAL_GetTick>
 800680e:	4602      	mov	r2, r0
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	1ad3      	subs	r3, r2, r3
 8006814:	2b02      	cmp	r3, #2
 8006816:	d901      	bls.n	800681c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e118      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800681c:	4b6c      	ldr	r3, [pc, #432]	@ (80069d0 <HAL_RCC_OscConfig+0x4b0>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006824:	2b00      	cmp	r3, #0
 8006826:	d0f0      	beq.n	800680a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d106      	bne.n	800683e <HAL_RCC_OscConfig+0x31e>
 8006830:	4b66      	ldr	r3, [pc, #408]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 8006832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006834:	4a65      	ldr	r2, [pc, #404]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 8006836:	f043 0301 	orr.w	r3, r3, #1
 800683a:	6713      	str	r3, [r2, #112]	@ 0x70
 800683c:	e01c      	b.n	8006878 <HAL_RCC_OscConfig+0x358>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	2b05      	cmp	r3, #5
 8006844:	d10c      	bne.n	8006860 <HAL_RCC_OscConfig+0x340>
 8006846:	4b61      	ldr	r3, [pc, #388]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 8006848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800684a:	4a60      	ldr	r2, [pc, #384]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 800684c:	f043 0304 	orr.w	r3, r3, #4
 8006850:	6713      	str	r3, [r2, #112]	@ 0x70
 8006852:	4b5e      	ldr	r3, [pc, #376]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 8006854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006856:	4a5d      	ldr	r2, [pc, #372]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 8006858:	f043 0301 	orr.w	r3, r3, #1
 800685c:	6713      	str	r3, [r2, #112]	@ 0x70
 800685e:	e00b      	b.n	8006878 <HAL_RCC_OscConfig+0x358>
 8006860:	4b5a      	ldr	r3, [pc, #360]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 8006862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006864:	4a59      	ldr	r2, [pc, #356]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 8006866:	f023 0301 	bic.w	r3, r3, #1
 800686a:	6713      	str	r3, [r2, #112]	@ 0x70
 800686c:	4b57      	ldr	r3, [pc, #348]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 800686e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006870:	4a56      	ldr	r2, [pc, #344]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 8006872:	f023 0304 	bic.w	r3, r3, #4
 8006876:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d015      	beq.n	80068ac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006880:	f7fc fa12 	bl	8002ca8 <HAL_GetTick>
 8006884:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006886:	e00a      	b.n	800689e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006888:	f7fc fa0e 	bl	8002ca8 <HAL_GetTick>
 800688c:	4602      	mov	r2, r0
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006896:	4293      	cmp	r3, r2
 8006898:	d901      	bls.n	800689e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800689a:	2303      	movs	r3, #3
 800689c:	e0d7      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800689e:	4b4b      	ldr	r3, [pc, #300]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 80068a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068a2:	f003 0302 	and.w	r3, r3, #2
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d0ee      	beq.n	8006888 <HAL_RCC_OscConfig+0x368>
 80068aa:	e014      	b.n	80068d6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068ac:	f7fc f9fc 	bl	8002ca8 <HAL_GetTick>
 80068b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068b2:	e00a      	b.n	80068ca <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068b4:	f7fc f9f8 	bl	8002ca8 <HAL_GetTick>
 80068b8:	4602      	mov	r2, r0
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d901      	bls.n	80068ca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e0c1      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068ca:	4b40      	ldr	r3, [pc, #256]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 80068cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068ce:	f003 0302 	and.w	r3, r3, #2
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d1ee      	bne.n	80068b4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80068d6:	7dfb      	ldrb	r3, [r7, #23]
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d105      	bne.n	80068e8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068dc:	4b3b      	ldr	r3, [pc, #236]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 80068de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e0:	4a3a      	ldr	r2, [pc, #232]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 80068e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80068e6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	699b      	ldr	r3, [r3, #24]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f000 80ad 	beq.w	8006a4c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80068f2:	4b36      	ldr	r3, [pc, #216]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	f003 030c 	and.w	r3, r3, #12
 80068fa:	2b08      	cmp	r3, #8
 80068fc:	d060      	beq.n	80069c0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	699b      	ldr	r3, [r3, #24]
 8006902:	2b02      	cmp	r3, #2
 8006904:	d145      	bne.n	8006992 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006906:	4b33      	ldr	r3, [pc, #204]	@ (80069d4 <HAL_RCC_OscConfig+0x4b4>)
 8006908:	2200      	movs	r2, #0
 800690a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800690c:	f7fc f9cc 	bl	8002ca8 <HAL_GetTick>
 8006910:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006912:	e008      	b.n	8006926 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006914:	f7fc f9c8 	bl	8002ca8 <HAL_GetTick>
 8006918:	4602      	mov	r2, r0
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	1ad3      	subs	r3, r2, r3
 800691e:	2b02      	cmp	r3, #2
 8006920:	d901      	bls.n	8006926 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8006922:	2303      	movs	r3, #3
 8006924:	e093      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006926:	4b29      	ldr	r3, [pc, #164]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800692e:	2b00      	cmp	r3, #0
 8006930:	d1f0      	bne.n	8006914 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	69da      	ldr	r2, [r3, #28]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6a1b      	ldr	r3, [r3, #32]
 800693a:	431a      	orrs	r2, r3
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006940:	019b      	lsls	r3, r3, #6
 8006942:	431a      	orrs	r2, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006948:	085b      	lsrs	r3, r3, #1
 800694a:	3b01      	subs	r3, #1
 800694c:	041b      	lsls	r3, r3, #16
 800694e:	431a      	orrs	r2, r3
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006954:	061b      	lsls	r3, r3, #24
 8006956:	431a      	orrs	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800695c:	071b      	lsls	r3, r3, #28
 800695e:	491b      	ldr	r1, [pc, #108]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 8006960:	4313      	orrs	r3, r2
 8006962:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006964:	4b1b      	ldr	r3, [pc, #108]	@ (80069d4 <HAL_RCC_OscConfig+0x4b4>)
 8006966:	2201      	movs	r2, #1
 8006968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800696a:	f7fc f99d 	bl	8002ca8 <HAL_GetTick>
 800696e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006970:	e008      	b.n	8006984 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006972:	f7fc f999 	bl	8002ca8 <HAL_GetTick>
 8006976:	4602      	mov	r2, r0
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	1ad3      	subs	r3, r2, r3
 800697c:	2b02      	cmp	r3, #2
 800697e:	d901      	bls.n	8006984 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006980:	2303      	movs	r3, #3
 8006982:	e064      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006984:	4b11      	ldr	r3, [pc, #68]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d0f0      	beq.n	8006972 <HAL_RCC_OscConfig+0x452>
 8006990:	e05c      	b.n	8006a4c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006992:	4b10      	ldr	r3, [pc, #64]	@ (80069d4 <HAL_RCC_OscConfig+0x4b4>)
 8006994:	2200      	movs	r2, #0
 8006996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006998:	f7fc f986 	bl	8002ca8 <HAL_GetTick>
 800699c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800699e:	e008      	b.n	80069b2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069a0:	f7fc f982 	bl	8002ca8 <HAL_GetTick>
 80069a4:	4602      	mov	r2, r0
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d901      	bls.n	80069b2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80069ae:	2303      	movs	r3, #3
 80069b0:	e04d      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069b2:	4b06      	ldr	r3, [pc, #24]	@ (80069cc <HAL_RCC_OscConfig+0x4ac>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d1f0      	bne.n	80069a0 <HAL_RCC_OscConfig+0x480>
 80069be:	e045      	b.n	8006a4c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	699b      	ldr	r3, [r3, #24]
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d107      	bne.n	80069d8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e040      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
 80069cc:	40023800 	.word	0x40023800
 80069d0:	40007000 	.word	0x40007000
 80069d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80069d8:	4b1f      	ldr	r3, [pc, #124]	@ (8006a58 <HAL_RCC_OscConfig+0x538>)
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	699b      	ldr	r3, [r3, #24]
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d030      	beq.n	8006a48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d129      	bne.n	8006a48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d122      	bne.n	8006a48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006a08:	4013      	ands	r3, r2
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006a0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d119      	bne.n	8006a48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a1e:	085b      	lsrs	r3, r3, #1
 8006a20:	3b01      	subs	r3, #1
 8006a22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d10f      	bne.n	8006a48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d107      	bne.n	8006a48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a42:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d001      	beq.n	8006a4c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e000      	b.n	8006a4e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3718      	adds	r7, #24
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
 8006a56:	bf00      	nop
 8006a58:	40023800 	.word	0x40023800

08006a5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b082      	sub	sp, #8
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d101      	bne.n	8006a6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e07b      	b.n	8006b66 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d108      	bne.n	8006a88 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a7e:	d009      	beq.n	8006a94 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	61da      	str	r2, [r3, #28]
 8006a86:	e005      	b.n	8006a94 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d106      	bne.n	8006ab4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f7fb fe92 	bl	80027d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2202      	movs	r2, #2
 8006ab8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006aca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006adc:	431a      	orrs	r2, r3
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ae6:	431a      	orrs	r2, r3
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	691b      	ldr	r3, [r3, #16]
 8006aec:	f003 0302 	and.w	r3, r3, #2
 8006af0:	431a      	orrs	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	695b      	ldr	r3, [r3, #20]
 8006af6:	f003 0301 	and.w	r3, r3, #1
 8006afa:	431a      	orrs	r2, r3
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	699b      	ldr	r3, [r3, #24]
 8006b00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b04:	431a      	orrs	r2, r3
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	69db      	ldr	r3, [r3, #28]
 8006b0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b0e:	431a      	orrs	r2, r3
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6a1b      	ldr	r3, [r3, #32]
 8006b14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b18:	ea42 0103 	orr.w	r1, r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b20:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	430a      	orrs	r2, r1
 8006b2a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	699b      	ldr	r3, [r3, #24]
 8006b30:	0c1b      	lsrs	r3, r3, #16
 8006b32:	f003 0104 	and.w	r1, r3, #4
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b3a:	f003 0210 	and.w	r2, r3, #16
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	430a      	orrs	r2, r1
 8006b44:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	69da      	ldr	r2, [r3, #28]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b54:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006b64:	2300      	movs	r3, #0
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3708      	adds	r7, #8
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}

08006b6e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b6e:	b580      	push	{r7, lr}
 8006b70:	b088      	sub	sp, #32
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	60f8      	str	r0, [r7, #12]
 8006b76:	60b9      	str	r1, [r7, #8]
 8006b78:	603b      	str	r3, [r7, #0]
 8006b7a:	4613      	mov	r3, r2
 8006b7c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b7e:	f7fc f893 	bl	8002ca8 <HAL_GetTick>
 8006b82:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006b84:	88fb      	ldrh	r3, [r7, #6]
 8006b86:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006b8e:	b2db      	uxtb	r3, r3
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d001      	beq.n	8006b98 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006b94:	2302      	movs	r3, #2
 8006b96:	e12a      	b.n	8006dee <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d002      	beq.n	8006ba4 <HAL_SPI_Transmit+0x36>
 8006b9e:	88fb      	ldrh	r3, [r7, #6]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d101      	bne.n	8006ba8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e122      	b.n	8006dee <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d101      	bne.n	8006bb6 <HAL_SPI_Transmit+0x48>
 8006bb2:	2302      	movs	r3, #2
 8006bb4:	e11b      	b.n	8006dee <HAL_SPI_Transmit+0x280>
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2201      	movs	r2, #1
 8006bba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2203      	movs	r2, #3
 8006bc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	68ba      	ldr	r2, [r7, #8]
 8006bd0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	88fa      	ldrh	r2, [r7, #6]
 8006bd6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	88fa      	ldrh	r2, [r7, #6]
 8006bdc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2200      	movs	r2, #0
 8006be2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2200      	movs	r2, #0
 8006be8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2200      	movs	r2, #0
 8006bee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c04:	d10f      	bne.n	8006c26 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c14:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006c24:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c30:	2b40      	cmp	r3, #64	@ 0x40
 8006c32:	d007      	beq.n	8006c44 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681a      	ldr	r2, [r3, #0]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c4c:	d152      	bne.n	8006cf4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d002      	beq.n	8006c5c <HAL_SPI_Transmit+0xee>
 8006c56:	8b7b      	ldrh	r3, [r7, #26]
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d145      	bne.n	8006ce8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c60:	881a      	ldrh	r2, [r3, #0]
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c6c:	1c9a      	adds	r2, r3, #2
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	3b01      	subs	r3, #1
 8006c7a:	b29a      	uxth	r2, r3
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006c80:	e032      	b.n	8006ce8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	f003 0302 	and.w	r3, r3, #2
 8006c8c:	2b02      	cmp	r3, #2
 8006c8e:	d112      	bne.n	8006cb6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c94:	881a      	ldrh	r2, [r3, #0]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ca0:	1c9a      	adds	r2, r3, #2
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	3b01      	subs	r3, #1
 8006cae:	b29a      	uxth	r2, r3
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006cb4:	e018      	b.n	8006ce8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cb6:	f7fb fff7 	bl	8002ca8 <HAL_GetTick>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	69fb      	ldr	r3, [r7, #28]
 8006cbe:	1ad3      	subs	r3, r2, r3
 8006cc0:	683a      	ldr	r2, [r7, #0]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d803      	bhi.n	8006cce <HAL_SPI_Transmit+0x160>
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ccc:	d102      	bne.n	8006cd4 <HAL_SPI_Transmit+0x166>
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d109      	bne.n	8006ce8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006ce4:	2303      	movs	r3, #3
 8006ce6:	e082      	b.n	8006dee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1c7      	bne.n	8006c82 <HAL_SPI_Transmit+0x114>
 8006cf2:	e053      	b.n	8006d9c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d002      	beq.n	8006d02 <HAL_SPI_Transmit+0x194>
 8006cfc:	8b7b      	ldrh	r3, [r7, #26]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d147      	bne.n	8006d92 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	330c      	adds	r3, #12
 8006d0c:	7812      	ldrb	r2, [r2, #0]
 8006d0e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d14:	1c5a      	adds	r2, r3, #1
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	3b01      	subs	r3, #1
 8006d22:	b29a      	uxth	r2, r3
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006d28:	e033      	b.n	8006d92 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f003 0302 	and.w	r3, r3, #2
 8006d34:	2b02      	cmp	r3, #2
 8006d36:	d113      	bne.n	8006d60 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	330c      	adds	r3, #12
 8006d42:	7812      	ldrb	r2, [r2, #0]
 8006d44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d4a:	1c5a      	adds	r2, r3, #1
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	3b01      	subs	r3, #1
 8006d58:	b29a      	uxth	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006d5e:	e018      	b.n	8006d92 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d60:	f7fb ffa2 	bl	8002ca8 <HAL_GetTick>
 8006d64:	4602      	mov	r2, r0
 8006d66:	69fb      	ldr	r3, [r7, #28]
 8006d68:	1ad3      	subs	r3, r2, r3
 8006d6a:	683a      	ldr	r2, [r7, #0]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d803      	bhi.n	8006d78 <HAL_SPI_Transmit+0x20a>
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d76:	d102      	bne.n	8006d7e <HAL_SPI_Transmit+0x210>
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d109      	bne.n	8006d92 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2201      	movs	r2, #1
 8006d82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e02d      	b.n	8006dee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d1c6      	bne.n	8006d2a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d9c:	69fa      	ldr	r2, [r7, #28]
 8006d9e:	6839      	ldr	r1, [r7, #0]
 8006da0:	68f8      	ldr	r0, [r7, #12]
 8006da2:	f000 f9cf 	bl	8007144 <SPI_EndRxTxTransaction>
 8006da6:	4603      	mov	r3, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d002      	beq.n	8006db2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2220      	movs	r2, #32
 8006db0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d10a      	bne.n	8006dd0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006dba:	2300      	movs	r3, #0
 8006dbc:	617b      	str	r3, [r7, #20]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	617b      	str	r3, [r7, #20]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	617b      	str	r3, [r7, #20]
 8006dce:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d001      	beq.n	8006dec <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006de8:	2301      	movs	r3, #1
 8006dea:	e000      	b.n	8006dee <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006dec:	2300      	movs	r3, #0
  }
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3720      	adds	r7, #32
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
	...

08006df8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b088      	sub	sp, #32
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	099b      	lsrs	r3, r3, #6
 8006e14:	f003 0301 	and.w	r3, r3, #1
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d10f      	bne.n	8006e3c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006e1c:	69bb      	ldr	r3, [r7, #24]
 8006e1e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d00a      	beq.n	8006e3c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	099b      	lsrs	r3, r3, #6
 8006e2a:	f003 0301 	and.w	r3, r3, #1
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d004      	beq.n	8006e3c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	4798      	blx	r3
    return;
 8006e3a:	e0d7      	b.n	8006fec <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	085b      	lsrs	r3, r3, #1
 8006e40:	f003 0301 	and.w	r3, r3, #1
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d00a      	beq.n	8006e5e <HAL_SPI_IRQHandler+0x66>
 8006e48:	69fb      	ldr	r3, [r7, #28]
 8006e4a:	09db      	lsrs	r3, r3, #7
 8006e4c:	f003 0301 	and.w	r3, r3, #1
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d004      	beq.n	8006e5e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	4798      	blx	r3
    return;
 8006e5c:	e0c6      	b.n	8006fec <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	095b      	lsrs	r3, r3, #5
 8006e62:	f003 0301 	and.w	r3, r3, #1
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10c      	bne.n	8006e84 <HAL_SPI_IRQHandler+0x8c>
 8006e6a:	69bb      	ldr	r3, [r7, #24]
 8006e6c:	099b      	lsrs	r3, r3, #6
 8006e6e:	f003 0301 	and.w	r3, r3, #1
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d106      	bne.n	8006e84 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	0a1b      	lsrs	r3, r3, #8
 8006e7a:	f003 0301 	and.w	r3, r3, #1
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	f000 80b4 	beq.w	8006fec <HAL_SPI_IRQHandler+0x1f4>
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	095b      	lsrs	r3, r3, #5
 8006e88:	f003 0301 	and.w	r3, r3, #1
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	f000 80ad 	beq.w	8006fec <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	099b      	lsrs	r3, r3, #6
 8006e96:	f003 0301 	and.w	r3, r3, #1
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d023      	beq.n	8006ee6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ea4:	b2db      	uxtb	r3, r3
 8006ea6:	2b03      	cmp	r3, #3
 8006ea8:	d011      	beq.n	8006ece <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eae:	f043 0204 	orr.w	r2, r3, #4
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	617b      	str	r3, [r7, #20]
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	617b      	str	r3, [r7, #20]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	617b      	str	r3, [r7, #20]
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	e00b      	b.n	8006ee6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ece:	2300      	movs	r3, #0
 8006ed0:	613b      	str	r3, [r7, #16]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	68db      	ldr	r3, [r3, #12]
 8006ed8:	613b      	str	r3, [r7, #16]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	613b      	str	r3, [r7, #16]
 8006ee2:	693b      	ldr	r3, [r7, #16]
        return;
 8006ee4:	e082      	b.n	8006fec <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006ee6:	69bb      	ldr	r3, [r7, #24]
 8006ee8:	095b      	lsrs	r3, r3, #5
 8006eea:	f003 0301 	and.w	r3, r3, #1
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d014      	beq.n	8006f1c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ef6:	f043 0201 	orr.w	r2, r3, #1
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006efe:	2300      	movs	r3, #0
 8006f00:	60fb      	str	r3, [r7, #12]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	60fb      	str	r3, [r7, #12]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f18:	601a      	str	r2, [r3, #0]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006f1c:	69bb      	ldr	r3, [r7, #24]
 8006f1e:	0a1b      	lsrs	r3, r3, #8
 8006f20:	f003 0301 	and.w	r3, r3, #1
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d00c      	beq.n	8006f42 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f2c:	f043 0208 	orr.w	r2, r3, #8
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006f34:	2300      	movs	r3, #0
 8006f36:	60bb      	str	r3, [r7, #8]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	60bb      	str	r3, [r7, #8]
 8006f40:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d04f      	beq.n	8006fea <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	685a      	ldr	r2, [r3, #4]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006f58:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006f62:	69fb      	ldr	r3, [r7, #28]
 8006f64:	f003 0302 	and.w	r3, r3, #2
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d104      	bne.n	8006f76 <HAL_SPI_IRQHandler+0x17e>
 8006f6c:	69fb      	ldr	r3, [r7, #28]
 8006f6e:	f003 0301 	and.w	r3, r3, #1
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d034      	beq.n	8006fe0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	685a      	ldr	r2, [r3, #4]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f022 0203 	bic.w	r2, r2, #3
 8006f84:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d011      	beq.n	8006fb2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f92:	4a18      	ldr	r2, [pc, #96]	@ (8006ff4 <HAL_SPI_IRQHandler+0x1fc>)
 8006f94:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f7fc fcdc 	bl	8003958 <HAL_DMA_Abort_IT>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d005      	beq.n	8006fb2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006faa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d016      	beq.n	8006fe8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fbe:	4a0d      	ldr	r2, [pc, #52]	@ (8006ff4 <HAL_SPI_IRQHandler+0x1fc>)
 8006fc0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f7fc fcc6 	bl	8003958 <HAL_DMA_Abort_IT>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d00a      	beq.n	8006fe8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fd6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8006fde:	e003      	b.n	8006fe8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f000 f809 	bl	8006ff8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006fe6:	e000      	b.n	8006fea <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006fe8:	bf00      	nop
    return;
 8006fea:	bf00      	nop
  }
}
 8006fec:	3720      	adds	r7, #32
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}
 8006ff2:	bf00      	nop
 8006ff4:	0800700d 	.word	0x0800700d

08006ff8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b083      	sub	sp, #12
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007018:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2200      	movs	r2, #0
 800701e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2200      	movs	r2, #0
 8007024:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007026:	68f8      	ldr	r0, [r7, #12]
 8007028:	f7ff ffe6 	bl	8006ff8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800702c:	bf00      	nop
 800702e:	3710      	adds	r7, #16
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}

08007034 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b088      	sub	sp, #32
 8007038:	af00      	add	r7, sp, #0
 800703a:	60f8      	str	r0, [r7, #12]
 800703c:	60b9      	str	r1, [r7, #8]
 800703e:	603b      	str	r3, [r7, #0]
 8007040:	4613      	mov	r3, r2
 8007042:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007044:	f7fb fe30 	bl	8002ca8 <HAL_GetTick>
 8007048:	4602      	mov	r2, r0
 800704a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800704c:	1a9b      	subs	r3, r3, r2
 800704e:	683a      	ldr	r2, [r7, #0]
 8007050:	4413      	add	r3, r2
 8007052:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007054:	f7fb fe28 	bl	8002ca8 <HAL_GetTick>
 8007058:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800705a:	4b39      	ldr	r3, [pc, #228]	@ (8007140 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	015b      	lsls	r3, r3, #5
 8007060:	0d1b      	lsrs	r3, r3, #20
 8007062:	69fa      	ldr	r2, [r7, #28]
 8007064:	fb02 f303 	mul.w	r3, r2, r3
 8007068:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800706a:	e055      	b.n	8007118 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007072:	d051      	beq.n	8007118 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007074:	f7fb fe18 	bl	8002ca8 <HAL_GetTick>
 8007078:	4602      	mov	r2, r0
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	1ad3      	subs	r3, r2, r3
 800707e:	69fa      	ldr	r2, [r7, #28]
 8007080:	429a      	cmp	r2, r3
 8007082:	d902      	bls.n	800708a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d13d      	bne.n	8007106 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	685a      	ldr	r2, [r3, #4]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007098:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070a2:	d111      	bne.n	80070c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070ac:	d004      	beq.n	80070b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070b6:	d107      	bne.n	80070c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	681a      	ldr	r2, [r3, #0]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070d0:	d10f      	bne.n	80070f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80070e0:	601a      	str	r2, [r3, #0]
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80070f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2201      	movs	r2, #1
 80070f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2200      	movs	r2, #0
 80070fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007102:	2303      	movs	r3, #3
 8007104:	e018      	b.n	8007138 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d102      	bne.n	8007112 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800710c:	2300      	movs	r3, #0
 800710e:	61fb      	str	r3, [r7, #28]
 8007110:	e002      	b.n	8007118 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	3b01      	subs	r3, #1
 8007116:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	689a      	ldr	r2, [r3, #8]
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	4013      	ands	r3, r2
 8007122:	68ba      	ldr	r2, [r7, #8]
 8007124:	429a      	cmp	r2, r3
 8007126:	bf0c      	ite	eq
 8007128:	2301      	moveq	r3, #1
 800712a:	2300      	movne	r3, #0
 800712c:	b2db      	uxtb	r3, r3
 800712e:	461a      	mov	r2, r3
 8007130:	79fb      	ldrb	r3, [r7, #7]
 8007132:	429a      	cmp	r2, r3
 8007134:	d19a      	bne.n	800706c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	3720      	adds	r7, #32
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}
 8007140:	20014d9c 	.word	0x20014d9c

08007144 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b088      	sub	sp, #32
 8007148:	af02      	add	r7, sp, #8
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	60b9      	str	r1, [r7, #8]
 800714e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	9300      	str	r3, [sp, #0]
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	2201      	movs	r2, #1
 8007158:	2102      	movs	r1, #2
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f7ff ff6a 	bl	8007034 <SPI_WaitFlagStateUntilTimeout>
 8007160:	4603      	mov	r3, r0
 8007162:	2b00      	cmp	r3, #0
 8007164:	d007      	beq.n	8007176 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800716a:	f043 0220 	orr.w	r2, r3, #32
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007172:	2303      	movs	r3, #3
 8007174:	e032      	b.n	80071dc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007176:	4b1b      	ldr	r3, [pc, #108]	@ (80071e4 <SPI_EndRxTxTransaction+0xa0>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a1b      	ldr	r2, [pc, #108]	@ (80071e8 <SPI_EndRxTxTransaction+0xa4>)
 800717c:	fba2 2303 	umull	r2, r3, r2, r3
 8007180:	0d5b      	lsrs	r3, r3, #21
 8007182:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007186:	fb02 f303 	mul.w	r3, r2, r3
 800718a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007194:	d112      	bne.n	80071bc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	9300      	str	r3, [sp, #0]
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	2200      	movs	r2, #0
 800719e:	2180      	movs	r1, #128	@ 0x80
 80071a0:	68f8      	ldr	r0, [r7, #12]
 80071a2:	f7ff ff47 	bl	8007034 <SPI_WaitFlagStateUntilTimeout>
 80071a6:	4603      	mov	r3, r0
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d016      	beq.n	80071da <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071b0:	f043 0220 	orr.w	r2, r3, #32
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80071b8:	2303      	movs	r3, #3
 80071ba:	e00f      	b.n	80071dc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d00a      	beq.n	80071d8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	3b01      	subs	r3, #1
 80071c6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071d2:	2b80      	cmp	r3, #128	@ 0x80
 80071d4:	d0f2      	beq.n	80071bc <SPI_EndRxTxTransaction+0x78>
 80071d6:	e000      	b.n	80071da <SPI_EndRxTxTransaction+0x96>
        break;
 80071d8:	bf00      	nop
  }

  return HAL_OK;
 80071da:	2300      	movs	r3, #0
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3718      	adds	r7, #24
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}
 80071e4:	20014d9c 	.word	0x20014d9c
 80071e8:	165e9f81 	.word	0x165e9f81

080071ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b082      	sub	sp, #8
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d101      	bne.n	80071fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	e041      	b.n	8007282 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007204:	b2db      	uxtb	r3, r3
 8007206:	2b00      	cmp	r3, #0
 8007208:	d106      	bne.n	8007218 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f7fb fb30 	bl	8002878 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2202      	movs	r2, #2
 800721c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	3304      	adds	r3, #4
 8007228:	4619      	mov	r1, r3
 800722a:	4610      	mov	r0, r2
 800722c:	f000 fea6 	bl	8007f7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2201      	movs	r2, #1
 8007234:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2201      	movs	r2, #1
 8007254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2201      	movs	r2, #1
 8007264:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2201      	movs	r2, #1
 800727c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007280:	2300      	movs	r3, #0
}
 8007282:	4618      	mov	r0, r3
 8007284:	3708      	adds	r7, #8
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}

0800728a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800728a:	b580      	push	{r7, lr}
 800728c:	b082      	sub	sp, #8
 800728e:	af00      	add	r7, sp, #0
 8007290:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d101      	bne.n	800729c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007298:	2301      	movs	r3, #1
 800729a:	e041      	b.n	8007320 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d106      	bne.n	80072b6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f000 f839 	bl	8007328 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2202      	movs	r2, #2
 80072ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681a      	ldr	r2, [r3, #0]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	3304      	adds	r3, #4
 80072c6:	4619      	mov	r1, r3
 80072c8:	4610      	mov	r0, r2
 80072ca:	f000 fe57 	bl	8007f7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2201      	movs	r2, #1
 80072d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2201      	movs	r2, #1
 80072da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2201      	movs	r2, #1
 80072e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2201      	movs	r2, #1
 80072ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2201      	movs	r2, #1
 80072f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2201      	movs	r2, #1
 80072fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2201      	movs	r2, #1
 8007302:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2201      	movs	r2, #1
 800730a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2201      	movs	r2, #1
 8007312:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2201      	movs	r2, #1
 800731a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3708      	adds	r7, #8
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007330:	bf00      	nop
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b086      	sub	sp, #24
 8007340:	af00      	add	r7, sp, #0
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	60b9      	str	r1, [r7, #8]
 8007346:	607a      	str	r2, [r7, #4]
 8007348:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800734a:	2300      	movs	r3, #0
 800734c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d109      	bne.n	8007368 <HAL_TIM_PWM_Start_DMA+0x2c>
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800735a:	b2db      	uxtb	r3, r3
 800735c:	2b02      	cmp	r3, #2
 800735e:	bf0c      	ite	eq
 8007360:	2301      	moveq	r3, #1
 8007362:	2300      	movne	r3, #0
 8007364:	b2db      	uxtb	r3, r3
 8007366:	e022      	b.n	80073ae <HAL_TIM_PWM_Start_DMA+0x72>
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	2b04      	cmp	r3, #4
 800736c:	d109      	bne.n	8007382 <HAL_TIM_PWM_Start_DMA+0x46>
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007374:	b2db      	uxtb	r3, r3
 8007376:	2b02      	cmp	r3, #2
 8007378:	bf0c      	ite	eq
 800737a:	2301      	moveq	r3, #1
 800737c:	2300      	movne	r3, #0
 800737e:	b2db      	uxtb	r3, r3
 8007380:	e015      	b.n	80073ae <HAL_TIM_PWM_Start_DMA+0x72>
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	2b08      	cmp	r3, #8
 8007386:	d109      	bne.n	800739c <HAL_TIM_PWM_Start_DMA+0x60>
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800738e:	b2db      	uxtb	r3, r3
 8007390:	2b02      	cmp	r3, #2
 8007392:	bf0c      	ite	eq
 8007394:	2301      	moveq	r3, #1
 8007396:	2300      	movne	r3, #0
 8007398:	b2db      	uxtb	r3, r3
 800739a:	e008      	b.n	80073ae <HAL_TIM_PWM_Start_DMA+0x72>
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	2b02      	cmp	r3, #2
 80073a6:	bf0c      	ite	eq
 80073a8:	2301      	moveq	r3, #1
 80073aa:	2300      	movne	r3, #0
 80073ac:	b2db      	uxtb	r3, r3
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d001      	beq.n	80073b6 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80073b2:	2302      	movs	r3, #2
 80073b4:	e171      	b.n	800769a <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d109      	bne.n	80073d0 <HAL_TIM_PWM_Start_DMA+0x94>
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80073c2:	b2db      	uxtb	r3, r3
 80073c4:	2b01      	cmp	r3, #1
 80073c6:	bf0c      	ite	eq
 80073c8:	2301      	moveq	r3, #1
 80073ca:	2300      	movne	r3, #0
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	e022      	b.n	8007416 <HAL_TIM_PWM_Start_DMA+0xda>
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	2b04      	cmp	r3, #4
 80073d4:	d109      	bne.n	80073ea <HAL_TIM_PWM_Start_DMA+0xae>
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	2b01      	cmp	r3, #1
 80073e0:	bf0c      	ite	eq
 80073e2:	2301      	moveq	r3, #1
 80073e4:	2300      	movne	r3, #0
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	e015      	b.n	8007416 <HAL_TIM_PWM_Start_DMA+0xda>
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	2b08      	cmp	r3, #8
 80073ee:	d109      	bne.n	8007404 <HAL_TIM_PWM_Start_DMA+0xc8>
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	bf0c      	ite	eq
 80073fc:	2301      	moveq	r3, #1
 80073fe:	2300      	movne	r3, #0
 8007400:	b2db      	uxtb	r3, r3
 8007402:	e008      	b.n	8007416 <HAL_TIM_PWM_Start_DMA+0xda>
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800740a:	b2db      	uxtb	r3, r3
 800740c:	2b01      	cmp	r3, #1
 800740e:	bf0c      	ite	eq
 8007410:	2301      	moveq	r3, #1
 8007412:	2300      	movne	r3, #0
 8007414:	b2db      	uxtb	r3, r3
 8007416:	2b00      	cmp	r3, #0
 8007418:	d024      	beq.n	8007464 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d002      	beq.n	8007426 <HAL_TIM_PWM_Start_DMA+0xea>
 8007420:	887b      	ldrh	r3, [r7, #2]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d101      	bne.n	800742a <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	e137      	b.n	800769a <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d104      	bne.n	800743a <HAL_TIM_PWM_Start_DMA+0xfe>
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2202      	movs	r2, #2
 8007434:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007438:	e016      	b.n	8007468 <HAL_TIM_PWM_Start_DMA+0x12c>
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	2b04      	cmp	r3, #4
 800743e:	d104      	bne.n	800744a <HAL_TIM_PWM_Start_DMA+0x10e>
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2202      	movs	r2, #2
 8007444:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007448:	e00e      	b.n	8007468 <HAL_TIM_PWM_Start_DMA+0x12c>
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	2b08      	cmp	r3, #8
 800744e:	d104      	bne.n	800745a <HAL_TIM_PWM_Start_DMA+0x11e>
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2202      	movs	r2, #2
 8007454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007458:	e006      	b.n	8007468 <HAL_TIM_PWM_Start_DMA+0x12c>
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2202      	movs	r2, #2
 800745e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007462:	e001      	b.n	8007468 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8007464:	2301      	movs	r3, #1
 8007466:	e118      	b.n	800769a <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	2b0c      	cmp	r3, #12
 800746c:	f200 80ae 	bhi.w	80075cc <HAL_TIM_PWM_Start_DMA+0x290>
 8007470:	a201      	add	r2, pc, #4	@ (adr r2, 8007478 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8007472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007476:	bf00      	nop
 8007478:	080074ad 	.word	0x080074ad
 800747c:	080075cd 	.word	0x080075cd
 8007480:	080075cd 	.word	0x080075cd
 8007484:	080075cd 	.word	0x080075cd
 8007488:	080074f5 	.word	0x080074f5
 800748c:	080075cd 	.word	0x080075cd
 8007490:	080075cd 	.word	0x080075cd
 8007494:	080075cd 	.word	0x080075cd
 8007498:	0800753d 	.word	0x0800753d
 800749c:	080075cd 	.word	0x080075cd
 80074a0:	080075cd 	.word	0x080075cd
 80074a4:	080075cd 	.word	0x080075cd
 80074a8:	08007585 	.word	0x08007585
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b0:	4a7c      	ldr	r2, [pc, #496]	@ (80076a4 <HAL_TIM_PWM_Start_DMA+0x368>)
 80074b2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b8:	4a7b      	ldr	r2, [pc, #492]	@ (80076a8 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80074ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074c0:	4a7a      	ldr	r2, [pc, #488]	@ (80076ac <HAL_TIM_PWM_Start_DMA+0x370>)
 80074c2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80074c8:	6879      	ldr	r1, [r7, #4]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	3334      	adds	r3, #52	@ 0x34
 80074d0:	461a      	mov	r2, r3
 80074d2:	887b      	ldrh	r3, [r7, #2]
 80074d4:	f7fc f9e8 	bl	80038a8 <HAL_DMA_Start_IT>
 80074d8:	4603      	mov	r3, r0
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d001      	beq.n	80074e2 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e0db      	b.n	800769a <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68da      	ldr	r2, [r3, #12]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074f0:	60da      	str	r2, [r3, #12]
      break;
 80074f2:	e06e      	b.n	80075d2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f8:	4a6a      	ldr	r2, [pc, #424]	@ (80076a4 <HAL_TIM_PWM_Start_DMA+0x368>)
 80074fa:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007500:	4a69      	ldr	r2, [pc, #420]	@ (80076a8 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8007502:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007508:	4a68      	ldr	r2, [pc, #416]	@ (80076ac <HAL_TIM_PWM_Start_DMA+0x370>)
 800750a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8007510:	6879      	ldr	r1, [r7, #4]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	3338      	adds	r3, #56	@ 0x38
 8007518:	461a      	mov	r2, r3
 800751a:	887b      	ldrh	r3, [r7, #2]
 800751c:	f7fc f9c4 	bl	80038a8 <HAL_DMA_Start_IT>
 8007520:	4603      	mov	r3, r0
 8007522:	2b00      	cmp	r3, #0
 8007524:	d001      	beq.n	800752a <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007526:	2301      	movs	r3, #1
 8007528:	e0b7      	b.n	800769a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	68da      	ldr	r2, [r3, #12]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007538:	60da      	str	r2, [r3, #12]
      break;
 800753a:	e04a      	b.n	80075d2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007540:	4a58      	ldr	r2, [pc, #352]	@ (80076a4 <HAL_TIM_PWM_Start_DMA+0x368>)
 8007542:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007548:	4a57      	ldr	r2, [pc, #348]	@ (80076a8 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800754a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007550:	4a56      	ldr	r2, [pc, #344]	@ (80076ac <HAL_TIM_PWM_Start_DMA+0x370>)
 8007552:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8007558:	6879      	ldr	r1, [r7, #4]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	333c      	adds	r3, #60	@ 0x3c
 8007560:	461a      	mov	r2, r3
 8007562:	887b      	ldrh	r3, [r7, #2]
 8007564:	f7fc f9a0 	bl	80038a8 <HAL_DMA_Start_IT>
 8007568:	4603      	mov	r3, r0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d001      	beq.n	8007572 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	e093      	b.n	800769a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	68da      	ldr	r2, [r3, #12]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007580:	60da      	str	r2, [r3, #12]
      break;
 8007582:	e026      	b.n	80075d2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007588:	4a46      	ldr	r2, [pc, #280]	@ (80076a4 <HAL_TIM_PWM_Start_DMA+0x368>)
 800758a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007590:	4a45      	ldr	r2, [pc, #276]	@ (80076a8 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8007592:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007598:	4a44      	ldr	r2, [pc, #272]	@ (80076ac <HAL_TIM_PWM_Start_DMA+0x370>)
 800759a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80075a0:	6879      	ldr	r1, [r7, #4]
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	3340      	adds	r3, #64	@ 0x40
 80075a8:	461a      	mov	r2, r3
 80075aa:	887b      	ldrh	r3, [r7, #2]
 80075ac:	f7fc f97c 	bl	80038a8 <HAL_DMA_Start_IT>
 80075b0:	4603      	mov	r3, r0
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d001      	beq.n	80075ba <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80075b6:	2301      	movs	r3, #1
 80075b8:	e06f      	b.n	800769a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	68da      	ldr	r2, [r3, #12]
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80075c8:	60da      	str	r2, [r3, #12]
      break;
 80075ca:	e002      	b.n	80075d2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	75fb      	strb	r3, [r7, #23]
      break;
 80075d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80075d2:	7dfb      	ldrb	r3, [r7, #23]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d15f      	bne.n	8007698 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	2201      	movs	r2, #1
 80075de:	68b9      	ldr	r1, [r7, #8]
 80075e0:	4618      	mov	r0, r3
 80075e2:	f000 ffbb 	bl	800855c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a31      	ldr	r2, [pc, #196]	@ (80076b0 <HAL_TIM_PWM_Start_DMA+0x374>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d004      	beq.n	80075fa <HAL_TIM_PWM_Start_DMA+0x2be>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a2f      	ldr	r2, [pc, #188]	@ (80076b4 <HAL_TIM_PWM_Start_DMA+0x378>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d101      	bne.n	80075fe <HAL_TIM_PWM_Start_DMA+0x2c2>
 80075fa:	2301      	movs	r3, #1
 80075fc:	e000      	b.n	8007600 <HAL_TIM_PWM_Start_DMA+0x2c4>
 80075fe:	2300      	movs	r3, #0
 8007600:	2b00      	cmp	r3, #0
 8007602:	d007      	beq.n	8007614 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007612:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a25      	ldr	r2, [pc, #148]	@ (80076b0 <HAL_TIM_PWM_Start_DMA+0x374>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d022      	beq.n	8007664 <HAL_TIM_PWM_Start_DMA+0x328>
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007626:	d01d      	beq.n	8007664 <HAL_TIM_PWM_Start_DMA+0x328>
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a22      	ldr	r2, [pc, #136]	@ (80076b8 <HAL_TIM_PWM_Start_DMA+0x37c>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d018      	beq.n	8007664 <HAL_TIM_PWM_Start_DMA+0x328>
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a21      	ldr	r2, [pc, #132]	@ (80076bc <HAL_TIM_PWM_Start_DMA+0x380>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d013      	beq.n	8007664 <HAL_TIM_PWM_Start_DMA+0x328>
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a1f      	ldr	r2, [pc, #124]	@ (80076c0 <HAL_TIM_PWM_Start_DMA+0x384>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d00e      	beq.n	8007664 <HAL_TIM_PWM_Start_DMA+0x328>
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a1a      	ldr	r2, [pc, #104]	@ (80076b4 <HAL_TIM_PWM_Start_DMA+0x378>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d009      	beq.n	8007664 <HAL_TIM_PWM_Start_DMA+0x328>
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a1b      	ldr	r2, [pc, #108]	@ (80076c4 <HAL_TIM_PWM_Start_DMA+0x388>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d004      	beq.n	8007664 <HAL_TIM_PWM_Start_DMA+0x328>
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a1a      	ldr	r2, [pc, #104]	@ (80076c8 <HAL_TIM_PWM_Start_DMA+0x38c>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d111      	bne.n	8007688 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	689b      	ldr	r3, [r3, #8]
 800766a:	f003 0307 	and.w	r3, r3, #7
 800766e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	2b06      	cmp	r3, #6
 8007674:	d010      	beq.n	8007698 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	681a      	ldr	r2, [r3, #0]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f042 0201 	orr.w	r2, r2, #1
 8007684:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007686:	e007      	b.n	8007698 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f042 0201 	orr.w	r2, r2, #1
 8007696:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007698:	7dfb      	ldrb	r3, [r7, #23]
}
 800769a:	4618      	mov	r0, r3
 800769c:	3718      	adds	r7, #24
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}
 80076a2:	bf00      	nop
 80076a4:	08007e6d 	.word	0x08007e6d
 80076a8:	08007f15 	.word	0x08007f15
 80076ac:	08007ddb 	.word	0x08007ddb
 80076b0:	40010000 	.word	0x40010000
 80076b4:	40010400 	.word	0x40010400
 80076b8:	40000400 	.word	0x40000400
 80076bc:	40000800 	.word	0x40000800
 80076c0:	40000c00 	.word	0x40000c00
 80076c4:	40014000 	.word	0x40014000
 80076c8:	40001800 	.word	0x40001800

080076cc <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b084      	sub	sp, #16
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80076d6:	2300      	movs	r3, #0
 80076d8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	2b0c      	cmp	r3, #12
 80076de:	d855      	bhi.n	800778c <HAL_TIM_PWM_Stop_DMA+0xc0>
 80076e0:	a201      	add	r2, pc, #4	@ (adr r2, 80076e8 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 80076e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076e6:	bf00      	nop
 80076e8:	0800771d 	.word	0x0800771d
 80076ec:	0800778d 	.word	0x0800778d
 80076f0:	0800778d 	.word	0x0800778d
 80076f4:	0800778d 	.word	0x0800778d
 80076f8:	08007739 	.word	0x08007739
 80076fc:	0800778d 	.word	0x0800778d
 8007700:	0800778d 	.word	0x0800778d
 8007704:	0800778d 	.word	0x0800778d
 8007708:	08007755 	.word	0x08007755
 800770c:	0800778d 	.word	0x0800778d
 8007710:	0800778d 	.word	0x0800778d
 8007714:	0800778d 	.word	0x0800778d
 8007718:	08007771 	.word	0x08007771
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	68da      	ldr	r2, [r3, #12]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800772a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007730:	4618      	mov	r0, r3
 8007732:	f7fc f911 	bl	8003958 <HAL_DMA_Abort_IT>
      break;
 8007736:	e02c      	b.n	8007792 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	68da      	ldr	r2, [r3, #12]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007746:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800774c:	4618      	mov	r0, r3
 800774e:	f7fc f903 	bl	8003958 <HAL_DMA_Abort_IT>
      break;
 8007752:	e01e      	b.n	8007792 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	68da      	ldr	r2, [r3, #12]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007762:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007768:	4618      	mov	r0, r3
 800776a:	f7fc f8f5 	bl	8003958 <HAL_DMA_Abort_IT>
      break;
 800776e:	e010      	b.n	8007792 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	68da      	ldr	r2, [r3, #12]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800777e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007784:	4618      	mov	r0, r3
 8007786:	f7fc f8e7 	bl	8003958 <HAL_DMA_Abort_IT>
      break;
 800778a:	e002      	b.n	8007792 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	73fb      	strb	r3, [r7, #15]
      break;
 8007790:	bf00      	nop
  }

  if (status == HAL_OK)
 8007792:	7bfb      	ldrb	r3, [r7, #15]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d161      	bne.n	800785c <HAL_TIM_PWM_Stop_DMA+0x190>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2200      	movs	r2, #0
 800779e:	6839      	ldr	r1, [r7, #0]
 80077a0:	4618      	mov	r0, r3
 80077a2:	f000 fedb 	bl	800855c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a2f      	ldr	r2, [pc, #188]	@ (8007868 <HAL_TIM_PWM_Stop_DMA+0x19c>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d004      	beq.n	80077ba <HAL_TIM_PWM_Stop_DMA+0xee>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4a2d      	ldr	r2, [pc, #180]	@ (800786c <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d101      	bne.n	80077be <HAL_TIM_PWM_Stop_DMA+0xf2>
 80077ba:	2301      	movs	r3, #1
 80077bc:	e000      	b.n	80077c0 <HAL_TIM_PWM_Stop_DMA+0xf4>
 80077be:	2300      	movs	r3, #0
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d017      	beq.n	80077f4 <HAL_TIM_PWM_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	6a1a      	ldr	r2, [r3, #32]
 80077ca:	f241 1311 	movw	r3, #4369	@ 0x1111
 80077ce:	4013      	ands	r3, r2
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d10f      	bne.n	80077f4 <HAL_TIM_PWM_Stop_DMA+0x128>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	6a1a      	ldr	r2, [r3, #32]
 80077da:	f240 4344 	movw	r3, #1092	@ 0x444
 80077de:	4013      	ands	r3, r2
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d107      	bne.n	80077f4 <HAL_TIM_PWM_Stop_DMA+0x128>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80077f2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	6a1a      	ldr	r2, [r3, #32]
 80077fa:	f241 1311 	movw	r3, #4369	@ 0x1111
 80077fe:	4013      	ands	r3, r2
 8007800:	2b00      	cmp	r3, #0
 8007802:	d10f      	bne.n	8007824 <HAL_TIM_PWM_Stop_DMA+0x158>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	6a1a      	ldr	r2, [r3, #32]
 800780a:	f240 4344 	movw	r3, #1092	@ 0x444
 800780e:	4013      	ands	r3, r2
 8007810:	2b00      	cmp	r3, #0
 8007812:	d107      	bne.n	8007824 <HAL_TIM_PWM_Stop_DMA+0x158>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f022 0201 	bic.w	r2, r2, #1
 8007822:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d104      	bne.n	8007834 <HAL_TIM_PWM_Stop_DMA+0x168>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2201      	movs	r2, #1
 800782e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007832:	e013      	b.n	800785c <HAL_TIM_PWM_Stop_DMA+0x190>
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	2b04      	cmp	r3, #4
 8007838:	d104      	bne.n	8007844 <HAL_TIM_PWM_Stop_DMA+0x178>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2201      	movs	r2, #1
 800783e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007842:	e00b      	b.n	800785c <HAL_TIM_PWM_Stop_DMA+0x190>
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	2b08      	cmp	r3, #8
 8007848:	d104      	bne.n	8007854 <HAL_TIM_PWM_Stop_DMA+0x188>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2201      	movs	r2, #1
 800784e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007852:	e003      	b.n	800785c <HAL_TIM_PWM_Stop_DMA+0x190>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 800785c:	7bfb      	ldrb	r3, [r7, #15]
}
 800785e:	4618      	mov	r0, r3
 8007860:	3710      	adds	r7, #16
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	40010000 	.word	0x40010000
 800786c:	40010400 	.word	0x40010400

08007870 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b084      	sub	sp, #16
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	691b      	ldr	r3, [r3, #16]
 8007886:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	f003 0302 	and.w	r3, r3, #2
 800788e:	2b00      	cmp	r3, #0
 8007890:	d020      	beq.n	80078d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	f003 0302 	and.w	r3, r3, #2
 8007898:	2b00      	cmp	r3, #0
 800789a:	d01b      	beq.n	80078d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f06f 0202 	mvn.w	r2, #2
 80078a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2201      	movs	r2, #1
 80078aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	699b      	ldr	r3, [r3, #24]
 80078b2:	f003 0303 	and.w	r3, r3, #3
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d003      	beq.n	80078c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f000 fa65 	bl	8007d8a <HAL_TIM_IC_CaptureCallback>
 80078c0:	e005      	b.n	80078ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f000 fa57 	bl	8007d76 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f7f9 fd2d 	bl	8001328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2200      	movs	r2, #0
 80078d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	f003 0304 	and.w	r3, r3, #4
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d020      	beq.n	8007920 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	f003 0304 	and.w	r3, r3, #4
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d01b      	beq.n	8007920 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f06f 0204 	mvn.w	r2, #4
 80078f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2202      	movs	r2, #2
 80078f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	699b      	ldr	r3, [r3, #24]
 80078fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007902:	2b00      	cmp	r3, #0
 8007904:	d003      	beq.n	800790e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f000 fa3f 	bl	8007d8a <HAL_TIM_IC_CaptureCallback>
 800790c:	e005      	b.n	800791a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f000 fa31 	bl	8007d76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f7f9 fd07 	bl	8001328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	f003 0308 	and.w	r3, r3, #8
 8007926:	2b00      	cmp	r3, #0
 8007928:	d020      	beq.n	800796c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f003 0308 	and.w	r3, r3, #8
 8007930:	2b00      	cmp	r3, #0
 8007932:	d01b      	beq.n	800796c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f06f 0208 	mvn.w	r2, #8
 800793c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2204      	movs	r2, #4
 8007942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	69db      	ldr	r3, [r3, #28]
 800794a:	f003 0303 	and.w	r3, r3, #3
 800794e:	2b00      	cmp	r3, #0
 8007950:	d003      	beq.n	800795a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f000 fa19 	bl	8007d8a <HAL_TIM_IC_CaptureCallback>
 8007958:	e005      	b.n	8007966 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f000 fa0b 	bl	8007d76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f7f9 fce1 	bl	8001328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2200      	movs	r2, #0
 800796a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	f003 0310 	and.w	r3, r3, #16
 8007972:	2b00      	cmp	r3, #0
 8007974:	d020      	beq.n	80079b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f003 0310 	and.w	r3, r3, #16
 800797c:	2b00      	cmp	r3, #0
 800797e:	d01b      	beq.n	80079b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f06f 0210 	mvn.w	r2, #16
 8007988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2208      	movs	r2, #8
 800798e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	69db      	ldr	r3, [r3, #28]
 8007996:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800799a:	2b00      	cmp	r3, #0
 800799c:	d003      	beq.n	80079a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f000 f9f3 	bl	8007d8a <HAL_TIM_IC_CaptureCallback>
 80079a4:	e005      	b.n	80079b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f000 f9e5 	bl	8007d76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f7f9 fcbb 	bl	8001328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2200      	movs	r2, #0
 80079b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	f003 0301 	and.w	r3, r3, #1
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d00c      	beq.n	80079dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	f003 0301 	and.w	r3, r3, #1
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d007      	beq.n	80079dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f06f 0201 	mvn.w	r2, #1
 80079d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 f9c3 	bl	8007d62 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d00c      	beq.n	8007a00 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d007      	beq.n	8007a00 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80079f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f000 feac 	bl	8008758 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d00c      	beq.n	8007a24 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d007      	beq.n	8007a24 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 f9c7 	bl	8007db2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	f003 0320 	and.w	r3, r3, #32
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d00c      	beq.n	8007a48 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	f003 0320 	and.w	r3, r3, #32
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d007      	beq.n	8007a48 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f06f 0220 	mvn.w	r2, #32
 8007a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 fe7e 	bl	8008744 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a48:	bf00      	nop
 8007a4a:	3710      	adds	r7, #16
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b086      	sub	sp, #24
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	60f8      	str	r0, [r7, #12]
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d101      	bne.n	8007a6e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007a6a:	2302      	movs	r3, #2
 8007a6c:	e0ae      	b.n	8007bcc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2201      	movs	r2, #1
 8007a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2b0c      	cmp	r3, #12
 8007a7a:	f200 809f 	bhi.w	8007bbc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007a7e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a84 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a84:	08007ab9 	.word	0x08007ab9
 8007a88:	08007bbd 	.word	0x08007bbd
 8007a8c:	08007bbd 	.word	0x08007bbd
 8007a90:	08007bbd 	.word	0x08007bbd
 8007a94:	08007af9 	.word	0x08007af9
 8007a98:	08007bbd 	.word	0x08007bbd
 8007a9c:	08007bbd 	.word	0x08007bbd
 8007aa0:	08007bbd 	.word	0x08007bbd
 8007aa4:	08007b3b 	.word	0x08007b3b
 8007aa8:	08007bbd 	.word	0x08007bbd
 8007aac:	08007bbd 	.word	0x08007bbd
 8007ab0:	08007bbd 	.word	0x08007bbd
 8007ab4:	08007b7b 	.word	0x08007b7b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	68b9      	ldr	r1, [r7, #8]
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f000 fb02 	bl	80080c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	699a      	ldr	r2, [r3, #24]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f042 0208 	orr.w	r2, r2, #8
 8007ad2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	699a      	ldr	r2, [r3, #24]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f022 0204 	bic.w	r2, r2, #4
 8007ae2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	6999      	ldr	r1, [r3, #24]
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	691a      	ldr	r2, [r3, #16]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	430a      	orrs	r2, r1
 8007af4:	619a      	str	r2, [r3, #24]
      break;
 8007af6:	e064      	b.n	8007bc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68b9      	ldr	r1, [r7, #8]
 8007afe:	4618      	mov	r0, r3
 8007b00:	f000 fb52 	bl	80081a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	699a      	ldr	r2, [r3, #24]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	699a      	ldr	r2, [r3, #24]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	6999      	ldr	r1, [r3, #24]
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	691b      	ldr	r3, [r3, #16]
 8007b2e:	021a      	lsls	r2, r3, #8
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	430a      	orrs	r2, r1
 8007b36:	619a      	str	r2, [r3, #24]
      break;
 8007b38:	e043      	b.n	8007bc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	68b9      	ldr	r1, [r7, #8]
 8007b40:	4618      	mov	r0, r3
 8007b42:	f000 fba7 	bl	8008294 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	69da      	ldr	r2, [r3, #28]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f042 0208 	orr.w	r2, r2, #8
 8007b54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	69da      	ldr	r2, [r3, #28]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f022 0204 	bic.w	r2, r2, #4
 8007b64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	69d9      	ldr	r1, [r3, #28]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	691a      	ldr	r2, [r3, #16]
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	430a      	orrs	r2, r1
 8007b76:	61da      	str	r2, [r3, #28]
      break;
 8007b78:	e023      	b.n	8007bc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68b9      	ldr	r1, [r7, #8]
 8007b80:	4618      	mov	r0, r3
 8007b82:	f000 fbfb 	bl	800837c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	69da      	ldr	r2, [r3, #28]
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	69da      	ldr	r2, [r3, #28]
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ba4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	69d9      	ldr	r1, [r3, #28]
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	691b      	ldr	r3, [r3, #16]
 8007bb0:	021a      	lsls	r2, r3, #8
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	430a      	orrs	r2, r1
 8007bb8:	61da      	str	r2, [r3, #28]
      break;
 8007bba:	e002      	b.n	8007bc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	75fb      	strb	r3, [r7, #23]
      break;
 8007bc0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007bca:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3718      	adds	r7, #24
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}

08007bd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b084      	sub	sp, #16
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007bde:	2300      	movs	r3, #0
 8007be0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d101      	bne.n	8007bf0 <HAL_TIM_ConfigClockSource+0x1c>
 8007bec:	2302      	movs	r3, #2
 8007bee:	e0b4      	b.n	8007d5a <HAL_TIM_ConfigClockSource+0x186>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2202      	movs	r2, #2
 8007bfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007c0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	68ba      	ldr	r2, [r7, #8]
 8007c1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c28:	d03e      	beq.n	8007ca8 <HAL_TIM_ConfigClockSource+0xd4>
 8007c2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c2e:	f200 8087 	bhi.w	8007d40 <HAL_TIM_ConfigClockSource+0x16c>
 8007c32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c36:	f000 8086 	beq.w	8007d46 <HAL_TIM_ConfigClockSource+0x172>
 8007c3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c3e:	d87f      	bhi.n	8007d40 <HAL_TIM_ConfigClockSource+0x16c>
 8007c40:	2b70      	cmp	r3, #112	@ 0x70
 8007c42:	d01a      	beq.n	8007c7a <HAL_TIM_ConfigClockSource+0xa6>
 8007c44:	2b70      	cmp	r3, #112	@ 0x70
 8007c46:	d87b      	bhi.n	8007d40 <HAL_TIM_ConfigClockSource+0x16c>
 8007c48:	2b60      	cmp	r3, #96	@ 0x60
 8007c4a:	d050      	beq.n	8007cee <HAL_TIM_ConfigClockSource+0x11a>
 8007c4c:	2b60      	cmp	r3, #96	@ 0x60
 8007c4e:	d877      	bhi.n	8007d40 <HAL_TIM_ConfigClockSource+0x16c>
 8007c50:	2b50      	cmp	r3, #80	@ 0x50
 8007c52:	d03c      	beq.n	8007cce <HAL_TIM_ConfigClockSource+0xfa>
 8007c54:	2b50      	cmp	r3, #80	@ 0x50
 8007c56:	d873      	bhi.n	8007d40 <HAL_TIM_ConfigClockSource+0x16c>
 8007c58:	2b40      	cmp	r3, #64	@ 0x40
 8007c5a:	d058      	beq.n	8007d0e <HAL_TIM_ConfigClockSource+0x13a>
 8007c5c:	2b40      	cmp	r3, #64	@ 0x40
 8007c5e:	d86f      	bhi.n	8007d40 <HAL_TIM_ConfigClockSource+0x16c>
 8007c60:	2b30      	cmp	r3, #48	@ 0x30
 8007c62:	d064      	beq.n	8007d2e <HAL_TIM_ConfigClockSource+0x15a>
 8007c64:	2b30      	cmp	r3, #48	@ 0x30
 8007c66:	d86b      	bhi.n	8007d40 <HAL_TIM_ConfigClockSource+0x16c>
 8007c68:	2b20      	cmp	r3, #32
 8007c6a:	d060      	beq.n	8007d2e <HAL_TIM_ConfigClockSource+0x15a>
 8007c6c:	2b20      	cmp	r3, #32
 8007c6e:	d867      	bhi.n	8007d40 <HAL_TIM_ConfigClockSource+0x16c>
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d05c      	beq.n	8007d2e <HAL_TIM_ConfigClockSource+0x15a>
 8007c74:	2b10      	cmp	r3, #16
 8007c76:	d05a      	beq.n	8007d2e <HAL_TIM_ConfigClockSource+0x15a>
 8007c78:	e062      	b.n	8007d40 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007c8a:	f000 fc47 	bl	800851c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007c9c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	68ba      	ldr	r2, [r7, #8]
 8007ca4:	609a      	str	r2, [r3, #8]
      break;
 8007ca6:	e04f      	b.n	8007d48 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007cb8:	f000 fc30 	bl	800851c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	689a      	ldr	r2, [r3, #8]
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007cca:	609a      	str	r2, [r3, #8]
      break;
 8007ccc:	e03c      	b.n	8007d48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cda:	461a      	mov	r2, r3
 8007cdc:	f000 fba4 	bl	8008428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	2150      	movs	r1, #80	@ 0x50
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f000 fbfd 	bl	80084e6 <TIM_ITRx_SetConfig>
      break;
 8007cec:	e02c      	b.n	8007d48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	f000 fbc3 	bl	8008486 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	2160      	movs	r1, #96	@ 0x60
 8007d06:	4618      	mov	r0, r3
 8007d08:	f000 fbed 	bl	80084e6 <TIM_ITRx_SetConfig>
      break;
 8007d0c:	e01c      	b.n	8007d48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d1a:	461a      	mov	r2, r3
 8007d1c:	f000 fb84 	bl	8008428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	2140      	movs	r1, #64	@ 0x40
 8007d26:	4618      	mov	r0, r3
 8007d28:	f000 fbdd 	bl	80084e6 <TIM_ITRx_SetConfig>
      break;
 8007d2c:	e00c      	b.n	8007d48 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4619      	mov	r1, r3
 8007d38:	4610      	mov	r0, r2
 8007d3a:	f000 fbd4 	bl	80084e6 <TIM_ITRx_SetConfig>
      break;
 8007d3e:	e003      	b.n	8007d48 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007d40:	2301      	movs	r3, #1
 8007d42:	73fb      	strb	r3, [r7, #15]
      break;
 8007d44:	e000      	b.n	8007d48 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007d46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2200      	movs	r2, #0
 8007d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3710      	adds	r7, #16
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d62:	b480      	push	{r7}
 8007d64:	b083      	sub	sp, #12
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007d6a:	bf00      	nop
 8007d6c:	370c      	adds	r7, #12
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr

08007d76 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d76:	b480      	push	{r7}
 8007d78:	b083      	sub	sp, #12
 8007d7a:	af00      	add	r7, sp, #0
 8007d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d7e:	bf00      	nop
 8007d80:	370c      	adds	r7, #12
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr

08007d8a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007d8a:	b480      	push	{r7}
 8007d8c:	b083      	sub	sp, #12
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d92:	bf00      	nop
 8007d94:	370c      	adds	r7, #12
 8007d96:	46bd      	mov	sp, r7
 8007d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9c:	4770      	bx	lr

08007d9e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007d9e:	b480      	push	{r7}
 8007da0:	b083      	sub	sp, #12
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007da6:	bf00      	nop
 8007da8:	370c      	adds	r7, #12
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr

08007db2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007db2:	b480      	push	{r7}
 8007db4:	b083      	sub	sp, #12
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007dba:	bf00      	nop
 8007dbc:	370c      	adds	r7, #12
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc4:	4770      	bx	lr

08007dc6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007dc6:	b480      	push	{r7}
 8007dc8:	b083      	sub	sp, #12
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007dce:	bf00      	nop
 8007dd0:	370c      	adds	r7, #12
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr

08007dda <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b084      	sub	sp, #16
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007de6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dec:	687a      	ldr	r2, [r7, #4]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d107      	bne.n	8007e02 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	2201      	movs	r2, #1
 8007df6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e00:	e02a      	b.n	8007e58 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e06:	687a      	ldr	r2, [r7, #4]
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d107      	bne.n	8007e1c <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2202      	movs	r2, #2
 8007e10:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2201      	movs	r2, #1
 8007e16:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e1a:	e01d      	b.n	8007e58 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e20:	687a      	ldr	r2, [r7, #4]
 8007e22:	429a      	cmp	r2, r3
 8007e24:	d107      	bne.n	8007e36 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2204      	movs	r2, #4
 8007e2a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e34:	e010      	b.n	8007e58 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e3a:	687a      	ldr	r2, [r7, #4]
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d107      	bne.n	8007e50 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2208      	movs	r2, #8
 8007e44:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2201      	movs	r2, #1
 8007e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007e4e:	e003      	b.n	8007e58 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8007e58:	68f8      	ldr	r0, [r7, #12]
 8007e5a:	f7ff ffb4 	bl	8007dc6 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	2200      	movs	r2, #0
 8007e62:	771a      	strb	r2, [r3, #28]
}
 8007e64:	bf00      	nop
 8007e66:	3710      	adds	r7, #16
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e78:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e7e:	687a      	ldr	r2, [r7, #4]
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d10b      	bne.n	8007e9c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	2201      	movs	r2, #1
 8007e88:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	69db      	ldr	r3, [r3, #28]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d136      	bne.n	8007f00 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2201      	movs	r2, #1
 8007e96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e9a:	e031      	b.n	8007f00 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d10b      	bne.n	8007ebe <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2202      	movs	r2, #2
 8007eaa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	69db      	ldr	r3, [r3, #28]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d125      	bne.n	8007f00 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ebc:	e020      	b.n	8007f00 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	d10b      	bne.n	8007ee0 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2204      	movs	r2, #4
 8007ecc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	69db      	ldr	r3, [r3, #28]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d114      	bne.n	8007f00 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2201      	movs	r2, #1
 8007eda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ede:	e00f      	b.n	8007f00 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d10a      	bne.n	8007f00 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2208      	movs	r2, #8
 8007eee:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	69db      	ldr	r3, [r3, #28]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d103      	bne.n	8007f00 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2201      	movs	r2, #1
 8007efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f00:	68f8      	ldr	r0, [r7, #12]
 8007f02:	f7f9 fa11 	bl	8001328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	771a      	strb	r2, [r3, #28]
}
 8007f0c:	bf00      	nop
 8007f0e:	3710      	adds	r7, #16
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f20:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f26:	687a      	ldr	r2, [r7, #4]
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d103      	bne.n	8007f34 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2201      	movs	r2, #1
 8007f30:	771a      	strb	r2, [r3, #28]
 8007f32:	e019      	b.n	8007f68 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f38:	687a      	ldr	r2, [r7, #4]
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d103      	bne.n	8007f46 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2202      	movs	r2, #2
 8007f42:	771a      	strb	r2, [r3, #28]
 8007f44:	e010      	b.n	8007f68 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	429a      	cmp	r2, r3
 8007f4e:	d103      	bne.n	8007f58 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2204      	movs	r2, #4
 8007f54:	771a      	strb	r2, [r3, #28]
 8007f56:	e007      	b.n	8007f68 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	429a      	cmp	r2, r3
 8007f60:	d102      	bne.n	8007f68 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2208      	movs	r2, #8
 8007f66:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8007f68:	68f8      	ldr	r0, [r7, #12]
 8007f6a:	f7ff ff18 	bl	8007d9e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2200      	movs	r2, #0
 8007f72:	771a      	strb	r2, [r3, #28]
}
 8007f74:	bf00      	nop
 8007f76:	3710      	adds	r7, #16
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}

08007f7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b085      	sub	sp, #20
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
 8007f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	4a43      	ldr	r2, [pc, #268]	@ (800809c <TIM_Base_SetConfig+0x120>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d013      	beq.n	8007fbc <TIM_Base_SetConfig+0x40>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f9a:	d00f      	beq.n	8007fbc <TIM_Base_SetConfig+0x40>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	4a40      	ldr	r2, [pc, #256]	@ (80080a0 <TIM_Base_SetConfig+0x124>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d00b      	beq.n	8007fbc <TIM_Base_SetConfig+0x40>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	4a3f      	ldr	r2, [pc, #252]	@ (80080a4 <TIM_Base_SetConfig+0x128>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d007      	beq.n	8007fbc <TIM_Base_SetConfig+0x40>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	4a3e      	ldr	r2, [pc, #248]	@ (80080a8 <TIM_Base_SetConfig+0x12c>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d003      	beq.n	8007fbc <TIM_Base_SetConfig+0x40>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	4a3d      	ldr	r2, [pc, #244]	@ (80080ac <TIM_Base_SetConfig+0x130>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d108      	bne.n	8007fce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	68fa      	ldr	r2, [r7, #12]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	4a32      	ldr	r2, [pc, #200]	@ (800809c <TIM_Base_SetConfig+0x120>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d02b      	beq.n	800802e <TIM_Base_SetConfig+0xb2>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fdc:	d027      	beq.n	800802e <TIM_Base_SetConfig+0xb2>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	4a2f      	ldr	r2, [pc, #188]	@ (80080a0 <TIM_Base_SetConfig+0x124>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d023      	beq.n	800802e <TIM_Base_SetConfig+0xb2>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	4a2e      	ldr	r2, [pc, #184]	@ (80080a4 <TIM_Base_SetConfig+0x128>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d01f      	beq.n	800802e <TIM_Base_SetConfig+0xb2>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	4a2d      	ldr	r2, [pc, #180]	@ (80080a8 <TIM_Base_SetConfig+0x12c>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d01b      	beq.n	800802e <TIM_Base_SetConfig+0xb2>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	4a2c      	ldr	r2, [pc, #176]	@ (80080ac <TIM_Base_SetConfig+0x130>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d017      	beq.n	800802e <TIM_Base_SetConfig+0xb2>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	4a2b      	ldr	r2, [pc, #172]	@ (80080b0 <TIM_Base_SetConfig+0x134>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d013      	beq.n	800802e <TIM_Base_SetConfig+0xb2>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	4a2a      	ldr	r2, [pc, #168]	@ (80080b4 <TIM_Base_SetConfig+0x138>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d00f      	beq.n	800802e <TIM_Base_SetConfig+0xb2>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	4a29      	ldr	r2, [pc, #164]	@ (80080b8 <TIM_Base_SetConfig+0x13c>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d00b      	beq.n	800802e <TIM_Base_SetConfig+0xb2>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	4a28      	ldr	r2, [pc, #160]	@ (80080bc <TIM_Base_SetConfig+0x140>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d007      	beq.n	800802e <TIM_Base_SetConfig+0xb2>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	4a27      	ldr	r2, [pc, #156]	@ (80080c0 <TIM_Base_SetConfig+0x144>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d003      	beq.n	800802e <TIM_Base_SetConfig+0xb2>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	4a26      	ldr	r2, [pc, #152]	@ (80080c4 <TIM_Base_SetConfig+0x148>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d108      	bne.n	8008040 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008034:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	68db      	ldr	r3, [r3, #12]
 800803a:	68fa      	ldr	r2, [r7, #12]
 800803c:	4313      	orrs	r3, r2
 800803e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	695b      	ldr	r3, [r3, #20]
 800804a:	4313      	orrs	r3, r2
 800804c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	689a      	ldr	r2, [r3, #8]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	681a      	ldr	r2, [r3, #0]
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	4a0e      	ldr	r2, [pc, #56]	@ (800809c <TIM_Base_SetConfig+0x120>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d003      	beq.n	800806e <TIM_Base_SetConfig+0xf2>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	4a10      	ldr	r2, [pc, #64]	@ (80080ac <TIM_Base_SetConfig+0x130>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d103      	bne.n	8008076 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	691a      	ldr	r2, [r3, #16]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f043 0204 	orr.w	r2, r3, #4
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2201      	movs	r2, #1
 8008086:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	68fa      	ldr	r2, [r7, #12]
 800808c:	601a      	str	r2, [r3, #0]
}
 800808e:	bf00      	nop
 8008090:	3714      	adds	r7, #20
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop
 800809c:	40010000 	.word	0x40010000
 80080a0:	40000400 	.word	0x40000400
 80080a4:	40000800 	.word	0x40000800
 80080a8:	40000c00 	.word	0x40000c00
 80080ac:	40010400 	.word	0x40010400
 80080b0:	40014000 	.word	0x40014000
 80080b4:	40014400 	.word	0x40014400
 80080b8:	40014800 	.word	0x40014800
 80080bc:	40001800 	.word	0x40001800
 80080c0:	40001c00 	.word	0x40001c00
 80080c4:	40002000 	.word	0x40002000

080080c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b087      	sub	sp, #28
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
 80080d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6a1b      	ldr	r3, [r3, #32]
 80080d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6a1b      	ldr	r3, [r3, #32]
 80080dc:	f023 0201 	bic.w	r2, r3, #1
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	699b      	ldr	r3, [r3, #24]
 80080ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f023 0303 	bic.w	r3, r3, #3
 80080fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	68fa      	ldr	r2, [r7, #12]
 8008106:	4313      	orrs	r3, r2
 8008108:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	f023 0302 	bic.w	r3, r3, #2
 8008110:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	697a      	ldr	r2, [r7, #20]
 8008118:	4313      	orrs	r3, r2
 800811a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	4a20      	ldr	r2, [pc, #128]	@ (80081a0 <TIM_OC1_SetConfig+0xd8>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d003      	beq.n	800812c <TIM_OC1_SetConfig+0x64>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	4a1f      	ldr	r2, [pc, #124]	@ (80081a4 <TIM_OC1_SetConfig+0xdc>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d10c      	bne.n	8008146 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	f023 0308 	bic.w	r3, r3, #8
 8008132:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	68db      	ldr	r3, [r3, #12]
 8008138:	697a      	ldr	r2, [r7, #20]
 800813a:	4313      	orrs	r3, r2
 800813c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	f023 0304 	bic.w	r3, r3, #4
 8008144:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	4a15      	ldr	r2, [pc, #84]	@ (80081a0 <TIM_OC1_SetConfig+0xd8>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d003      	beq.n	8008156 <TIM_OC1_SetConfig+0x8e>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	4a14      	ldr	r2, [pc, #80]	@ (80081a4 <TIM_OC1_SetConfig+0xdc>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d111      	bne.n	800817a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800815c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008164:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	695b      	ldr	r3, [r3, #20]
 800816a:	693a      	ldr	r2, [r7, #16]
 800816c:	4313      	orrs	r3, r2
 800816e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	699b      	ldr	r3, [r3, #24]
 8008174:	693a      	ldr	r2, [r7, #16]
 8008176:	4313      	orrs	r3, r2
 8008178:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	693a      	ldr	r2, [r7, #16]
 800817e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	68fa      	ldr	r2, [r7, #12]
 8008184:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	685a      	ldr	r2, [r3, #4]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	697a      	ldr	r2, [r7, #20]
 8008192:	621a      	str	r2, [r3, #32]
}
 8008194:	bf00      	nop
 8008196:	371c      	adds	r7, #28
 8008198:	46bd      	mov	sp, r7
 800819a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819e:	4770      	bx	lr
 80081a0:	40010000 	.word	0x40010000
 80081a4:	40010400 	.word	0x40010400

080081a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b087      	sub	sp, #28
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
 80081b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6a1b      	ldr	r3, [r3, #32]
 80081b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6a1b      	ldr	r3, [r3, #32]
 80081bc:	f023 0210 	bic.w	r2, r3, #16
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	699b      	ldr	r3, [r3, #24]
 80081ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	021b      	lsls	r3, r3, #8
 80081e6:	68fa      	ldr	r2, [r7, #12]
 80081e8:	4313      	orrs	r3, r2
 80081ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	f023 0320 	bic.w	r3, r3, #32
 80081f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	689b      	ldr	r3, [r3, #8]
 80081f8:	011b      	lsls	r3, r3, #4
 80081fa:	697a      	ldr	r2, [r7, #20]
 80081fc:	4313      	orrs	r3, r2
 80081fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4a22      	ldr	r2, [pc, #136]	@ (800828c <TIM_OC2_SetConfig+0xe4>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d003      	beq.n	8008210 <TIM_OC2_SetConfig+0x68>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	4a21      	ldr	r2, [pc, #132]	@ (8008290 <TIM_OC2_SetConfig+0xe8>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d10d      	bne.n	800822c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008216:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	68db      	ldr	r3, [r3, #12]
 800821c:	011b      	lsls	r3, r3, #4
 800821e:	697a      	ldr	r2, [r7, #20]
 8008220:	4313      	orrs	r3, r2
 8008222:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008224:	697b      	ldr	r3, [r7, #20]
 8008226:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800822a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	4a17      	ldr	r2, [pc, #92]	@ (800828c <TIM_OC2_SetConfig+0xe4>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d003      	beq.n	800823c <TIM_OC2_SetConfig+0x94>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	4a16      	ldr	r2, [pc, #88]	@ (8008290 <TIM_OC2_SetConfig+0xe8>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d113      	bne.n	8008264 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008242:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800824a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	695b      	ldr	r3, [r3, #20]
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	693a      	ldr	r2, [r7, #16]
 8008254:	4313      	orrs	r3, r2
 8008256:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	699b      	ldr	r3, [r3, #24]
 800825c:	009b      	lsls	r3, r3, #2
 800825e:	693a      	ldr	r2, [r7, #16]
 8008260:	4313      	orrs	r3, r2
 8008262:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	693a      	ldr	r2, [r7, #16]
 8008268:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	68fa      	ldr	r2, [r7, #12]
 800826e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	685a      	ldr	r2, [r3, #4]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	697a      	ldr	r2, [r7, #20]
 800827c:	621a      	str	r2, [r3, #32]
}
 800827e:	bf00      	nop
 8008280:	371c      	adds	r7, #28
 8008282:	46bd      	mov	sp, r7
 8008284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008288:	4770      	bx	lr
 800828a:	bf00      	nop
 800828c:	40010000 	.word	0x40010000
 8008290:	40010400 	.word	0x40010400

08008294 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008294:	b480      	push	{r7}
 8008296:	b087      	sub	sp, #28
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6a1b      	ldr	r3, [r3, #32]
 80082a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6a1b      	ldr	r3, [r3, #32]
 80082a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	69db      	ldr	r3, [r3, #28]
 80082ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f023 0303 	bic.w	r3, r3, #3
 80082ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	68fa      	ldr	r2, [r7, #12]
 80082d2:	4313      	orrs	r3, r2
 80082d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80082dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	021b      	lsls	r3, r3, #8
 80082e4:	697a      	ldr	r2, [r7, #20]
 80082e6:	4313      	orrs	r3, r2
 80082e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	4a21      	ldr	r2, [pc, #132]	@ (8008374 <TIM_OC3_SetConfig+0xe0>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d003      	beq.n	80082fa <TIM_OC3_SetConfig+0x66>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	4a20      	ldr	r2, [pc, #128]	@ (8008378 <TIM_OC3_SetConfig+0xe4>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d10d      	bne.n	8008316 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008300:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	68db      	ldr	r3, [r3, #12]
 8008306:	021b      	lsls	r3, r3, #8
 8008308:	697a      	ldr	r2, [r7, #20]
 800830a:	4313      	orrs	r3, r2
 800830c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008314:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	4a16      	ldr	r2, [pc, #88]	@ (8008374 <TIM_OC3_SetConfig+0xe0>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d003      	beq.n	8008326 <TIM_OC3_SetConfig+0x92>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	4a15      	ldr	r2, [pc, #84]	@ (8008378 <TIM_OC3_SetConfig+0xe4>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d113      	bne.n	800834e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800832c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008334:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	695b      	ldr	r3, [r3, #20]
 800833a:	011b      	lsls	r3, r3, #4
 800833c:	693a      	ldr	r2, [r7, #16]
 800833e:	4313      	orrs	r3, r2
 8008340:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	699b      	ldr	r3, [r3, #24]
 8008346:	011b      	lsls	r3, r3, #4
 8008348:	693a      	ldr	r2, [r7, #16]
 800834a:	4313      	orrs	r3, r2
 800834c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	693a      	ldr	r2, [r7, #16]
 8008352:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	68fa      	ldr	r2, [r7, #12]
 8008358:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	685a      	ldr	r2, [r3, #4]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	697a      	ldr	r2, [r7, #20]
 8008366:	621a      	str	r2, [r3, #32]
}
 8008368:	bf00      	nop
 800836a:	371c      	adds	r7, #28
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr
 8008374:	40010000 	.word	0x40010000
 8008378:	40010400 	.word	0x40010400

0800837c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800837c:	b480      	push	{r7}
 800837e:	b087      	sub	sp, #28
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6a1b      	ldr	r3, [r3, #32]
 800838a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6a1b      	ldr	r3, [r3, #32]
 8008390:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	69db      	ldr	r3, [r3, #28]
 80083a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	021b      	lsls	r3, r3, #8
 80083ba:	68fa      	ldr	r2, [r7, #12]
 80083bc:	4313      	orrs	r3, r2
 80083be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80083c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	031b      	lsls	r3, r3, #12
 80083ce:	693a      	ldr	r2, [r7, #16]
 80083d0:	4313      	orrs	r3, r2
 80083d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	4a12      	ldr	r2, [pc, #72]	@ (8008420 <TIM_OC4_SetConfig+0xa4>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d003      	beq.n	80083e4 <TIM_OC4_SetConfig+0x68>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a11      	ldr	r2, [pc, #68]	@ (8008424 <TIM_OC4_SetConfig+0xa8>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d109      	bne.n	80083f8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80083e4:	697b      	ldr	r3, [r7, #20]
 80083e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80083ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	695b      	ldr	r3, [r3, #20]
 80083f0:	019b      	lsls	r3, r3, #6
 80083f2:	697a      	ldr	r2, [r7, #20]
 80083f4:	4313      	orrs	r3, r2
 80083f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	697a      	ldr	r2, [r7, #20]
 80083fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	68fa      	ldr	r2, [r7, #12]
 8008402:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	685a      	ldr	r2, [r3, #4]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	693a      	ldr	r2, [r7, #16]
 8008410:	621a      	str	r2, [r3, #32]
}
 8008412:	bf00      	nop
 8008414:	371c      	adds	r7, #28
 8008416:	46bd      	mov	sp, r7
 8008418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841c:	4770      	bx	lr
 800841e:	bf00      	nop
 8008420:	40010000 	.word	0x40010000
 8008424:	40010400 	.word	0x40010400

08008428 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008428:	b480      	push	{r7}
 800842a:	b087      	sub	sp, #28
 800842c:	af00      	add	r7, sp, #0
 800842e:	60f8      	str	r0, [r7, #12]
 8008430:	60b9      	str	r1, [r7, #8]
 8008432:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	6a1b      	ldr	r3, [r3, #32]
 8008438:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	6a1b      	ldr	r3, [r3, #32]
 800843e:	f023 0201 	bic.w	r2, r3, #1
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	699b      	ldr	r3, [r3, #24]
 800844a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008452:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	011b      	lsls	r3, r3, #4
 8008458:	693a      	ldr	r2, [r7, #16]
 800845a:	4313      	orrs	r3, r2
 800845c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	f023 030a 	bic.w	r3, r3, #10
 8008464:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008466:	697a      	ldr	r2, [r7, #20]
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	4313      	orrs	r3, r2
 800846c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	693a      	ldr	r2, [r7, #16]
 8008472:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	697a      	ldr	r2, [r7, #20]
 8008478:	621a      	str	r2, [r3, #32]
}
 800847a:	bf00      	nop
 800847c:	371c      	adds	r7, #28
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr

08008486 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008486:	b480      	push	{r7}
 8008488:	b087      	sub	sp, #28
 800848a:	af00      	add	r7, sp, #0
 800848c:	60f8      	str	r0, [r7, #12]
 800848e:	60b9      	str	r1, [r7, #8]
 8008490:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	6a1b      	ldr	r3, [r3, #32]
 8008496:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	6a1b      	ldr	r3, [r3, #32]
 800849c:	f023 0210 	bic.w	r2, r3, #16
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	699b      	ldr	r3, [r3, #24]
 80084a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	031b      	lsls	r3, r3, #12
 80084b6:	693a      	ldr	r2, [r7, #16]
 80084b8:	4313      	orrs	r3, r2
 80084ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80084c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	011b      	lsls	r3, r3, #4
 80084c8:	697a      	ldr	r2, [r7, #20]
 80084ca:	4313      	orrs	r3, r2
 80084cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	693a      	ldr	r2, [r7, #16]
 80084d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	697a      	ldr	r2, [r7, #20]
 80084d8:	621a      	str	r2, [r3, #32]
}
 80084da:	bf00      	nop
 80084dc:	371c      	adds	r7, #28
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr

080084e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80084e6:	b480      	push	{r7}
 80084e8:	b085      	sub	sp, #20
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
 80084ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80084fe:	683a      	ldr	r2, [r7, #0]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	4313      	orrs	r3, r2
 8008504:	f043 0307 	orr.w	r3, r3, #7
 8008508:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	68fa      	ldr	r2, [r7, #12]
 800850e:	609a      	str	r2, [r3, #8]
}
 8008510:	bf00      	nop
 8008512:	3714      	adds	r7, #20
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr

0800851c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800851c:	b480      	push	{r7}
 800851e:	b087      	sub	sp, #28
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]
 8008528:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008536:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	021a      	lsls	r2, r3, #8
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	431a      	orrs	r2, r3
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	4313      	orrs	r3, r2
 8008544:	697a      	ldr	r2, [r7, #20]
 8008546:	4313      	orrs	r3, r2
 8008548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	697a      	ldr	r2, [r7, #20]
 800854e:	609a      	str	r2, [r3, #8]
}
 8008550:	bf00      	nop
 8008552:	371c      	adds	r7, #28
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800855c:	b480      	push	{r7}
 800855e:	b087      	sub	sp, #28
 8008560:	af00      	add	r7, sp, #0
 8008562:	60f8      	str	r0, [r7, #12]
 8008564:	60b9      	str	r1, [r7, #8]
 8008566:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	f003 031f 	and.w	r3, r3, #31
 800856e:	2201      	movs	r2, #1
 8008570:	fa02 f303 	lsl.w	r3, r2, r3
 8008574:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	6a1a      	ldr	r2, [r3, #32]
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	43db      	mvns	r3, r3
 800857e:	401a      	ands	r2, r3
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	6a1a      	ldr	r2, [r3, #32]
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	f003 031f 	and.w	r3, r3, #31
 800858e:	6879      	ldr	r1, [r7, #4]
 8008590:	fa01 f303 	lsl.w	r3, r1, r3
 8008594:	431a      	orrs	r2, r3
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	621a      	str	r2, [r3, #32]
}
 800859a:	bf00      	nop
 800859c:	371c      	adds	r7, #28
 800859e:	46bd      	mov	sp, r7
 80085a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a4:	4770      	bx	lr
	...

080085a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b085      	sub	sp, #20
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d101      	bne.n	80085c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80085bc:	2302      	movs	r3, #2
 80085be:	e05a      	b.n	8008676 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2201      	movs	r2, #1
 80085c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2202      	movs	r2, #2
 80085cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	68fa      	ldr	r2, [r7, #12]
 80085ee:	4313      	orrs	r3, r2
 80085f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	68fa      	ldr	r2, [r7, #12]
 80085f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a21      	ldr	r2, [pc, #132]	@ (8008684 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d022      	beq.n	800864a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800860c:	d01d      	beq.n	800864a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a1d      	ldr	r2, [pc, #116]	@ (8008688 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d018      	beq.n	800864a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a1b      	ldr	r2, [pc, #108]	@ (800868c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d013      	beq.n	800864a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a1a      	ldr	r2, [pc, #104]	@ (8008690 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d00e      	beq.n	800864a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a18      	ldr	r2, [pc, #96]	@ (8008694 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d009      	beq.n	800864a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	4a17      	ldr	r2, [pc, #92]	@ (8008698 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d004      	beq.n	800864a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4a15      	ldr	r2, [pc, #84]	@ (800869c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d10c      	bne.n	8008664 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008650:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	68ba      	ldr	r2, [r7, #8]
 8008658:	4313      	orrs	r3, r2
 800865a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	68ba      	ldr	r2, [r7, #8]
 8008662:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2201      	movs	r2, #1
 8008668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008674:	2300      	movs	r3, #0
}
 8008676:	4618      	mov	r0, r3
 8008678:	3714      	adds	r7, #20
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr
 8008682:	bf00      	nop
 8008684:	40010000 	.word	0x40010000
 8008688:	40000400 	.word	0x40000400
 800868c:	40000800 	.word	0x40000800
 8008690:	40000c00 	.word	0x40000c00
 8008694:	40010400 	.word	0x40010400
 8008698:	40014000 	.word	0x40014000
 800869c:	40001800 	.word	0x40001800

080086a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b085      	sub	sp, #20
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80086aa:	2300      	movs	r3, #0
 80086ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d101      	bne.n	80086bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80086b8:	2302      	movs	r3, #2
 80086ba:	e03d      	b.n	8008738 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2201      	movs	r2, #1
 80086c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	68db      	ldr	r3, [r3, #12]
 80086ce:	4313      	orrs	r3, r2
 80086d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	4313      	orrs	r3, r2
 80086de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	4313      	orrs	r3, r2
 80086ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4313      	orrs	r3, r2
 80086fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	691b      	ldr	r3, [r3, #16]
 8008706:	4313      	orrs	r3, r2
 8008708:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	695b      	ldr	r3, [r3, #20]
 8008714:	4313      	orrs	r3, r2
 8008716:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	69db      	ldr	r3, [r3, #28]
 8008722:	4313      	orrs	r3, r2
 8008724:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	68fa      	ldr	r2, [r7, #12]
 800872c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2200      	movs	r2, #0
 8008732:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008736:	2300      	movs	r3, #0
}
 8008738:	4618      	mov	r0, r3
 800873a:	3714      	adds	r7, #20
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr

08008744 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800874c:	bf00      	nop
 800874e:	370c      	adds	r7, #12
 8008750:	46bd      	mov	sp, r7
 8008752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008756:	4770      	bx	lr

08008758 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008758:	b480      	push	{r7}
 800875a:	b083      	sub	sp, #12
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008760:	bf00      	nop
 8008762:	370c      	adds	r7, #12
 8008764:	46bd      	mov	sp, r7
 8008766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876a:	4770      	bx	lr

0800876c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b082      	sub	sp, #8
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d101      	bne.n	800877e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800877a:	2301      	movs	r3, #1
 800877c:	e042      	b.n	8008804 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008784:	b2db      	uxtb	r3, r3
 8008786:	2b00      	cmp	r3, #0
 8008788:	d106      	bne.n	8008798 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2200      	movs	r2, #0
 800878e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f7fa f906 	bl	80029a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2224      	movs	r2, #36	@ 0x24
 800879c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	68da      	ldr	r2, [r3, #12]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80087ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f000 f973 	bl	8008a9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	691a      	ldr	r2, [r3, #16]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80087c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	695a      	ldr	r2, [r3, #20]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80087d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	68da      	ldr	r2, [r3, #12]
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80087e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2220      	movs	r2, #32
 80087f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2220      	movs	r2, #32
 80087f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2200      	movs	r2, #0
 8008800:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008802:	2300      	movs	r3, #0
}
 8008804:	4618      	mov	r0, r3
 8008806:	3708      	adds	r7, #8
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}

0800880c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b08a      	sub	sp, #40	@ 0x28
 8008810:	af02      	add	r7, sp, #8
 8008812:	60f8      	str	r0, [r7, #12]
 8008814:	60b9      	str	r1, [r7, #8]
 8008816:	603b      	str	r3, [r7, #0]
 8008818:	4613      	mov	r3, r2
 800881a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800881c:	2300      	movs	r3, #0
 800881e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008826:	b2db      	uxtb	r3, r3
 8008828:	2b20      	cmp	r3, #32
 800882a:	d175      	bne.n	8008918 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d002      	beq.n	8008838 <HAL_UART_Transmit+0x2c>
 8008832:	88fb      	ldrh	r3, [r7, #6]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d101      	bne.n	800883c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008838:	2301      	movs	r3, #1
 800883a:	e06e      	b.n	800891a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2200      	movs	r2, #0
 8008840:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2221      	movs	r2, #33	@ 0x21
 8008846:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800884a:	f7fa fa2d 	bl	8002ca8 <HAL_GetTick>
 800884e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	88fa      	ldrh	r2, [r7, #6]
 8008854:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	88fa      	ldrh	r2, [r7, #6]
 800885a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008864:	d108      	bne.n	8008878 <HAL_UART_Transmit+0x6c>
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	691b      	ldr	r3, [r3, #16]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d104      	bne.n	8008878 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800886e:	2300      	movs	r3, #0
 8008870:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	61bb      	str	r3, [r7, #24]
 8008876:	e003      	b.n	8008880 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800887c:	2300      	movs	r3, #0
 800887e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008880:	e02e      	b.n	80088e0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	9300      	str	r3, [sp, #0]
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	2200      	movs	r2, #0
 800888a:	2180      	movs	r1, #128	@ 0x80
 800888c:	68f8      	ldr	r0, [r7, #12]
 800888e:	f000 f848 	bl	8008922 <UART_WaitOnFlagUntilTimeout>
 8008892:	4603      	mov	r3, r0
 8008894:	2b00      	cmp	r3, #0
 8008896:	d005      	beq.n	80088a4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2220      	movs	r2, #32
 800889c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80088a0:	2303      	movs	r3, #3
 80088a2:	e03a      	b.n	800891a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80088a4:	69fb      	ldr	r3, [r7, #28]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d10b      	bne.n	80088c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	881b      	ldrh	r3, [r3, #0]
 80088ae:	461a      	mov	r2, r3
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80088b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80088ba:	69bb      	ldr	r3, [r7, #24]
 80088bc:	3302      	adds	r3, #2
 80088be:	61bb      	str	r3, [r7, #24]
 80088c0:	e007      	b.n	80088d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80088c2:	69fb      	ldr	r3, [r7, #28]
 80088c4:	781a      	ldrb	r2, [r3, #0]
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	3301      	adds	r3, #1
 80088d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80088d6:	b29b      	uxth	r3, r3
 80088d8:	3b01      	subs	r3, #1
 80088da:	b29a      	uxth	r2, r3
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d1cb      	bne.n	8008882 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	9300      	str	r3, [sp, #0]
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	2200      	movs	r2, #0
 80088f2:	2140      	movs	r1, #64	@ 0x40
 80088f4:	68f8      	ldr	r0, [r7, #12]
 80088f6:	f000 f814 	bl	8008922 <UART_WaitOnFlagUntilTimeout>
 80088fa:	4603      	mov	r3, r0
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d005      	beq.n	800890c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2220      	movs	r2, #32
 8008904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008908:	2303      	movs	r3, #3
 800890a:	e006      	b.n	800891a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	2220      	movs	r2, #32
 8008910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008914:	2300      	movs	r3, #0
 8008916:	e000      	b.n	800891a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008918:	2302      	movs	r3, #2
  }
}
 800891a:	4618      	mov	r0, r3
 800891c:	3720      	adds	r7, #32
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}

08008922 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008922:	b580      	push	{r7, lr}
 8008924:	b086      	sub	sp, #24
 8008926:	af00      	add	r7, sp, #0
 8008928:	60f8      	str	r0, [r7, #12]
 800892a:	60b9      	str	r1, [r7, #8]
 800892c:	603b      	str	r3, [r7, #0]
 800892e:	4613      	mov	r3, r2
 8008930:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008932:	e03b      	b.n	80089ac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008934:	6a3b      	ldr	r3, [r7, #32]
 8008936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800893a:	d037      	beq.n	80089ac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800893c:	f7fa f9b4 	bl	8002ca8 <HAL_GetTick>
 8008940:	4602      	mov	r2, r0
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	1ad3      	subs	r3, r2, r3
 8008946:	6a3a      	ldr	r2, [r7, #32]
 8008948:	429a      	cmp	r2, r3
 800894a:	d302      	bcc.n	8008952 <UART_WaitOnFlagUntilTimeout+0x30>
 800894c:	6a3b      	ldr	r3, [r7, #32]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d101      	bne.n	8008956 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008952:	2303      	movs	r3, #3
 8008954:	e03a      	b.n	80089cc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	f003 0304 	and.w	r3, r3, #4
 8008960:	2b00      	cmp	r3, #0
 8008962:	d023      	beq.n	80089ac <UART_WaitOnFlagUntilTimeout+0x8a>
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	2b80      	cmp	r3, #128	@ 0x80
 8008968:	d020      	beq.n	80089ac <UART_WaitOnFlagUntilTimeout+0x8a>
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	2b40      	cmp	r3, #64	@ 0x40
 800896e:	d01d      	beq.n	80089ac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f003 0308 	and.w	r3, r3, #8
 800897a:	2b08      	cmp	r3, #8
 800897c:	d116      	bne.n	80089ac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800897e:	2300      	movs	r3, #0
 8008980:	617b      	str	r3, [r7, #20]
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	617b      	str	r3, [r7, #20]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	617b      	str	r3, [r7, #20]
 8008992:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008994:	68f8      	ldr	r0, [r7, #12]
 8008996:	f000 f81d 	bl	80089d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	2208      	movs	r2, #8
 800899e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2200      	movs	r2, #0
 80089a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80089a8:	2301      	movs	r3, #1
 80089aa:	e00f      	b.n	80089cc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	681a      	ldr	r2, [r3, #0]
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	4013      	ands	r3, r2
 80089b6:	68ba      	ldr	r2, [r7, #8]
 80089b8:	429a      	cmp	r2, r3
 80089ba:	bf0c      	ite	eq
 80089bc:	2301      	moveq	r3, #1
 80089be:	2300      	movne	r3, #0
 80089c0:	b2db      	uxtb	r3, r3
 80089c2:	461a      	mov	r2, r3
 80089c4:	79fb      	ldrb	r3, [r7, #7]
 80089c6:	429a      	cmp	r2, r3
 80089c8:	d0b4      	beq.n	8008934 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80089ca:	2300      	movs	r3, #0
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3718      	adds	r7, #24
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b095      	sub	sp, #84	@ 0x54
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	330c      	adds	r3, #12
 80089e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089e6:	e853 3f00 	ldrex	r3, [r3]
 80089ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80089ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80089f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	330c      	adds	r3, #12
 80089fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80089fc:	643a      	str	r2, [r7, #64]	@ 0x40
 80089fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008a02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a04:	e841 2300 	strex	r3, r2, [r1]
 8008a08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d1e5      	bne.n	80089dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	3314      	adds	r3, #20
 8008a16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a18:	6a3b      	ldr	r3, [r7, #32]
 8008a1a:	e853 3f00 	ldrex	r3, [r3]
 8008a1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a20:	69fb      	ldr	r3, [r7, #28]
 8008a22:	f023 0301 	bic.w	r3, r3, #1
 8008a26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	3314      	adds	r3, #20
 8008a2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008a32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a38:	e841 2300 	strex	r3, r2, [r1]
 8008a3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d1e5      	bne.n	8008a10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d119      	bne.n	8008a80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	330c      	adds	r3, #12
 8008a52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	e853 3f00 	ldrex	r3, [r3]
 8008a5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	f023 0310 	bic.w	r3, r3, #16
 8008a62:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	330c      	adds	r3, #12
 8008a6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a6c:	61ba      	str	r2, [r7, #24]
 8008a6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a70:	6979      	ldr	r1, [r7, #20]
 8008a72:	69ba      	ldr	r2, [r7, #24]
 8008a74:	e841 2300 	strex	r3, r2, [r1]
 8008a78:	613b      	str	r3, [r7, #16]
   return(result);
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d1e5      	bne.n	8008a4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2220      	movs	r2, #32
 8008a84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008a8e:	bf00      	nop
 8008a90:	3754      	adds	r7, #84	@ 0x54
 8008a92:	46bd      	mov	sp, r7
 8008a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a98:	4770      	bx	lr
	...

08008a9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008aa0:	b0c0      	sub	sp, #256	@ 0x100
 8008aa2:	af00      	add	r7, sp, #0
 8008aa4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ab8:	68d9      	ldr	r1, [r3, #12]
 8008aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008abe:	681a      	ldr	r2, [r3, #0]
 8008ac0:	ea40 0301 	orr.w	r3, r0, r1
 8008ac4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aca:	689a      	ldr	r2, [r3, #8]
 8008acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ad0:	691b      	ldr	r3, [r3, #16]
 8008ad2:	431a      	orrs	r2, r3
 8008ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ad8:	695b      	ldr	r3, [r3, #20]
 8008ada:	431a      	orrs	r2, r3
 8008adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ae0:	69db      	ldr	r3, [r3, #28]
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	68db      	ldr	r3, [r3, #12]
 8008af0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008af4:	f021 010c 	bic.w	r1, r1, #12
 8008af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008afc:	681a      	ldr	r2, [r3, #0]
 8008afe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008b02:	430b      	orrs	r3, r1
 8008b04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	695b      	ldr	r3, [r3, #20]
 8008b0e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b16:	6999      	ldr	r1, [r3, #24]
 8008b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b1c:	681a      	ldr	r2, [r3, #0]
 8008b1e:	ea40 0301 	orr.w	r3, r0, r1
 8008b22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b28:	681a      	ldr	r2, [r3, #0]
 8008b2a:	4b8f      	ldr	r3, [pc, #572]	@ (8008d68 <UART_SetConfig+0x2cc>)
 8008b2c:	429a      	cmp	r2, r3
 8008b2e:	d005      	beq.n	8008b3c <UART_SetConfig+0xa0>
 8008b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b34:	681a      	ldr	r2, [r3, #0]
 8008b36:	4b8d      	ldr	r3, [pc, #564]	@ (8008d6c <UART_SetConfig+0x2d0>)
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	d104      	bne.n	8008b46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008b3c:	f7fd faac 	bl	8006098 <HAL_RCC_GetPCLK2Freq>
 8008b40:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008b44:	e003      	b.n	8008b4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b46:	f7fd fa93 	bl	8006070 <HAL_RCC_GetPCLK1Freq>
 8008b4a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b52:	69db      	ldr	r3, [r3, #28]
 8008b54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b58:	f040 810c 	bne.w	8008d74 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b60:	2200      	movs	r2, #0
 8008b62:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b66:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008b6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008b6e:	4622      	mov	r2, r4
 8008b70:	462b      	mov	r3, r5
 8008b72:	1891      	adds	r1, r2, r2
 8008b74:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008b76:	415b      	adcs	r3, r3
 8008b78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008b7e:	4621      	mov	r1, r4
 8008b80:	eb12 0801 	adds.w	r8, r2, r1
 8008b84:	4629      	mov	r1, r5
 8008b86:	eb43 0901 	adc.w	r9, r3, r1
 8008b8a:	f04f 0200 	mov.w	r2, #0
 8008b8e:	f04f 0300 	mov.w	r3, #0
 8008b92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b9e:	4690      	mov	r8, r2
 8008ba0:	4699      	mov	r9, r3
 8008ba2:	4623      	mov	r3, r4
 8008ba4:	eb18 0303 	adds.w	r3, r8, r3
 8008ba8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008bac:	462b      	mov	r3, r5
 8008bae:	eb49 0303 	adc.w	r3, r9, r3
 8008bb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008bc2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008bc6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008bca:	460b      	mov	r3, r1
 8008bcc:	18db      	adds	r3, r3, r3
 8008bce:	653b      	str	r3, [r7, #80]	@ 0x50
 8008bd0:	4613      	mov	r3, r2
 8008bd2:	eb42 0303 	adc.w	r3, r2, r3
 8008bd6:	657b      	str	r3, [r7, #84]	@ 0x54
 8008bd8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008bdc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008be0:	f7f8 f82a 	bl	8000c38 <__aeabi_uldivmod>
 8008be4:	4602      	mov	r2, r0
 8008be6:	460b      	mov	r3, r1
 8008be8:	4b61      	ldr	r3, [pc, #388]	@ (8008d70 <UART_SetConfig+0x2d4>)
 8008bea:	fba3 2302 	umull	r2, r3, r3, r2
 8008bee:	095b      	lsrs	r3, r3, #5
 8008bf0:	011c      	lsls	r4, r3, #4
 8008bf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008bfc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008c00:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008c04:	4642      	mov	r2, r8
 8008c06:	464b      	mov	r3, r9
 8008c08:	1891      	adds	r1, r2, r2
 8008c0a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008c0c:	415b      	adcs	r3, r3
 8008c0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008c14:	4641      	mov	r1, r8
 8008c16:	eb12 0a01 	adds.w	sl, r2, r1
 8008c1a:	4649      	mov	r1, r9
 8008c1c:	eb43 0b01 	adc.w	fp, r3, r1
 8008c20:	f04f 0200 	mov.w	r2, #0
 8008c24:	f04f 0300 	mov.w	r3, #0
 8008c28:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008c2c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008c30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c34:	4692      	mov	sl, r2
 8008c36:	469b      	mov	fp, r3
 8008c38:	4643      	mov	r3, r8
 8008c3a:	eb1a 0303 	adds.w	r3, sl, r3
 8008c3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008c42:	464b      	mov	r3, r9
 8008c44:	eb4b 0303 	adc.w	r3, fp, r3
 8008c48:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	2200      	movs	r2, #0
 8008c54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c58:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008c5c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008c60:	460b      	mov	r3, r1
 8008c62:	18db      	adds	r3, r3, r3
 8008c64:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c66:	4613      	mov	r3, r2
 8008c68:	eb42 0303 	adc.w	r3, r2, r3
 8008c6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c6e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008c72:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008c76:	f7f7 ffdf 	bl	8000c38 <__aeabi_uldivmod>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	460b      	mov	r3, r1
 8008c7e:	4611      	mov	r1, r2
 8008c80:	4b3b      	ldr	r3, [pc, #236]	@ (8008d70 <UART_SetConfig+0x2d4>)
 8008c82:	fba3 2301 	umull	r2, r3, r3, r1
 8008c86:	095b      	lsrs	r3, r3, #5
 8008c88:	2264      	movs	r2, #100	@ 0x64
 8008c8a:	fb02 f303 	mul.w	r3, r2, r3
 8008c8e:	1acb      	subs	r3, r1, r3
 8008c90:	00db      	lsls	r3, r3, #3
 8008c92:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008c96:	4b36      	ldr	r3, [pc, #216]	@ (8008d70 <UART_SetConfig+0x2d4>)
 8008c98:	fba3 2302 	umull	r2, r3, r3, r2
 8008c9c:	095b      	lsrs	r3, r3, #5
 8008c9e:	005b      	lsls	r3, r3, #1
 8008ca0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008ca4:	441c      	add	r4, r3
 8008ca6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008caa:	2200      	movs	r2, #0
 8008cac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008cb0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008cb4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008cb8:	4642      	mov	r2, r8
 8008cba:	464b      	mov	r3, r9
 8008cbc:	1891      	adds	r1, r2, r2
 8008cbe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008cc0:	415b      	adcs	r3, r3
 8008cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008cc4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008cc8:	4641      	mov	r1, r8
 8008cca:	1851      	adds	r1, r2, r1
 8008ccc:	6339      	str	r1, [r7, #48]	@ 0x30
 8008cce:	4649      	mov	r1, r9
 8008cd0:	414b      	adcs	r3, r1
 8008cd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cd4:	f04f 0200 	mov.w	r2, #0
 8008cd8:	f04f 0300 	mov.w	r3, #0
 8008cdc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008ce0:	4659      	mov	r1, fp
 8008ce2:	00cb      	lsls	r3, r1, #3
 8008ce4:	4651      	mov	r1, sl
 8008ce6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008cea:	4651      	mov	r1, sl
 8008cec:	00ca      	lsls	r2, r1, #3
 8008cee:	4610      	mov	r0, r2
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	4642      	mov	r2, r8
 8008cf6:	189b      	adds	r3, r3, r2
 8008cf8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008cfc:	464b      	mov	r3, r9
 8008cfe:	460a      	mov	r2, r1
 8008d00:	eb42 0303 	adc.w	r3, r2, r3
 8008d04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008d14:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008d18:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008d1c:	460b      	mov	r3, r1
 8008d1e:	18db      	adds	r3, r3, r3
 8008d20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d22:	4613      	mov	r3, r2
 8008d24:	eb42 0303 	adc.w	r3, r2, r3
 8008d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008d2e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008d32:	f7f7 ff81 	bl	8000c38 <__aeabi_uldivmod>
 8008d36:	4602      	mov	r2, r0
 8008d38:	460b      	mov	r3, r1
 8008d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d70 <UART_SetConfig+0x2d4>)
 8008d3c:	fba3 1302 	umull	r1, r3, r3, r2
 8008d40:	095b      	lsrs	r3, r3, #5
 8008d42:	2164      	movs	r1, #100	@ 0x64
 8008d44:	fb01 f303 	mul.w	r3, r1, r3
 8008d48:	1ad3      	subs	r3, r2, r3
 8008d4a:	00db      	lsls	r3, r3, #3
 8008d4c:	3332      	adds	r3, #50	@ 0x32
 8008d4e:	4a08      	ldr	r2, [pc, #32]	@ (8008d70 <UART_SetConfig+0x2d4>)
 8008d50:	fba2 2303 	umull	r2, r3, r2, r3
 8008d54:	095b      	lsrs	r3, r3, #5
 8008d56:	f003 0207 	and.w	r2, r3, #7
 8008d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4422      	add	r2, r4
 8008d62:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d64:	e106      	b.n	8008f74 <UART_SetConfig+0x4d8>
 8008d66:	bf00      	nop
 8008d68:	40011000 	.word	0x40011000
 8008d6c:	40011400 	.word	0x40011400
 8008d70:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008d7e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008d82:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008d86:	4642      	mov	r2, r8
 8008d88:	464b      	mov	r3, r9
 8008d8a:	1891      	adds	r1, r2, r2
 8008d8c:	6239      	str	r1, [r7, #32]
 8008d8e:	415b      	adcs	r3, r3
 8008d90:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d96:	4641      	mov	r1, r8
 8008d98:	1854      	adds	r4, r2, r1
 8008d9a:	4649      	mov	r1, r9
 8008d9c:	eb43 0501 	adc.w	r5, r3, r1
 8008da0:	f04f 0200 	mov.w	r2, #0
 8008da4:	f04f 0300 	mov.w	r3, #0
 8008da8:	00eb      	lsls	r3, r5, #3
 8008daa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008dae:	00e2      	lsls	r2, r4, #3
 8008db0:	4614      	mov	r4, r2
 8008db2:	461d      	mov	r5, r3
 8008db4:	4643      	mov	r3, r8
 8008db6:	18e3      	adds	r3, r4, r3
 8008db8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008dbc:	464b      	mov	r3, r9
 8008dbe:	eb45 0303 	adc.w	r3, r5, r3
 8008dc2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008dd2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008dd6:	f04f 0200 	mov.w	r2, #0
 8008dda:	f04f 0300 	mov.w	r3, #0
 8008dde:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008de2:	4629      	mov	r1, r5
 8008de4:	008b      	lsls	r3, r1, #2
 8008de6:	4621      	mov	r1, r4
 8008de8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008dec:	4621      	mov	r1, r4
 8008dee:	008a      	lsls	r2, r1, #2
 8008df0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008df4:	f7f7 ff20 	bl	8000c38 <__aeabi_uldivmod>
 8008df8:	4602      	mov	r2, r0
 8008dfa:	460b      	mov	r3, r1
 8008dfc:	4b60      	ldr	r3, [pc, #384]	@ (8008f80 <UART_SetConfig+0x4e4>)
 8008dfe:	fba3 2302 	umull	r2, r3, r3, r2
 8008e02:	095b      	lsrs	r3, r3, #5
 8008e04:	011c      	lsls	r4, r3, #4
 8008e06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008e10:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008e14:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008e18:	4642      	mov	r2, r8
 8008e1a:	464b      	mov	r3, r9
 8008e1c:	1891      	adds	r1, r2, r2
 8008e1e:	61b9      	str	r1, [r7, #24]
 8008e20:	415b      	adcs	r3, r3
 8008e22:	61fb      	str	r3, [r7, #28]
 8008e24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008e28:	4641      	mov	r1, r8
 8008e2a:	1851      	adds	r1, r2, r1
 8008e2c:	6139      	str	r1, [r7, #16]
 8008e2e:	4649      	mov	r1, r9
 8008e30:	414b      	adcs	r3, r1
 8008e32:	617b      	str	r3, [r7, #20]
 8008e34:	f04f 0200 	mov.w	r2, #0
 8008e38:	f04f 0300 	mov.w	r3, #0
 8008e3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008e40:	4659      	mov	r1, fp
 8008e42:	00cb      	lsls	r3, r1, #3
 8008e44:	4651      	mov	r1, sl
 8008e46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e4a:	4651      	mov	r1, sl
 8008e4c:	00ca      	lsls	r2, r1, #3
 8008e4e:	4610      	mov	r0, r2
 8008e50:	4619      	mov	r1, r3
 8008e52:	4603      	mov	r3, r0
 8008e54:	4642      	mov	r2, r8
 8008e56:	189b      	adds	r3, r3, r2
 8008e58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008e5c:	464b      	mov	r3, r9
 8008e5e:	460a      	mov	r2, r1
 8008e60:	eb42 0303 	adc.w	r3, r2, r3
 8008e64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e72:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008e74:	f04f 0200 	mov.w	r2, #0
 8008e78:	f04f 0300 	mov.w	r3, #0
 8008e7c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008e80:	4649      	mov	r1, r9
 8008e82:	008b      	lsls	r3, r1, #2
 8008e84:	4641      	mov	r1, r8
 8008e86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e8a:	4641      	mov	r1, r8
 8008e8c:	008a      	lsls	r2, r1, #2
 8008e8e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008e92:	f7f7 fed1 	bl	8000c38 <__aeabi_uldivmod>
 8008e96:	4602      	mov	r2, r0
 8008e98:	460b      	mov	r3, r1
 8008e9a:	4611      	mov	r1, r2
 8008e9c:	4b38      	ldr	r3, [pc, #224]	@ (8008f80 <UART_SetConfig+0x4e4>)
 8008e9e:	fba3 2301 	umull	r2, r3, r3, r1
 8008ea2:	095b      	lsrs	r3, r3, #5
 8008ea4:	2264      	movs	r2, #100	@ 0x64
 8008ea6:	fb02 f303 	mul.w	r3, r2, r3
 8008eaa:	1acb      	subs	r3, r1, r3
 8008eac:	011b      	lsls	r3, r3, #4
 8008eae:	3332      	adds	r3, #50	@ 0x32
 8008eb0:	4a33      	ldr	r2, [pc, #204]	@ (8008f80 <UART_SetConfig+0x4e4>)
 8008eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8008eb6:	095b      	lsrs	r3, r3, #5
 8008eb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008ebc:	441c      	add	r4, r3
 8008ebe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	673b      	str	r3, [r7, #112]	@ 0x70
 8008ec6:	677a      	str	r2, [r7, #116]	@ 0x74
 8008ec8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008ecc:	4642      	mov	r2, r8
 8008ece:	464b      	mov	r3, r9
 8008ed0:	1891      	adds	r1, r2, r2
 8008ed2:	60b9      	str	r1, [r7, #8]
 8008ed4:	415b      	adcs	r3, r3
 8008ed6:	60fb      	str	r3, [r7, #12]
 8008ed8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008edc:	4641      	mov	r1, r8
 8008ede:	1851      	adds	r1, r2, r1
 8008ee0:	6039      	str	r1, [r7, #0]
 8008ee2:	4649      	mov	r1, r9
 8008ee4:	414b      	adcs	r3, r1
 8008ee6:	607b      	str	r3, [r7, #4]
 8008ee8:	f04f 0200 	mov.w	r2, #0
 8008eec:	f04f 0300 	mov.w	r3, #0
 8008ef0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008ef4:	4659      	mov	r1, fp
 8008ef6:	00cb      	lsls	r3, r1, #3
 8008ef8:	4651      	mov	r1, sl
 8008efa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008efe:	4651      	mov	r1, sl
 8008f00:	00ca      	lsls	r2, r1, #3
 8008f02:	4610      	mov	r0, r2
 8008f04:	4619      	mov	r1, r3
 8008f06:	4603      	mov	r3, r0
 8008f08:	4642      	mov	r2, r8
 8008f0a:	189b      	adds	r3, r3, r2
 8008f0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008f0e:	464b      	mov	r3, r9
 8008f10:	460a      	mov	r2, r1
 8008f12:	eb42 0303 	adc.w	r3, r2, r3
 8008f16:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f22:	667a      	str	r2, [r7, #100]	@ 0x64
 8008f24:	f04f 0200 	mov.w	r2, #0
 8008f28:	f04f 0300 	mov.w	r3, #0
 8008f2c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008f30:	4649      	mov	r1, r9
 8008f32:	008b      	lsls	r3, r1, #2
 8008f34:	4641      	mov	r1, r8
 8008f36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f3a:	4641      	mov	r1, r8
 8008f3c:	008a      	lsls	r2, r1, #2
 8008f3e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008f42:	f7f7 fe79 	bl	8000c38 <__aeabi_uldivmod>
 8008f46:	4602      	mov	r2, r0
 8008f48:	460b      	mov	r3, r1
 8008f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f80 <UART_SetConfig+0x4e4>)
 8008f4c:	fba3 1302 	umull	r1, r3, r3, r2
 8008f50:	095b      	lsrs	r3, r3, #5
 8008f52:	2164      	movs	r1, #100	@ 0x64
 8008f54:	fb01 f303 	mul.w	r3, r1, r3
 8008f58:	1ad3      	subs	r3, r2, r3
 8008f5a:	011b      	lsls	r3, r3, #4
 8008f5c:	3332      	adds	r3, #50	@ 0x32
 8008f5e:	4a08      	ldr	r2, [pc, #32]	@ (8008f80 <UART_SetConfig+0x4e4>)
 8008f60:	fba2 2303 	umull	r2, r3, r2, r3
 8008f64:	095b      	lsrs	r3, r3, #5
 8008f66:	f003 020f 	and.w	r2, r3, #15
 8008f6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4422      	add	r2, r4
 8008f72:	609a      	str	r2, [r3, #8]
}
 8008f74:	bf00      	nop
 8008f76:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f80:	51eb851f 	.word	0x51eb851f

08008f84 <_vsniprintf_r>:
 8008f84:	b530      	push	{r4, r5, lr}
 8008f86:	4614      	mov	r4, r2
 8008f88:	2c00      	cmp	r4, #0
 8008f8a:	b09b      	sub	sp, #108	@ 0x6c
 8008f8c:	4605      	mov	r5, r0
 8008f8e:	461a      	mov	r2, r3
 8008f90:	da05      	bge.n	8008f9e <_vsniprintf_r+0x1a>
 8008f92:	238b      	movs	r3, #139	@ 0x8b
 8008f94:	6003      	str	r3, [r0, #0]
 8008f96:	f04f 30ff 	mov.w	r0, #4294967295
 8008f9a:	b01b      	add	sp, #108	@ 0x6c
 8008f9c:	bd30      	pop	{r4, r5, pc}
 8008f9e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008fa2:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008fa6:	f04f 0300 	mov.w	r3, #0
 8008faa:	9319      	str	r3, [sp, #100]	@ 0x64
 8008fac:	bf14      	ite	ne
 8008fae:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008fb2:	4623      	moveq	r3, r4
 8008fb4:	9302      	str	r3, [sp, #8]
 8008fb6:	9305      	str	r3, [sp, #20]
 8008fb8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008fbc:	9100      	str	r1, [sp, #0]
 8008fbe:	9104      	str	r1, [sp, #16]
 8008fc0:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008fc4:	4669      	mov	r1, sp
 8008fc6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008fc8:	f000 f9a0 	bl	800930c <_svfiprintf_r>
 8008fcc:	1c43      	adds	r3, r0, #1
 8008fce:	bfbc      	itt	lt
 8008fd0:	238b      	movlt	r3, #139	@ 0x8b
 8008fd2:	602b      	strlt	r3, [r5, #0]
 8008fd4:	2c00      	cmp	r4, #0
 8008fd6:	d0e0      	beq.n	8008f9a <_vsniprintf_r+0x16>
 8008fd8:	9b00      	ldr	r3, [sp, #0]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	701a      	strb	r2, [r3, #0]
 8008fde:	e7dc      	b.n	8008f9a <_vsniprintf_r+0x16>

08008fe0 <vsniprintf>:
 8008fe0:	b507      	push	{r0, r1, r2, lr}
 8008fe2:	9300      	str	r3, [sp, #0]
 8008fe4:	4613      	mov	r3, r2
 8008fe6:	460a      	mov	r2, r1
 8008fe8:	4601      	mov	r1, r0
 8008fea:	4803      	ldr	r0, [pc, #12]	@ (8008ff8 <vsniprintf+0x18>)
 8008fec:	6800      	ldr	r0, [r0, #0]
 8008fee:	f7ff ffc9 	bl	8008f84 <_vsniprintf_r>
 8008ff2:	b003      	add	sp, #12
 8008ff4:	f85d fb04 	ldr.w	pc, [sp], #4
 8008ff8:	20014da8 	.word	0x20014da8

08008ffc <memset>:
 8008ffc:	4402      	add	r2, r0
 8008ffe:	4603      	mov	r3, r0
 8009000:	4293      	cmp	r3, r2
 8009002:	d100      	bne.n	8009006 <memset+0xa>
 8009004:	4770      	bx	lr
 8009006:	f803 1b01 	strb.w	r1, [r3], #1
 800900a:	e7f9      	b.n	8009000 <memset+0x4>

0800900c <__errno>:
 800900c:	4b01      	ldr	r3, [pc, #4]	@ (8009014 <__errno+0x8>)
 800900e:	6818      	ldr	r0, [r3, #0]
 8009010:	4770      	bx	lr
 8009012:	bf00      	nop
 8009014:	20014da8 	.word	0x20014da8

08009018 <__libc_init_array>:
 8009018:	b570      	push	{r4, r5, r6, lr}
 800901a:	4d0d      	ldr	r5, [pc, #52]	@ (8009050 <__libc_init_array+0x38>)
 800901c:	4c0d      	ldr	r4, [pc, #52]	@ (8009054 <__libc_init_array+0x3c>)
 800901e:	1b64      	subs	r4, r4, r5
 8009020:	10a4      	asrs	r4, r4, #2
 8009022:	2600      	movs	r6, #0
 8009024:	42a6      	cmp	r6, r4
 8009026:	d109      	bne.n	800903c <__libc_init_array+0x24>
 8009028:	4d0b      	ldr	r5, [pc, #44]	@ (8009058 <__libc_init_array+0x40>)
 800902a:	4c0c      	ldr	r4, [pc, #48]	@ (800905c <__libc_init_array+0x44>)
 800902c:	f001 fbc2 	bl	800a7b4 <_init>
 8009030:	1b64      	subs	r4, r4, r5
 8009032:	10a4      	asrs	r4, r4, #2
 8009034:	2600      	movs	r6, #0
 8009036:	42a6      	cmp	r6, r4
 8009038:	d105      	bne.n	8009046 <__libc_init_array+0x2e>
 800903a:	bd70      	pop	{r4, r5, r6, pc}
 800903c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009040:	4798      	blx	r3
 8009042:	3601      	adds	r6, #1
 8009044:	e7ee      	b.n	8009024 <__libc_init_array+0xc>
 8009046:	f855 3b04 	ldr.w	r3, [r5], #4
 800904a:	4798      	blx	r3
 800904c:	3601      	adds	r6, #1
 800904e:	e7f2      	b.n	8009036 <__libc_init_array+0x1e>
 8009050:	08030350 	.word	0x08030350
 8009054:	08030350 	.word	0x08030350
 8009058:	08030350 	.word	0x08030350
 800905c:	08030354 	.word	0x08030354

08009060 <__retarget_lock_acquire_recursive>:
 8009060:	4770      	bx	lr

08009062 <__retarget_lock_release_recursive>:
 8009062:	4770      	bx	lr

08009064 <_free_r>:
 8009064:	b538      	push	{r3, r4, r5, lr}
 8009066:	4605      	mov	r5, r0
 8009068:	2900      	cmp	r1, #0
 800906a:	d041      	beq.n	80090f0 <_free_r+0x8c>
 800906c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009070:	1f0c      	subs	r4, r1, #4
 8009072:	2b00      	cmp	r3, #0
 8009074:	bfb8      	it	lt
 8009076:	18e4      	addlt	r4, r4, r3
 8009078:	f000 f8e0 	bl	800923c <__malloc_lock>
 800907c:	4a1d      	ldr	r2, [pc, #116]	@ (80090f4 <_free_r+0x90>)
 800907e:	6813      	ldr	r3, [r2, #0]
 8009080:	b933      	cbnz	r3, 8009090 <_free_r+0x2c>
 8009082:	6063      	str	r3, [r4, #4]
 8009084:	6014      	str	r4, [r2, #0]
 8009086:	4628      	mov	r0, r5
 8009088:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800908c:	f000 b8dc 	b.w	8009248 <__malloc_unlock>
 8009090:	42a3      	cmp	r3, r4
 8009092:	d908      	bls.n	80090a6 <_free_r+0x42>
 8009094:	6820      	ldr	r0, [r4, #0]
 8009096:	1821      	adds	r1, r4, r0
 8009098:	428b      	cmp	r3, r1
 800909a:	bf01      	itttt	eq
 800909c:	6819      	ldreq	r1, [r3, #0]
 800909e:	685b      	ldreq	r3, [r3, #4]
 80090a0:	1809      	addeq	r1, r1, r0
 80090a2:	6021      	streq	r1, [r4, #0]
 80090a4:	e7ed      	b.n	8009082 <_free_r+0x1e>
 80090a6:	461a      	mov	r2, r3
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	b10b      	cbz	r3, 80090b0 <_free_r+0x4c>
 80090ac:	42a3      	cmp	r3, r4
 80090ae:	d9fa      	bls.n	80090a6 <_free_r+0x42>
 80090b0:	6811      	ldr	r1, [r2, #0]
 80090b2:	1850      	adds	r0, r2, r1
 80090b4:	42a0      	cmp	r0, r4
 80090b6:	d10b      	bne.n	80090d0 <_free_r+0x6c>
 80090b8:	6820      	ldr	r0, [r4, #0]
 80090ba:	4401      	add	r1, r0
 80090bc:	1850      	adds	r0, r2, r1
 80090be:	4283      	cmp	r3, r0
 80090c0:	6011      	str	r1, [r2, #0]
 80090c2:	d1e0      	bne.n	8009086 <_free_r+0x22>
 80090c4:	6818      	ldr	r0, [r3, #0]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	6053      	str	r3, [r2, #4]
 80090ca:	4408      	add	r0, r1
 80090cc:	6010      	str	r0, [r2, #0]
 80090ce:	e7da      	b.n	8009086 <_free_r+0x22>
 80090d0:	d902      	bls.n	80090d8 <_free_r+0x74>
 80090d2:	230c      	movs	r3, #12
 80090d4:	602b      	str	r3, [r5, #0]
 80090d6:	e7d6      	b.n	8009086 <_free_r+0x22>
 80090d8:	6820      	ldr	r0, [r4, #0]
 80090da:	1821      	adds	r1, r4, r0
 80090dc:	428b      	cmp	r3, r1
 80090de:	bf04      	itt	eq
 80090e0:	6819      	ldreq	r1, [r3, #0]
 80090e2:	685b      	ldreq	r3, [r3, #4]
 80090e4:	6063      	str	r3, [r4, #4]
 80090e6:	bf04      	itt	eq
 80090e8:	1809      	addeq	r1, r1, r0
 80090ea:	6021      	streq	r1, [r4, #0]
 80090ec:	6054      	str	r4, [r2, #4]
 80090ee:	e7ca      	b.n	8009086 <_free_r+0x22>
 80090f0:	bd38      	pop	{r3, r4, r5, pc}
 80090f2:	bf00      	nop
 80090f4:	20015368 	.word	0x20015368

080090f8 <sbrk_aligned>:
 80090f8:	b570      	push	{r4, r5, r6, lr}
 80090fa:	4e0f      	ldr	r6, [pc, #60]	@ (8009138 <sbrk_aligned+0x40>)
 80090fc:	460c      	mov	r4, r1
 80090fe:	6831      	ldr	r1, [r6, #0]
 8009100:	4605      	mov	r5, r0
 8009102:	b911      	cbnz	r1, 800910a <sbrk_aligned+0x12>
 8009104:	f000 fba4 	bl	8009850 <_sbrk_r>
 8009108:	6030      	str	r0, [r6, #0]
 800910a:	4621      	mov	r1, r4
 800910c:	4628      	mov	r0, r5
 800910e:	f000 fb9f 	bl	8009850 <_sbrk_r>
 8009112:	1c43      	adds	r3, r0, #1
 8009114:	d103      	bne.n	800911e <sbrk_aligned+0x26>
 8009116:	f04f 34ff 	mov.w	r4, #4294967295
 800911a:	4620      	mov	r0, r4
 800911c:	bd70      	pop	{r4, r5, r6, pc}
 800911e:	1cc4      	adds	r4, r0, #3
 8009120:	f024 0403 	bic.w	r4, r4, #3
 8009124:	42a0      	cmp	r0, r4
 8009126:	d0f8      	beq.n	800911a <sbrk_aligned+0x22>
 8009128:	1a21      	subs	r1, r4, r0
 800912a:	4628      	mov	r0, r5
 800912c:	f000 fb90 	bl	8009850 <_sbrk_r>
 8009130:	3001      	adds	r0, #1
 8009132:	d1f2      	bne.n	800911a <sbrk_aligned+0x22>
 8009134:	e7ef      	b.n	8009116 <sbrk_aligned+0x1e>
 8009136:	bf00      	nop
 8009138:	20015364 	.word	0x20015364

0800913c <_malloc_r>:
 800913c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009140:	1ccd      	adds	r5, r1, #3
 8009142:	f025 0503 	bic.w	r5, r5, #3
 8009146:	3508      	adds	r5, #8
 8009148:	2d0c      	cmp	r5, #12
 800914a:	bf38      	it	cc
 800914c:	250c      	movcc	r5, #12
 800914e:	2d00      	cmp	r5, #0
 8009150:	4606      	mov	r6, r0
 8009152:	db01      	blt.n	8009158 <_malloc_r+0x1c>
 8009154:	42a9      	cmp	r1, r5
 8009156:	d904      	bls.n	8009162 <_malloc_r+0x26>
 8009158:	230c      	movs	r3, #12
 800915a:	6033      	str	r3, [r6, #0]
 800915c:	2000      	movs	r0, #0
 800915e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009162:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009238 <_malloc_r+0xfc>
 8009166:	f000 f869 	bl	800923c <__malloc_lock>
 800916a:	f8d8 3000 	ldr.w	r3, [r8]
 800916e:	461c      	mov	r4, r3
 8009170:	bb44      	cbnz	r4, 80091c4 <_malloc_r+0x88>
 8009172:	4629      	mov	r1, r5
 8009174:	4630      	mov	r0, r6
 8009176:	f7ff ffbf 	bl	80090f8 <sbrk_aligned>
 800917a:	1c43      	adds	r3, r0, #1
 800917c:	4604      	mov	r4, r0
 800917e:	d158      	bne.n	8009232 <_malloc_r+0xf6>
 8009180:	f8d8 4000 	ldr.w	r4, [r8]
 8009184:	4627      	mov	r7, r4
 8009186:	2f00      	cmp	r7, #0
 8009188:	d143      	bne.n	8009212 <_malloc_r+0xd6>
 800918a:	2c00      	cmp	r4, #0
 800918c:	d04b      	beq.n	8009226 <_malloc_r+0xea>
 800918e:	6823      	ldr	r3, [r4, #0]
 8009190:	4639      	mov	r1, r7
 8009192:	4630      	mov	r0, r6
 8009194:	eb04 0903 	add.w	r9, r4, r3
 8009198:	f000 fb5a 	bl	8009850 <_sbrk_r>
 800919c:	4581      	cmp	r9, r0
 800919e:	d142      	bne.n	8009226 <_malloc_r+0xea>
 80091a0:	6821      	ldr	r1, [r4, #0]
 80091a2:	1a6d      	subs	r5, r5, r1
 80091a4:	4629      	mov	r1, r5
 80091a6:	4630      	mov	r0, r6
 80091a8:	f7ff ffa6 	bl	80090f8 <sbrk_aligned>
 80091ac:	3001      	adds	r0, #1
 80091ae:	d03a      	beq.n	8009226 <_malloc_r+0xea>
 80091b0:	6823      	ldr	r3, [r4, #0]
 80091b2:	442b      	add	r3, r5
 80091b4:	6023      	str	r3, [r4, #0]
 80091b6:	f8d8 3000 	ldr.w	r3, [r8]
 80091ba:	685a      	ldr	r2, [r3, #4]
 80091bc:	bb62      	cbnz	r2, 8009218 <_malloc_r+0xdc>
 80091be:	f8c8 7000 	str.w	r7, [r8]
 80091c2:	e00f      	b.n	80091e4 <_malloc_r+0xa8>
 80091c4:	6822      	ldr	r2, [r4, #0]
 80091c6:	1b52      	subs	r2, r2, r5
 80091c8:	d420      	bmi.n	800920c <_malloc_r+0xd0>
 80091ca:	2a0b      	cmp	r2, #11
 80091cc:	d917      	bls.n	80091fe <_malloc_r+0xc2>
 80091ce:	1961      	adds	r1, r4, r5
 80091d0:	42a3      	cmp	r3, r4
 80091d2:	6025      	str	r5, [r4, #0]
 80091d4:	bf18      	it	ne
 80091d6:	6059      	strne	r1, [r3, #4]
 80091d8:	6863      	ldr	r3, [r4, #4]
 80091da:	bf08      	it	eq
 80091dc:	f8c8 1000 	streq.w	r1, [r8]
 80091e0:	5162      	str	r2, [r4, r5]
 80091e2:	604b      	str	r3, [r1, #4]
 80091e4:	4630      	mov	r0, r6
 80091e6:	f000 f82f 	bl	8009248 <__malloc_unlock>
 80091ea:	f104 000b 	add.w	r0, r4, #11
 80091ee:	1d23      	adds	r3, r4, #4
 80091f0:	f020 0007 	bic.w	r0, r0, #7
 80091f4:	1ac2      	subs	r2, r0, r3
 80091f6:	bf1c      	itt	ne
 80091f8:	1a1b      	subne	r3, r3, r0
 80091fa:	50a3      	strne	r3, [r4, r2]
 80091fc:	e7af      	b.n	800915e <_malloc_r+0x22>
 80091fe:	6862      	ldr	r2, [r4, #4]
 8009200:	42a3      	cmp	r3, r4
 8009202:	bf0c      	ite	eq
 8009204:	f8c8 2000 	streq.w	r2, [r8]
 8009208:	605a      	strne	r2, [r3, #4]
 800920a:	e7eb      	b.n	80091e4 <_malloc_r+0xa8>
 800920c:	4623      	mov	r3, r4
 800920e:	6864      	ldr	r4, [r4, #4]
 8009210:	e7ae      	b.n	8009170 <_malloc_r+0x34>
 8009212:	463c      	mov	r4, r7
 8009214:	687f      	ldr	r7, [r7, #4]
 8009216:	e7b6      	b.n	8009186 <_malloc_r+0x4a>
 8009218:	461a      	mov	r2, r3
 800921a:	685b      	ldr	r3, [r3, #4]
 800921c:	42a3      	cmp	r3, r4
 800921e:	d1fb      	bne.n	8009218 <_malloc_r+0xdc>
 8009220:	2300      	movs	r3, #0
 8009222:	6053      	str	r3, [r2, #4]
 8009224:	e7de      	b.n	80091e4 <_malloc_r+0xa8>
 8009226:	230c      	movs	r3, #12
 8009228:	6033      	str	r3, [r6, #0]
 800922a:	4630      	mov	r0, r6
 800922c:	f000 f80c 	bl	8009248 <__malloc_unlock>
 8009230:	e794      	b.n	800915c <_malloc_r+0x20>
 8009232:	6005      	str	r5, [r0, #0]
 8009234:	e7d6      	b.n	80091e4 <_malloc_r+0xa8>
 8009236:	bf00      	nop
 8009238:	20015368 	.word	0x20015368

0800923c <__malloc_lock>:
 800923c:	4801      	ldr	r0, [pc, #4]	@ (8009244 <__malloc_lock+0x8>)
 800923e:	f7ff bf0f 	b.w	8009060 <__retarget_lock_acquire_recursive>
 8009242:	bf00      	nop
 8009244:	20015360 	.word	0x20015360

08009248 <__malloc_unlock>:
 8009248:	4801      	ldr	r0, [pc, #4]	@ (8009250 <__malloc_unlock+0x8>)
 800924a:	f7ff bf0a 	b.w	8009062 <__retarget_lock_release_recursive>
 800924e:	bf00      	nop
 8009250:	20015360 	.word	0x20015360

08009254 <__ssputs_r>:
 8009254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009258:	688e      	ldr	r6, [r1, #8]
 800925a:	461f      	mov	r7, r3
 800925c:	42be      	cmp	r6, r7
 800925e:	680b      	ldr	r3, [r1, #0]
 8009260:	4682      	mov	sl, r0
 8009262:	460c      	mov	r4, r1
 8009264:	4690      	mov	r8, r2
 8009266:	d82d      	bhi.n	80092c4 <__ssputs_r+0x70>
 8009268:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800926c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009270:	d026      	beq.n	80092c0 <__ssputs_r+0x6c>
 8009272:	6965      	ldr	r5, [r4, #20]
 8009274:	6909      	ldr	r1, [r1, #16]
 8009276:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800927a:	eba3 0901 	sub.w	r9, r3, r1
 800927e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009282:	1c7b      	adds	r3, r7, #1
 8009284:	444b      	add	r3, r9
 8009286:	106d      	asrs	r5, r5, #1
 8009288:	429d      	cmp	r5, r3
 800928a:	bf38      	it	cc
 800928c:	461d      	movcc	r5, r3
 800928e:	0553      	lsls	r3, r2, #21
 8009290:	d527      	bpl.n	80092e2 <__ssputs_r+0x8e>
 8009292:	4629      	mov	r1, r5
 8009294:	f7ff ff52 	bl	800913c <_malloc_r>
 8009298:	4606      	mov	r6, r0
 800929a:	b360      	cbz	r0, 80092f6 <__ssputs_r+0xa2>
 800929c:	6921      	ldr	r1, [r4, #16]
 800929e:	464a      	mov	r2, r9
 80092a0:	f000 fae6 	bl	8009870 <memcpy>
 80092a4:	89a3      	ldrh	r3, [r4, #12]
 80092a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80092aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092ae:	81a3      	strh	r3, [r4, #12]
 80092b0:	6126      	str	r6, [r4, #16]
 80092b2:	6165      	str	r5, [r4, #20]
 80092b4:	444e      	add	r6, r9
 80092b6:	eba5 0509 	sub.w	r5, r5, r9
 80092ba:	6026      	str	r6, [r4, #0]
 80092bc:	60a5      	str	r5, [r4, #8]
 80092be:	463e      	mov	r6, r7
 80092c0:	42be      	cmp	r6, r7
 80092c2:	d900      	bls.n	80092c6 <__ssputs_r+0x72>
 80092c4:	463e      	mov	r6, r7
 80092c6:	6820      	ldr	r0, [r4, #0]
 80092c8:	4632      	mov	r2, r6
 80092ca:	4641      	mov	r1, r8
 80092cc:	f000 faa6 	bl	800981c <memmove>
 80092d0:	68a3      	ldr	r3, [r4, #8]
 80092d2:	1b9b      	subs	r3, r3, r6
 80092d4:	60a3      	str	r3, [r4, #8]
 80092d6:	6823      	ldr	r3, [r4, #0]
 80092d8:	4433      	add	r3, r6
 80092da:	6023      	str	r3, [r4, #0]
 80092dc:	2000      	movs	r0, #0
 80092de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092e2:	462a      	mov	r2, r5
 80092e4:	f000 fad2 	bl	800988c <_realloc_r>
 80092e8:	4606      	mov	r6, r0
 80092ea:	2800      	cmp	r0, #0
 80092ec:	d1e0      	bne.n	80092b0 <__ssputs_r+0x5c>
 80092ee:	6921      	ldr	r1, [r4, #16]
 80092f0:	4650      	mov	r0, sl
 80092f2:	f7ff feb7 	bl	8009064 <_free_r>
 80092f6:	230c      	movs	r3, #12
 80092f8:	f8ca 3000 	str.w	r3, [sl]
 80092fc:	89a3      	ldrh	r3, [r4, #12]
 80092fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009302:	81a3      	strh	r3, [r4, #12]
 8009304:	f04f 30ff 	mov.w	r0, #4294967295
 8009308:	e7e9      	b.n	80092de <__ssputs_r+0x8a>
	...

0800930c <_svfiprintf_r>:
 800930c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009310:	4698      	mov	r8, r3
 8009312:	898b      	ldrh	r3, [r1, #12]
 8009314:	061b      	lsls	r3, r3, #24
 8009316:	b09d      	sub	sp, #116	@ 0x74
 8009318:	4607      	mov	r7, r0
 800931a:	460d      	mov	r5, r1
 800931c:	4614      	mov	r4, r2
 800931e:	d510      	bpl.n	8009342 <_svfiprintf_r+0x36>
 8009320:	690b      	ldr	r3, [r1, #16]
 8009322:	b973      	cbnz	r3, 8009342 <_svfiprintf_r+0x36>
 8009324:	2140      	movs	r1, #64	@ 0x40
 8009326:	f7ff ff09 	bl	800913c <_malloc_r>
 800932a:	6028      	str	r0, [r5, #0]
 800932c:	6128      	str	r0, [r5, #16]
 800932e:	b930      	cbnz	r0, 800933e <_svfiprintf_r+0x32>
 8009330:	230c      	movs	r3, #12
 8009332:	603b      	str	r3, [r7, #0]
 8009334:	f04f 30ff 	mov.w	r0, #4294967295
 8009338:	b01d      	add	sp, #116	@ 0x74
 800933a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800933e:	2340      	movs	r3, #64	@ 0x40
 8009340:	616b      	str	r3, [r5, #20]
 8009342:	2300      	movs	r3, #0
 8009344:	9309      	str	r3, [sp, #36]	@ 0x24
 8009346:	2320      	movs	r3, #32
 8009348:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800934c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009350:	2330      	movs	r3, #48	@ 0x30
 8009352:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80094f0 <_svfiprintf_r+0x1e4>
 8009356:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800935a:	f04f 0901 	mov.w	r9, #1
 800935e:	4623      	mov	r3, r4
 8009360:	469a      	mov	sl, r3
 8009362:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009366:	b10a      	cbz	r2, 800936c <_svfiprintf_r+0x60>
 8009368:	2a25      	cmp	r2, #37	@ 0x25
 800936a:	d1f9      	bne.n	8009360 <_svfiprintf_r+0x54>
 800936c:	ebba 0b04 	subs.w	fp, sl, r4
 8009370:	d00b      	beq.n	800938a <_svfiprintf_r+0x7e>
 8009372:	465b      	mov	r3, fp
 8009374:	4622      	mov	r2, r4
 8009376:	4629      	mov	r1, r5
 8009378:	4638      	mov	r0, r7
 800937a:	f7ff ff6b 	bl	8009254 <__ssputs_r>
 800937e:	3001      	adds	r0, #1
 8009380:	f000 80a7 	beq.w	80094d2 <_svfiprintf_r+0x1c6>
 8009384:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009386:	445a      	add	r2, fp
 8009388:	9209      	str	r2, [sp, #36]	@ 0x24
 800938a:	f89a 3000 	ldrb.w	r3, [sl]
 800938e:	2b00      	cmp	r3, #0
 8009390:	f000 809f 	beq.w	80094d2 <_svfiprintf_r+0x1c6>
 8009394:	2300      	movs	r3, #0
 8009396:	f04f 32ff 	mov.w	r2, #4294967295
 800939a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800939e:	f10a 0a01 	add.w	sl, sl, #1
 80093a2:	9304      	str	r3, [sp, #16]
 80093a4:	9307      	str	r3, [sp, #28]
 80093a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80093ac:	4654      	mov	r4, sl
 80093ae:	2205      	movs	r2, #5
 80093b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093b4:	484e      	ldr	r0, [pc, #312]	@ (80094f0 <_svfiprintf_r+0x1e4>)
 80093b6:	f7f6 ff33 	bl	8000220 <memchr>
 80093ba:	9a04      	ldr	r2, [sp, #16]
 80093bc:	b9d8      	cbnz	r0, 80093f6 <_svfiprintf_r+0xea>
 80093be:	06d0      	lsls	r0, r2, #27
 80093c0:	bf44      	itt	mi
 80093c2:	2320      	movmi	r3, #32
 80093c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093c8:	0711      	lsls	r1, r2, #28
 80093ca:	bf44      	itt	mi
 80093cc:	232b      	movmi	r3, #43	@ 0x2b
 80093ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093d2:	f89a 3000 	ldrb.w	r3, [sl]
 80093d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80093d8:	d015      	beq.n	8009406 <_svfiprintf_r+0xfa>
 80093da:	9a07      	ldr	r2, [sp, #28]
 80093dc:	4654      	mov	r4, sl
 80093de:	2000      	movs	r0, #0
 80093e0:	f04f 0c0a 	mov.w	ip, #10
 80093e4:	4621      	mov	r1, r4
 80093e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093ea:	3b30      	subs	r3, #48	@ 0x30
 80093ec:	2b09      	cmp	r3, #9
 80093ee:	d94b      	bls.n	8009488 <_svfiprintf_r+0x17c>
 80093f0:	b1b0      	cbz	r0, 8009420 <_svfiprintf_r+0x114>
 80093f2:	9207      	str	r2, [sp, #28]
 80093f4:	e014      	b.n	8009420 <_svfiprintf_r+0x114>
 80093f6:	eba0 0308 	sub.w	r3, r0, r8
 80093fa:	fa09 f303 	lsl.w	r3, r9, r3
 80093fe:	4313      	orrs	r3, r2
 8009400:	9304      	str	r3, [sp, #16]
 8009402:	46a2      	mov	sl, r4
 8009404:	e7d2      	b.n	80093ac <_svfiprintf_r+0xa0>
 8009406:	9b03      	ldr	r3, [sp, #12]
 8009408:	1d19      	adds	r1, r3, #4
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	9103      	str	r1, [sp, #12]
 800940e:	2b00      	cmp	r3, #0
 8009410:	bfbb      	ittet	lt
 8009412:	425b      	neglt	r3, r3
 8009414:	f042 0202 	orrlt.w	r2, r2, #2
 8009418:	9307      	strge	r3, [sp, #28]
 800941a:	9307      	strlt	r3, [sp, #28]
 800941c:	bfb8      	it	lt
 800941e:	9204      	strlt	r2, [sp, #16]
 8009420:	7823      	ldrb	r3, [r4, #0]
 8009422:	2b2e      	cmp	r3, #46	@ 0x2e
 8009424:	d10a      	bne.n	800943c <_svfiprintf_r+0x130>
 8009426:	7863      	ldrb	r3, [r4, #1]
 8009428:	2b2a      	cmp	r3, #42	@ 0x2a
 800942a:	d132      	bne.n	8009492 <_svfiprintf_r+0x186>
 800942c:	9b03      	ldr	r3, [sp, #12]
 800942e:	1d1a      	adds	r2, r3, #4
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	9203      	str	r2, [sp, #12]
 8009434:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009438:	3402      	adds	r4, #2
 800943a:	9305      	str	r3, [sp, #20]
 800943c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009500 <_svfiprintf_r+0x1f4>
 8009440:	7821      	ldrb	r1, [r4, #0]
 8009442:	2203      	movs	r2, #3
 8009444:	4650      	mov	r0, sl
 8009446:	f7f6 feeb 	bl	8000220 <memchr>
 800944a:	b138      	cbz	r0, 800945c <_svfiprintf_r+0x150>
 800944c:	9b04      	ldr	r3, [sp, #16]
 800944e:	eba0 000a 	sub.w	r0, r0, sl
 8009452:	2240      	movs	r2, #64	@ 0x40
 8009454:	4082      	lsls	r2, r0
 8009456:	4313      	orrs	r3, r2
 8009458:	3401      	adds	r4, #1
 800945a:	9304      	str	r3, [sp, #16]
 800945c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009460:	4824      	ldr	r0, [pc, #144]	@ (80094f4 <_svfiprintf_r+0x1e8>)
 8009462:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009466:	2206      	movs	r2, #6
 8009468:	f7f6 feda 	bl	8000220 <memchr>
 800946c:	2800      	cmp	r0, #0
 800946e:	d036      	beq.n	80094de <_svfiprintf_r+0x1d2>
 8009470:	4b21      	ldr	r3, [pc, #132]	@ (80094f8 <_svfiprintf_r+0x1ec>)
 8009472:	bb1b      	cbnz	r3, 80094bc <_svfiprintf_r+0x1b0>
 8009474:	9b03      	ldr	r3, [sp, #12]
 8009476:	3307      	adds	r3, #7
 8009478:	f023 0307 	bic.w	r3, r3, #7
 800947c:	3308      	adds	r3, #8
 800947e:	9303      	str	r3, [sp, #12]
 8009480:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009482:	4433      	add	r3, r6
 8009484:	9309      	str	r3, [sp, #36]	@ 0x24
 8009486:	e76a      	b.n	800935e <_svfiprintf_r+0x52>
 8009488:	fb0c 3202 	mla	r2, ip, r2, r3
 800948c:	460c      	mov	r4, r1
 800948e:	2001      	movs	r0, #1
 8009490:	e7a8      	b.n	80093e4 <_svfiprintf_r+0xd8>
 8009492:	2300      	movs	r3, #0
 8009494:	3401      	adds	r4, #1
 8009496:	9305      	str	r3, [sp, #20]
 8009498:	4619      	mov	r1, r3
 800949a:	f04f 0c0a 	mov.w	ip, #10
 800949e:	4620      	mov	r0, r4
 80094a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094a4:	3a30      	subs	r2, #48	@ 0x30
 80094a6:	2a09      	cmp	r2, #9
 80094a8:	d903      	bls.n	80094b2 <_svfiprintf_r+0x1a6>
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d0c6      	beq.n	800943c <_svfiprintf_r+0x130>
 80094ae:	9105      	str	r1, [sp, #20]
 80094b0:	e7c4      	b.n	800943c <_svfiprintf_r+0x130>
 80094b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80094b6:	4604      	mov	r4, r0
 80094b8:	2301      	movs	r3, #1
 80094ba:	e7f0      	b.n	800949e <_svfiprintf_r+0x192>
 80094bc:	ab03      	add	r3, sp, #12
 80094be:	9300      	str	r3, [sp, #0]
 80094c0:	462a      	mov	r2, r5
 80094c2:	4b0e      	ldr	r3, [pc, #56]	@ (80094fc <_svfiprintf_r+0x1f0>)
 80094c4:	a904      	add	r1, sp, #16
 80094c6:	4638      	mov	r0, r7
 80094c8:	f3af 8000 	nop.w
 80094cc:	1c42      	adds	r2, r0, #1
 80094ce:	4606      	mov	r6, r0
 80094d0:	d1d6      	bne.n	8009480 <_svfiprintf_r+0x174>
 80094d2:	89ab      	ldrh	r3, [r5, #12]
 80094d4:	065b      	lsls	r3, r3, #25
 80094d6:	f53f af2d 	bmi.w	8009334 <_svfiprintf_r+0x28>
 80094da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80094dc:	e72c      	b.n	8009338 <_svfiprintf_r+0x2c>
 80094de:	ab03      	add	r3, sp, #12
 80094e0:	9300      	str	r3, [sp, #0]
 80094e2:	462a      	mov	r2, r5
 80094e4:	4b05      	ldr	r3, [pc, #20]	@ (80094fc <_svfiprintf_r+0x1f0>)
 80094e6:	a904      	add	r1, sp, #16
 80094e8:	4638      	mov	r0, r7
 80094ea:	f000 f879 	bl	80095e0 <_printf_i>
 80094ee:	e7ed      	b.n	80094cc <_svfiprintf_r+0x1c0>
 80094f0:	080302d4 	.word	0x080302d4
 80094f4:	080302de 	.word	0x080302de
 80094f8:	00000000 	.word	0x00000000
 80094fc:	08009255 	.word	0x08009255
 8009500:	080302da 	.word	0x080302da

08009504 <_printf_common>:
 8009504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009508:	4616      	mov	r6, r2
 800950a:	4698      	mov	r8, r3
 800950c:	688a      	ldr	r2, [r1, #8]
 800950e:	690b      	ldr	r3, [r1, #16]
 8009510:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009514:	4293      	cmp	r3, r2
 8009516:	bfb8      	it	lt
 8009518:	4613      	movlt	r3, r2
 800951a:	6033      	str	r3, [r6, #0]
 800951c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009520:	4607      	mov	r7, r0
 8009522:	460c      	mov	r4, r1
 8009524:	b10a      	cbz	r2, 800952a <_printf_common+0x26>
 8009526:	3301      	adds	r3, #1
 8009528:	6033      	str	r3, [r6, #0]
 800952a:	6823      	ldr	r3, [r4, #0]
 800952c:	0699      	lsls	r1, r3, #26
 800952e:	bf42      	ittt	mi
 8009530:	6833      	ldrmi	r3, [r6, #0]
 8009532:	3302      	addmi	r3, #2
 8009534:	6033      	strmi	r3, [r6, #0]
 8009536:	6825      	ldr	r5, [r4, #0]
 8009538:	f015 0506 	ands.w	r5, r5, #6
 800953c:	d106      	bne.n	800954c <_printf_common+0x48>
 800953e:	f104 0a19 	add.w	sl, r4, #25
 8009542:	68e3      	ldr	r3, [r4, #12]
 8009544:	6832      	ldr	r2, [r6, #0]
 8009546:	1a9b      	subs	r3, r3, r2
 8009548:	42ab      	cmp	r3, r5
 800954a:	dc26      	bgt.n	800959a <_printf_common+0x96>
 800954c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009550:	6822      	ldr	r2, [r4, #0]
 8009552:	3b00      	subs	r3, #0
 8009554:	bf18      	it	ne
 8009556:	2301      	movne	r3, #1
 8009558:	0692      	lsls	r2, r2, #26
 800955a:	d42b      	bmi.n	80095b4 <_printf_common+0xb0>
 800955c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009560:	4641      	mov	r1, r8
 8009562:	4638      	mov	r0, r7
 8009564:	47c8      	blx	r9
 8009566:	3001      	adds	r0, #1
 8009568:	d01e      	beq.n	80095a8 <_printf_common+0xa4>
 800956a:	6823      	ldr	r3, [r4, #0]
 800956c:	6922      	ldr	r2, [r4, #16]
 800956e:	f003 0306 	and.w	r3, r3, #6
 8009572:	2b04      	cmp	r3, #4
 8009574:	bf02      	ittt	eq
 8009576:	68e5      	ldreq	r5, [r4, #12]
 8009578:	6833      	ldreq	r3, [r6, #0]
 800957a:	1aed      	subeq	r5, r5, r3
 800957c:	68a3      	ldr	r3, [r4, #8]
 800957e:	bf0c      	ite	eq
 8009580:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009584:	2500      	movne	r5, #0
 8009586:	4293      	cmp	r3, r2
 8009588:	bfc4      	itt	gt
 800958a:	1a9b      	subgt	r3, r3, r2
 800958c:	18ed      	addgt	r5, r5, r3
 800958e:	2600      	movs	r6, #0
 8009590:	341a      	adds	r4, #26
 8009592:	42b5      	cmp	r5, r6
 8009594:	d11a      	bne.n	80095cc <_printf_common+0xc8>
 8009596:	2000      	movs	r0, #0
 8009598:	e008      	b.n	80095ac <_printf_common+0xa8>
 800959a:	2301      	movs	r3, #1
 800959c:	4652      	mov	r2, sl
 800959e:	4641      	mov	r1, r8
 80095a0:	4638      	mov	r0, r7
 80095a2:	47c8      	blx	r9
 80095a4:	3001      	adds	r0, #1
 80095a6:	d103      	bne.n	80095b0 <_printf_common+0xac>
 80095a8:	f04f 30ff 	mov.w	r0, #4294967295
 80095ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095b0:	3501      	adds	r5, #1
 80095b2:	e7c6      	b.n	8009542 <_printf_common+0x3e>
 80095b4:	18e1      	adds	r1, r4, r3
 80095b6:	1c5a      	adds	r2, r3, #1
 80095b8:	2030      	movs	r0, #48	@ 0x30
 80095ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80095be:	4422      	add	r2, r4
 80095c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80095c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80095c8:	3302      	adds	r3, #2
 80095ca:	e7c7      	b.n	800955c <_printf_common+0x58>
 80095cc:	2301      	movs	r3, #1
 80095ce:	4622      	mov	r2, r4
 80095d0:	4641      	mov	r1, r8
 80095d2:	4638      	mov	r0, r7
 80095d4:	47c8      	blx	r9
 80095d6:	3001      	adds	r0, #1
 80095d8:	d0e6      	beq.n	80095a8 <_printf_common+0xa4>
 80095da:	3601      	adds	r6, #1
 80095dc:	e7d9      	b.n	8009592 <_printf_common+0x8e>
	...

080095e0 <_printf_i>:
 80095e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095e4:	7e0f      	ldrb	r7, [r1, #24]
 80095e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80095e8:	2f78      	cmp	r7, #120	@ 0x78
 80095ea:	4691      	mov	r9, r2
 80095ec:	4680      	mov	r8, r0
 80095ee:	460c      	mov	r4, r1
 80095f0:	469a      	mov	sl, r3
 80095f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80095f6:	d807      	bhi.n	8009608 <_printf_i+0x28>
 80095f8:	2f62      	cmp	r7, #98	@ 0x62
 80095fa:	d80a      	bhi.n	8009612 <_printf_i+0x32>
 80095fc:	2f00      	cmp	r7, #0
 80095fe:	f000 80d1 	beq.w	80097a4 <_printf_i+0x1c4>
 8009602:	2f58      	cmp	r7, #88	@ 0x58
 8009604:	f000 80b8 	beq.w	8009778 <_printf_i+0x198>
 8009608:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800960c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009610:	e03a      	b.n	8009688 <_printf_i+0xa8>
 8009612:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009616:	2b15      	cmp	r3, #21
 8009618:	d8f6      	bhi.n	8009608 <_printf_i+0x28>
 800961a:	a101      	add	r1, pc, #4	@ (adr r1, 8009620 <_printf_i+0x40>)
 800961c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009620:	08009679 	.word	0x08009679
 8009624:	0800968d 	.word	0x0800968d
 8009628:	08009609 	.word	0x08009609
 800962c:	08009609 	.word	0x08009609
 8009630:	08009609 	.word	0x08009609
 8009634:	08009609 	.word	0x08009609
 8009638:	0800968d 	.word	0x0800968d
 800963c:	08009609 	.word	0x08009609
 8009640:	08009609 	.word	0x08009609
 8009644:	08009609 	.word	0x08009609
 8009648:	08009609 	.word	0x08009609
 800964c:	0800978b 	.word	0x0800978b
 8009650:	080096b7 	.word	0x080096b7
 8009654:	08009745 	.word	0x08009745
 8009658:	08009609 	.word	0x08009609
 800965c:	08009609 	.word	0x08009609
 8009660:	080097ad 	.word	0x080097ad
 8009664:	08009609 	.word	0x08009609
 8009668:	080096b7 	.word	0x080096b7
 800966c:	08009609 	.word	0x08009609
 8009670:	08009609 	.word	0x08009609
 8009674:	0800974d 	.word	0x0800974d
 8009678:	6833      	ldr	r3, [r6, #0]
 800967a:	1d1a      	adds	r2, r3, #4
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	6032      	str	r2, [r6, #0]
 8009680:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009684:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009688:	2301      	movs	r3, #1
 800968a:	e09c      	b.n	80097c6 <_printf_i+0x1e6>
 800968c:	6833      	ldr	r3, [r6, #0]
 800968e:	6820      	ldr	r0, [r4, #0]
 8009690:	1d19      	adds	r1, r3, #4
 8009692:	6031      	str	r1, [r6, #0]
 8009694:	0606      	lsls	r6, r0, #24
 8009696:	d501      	bpl.n	800969c <_printf_i+0xbc>
 8009698:	681d      	ldr	r5, [r3, #0]
 800969a:	e003      	b.n	80096a4 <_printf_i+0xc4>
 800969c:	0645      	lsls	r5, r0, #25
 800969e:	d5fb      	bpl.n	8009698 <_printf_i+0xb8>
 80096a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80096a4:	2d00      	cmp	r5, #0
 80096a6:	da03      	bge.n	80096b0 <_printf_i+0xd0>
 80096a8:	232d      	movs	r3, #45	@ 0x2d
 80096aa:	426d      	negs	r5, r5
 80096ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096b0:	4858      	ldr	r0, [pc, #352]	@ (8009814 <_printf_i+0x234>)
 80096b2:	230a      	movs	r3, #10
 80096b4:	e011      	b.n	80096da <_printf_i+0xfa>
 80096b6:	6821      	ldr	r1, [r4, #0]
 80096b8:	6833      	ldr	r3, [r6, #0]
 80096ba:	0608      	lsls	r0, r1, #24
 80096bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80096c0:	d402      	bmi.n	80096c8 <_printf_i+0xe8>
 80096c2:	0649      	lsls	r1, r1, #25
 80096c4:	bf48      	it	mi
 80096c6:	b2ad      	uxthmi	r5, r5
 80096c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80096ca:	4852      	ldr	r0, [pc, #328]	@ (8009814 <_printf_i+0x234>)
 80096cc:	6033      	str	r3, [r6, #0]
 80096ce:	bf14      	ite	ne
 80096d0:	230a      	movne	r3, #10
 80096d2:	2308      	moveq	r3, #8
 80096d4:	2100      	movs	r1, #0
 80096d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80096da:	6866      	ldr	r6, [r4, #4]
 80096dc:	60a6      	str	r6, [r4, #8]
 80096de:	2e00      	cmp	r6, #0
 80096e0:	db05      	blt.n	80096ee <_printf_i+0x10e>
 80096e2:	6821      	ldr	r1, [r4, #0]
 80096e4:	432e      	orrs	r6, r5
 80096e6:	f021 0104 	bic.w	r1, r1, #4
 80096ea:	6021      	str	r1, [r4, #0]
 80096ec:	d04b      	beq.n	8009786 <_printf_i+0x1a6>
 80096ee:	4616      	mov	r6, r2
 80096f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80096f4:	fb03 5711 	mls	r7, r3, r1, r5
 80096f8:	5dc7      	ldrb	r7, [r0, r7]
 80096fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80096fe:	462f      	mov	r7, r5
 8009700:	42bb      	cmp	r3, r7
 8009702:	460d      	mov	r5, r1
 8009704:	d9f4      	bls.n	80096f0 <_printf_i+0x110>
 8009706:	2b08      	cmp	r3, #8
 8009708:	d10b      	bne.n	8009722 <_printf_i+0x142>
 800970a:	6823      	ldr	r3, [r4, #0]
 800970c:	07df      	lsls	r7, r3, #31
 800970e:	d508      	bpl.n	8009722 <_printf_i+0x142>
 8009710:	6923      	ldr	r3, [r4, #16]
 8009712:	6861      	ldr	r1, [r4, #4]
 8009714:	4299      	cmp	r1, r3
 8009716:	bfde      	ittt	le
 8009718:	2330      	movle	r3, #48	@ 0x30
 800971a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800971e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009722:	1b92      	subs	r2, r2, r6
 8009724:	6122      	str	r2, [r4, #16]
 8009726:	f8cd a000 	str.w	sl, [sp]
 800972a:	464b      	mov	r3, r9
 800972c:	aa03      	add	r2, sp, #12
 800972e:	4621      	mov	r1, r4
 8009730:	4640      	mov	r0, r8
 8009732:	f7ff fee7 	bl	8009504 <_printf_common>
 8009736:	3001      	adds	r0, #1
 8009738:	d14a      	bne.n	80097d0 <_printf_i+0x1f0>
 800973a:	f04f 30ff 	mov.w	r0, #4294967295
 800973e:	b004      	add	sp, #16
 8009740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009744:	6823      	ldr	r3, [r4, #0]
 8009746:	f043 0320 	orr.w	r3, r3, #32
 800974a:	6023      	str	r3, [r4, #0]
 800974c:	4832      	ldr	r0, [pc, #200]	@ (8009818 <_printf_i+0x238>)
 800974e:	2778      	movs	r7, #120	@ 0x78
 8009750:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009754:	6823      	ldr	r3, [r4, #0]
 8009756:	6831      	ldr	r1, [r6, #0]
 8009758:	061f      	lsls	r7, r3, #24
 800975a:	f851 5b04 	ldr.w	r5, [r1], #4
 800975e:	d402      	bmi.n	8009766 <_printf_i+0x186>
 8009760:	065f      	lsls	r7, r3, #25
 8009762:	bf48      	it	mi
 8009764:	b2ad      	uxthmi	r5, r5
 8009766:	6031      	str	r1, [r6, #0]
 8009768:	07d9      	lsls	r1, r3, #31
 800976a:	bf44      	itt	mi
 800976c:	f043 0320 	orrmi.w	r3, r3, #32
 8009770:	6023      	strmi	r3, [r4, #0]
 8009772:	b11d      	cbz	r5, 800977c <_printf_i+0x19c>
 8009774:	2310      	movs	r3, #16
 8009776:	e7ad      	b.n	80096d4 <_printf_i+0xf4>
 8009778:	4826      	ldr	r0, [pc, #152]	@ (8009814 <_printf_i+0x234>)
 800977a:	e7e9      	b.n	8009750 <_printf_i+0x170>
 800977c:	6823      	ldr	r3, [r4, #0]
 800977e:	f023 0320 	bic.w	r3, r3, #32
 8009782:	6023      	str	r3, [r4, #0]
 8009784:	e7f6      	b.n	8009774 <_printf_i+0x194>
 8009786:	4616      	mov	r6, r2
 8009788:	e7bd      	b.n	8009706 <_printf_i+0x126>
 800978a:	6833      	ldr	r3, [r6, #0]
 800978c:	6825      	ldr	r5, [r4, #0]
 800978e:	6961      	ldr	r1, [r4, #20]
 8009790:	1d18      	adds	r0, r3, #4
 8009792:	6030      	str	r0, [r6, #0]
 8009794:	062e      	lsls	r6, r5, #24
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	d501      	bpl.n	800979e <_printf_i+0x1be>
 800979a:	6019      	str	r1, [r3, #0]
 800979c:	e002      	b.n	80097a4 <_printf_i+0x1c4>
 800979e:	0668      	lsls	r0, r5, #25
 80097a0:	d5fb      	bpl.n	800979a <_printf_i+0x1ba>
 80097a2:	8019      	strh	r1, [r3, #0]
 80097a4:	2300      	movs	r3, #0
 80097a6:	6123      	str	r3, [r4, #16]
 80097a8:	4616      	mov	r6, r2
 80097aa:	e7bc      	b.n	8009726 <_printf_i+0x146>
 80097ac:	6833      	ldr	r3, [r6, #0]
 80097ae:	1d1a      	adds	r2, r3, #4
 80097b0:	6032      	str	r2, [r6, #0]
 80097b2:	681e      	ldr	r6, [r3, #0]
 80097b4:	6862      	ldr	r2, [r4, #4]
 80097b6:	2100      	movs	r1, #0
 80097b8:	4630      	mov	r0, r6
 80097ba:	f7f6 fd31 	bl	8000220 <memchr>
 80097be:	b108      	cbz	r0, 80097c4 <_printf_i+0x1e4>
 80097c0:	1b80      	subs	r0, r0, r6
 80097c2:	6060      	str	r0, [r4, #4]
 80097c4:	6863      	ldr	r3, [r4, #4]
 80097c6:	6123      	str	r3, [r4, #16]
 80097c8:	2300      	movs	r3, #0
 80097ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097ce:	e7aa      	b.n	8009726 <_printf_i+0x146>
 80097d0:	6923      	ldr	r3, [r4, #16]
 80097d2:	4632      	mov	r2, r6
 80097d4:	4649      	mov	r1, r9
 80097d6:	4640      	mov	r0, r8
 80097d8:	47d0      	blx	sl
 80097da:	3001      	adds	r0, #1
 80097dc:	d0ad      	beq.n	800973a <_printf_i+0x15a>
 80097de:	6823      	ldr	r3, [r4, #0]
 80097e0:	079b      	lsls	r3, r3, #30
 80097e2:	d413      	bmi.n	800980c <_printf_i+0x22c>
 80097e4:	68e0      	ldr	r0, [r4, #12]
 80097e6:	9b03      	ldr	r3, [sp, #12]
 80097e8:	4298      	cmp	r0, r3
 80097ea:	bfb8      	it	lt
 80097ec:	4618      	movlt	r0, r3
 80097ee:	e7a6      	b.n	800973e <_printf_i+0x15e>
 80097f0:	2301      	movs	r3, #1
 80097f2:	4632      	mov	r2, r6
 80097f4:	4649      	mov	r1, r9
 80097f6:	4640      	mov	r0, r8
 80097f8:	47d0      	blx	sl
 80097fa:	3001      	adds	r0, #1
 80097fc:	d09d      	beq.n	800973a <_printf_i+0x15a>
 80097fe:	3501      	adds	r5, #1
 8009800:	68e3      	ldr	r3, [r4, #12]
 8009802:	9903      	ldr	r1, [sp, #12]
 8009804:	1a5b      	subs	r3, r3, r1
 8009806:	42ab      	cmp	r3, r5
 8009808:	dcf2      	bgt.n	80097f0 <_printf_i+0x210>
 800980a:	e7eb      	b.n	80097e4 <_printf_i+0x204>
 800980c:	2500      	movs	r5, #0
 800980e:	f104 0619 	add.w	r6, r4, #25
 8009812:	e7f5      	b.n	8009800 <_printf_i+0x220>
 8009814:	080302e5 	.word	0x080302e5
 8009818:	080302f6 	.word	0x080302f6

0800981c <memmove>:
 800981c:	4288      	cmp	r0, r1
 800981e:	b510      	push	{r4, lr}
 8009820:	eb01 0402 	add.w	r4, r1, r2
 8009824:	d902      	bls.n	800982c <memmove+0x10>
 8009826:	4284      	cmp	r4, r0
 8009828:	4623      	mov	r3, r4
 800982a:	d807      	bhi.n	800983c <memmove+0x20>
 800982c:	1e43      	subs	r3, r0, #1
 800982e:	42a1      	cmp	r1, r4
 8009830:	d008      	beq.n	8009844 <memmove+0x28>
 8009832:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009836:	f803 2f01 	strb.w	r2, [r3, #1]!
 800983a:	e7f8      	b.n	800982e <memmove+0x12>
 800983c:	4402      	add	r2, r0
 800983e:	4601      	mov	r1, r0
 8009840:	428a      	cmp	r2, r1
 8009842:	d100      	bne.n	8009846 <memmove+0x2a>
 8009844:	bd10      	pop	{r4, pc}
 8009846:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800984a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800984e:	e7f7      	b.n	8009840 <memmove+0x24>

08009850 <_sbrk_r>:
 8009850:	b538      	push	{r3, r4, r5, lr}
 8009852:	4d06      	ldr	r5, [pc, #24]	@ (800986c <_sbrk_r+0x1c>)
 8009854:	2300      	movs	r3, #0
 8009856:	4604      	mov	r4, r0
 8009858:	4608      	mov	r0, r1
 800985a:	602b      	str	r3, [r5, #0]
 800985c:	f7f9 f94c 	bl	8002af8 <_sbrk>
 8009860:	1c43      	adds	r3, r0, #1
 8009862:	d102      	bne.n	800986a <_sbrk_r+0x1a>
 8009864:	682b      	ldr	r3, [r5, #0]
 8009866:	b103      	cbz	r3, 800986a <_sbrk_r+0x1a>
 8009868:	6023      	str	r3, [r4, #0]
 800986a:	bd38      	pop	{r3, r4, r5, pc}
 800986c:	2001535c 	.word	0x2001535c

08009870 <memcpy>:
 8009870:	440a      	add	r2, r1
 8009872:	4291      	cmp	r1, r2
 8009874:	f100 33ff 	add.w	r3, r0, #4294967295
 8009878:	d100      	bne.n	800987c <memcpy+0xc>
 800987a:	4770      	bx	lr
 800987c:	b510      	push	{r4, lr}
 800987e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009882:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009886:	4291      	cmp	r1, r2
 8009888:	d1f9      	bne.n	800987e <memcpy+0xe>
 800988a:	bd10      	pop	{r4, pc}

0800988c <_realloc_r>:
 800988c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009890:	4607      	mov	r7, r0
 8009892:	4614      	mov	r4, r2
 8009894:	460d      	mov	r5, r1
 8009896:	b921      	cbnz	r1, 80098a2 <_realloc_r+0x16>
 8009898:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800989c:	4611      	mov	r1, r2
 800989e:	f7ff bc4d 	b.w	800913c <_malloc_r>
 80098a2:	b92a      	cbnz	r2, 80098b0 <_realloc_r+0x24>
 80098a4:	f7ff fbde 	bl	8009064 <_free_r>
 80098a8:	4625      	mov	r5, r4
 80098aa:	4628      	mov	r0, r5
 80098ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098b0:	f000 f81a 	bl	80098e8 <_malloc_usable_size_r>
 80098b4:	4284      	cmp	r4, r0
 80098b6:	4606      	mov	r6, r0
 80098b8:	d802      	bhi.n	80098c0 <_realloc_r+0x34>
 80098ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80098be:	d8f4      	bhi.n	80098aa <_realloc_r+0x1e>
 80098c0:	4621      	mov	r1, r4
 80098c2:	4638      	mov	r0, r7
 80098c4:	f7ff fc3a 	bl	800913c <_malloc_r>
 80098c8:	4680      	mov	r8, r0
 80098ca:	b908      	cbnz	r0, 80098d0 <_realloc_r+0x44>
 80098cc:	4645      	mov	r5, r8
 80098ce:	e7ec      	b.n	80098aa <_realloc_r+0x1e>
 80098d0:	42b4      	cmp	r4, r6
 80098d2:	4622      	mov	r2, r4
 80098d4:	4629      	mov	r1, r5
 80098d6:	bf28      	it	cs
 80098d8:	4632      	movcs	r2, r6
 80098da:	f7ff ffc9 	bl	8009870 <memcpy>
 80098de:	4629      	mov	r1, r5
 80098e0:	4638      	mov	r0, r7
 80098e2:	f7ff fbbf 	bl	8009064 <_free_r>
 80098e6:	e7f1      	b.n	80098cc <_realloc_r+0x40>

080098e8 <_malloc_usable_size_r>:
 80098e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098ec:	1f18      	subs	r0, r3, #4
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	bfbc      	itt	lt
 80098f2:	580b      	ldrlt	r3, [r1, r0]
 80098f4:	18c0      	addlt	r0, r0, r3
 80098f6:	4770      	bx	lr

080098f8 <pow>:
 80098f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098fa:	ed2d 8b02 	vpush	{d8}
 80098fe:	eeb0 8a40 	vmov.f32	s16, s0
 8009902:	eef0 8a60 	vmov.f32	s17, s1
 8009906:	ec55 4b11 	vmov	r4, r5, d1
 800990a:	f000 f871 	bl	80099f0 <__ieee754_pow>
 800990e:	4622      	mov	r2, r4
 8009910:	462b      	mov	r3, r5
 8009912:	4620      	mov	r0, r4
 8009914:	4629      	mov	r1, r5
 8009916:	ec57 6b10 	vmov	r6, r7, d0
 800991a:	f7f7 f927 	bl	8000b6c <__aeabi_dcmpun>
 800991e:	2800      	cmp	r0, #0
 8009920:	d13b      	bne.n	800999a <pow+0xa2>
 8009922:	ec51 0b18 	vmov	r0, r1, d8
 8009926:	2200      	movs	r2, #0
 8009928:	2300      	movs	r3, #0
 800992a:	f7f7 f8ed 	bl	8000b08 <__aeabi_dcmpeq>
 800992e:	b1b8      	cbz	r0, 8009960 <pow+0x68>
 8009930:	2200      	movs	r2, #0
 8009932:	2300      	movs	r3, #0
 8009934:	4620      	mov	r0, r4
 8009936:	4629      	mov	r1, r5
 8009938:	f7f7 f8e6 	bl	8000b08 <__aeabi_dcmpeq>
 800993c:	2800      	cmp	r0, #0
 800993e:	d146      	bne.n	80099ce <pow+0xd6>
 8009940:	ec45 4b10 	vmov	d0, r4, r5
 8009944:	f000 f848 	bl	80099d8 <finite>
 8009948:	b338      	cbz	r0, 800999a <pow+0xa2>
 800994a:	2200      	movs	r2, #0
 800994c:	2300      	movs	r3, #0
 800994e:	4620      	mov	r0, r4
 8009950:	4629      	mov	r1, r5
 8009952:	f7f7 f8e3 	bl	8000b1c <__aeabi_dcmplt>
 8009956:	b300      	cbz	r0, 800999a <pow+0xa2>
 8009958:	f7ff fb58 	bl	800900c <__errno>
 800995c:	2322      	movs	r3, #34	@ 0x22
 800995e:	e01b      	b.n	8009998 <pow+0xa0>
 8009960:	ec47 6b10 	vmov	d0, r6, r7
 8009964:	f000 f838 	bl	80099d8 <finite>
 8009968:	b9e0      	cbnz	r0, 80099a4 <pow+0xac>
 800996a:	eeb0 0a48 	vmov.f32	s0, s16
 800996e:	eef0 0a68 	vmov.f32	s1, s17
 8009972:	f000 f831 	bl	80099d8 <finite>
 8009976:	b1a8      	cbz	r0, 80099a4 <pow+0xac>
 8009978:	ec45 4b10 	vmov	d0, r4, r5
 800997c:	f000 f82c 	bl	80099d8 <finite>
 8009980:	b180      	cbz	r0, 80099a4 <pow+0xac>
 8009982:	4632      	mov	r2, r6
 8009984:	463b      	mov	r3, r7
 8009986:	4630      	mov	r0, r6
 8009988:	4639      	mov	r1, r7
 800998a:	f7f7 f8ef 	bl	8000b6c <__aeabi_dcmpun>
 800998e:	2800      	cmp	r0, #0
 8009990:	d0e2      	beq.n	8009958 <pow+0x60>
 8009992:	f7ff fb3b 	bl	800900c <__errno>
 8009996:	2321      	movs	r3, #33	@ 0x21
 8009998:	6003      	str	r3, [r0, #0]
 800999a:	ecbd 8b02 	vpop	{d8}
 800999e:	ec47 6b10 	vmov	d0, r6, r7
 80099a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099a4:	2200      	movs	r2, #0
 80099a6:	2300      	movs	r3, #0
 80099a8:	4630      	mov	r0, r6
 80099aa:	4639      	mov	r1, r7
 80099ac:	f7f7 f8ac 	bl	8000b08 <__aeabi_dcmpeq>
 80099b0:	2800      	cmp	r0, #0
 80099b2:	d0f2      	beq.n	800999a <pow+0xa2>
 80099b4:	eeb0 0a48 	vmov.f32	s0, s16
 80099b8:	eef0 0a68 	vmov.f32	s1, s17
 80099bc:	f000 f80c 	bl	80099d8 <finite>
 80099c0:	2800      	cmp	r0, #0
 80099c2:	d0ea      	beq.n	800999a <pow+0xa2>
 80099c4:	ec45 4b10 	vmov	d0, r4, r5
 80099c8:	f000 f806 	bl	80099d8 <finite>
 80099cc:	e7c3      	b.n	8009956 <pow+0x5e>
 80099ce:	4f01      	ldr	r7, [pc, #4]	@ (80099d4 <pow+0xdc>)
 80099d0:	2600      	movs	r6, #0
 80099d2:	e7e2      	b.n	800999a <pow+0xa2>
 80099d4:	3ff00000 	.word	0x3ff00000

080099d8 <finite>:
 80099d8:	b082      	sub	sp, #8
 80099da:	ed8d 0b00 	vstr	d0, [sp]
 80099de:	9801      	ldr	r0, [sp, #4]
 80099e0:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80099e4:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80099e8:	0fc0      	lsrs	r0, r0, #31
 80099ea:	b002      	add	sp, #8
 80099ec:	4770      	bx	lr
	...

080099f0 <__ieee754_pow>:
 80099f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099f4:	b091      	sub	sp, #68	@ 0x44
 80099f6:	ed8d 1b00 	vstr	d1, [sp]
 80099fa:	e9dd 1900 	ldrd	r1, r9, [sp]
 80099fe:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8009a02:	ea5a 0001 	orrs.w	r0, sl, r1
 8009a06:	ec57 6b10 	vmov	r6, r7, d0
 8009a0a:	d113      	bne.n	8009a34 <__ieee754_pow+0x44>
 8009a0c:	19b3      	adds	r3, r6, r6
 8009a0e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8009a12:	4152      	adcs	r2, r2
 8009a14:	4298      	cmp	r0, r3
 8009a16:	4b9a      	ldr	r3, [pc, #616]	@ (8009c80 <__ieee754_pow+0x290>)
 8009a18:	4193      	sbcs	r3, r2
 8009a1a:	f080 84ee 	bcs.w	800a3fa <__ieee754_pow+0xa0a>
 8009a1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a22:	4630      	mov	r0, r6
 8009a24:	4639      	mov	r1, r7
 8009a26:	f7f6 fc51 	bl	80002cc <__adddf3>
 8009a2a:	ec41 0b10 	vmov	d0, r0, r1
 8009a2e:	b011      	add	sp, #68	@ 0x44
 8009a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a34:	4a93      	ldr	r2, [pc, #588]	@ (8009c84 <__ieee754_pow+0x294>)
 8009a36:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8009a3a:	4295      	cmp	r5, r2
 8009a3c:	46b8      	mov	r8, r7
 8009a3e:	4633      	mov	r3, r6
 8009a40:	d80a      	bhi.n	8009a58 <__ieee754_pow+0x68>
 8009a42:	d104      	bne.n	8009a4e <__ieee754_pow+0x5e>
 8009a44:	2e00      	cmp	r6, #0
 8009a46:	d1ea      	bne.n	8009a1e <__ieee754_pow+0x2e>
 8009a48:	45aa      	cmp	sl, r5
 8009a4a:	d8e8      	bhi.n	8009a1e <__ieee754_pow+0x2e>
 8009a4c:	e001      	b.n	8009a52 <__ieee754_pow+0x62>
 8009a4e:	4592      	cmp	sl, r2
 8009a50:	d802      	bhi.n	8009a58 <__ieee754_pow+0x68>
 8009a52:	4592      	cmp	sl, r2
 8009a54:	d10f      	bne.n	8009a76 <__ieee754_pow+0x86>
 8009a56:	b171      	cbz	r1, 8009a76 <__ieee754_pow+0x86>
 8009a58:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8009a5c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8009a60:	ea58 0803 	orrs.w	r8, r8, r3
 8009a64:	d1db      	bne.n	8009a1e <__ieee754_pow+0x2e>
 8009a66:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009a6a:	18db      	adds	r3, r3, r3
 8009a6c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8009a70:	4152      	adcs	r2, r2
 8009a72:	4598      	cmp	r8, r3
 8009a74:	e7cf      	b.n	8009a16 <__ieee754_pow+0x26>
 8009a76:	f1b8 0f00 	cmp.w	r8, #0
 8009a7a:	46ab      	mov	fp, r5
 8009a7c:	da43      	bge.n	8009b06 <__ieee754_pow+0x116>
 8009a7e:	4a82      	ldr	r2, [pc, #520]	@ (8009c88 <__ieee754_pow+0x298>)
 8009a80:	4592      	cmp	sl, r2
 8009a82:	d856      	bhi.n	8009b32 <__ieee754_pow+0x142>
 8009a84:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8009a88:	4592      	cmp	sl, r2
 8009a8a:	f240 84c5 	bls.w	800a418 <__ieee754_pow+0xa28>
 8009a8e:	ea4f 522a 	mov.w	r2, sl, asr #20
 8009a92:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8009a96:	2a14      	cmp	r2, #20
 8009a98:	dd18      	ble.n	8009acc <__ieee754_pow+0xdc>
 8009a9a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8009a9e:	fa21 f402 	lsr.w	r4, r1, r2
 8009aa2:	fa04 f202 	lsl.w	r2, r4, r2
 8009aa6:	428a      	cmp	r2, r1
 8009aa8:	f040 84b6 	bne.w	800a418 <__ieee754_pow+0xa28>
 8009aac:	f004 0401 	and.w	r4, r4, #1
 8009ab0:	f1c4 0402 	rsb	r4, r4, #2
 8009ab4:	2900      	cmp	r1, #0
 8009ab6:	d159      	bne.n	8009b6c <__ieee754_pow+0x17c>
 8009ab8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8009abc:	d148      	bne.n	8009b50 <__ieee754_pow+0x160>
 8009abe:	4632      	mov	r2, r6
 8009ac0:	463b      	mov	r3, r7
 8009ac2:	4630      	mov	r0, r6
 8009ac4:	4639      	mov	r1, r7
 8009ac6:	f7f6 fdb7 	bl	8000638 <__aeabi_dmul>
 8009aca:	e7ae      	b.n	8009a2a <__ieee754_pow+0x3a>
 8009acc:	2900      	cmp	r1, #0
 8009ace:	d14c      	bne.n	8009b6a <__ieee754_pow+0x17a>
 8009ad0:	f1c2 0214 	rsb	r2, r2, #20
 8009ad4:	fa4a f402 	asr.w	r4, sl, r2
 8009ad8:	fa04 f202 	lsl.w	r2, r4, r2
 8009adc:	4552      	cmp	r2, sl
 8009ade:	f040 8498 	bne.w	800a412 <__ieee754_pow+0xa22>
 8009ae2:	f004 0401 	and.w	r4, r4, #1
 8009ae6:	f1c4 0402 	rsb	r4, r4, #2
 8009aea:	4a68      	ldr	r2, [pc, #416]	@ (8009c8c <__ieee754_pow+0x29c>)
 8009aec:	4592      	cmp	sl, r2
 8009aee:	d1e3      	bne.n	8009ab8 <__ieee754_pow+0xc8>
 8009af0:	f1b9 0f00 	cmp.w	r9, #0
 8009af4:	f280 8489 	bge.w	800a40a <__ieee754_pow+0xa1a>
 8009af8:	4964      	ldr	r1, [pc, #400]	@ (8009c8c <__ieee754_pow+0x29c>)
 8009afa:	4632      	mov	r2, r6
 8009afc:	463b      	mov	r3, r7
 8009afe:	2000      	movs	r0, #0
 8009b00:	f7f6 fec4 	bl	800088c <__aeabi_ddiv>
 8009b04:	e791      	b.n	8009a2a <__ieee754_pow+0x3a>
 8009b06:	2400      	movs	r4, #0
 8009b08:	bb81      	cbnz	r1, 8009b6c <__ieee754_pow+0x17c>
 8009b0a:	4a5e      	ldr	r2, [pc, #376]	@ (8009c84 <__ieee754_pow+0x294>)
 8009b0c:	4592      	cmp	sl, r2
 8009b0e:	d1ec      	bne.n	8009aea <__ieee754_pow+0xfa>
 8009b10:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8009b14:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8009b18:	431a      	orrs	r2, r3
 8009b1a:	f000 846e 	beq.w	800a3fa <__ieee754_pow+0xa0a>
 8009b1e:	4b5c      	ldr	r3, [pc, #368]	@ (8009c90 <__ieee754_pow+0x2a0>)
 8009b20:	429d      	cmp	r5, r3
 8009b22:	d908      	bls.n	8009b36 <__ieee754_pow+0x146>
 8009b24:	f1b9 0f00 	cmp.w	r9, #0
 8009b28:	f280 846b 	bge.w	800a402 <__ieee754_pow+0xa12>
 8009b2c:	2000      	movs	r0, #0
 8009b2e:	2100      	movs	r1, #0
 8009b30:	e77b      	b.n	8009a2a <__ieee754_pow+0x3a>
 8009b32:	2402      	movs	r4, #2
 8009b34:	e7e8      	b.n	8009b08 <__ieee754_pow+0x118>
 8009b36:	f1b9 0f00 	cmp.w	r9, #0
 8009b3a:	f04f 0000 	mov.w	r0, #0
 8009b3e:	f04f 0100 	mov.w	r1, #0
 8009b42:	f6bf af72 	bge.w	8009a2a <__ieee754_pow+0x3a>
 8009b46:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009b4a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009b4e:	e76c      	b.n	8009a2a <__ieee754_pow+0x3a>
 8009b50:	4a50      	ldr	r2, [pc, #320]	@ (8009c94 <__ieee754_pow+0x2a4>)
 8009b52:	4591      	cmp	r9, r2
 8009b54:	d10a      	bne.n	8009b6c <__ieee754_pow+0x17c>
 8009b56:	f1b8 0f00 	cmp.w	r8, #0
 8009b5a:	db07      	blt.n	8009b6c <__ieee754_pow+0x17c>
 8009b5c:	ec47 6b10 	vmov	d0, r6, r7
 8009b60:	b011      	add	sp, #68	@ 0x44
 8009b62:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b66:	f000 bd4f 	b.w	800a608 <__ieee754_sqrt>
 8009b6a:	2400      	movs	r4, #0
 8009b6c:	ec47 6b10 	vmov	d0, r6, r7
 8009b70:	9302      	str	r3, [sp, #8]
 8009b72:	f000 fc87 	bl	800a484 <fabs>
 8009b76:	9b02      	ldr	r3, [sp, #8]
 8009b78:	ec51 0b10 	vmov	r0, r1, d0
 8009b7c:	bb43      	cbnz	r3, 8009bd0 <__ieee754_pow+0x1e0>
 8009b7e:	4b43      	ldr	r3, [pc, #268]	@ (8009c8c <__ieee754_pow+0x29c>)
 8009b80:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8009b84:	429a      	cmp	r2, r3
 8009b86:	d000      	beq.n	8009b8a <__ieee754_pow+0x19a>
 8009b88:	bb15      	cbnz	r5, 8009bd0 <__ieee754_pow+0x1e0>
 8009b8a:	f1b9 0f00 	cmp.w	r9, #0
 8009b8e:	da05      	bge.n	8009b9c <__ieee754_pow+0x1ac>
 8009b90:	4602      	mov	r2, r0
 8009b92:	460b      	mov	r3, r1
 8009b94:	2000      	movs	r0, #0
 8009b96:	493d      	ldr	r1, [pc, #244]	@ (8009c8c <__ieee754_pow+0x29c>)
 8009b98:	f7f6 fe78 	bl	800088c <__aeabi_ddiv>
 8009b9c:	f1b8 0f00 	cmp.w	r8, #0
 8009ba0:	f6bf af43 	bge.w	8009a2a <__ieee754_pow+0x3a>
 8009ba4:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8009ba8:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009bac:	4325      	orrs	r5, r4
 8009bae:	d108      	bne.n	8009bc2 <__ieee754_pow+0x1d2>
 8009bb0:	4602      	mov	r2, r0
 8009bb2:	460b      	mov	r3, r1
 8009bb4:	4610      	mov	r0, r2
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	f7f6 fb86 	bl	80002c8 <__aeabi_dsub>
 8009bbc:	4602      	mov	r2, r0
 8009bbe:	460b      	mov	r3, r1
 8009bc0:	e79e      	b.n	8009b00 <__ieee754_pow+0x110>
 8009bc2:	2c01      	cmp	r4, #1
 8009bc4:	f47f af31 	bne.w	8009a2a <__ieee754_pow+0x3a>
 8009bc8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009bcc:	4619      	mov	r1, r3
 8009bce:	e72c      	b.n	8009a2a <__ieee754_pow+0x3a>
 8009bd0:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8009bd4:	3b01      	subs	r3, #1
 8009bd6:	ea53 0204 	orrs.w	r2, r3, r4
 8009bda:	d102      	bne.n	8009be2 <__ieee754_pow+0x1f2>
 8009bdc:	4632      	mov	r2, r6
 8009bde:	463b      	mov	r3, r7
 8009be0:	e7e8      	b.n	8009bb4 <__ieee754_pow+0x1c4>
 8009be2:	3c01      	subs	r4, #1
 8009be4:	431c      	orrs	r4, r3
 8009be6:	d016      	beq.n	8009c16 <__ieee754_pow+0x226>
 8009be8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009c70 <__ieee754_pow+0x280>
 8009bec:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8009bf0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009bf4:	f240 8110 	bls.w	8009e18 <__ieee754_pow+0x428>
 8009bf8:	4b27      	ldr	r3, [pc, #156]	@ (8009c98 <__ieee754_pow+0x2a8>)
 8009bfa:	459a      	cmp	sl, r3
 8009bfc:	4b24      	ldr	r3, [pc, #144]	@ (8009c90 <__ieee754_pow+0x2a0>)
 8009bfe:	d916      	bls.n	8009c2e <__ieee754_pow+0x23e>
 8009c00:	429d      	cmp	r5, r3
 8009c02:	d80b      	bhi.n	8009c1c <__ieee754_pow+0x22c>
 8009c04:	f1b9 0f00 	cmp.w	r9, #0
 8009c08:	da0b      	bge.n	8009c22 <__ieee754_pow+0x232>
 8009c0a:	2000      	movs	r0, #0
 8009c0c:	b011      	add	sp, #68	@ 0x44
 8009c0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c12:	f000 bcf1 	b.w	800a5f8 <__math_oflow>
 8009c16:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8009c78 <__ieee754_pow+0x288>
 8009c1a:	e7e7      	b.n	8009bec <__ieee754_pow+0x1fc>
 8009c1c:	f1b9 0f00 	cmp.w	r9, #0
 8009c20:	dcf3      	bgt.n	8009c0a <__ieee754_pow+0x21a>
 8009c22:	2000      	movs	r0, #0
 8009c24:	b011      	add	sp, #68	@ 0x44
 8009c26:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c2a:	f000 bcdd 	b.w	800a5e8 <__math_uflow>
 8009c2e:	429d      	cmp	r5, r3
 8009c30:	d20c      	bcs.n	8009c4c <__ieee754_pow+0x25c>
 8009c32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c36:	2200      	movs	r2, #0
 8009c38:	2300      	movs	r3, #0
 8009c3a:	f7f6 ff6f 	bl	8000b1c <__aeabi_dcmplt>
 8009c3e:	3800      	subs	r0, #0
 8009c40:	bf18      	it	ne
 8009c42:	2001      	movne	r0, #1
 8009c44:	f1b9 0f00 	cmp.w	r9, #0
 8009c48:	daec      	bge.n	8009c24 <__ieee754_pow+0x234>
 8009c4a:	e7df      	b.n	8009c0c <__ieee754_pow+0x21c>
 8009c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8009c8c <__ieee754_pow+0x29c>)
 8009c4e:	429d      	cmp	r5, r3
 8009c50:	f04f 0200 	mov.w	r2, #0
 8009c54:	d922      	bls.n	8009c9c <__ieee754_pow+0x2ac>
 8009c56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	f7f6 ff5e 	bl	8000b1c <__aeabi_dcmplt>
 8009c60:	3800      	subs	r0, #0
 8009c62:	bf18      	it	ne
 8009c64:	2001      	movne	r0, #1
 8009c66:	f1b9 0f00 	cmp.w	r9, #0
 8009c6a:	dccf      	bgt.n	8009c0c <__ieee754_pow+0x21c>
 8009c6c:	e7da      	b.n	8009c24 <__ieee754_pow+0x234>
 8009c6e:	bf00      	nop
 8009c70:	00000000 	.word	0x00000000
 8009c74:	3ff00000 	.word	0x3ff00000
 8009c78:	00000000 	.word	0x00000000
 8009c7c:	bff00000 	.word	0xbff00000
 8009c80:	fff00000 	.word	0xfff00000
 8009c84:	7ff00000 	.word	0x7ff00000
 8009c88:	433fffff 	.word	0x433fffff
 8009c8c:	3ff00000 	.word	0x3ff00000
 8009c90:	3fefffff 	.word	0x3fefffff
 8009c94:	3fe00000 	.word	0x3fe00000
 8009c98:	43f00000 	.word	0x43f00000
 8009c9c:	4b5a      	ldr	r3, [pc, #360]	@ (8009e08 <__ieee754_pow+0x418>)
 8009c9e:	f7f6 fb13 	bl	80002c8 <__aeabi_dsub>
 8009ca2:	a351      	add	r3, pc, #324	@ (adr r3, 8009de8 <__ieee754_pow+0x3f8>)
 8009ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca8:	4604      	mov	r4, r0
 8009caa:	460d      	mov	r5, r1
 8009cac:	f7f6 fcc4 	bl	8000638 <__aeabi_dmul>
 8009cb0:	a34f      	add	r3, pc, #316	@ (adr r3, 8009df0 <__ieee754_pow+0x400>)
 8009cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb6:	4606      	mov	r6, r0
 8009cb8:	460f      	mov	r7, r1
 8009cba:	4620      	mov	r0, r4
 8009cbc:	4629      	mov	r1, r5
 8009cbe:	f7f6 fcbb 	bl	8000638 <__aeabi_dmul>
 8009cc2:	4b52      	ldr	r3, [pc, #328]	@ (8009e0c <__ieee754_pow+0x41c>)
 8009cc4:	4682      	mov	sl, r0
 8009cc6:	468b      	mov	fp, r1
 8009cc8:	2200      	movs	r2, #0
 8009cca:	4620      	mov	r0, r4
 8009ccc:	4629      	mov	r1, r5
 8009cce:	f7f6 fcb3 	bl	8000638 <__aeabi_dmul>
 8009cd2:	4602      	mov	r2, r0
 8009cd4:	460b      	mov	r3, r1
 8009cd6:	a148      	add	r1, pc, #288	@ (adr r1, 8009df8 <__ieee754_pow+0x408>)
 8009cd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cdc:	f7f6 faf4 	bl	80002c8 <__aeabi_dsub>
 8009ce0:	4622      	mov	r2, r4
 8009ce2:	462b      	mov	r3, r5
 8009ce4:	f7f6 fca8 	bl	8000638 <__aeabi_dmul>
 8009ce8:	4602      	mov	r2, r0
 8009cea:	460b      	mov	r3, r1
 8009cec:	2000      	movs	r0, #0
 8009cee:	4948      	ldr	r1, [pc, #288]	@ (8009e10 <__ieee754_pow+0x420>)
 8009cf0:	f7f6 faea 	bl	80002c8 <__aeabi_dsub>
 8009cf4:	4622      	mov	r2, r4
 8009cf6:	4680      	mov	r8, r0
 8009cf8:	4689      	mov	r9, r1
 8009cfa:	462b      	mov	r3, r5
 8009cfc:	4620      	mov	r0, r4
 8009cfe:	4629      	mov	r1, r5
 8009d00:	f7f6 fc9a 	bl	8000638 <__aeabi_dmul>
 8009d04:	4602      	mov	r2, r0
 8009d06:	460b      	mov	r3, r1
 8009d08:	4640      	mov	r0, r8
 8009d0a:	4649      	mov	r1, r9
 8009d0c:	f7f6 fc94 	bl	8000638 <__aeabi_dmul>
 8009d10:	a33b      	add	r3, pc, #236	@ (adr r3, 8009e00 <__ieee754_pow+0x410>)
 8009d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d16:	f7f6 fc8f 	bl	8000638 <__aeabi_dmul>
 8009d1a:	4602      	mov	r2, r0
 8009d1c:	460b      	mov	r3, r1
 8009d1e:	4650      	mov	r0, sl
 8009d20:	4659      	mov	r1, fp
 8009d22:	f7f6 fad1 	bl	80002c8 <__aeabi_dsub>
 8009d26:	4602      	mov	r2, r0
 8009d28:	460b      	mov	r3, r1
 8009d2a:	4680      	mov	r8, r0
 8009d2c:	4689      	mov	r9, r1
 8009d2e:	4630      	mov	r0, r6
 8009d30:	4639      	mov	r1, r7
 8009d32:	f7f6 facb 	bl	80002cc <__adddf3>
 8009d36:	2400      	movs	r4, #0
 8009d38:	4632      	mov	r2, r6
 8009d3a:	463b      	mov	r3, r7
 8009d3c:	4620      	mov	r0, r4
 8009d3e:	460d      	mov	r5, r1
 8009d40:	f7f6 fac2 	bl	80002c8 <__aeabi_dsub>
 8009d44:	4602      	mov	r2, r0
 8009d46:	460b      	mov	r3, r1
 8009d48:	4640      	mov	r0, r8
 8009d4a:	4649      	mov	r1, r9
 8009d4c:	f7f6 fabc 	bl	80002c8 <__aeabi_dsub>
 8009d50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d54:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009d58:	2300      	movs	r3, #0
 8009d5a:	9304      	str	r3, [sp, #16]
 8009d5c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009d60:	4606      	mov	r6, r0
 8009d62:	460f      	mov	r7, r1
 8009d64:	465b      	mov	r3, fp
 8009d66:	4652      	mov	r2, sl
 8009d68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d6c:	f7f6 faac 	bl	80002c8 <__aeabi_dsub>
 8009d70:	4622      	mov	r2, r4
 8009d72:	462b      	mov	r3, r5
 8009d74:	f7f6 fc60 	bl	8000638 <__aeabi_dmul>
 8009d78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d7c:	4680      	mov	r8, r0
 8009d7e:	4689      	mov	r9, r1
 8009d80:	4630      	mov	r0, r6
 8009d82:	4639      	mov	r1, r7
 8009d84:	f7f6 fc58 	bl	8000638 <__aeabi_dmul>
 8009d88:	4602      	mov	r2, r0
 8009d8a:	460b      	mov	r3, r1
 8009d8c:	4640      	mov	r0, r8
 8009d8e:	4649      	mov	r1, r9
 8009d90:	f7f6 fa9c 	bl	80002cc <__adddf3>
 8009d94:	465b      	mov	r3, fp
 8009d96:	4606      	mov	r6, r0
 8009d98:	460f      	mov	r7, r1
 8009d9a:	4652      	mov	r2, sl
 8009d9c:	4620      	mov	r0, r4
 8009d9e:	4629      	mov	r1, r5
 8009da0:	f7f6 fc4a 	bl	8000638 <__aeabi_dmul>
 8009da4:	460b      	mov	r3, r1
 8009da6:	4602      	mov	r2, r0
 8009da8:	4680      	mov	r8, r0
 8009daa:	4689      	mov	r9, r1
 8009dac:	4630      	mov	r0, r6
 8009dae:	4639      	mov	r1, r7
 8009db0:	f7f6 fa8c 	bl	80002cc <__adddf3>
 8009db4:	4b17      	ldr	r3, [pc, #92]	@ (8009e14 <__ieee754_pow+0x424>)
 8009db6:	4299      	cmp	r1, r3
 8009db8:	4604      	mov	r4, r0
 8009dba:	460d      	mov	r5, r1
 8009dbc:	468b      	mov	fp, r1
 8009dbe:	f340 820b 	ble.w	800a1d8 <__ieee754_pow+0x7e8>
 8009dc2:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8009dc6:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8009dca:	4303      	orrs	r3, r0
 8009dcc:	f000 81ea 	beq.w	800a1a4 <__ieee754_pow+0x7b4>
 8009dd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	f7f6 fea0 	bl	8000b1c <__aeabi_dcmplt>
 8009ddc:	3800      	subs	r0, #0
 8009dde:	bf18      	it	ne
 8009de0:	2001      	movne	r0, #1
 8009de2:	e713      	b.n	8009c0c <__ieee754_pow+0x21c>
 8009de4:	f3af 8000 	nop.w
 8009de8:	60000000 	.word	0x60000000
 8009dec:	3ff71547 	.word	0x3ff71547
 8009df0:	f85ddf44 	.word	0xf85ddf44
 8009df4:	3e54ae0b 	.word	0x3e54ae0b
 8009df8:	55555555 	.word	0x55555555
 8009dfc:	3fd55555 	.word	0x3fd55555
 8009e00:	652b82fe 	.word	0x652b82fe
 8009e04:	3ff71547 	.word	0x3ff71547
 8009e08:	3ff00000 	.word	0x3ff00000
 8009e0c:	3fd00000 	.word	0x3fd00000
 8009e10:	3fe00000 	.word	0x3fe00000
 8009e14:	408fffff 	.word	0x408fffff
 8009e18:	4bd5      	ldr	r3, [pc, #852]	@ (800a170 <__ieee754_pow+0x780>)
 8009e1a:	ea08 0303 	and.w	r3, r8, r3
 8009e1e:	2200      	movs	r2, #0
 8009e20:	b92b      	cbnz	r3, 8009e2e <__ieee754_pow+0x43e>
 8009e22:	4bd4      	ldr	r3, [pc, #848]	@ (800a174 <__ieee754_pow+0x784>)
 8009e24:	f7f6 fc08 	bl	8000638 <__aeabi_dmul>
 8009e28:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8009e2c:	468b      	mov	fp, r1
 8009e2e:	ea4f 532b 	mov.w	r3, fp, asr #20
 8009e32:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8009e36:	4413      	add	r3, r2
 8009e38:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e3a:	4bcf      	ldr	r3, [pc, #828]	@ (800a178 <__ieee754_pow+0x788>)
 8009e3c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8009e40:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8009e44:	459b      	cmp	fp, r3
 8009e46:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009e4a:	dd08      	ble.n	8009e5e <__ieee754_pow+0x46e>
 8009e4c:	4bcb      	ldr	r3, [pc, #812]	@ (800a17c <__ieee754_pow+0x78c>)
 8009e4e:	459b      	cmp	fp, r3
 8009e50:	f340 81a5 	ble.w	800a19e <__ieee754_pow+0x7ae>
 8009e54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e56:	3301      	adds	r3, #1
 8009e58:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e5a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8009e5e:	f04f 0a00 	mov.w	sl, #0
 8009e62:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8009e66:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e68:	4bc5      	ldr	r3, [pc, #788]	@ (800a180 <__ieee754_pow+0x790>)
 8009e6a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009e6e:	ed93 7b00 	vldr	d7, [r3]
 8009e72:	4629      	mov	r1, r5
 8009e74:	ec53 2b17 	vmov	r2, r3, d7
 8009e78:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009e7c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009e80:	f7f6 fa22 	bl	80002c8 <__aeabi_dsub>
 8009e84:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009e88:	4606      	mov	r6, r0
 8009e8a:	460f      	mov	r7, r1
 8009e8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e90:	f7f6 fa1c 	bl	80002cc <__adddf3>
 8009e94:	4602      	mov	r2, r0
 8009e96:	460b      	mov	r3, r1
 8009e98:	2000      	movs	r0, #0
 8009e9a:	49ba      	ldr	r1, [pc, #744]	@ (800a184 <__ieee754_pow+0x794>)
 8009e9c:	f7f6 fcf6 	bl	800088c <__aeabi_ddiv>
 8009ea0:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	4630      	mov	r0, r6
 8009eaa:	4639      	mov	r1, r7
 8009eac:	f7f6 fbc4 	bl	8000638 <__aeabi_dmul>
 8009eb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009eb4:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8009eb8:	106d      	asrs	r5, r5, #1
 8009eba:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8009ebe:	f04f 0b00 	mov.w	fp, #0
 8009ec2:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8009ec6:	4661      	mov	r1, ip
 8009ec8:	2200      	movs	r2, #0
 8009eca:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009ece:	4658      	mov	r0, fp
 8009ed0:	46e1      	mov	r9, ip
 8009ed2:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8009ed6:	4614      	mov	r4, r2
 8009ed8:	461d      	mov	r5, r3
 8009eda:	f7f6 fbad 	bl	8000638 <__aeabi_dmul>
 8009ede:	4602      	mov	r2, r0
 8009ee0:	460b      	mov	r3, r1
 8009ee2:	4630      	mov	r0, r6
 8009ee4:	4639      	mov	r1, r7
 8009ee6:	f7f6 f9ef 	bl	80002c8 <__aeabi_dsub>
 8009eea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009eee:	4606      	mov	r6, r0
 8009ef0:	460f      	mov	r7, r1
 8009ef2:	4620      	mov	r0, r4
 8009ef4:	4629      	mov	r1, r5
 8009ef6:	f7f6 f9e7 	bl	80002c8 <__aeabi_dsub>
 8009efa:	4602      	mov	r2, r0
 8009efc:	460b      	mov	r3, r1
 8009efe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009f02:	f7f6 f9e1 	bl	80002c8 <__aeabi_dsub>
 8009f06:	465a      	mov	r2, fp
 8009f08:	464b      	mov	r3, r9
 8009f0a:	f7f6 fb95 	bl	8000638 <__aeabi_dmul>
 8009f0e:	4602      	mov	r2, r0
 8009f10:	460b      	mov	r3, r1
 8009f12:	4630      	mov	r0, r6
 8009f14:	4639      	mov	r1, r7
 8009f16:	f7f6 f9d7 	bl	80002c8 <__aeabi_dsub>
 8009f1a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009f1e:	f7f6 fb8b 	bl	8000638 <__aeabi_dmul>
 8009f22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f26:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009f2a:	4610      	mov	r0, r2
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	f7f6 fb83 	bl	8000638 <__aeabi_dmul>
 8009f32:	a37d      	add	r3, pc, #500	@ (adr r3, 800a128 <__ieee754_pow+0x738>)
 8009f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f38:	4604      	mov	r4, r0
 8009f3a:	460d      	mov	r5, r1
 8009f3c:	f7f6 fb7c 	bl	8000638 <__aeabi_dmul>
 8009f40:	a37b      	add	r3, pc, #492	@ (adr r3, 800a130 <__ieee754_pow+0x740>)
 8009f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f46:	f7f6 f9c1 	bl	80002cc <__adddf3>
 8009f4a:	4622      	mov	r2, r4
 8009f4c:	462b      	mov	r3, r5
 8009f4e:	f7f6 fb73 	bl	8000638 <__aeabi_dmul>
 8009f52:	a379      	add	r3, pc, #484	@ (adr r3, 800a138 <__ieee754_pow+0x748>)
 8009f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f58:	f7f6 f9b8 	bl	80002cc <__adddf3>
 8009f5c:	4622      	mov	r2, r4
 8009f5e:	462b      	mov	r3, r5
 8009f60:	f7f6 fb6a 	bl	8000638 <__aeabi_dmul>
 8009f64:	a376      	add	r3, pc, #472	@ (adr r3, 800a140 <__ieee754_pow+0x750>)
 8009f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f6a:	f7f6 f9af 	bl	80002cc <__adddf3>
 8009f6e:	4622      	mov	r2, r4
 8009f70:	462b      	mov	r3, r5
 8009f72:	f7f6 fb61 	bl	8000638 <__aeabi_dmul>
 8009f76:	a374      	add	r3, pc, #464	@ (adr r3, 800a148 <__ieee754_pow+0x758>)
 8009f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f7c:	f7f6 f9a6 	bl	80002cc <__adddf3>
 8009f80:	4622      	mov	r2, r4
 8009f82:	462b      	mov	r3, r5
 8009f84:	f7f6 fb58 	bl	8000638 <__aeabi_dmul>
 8009f88:	a371      	add	r3, pc, #452	@ (adr r3, 800a150 <__ieee754_pow+0x760>)
 8009f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f8e:	f7f6 f99d 	bl	80002cc <__adddf3>
 8009f92:	4622      	mov	r2, r4
 8009f94:	4606      	mov	r6, r0
 8009f96:	460f      	mov	r7, r1
 8009f98:	462b      	mov	r3, r5
 8009f9a:	4620      	mov	r0, r4
 8009f9c:	4629      	mov	r1, r5
 8009f9e:	f7f6 fb4b 	bl	8000638 <__aeabi_dmul>
 8009fa2:	4602      	mov	r2, r0
 8009fa4:	460b      	mov	r3, r1
 8009fa6:	4630      	mov	r0, r6
 8009fa8:	4639      	mov	r1, r7
 8009faa:	f7f6 fb45 	bl	8000638 <__aeabi_dmul>
 8009fae:	465a      	mov	r2, fp
 8009fb0:	4604      	mov	r4, r0
 8009fb2:	460d      	mov	r5, r1
 8009fb4:	464b      	mov	r3, r9
 8009fb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fba:	f7f6 f987 	bl	80002cc <__adddf3>
 8009fbe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009fc2:	f7f6 fb39 	bl	8000638 <__aeabi_dmul>
 8009fc6:	4622      	mov	r2, r4
 8009fc8:	462b      	mov	r3, r5
 8009fca:	f7f6 f97f 	bl	80002cc <__adddf3>
 8009fce:	465a      	mov	r2, fp
 8009fd0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009fd4:	464b      	mov	r3, r9
 8009fd6:	4658      	mov	r0, fp
 8009fd8:	4649      	mov	r1, r9
 8009fda:	f7f6 fb2d 	bl	8000638 <__aeabi_dmul>
 8009fde:	4b6a      	ldr	r3, [pc, #424]	@ (800a188 <__ieee754_pow+0x798>)
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	4606      	mov	r6, r0
 8009fe4:	460f      	mov	r7, r1
 8009fe6:	f7f6 f971 	bl	80002cc <__adddf3>
 8009fea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009fee:	f7f6 f96d 	bl	80002cc <__adddf3>
 8009ff2:	46d8      	mov	r8, fp
 8009ff4:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8009ff8:	460d      	mov	r5, r1
 8009ffa:	465a      	mov	r2, fp
 8009ffc:	460b      	mov	r3, r1
 8009ffe:	4640      	mov	r0, r8
 800a000:	4649      	mov	r1, r9
 800a002:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800a006:	f7f6 fb17 	bl	8000638 <__aeabi_dmul>
 800a00a:	465c      	mov	r4, fp
 800a00c:	4680      	mov	r8, r0
 800a00e:	4689      	mov	r9, r1
 800a010:	4b5d      	ldr	r3, [pc, #372]	@ (800a188 <__ieee754_pow+0x798>)
 800a012:	2200      	movs	r2, #0
 800a014:	4620      	mov	r0, r4
 800a016:	4629      	mov	r1, r5
 800a018:	f7f6 f956 	bl	80002c8 <__aeabi_dsub>
 800a01c:	4632      	mov	r2, r6
 800a01e:	463b      	mov	r3, r7
 800a020:	f7f6 f952 	bl	80002c8 <__aeabi_dsub>
 800a024:	4602      	mov	r2, r0
 800a026:	460b      	mov	r3, r1
 800a028:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a02c:	f7f6 f94c 	bl	80002c8 <__aeabi_dsub>
 800a030:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a034:	f7f6 fb00 	bl	8000638 <__aeabi_dmul>
 800a038:	4622      	mov	r2, r4
 800a03a:	4606      	mov	r6, r0
 800a03c:	460f      	mov	r7, r1
 800a03e:	462b      	mov	r3, r5
 800a040:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a044:	f7f6 faf8 	bl	8000638 <__aeabi_dmul>
 800a048:	4602      	mov	r2, r0
 800a04a:	460b      	mov	r3, r1
 800a04c:	4630      	mov	r0, r6
 800a04e:	4639      	mov	r1, r7
 800a050:	f7f6 f93c 	bl	80002cc <__adddf3>
 800a054:	4606      	mov	r6, r0
 800a056:	460f      	mov	r7, r1
 800a058:	4602      	mov	r2, r0
 800a05a:	460b      	mov	r3, r1
 800a05c:	4640      	mov	r0, r8
 800a05e:	4649      	mov	r1, r9
 800a060:	f7f6 f934 	bl	80002cc <__adddf3>
 800a064:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800a068:	a33b      	add	r3, pc, #236	@ (adr r3, 800a158 <__ieee754_pow+0x768>)
 800a06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a06e:	4658      	mov	r0, fp
 800a070:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800a074:	460d      	mov	r5, r1
 800a076:	f7f6 fadf 	bl	8000638 <__aeabi_dmul>
 800a07a:	465c      	mov	r4, fp
 800a07c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a080:	4642      	mov	r2, r8
 800a082:	464b      	mov	r3, r9
 800a084:	4620      	mov	r0, r4
 800a086:	4629      	mov	r1, r5
 800a088:	f7f6 f91e 	bl	80002c8 <__aeabi_dsub>
 800a08c:	4602      	mov	r2, r0
 800a08e:	460b      	mov	r3, r1
 800a090:	4630      	mov	r0, r6
 800a092:	4639      	mov	r1, r7
 800a094:	f7f6 f918 	bl	80002c8 <__aeabi_dsub>
 800a098:	a331      	add	r3, pc, #196	@ (adr r3, 800a160 <__ieee754_pow+0x770>)
 800a09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a09e:	f7f6 facb 	bl	8000638 <__aeabi_dmul>
 800a0a2:	a331      	add	r3, pc, #196	@ (adr r3, 800a168 <__ieee754_pow+0x778>)
 800a0a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a8:	4606      	mov	r6, r0
 800a0aa:	460f      	mov	r7, r1
 800a0ac:	4620      	mov	r0, r4
 800a0ae:	4629      	mov	r1, r5
 800a0b0:	f7f6 fac2 	bl	8000638 <__aeabi_dmul>
 800a0b4:	4602      	mov	r2, r0
 800a0b6:	460b      	mov	r3, r1
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	4639      	mov	r1, r7
 800a0bc:	f7f6 f906 	bl	80002cc <__adddf3>
 800a0c0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a0c2:	4b32      	ldr	r3, [pc, #200]	@ (800a18c <__ieee754_pow+0x79c>)
 800a0c4:	4413      	add	r3, r2
 800a0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ca:	f7f6 f8ff 	bl	80002cc <__adddf3>
 800a0ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a0d2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a0d4:	f7f6 fa46 	bl	8000564 <__aeabi_i2d>
 800a0d8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a0da:	4b2d      	ldr	r3, [pc, #180]	@ (800a190 <__ieee754_pow+0x7a0>)
 800a0dc:	4413      	add	r3, r2
 800a0de:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a0e2:	4606      	mov	r6, r0
 800a0e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a0e8:	460f      	mov	r7, r1
 800a0ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a0ee:	f7f6 f8ed 	bl	80002cc <__adddf3>
 800a0f2:	4642      	mov	r2, r8
 800a0f4:	464b      	mov	r3, r9
 800a0f6:	f7f6 f8e9 	bl	80002cc <__adddf3>
 800a0fa:	4632      	mov	r2, r6
 800a0fc:	463b      	mov	r3, r7
 800a0fe:	f7f6 f8e5 	bl	80002cc <__adddf3>
 800a102:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800a106:	4632      	mov	r2, r6
 800a108:	463b      	mov	r3, r7
 800a10a:	4658      	mov	r0, fp
 800a10c:	460d      	mov	r5, r1
 800a10e:	f7f6 f8db 	bl	80002c8 <__aeabi_dsub>
 800a112:	4642      	mov	r2, r8
 800a114:	464b      	mov	r3, r9
 800a116:	f7f6 f8d7 	bl	80002c8 <__aeabi_dsub>
 800a11a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a11e:	f7f6 f8d3 	bl	80002c8 <__aeabi_dsub>
 800a122:	465c      	mov	r4, fp
 800a124:	e036      	b.n	800a194 <__ieee754_pow+0x7a4>
 800a126:	bf00      	nop
 800a128:	4a454eef 	.word	0x4a454eef
 800a12c:	3fca7e28 	.word	0x3fca7e28
 800a130:	93c9db65 	.word	0x93c9db65
 800a134:	3fcd864a 	.word	0x3fcd864a
 800a138:	a91d4101 	.word	0xa91d4101
 800a13c:	3fd17460 	.word	0x3fd17460
 800a140:	518f264d 	.word	0x518f264d
 800a144:	3fd55555 	.word	0x3fd55555
 800a148:	db6fabff 	.word	0xdb6fabff
 800a14c:	3fdb6db6 	.word	0x3fdb6db6
 800a150:	33333303 	.word	0x33333303
 800a154:	3fe33333 	.word	0x3fe33333
 800a158:	e0000000 	.word	0xe0000000
 800a15c:	3feec709 	.word	0x3feec709
 800a160:	dc3a03fd 	.word	0xdc3a03fd
 800a164:	3feec709 	.word	0x3feec709
 800a168:	145b01f5 	.word	0x145b01f5
 800a16c:	be3e2fe0 	.word	0xbe3e2fe0
 800a170:	7ff00000 	.word	0x7ff00000
 800a174:	43400000 	.word	0x43400000
 800a178:	0003988e 	.word	0x0003988e
 800a17c:	000bb679 	.word	0x000bb679
 800a180:	08030328 	.word	0x08030328
 800a184:	3ff00000 	.word	0x3ff00000
 800a188:	40080000 	.word	0x40080000
 800a18c:	08030308 	.word	0x08030308
 800a190:	08030318 	.word	0x08030318
 800a194:	4602      	mov	r2, r0
 800a196:	460b      	mov	r3, r1
 800a198:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a19c:	e5d6      	b.n	8009d4c <__ieee754_pow+0x35c>
 800a19e:	f04f 0a01 	mov.w	sl, #1
 800a1a2:	e65e      	b.n	8009e62 <__ieee754_pow+0x472>
 800a1a4:	a3b5      	add	r3, pc, #724	@ (adr r3, 800a47c <__ieee754_pow+0xa8c>)
 800a1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1aa:	4630      	mov	r0, r6
 800a1ac:	4639      	mov	r1, r7
 800a1ae:	f7f6 f88d 	bl	80002cc <__adddf3>
 800a1b2:	4642      	mov	r2, r8
 800a1b4:	e9cd 0100 	strd	r0, r1, [sp]
 800a1b8:	464b      	mov	r3, r9
 800a1ba:	4620      	mov	r0, r4
 800a1bc:	4629      	mov	r1, r5
 800a1be:	f7f6 f883 	bl	80002c8 <__aeabi_dsub>
 800a1c2:	4602      	mov	r2, r0
 800a1c4:	460b      	mov	r3, r1
 800a1c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a1ca:	f7f6 fcc5 	bl	8000b58 <__aeabi_dcmpgt>
 800a1ce:	2800      	cmp	r0, #0
 800a1d0:	f47f adfe 	bne.w	8009dd0 <__ieee754_pow+0x3e0>
 800a1d4:	4ba2      	ldr	r3, [pc, #648]	@ (800a460 <__ieee754_pow+0xa70>)
 800a1d6:	e022      	b.n	800a21e <__ieee754_pow+0x82e>
 800a1d8:	4ca2      	ldr	r4, [pc, #648]	@ (800a464 <__ieee754_pow+0xa74>)
 800a1da:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a1de:	42a3      	cmp	r3, r4
 800a1e0:	d919      	bls.n	800a216 <__ieee754_pow+0x826>
 800a1e2:	4ba1      	ldr	r3, [pc, #644]	@ (800a468 <__ieee754_pow+0xa78>)
 800a1e4:	440b      	add	r3, r1
 800a1e6:	4303      	orrs	r3, r0
 800a1e8:	d009      	beq.n	800a1fe <__ieee754_pow+0x80e>
 800a1ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	f7f6 fc93 	bl	8000b1c <__aeabi_dcmplt>
 800a1f6:	3800      	subs	r0, #0
 800a1f8:	bf18      	it	ne
 800a1fa:	2001      	movne	r0, #1
 800a1fc:	e512      	b.n	8009c24 <__ieee754_pow+0x234>
 800a1fe:	4642      	mov	r2, r8
 800a200:	464b      	mov	r3, r9
 800a202:	f7f6 f861 	bl	80002c8 <__aeabi_dsub>
 800a206:	4632      	mov	r2, r6
 800a208:	463b      	mov	r3, r7
 800a20a:	f7f6 fc9b 	bl	8000b44 <__aeabi_dcmpge>
 800a20e:	2800      	cmp	r0, #0
 800a210:	d1eb      	bne.n	800a1ea <__ieee754_pow+0x7fa>
 800a212:	4b96      	ldr	r3, [pc, #600]	@ (800a46c <__ieee754_pow+0xa7c>)
 800a214:	e003      	b.n	800a21e <__ieee754_pow+0x82e>
 800a216:	4a96      	ldr	r2, [pc, #600]	@ (800a470 <__ieee754_pow+0xa80>)
 800a218:	4293      	cmp	r3, r2
 800a21a:	f240 80e7 	bls.w	800a3ec <__ieee754_pow+0x9fc>
 800a21e:	151b      	asrs	r3, r3, #20
 800a220:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800a224:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800a228:	fa4a fa03 	asr.w	sl, sl, r3
 800a22c:	44da      	add	sl, fp
 800a22e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a232:	4890      	ldr	r0, [pc, #576]	@ (800a474 <__ieee754_pow+0xa84>)
 800a234:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800a238:	4108      	asrs	r0, r1
 800a23a:	ea00 030a 	and.w	r3, r0, sl
 800a23e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a242:	f1c1 0114 	rsb	r1, r1, #20
 800a246:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800a24a:	fa4a fa01 	asr.w	sl, sl, r1
 800a24e:	f1bb 0f00 	cmp.w	fp, #0
 800a252:	4640      	mov	r0, r8
 800a254:	4649      	mov	r1, r9
 800a256:	f04f 0200 	mov.w	r2, #0
 800a25a:	bfb8      	it	lt
 800a25c:	f1ca 0a00 	rsblt	sl, sl, #0
 800a260:	f7f6 f832 	bl	80002c8 <__aeabi_dsub>
 800a264:	4680      	mov	r8, r0
 800a266:	4689      	mov	r9, r1
 800a268:	4632      	mov	r2, r6
 800a26a:	463b      	mov	r3, r7
 800a26c:	4640      	mov	r0, r8
 800a26e:	4649      	mov	r1, r9
 800a270:	f7f6 f82c 	bl	80002cc <__adddf3>
 800a274:	2400      	movs	r4, #0
 800a276:	a36a      	add	r3, pc, #424	@ (adr r3, 800a420 <__ieee754_pow+0xa30>)
 800a278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a27c:	4620      	mov	r0, r4
 800a27e:	460d      	mov	r5, r1
 800a280:	f7f6 f9da 	bl	8000638 <__aeabi_dmul>
 800a284:	4642      	mov	r2, r8
 800a286:	e9cd 0100 	strd	r0, r1, [sp]
 800a28a:	464b      	mov	r3, r9
 800a28c:	4620      	mov	r0, r4
 800a28e:	4629      	mov	r1, r5
 800a290:	f7f6 f81a 	bl	80002c8 <__aeabi_dsub>
 800a294:	4602      	mov	r2, r0
 800a296:	460b      	mov	r3, r1
 800a298:	4630      	mov	r0, r6
 800a29a:	4639      	mov	r1, r7
 800a29c:	f7f6 f814 	bl	80002c8 <__aeabi_dsub>
 800a2a0:	a361      	add	r3, pc, #388	@ (adr r3, 800a428 <__ieee754_pow+0xa38>)
 800a2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a6:	f7f6 f9c7 	bl	8000638 <__aeabi_dmul>
 800a2aa:	a361      	add	r3, pc, #388	@ (adr r3, 800a430 <__ieee754_pow+0xa40>)
 800a2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b0:	4680      	mov	r8, r0
 800a2b2:	4689      	mov	r9, r1
 800a2b4:	4620      	mov	r0, r4
 800a2b6:	4629      	mov	r1, r5
 800a2b8:	f7f6 f9be 	bl	8000638 <__aeabi_dmul>
 800a2bc:	4602      	mov	r2, r0
 800a2be:	460b      	mov	r3, r1
 800a2c0:	4640      	mov	r0, r8
 800a2c2:	4649      	mov	r1, r9
 800a2c4:	f7f6 f802 	bl	80002cc <__adddf3>
 800a2c8:	4604      	mov	r4, r0
 800a2ca:	460d      	mov	r5, r1
 800a2cc:	4602      	mov	r2, r0
 800a2ce:	460b      	mov	r3, r1
 800a2d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2d4:	f7f5 fffa 	bl	80002cc <__adddf3>
 800a2d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2dc:	4680      	mov	r8, r0
 800a2de:	4689      	mov	r9, r1
 800a2e0:	f7f5 fff2 	bl	80002c8 <__aeabi_dsub>
 800a2e4:	4602      	mov	r2, r0
 800a2e6:	460b      	mov	r3, r1
 800a2e8:	4620      	mov	r0, r4
 800a2ea:	4629      	mov	r1, r5
 800a2ec:	f7f5 ffec 	bl	80002c8 <__aeabi_dsub>
 800a2f0:	4642      	mov	r2, r8
 800a2f2:	4606      	mov	r6, r0
 800a2f4:	460f      	mov	r7, r1
 800a2f6:	464b      	mov	r3, r9
 800a2f8:	4640      	mov	r0, r8
 800a2fa:	4649      	mov	r1, r9
 800a2fc:	f7f6 f99c 	bl	8000638 <__aeabi_dmul>
 800a300:	a34d      	add	r3, pc, #308	@ (adr r3, 800a438 <__ieee754_pow+0xa48>)
 800a302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a306:	4604      	mov	r4, r0
 800a308:	460d      	mov	r5, r1
 800a30a:	f7f6 f995 	bl	8000638 <__aeabi_dmul>
 800a30e:	a34c      	add	r3, pc, #304	@ (adr r3, 800a440 <__ieee754_pow+0xa50>)
 800a310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a314:	f7f5 ffd8 	bl	80002c8 <__aeabi_dsub>
 800a318:	4622      	mov	r2, r4
 800a31a:	462b      	mov	r3, r5
 800a31c:	f7f6 f98c 	bl	8000638 <__aeabi_dmul>
 800a320:	a349      	add	r3, pc, #292	@ (adr r3, 800a448 <__ieee754_pow+0xa58>)
 800a322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a326:	f7f5 ffd1 	bl	80002cc <__adddf3>
 800a32a:	4622      	mov	r2, r4
 800a32c:	462b      	mov	r3, r5
 800a32e:	f7f6 f983 	bl	8000638 <__aeabi_dmul>
 800a332:	a347      	add	r3, pc, #284	@ (adr r3, 800a450 <__ieee754_pow+0xa60>)
 800a334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a338:	f7f5 ffc6 	bl	80002c8 <__aeabi_dsub>
 800a33c:	4622      	mov	r2, r4
 800a33e:	462b      	mov	r3, r5
 800a340:	f7f6 f97a 	bl	8000638 <__aeabi_dmul>
 800a344:	a344      	add	r3, pc, #272	@ (adr r3, 800a458 <__ieee754_pow+0xa68>)
 800a346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a34a:	f7f5 ffbf 	bl	80002cc <__adddf3>
 800a34e:	4622      	mov	r2, r4
 800a350:	462b      	mov	r3, r5
 800a352:	f7f6 f971 	bl	8000638 <__aeabi_dmul>
 800a356:	4602      	mov	r2, r0
 800a358:	460b      	mov	r3, r1
 800a35a:	4640      	mov	r0, r8
 800a35c:	4649      	mov	r1, r9
 800a35e:	f7f5 ffb3 	bl	80002c8 <__aeabi_dsub>
 800a362:	4604      	mov	r4, r0
 800a364:	460d      	mov	r5, r1
 800a366:	4602      	mov	r2, r0
 800a368:	460b      	mov	r3, r1
 800a36a:	4640      	mov	r0, r8
 800a36c:	4649      	mov	r1, r9
 800a36e:	f7f6 f963 	bl	8000638 <__aeabi_dmul>
 800a372:	2200      	movs	r2, #0
 800a374:	e9cd 0100 	strd	r0, r1, [sp]
 800a378:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a37c:	4620      	mov	r0, r4
 800a37e:	4629      	mov	r1, r5
 800a380:	f7f5 ffa2 	bl	80002c8 <__aeabi_dsub>
 800a384:	4602      	mov	r2, r0
 800a386:	460b      	mov	r3, r1
 800a388:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a38c:	f7f6 fa7e 	bl	800088c <__aeabi_ddiv>
 800a390:	4632      	mov	r2, r6
 800a392:	4604      	mov	r4, r0
 800a394:	460d      	mov	r5, r1
 800a396:	463b      	mov	r3, r7
 800a398:	4640      	mov	r0, r8
 800a39a:	4649      	mov	r1, r9
 800a39c:	f7f6 f94c 	bl	8000638 <__aeabi_dmul>
 800a3a0:	4632      	mov	r2, r6
 800a3a2:	463b      	mov	r3, r7
 800a3a4:	f7f5 ff92 	bl	80002cc <__adddf3>
 800a3a8:	4602      	mov	r2, r0
 800a3aa:	460b      	mov	r3, r1
 800a3ac:	4620      	mov	r0, r4
 800a3ae:	4629      	mov	r1, r5
 800a3b0:	f7f5 ff8a 	bl	80002c8 <__aeabi_dsub>
 800a3b4:	4642      	mov	r2, r8
 800a3b6:	464b      	mov	r3, r9
 800a3b8:	f7f5 ff86 	bl	80002c8 <__aeabi_dsub>
 800a3bc:	460b      	mov	r3, r1
 800a3be:	4602      	mov	r2, r0
 800a3c0:	492d      	ldr	r1, [pc, #180]	@ (800a478 <__ieee754_pow+0xa88>)
 800a3c2:	2000      	movs	r0, #0
 800a3c4:	f7f5 ff80 	bl	80002c8 <__aeabi_dsub>
 800a3c8:	ec41 0b10 	vmov	d0, r0, r1
 800a3cc:	ee10 3a90 	vmov	r3, s1
 800a3d0:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a3d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a3d8:	da0b      	bge.n	800a3f2 <__ieee754_pow+0xa02>
 800a3da:	4650      	mov	r0, sl
 800a3dc:	f000 f85c 	bl	800a498 <scalbn>
 800a3e0:	ec51 0b10 	vmov	r0, r1, d0
 800a3e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a3e8:	f7ff bb6d 	b.w	8009ac6 <__ieee754_pow+0xd6>
 800a3ec:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a3f0:	e73a      	b.n	800a268 <__ieee754_pow+0x878>
 800a3f2:	ec51 0b10 	vmov	r0, r1, d0
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	e7f4      	b.n	800a3e4 <__ieee754_pow+0x9f4>
 800a3fa:	491f      	ldr	r1, [pc, #124]	@ (800a478 <__ieee754_pow+0xa88>)
 800a3fc:	2000      	movs	r0, #0
 800a3fe:	f7ff bb14 	b.w	8009a2a <__ieee754_pow+0x3a>
 800a402:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a406:	f7ff bb10 	b.w	8009a2a <__ieee754_pow+0x3a>
 800a40a:	4630      	mov	r0, r6
 800a40c:	4639      	mov	r1, r7
 800a40e:	f7ff bb0c 	b.w	8009a2a <__ieee754_pow+0x3a>
 800a412:	460c      	mov	r4, r1
 800a414:	f7ff bb69 	b.w	8009aea <__ieee754_pow+0xfa>
 800a418:	2400      	movs	r4, #0
 800a41a:	f7ff bb4b 	b.w	8009ab4 <__ieee754_pow+0xc4>
 800a41e:	bf00      	nop
 800a420:	00000000 	.word	0x00000000
 800a424:	3fe62e43 	.word	0x3fe62e43
 800a428:	fefa39ef 	.word	0xfefa39ef
 800a42c:	3fe62e42 	.word	0x3fe62e42
 800a430:	0ca86c39 	.word	0x0ca86c39
 800a434:	be205c61 	.word	0xbe205c61
 800a438:	72bea4d0 	.word	0x72bea4d0
 800a43c:	3e663769 	.word	0x3e663769
 800a440:	c5d26bf1 	.word	0xc5d26bf1
 800a444:	3ebbbd41 	.word	0x3ebbbd41
 800a448:	af25de2c 	.word	0xaf25de2c
 800a44c:	3f11566a 	.word	0x3f11566a
 800a450:	16bebd93 	.word	0x16bebd93
 800a454:	3f66c16c 	.word	0x3f66c16c
 800a458:	5555553e 	.word	0x5555553e
 800a45c:	3fc55555 	.word	0x3fc55555
 800a460:	40900000 	.word	0x40900000
 800a464:	4090cbff 	.word	0x4090cbff
 800a468:	3f6f3400 	.word	0x3f6f3400
 800a46c:	4090cc00 	.word	0x4090cc00
 800a470:	3fe00000 	.word	0x3fe00000
 800a474:	fff00000 	.word	0xfff00000
 800a478:	3ff00000 	.word	0x3ff00000
 800a47c:	652b82fe 	.word	0x652b82fe
 800a480:	3c971547 	.word	0x3c971547

0800a484 <fabs>:
 800a484:	ec51 0b10 	vmov	r0, r1, d0
 800a488:	4602      	mov	r2, r0
 800a48a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a48e:	ec43 2b10 	vmov	d0, r2, r3
 800a492:	4770      	bx	lr
 800a494:	0000      	movs	r0, r0
	...

0800a498 <scalbn>:
 800a498:	b570      	push	{r4, r5, r6, lr}
 800a49a:	ec55 4b10 	vmov	r4, r5, d0
 800a49e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800a4a2:	4606      	mov	r6, r0
 800a4a4:	462b      	mov	r3, r5
 800a4a6:	b991      	cbnz	r1, 800a4ce <scalbn+0x36>
 800a4a8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800a4ac:	4323      	orrs	r3, r4
 800a4ae:	d03b      	beq.n	800a528 <scalbn+0x90>
 800a4b0:	4b33      	ldr	r3, [pc, #204]	@ (800a580 <scalbn+0xe8>)
 800a4b2:	4620      	mov	r0, r4
 800a4b4:	4629      	mov	r1, r5
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	f7f6 f8be 	bl	8000638 <__aeabi_dmul>
 800a4bc:	4b31      	ldr	r3, [pc, #196]	@ (800a584 <scalbn+0xec>)
 800a4be:	429e      	cmp	r6, r3
 800a4c0:	4604      	mov	r4, r0
 800a4c2:	460d      	mov	r5, r1
 800a4c4:	da0f      	bge.n	800a4e6 <scalbn+0x4e>
 800a4c6:	a326      	add	r3, pc, #152	@ (adr r3, 800a560 <scalbn+0xc8>)
 800a4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4cc:	e01e      	b.n	800a50c <scalbn+0x74>
 800a4ce:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800a4d2:	4291      	cmp	r1, r2
 800a4d4:	d10b      	bne.n	800a4ee <scalbn+0x56>
 800a4d6:	4622      	mov	r2, r4
 800a4d8:	4620      	mov	r0, r4
 800a4da:	4629      	mov	r1, r5
 800a4dc:	f7f5 fef6 	bl	80002cc <__adddf3>
 800a4e0:	4604      	mov	r4, r0
 800a4e2:	460d      	mov	r5, r1
 800a4e4:	e020      	b.n	800a528 <scalbn+0x90>
 800a4e6:	460b      	mov	r3, r1
 800a4e8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800a4ec:	3936      	subs	r1, #54	@ 0x36
 800a4ee:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800a4f2:	4296      	cmp	r6, r2
 800a4f4:	dd0d      	ble.n	800a512 <scalbn+0x7a>
 800a4f6:	2d00      	cmp	r5, #0
 800a4f8:	a11b      	add	r1, pc, #108	@ (adr r1, 800a568 <scalbn+0xd0>)
 800a4fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4fe:	da02      	bge.n	800a506 <scalbn+0x6e>
 800a500:	a11b      	add	r1, pc, #108	@ (adr r1, 800a570 <scalbn+0xd8>)
 800a502:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a506:	a318      	add	r3, pc, #96	@ (adr r3, 800a568 <scalbn+0xd0>)
 800a508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a50c:	f7f6 f894 	bl	8000638 <__aeabi_dmul>
 800a510:	e7e6      	b.n	800a4e0 <scalbn+0x48>
 800a512:	1872      	adds	r2, r6, r1
 800a514:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800a518:	428a      	cmp	r2, r1
 800a51a:	dcec      	bgt.n	800a4f6 <scalbn+0x5e>
 800a51c:	2a00      	cmp	r2, #0
 800a51e:	dd06      	ble.n	800a52e <scalbn+0x96>
 800a520:	f36f 531e 	bfc	r3, #20, #11
 800a524:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a528:	ec45 4b10 	vmov	d0, r4, r5
 800a52c:	bd70      	pop	{r4, r5, r6, pc}
 800a52e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800a532:	da08      	bge.n	800a546 <scalbn+0xae>
 800a534:	2d00      	cmp	r5, #0
 800a536:	a10a      	add	r1, pc, #40	@ (adr r1, 800a560 <scalbn+0xc8>)
 800a538:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a53c:	dac3      	bge.n	800a4c6 <scalbn+0x2e>
 800a53e:	a10e      	add	r1, pc, #56	@ (adr r1, 800a578 <scalbn+0xe0>)
 800a540:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a544:	e7bf      	b.n	800a4c6 <scalbn+0x2e>
 800a546:	3236      	adds	r2, #54	@ 0x36
 800a548:	f36f 531e 	bfc	r3, #20, #11
 800a54c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a550:	4620      	mov	r0, r4
 800a552:	4b0d      	ldr	r3, [pc, #52]	@ (800a588 <scalbn+0xf0>)
 800a554:	4629      	mov	r1, r5
 800a556:	2200      	movs	r2, #0
 800a558:	e7d8      	b.n	800a50c <scalbn+0x74>
 800a55a:	bf00      	nop
 800a55c:	f3af 8000 	nop.w
 800a560:	c2f8f359 	.word	0xc2f8f359
 800a564:	01a56e1f 	.word	0x01a56e1f
 800a568:	8800759c 	.word	0x8800759c
 800a56c:	7e37e43c 	.word	0x7e37e43c
 800a570:	8800759c 	.word	0x8800759c
 800a574:	fe37e43c 	.word	0xfe37e43c
 800a578:	c2f8f359 	.word	0xc2f8f359
 800a57c:	81a56e1f 	.word	0x81a56e1f
 800a580:	43500000 	.word	0x43500000
 800a584:	ffff3cb0 	.word	0xffff3cb0
 800a588:	3c900000 	.word	0x3c900000

0800a58c <with_errno>:
 800a58c:	b510      	push	{r4, lr}
 800a58e:	ed2d 8b02 	vpush	{d8}
 800a592:	eeb0 8a40 	vmov.f32	s16, s0
 800a596:	eef0 8a60 	vmov.f32	s17, s1
 800a59a:	4604      	mov	r4, r0
 800a59c:	f7fe fd36 	bl	800900c <__errno>
 800a5a0:	eeb0 0a48 	vmov.f32	s0, s16
 800a5a4:	eef0 0a68 	vmov.f32	s1, s17
 800a5a8:	ecbd 8b02 	vpop	{d8}
 800a5ac:	6004      	str	r4, [r0, #0]
 800a5ae:	bd10      	pop	{r4, pc}

0800a5b0 <xflow>:
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	b507      	push	{r0, r1, r2, lr}
 800a5b4:	ec51 0b10 	vmov	r0, r1, d0
 800a5b8:	b183      	cbz	r3, 800a5dc <xflow+0x2c>
 800a5ba:	4602      	mov	r2, r0
 800a5bc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a5c0:	e9cd 2300 	strd	r2, r3, [sp]
 800a5c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a5c8:	f7f6 f836 	bl	8000638 <__aeabi_dmul>
 800a5cc:	ec41 0b10 	vmov	d0, r0, r1
 800a5d0:	2022      	movs	r0, #34	@ 0x22
 800a5d2:	b003      	add	sp, #12
 800a5d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a5d8:	f7ff bfd8 	b.w	800a58c <with_errno>
 800a5dc:	4602      	mov	r2, r0
 800a5de:	460b      	mov	r3, r1
 800a5e0:	e7ee      	b.n	800a5c0 <xflow+0x10>
 800a5e2:	0000      	movs	r0, r0
 800a5e4:	0000      	movs	r0, r0
	...

0800a5e8 <__math_uflow>:
 800a5e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a5f0 <__math_uflow+0x8>
 800a5ec:	f7ff bfe0 	b.w	800a5b0 <xflow>
 800a5f0:	00000000 	.word	0x00000000
 800a5f4:	10000000 	.word	0x10000000

0800a5f8 <__math_oflow>:
 800a5f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a600 <__math_oflow+0x8>
 800a5fc:	f7ff bfd8 	b.w	800a5b0 <xflow>
 800a600:	00000000 	.word	0x00000000
 800a604:	70000000 	.word	0x70000000

0800a608 <__ieee754_sqrt>:
 800a608:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a60c:	4a66      	ldr	r2, [pc, #408]	@ (800a7a8 <__ieee754_sqrt+0x1a0>)
 800a60e:	ec55 4b10 	vmov	r4, r5, d0
 800a612:	43aa      	bics	r2, r5
 800a614:	462b      	mov	r3, r5
 800a616:	4621      	mov	r1, r4
 800a618:	d110      	bne.n	800a63c <__ieee754_sqrt+0x34>
 800a61a:	4622      	mov	r2, r4
 800a61c:	4620      	mov	r0, r4
 800a61e:	4629      	mov	r1, r5
 800a620:	f7f6 f80a 	bl	8000638 <__aeabi_dmul>
 800a624:	4602      	mov	r2, r0
 800a626:	460b      	mov	r3, r1
 800a628:	4620      	mov	r0, r4
 800a62a:	4629      	mov	r1, r5
 800a62c:	f7f5 fe4e 	bl	80002cc <__adddf3>
 800a630:	4604      	mov	r4, r0
 800a632:	460d      	mov	r5, r1
 800a634:	ec45 4b10 	vmov	d0, r4, r5
 800a638:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a63c:	2d00      	cmp	r5, #0
 800a63e:	dc0e      	bgt.n	800a65e <__ieee754_sqrt+0x56>
 800a640:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a644:	4322      	orrs	r2, r4
 800a646:	d0f5      	beq.n	800a634 <__ieee754_sqrt+0x2c>
 800a648:	b19d      	cbz	r5, 800a672 <__ieee754_sqrt+0x6a>
 800a64a:	4622      	mov	r2, r4
 800a64c:	4620      	mov	r0, r4
 800a64e:	4629      	mov	r1, r5
 800a650:	f7f5 fe3a 	bl	80002c8 <__aeabi_dsub>
 800a654:	4602      	mov	r2, r0
 800a656:	460b      	mov	r3, r1
 800a658:	f7f6 f918 	bl	800088c <__aeabi_ddiv>
 800a65c:	e7e8      	b.n	800a630 <__ieee754_sqrt+0x28>
 800a65e:	152a      	asrs	r2, r5, #20
 800a660:	d115      	bne.n	800a68e <__ieee754_sqrt+0x86>
 800a662:	2000      	movs	r0, #0
 800a664:	e009      	b.n	800a67a <__ieee754_sqrt+0x72>
 800a666:	0acb      	lsrs	r3, r1, #11
 800a668:	3a15      	subs	r2, #21
 800a66a:	0549      	lsls	r1, r1, #21
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d0fa      	beq.n	800a666 <__ieee754_sqrt+0x5e>
 800a670:	e7f7      	b.n	800a662 <__ieee754_sqrt+0x5a>
 800a672:	462a      	mov	r2, r5
 800a674:	e7fa      	b.n	800a66c <__ieee754_sqrt+0x64>
 800a676:	005b      	lsls	r3, r3, #1
 800a678:	3001      	adds	r0, #1
 800a67a:	02dc      	lsls	r4, r3, #11
 800a67c:	d5fb      	bpl.n	800a676 <__ieee754_sqrt+0x6e>
 800a67e:	1e44      	subs	r4, r0, #1
 800a680:	1b12      	subs	r2, r2, r4
 800a682:	f1c0 0420 	rsb	r4, r0, #32
 800a686:	fa21 f404 	lsr.w	r4, r1, r4
 800a68a:	4323      	orrs	r3, r4
 800a68c:	4081      	lsls	r1, r0
 800a68e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a692:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a696:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a69a:	07d2      	lsls	r2, r2, #31
 800a69c:	bf5c      	itt	pl
 800a69e:	005b      	lslpl	r3, r3, #1
 800a6a0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800a6a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a6a8:	bf58      	it	pl
 800a6aa:	0049      	lslpl	r1, r1, #1
 800a6ac:	2600      	movs	r6, #0
 800a6ae:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800a6b2:	107f      	asrs	r7, r7, #1
 800a6b4:	0049      	lsls	r1, r1, #1
 800a6b6:	2016      	movs	r0, #22
 800a6b8:	4632      	mov	r2, r6
 800a6ba:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800a6be:	1915      	adds	r5, r2, r4
 800a6c0:	429d      	cmp	r5, r3
 800a6c2:	bfde      	ittt	le
 800a6c4:	192a      	addle	r2, r5, r4
 800a6c6:	1b5b      	suble	r3, r3, r5
 800a6c8:	1936      	addle	r6, r6, r4
 800a6ca:	0fcd      	lsrs	r5, r1, #31
 800a6cc:	3801      	subs	r0, #1
 800a6ce:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a6d2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a6d6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a6da:	d1f0      	bne.n	800a6be <__ieee754_sqrt+0xb6>
 800a6dc:	4605      	mov	r5, r0
 800a6de:	2420      	movs	r4, #32
 800a6e0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800a6e4:	4293      	cmp	r3, r2
 800a6e6:	eb0c 0e00 	add.w	lr, ip, r0
 800a6ea:	dc02      	bgt.n	800a6f2 <__ieee754_sqrt+0xea>
 800a6ec:	d113      	bne.n	800a716 <__ieee754_sqrt+0x10e>
 800a6ee:	458e      	cmp	lr, r1
 800a6f0:	d811      	bhi.n	800a716 <__ieee754_sqrt+0x10e>
 800a6f2:	f1be 0f00 	cmp.w	lr, #0
 800a6f6:	eb0e 000c 	add.w	r0, lr, ip
 800a6fa:	da3f      	bge.n	800a77c <__ieee754_sqrt+0x174>
 800a6fc:	2800      	cmp	r0, #0
 800a6fe:	db3d      	blt.n	800a77c <__ieee754_sqrt+0x174>
 800a700:	f102 0801 	add.w	r8, r2, #1
 800a704:	1a9b      	subs	r3, r3, r2
 800a706:	458e      	cmp	lr, r1
 800a708:	bf88      	it	hi
 800a70a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a70e:	eba1 010e 	sub.w	r1, r1, lr
 800a712:	4465      	add	r5, ip
 800a714:	4642      	mov	r2, r8
 800a716:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800a71a:	3c01      	subs	r4, #1
 800a71c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800a720:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a724:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a728:	d1dc      	bne.n	800a6e4 <__ieee754_sqrt+0xdc>
 800a72a:	4319      	orrs	r1, r3
 800a72c:	d01b      	beq.n	800a766 <__ieee754_sqrt+0x15e>
 800a72e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800a7ac <__ieee754_sqrt+0x1a4>
 800a732:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800a7b0 <__ieee754_sqrt+0x1a8>
 800a736:	e9da 0100 	ldrd	r0, r1, [sl]
 800a73a:	e9db 2300 	ldrd	r2, r3, [fp]
 800a73e:	f7f5 fdc3 	bl	80002c8 <__aeabi_dsub>
 800a742:	e9da 8900 	ldrd	r8, r9, [sl]
 800a746:	4602      	mov	r2, r0
 800a748:	460b      	mov	r3, r1
 800a74a:	4640      	mov	r0, r8
 800a74c:	4649      	mov	r1, r9
 800a74e:	f7f6 f9ef 	bl	8000b30 <__aeabi_dcmple>
 800a752:	b140      	cbz	r0, 800a766 <__ieee754_sqrt+0x15e>
 800a754:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a758:	e9da 0100 	ldrd	r0, r1, [sl]
 800a75c:	e9db 2300 	ldrd	r2, r3, [fp]
 800a760:	d10e      	bne.n	800a780 <__ieee754_sqrt+0x178>
 800a762:	3601      	adds	r6, #1
 800a764:	4625      	mov	r5, r4
 800a766:	1073      	asrs	r3, r6, #1
 800a768:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800a76c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800a770:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800a774:	086b      	lsrs	r3, r5, #1
 800a776:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800a77a:	e759      	b.n	800a630 <__ieee754_sqrt+0x28>
 800a77c:	4690      	mov	r8, r2
 800a77e:	e7c1      	b.n	800a704 <__ieee754_sqrt+0xfc>
 800a780:	f7f5 fda4 	bl	80002cc <__adddf3>
 800a784:	e9da 8900 	ldrd	r8, r9, [sl]
 800a788:	4602      	mov	r2, r0
 800a78a:	460b      	mov	r3, r1
 800a78c:	4640      	mov	r0, r8
 800a78e:	4649      	mov	r1, r9
 800a790:	f7f6 f9c4 	bl	8000b1c <__aeabi_dcmplt>
 800a794:	b120      	cbz	r0, 800a7a0 <__ieee754_sqrt+0x198>
 800a796:	1cab      	adds	r3, r5, #2
 800a798:	bf08      	it	eq
 800a79a:	3601      	addeq	r6, #1
 800a79c:	3502      	adds	r5, #2
 800a79e:	e7e2      	b.n	800a766 <__ieee754_sqrt+0x15e>
 800a7a0:	1c6b      	adds	r3, r5, #1
 800a7a2:	f023 0501 	bic.w	r5, r3, #1
 800a7a6:	e7de      	b.n	800a766 <__ieee754_sqrt+0x15e>
 800a7a8:	7ff00000 	.word	0x7ff00000
 800a7ac:	08030340 	.word	0x08030340
 800a7b0:	08030338 	.word	0x08030338

0800a7b4 <_init>:
 800a7b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7b6:	bf00      	nop
 800a7b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7ba:	bc08      	pop	{r3}
 800a7bc:	469e      	mov	lr, r3
 800a7be:	4770      	bx	lr

0800a7c0 <_fini>:
 800a7c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7c2:	bf00      	nop
 800a7c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7c6:	bc08      	pop	{r3}
 800a7c8:	469e      	mov	lr, r3
 800a7ca:	4770      	bx	lr
