ARM GAS  /tmp/ccjDR3jm.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_TIM_PeriodElapsedCallback
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_TIM_PeriodElapsedCallback:
  27              	.LVL0:
  28              	.LFB321:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "cmsis_os.h"
  23:Core/Src/main.c **** #include "dma.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** #include "fsmc.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  /tmp/ccjDR3jm.s 			page 2


  30:Core/Src/main.c **** #include "lvgl.h"
  31:Core/Src/main.c **** #include "lvgl_app.h"
  32:Core/Src/main.c **** /* USER CODE END Includes */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** void MX_FREERTOS_Init(void);
  57:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  62:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END 0 */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /**
  67:Core/Src/main.c ****   * @brief  The application entry point.
  68:Core/Src/main.c ****   * @retval int
  69:Core/Src/main.c ****   */
  70:Core/Src/main.c **** int main(void)
  71:Core/Src/main.c **** {
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  73:Core/Src/main.c ****   
  74:Core/Src/main.c ****   /* USER CODE END 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  79:Core/Src/main.c ****   HAL_Init();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Configure the system clock */
  86:Core/Src/main.c ****   SystemClock_Config();
ARM GAS  /tmp/ccjDR3jm.s 			page 3


  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END SysInit */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Initialize all configured peripherals */
  93:Core/Src/main.c ****   MX_GPIO_Init();
  94:Core/Src/main.c ****   MX_DMA_Init();
  95:Core/Src/main.c ****   MX_USART1_UART_Init();
  96:Core/Src/main.c ****   MX_FSMC_Init();
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   //osThreadDef(counter, LCD_COUNTER, osPriorityNormal, 0, 2048);
 100:Core/Src/main.c ****   //Task2Handle = osThreadCreate(osThread(counter), NULL);
 101:Core/Src/main.c ****   /* USER CODE END 2 */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Call init function for freertos objects (in freertos.c) */
 104:Core/Src/main.c ****   MX_FREERTOS_Init();
 105:Core/Src/main.c ****   /* Start scheduler */
 106:Core/Src/main.c ****   osKernelStart();
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 109:Core/Src/main.c ****   /* Infinite loop */
 110:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 111:Core/Src/main.c ****   while (1)
 112:Core/Src/main.c ****   {
 113:Core/Src/main.c ****     
 114:Core/Src/main.c ****     /* USER CODE END WHILE */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 117:Core/Src/main.c ****   }
 118:Core/Src/main.c ****   /* USER CODE END 3 */
 119:Core/Src/main.c **** }
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** /**
 122:Core/Src/main.c ****   * @brief System Clock Configuration
 123:Core/Src/main.c ****   * @retval None
 124:Core/Src/main.c ****   */
 125:Core/Src/main.c **** void SystemClock_Config(void)
 126:Core/Src/main.c **** {
 127:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 128:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 131:Core/Src/main.c ****   */
 132:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 133:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 134:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 135:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 136:Core/Src/main.c ****   */
 137:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
ARM GAS  /tmp/ccjDR3jm.s 			page 4


 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 146:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 147:Core/Src/main.c ****   {
 148:Core/Src/main.c ****     Error_Handler();
 149:Core/Src/main.c ****   }
 150:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 153:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 160:Core/Src/main.c ****   {
 161:Core/Src/main.c ****     Error_Handler();
 162:Core/Src/main.c ****   }
 163:Core/Src/main.c **** }
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** /* USER CODE END 4 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****  /**
 170:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 171:Core/Src/main.c ****   * @note   This function is called  when TIM14 interrupt took place, inside
 172:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 173:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 174:Core/Src/main.c ****   * @param  htim : TIM handle
 175:Core/Src/main.c ****   * @retval None
 176:Core/Src/main.c ****   */
 177:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 178:Core/Src/main.c **** {
  30              		.loc 1 178 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 178 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
 179:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 182:Core/Src/main.c ****   if (htim->Instance == TIM14) {
  40              		.loc 1 182 3 is_stmt 1 view .LVU2
  41              		.loc 1 182 11 is_stmt 0 view .LVU3
  42 0002 0268     		ldr	r2, [r0]
  43              		.loc 1 182 6 view .LVU4
  44 0004 034B     		ldr	r3, .L5
  45 0006 9A42     		cmp	r2, r3
  46 0008 00D0     		beq	.L4
  47              	.LVL1:
ARM GAS  /tmp/ccjDR3jm.s 			page 5


  48              	.L1:
 183:Core/Src/main.c ****     HAL_IncTick();
 184:Core/Src/main.c ****   }
 185:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 188:Core/Src/main.c **** }
  49              		.loc 1 188 1 view .LVU5
  50 000a 08BD     		pop	{r3, pc}
  51              	.LVL2:
  52              	.L4:
 183:Core/Src/main.c ****     HAL_IncTick();
  53              		.loc 1 183 5 is_stmt 1 view .LVU6
  54 000c FFF7FEFF 		bl	HAL_IncTick
  55              	.LVL3:
  56              		.loc 1 188 1 is_stmt 0 view .LVU7
  57 0010 FBE7     		b	.L1
  58              	.L6:
  59 0012 00BF     		.align	2
  60              	.L5:
  61 0014 00200040 		.word	1073750016
  62              		.cfi_endproc
  63              	.LFE321:
  65              		.section	.text.Error_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	Error_Handler
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu fpv4-sp-d16
  73              	Error_Handler:
  74              	.LFB322:
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** /**
 191:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 192:Core/Src/main.c ****   * @retval None
 193:Core/Src/main.c ****   */
 194:Core/Src/main.c **** void Error_Handler(void)
 195:Core/Src/main.c **** {
  75              		.loc 1 195 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ Volatile: function does not return.
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
 196:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 197:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 198:Core/Src/main.c ****   __disable_irq();
  81              		.loc 1 198 3 view .LVU9
  82              	.LBB4:
  83              	.LBI4:
  84              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
ARM GAS  /tmp/ccjDR3jm.s 			page 6


   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  /tmp/ccjDR3jm.s 			page 7


  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  /tmp/ccjDR3jm.s 			page 8


 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  85              		.loc 2 140 27 view .LVU10
  86              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  87              		.loc 2 142 3 view .LVU11
  88              		.syntax unified
  89              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  90 0000 72B6     		cpsid i
  91              	@ 0 "" 2
  92              		.thumb
  93              		.syntax unified
  94              	.L8:
  95              	.LBE5:
  96              	.LBE4:
 199:Core/Src/main.c ****   while (1)
  97              		.loc 1 199 3 discriminator 1 view .LVU12
 200:Core/Src/main.c ****   {
 201:Core/Src/main.c ****   }
  98              		.loc 1 201 3 discriminator 1 view .LVU13
 199:Core/Src/main.c ****   while (1)
  99              		.loc 1 199 9 discriminator 1 view .LVU14
 100 0002 FEE7     		b	.L8
 101              		.cfi_endproc
 102              	.LFE322:
 104              		.section	.text.SystemClock_Config,"ax",%progbits
 105              		.align	1
 106              		.global	SystemClock_Config
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 110              		.fpu fpv4-sp-d16
 112              	SystemClock_Config:
 113              	.LFB320:
 126:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 114              		.loc 1 126 1 view -0
 115              		.cfi_startproc
ARM GAS  /tmp/ccjDR3jm.s 			page 9


 116              		@ args = 0, pretend = 0, frame = 80
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118 0000 00B5     		push	{lr}
 119              	.LCFI1:
 120              		.cfi_def_cfa_offset 4
 121              		.cfi_offset 14, -4
 122 0002 95B0     		sub	sp, sp, #84
 123              	.LCFI2:
 124              		.cfi_def_cfa_offset 88
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 125              		.loc 1 127 3 view .LVU16
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 126              		.loc 1 127 22 is_stmt 0 view .LVU17
 127 0004 3022     		movs	r2, #48
 128 0006 0021     		movs	r1, #0
 129 0008 08A8     		add	r0, sp, #32
 130 000a FFF7FEFF 		bl	memset
 131              	.LVL4:
 128:Core/Src/main.c **** 
 132              		.loc 1 128 3 is_stmt 1 view .LVU18
 128:Core/Src/main.c **** 
 133              		.loc 1 128 22 is_stmt 0 view .LVU19
 134 000e 0023     		movs	r3, #0
 135 0010 0393     		str	r3, [sp, #12]
 136 0012 0493     		str	r3, [sp, #16]
 137 0014 0593     		str	r3, [sp, #20]
 138 0016 0693     		str	r3, [sp, #24]
 139 0018 0793     		str	r3, [sp, #28]
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 140              		.loc 1 132 3 is_stmt 1 view .LVU20
 141              	.LBB6:
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 142              		.loc 1 132 3 view .LVU21
 143 001a 0193     		str	r3, [sp, #4]
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 144              		.loc 1 132 3 view .LVU22
 145 001c 1F4A     		ldr	r2, .L15
 146 001e 116C     		ldr	r1, [r2, #64]
 147 0020 41F08051 		orr	r1, r1, #268435456
 148 0024 1164     		str	r1, [r2, #64]
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 149              		.loc 1 132 3 view .LVU23
 150 0026 126C     		ldr	r2, [r2, #64]
 151 0028 02F08052 		and	r2, r2, #268435456
 152 002c 0192     		str	r2, [sp, #4]
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 153              		.loc 1 132 3 view .LVU24
 154 002e 019A     		ldr	r2, [sp, #4]
 155              	.LBE6:
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 156              		.loc 1 132 3 view .LVU25
 133:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 157              		.loc 1 133 3 view .LVU26
 158              	.LBB7:
 133:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 159              		.loc 1 133 3 view .LVU27
 160 0030 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/ccjDR3jm.s 			page 10


 133:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 161              		.loc 1 133 3 view .LVU28
 162 0032 1B4A     		ldr	r2, .L15+4
 163 0034 1168     		ldr	r1, [r2]
 164 0036 41F48041 		orr	r1, r1, #16384
 165 003a 1160     		str	r1, [r2]
 133:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 166              		.loc 1 133 3 view .LVU29
 167 003c 1268     		ldr	r2, [r2]
 168 003e 02F48042 		and	r2, r2, #16384
 169 0042 0292     		str	r2, [sp, #8]
 133:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 170              		.loc 1 133 3 view .LVU30
 171 0044 029A     		ldr	r2, [sp, #8]
 172              	.LBE7:
 133:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 173              		.loc 1 133 3 view .LVU31
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 174              		.loc 1 137 3 view .LVU32
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 175              		.loc 1 137 36 is_stmt 0 view .LVU33
 176 0046 0222     		movs	r2, #2
 177 0048 0892     		str	r2, [sp, #32]
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 178              		.loc 1 138 3 is_stmt 1 view .LVU34
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 179              		.loc 1 138 30 is_stmt 0 view .LVU35
 180 004a 0121     		movs	r1, #1
 181 004c 0B91     		str	r1, [sp, #44]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 182              		.loc 1 139 3 is_stmt 1 view .LVU36
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 183              		.loc 1 139 41 is_stmt 0 view .LVU37
 184 004e 1021     		movs	r1, #16
 185 0050 0C91     		str	r1, [sp, #48]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 186              		.loc 1 140 3 is_stmt 1 view .LVU38
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 187              		.loc 1 140 34 is_stmt 0 view .LVU39
 188 0052 0E92     		str	r2, [sp, #56]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 189              		.loc 1 141 3 is_stmt 1 view .LVU40
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 190              		.loc 1 141 35 is_stmt 0 view .LVU41
 191 0054 0F93     		str	r3, [sp, #60]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 192              		.loc 1 142 3 is_stmt 1 view .LVU42
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 193              		.loc 1 142 30 is_stmt 0 view .LVU43
 194 0056 0823     		movs	r3, #8
 195 0058 1093     		str	r3, [sp, #64]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 196              		.loc 1 143 3 is_stmt 1 view .LVU44
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 197              		.loc 1 143 30 is_stmt 0 view .LVU45
 198 005a A823     		movs	r3, #168
 199 005c 1193     		str	r3, [sp, #68]
ARM GAS  /tmp/ccjDR3jm.s 			page 11


 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 200              		.loc 1 144 3 is_stmt 1 view .LVU46
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 201              		.loc 1 144 30 is_stmt 0 view .LVU47
 202 005e 1292     		str	r2, [sp, #72]
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 203              		.loc 1 145 3 is_stmt 1 view .LVU48
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 204              		.loc 1 145 30 is_stmt 0 view .LVU49
 205 0060 0423     		movs	r3, #4
 206 0062 1393     		str	r3, [sp, #76]
 146:Core/Src/main.c ****   {
 207              		.loc 1 146 3 is_stmt 1 view .LVU50
 146:Core/Src/main.c ****   {
 208              		.loc 1 146 7 is_stmt 0 view .LVU51
 209 0064 08A8     		add	r0, sp, #32
 210 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 211              	.LVL5:
 146:Core/Src/main.c ****   {
 212              		.loc 1 146 6 view .LVU52
 213 006a 98B9     		cbnz	r0, .L13
 152:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 214              		.loc 1 152 3 is_stmt 1 view .LVU53
 152:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 215              		.loc 1 152 31 is_stmt 0 view .LVU54
 216 006c 0F23     		movs	r3, #15
 217 006e 0393     		str	r3, [sp, #12]
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 218              		.loc 1 154 3 is_stmt 1 view .LVU55
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 219              		.loc 1 154 34 is_stmt 0 view .LVU56
 220 0070 0223     		movs	r3, #2
 221 0072 0493     		str	r3, [sp, #16]
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 222              		.loc 1 155 3 is_stmt 1 view .LVU57
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 223              		.loc 1 155 35 is_stmt 0 view .LVU58
 224 0074 0023     		movs	r3, #0
 225 0076 0593     		str	r3, [sp, #20]
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 226              		.loc 1 156 3 is_stmt 1 view .LVU59
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 227              		.loc 1 156 36 is_stmt 0 view .LVU60
 228 0078 4FF4A053 		mov	r3, #5120
 229 007c 0693     		str	r3, [sp, #24]
 157:Core/Src/main.c **** 
 230              		.loc 1 157 3 is_stmt 1 view .LVU61
 157:Core/Src/main.c **** 
 231              		.loc 1 157 36 is_stmt 0 view .LVU62
 232 007e 4FF48053 		mov	r3, #4096
 233 0082 0793     		str	r3, [sp, #28]
 159:Core/Src/main.c ****   {
 234              		.loc 1 159 3 is_stmt 1 view .LVU63
 159:Core/Src/main.c ****   {
 235              		.loc 1 159 7 is_stmt 0 view .LVU64
 236 0084 0521     		movs	r1, #5
 237 0086 03A8     		add	r0, sp, #12
ARM GAS  /tmp/ccjDR3jm.s 			page 12


 238 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 239              	.LVL6:
 159:Core/Src/main.c ****   {
 240              		.loc 1 159 6 view .LVU65
 241 008c 20B9     		cbnz	r0, .L14
 163:Core/Src/main.c **** 
 242              		.loc 1 163 1 view .LVU66
 243 008e 15B0     		add	sp, sp, #84
 244              	.LCFI3:
 245              		.cfi_remember_state
 246              		.cfi_def_cfa_offset 4
 247              		@ sp needed
 248 0090 5DF804FB 		ldr	pc, [sp], #4
 249              	.L13:
 250              	.LCFI4:
 251              		.cfi_restore_state
 148:Core/Src/main.c ****   }
 252              		.loc 1 148 5 is_stmt 1 view .LVU67
 253 0094 FFF7FEFF 		bl	Error_Handler
 254              	.LVL7:
 255              	.L14:
 161:Core/Src/main.c ****   }
 256              		.loc 1 161 5 view .LVU68
 257 0098 FFF7FEFF 		bl	Error_Handler
 258              	.LVL8:
 259              	.L16:
 260              		.align	2
 261              	.L15:
 262 009c 00380240 		.word	1073887232
 263 00a0 00700040 		.word	1073770496
 264              		.cfi_endproc
 265              	.LFE320:
 267              		.section	.text.main,"ax",%progbits
 268              		.align	1
 269              		.global	main
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu fpv4-sp-d16
 275              	main:
 276              	.LFB319:
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 277              		.loc 1 71 1 view -0
 278              		.cfi_startproc
 279              		@ Volatile: function does not return.
 280              		@ args = 0, pretend = 0, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282 0000 08B5     		push	{r3, lr}
 283              	.LCFI5:
 284              		.cfi_def_cfa_offset 8
 285              		.cfi_offset 3, -8
 286              		.cfi_offset 14, -4
  79:Core/Src/main.c **** 
 287              		.loc 1 79 3 view .LVU70
 288 0002 FFF7FEFF 		bl	HAL_Init
 289              	.LVL9:
  86:Core/Src/main.c **** 
ARM GAS  /tmp/ccjDR3jm.s 			page 13


 290              		.loc 1 86 3 view .LVU71
 291 0006 FFF7FEFF 		bl	SystemClock_Config
 292              	.LVL10:
  93:Core/Src/main.c ****   MX_DMA_Init();
 293              		.loc 1 93 3 view .LVU72
 294 000a FFF7FEFF 		bl	MX_GPIO_Init
 295              	.LVL11:
  94:Core/Src/main.c ****   MX_USART1_UART_Init();
 296              		.loc 1 94 3 view .LVU73
 297 000e FFF7FEFF 		bl	MX_DMA_Init
 298              	.LVL12:
  95:Core/Src/main.c ****   MX_FSMC_Init();
 299              		.loc 1 95 3 view .LVU74
 300 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
 301              	.LVL13:
  96:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 302              		.loc 1 96 3 view .LVU75
 303 0016 FFF7FEFF 		bl	MX_FSMC_Init
 304              	.LVL14:
 104:Core/Src/main.c ****   /* Start scheduler */
 305              		.loc 1 104 3 view .LVU76
 306 001a FFF7FEFF 		bl	MX_FREERTOS_Init
 307              	.LVL15:
 106:Core/Src/main.c **** 
 308              		.loc 1 106 3 view .LVU77
 309 001e FFF7FEFF 		bl	osKernelStart
 310              	.LVL16:
 311              	.L18:
 111:Core/Src/main.c ****   {
 312              		.loc 1 111 3 discriminator 1 view .LVU78
 117:Core/Src/main.c ****   /* USER CODE END 3 */
 313              		.loc 1 117 3 discriminator 1 view .LVU79
 111:Core/Src/main.c ****   {
 314              		.loc 1 111 9 discriminator 1 view .LVU80
 315 0022 FEE7     		b	.L18
 316              		.cfi_endproc
 317              	.LFE319:
 319              		.text
 320              	.Letext0:
 321              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 322              		.file 4 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 323              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 324              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 325              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 326              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 327              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 328              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 329              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 330              		.file 12 "Core/Inc/gpio.h"
 331              		.file 13 "Core/Inc/dma.h"
 332              		.file 14 "Core/Inc/usart.h"
 333              		.file 15 "Core/Inc/fsmc.h"
 334              		.file 16 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 335              		.file 17 "<built-in>"
ARM GAS  /tmp/ccjDR3jm.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccjDR3jm.s:18     .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccjDR3jm.s:26     .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccjDR3jm.s:61     .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
     /tmp/ccjDR3jm.s:66     .text.Error_Handler:0000000000000000 $t
     /tmp/ccjDR3jm.s:73     .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccjDR3jm.s:105    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccjDR3jm.s:112    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccjDR3jm.s:262    .text.SystemClock_Config:000000000000009c $d
     /tmp/ccjDR3jm.s:268    .text.main:0000000000000000 $t
     /tmp/ccjDR3jm.s:275    .text.main:0000000000000000 main

UNDEFINED SYMBOLS
HAL_IncTick
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_USART1_UART_Init
MX_FSMC_Init
MX_FREERTOS_Init
osKernelStart
