INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Instruction_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Instruction_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/IFID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/IDEX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/EXMEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/MEMWB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Hazard_Processing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Processing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sources_1/new/Fowarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fowarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Fetch_0_0/sim/RV32I_WSC_Instruction_Fetch_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_WSC_Instruction_Fetch_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Decode_0_0/sim/RV32I_WSC_Instruction_Decode_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_WSC_Instruction_Decode_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IFID_0_0/sim/RV32I_WSC_reg_IFID_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_WSC_reg_IFID_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IDEX_0_0/sim/RV32I_WSC_reg_IDEX_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_WSC_reg_IDEX_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Execution_0_0/sim/RV32I_WSC_Execution_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_WSC_Execution_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_EXMEM_0_0/sim/RV32I_WSC_reg_EXMEM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_WSC_reg_EXMEM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Memory_0_0/sim/RV32I_WSC_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_WSC_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_MEMWB_0_1/sim/RV32I_WSC_reg_MEMWB_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_WSC_reg_MEMWB_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Write_back_0_0/sim/RV32I_WSC_Write_back_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_WSC_Write_back_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Hazard_Processing_0_1/sim/RV32I_WSC_Hazard_Processing_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_WSC_Hazard_Processing_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Fowarding_Unit_0_0/sim/RV32I_WSC_Fowarding_Unit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_WSC_Fowarding_Unit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/sim/RV32I_WSC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_WSC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/hdl/RV32I_WSC_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_WSC_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sim_1/new/WSC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WSC_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 25 [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sim_1/new/WSC_tb.v:26]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 25 [C:/FPGA_project/RV32I_WSC/RV32I_WSC.srcs/sim_1/new/WSC_tb.v:27]
