Analysis & Synthesis report for top_hps_sensor_memory
Fri Mar 18 09:53:09 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 10. State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 16. State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 17. State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 18. State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 19. State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 20. State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 21. State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 29. Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 30. Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 31. Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 32. Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 33. Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 34. Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 35. Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 36. Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 37. Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 38. Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 39. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux_001
 41. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux
 42. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001
 43. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_002
 44. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_003
 45. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_004
 46. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_005
 47. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_006
 48. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_007
 49. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_008
 50. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_009
 51. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_010
 52. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_011
 53. Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_012
 54. Source assignments for cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 55. Source assignments for cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 56. Source assignments for cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Source assignments for cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 58. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0
 59. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 60. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 61. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 62. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 63. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 64. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 65. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 71. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 72. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 73. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 74. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 75. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 76. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 77. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 78. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 79. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 83. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 84. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 85. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 86. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 87. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 88. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 89. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 90. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 91. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 92. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 93. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 94. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 95. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 96. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 97. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 98. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 99. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
100. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
101. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
102. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
103. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
104. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
105. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
106. Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
107. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
108. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
109. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator
110. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator
111. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator
112. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator
113. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator
114. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator
115. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator
116. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator
117. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator
118. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator
119. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator
120. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
121. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
122. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
123. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo
126. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
127. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo
130. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent
131. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo
134. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent
135. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo
138. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent
139. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo
142. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent
143. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo
146. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent
147. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo
150. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent
151. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo
154. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent
155. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo
158. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent
159. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor
160. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo
161. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo
162. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent
163. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor
164. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo
165. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo
166. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent
167. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo
169. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo
170. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent
171. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor
172. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo
173. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo
174. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001|cpu_mm_interconnect_0_router_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_004|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_005|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_006|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_007|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_008|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_009|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_010|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_011|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_012|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_013|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_014|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
190. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
191. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter
192. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
193. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
194. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
195. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
196. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
197. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
198. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
199. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
200. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
201. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
202. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
203. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
204. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
205. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
206. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
207. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
208. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter
209. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
210. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
211. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
212. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
213. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
214. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
215. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
216. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
217. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
218. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
219. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
220. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
221. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
222. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
223. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
224. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
225. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter
226. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
227. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
228. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
229. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
230. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
231. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
232. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
233. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
234. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
235. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
236. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
237. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
238. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
239. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
240. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
241. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
242. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter
243. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
244. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
245. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
246. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
247. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
248. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
249. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
250. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
251. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
252. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
253. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
254. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
255. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
256. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
257. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
258. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
259. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter
260. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
261. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
262. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
263. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
264. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
265. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
266. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
267. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
268. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
269. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
270. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
271. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
272. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
273. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
274. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
275. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
276. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter
277. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
278. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
279. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
280. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
281. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
282. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
283. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
284. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
285. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
286. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
287. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
288. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
289. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
290. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
291. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
292. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
293. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter
294. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
295. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
296. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
297. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
298. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
299. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
300. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
301. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
302. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
303. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
304. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
305. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
306. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
307. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
308. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
309. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
310. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter
311. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
312. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
313. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
314. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
315. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
316. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
317. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
318. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
319. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
320. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
321. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
322. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
323. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
324. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
325. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
326. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
327. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter
328. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
329. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
330. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
331. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
332. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
333. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
334. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
335. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
336. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
337. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
338. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
339. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
340. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
341. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
342. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
343. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
344. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter
345. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
346. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
347. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
348. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
349. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
350. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
351. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
352. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
353. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
354. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
355. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
356. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
357. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
358. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
359. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
360. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
361. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter
362. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
363. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
364. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
365. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
366. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
367. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
368. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
369. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
370. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
371. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
372. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
373. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
374. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
375. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
376. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
377. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
378. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter
379. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
380. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
381. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
382. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
383. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
384. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
385. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
386. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
387. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
388. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
389. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
390. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
391. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
392. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
393. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
394. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
395. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter
396. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
397. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
398. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
399. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
400. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
401. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
402. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
403. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
404. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
405. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
406. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
407. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
408. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
409. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
410. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
411. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
412. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
413. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
414. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
415. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
416. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
417. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
418. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
419. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
420. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
421. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
422. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
423. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
424. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
425. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
426. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
427. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
428. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
429. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
430. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
431. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
432. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
433. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
434. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
435. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
436. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
437. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
438. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
439. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
440. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
441. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
442. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
443. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
444. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
445. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
446. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
447. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
448. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
449. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
450. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
451. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
452. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
453. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
454. Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
455. Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller
456. Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
457. Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
458. Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller_001
459. Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
460. Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
461. Port Connectivity Checks: "cpu:u0|altera_reset_controller:rst_controller_001"
462. Port Connectivity Checks: "cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
463. Port Connectivity Checks: "cpu:u0|altera_reset_controller:rst_controller"
464. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
465. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
466. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
467. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
468. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
469. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
470. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
471. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
472. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
473. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
474. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
475. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode"
476. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode"
477. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo"
478. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo"
479. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent"
480. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo"
481. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo"
482. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent"
483. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo"
484. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo"
485. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent"
486. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo"
487. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo"
488. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent"
489. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo"
490. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo"
491. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent"
492. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo"
493. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo"
494. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent"
495. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo"
496. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo"
497. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent"
498. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo"
499. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo"
500. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent"
501. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo"
502. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo"
503. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent"
504. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo"
505. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo"
506. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent"
507. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo"
508. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo"
509. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent"
510. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo"
511. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
512. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
513. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo"
514. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
515. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
516. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
517. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
518. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator"
519. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator"
520. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator"
521. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator"
522. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator"
523. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator"
524. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator"
525. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator"
526. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator"
527. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator"
528. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator"
529. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
530. Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
531. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
532. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
533. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
534. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
535. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
536. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
537. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
538. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
539. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
540. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
541. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
542. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
543. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
544. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
545. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
546. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
547. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
548. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
549. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
550. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
551. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
552. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
553. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
554. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
555. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
556. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
557. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
558. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
559. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
560. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
561. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
562. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
563. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
564. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
565. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
566. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
567. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
568. Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0"
569. Port Connectivity Checks: "cpu:u0"
570. Post-Synthesis Netlist Statistics for Top Partition
571. Post-Synthesis Netlist Statistics for Partition cpu_hps_0_hps_io_border:border
572. Elapsed Time Per Partition
573. Analysis & Synthesis Messages
574. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Mar 18 09:53:09 2022           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; top_hps_sensor_memory                           ;
; Top-level Entity Name           ; top_hps_sensor_memory                           ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1754                                            ;
; Total pins                      ; 137                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 1                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                   ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                          ; Setting               ; Default Value         ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                                          ; 5CSEBA6U23I7          ;                       ;
; Top-level entity name                                                           ; top_hps_sensor_memory ; top_hps_sensor_memory ;
; Family name                                                                     ; Cyclone V             ; Cyclone V             ;
; Use smart compilation                                                           ; Off                   ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                    ; On                    ;
; Enable compact report table                                                     ; Off                   ; Off                   ;
; Restructure Multiplexers                                                        ; Auto                  ; Auto                  ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                   ; Off                   ;
; Create Debugging Nodes for IP Cores                                             ; Off                   ; Off                   ;
; Preserve fewer node names                                                       ; On                    ; On                    ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                ; Enable                ;
; Verilog Version                                                                 ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                                    ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                        ; Auto                  ; Auto                  ;
; Safe State Machine                                                              ; Off                   ; Off                   ;
; Extract Verilog State Machines                                                  ; On                    ; On                    ;
; Extract VHDL State Machines                                                     ; On                    ; On                    ;
; Ignore Verilog initial constructs                                               ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                      ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                                  ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                    ; On                    ;
; Infer RAMs from Raw Logic                                                       ; On                    ; On                    ;
; Parallel Synthesis                                                              ; On                    ; On                    ;
; DSP Block Balancing                                                             ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                                              ; On                    ; On                    ;
; Power-Up Don't Care                                                             ; On                    ; On                    ;
; Remove Redundant Logic Cells                                                    ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                      ; On                    ; On                    ;
; Ignore CARRY Buffers                                                            ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                          ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                           ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                            ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                             ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                   ; Off                   ;
; Optimization Technique                                                          ; Balanced              ; Balanced              ;
; Carry Chain Length                                                              ; 70                    ; 70                    ;
; Auto Carry Chains                                                               ; On                    ; On                    ;
; Auto Open-Drain Pins                                                            ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                   ; Off                   ;
; Auto ROM Replacement                                                            ; On                    ; On                    ;
; Auto RAM Replacement                                                            ; On                    ; On                    ;
; Auto DSP Block Replacement                                                      ; On                    ; On                    ;
; Auto Shift Register Replacement                                                 ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                                   ; On                    ; On                    ;
; Strict RAM Replacement                                                          ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                               ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                           ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                                              ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                                              ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                                   ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                             ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                               ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                                         ; On                    ; On                    ;
; Report Parameter Settings                                                       ; On                    ; On                    ;
; Report Source Assignments                                                       ; On                    ; On                    ;
; Report Connectivity Checks                                                      ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                           ; 3                     ; 3                     ;
; Power Optimization During Synthesis                                             ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                               ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                                 ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                  ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                   ; 100                   ;
; Clock MUX Protection                                                            ; On                    ; On                    ;
; Auto Gated Clock Conversion                                                     ; Off                   ; Off                   ;
; Block Design Naming                                                             ; Auto                  ; Auto                  ;
; SDC constraint protection                                                       ; Off                   ; Off                   ;
; Synthesis Effort                                                                ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                    ; On                    ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                   ; Off                   ;
; Analysis & Synthesis Message Level                                              ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                     ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                          ; On                    ; On                    ;
; Automatic Parallel Synthesis                                                    ; On                    ; On                    ;
; Partial Reconfiguration Bitstream ID                                            ; Off                   ; Off                   ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processor 12           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                             ; Library ;
+-------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu/synthesis/cpu.vhd                                                               ; yes             ; User VHDL File               ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/cpu.vhd                                                               ; cpu     ;
; cpu/synthesis/submodules/altera_reset_controller.v                                  ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_reset_controller.v                                  ; cpu     ;
; cpu/synthesis/submodules/altera_reset_synchronizer.v                                ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_reset_synchronizer.v                                ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v                                    ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v                  ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv                           ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_arbitrator.sv                                ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_arbitrator.sv                                ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv                         ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv                           ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv                         ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_burst_adapter.sv                             ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv                             ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                        ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_address_alignment.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_address_alignment.sv                         ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv                           ; cpu     ;
; cpu/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv                        ; cpu     ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv                            ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_slave_agent.sv                               ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_slave_agent.sv                               ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_axi_master_ni.sv                             ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_axi_master_ni.sv                             ; cpu     ;
; cpu/synthesis/submodules/altera_merlin_slave_translator.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_slave_translator.sv                          ; cpu     ;
; cpu/synthesis/submodules/cpu_sw.v                                                   ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_sw.v                                                   ; cpu     ;
; cpu/synthesis/submodules/cpu_phase.v                                                ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_phase.v                                                ; cpu     ;
; cpu/synthesis/submodules/cpu_led.v                                                  ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_led.v                                                  ; cpu     ;
; cpu/synthesis/submodules/cpu_hps_0.v                                                ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_hps_0.v                                                ; cpu     ;
; cpu/synthesis/submodules/cpu_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_hps_0_hps_io.v                                         ; cpu     ;
; cpu/synthesis/submodules/hps_sdram.v                                                ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram.v                                                ; cpu     ;
; cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv             ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv             ; cpu     ;
; cpu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                              ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                              ; cpu     ;
; cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv       ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv       ; cpu     ;
; cpu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                         ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                         ; cpu     ;
; cpu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                              ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                              ; cpu     ;
; cpu/synthesis/submodules/hps_sdram_p0.sv                                            ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0.sv                                            ; cpu     ;
; cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                      ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                      ; cpu     ;
; cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                            ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                            ; cpu     ;
; cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                             ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                             ; cpu     ;
; cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                     ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                     ; cpu     ;
; cpu/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                    ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                    ; cpu     ;
; cpu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                        ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                        ; cpu     ;
; cpu/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                ; cpu     ;
; cpu/synthesis/submodules/hps_sdram_pll.sv                                           ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_pll.sv                                           ; cpu     ;
; cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sv                                 ; cpu     ;
; cpu/synthesis/submodules/cpu_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_hps_0_fpga_interfaces.sv                               ; cpu     ;
; cpu/synthesis/submodules/cpu_BAcurrent.v                                            ; yes             ; User Verilog HDL File        ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_BAcurrent.v                                            ; cpu     ;
; top_hps_sensor_memory.vhd                                                           ; yes             ; User VHDL File               ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd                                                           ;         ;
; altddio_out.tdf                                                                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                        ;         ;
; aglobal181.inc                                                                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                         ;         ;
; stratix_ddio.inc                                                                    ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                       ;         ;
; cyclone_ddio.inc                                                                    ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                       ;         ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;         ;
; stratix_lcell.inc                                                                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                      ;         ;
; db/ddio_out_uqe.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/db/ddio_out_uqe.tdf                                                                 ;         ;
+-------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 1145               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 1836               ;
;     -- 7 input functions                    ; 18                 ;
;     -- 6 input functions                    ; 377                ;
;     -- 5 input functions                    ; 255                ;
;     -- 4 input functions                    ; 568                ;
;     -- <=3 input functions                  ; 618                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 1568               ;
;                                             ;                    ;
; I/O pins                                    ; 137                ;
; I/O registers                               ; 186                ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Total DLLs                                  ; 1                  ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 1535               ;
; Total fan-out                               ; 15207              ;
; Average fan-out                             ; 3.47               ;
+---------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |top_hps_sensor_memory                                                                        ; 1836 (28)           ; 1568 (23)                 ; 0                 ; 0          ; 137  ; 0            ; |top_hps_sensor_memory                                                                                                                                                                                                                                                                                                                        ; top_hps_sensor_memory                             ; work         ;
;    |cpu:u0|                                                                                   ; 1808 (0)            ; 1545 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0                                                                                                                                                                                                                                                                                                                 ; cpu                                               ; cpu          ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                      ; altera_reset_controller                           ; cpu          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                           ; altera_reset_synchronizer                         ; cpu          ;
;       |altera_reset_controller:rst_controller|                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                          ; altera_reset_controller                           ; cpu          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; cpu          ;
;       |cpu_BAcurrent:bacurrent|                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:bacurrent                                                                                                                                                                                                                                                                                         ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:bavoltage|                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:bavoltage                                                                                                                                                                                                                                                                                         ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:pvcurrent|                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:pvcurrent                                                                                                                                                                                                                                                                                         ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:pvvoltage|                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:pvvoltage                                                                                                                                                                                                                                                                                         ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:vgr_current|                                                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:vgr_current                                                                                                                                                                                                                                                                                       ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:vgr_voltage|                                                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:vgr_voltage                                                                                                                                                                                                                                                                                       ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:vgs_current|                                                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:vgs_current                                                                                                                                                                                                                                                                                       ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:vgs_voltage|                                                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:vgs_voltage                                                                                                                                                                                                                                                                                       ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:vgt_current|                                                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:vgt_current                                                                                                                                                                                                                                                                                       ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_BAcurrent:vgt_voltage|                                                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:vgt_voltage                                                                                                                                                                                                                                                                                       ; cpu_BAcurrent                                     ; cpu          ;
;       |cpu_hps_0:hps_0|                                                                       ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0                                                                                                                                                                                                                                                                                                 ; cpu_hps_0                                         ; cpu          ;
;          |cpu_hps_0_fpga_interfaces:fpga_interfaces|                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                       ; cpu_hps_0_fpga_interfaces                         ; cpu          ;
;          |cpu_hps_0_hps_io:hps_io|                                                            ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                         ; cpu_hps_0_hps_io                                  ; cpu          ;
;             |cpu_hps_0_hps_io_border:border|                                                  ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; cpu_hps_0_hps_io_border                           ; cpu          ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; cpu          ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; cpu          ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; cpu          ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; cpu          ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; cpu          ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; cpu          ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; cpu          ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; cpu          ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; cpu          ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; cpu          ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; cpu          ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; cpu          ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; cpu          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cpu          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cpu          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cpu          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cpu          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cpu          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cpu          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cpu          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cpu          ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; cpu          ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; cpu          ;
;       |cpu_led:led|                                                                           ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_led:led                                                                                                                                                                                                                                                                                                     ; cpu_led                                           ; cpu          ;
;       |cpu_mm_interconnect_0:mm_interconnect_0|                                               ; 1789 (0)            ; 1486 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                         ; cpu_mm_interconnect_0                             ; cpu          ;
;          |altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|                                ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|                                  ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|                                ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|                                  ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|                                      ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                        ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|                                    ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|                                      ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|                                ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|                                  ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|                                ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|                                  ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                       ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                         ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|                              ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|                                ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|                              ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|                                ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|                              ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|                                ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|                              ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|                                ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|                              ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|                                ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|                              ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|                                ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; cpu          ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 89 (50)             ; 14 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                               ; altera_merlin_axi_master_ni                       ; cpu          ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 39 (39)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                         ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|                             ; 47 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47 (45)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                            ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|                             ; 47 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47 (45)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                            ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:led_s1_burst_adapter|                                   ; 63 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 63 (62)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                        ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                  ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:phase_s1_burst_adapter|                                 ; 63 (0)              ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 63 (62)             ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                      ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|                             ; 47 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47 (45)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                            ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|                             ; 47 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47 (45)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                            ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:sw_s1_burst_adapter|                                    ; 48 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 48 (46)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                   ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|                           ; 49 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 49 (47)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|                           ; 47 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47 (45)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|                           ; 48 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 48 (46)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|                           ; 47 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47 (45)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|                           ; 49 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 49 (47)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|                           ; 50 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; cpu          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 50 (48)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; cpu          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; cpu          ;
;          |altera_merlin_slave_agent:bacurrent_s1_agent|                                       ; 20 (3)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:bavoltage_s1_agent|                                       ; 20 (3)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:led_s1_agent|                                             ; 24 (8)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:phase_s1_agent|                                           ; 24 (8)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:pvcurrent_s1_agent|                                       ; 20 (3)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:pvvoltage_s1_agent|                                       ; 20 (3)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                              ; 20 (3)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:vgr_current_s1_agent|                                     ; 19 (2)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:vgr_voltage_s1_agent|                                     ; 20 (3)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:vgs_current_s1_agent|                                     ; 19 (2)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:vgs_voltage_s1_agent|                                     ; 20 (3)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:vgt_current_s1_agent|                                     ; 19 (2)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_agent:vgt_voltage_s1_agent|                                     ; 19 (2)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; cpu          ;
;          |altera_merlin_slave_translator:bacurrent_s1_translator|                             ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:bavoltage_s1_translator|                             ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:led_s1_translator|                                   ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:phase_s1_translator|                                 ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:pvcurrent_s1_translator|                             ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:pvvoltage_s1_translator|                             ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                    ; 2 (2)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:vgr_current_s1_translator|                           ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:vgr_voltage_s1_translator|                           ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:vgs_current_s1_translator|                           ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:vgs_voltage_s1_translator|                           ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:vgt_current_s1_translator|                           ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_slave_translator:vgt_voltage_s1_translator|                           ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; cpu          ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 10 (10)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                     ; cpu          ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_demux:cmd_demux_001|                                      ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                           ; cpu_mm_interconnect_0_cmd_demux                   ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_demux:cmd_demux|                                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_demux                   ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|                                          ; 36 (31)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|                                          ; 7 (7)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|                                          ; 7 (7)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|                                          ; 8 (8)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|                                          ; 7 (7)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|                                          ; 7 (7)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|                                          ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|                                          ; 8 (8)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|                                          ; 7 (7)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|                                          ; 7 (7)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|                                          ; 8 (8)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|                                          ; 33 (28)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux:cmd_mux|                                              ; 7 (7)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                   ; cpu_mm_interconnect_0_cmd_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_router:router_001|                                            ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                 ; cpu_mm_interconnect_0_router                      ; cpu          ;
;          |cpu_mm_interconnect_0_router:router|                                                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router                                                                                                                                                                                                                                     ; cpu_mm_interconnect_0_router                      ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_demux:rsp_demux_001|                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                           ; cpu_mm_interconnect_0_rsp_demux                   ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_demux:rsp_demux_012|                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                           ; cpu_mm_interconnect_0_rsp_demux                   ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_mux:rsp_mux_001|                                          ; 131 (131)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_rsp_mux                     ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_mux:rsp_mux|                                              ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                   ; cpu_mm_interconnect_0_rsp_mux                     ; cpu          ;
;       |cpu_phase:phase|                                                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_phase:phase                                                                                                                                                                                                                                                                                                 ; cpu_phase                                         ; cpu          ;
;       |cpu_sw:sw|                                                                             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_hps_sensor_memory|cpu:u0|cpu_sw:sw                                                                                                                                                                                                                                                                                                       ; cpu_sw                                            ; cpu          ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                             ; IP Include File ;
+--------+--------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0                                                                                                                                                                               ; cpu.qsys        ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:bacurrent                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:bavoltage                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_hps                     ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0                                                                                                                                                               ; cpu.qsys        ;
; Altera ; altera_hps_io                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_led:led                                                                                                                                                                   ; cpu.qsys        ;
; Altera ; altera_mm_interconnect         ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                             ; cpu.qsys        ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                         ; cpu.qsys        ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                         ; cpu.qsys        ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                         ; cpu.qsys        ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                         ; cpu.qsys        ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                         ; cpu.qsys        ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                         ; cpu.qsys        ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                         ; cpu.qsys        ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                         ; cpu.qsys        ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                         ; cpu.qsys        ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                         ; cpu.qsys        ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                         ; cpu.qsys        ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                         ; cpu.qsys        ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent                                                                                          ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo                                                                                   ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo                                                                                     ; cpu.qsys        ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter                                                                                ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator                                                                                ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent                                                                                          ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo                                                                                   ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo                                                                                     ; cpu.qsys        ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter                                                                                ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator                                                                                ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                 ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_axi_master_ni    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                      ; cpu.qsys        ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                      ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                         ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter                                                                                      ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                      ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent                                                                                              ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo                                                                                       ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter                                                                                    ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator                                                                                    ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent                                                                                          ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo                                                                                   ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo                                                                                     ; cpu.qsys        ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter                                                                                ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator                                                                                ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent                                                                                          ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo                                                                                   ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo                                                                                     ; cpu.qsys        ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter                                                                                ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator                                                                                ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router                                                                                                   ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001                                                                                               ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_004                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_005                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_006                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_007                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_008                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_009                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_010                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_011                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_012                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_013                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_014                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                 ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                 ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                          ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                            ; cpu.qsys        ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter                                                                                       ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                       ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent                                                                                        ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo                                                                                 ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo                                                                                   ; cpu.qsys        ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter                                                                              ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator                                                                              ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent                                                                                        ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo                                                                                 ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo                                                                                   ; cpu.qsys        ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter                                                                              ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator                                                                              ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent                                                                                        ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo                                                                                 ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo                                                                                   ; cpu.qsys        ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter                                                                              ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator                                                                              ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent                                                                                        ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo                                                                                 ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo                                                                                   ; cpu.qsys        ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter                                                                              ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator                                                                              ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent                                                                                        ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo                                                                                 ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo                                                                                   ; cpu.qsys        ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter                                                                              ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator                                                                              ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent                                                                                        ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo                                                                                 ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo                                                                                   ; cpu.qsys        ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter                                                                              ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator                                                                              ; cpu.qsys        ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_phase:phase                                                                                                                                                               ; cpu.qsys        ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:pvcurrent                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:pvvoltage                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|altera_reset_controller:rst_controller                                                                                                                                        ; cpu.qsys        ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|altera_reset_controller:rst_controller_001                                                                                                                                    ; cpu.qsys        ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_sw:sw                                                                                                                                                                     ; cpu.qsys        ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:vgr_current                                                                                                                                                     ; cpu.qsys        ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:vgr_voltage                                                                                                                                                     ; cpu.qsys        ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:vgs_current                                                                                                                                                     ; cpu.qsys        ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:vgs_voltage                                                                                                                                                     ; cpu.qsys        ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:vgt_current                                                                                                                                                     ; cpu.qsys        ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |top_hps_sensor_memory|cpu:u0|cpu_BAcurrent:vgt_voltage                                                                                                                                                     ; cpu.qsys        ;
+--------+--------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                          ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                          ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                          ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                        ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                        ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                        ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                       ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                       ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                       ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                            ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..89]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..89]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..89]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..89]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..89]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..89]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..89]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..89]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..89]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..89]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..89]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..89]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..89]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3..31]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_sw:sw|readdata[3..31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_phase:phase|readdata[0..2,4,10..31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[2,8..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[2,4..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[1,4,6,7,9..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[1,6..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[1,2,4,5,8..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[3..5,7..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[1,3,5..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[2,3,6..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[1,2,4,6..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[5..31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0,2..11]                                                                                 ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[2]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[0..2,4,10..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[2,8..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[1,4,6,7,9..31]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[1,2,4,5,8..31]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[2,4..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[1,6..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[3..5,7..31]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[1,2,4,6..31]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[5..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[1,3,5..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[2,3,6..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[3..31]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|waitrequest_reset_override                                                                                   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|waitrequest_reset_override                                                                                      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|waitrequest_reset_override                                                                                   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|waitrequest_reset_override                                                                                      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|waitrequest_reset_override                                                                                   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|waitrequest_reset_override                                                                                      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|waitrequest_reset_override                                                                                   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|waitrequest_reset_override                                                                                      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|waitrequest_reset_override                                                                                 ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|waitrequest_reset_override                                                                                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|waitrequest_reset_override                                                                                 ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|waitrequest_reset_override                                                                                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|waitrequest_reset_override                                                                                 ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|waitrequest_reset_override                                                                                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|waitrequest_reset_override                                                                                 ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|waitrequest_reset_override                                                                                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|waitrequest_reset_override                                                                                 ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|waitrequest_reset_override                                                                                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|waitrequest_reset_override                                                                                 ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|waitrequest_reset_override                                                                                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|waitrequest_reset_override                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                   ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                   ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                   ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                   ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1]                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[3]                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                     ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                  ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]                    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                     ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                     ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[12]                                                                                      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][31]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][33]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][17]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][33]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][11]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][32]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][28]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][32]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][24]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][32]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][20]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][32]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][16]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][32]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][12]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][32]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][4]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][32]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][0]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][32]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][14]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][30]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][15]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][30]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][22]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][30]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][26]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][29]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][18]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][29]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][10]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][29]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][2]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][29]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][23]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][27]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][1]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][25]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][13]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][21]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][19]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][21]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][88]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][89]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][86]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][87]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][9]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][18]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][23]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][21]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][15]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][22]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][20]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][14]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][0]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][19]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][8]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][2]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][12]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][10]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][13]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][16]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][59]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][20]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][13]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][1]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][7]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][15]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][29]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][21]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][19]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][12]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][22]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][18]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][14]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][10]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][6]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][4]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][9]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][16]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][0]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][17]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][23]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][59]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][20]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][15]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][14]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][29]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][23]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][22]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][17]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][13]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][19]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][16]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][9]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][5]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][1]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][18]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][12]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][10]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][8]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][4]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][2]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][0]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][21]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][59]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][31]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][29]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][27]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][23]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][21]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][19]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][17]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][15]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][13]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][9]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][7]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][5]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][20]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][16]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][12]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][8]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][4]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][0]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][22]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][14]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][6]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][10]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][18]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][2]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][87]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][59]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][17]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][9]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][1]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][30]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][22]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][20]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][18]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][16]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][14]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][12]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][10]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][8]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][6]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][0]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][27]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][23]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][19]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][15]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][7]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][13]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][21]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][59]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][31]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][29]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][27]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][23]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][21]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][19]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][17]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][15]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][13]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][9]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][7]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][5]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][3]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][0]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][16]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][8]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][22]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][18]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][14]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][10]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][20]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][12]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][4]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][59]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][4]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][29]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][21]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][17]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][13]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][9]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][1]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][20]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][12]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][10]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][14]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][24]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][23]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][15]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][7]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][6]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][16]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][0]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][19]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][18]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][22]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][11]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][2]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][26]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][86]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][87]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][88]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][31]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][25]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][17]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][28]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][24]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][20]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][16]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][12]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][8]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][0]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][27]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][22]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][14]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][6]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][9]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][29]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][19]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][29]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][23]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][29]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][21]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][26]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][15]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][26]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][18]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][26]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][10]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][26]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][7]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][13]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][5]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][11]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][88]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][86]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][59]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][87]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][0]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][17]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][1]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][26]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][6]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][9]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][18]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][23]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][19]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][15]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][11]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][7]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][3]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][8]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][24]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][21]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][29]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][13]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][29]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][5]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][29]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][10]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][29]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][22]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][12]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][14]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][16]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][20]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][59]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][88]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][20]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][29]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][21]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][9]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][24]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][16]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][8]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][0]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][25]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][23]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][17]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][12]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][28]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][26]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][22]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][18]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][14]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][10]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][6]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][2]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][19]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][27]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][13]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][27]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][7]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][27]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][3]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][15]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][29]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][25]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][21]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][17]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][13]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][9]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][5]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][20]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][15]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][24]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][16]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][18]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][8]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][26]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][27]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][19]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][11]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][3]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][10]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][4]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][7]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][23]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][22]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][23]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][6]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][14]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][12]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][14]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][32]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][28]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][24]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][20]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][16]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][12]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][4]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][23]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][25]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][22]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][14]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][6]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][8]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][19]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][5]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][15]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][27]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][17]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][27]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][11]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][27]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][13]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][27]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][7]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][27]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][9]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][27]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][10]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][26]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][18]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][21]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][3]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][21]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                        ;
; cpu:u0|cpu_phase:phase|readdata[3,5..8]                                                                                                                                                                               ; Merged with cpu:u0|cpu_phase:phase|readdata[9]                                                                                                                                                                                 ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[1,3..6]                                                                                                                                                                     ; Merged with cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[7]                                                                                                                                                                       ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[1]                                                                                                                                                                          ; Merged with cpu:u0|cpu_BAcurrent:vgt_current|readdata[3]                                                                                                                                                                       ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[2,3,5]                                                                                                                                                                      ; Merged with cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[8]                                                                                                                                                                       ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[2..4]                                                                                                                                                                       ; Merged with cpu:u0|cpu_BAcurrent:vgs_current|readdata[5]                                                                                                                                                                       ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[3,6]                                                                                                                                                                        ; Merged with cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[7]                                                                                                                                                                       ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[1,2]                                                                                                                                                                        ; Merged with cpu:u0|cpu_BAcurrent:vgr_current|readdata[6]                                                                                                                                                                       ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[2]                                                                                                                                                                            ; Merged with cpu:u0|cpu_BAcurrent:pvvoltage|readdata[4]                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[1,4]                                                                                                                                                                          ; Merged with cpu:u0|cpu_BAcurrent:pvcurrent|readdata[5]                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[3]                                                                                                                                                                            ; Merged with cpu:u0|cpu_BAcurrent:bavoltage|readdata[5]                                                                                                                                                                         ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[1..3]                                                                                                                                                                         ; Merged with cpu:u0|cpu_BAcurrent:bacurrent|readdata[4]                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][27]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][32]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][25]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][32]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][21]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][30]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][17]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][87]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][23]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][21]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][87]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][30]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][29]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][88]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][87]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][8]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][27]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][26]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][88]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][13]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][11]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][26]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][29]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][57]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][60]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][20]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][29]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][11]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][27]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][15]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][88]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][59]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][86]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][14]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][28]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][26]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][27]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][21]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][59]                                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[3,5..8]                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[9]                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[1,3..6]                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[7]                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[2,3,5]                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[8]                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[3,6]                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[7]                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[1]                                                                                            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[3]                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[2..4]                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[5]                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[1,2]                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[6]                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[3]                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[5]                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[1..3]                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[4]                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[2]                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[4]                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[1,4]                                                                                            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[5]                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][29]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][30]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][6]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][9]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][3]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][9]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][5]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][7]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][6]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][7]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][3]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][7]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][1]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][7]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][2]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][8]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][3]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][5]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][88]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][6]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][7]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][1]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][3]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][4]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][5]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][3]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][5]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][87]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][59]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][57]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][60]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][30]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][3]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][4]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][1]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][2]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][87]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][30]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][2]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][4]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][86]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][87]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][31]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][4]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][5]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][86]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][87]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][57]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][60]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][32]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][29]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][5]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][7]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][87]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][3]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][7]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][88]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][2]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][6]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][57]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][60]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][30]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][32]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][7]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][8]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][4]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][7]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][5]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][8]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][2]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][5]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][31]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][1]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][5]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][57]                                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][60]                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][8]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][9]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][87]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][89]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][88]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][31]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][2]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][4]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][30]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][30]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][1]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][6]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][28]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][88]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][3]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][5]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][87]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][23]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][32]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][33]                                                                                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][88]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][57]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][60]                                                                                                              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][86]                                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][59]                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][87]                                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][59]                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][88]                                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][59]                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][89]                                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][59]                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][60]                                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][57]                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][88]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][89]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][60]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][57]                                                                                                              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][86]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][87]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][88]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][89]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][60]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][57]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][86]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][87]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][88]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][89]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][60]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][57]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][86]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][87]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][88]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][89]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][60]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][57]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][86]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][87]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][88]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][89]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][60]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][57]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][88]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][89]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][88]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][89]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][88]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][89]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][88]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][89]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][87]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][86]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][88]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][86]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][89]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][86]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][60]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][57]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][11]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][12]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][13]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][14]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][15]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][16]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][17]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][18]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][19]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][20]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][21]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][22]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][23]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][24]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][25]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][26]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][27]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][28]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][29]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][30]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][31]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][32]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][33]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][3]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][4]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][5]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][6]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][7]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][8]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][9]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][11]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][12]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][13]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][14]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][15]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][16]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][17]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][18]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][19]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][20]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][21]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][22]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][23]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][24]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][25]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][26]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][27]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][28]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][29]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][30]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][31]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][32]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][33]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][3]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][4]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][5]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][6]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][7]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][8]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][9]                                                                                                                ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][11]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][12]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][13]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][14]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][15]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][16]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][17]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][18]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][19]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][20]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][21]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][22]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][23]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][24]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][25]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][26]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][27]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][28]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][29]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][2]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][30]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][31]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][32]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][33]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][3]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][6]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][7]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][8]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][9]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][11]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][12]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][13]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][14]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][15]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][16]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][17]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][18]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][19]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][1]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][20]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][21]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][22]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][23]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][24]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][25]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][26]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][27]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][28]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][29]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][30]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][31]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][32]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][33]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][3]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][5]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][6]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][7]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][8]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][9]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][11]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][12]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][13]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][14]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][15]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][16]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][17]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][18]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][19]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][20]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][21]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][22]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][23]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][24]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][25]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][26]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][27]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][28]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][29]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][30]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][31]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][32]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][33]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][5]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][6]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][7]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][8]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][9]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][10]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][11]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][12]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][13]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][14]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][15]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][16]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][17]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][18]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][19]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][1]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][20]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][21]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][22]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][23]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][24]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][25]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][26]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][27]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][28]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][29]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][2]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][30]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][31]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][32]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][33]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][4]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][6]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][7]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][8]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][9]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][13]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][17]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][20]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][22]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][24]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][4]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][8]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][13]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][17]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][1]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][20]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][22]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][24]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][6]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][8]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][13]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][17]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][20]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][22]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][24]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][4]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][6]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][8]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][11]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][12]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][13]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][14]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][15]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][16]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][17]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][18]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][19]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][1]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][20]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][21]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][22]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][23]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][24]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][25]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][26]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][27]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][28]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][29]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][2]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][30]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][31]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][32]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][33]                                                                                                             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][4]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][4]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][1]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][5]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][1]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][2]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][1]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][3]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][1]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][4]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][1]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][1]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][6]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][1]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][1]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][1]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][4]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][1]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][1]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][6]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][1]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][1]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][4]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][2]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][2]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][4]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][2]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][2]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][5]                                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][3]                                                                                                       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][5]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][3]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][6]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][3]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][7]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][3]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][8]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][3]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][9]                                                                                                              ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][3]                                                                                                           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                     ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                     ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]             ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][60]                                                                                                               ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][57]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][13]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][17]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][1]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][20]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][22]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][24]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][4]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][8]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][13]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][17]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][1]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][20]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][22]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][24]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][4]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][6]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][13]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][17]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][20]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][22]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][24]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][8]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][2]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][2]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][8]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][2]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][6]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][3]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][3]                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][88]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][89]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][88]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][89]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]      ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]   ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]            ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]             ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][63]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][64]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][63]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][64]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                 ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][63]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][64]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][63]                                                                                                           ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][64]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                  ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64]                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[1][33]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][89]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][89]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[1][33]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[1][32]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][89]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][86]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][59]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][59]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][59]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][59]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][59]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][64]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][63]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][64]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][63]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][63]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][63]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][63]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][63]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][63]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][63]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][63]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][63]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][63]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][64]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][63]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]            ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]          ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]         ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]     ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]     ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]     ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]     ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6] ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]         ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]       ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8..20]                                   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                    ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                    ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                    ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                    ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                    ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]               ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                   ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]         ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]         ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]         ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]         ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                 ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]             ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                 ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                 ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                 ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                 ; Lost fanout                                                                                                                                                                                                                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|waitrequest_reset_override                                                                                          ; Merged with cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                    ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][118]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][118]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][118]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][118]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][118]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][118]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][118]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][118]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][118]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][118]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][118]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][118]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][118]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][118]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][118]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][118]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][118]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][118]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][118]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][118]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][118]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][118]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; Total Number of Removed Registers = 2870                                                                                                                                                                              ;                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]         ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],           ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],           ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],           ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],           ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],           ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],           ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],           ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],           ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],           ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],           ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                 ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]       ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]          ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                 ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                 ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                 ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                 ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                 ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                  ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[11],                                                                                   ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[0],                                                                                                            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][59],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                    ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[8],                                                                                    ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0],                                                                                                            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][59],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[10],                                                                                   ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[0],                                                                                                            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][59],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[9],                                                                                    ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0],                                                                                                            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][59],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[7],                                                                                    ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[0],                                                                                                            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][59],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[6],                                                                                    ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0],                                                                                                            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][59],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[5],                                                                                    ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0],                                                                                                            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][59],                                                                                                        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[4],                                                                                    ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0],                                                                                                            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][59],                                                                                                        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[3],                                                                                    ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0],                                                                                                            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][59],                                                                                                        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2],                                                                                    ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0],                                                                                                            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],   ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][59],                                                                                                        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                                                                   ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0],                                                                                    ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0],                                                                                                                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],                     ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],          ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][59],                                                                                                               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                 ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                 ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                  ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][64],                                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][63],                                                                                                            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][64],                                                                                                            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][63],                                                                                                            ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                             ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg   ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][64],                                                                                                        ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][64],                                                                                                        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][63],                                                                                                        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg   ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][64],                                                                                                        ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][64],                                                                                                        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][63],                                                                                                        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64],                                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64],                                                                                                               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63],                                                                                                               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                 ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg   ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][64],                                                                                                        ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][64],                                                                                                        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][63],                                                                                                        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg   ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][64],                                                                                                        ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][64],                                                                                                        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][63],                                                                                                        ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg         ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64],                                                                                                              ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64],                                                                                                              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63],                                                                                                              ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                               ;
;                                                                                                                                                                                                                  ;                           ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                ;
; cpu:u0|cpu_phase:phase|readdata[31]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[31],                                                                                              ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                         ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][118],                                                                                                     ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[0][118]                                                                                                      ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[0]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[0],                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                      ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[0]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[0],                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                      ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[0]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[0],                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                      ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[0]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[0],                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                      ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[0]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[0],                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                      ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[0]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[0],                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo|mem[0][0]                                                                                                      ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[0]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[0],                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][118],                                                                                                     ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[0][118]                                                                                                      ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[0]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[0],                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[0]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[0],                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]                   ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][118],                                                                                                              ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][118]                                                                                                               ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]            ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][118],                                                                                                       ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[0][118]                                                                                                        ;
; cpu:u0|cpu_phase:phase|readdata[0]                                                                                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[0],                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo|mem[0][0]                                                                                                            ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][118],                                                                                                     ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[0][118]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]            ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][118],                                                                                                       ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[0][118]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]            ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][118],                                                                                                       ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[0][118]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][118],                                                                                                     ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[0][118]                                                                                                      ;
; cpu:u0|cpu_sw:sw|readdata[10]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10],                                                                                                 ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                              ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][118],                                                                                                     ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[0][118]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][118],                                                                                                     ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[0][118]                                                                                                      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]            ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][118],                                                                                                       ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[0][118]                                                                                                        ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[0]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[0],                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]                  ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                  ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]                   ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                                ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10]                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[31]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[30]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[29]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[28]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[27]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[26]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[25]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[24]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[23]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[22]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[21]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[20]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[19]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[18]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[17]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[16]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[15]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[14]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[13]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[12]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[11]                                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                                                  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[9]                                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9]                                                                                                   ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[8]                                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]                                                                                                   ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[7]                                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                                                   ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[6]                                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[6]                                                                                                   ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[5]                                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[5]                                                                                                   ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[4]                                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4]                                                                                                   ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_sw:sw|readdata[3]                                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[3]                                                                                                   ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[30]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[30]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[29]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[29]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[28]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[28]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[27]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[27]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[26]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[26]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[25]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[25]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[24]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[24]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[23]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[23]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[22]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[22]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[21]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[21]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[20]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[20]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[19]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[19]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[18]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[18]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[17]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[17]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[16]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[16]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[15]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[15]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[14]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[14]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[13]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[13]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[12]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[12]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[11]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[11]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[10]                                                                                                                                                                              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[10]                                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[4]                                                                                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[4]                                                                                                ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[2]                                                                                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[2]                                                                                                ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_phase:phase|readdata[1]                                                                                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|av_readdata_pre[1]                                                                                                ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[31]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[31]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[30]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[30]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[29]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[29]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[28]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[28]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[27]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[27]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[26]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[26]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[25]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[25]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[24]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[24]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[23]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[23]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[22]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[22]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[21]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[21]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[20]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[20]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[19]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[19]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[18]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[18]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[17]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[17]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[16]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[16]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[15]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[15]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[14]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[14]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[13]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[13]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[12]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[12]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[11]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[11]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[10]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[10]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[9]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[9]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[8]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[8]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_voltage|readdata[2]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|av_readdata_pre[2]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[31]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[31]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[30]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[30]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[29]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[29]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[28]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[28]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[27]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[27]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[26]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[26]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[25]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[25]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[24]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[24]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[23]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[23]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[22]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[22]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[21]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[21]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[20]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[20]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[19]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[19]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[18]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[18]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[17]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[17]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[16]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[16]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[15]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[15]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[14]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[14]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[13]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[13]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[12]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[12]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[11]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[11]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[10]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[10]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[9]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[9]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[8]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[8]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[7]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[7]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[6]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[6]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[5]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[5]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[4]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[4]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgt_current|readdata[2]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|av_readdata_pre[2]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[31]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[31]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[30]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[30]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[29]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[29]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[28]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[28]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[27]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[27]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[26]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[26]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[25]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[25]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[24]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[24]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[23]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[23]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[22]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[22]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[21]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[21]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[20]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[20]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[19]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[19]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[18]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[18]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[17]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[17]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[16]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[16]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[15]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[15]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[14]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[14]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[13]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[13]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[12]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[12]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[11]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[11]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[10]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[10]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[9]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[9]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[7]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[7]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[6]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[6]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[4]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[4]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_voltage|readdata[1]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|av_readdata_pre[1]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[31]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[31]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[30]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[30]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[29]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[29]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[28]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[28]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[27]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[27]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[26]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[26]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[25]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[25]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[24]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[24]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[23]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[23]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[22]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[22]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[21]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[21]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[20]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[20]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[19]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[19]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[18]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[18]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[17]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[17]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[16]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[16]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[15]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[15]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[14]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[14]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[13]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[13]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[12]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[12]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[11]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[11]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[10]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[10]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[9]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[9]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[8]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[8]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[7]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[7]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[6]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[6]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgs_current|readdata[1]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|av_readdata_pre[1]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[31]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[31]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[30]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[30]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[29]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[29]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[28]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[28]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[27]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[27]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[26]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[26]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[25]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[25]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[24]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[24]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[23]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[23]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[22]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[22]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[21]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[21]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[20]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[20]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[19]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[19]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[18]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[18]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[17]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[17]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[16]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[16]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[15]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[15]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[14]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[14]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[13]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[13]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[12]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[12]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[11]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[11]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[10]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[10]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[9]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[9]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[8]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[8]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[5]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[5]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[4]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[4]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[2]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[2]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_voltage|readdata[1]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|av_readdata_pre[1]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[31]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[31]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[30]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[30]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[29]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[29]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[28]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[28]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[27]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[27]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[26]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[26]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[25]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[25]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[24]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[24]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[23]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[23]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[22]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[22]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[21]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[21]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[20]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[20]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[19]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[19]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[18]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[18]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[17]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[17]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[16]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[16]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[15]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[15]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[14]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[14]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[13]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[13]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[12]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[12]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[11]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[11]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[10]                                                                                                                                                                    ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[10]                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[9]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[9]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[8]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[8]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[7]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[7]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[5]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[5]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[4]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[4]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:vgr_current|readdata[3]                                                                                                                                                                     ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|av_readdata_pre[3]                                                                                          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[31]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[31]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[30]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[30]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[29]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[29]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[28]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[28]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[27]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[27]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[26]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[26]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[25]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[25]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[24]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[24]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[23]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[23]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[22]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[22]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[21]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[21]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[20]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[20]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[19]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[19]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[18]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[18]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[17]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[17]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[16]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[16]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[15]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[15]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[14]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[14]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[13]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[13]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[12]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[12]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[11]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[11]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[10]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[10]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[9]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[9]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[8]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[8]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[7]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[7]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[6]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[6]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[5]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[5]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[3]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[3]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvvoltage|readdata[1]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|av_readdata_pre[1]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[31]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[31]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[30]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[30]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[29]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[29]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[28]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[28]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[27]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[27]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[26]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[26]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[25]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[25]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[24]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[24]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[23]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[23]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[22]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[22]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[21]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[21]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[20]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[20]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[19]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[19]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[18]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[18]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[17]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[17]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[16]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[16]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[15]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[15]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[14]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[14]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[13]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[13]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[12]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[12]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[11]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[11]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[10]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[10]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[1]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[8]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[8]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[7]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[7]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[6]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[6]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[3]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[3]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[2]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[2]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[31]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[31]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[30]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[30]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[29]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[29]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[28]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[28]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[27]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[27]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[26]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[26]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[25]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[25]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[24]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[24]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[23]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[23]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[22]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[22]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[21]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[21]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[20]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[20]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[19]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[19]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[18]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[18]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[17]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[17]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[16]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[16]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[15]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[15]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[14]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[14]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[13]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[13]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[12]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[12]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[11]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[11]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[10]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[10]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[9]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[9]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[8]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[8]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[7]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[7]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[6]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[6]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[4]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[4]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[2]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[2]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bavoltage|readdata[1]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|av_readdata_pre[1]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[31]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[31]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[30]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[30]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[29]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[29]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[28]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[28]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[27]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[27]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[26]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[26]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[25]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[25]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[24]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[24]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[23]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[23]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[22]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[22]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[21]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[21]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[20]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[20]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[19]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[19]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[18]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[18]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[17]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[17]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[16]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[16]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[15]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[15]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[14]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[14]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[13]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[13]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[12]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[12]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:pvcurrent|readdata[9]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|av_readdata_pre[9]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[10]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[10]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[9]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[9]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[8]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[8]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[7]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[7]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[6]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[6]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[5]                                                                                                                                                                       ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[5]                                                                                            ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[1]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[1]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[1]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[1]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[1]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[1]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[1]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[1]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[1]                                                                                                               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                                                   ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                               ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]            ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]        ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]              ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]          ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]               ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                       ; Stuck at VCC              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                 ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]                ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[1][89]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem[0][86]                                                                                                             ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                       ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                       ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                       ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                       ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                       ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]          ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem[1][89]                                                                                                       ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]            ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]            ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]            ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]            ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
; cpu:u0|cpu_BAcurrent:bacurrent|readdata[11]                                                                                                                                                                      ; Stuck at GND              ; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|av_readdata_pre[11]                                                                                           ;
;                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1568  ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 1509  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1075  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                       ; 31      ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out          ; 1463    ;
; cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; 40      ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]           ; 1       ;
; cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]       ; 1       ;
; cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]           ; 1       ;
; cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]       ; 1       ;
; Total number of inverted registers = 9                                                                                                    ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator|wait_latency_counter[0]                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator|wait_latency_counter[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator|wait_latency_counter[1]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator|wait_latency_counter[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator|wait_latency_counter[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator|wait_latency_counter[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator|wait_latency_counter[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator|wait_latency_counter[1]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator|wait_latency_counter[0]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator|wait_latency_counter[1]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator|wait_latency_counter[1]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo|mem                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo|mem                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo|mem                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo|mem                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo|mem                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector2                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector13                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001|src_data[90]                                                                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001|src_data[92]                                                                                                                     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_hps_sensor_memory|cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001|src_channel[11]                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                       ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                        ;
; IP_TOOL_VERSION                       ; 18.1                  ; -    ; -                                                                        ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                        ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                        ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                        ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                          ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                           ;
; IP_TOOL_VERSION                       ; 18.1                             ; -    ; -                                                           ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                           ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                          ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                           ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                        ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                         ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                         ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                        ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                         ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                         ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                             ;
; S2F_Width      ; 2     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                         ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                       ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                       ;
; GENERIC_PLL                ; true      ; String                                                                                                                       ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                       ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                               ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                       ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                       ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                       ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                       ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                       ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                       ;
; DR_CLK_PHASE               ;           ; String                                                                                                                       ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                      ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                    ;
; IS_HHP_HPS                           ; true             ; String                                                                                                    ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                            ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                            ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                            ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                            ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                            ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                            ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                            ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                            ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                            ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                            ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                            ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                            ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                            ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                            ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                            ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                            ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                            ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                            ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                            ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                            ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                            ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                            ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                            ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                    ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                    ;
; TB_RATE                              ; FULL             ; String                                                                                                    ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                    ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                    ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                    ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                    ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                    ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                    ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                              ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                      ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                      ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                      ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                      ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                      ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                      ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                      ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                      ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                      ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                      ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                      ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                      ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                      ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                      ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                      ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                      ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                      ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                              ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                              ;
; TB_RATE                         ; FULL             ; String                                                                                                                                              ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                              ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                              ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                              ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                      ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                              ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                      ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                              ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                              ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                              ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                            ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                    ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                    ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                    ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                    ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                    ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                    ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                    ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                    ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                    ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                    ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                    ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                    ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                    ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                    ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                            ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                            ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                           ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                         ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                 ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                 ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                 ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                 ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                 ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                 ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                 ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                 ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                         ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                         ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                              ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                              ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                              ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                              ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                              ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                              ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                        ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                              ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                              ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                              ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                              ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                              ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                              ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                              ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                              ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                              ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                              ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                              ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                              ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                              ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                              ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                              ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                              ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                              ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                              ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                              ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                              ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                              ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                              ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                              ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                              ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                              ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                              ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                              ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                              ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                              ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                      ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                      ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                      ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                      ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                      ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                      ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                      ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                      ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                      ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                      ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                      ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                      ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                      ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                      ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                      ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                      ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                      ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                      ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                      ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                      ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                      ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                      ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                      ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                      ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                      ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                      ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                      ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                      ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                      ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                      ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                      ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                      ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                      ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                      ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                      ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                      ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                      ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                      ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                      ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                      ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                      ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                      ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                      ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                      ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                      ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                      ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TFAW                        ; TFAW_15                                                          ; String                                                                                      ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                      ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                      ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                      ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                      ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                      ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                      ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                      ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                      ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                      ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                      ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                      ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                      ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                      ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                      ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                      ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                      ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                      ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                      ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                      ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                      ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                      ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                      ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                      ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                      ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                      ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                      ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                      ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                      ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                      ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                      ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                      ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                      ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                      ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                      ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                      ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                      ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                      ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                      ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                      ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                      ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                      ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                      ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                      ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                      ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                      ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                      ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                      ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                      ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                      ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                      ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                              ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                              ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                              ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                              ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                              ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                              ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                              ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                              ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                              ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                              ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                              ;
; INTG_MEM_IF_TRFC                        ; 120                                                              ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                              ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                              ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                             ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                             ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                             ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                              ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                    ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                        ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                              ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                      ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                              ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                      ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                              ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                      ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                    ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                    ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                    ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                    ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                    ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                    ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                    ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                    ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                    ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                    ;
; AXI_VERSION               ; AXI3  ; String                                                                                                            ;
; PKT_THREAD_ID_H           ; 105   ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                    ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 112   ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 109   ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                  ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                  ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                  ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                  ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                  ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                  ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                  ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                 ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 12    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router_001|cpu_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 12    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_004|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_005|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_006|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_007|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_008|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_009|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_010|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_011|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_012|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_013|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_014|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                           ;
; VALID_WIDTH               ; 13    ; Signed Integer                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                           ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                           ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                           ;
; VALID_WIDTH               ; 13    ; Signed Integer                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                           ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                           ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                          ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                          ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                          ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                          ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                          ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                          ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                                          ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                        ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                        ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                        ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                        ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                          ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                           ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                           ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                           ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                           ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                           ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvcurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pvvoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bacurrent_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bavoltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_current_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgr_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgs_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vgt_voltage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                             ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                             ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                             ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:phase_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 13     ; Signed Integer                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 26    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 13     ; Signed Integer                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 26    ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                ;
+---------------------------+----------+-----------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                      ;
+---------------------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|altera_reset_controller:rst_controller_001"                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|altera_reset_controller:rst_controller"                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; b[25..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                   ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                    ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                       ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_voltage_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_voltage_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_voltage_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_voltage_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_voltage_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_voltage_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgt_current_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgt_current_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgs_current_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgs_current_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vgr_current_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vgr_current_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bavoltage_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bavoltage_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bacurrent_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bacurrent_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvvoltage_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvvoltage_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pvcurrent_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pvcurrent_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                             ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                          ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                          ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                          ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                          ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_voltage_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_voltage_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_voltage_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgt_current_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgs_current_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vgr_current_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bavoltage_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bacurrent_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvvoltage_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pvcurrent_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                    ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                    ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                    ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                    ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                    ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                        ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                        ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                    ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                    ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                          ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                            ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                            ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                            ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                       ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                   ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                  ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                  ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                  ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"       ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                  ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                                               ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0|cpu_hps_0:hps_0"                                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; h2f_AWID    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWADDR  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWLEN   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWSIZE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWBURST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWLOCK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWCACHE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWPROT  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWVALID ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WDATA   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WSTRB   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WLAST   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WVALID  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_BREADY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARID    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARADDR  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARLEN   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARSIZE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARBURST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARLOCK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARCACHE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARPROT  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARVALID ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_RREADY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_AWREADY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_WREADY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BRESP   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BVALID  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_ARREADY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RDATA   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RRESP   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RLAST   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RVALID  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u0"                                                                                                                      ;
+-----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                          ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; hps_0_h2f_reset_reset_n                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bacurrent_external_connection_export[4..1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bacurrent_external_connection_export[11..5]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; bacurrent_external_connection_export[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; bavoltage_external_connection_export[11..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; bavoltage_external_connection_export[2..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; bavoltage_external_connection_export[5]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bavoltage_external_connection_export[4]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; bavoltage_external_connection_export[3]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phase_external_connection_in_port[9..5]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phase_external_connection_in_port[11..10]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; phase_external_connection_in_port[2..0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; phase_external_connection_in_port[4]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; phase_external_connection_in_port[3]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phase_external_connection_out_port            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pvcurrent_external_connection_export[5..4]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pvcurrent_external_connection_export[11..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pvcurrent_external_connection_export[3..2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; pvcurrent_external_connection_export[1]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pvcurrent_external_connection_export[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; pvvoltage_external_connection_export[11..5]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pvvoltage_external_connection_export[1..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; pvvoltage_external_connection_export[4]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pvvoltage_external_connection_export[3]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; pvvoltage_external_connection_export[2]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vgr_current_external_connection_export[2..1]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vgr_current_external_connection_export[11..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgr_current_external_connection_export[5..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgr_current_external_connection_export[6]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vgr_current_external_connection_export[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgr_voltage_external_connection_export[7..6]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vgr_voltage_external_connection_export[11..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgr_voltage_external_connection_export[5..4]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgr_voltage_external_connection_export[2..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgr_voltage_external_connection_export[3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vgs_current_external_connection_export[5..2]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vgs_current_external_connection_export[11..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgs_current_external_connection_export[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgs_voltage_external_connection_export[3..2]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vgs_voltage_external_connection_export[11..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgs_voltage_external_connection_export[7..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgs_voltage_external_connection_export[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgs_voltage_external_connection_export[8]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vgs_voltage_external_connection_export[5]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vgs_voltage_external_connection_export[4]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgt_current_external_connection_export[11..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgt_current_external_connection_export[3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vgt_current_external_connection_export[2]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgt_current_external_connection_export[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vgt_current_external_connection_export[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgt_voltage_external_connection_export[7..3]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vgt_voltage_external_connection_export[11..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgt_voltage_external_connection_export[2]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; vgt_voltage_external_connection_export[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vgt_voltage_external_connection_export[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition   ;
+-----------------------------------------------+-------+
; Type                                          ; Count ;
+-----------------------------------------------+-------+
; arriav_ff                                     ; 1532  ;
;     CLR                                       ; 434   ;
;     ENA CLR                                   ; 1073  ;
;     ENA CLR SLD                               ; 2     ;
;     SCLR                                      ; 22    ;
;     plain                                     ; 1     ;
; arriav_hps_interface_boot_from_fpga           ; 1     ;
; arriav_hps_interface_clocks_resets            ; 1     ;
; arriav_hps_interface_dbg_apb                  ; 1     ;
; arriav_hps_interface_fpga2hps                 ; 1     ;
; arriav_hps_interface_fpga2sdram               ; 1     ;
; arriav_hps_interface_hps2fpga                 ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight    ; 1     ;
; arriav_hps_interface_tpiu_trace               ; 1     ;
; arriav_io_obuf                                ; 11    ;
; arriav_lcell_comb                             ; 1836  ;
;     arith                                     ; 96    ;
;         1 data inputs                         ; 30    ;
;         2 data inputs                         ; 52    ;
;         4 data inputs                         ; 13    ;
;         5 data inputs                         ; 1     ;
;     extend                                    ; 18    ;
;         7 data inputs                         ; 18    ;
;     normal                                    ; 1722  ;
;         0 data inputs                         ; 1     ;
;         1 data inputs                         ; 19    ;
;         2 data inputs                         ; 127   ;
;         3 data inputs                         ; 389   ;
;         4 data inputs                         ; 555   ;
;         5 data inputs                         ; 254   ;
;         6 data inputs                         ; 377   ;
; blackbox                                      ; 1     ;
;                 pu_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                 ; 137   ;
;                                               ;       ;
; Max LUT depth                                 ; 7.00  ;
; Average LUT depth                             ; 2.98  ;
+-----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition cpu_hps_0_hps_io_border:border ;
+------------------------------------+-------------------------------------------+
; Type                               ; Count                                     ;
+------------------------------------+-------------------------------------------+
; arriav_clk_phase_select            ; 46                                        ;
; arriav_ddio_in                     ; 32                                        ;
; arriav_ddio_oe                     ; 4                                         ;
; arriav_ddio_out                    ; 252                                       ;
; arriav_delay_chain                 ; 124                                       ;
; arriav_dll                         ; 1                                         ;
; arriav_dqs_config                  ; 4                                         ;
; arriav_dqs_delay_chain             ; 4                                         ;
; arriav_dqs_enable_ctrl             ; 4                                         ;
; arriav_ff                          ; 36                                        ;
;     plain                          ; 36                                        ;
; arriav_hps_peripheral_emac         ; 1                                         ;
; arriav_hps_peripheral_sdmmc        ; 1                                         ;
; arriav_hps_peripheral_uart         ; 1                                         ;
; arriav_hps_peripheral_usb          ; 1                                         ;
; arriav_hps_sdram_pll               ; 1                                         ;
; arriav_io_config                   ; 40                                        ;
; arriav_io_ibuf                     ; 36                                        ;
; arriav_io_obuf                     ; 60                                        ;
; arriav_ir_fifo_userdes             ; 32                                        ;
; arriav_lcell_comb                  ; 1                                         ;
;     normal                         ; 1                                         ;
;         0 data inputs              ; 1                                         ;
; arriav_leveling_delay_chain        ; 40                                        ;
; arriav_lfifo                       ; 4                                         ;
; arriav_mem_phy                     ; 1                                         ;
; arriav_read_fifo_read_clock_select ; 32                                        ;
; arriav_vfifo                       ; 4                                         ;
; boundary_port                      ; 106                                       ;
; cyclonev_hmc                       ; 1                                         ;
; cyclonev_termination               ; 1                                         ;
; cyclonev_termination_logic         ; 1                                         ;
; stratixv_pseudo_diff_out           ; 5                                         ;
;                                    ;                                           ;
; Max LUT depth                      ; 0.00                                      ;
; Average LUT depth                  ; 0.00                                      ;
+------------------------------------+-------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:05     ;
; cpu_hps_0_hps_io_border:border ; 00:00:01     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Mar 18 09:49:42 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_hps_sensor_memory -c top_hps_sensor_memory
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cpu/synthesis/cpu.vhd
    Info (12022): Found design unit 1: cpu-rtl File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/cpu.vhd Line: 81
    Info (12023): Found entity 1: cpu File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/cpu.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0 File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_mux File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_demux File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_mux File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_demux File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_002_default_decode File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_002 File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_default_decode File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_sw.v
    Info (12023): Found entity 1: cpu_sw File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_phase.v
    Info (12023): Found entity 1: cpu_phase File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_phase.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_led.v
    Info (12023): Found entity 1: cpu_led File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_hps_0.v
    Info (12023): Found entity 1: cpu_hps_0 File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_hps_0_hps_io.v
    Info (12023): Found entity 1: cpu_hps_0_hps_io File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: cpu_hps_0_hps_io_border File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: cpu_hps_0_fpga_interfaces File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_bacurrent.v
    Info (12023): Found entity 1: cpu_BAcurrent File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_BAcurrent.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file top_hps_sensor_memory.vhd
    Info (12022): Found design unit 1: top_hps_sensor_memory-test File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 119
    Info (12023): Found entity 1: top_hps_sensor_memory File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 5
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "top_hps_sensor_memory" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top_hps_sensor_memory.vhd(64): used implicit default value for signal "HPS_SPIM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 64
Warning (10541): VHDL Signal Declaration warning at top_hps_sensor_memory.vhd(66): used implicit default value for signal "HPS_SPIM_MOSI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 66
Warning (10873): Using initial value X (don't care) for net "LED[6..3]" at top_hps_sensor_memory.vhd(80) File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 80
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:u0" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 206
Info (12128): Elaborating entity "cpu_BAcurrent" for hierarchy "cpu:u0|cpu_BAcurrent:bacurrent" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/cpu.vhd Line: 523
Info (12128): Elaborating entity "cpu_hps_0" for hierarchy "cpu:u0|cpu_hps_0:hps_0" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/cpu.vhd Line: 613
Info (12128): Elaborating entity "cpu_hps_0_fpga_interfaces" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_fpga_interfaces:fpga_interfaces" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_hps_0.v Line: 320
Info (12128): Elaborating entity "cpu_hps_0_hps_io" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_hps_0.v Line: 373
Info (12128): Elaborating entity "cpu_hps_0_hps_io_border" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_hps_0_hps_io.v Line: 113
Info (12128): Elaborating entity "hps_sdram" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_hps_0_hps_io_border.sv Line: 265
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "cpu:u0|cpu_hps_0:hps_0|cpu_hps_0_hps_io:hps_io|cpu_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "cpu_led" for hierarchy "cpu:u0|cpu_led:led" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/cpu.vhd Line: 785
Info (12128): Elaborating entity "cpu_phase" for hierarchy "cpu:u0|cpu_phase:phase" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/cpu.vhd Line: 797
Info (12128): Elaborating entity "cpu_sw" for hierarchy "cpu:u0|cpu_sw:sw" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/cpu.vhd Line: 810
Info (12128): Elaborating entity "cpu_mm_interconnect_0" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/cpu.vhd Line: 819
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 1218
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2114
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2198
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2239
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2280
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 4288
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_default_decode" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv Line: 196
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_002" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 4320
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_002_default_decode" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 4562
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 4662
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_demux" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 5351
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_mux" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 5463
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_demux" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 5762
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_mux" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 6127
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv Line: 486
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "cpu_mm_interconnect_0_avalon_st_adapter" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 6245
Info (12128): Elaborating entity "cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "cpu:u0|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cpu:u0|altera_reset_controller:rst_controller" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/cpu.vhd Line: 894
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/cpu/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12241): 32 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "HPS_CONV_USB_N" has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 27
    Warning (13040): bidirectional pin "HPS_ENET_INT_N" has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 45
    Warning (13040): bidirectional pin "HPS_GSENSOR_INT" has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 53
    Warning (13040): bidirectional pin "HPS_I2C0_SCLK" has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 54
    Warning (13040): bidirectional pin "HPS_I2C0_SDAT" has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 55
    Warning (13040): bidirectional pin "HPS_I2C1_SCLK" has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 56
    Warning (13040): bidirectional pin "HPS_I2C1_SDAT" has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 57
    Warning (13040): bidirectional pin "HPS_KEY" has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 58
    Warning (13040): bidirectional pin "HPS_LED" has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 59
    Warning (13040): bidirectional pin "HPS_LTC_GPIO" has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 60
    Warning (13040): bidirectional pin "HPS_SPIM_SS" has no driver File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 67
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 36
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 37
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 37
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 37
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 37
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 38
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 38
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 47
    Warning (13010): Node "HPS_SD_CMD~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 62
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 63
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 63
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 63
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 63
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 71
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 71
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 71
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 71
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 71
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 71
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 71
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 71
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HPS_SPIM_CLK" is stuck at GND File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 64
    Warning (13410): Pin "HPS_SPIM_MOSI" is stuck at GND File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 66
    Warning (13410): Pin "LED[3]" is stuck at GND File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 80
    Warning (13410): Pin "LED[4]" is stuck at GND File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 80
    Warning (13410): Pin "LED[5]" is stuck at GND File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 80
    Warning (13410): Pin "LED[6]" is stuck at GND File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 80
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 544 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "cpu_hps_0_hps_io_border:border"
Warning (20013): Ignored 24 assignments for entity "top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored
Warning (20013): Ignored 296 assignments for entity "top_hps" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|hps_0|hps_io|border|hps_sdram_inst -entity top_hps was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_hps -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_hps -section_id Top was ignored
Warning (20013): Ignored 296 assignments for entity "top_hps_nios_memory" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|hps_0|hps_io|border|hps_sdram_inst -entity top_hps_nios_memory was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_hps_nios_memory -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_hps_nios_memory -section_id Top was ignored
Warning (20013): Ignored 296 assignments for entity "top_nios_memory_hps_resource" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|hps_system|hps_0|hps_io|border|hps_sdram_inst -entity top_nios_memory_hps_resource was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_nios_memory_hps_resource -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_nios_memory_hps_resource -section_id Top was ignored
Info (144001): Generated suppressed messages file D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/output_files/top_hps_sensor_memory.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 9
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 10
    Warning (15610): No output dependent on input pin "HPS_SPIM_MISO" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 65
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 77
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/top_hps_sensor_memory.vhd Line: 83
Info (21057): Implemented 3721 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 51 output pins
    Info (21060): Implemented 65 bidirectional pins
    Info (21061): Implemented 2939 logic cells
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1020 warnings
    Info: Peak virtual memory: 5186 megabytes
    Info: Processing ended: Fri Mar 18 09:53:10 2022
    Info: Elapsed time: 00:03:28
    Info: Total CPU time (on all processors): 00:03:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ENERO2022/InnovateFPGA/VHDL/top_hps_sensor_memory/output_files/top_hps_sensor_memory.map.smsg.


