

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'
================================================================
* Date:           Fri Sep  6 14:01:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.404 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        5|   921604|  16.665 ns|  3.072 ms|    5|  921604|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- MMIterOutRow_MMIterOutCol  |        3|   921602|         4|          1|          1|  1 ~ 921600|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filled_V = alloca i32 1"   --->   Operation 7 'alloca' 'filled_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%localbuffer_V = alloca i32 1"   --->   Operation 8 'alloca' 'localbuffer_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 9 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ldata1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_mat_data2, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_bound_per_npc_load" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1239]   --->   Operation 13 'read' 'cols_bound_per_npc_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%last_blk_width_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_load" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1239]   --->   Operation 14 'read' 'last_blk_width_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%op2_assign_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op2_assign" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1239]   --->   Operation 15 'read' 'op2_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%strideBased_cols_bound_per_npc_V_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %strideBased_cols_bound_per_npc_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1239]   --->   Operation 16 'read' 'strideBased_cols_bound_per_npc_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1239]   --->   Operation 17 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %j_V"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.47ns)   --->   "%store_ln0 = store i128 0, i128 %localbuffer_V"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %filled_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten"   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.99ns)   --->   "%icmp_ln1027 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read"   --->   Operation 24 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.01ns)   --->   "%add_ln1027 = add i32 %indvar_flatten_load, i32 1"   --->   Operation 25 'add' 'add_ln1027' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc36.loopexit, void %for.end38.loopexit.exitStub"   --->   Operation 26 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_V_load = load i16 %j_V"   --->   Operation 27 'load' 'j_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.10ns)   --->   "%icmp_ln1027_1 = icmp_eq  i16 %j_V_load, i16 %strideBased_cols_bound_per_npc_V_read"   --->   Operation 28 'icmp' 'icmp_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.35ns)   --->   "%select_ln1247 = select i1 %icmp_ln1027_1, i16 0, i16 %j_V_load" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1247]   --->   Operation 29 'select' 'select_ln1247' <Predicate = (!icmp_ln1027)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln1259 = store i32 %add_ln1027, i32 %indvar_flatten" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1259]   --->   Operation 30 'store' 'store_ln1259' <Predicate = (!icmp_ln1027)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i16 %select_ln1247"   --->   Operation 31 'zext' 'zext_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.99ns)   --->   "%bLast = icmp_eq  i32 %op2_assign_read, i32 %zext_ln1027"   --->   Operation 32 'icmp' 'bLast' <Predicate = (!icmp_ln1027)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln1027_2 = icmp_slt  i32 %zext_ln1027, i32 %cols_bound_per_npc_load_read"   --->   Operation 33 'icmp' 'icmp_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.42ns)   --->   "%br_ln1268 = br i1 %icmp_ln1027_2, void %if.end15, void %if.then10" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1268]   --->   Operation 34 'br' 'br_ln1268' <Predicate = (!icmp_ln1027)> <Delay = 0.42>
ST_3 : Operation 35 [1/1] (0.85ns)   --->   "%add_ln840 = add i16 %select_ln1247, i16 1"   --->   Operation 35 'add' 'add_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln1259 = store i16 %add_ln840, i16 %j_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1259]   --->   Operation 36 'store' 'store_ln1259' <Predicate = (!icmp_ln1027)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%filled_V_3 = load i8 %filled_V"   --->   Operation 37 'load' 'filled_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MMIterOutRow_MMIterOutCol_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 921600, i64 230400"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln1262 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1262]   --->   Operation 40 'specpipeline' 'specpipeline_ln1262' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1247]   --->   Operation 41 'specloopname' 'specloopname_ln1247' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.39ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_load_read, i4 8" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1286]   --->   Operation 42 'select' 'xf_bits_per_clock' <Predicate = (!icmp_ln1027)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1266 = sext i4 %xf_bits_per_clock" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1266]   --->   Operation 43 'sext' 'sext_ln1266' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1266 = zext i5 %sext_ln1266" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1266]   --->   Operation 44 'zext' 'zext_ln1266' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.21ns)   --->   "%val_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %out_mat_data2" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1269]   --->   Operation 45 'read' 'val_V' <Predicate = (!icmp_ln1027 & icmp_ln1027_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 46 [1/1] (0.42ns)   --->   "%br_ln1269 = br void %if.end15" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1269]   --->   Operation 46 'br' 'br_ln1269' <Predicate = (!icmp_ln1027 & icmp_ln1027_2)> <Delay = 0.42>
ST_4 : Operation 47 [1/1] (0.76ns)   --->   "%sub_ln1277 = sub i8 128, i8 %zext_ln1266" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1277]   --->   Operation 47 'sub' 'sub_ln1277' <Predicate = (!icmp_ln1027)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.84ns)   --->   "%icmp_ln1027_3 = icmp_ugt  i8 %sub_ln1277, i8 %filled_V_3"   --->   Operation 48 'icmp' 'icmp_ln1027_3' <Predicate = (!icmp_ln1027)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln1277 = br i1 %icmp_ln1027_3, void %if.else22_ifconv, void %if.end15.for.inc_crit_edge" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1277]   --->   Operation 49 'br' 'br_ln1277' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1496 = zext i8 %filled_V_3"   --->   Operation 50 'zext' 'zext_ln1496' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.77ns)   --->   "%ret_V_1 = sub i9 128, i9 %zext_ln1496"   --->   Operation 51 'sub' 'ret_V_1' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln938 = trunc i9 %ret_V_1"   --->   Operation 52 'trunc' 'trunc_ln938' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 4, i5 %sext_ln1266"   --->   Operation 53 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.42>
ST_4 : Operation 55 [1/1] (0.42ns)   --->   "%br_ln1277 = br void %for.inc" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1277]   --->   Operation 55 'br' 'br_ln1277' <Predicate = (!icmp_ln1027 & icmp_ln1027_3)> <Delay = 0.42>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node filled_next)   --->   "%conv3_i12_i_i923_pn = phi i8 %or_ln, void %if.else22_ifconv, i8 %zext_ln1266, void %if.end15.for.inc_crit_edge"   --->   Operation 56 'phi' 'conv3_i12_i_i923_pn' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.76ns) (out node of the LUT)   --->   "%filled_next = add i8 %conv3_i12_i_i923_pn, i8 %filled_V_3"   --->   Operation 57 'add' 'filled_next' <Predicate = (!icmp_ln1027)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln1259 = store i8 %filled_next, i8 %filled_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1259]   --->   Operation 58 'store' 'store_ln1259' <Predicate = (!icmp_ln1027)> <Delay = 0.42>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1259 = br void %for.body7" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1259]   --->   Operation 59 'br' 'br_ln1259' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%localbuffer_V_load = load i128 %localbuffer_V"   --->   Operation 77 'load' 'localbuffer_V_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %localbuffer_V_3_out, i128 %localbuffer_V_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln186 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %filled_V_1_out, i8 %filled_V_3"   --->   Operation 79 'write' 'write_ln186' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%val_V_1 = phi i24 %val_V, void %if.then10, i24 0, void %for.inc36.loopexit"   --->   Operation 60 'phi' 'val_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%localbuffer_V_load_1 = load i128 %localbuffer_V"   --->   Operation 61 'load' 'localbuffer_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1267 = zext i24 %val_V_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1267]   --->   Operation 62 'zext' 'zext_ln1267' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln930 = zext i8 %filled_V_3"   --->   Operation 63 'zext' 'zext_ln930' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%r_V_3 = shl i128 %zext_ln1267, i128 %zext_ln930"   --->   Operation 64 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.15ns) (out node of the LUT)   --->   "%ret_V = or i128 %r_V_3, i128 %localbuffer_V_load_1"   --->   Operation 65 'or' 'ret_V' <Predicate = true> <Delay = 1.15> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.21ns)   --->   "%write_ln1284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %ldata1, i128 %ret_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1284]   --->   Operation 66 'write' 'write_ln1284' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_1, i32 8"   --->   Operation 67 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%trunc_ln455 = trunc i9 %ret_V_1"   --->   Operation 68 'trunc' 'trunc_ln455' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.77ns)   --->   "%sub_ln553 = sub i7 0, i7 %trunc_ln938"   --->   Operation 69 'sub' 'sub_ln553' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%zext_ln930_1 = zext i7 %sub_ln553"   --->   Operation 70 'zext' 'zext_ln930_1' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%r_V = shl i128 %zext_ln1267, i128 %zext_ln930_1"   --->   Operation 71 'shl' 'r_V' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%zext_ln948 = zext i8 %trunc_ln455"   --->   Operation 72 'zext' 'zext_ln948' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%r_V_2 = lshr i128 %zext_ln1267, i128 %zext_ln948"   --->   Operation 73 'lshr' 'r_V_2' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.15ns) (out node of the LUT)   --->   "%localbuffer_V_3 = select i1 %p_Result_s, i128 %r_V, i128 %r_V_2"   --->   Operation 74 'select' 'localbuffer_V_3' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.47ns)   --->   "%store_ln936 = store i128 %localbuffer_V_3, i128 %localbuffer_V"   --->   Operation 75 'store' 'store_ln936' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.47>
ST_5 : Operation 76 [1/1] (0.47ns)   --->   "%store_ln1277 = store i128 %ret_V, i128 %localbuffer_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1277]   --->   Operation 76 'store' 'store_ln1277' <Predicate = (!icmp_ln1027 & icmp_ln1027_3)> <Delay = 0.47>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ strideBased_cols_bound_per_npc_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op2_assign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_blk_width_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols_bound_per_npc_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_mat_data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ localbuffer_V_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filled_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
filled_V                              (alloca           ) [ 011110]
localbuffer_V                         (alloca           ) [ 011111]
j_V                                   (alloca           ) [ 011100]
indvar_flatten                        (alloca           ) [ 011000]
specinterface_ln0                     (specinterface    ) [ 000000]
specinterface_ln0                     (specinterface    ) [ 000000]
cols_bound_per_npc_load_read          (read             ) [ 011100]
last_blk_width_load_read              (read             ) [ 011110]
op2_assign_read                       (read             ) [ 011100]
strideBased_cols_bound_per_npc_V_read (read             ) [ 011000]
bound_read                            (read             ) [ 011000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
store_ln0                             (store            ) [ 000000]
br_ln0                                (br               ) [ 000000]
indvar_flatten_load                   (load             ) [ 000000]
icmp_ln1027                           (icmp             ) [ 011111]
add_ln1027                            (add              ) [ 000000]
br_ln1027                             (br               ) [ 000000]
j_V_load                              (load             ) [ 000000]
icmp_ln1027_1                         (icmp             ) [ 000000]
select_ln1247                         (select           ) [ 010100]
store_ln1259                          (store            ) [ 000000]
zext_ln1027                           (zext             ) [ 000000]
bLast                                 (icmp             ) [ 010010]
icmp_ln1027_2                         (icmp             ) [ 010111]
br_ln1268                             (br               ) [ 010111]
add_ln840                             (add              ) [ 000000]
store_ln1259                          (store            ) [ 000000]
filled_V_3                            (load             ) [ 010001]
specloopname_ln0                      (specloopname     ) [ 000000]
speclooptripcount_ln0                 (speclooptripcount) [ 000000]
specpipeline_ln1262                   (specpipeline     ) [ 000000]
specloopname_ln1247                   (specloopname     ) [ 000000]
xf_bits_per_clock                     (select           ) [ 000000]
sext_ln1266                           (sext             ) [ 000000]
zext_ln1266                           (zext             ) [ 000000]
val_V                                 (read             ) [ 010111]
br_ln1269                             (br               ) [ 010111]
sub_ln1277                            (sub              ) [ 000000]
icmp_ln1027_3                         (icmp             ) [ 010011]
br_ln1277                             (br               ) [ 000000]
zext_ln1496                           (zext             ) [ 000000]
ret_V_1                               (sub              ) [ 010001]
trunc_ln938                           (trunc            ) [ 010001]
or_ln                                 (bitconcatenate   ) [ 000000]
br_ln0                                (br               ) [ 000000]
br_ln1277                             (br               ) [ 000000]
conv3_i12_i_i923_pn                   (phi              ) [ 000000]
filled_next                           (add              ) [ 000000]
store_ln1259                          (store            ) [ 000000]
br_ln1259                             (br               ) [ 000000]
val_V_1                               (phi              ) [ 010001]
localbuffer_V_load_1                  (load             ) [ 000000]
zext_ln1267                           (zext             ) [ 000000]
zext_ln930                            (zext             ) [ 000000]
r_V_3                                 (shl              ) [ 000000]
ret_V                                 (or               ) [ 000000]
write_ln1284                          (write            ) [ 000000]
p_Result_s                            (bitselect        ) [ 000000]
trunc_ln455                           (trunc            ) [ 000000]
sub_ln553                             (sub              ) [ 000000]
zext_ln930_1                          (zext             ) [ 000000]
r_V                                   (shl              ) [ 000000]
zext_ln948                            (zext             ) [ 000000]
r_V_2                                 (lshr             ) [ 000000]
localbuffer_V_3                       (select           ) [ 000000]
store_ln936                           (store            ) [ 000000]
store_ln1277                          (store            ) [ 000000]
localbuffer_V_load                    (load             ) [ 000000]
write_ln0                             (write            ) [ 000000]
write_ln186                           (write            ) [ 000000]
ret_ln0                               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strideBased_cols_bound_per_npc_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strideBased_cols_bound_per_npc_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op2_assign">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op2_assign"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="last_blk_width_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols_bound_per_npc_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_mat_data2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_mat_data2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ldata1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="localbuffer_V_3_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localbuffer_V_3_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filled_V_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filled_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MMIterOutRow_MMIterOutCol_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="filled_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filled_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="localbuffer_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localbuffer_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cols_bound_per_npc_load_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_load_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="last_blk_width_load_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_load_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="op2_assign_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op2_assign_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="strideBased_cols_bound_per_npc_V_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="strideBased_cols_bound_per_npc_V_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="bound_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="val_V_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="24" slack="0"/>
<pin id="134" dir="0" index="1" bw="24" slack="0"/>
<pin id="135" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln1284_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="128" slack="0"/>
<pin id="141" dir="0" index="2" bw="128" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1284/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln0_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="128" slack="0"/>
<pin id="148" dir="0" index="2" bw="128" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln186_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln186/4 "/>
</bind>
</comp>

<comp id="159" class="1005" name="conv3_i12_i_i923_pn_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="161" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="conv3_i12_i_i923_pn (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv3_i12_i_i923_pn_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv3_i12_i_i923_pn/4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="val_V_1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="24" slack="2"/>
<pin id="170" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="val_V_1 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="val_V_1_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="24" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="2"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_V_1/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="128" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvar_flatten_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln1027_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln1027_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="j_V_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="1"/>
<pin id="215" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_V_load/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln1027_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="1"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln1247_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="16" slack="0"/>
<pin id="225" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1247/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln1259_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1259/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln1027_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bLast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln1027_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_2/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln840_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="1"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln1259_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="2"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1259/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="filled_V_3_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="3"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filled_V_3/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="xf_bits_per_clock_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="4" slack="3"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln1266_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1266/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln1266_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1266/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sub_ln1277_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1277/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln1027_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_3/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln1496_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="ret_V_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln938_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="0"/>
<pin id="300" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln938/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="or_ln_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="filled_next_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filled_next/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln1259_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="3"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1259/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="localbuffer_V_load_1_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="128" slack="4"/>
<pin id="324" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localbuffer_V_load_1/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln1267_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="24" slack="0"/>
<pin id="327" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1267/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln930_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln930/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="r_V_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="24" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="ret_V_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="128" slack="0"/>
<pin id="340" dir="0" index="1" bw="128" slack="0"/>
<pin id="341" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_Result_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="9" slack="1"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln455_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="1"/>
<pin id="354" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln455/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sub_ln553_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="7" slack="1"/>
<pin id="358" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln553/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln930_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln930_1/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="r_V_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="24" slack="0"/>
<pin id="366" dir="0" index="1" bw="7" slack="0"/>
<pin id="367" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln948_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln948/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="r_V_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="24" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="localbuffer_V_3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="128" slack="0"/>
<pin id="383" dir="0" index="2" bw="128" slack="0"/>
<pin id="384" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="localbuffer_V_3/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln936_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="128" slack="0"/>
<pin id="390" dir="0" index="1" bw="128" slack="4"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln936/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln1277_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="128" slack="0"/>
<pin id="395" dir="0" index="1" bw="128" slack="4"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1277/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="localbuffer_V_load_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="128" slack="3"/>
<pin id="400" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localbuffer_V_load/4 "/>
</bind>
</comp>

<comp id="402" class="1005" name="filled_V_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="filled_V "/>
</bind>
</comp>

<comp id="409" class="1005" name="localbuffer_V_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="128" slack="0"/>
<pin id="411" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="localbuffer_V "/>
</bind>
</comp>

<comp id="418" class="1005" name="j_V_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="425" class="1005" name="indvar_flatten_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="432" class="1005" name="cols_bound_per_npc_load_read_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2"/>
<pin id="434" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_load_read "/>
</bind>
</comp>

<comp id="437" class="1005" name="last_blk_width_load_read_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="3"/>
<pin id="439" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="last_blk_width_load_read "/>
</bind>
</comp>

<comp id="442" class="1005" name="op2_assign_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="2"/>
<pin id="444" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign_read "/>
</bind>
</comp>

<comp id="447" class="1005" name="strideBased_cols_bound_per_npc_V_read_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="1"/>
<pin id="449" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="strideBased_cols_bound_per_npc_V_read "/>
</bind>
</comp>

<comp id="452" class="1005" name="bound_read_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="457" class="1005" name="icmp_ln1027_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="461" class="1005" name="select_ln1247_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="1"/>
<pin id="463" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1247 "/>
</bind>
</comp>

<comp id="467" class="1005" name="bLast_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bLast "/>
</bind>
</comp>

<comp id="472" class="1005" name="icmp_ln1027_2_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027_2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="filled_V_3_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="1"/>
<pin id="478" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="filled_V_3 "/>
</bind>
</comp>

<comp id="481" class="1005" name="val_V_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="24" slack="1"/>
<pin id="483" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="val_V "/>
</bind>
</comp>

<comp id="486" class="1005" name="icmp_ln1027_3_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027_3 "/>
</bind>
</comp>

<comp id="490" class="1005" name="ret_V_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="1"/>
<pin id="492" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="trunc_ln938_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="1"/>
<pin id="498" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln938 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="62" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="74" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="84" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="199" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="213" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="207" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="234" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="266"><net_src comp="60" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="261" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="280"><net_src comp="64" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="257" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="257" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="66" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="68" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="267" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="302" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="315"><net_src comp="162" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="257" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="172" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="325" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="322" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="338" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="350"><net_src comp="76" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="78" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="359"><net_src comp="80" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="325" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="352" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="325" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="370" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="345" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="364" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="374" pin="2"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="338" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="405"><net_src comp="86" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="412"><net_src comp="90" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="416"><net_src comp="409" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="421"><net_src comp="94" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="428"><net_src comp="98" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="435"><net_src comp="102" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="440"><net_src comp="108" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="445"><net_src comp="114" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="450"><net_src comp="120" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="455"><net_src comp="126" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="460"><net_src comp="202" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="221" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="470"><net_src comp="237" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="475"><net_src comp="242" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="257" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="484"><net_src comp="132" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="489"><net_src comp="282" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="292" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="499"><net_src comp="298" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="355" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ldata1 | {5 }
	Port: localbuffer_V_3_out | {4 }
	Port: filled_V_1_out | {4 }
 - Input state : 
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : bound | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : strideBased_cols_bound_per_npc_V | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : op2_assign | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : last_blk_width_load | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : cols_bound_per_npc_load | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : out_mat_data2 | {4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1027 : 1
		add_ln1027 : 1
		br_ln1027 : 2
		icmp_ln1027_1 : 1
		select_ln1247 : 2
		store_ln1259 : 2
	State 3
		bLast : 1
		icmp_ln1027_2 : 1
		br_ln1268 : 2
		store_ln1259 : 1
	State 4
		sext_ln1266 : 1
		zext_ln1266 : 2
		sub_ln1277 : 3
		icmp_ln1027_3 : 4
		br_ln1277 : 5
		zext_ln1496 : 1
		ret_V_1 : 2
		trunc_ln938 : 3
		or_ln : 2
		conv3_i12_i_i923_pn : 3
		filled_next : 4
		store_ln1259 : 5
		write_ln0 : 1
		write_ln186 : 1
	State 5
		zext_ln1267 : 1
		r_V_3 : 2
		ret_V : 3
		write_ln1284 : 3
		zext_ln930_1 : 1
		r_V : 2
		zext_ln948 : 1
		r_V_2 : 2
		localbuffer_V_3 : 3
		store_ln936 : 4
		store_ln1277 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|
|    or    |                    ret_V_fu_338                   |    0    |   128   |
|----------|---------------------------------------------------|---------|---------|
|          |                select_ln1247_fu_221               |    0    |    16   |
|  select  |              xf_bits_per_clock_fu_261             |    0    |    4    |
|          |               localbuffer_V_3_fu_380              |    0    |   107   |
|----------|---------------------------------------------------|---------|---------|
|    shl   |                    r_V_3_fu_332                   |    0    |    63   |
|          |                     r_V_fu_364                    |    0    |    63   |
|----------|---------------------------------------------------|---------|---------|
|          |                 icmp_ln1027_fu_202                |    0    |    20   |
|          |                icmp_ln1027_1_fu_216               |    0    |    13   |
|   icmp   |                    bLast_fu_237                   |    0    |    20   |
|          |                icmp_ln1027_2_fu_242               |    0    |    20   |
|          |                icmp_ln1027_3_fu_282               |    0    |    11   |
|----------|---------------------------------------------------|---------|---------|
|          |                 add_ln1027_fu_207                 |    0    |    39   |
|    add   |                  add_ln840_fu_247                 |    0    |    23   |
|          |                 filled_next_fu_311                |    0    |    15   |
|----------|---------------------------------------------------|---------|---------|
|   lshr   |                    r_V_2_fu_374                   |    0    |    63   |
|----------|---------------------------------------------------|---------|---------|
|          |                 sub_ln1277_fu_276                 |    0    |    15   |
|    sub   |                   ret_V_1_fu_292                  |    0    |    16   |
|          |                  sub_ln553_fu_355                 |    0    |    14   |
|----------|---------------------------------------------------|---------|---------|
|          |      cols_bound_per_npc_load_read_read_fu_102     |    0    |    0    |
|          |        last_blk_width_load_read_read_fu_108       |    0    |    0    |
|   read   |            op2_assign_read_read_fu_114            |    0    |    0    |
|          | strideBased_cols_bound_per_npc_V_read_read_fu_120 |    0    |    0    |
|          |               bound_read_read_fu_126              |    0    |    0    |
|          |                 val_V_read_fu_132                 |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |             write_ln1284_write_fu_138             |    0    |    0    |
|   write  |               write_ln0_write_fu_145              |    0    |    0    |
|          |              write_ln186_write_fu_152             |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                 zext_ln1027_fu_234                |    0    |    0    |
|          |                 zext_ln1266_fu_271                |    0    |    0    |
|          |                 zext_ln1496_fu_288                |    0    |    0    |
|   zext   |                 zext_ln1267_fu_325                |    0    |    0    |
|          |                 zext_ln930_fu_329                 |    0    |    0    |
|          |                zext_ln930_1_fu_360                |    0    |    0    |
|          |                 zext_ln948_fu_370                 |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   sext   |                 sext_ln1266_fu_267                |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   trunc  |                 trunc_ln938_fu_298                |    0    |    0    |
|          |                 trunc_ln455_fu_352                |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|bitconcatenate|                    or_ln_fu_302                   |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
| bitselect|                 p_Result_s_fu_345                 |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   Total  |                                                   |    0    |   650   |
|----------|---------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|                bLast_reg_467                |    1   |
|              bound_read_reg_452             |   32   |
|     cols_bound_per_npc_load_read_reg_432    |   32   |
|         conv3_i12_i_i923_pn_reg_159         |    8   |
|              filled_V_3_reg_476             |    8   |
|               filled_V_reg_402              |    8   |
|            icmp_ln1027_2_reg_472            |    1   |
|            icmp_ln1027_3_reg_486            |    1   |
|             icmp_ln1027_reg_457             |    1   |
|            indvar_flatten_reg_425           |   32   |
|                 j_V_reg_418                 |   16   |
|       last_blk_width_load_read_reg_437      |    4   |
|            localbuffer_V_reg_409            |   128  |
|           op2_assign_read_reg_442           |   32   |
|               ret_V_1_reg_490               |    9   |
|            select_ln1247_reg_461            |   16   |
|strideBased_cols_bound_per_npc_V_read_reg_447|   16   |
|             trunc_ln938_reg_496             |    7   |
|               val_V_1_reg_168               |   24   |
|                val_V_reg_481                |   24   |
+---------------------------------------------+--------+
|                    Total                    |   400  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   650  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   400  |    -   |
+-----------+--------+--------+
|   Total   |   400  |   650  |
+-----------+--------+--------+
