 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 17:45:29 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          7.63
  Critical Path Slack:          -6.64
  Critical Path Clk Period:      1.50
  Total Negative Slack:      -3598.04
  No. of Violating Paths:      619.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               4005
  Buf/Inv Cell Count:             671
  Buf Cell Count:                  36
  Inv Cell Count:                 635
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3385
  Sequential Cell Count:          620
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    16792.354870
  Noncombinational Area: 13231.412605
  Buf/Inv Area:           2695.084726
  Total Buffer Area:           221.46
  Total Inverter Area:        2473.62
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             30023.767475
  Design Area:           30023.767475


  Design Rules
  -----------------------------------
  Total Number of Nets:          4020
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                 15.42
  Mapping Optimization:               37.13
  -----------------------------------------
  Overall Compile Time:               63.85
  Overall Compile Wall Clock Time:    64.86

  --------------------------------------------------------------------

  Design  WNS: 6.64  TNS: 3598.04  Number of Violating Paths: 619


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
