Analysis & Synthesis report for DS18B20_v2
Mon Jul 13 11:42:11 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DS18B20_v2|Binary_to_BCD_temperature:BCD_temp|r_SM_Main
 11. State Machine - |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_SM_Main
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp
 19. Parameter Settings for User Entity Instance: SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: Binary_to_BCD_temperature:BCD_temp
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "RTC_DS3231:RTC_DS3231"
 24. Port Connectivity Checks: "Binary_to_BCD_temperature:BCD_temp"
 25. Port Connectivity Checks: "SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity"
 26. Port Connectivity Checks: "SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp"
 27. Port Connectivity Checks: "SHT10:TEMP_AND_HUMIDITY"
 28. Signal Tap Logic Analyzer Settings
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Connections to In-System Debugging Instance "auto_signaltap_0"
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 13 11:42:10 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; DS18B20_v2                                  ;
; Top-level Entity Name              ; DS18B20_v2                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,203                                       ;
;     Total combinational functions  ; 2,166                                       ;
;     Dedicated logic registers      ; 1,966                                       ;
; Total registers                    ; 1966                                        ;
; Total pins                         ; 72                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 52,096                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8GES   ;                    ;
; Top-level entity name                                            ; DS18B20_v2         ; DS18B20_v2         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 2                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; RTC_DS3231.v                                                       ; yes             ; User Verilog HDL File                        ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v                                                       ;             ;
; binary_to_bcd_temp.v                                               ; yes             ; User Verilog HDL File                        ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd_temp.v                                               ;             ;
; binary_to_bcd.v                                                    ; yes             ; User Verilog HDL File                        ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd.v                                                    ;             ;
; DS18B20_v2.v                                                       ; yes             ; User Verilog HDL File                        ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v                                                       ;             ;
; SHD0028.v                                                          ; yes             ; User Verilog HDL File                        ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHD0028.v                                                          ;             ;
; SHT10.v                                                            ; yes             ; User Verilog HDL File                        ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v                                                            ;             ;
; HUMIDITY_WIDE.v                                                    ; yes             ; User Wizard-Generated File                   ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/HUMIDITY_WIDE.v                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;             ;
; db/altsyncram_2j91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/altsyncram_2j91.tdf                                             ;             ;
; ../HUMIDITY_WIDE.mif                                               ; yes             ; Auto-Found Memory Initialization File        ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/HUMIDITY_WIDE.mif                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                          ;             ;
; db/altsyncram_ag14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/altsyncram_ag14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                    ;             ;
; db/mux_i7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/mux_i7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                         ;             ;
; db/cntr_grh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cntr_grh.tdf                                                    ;             ;
; db/cmpr_jrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cmpr_jrb.tdf                                                    ;             ;
; db/cntr_8hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cntr_8hi.tdf                                                    ;             ;
; db/cntr_4rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cntr_4rh.tdf                                                    ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cmpr_grb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                     ; altera_sld  ;
; db/ip/sld16aa908c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/ip/sld16aa908c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 3,203       ;
;                                             ;             ;
; Total combinational functions               ; 2166        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1213        ;
;     -- 3 input functions                    ; 539         ;
;     -- <=2 input functions                  ; 414         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1948        ;
;     -- arithmetic mode                      ; 218         ;
;                                             ;             ;
; Total registers                             ; 1966        ;
;     -- Dedicated logic registers            ; 1966        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 72          ;
; Total memory bits                           ; 52096       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; strobe~reg0 ;
; Maximum fan-out                             ; 884         ;
; Total fan-out                               ; 14929       ;
; Average fan-out                             ; 3.40        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DS18B20_v2                                                                                                                             ; 2166 (262)          ; 1966 (87)                 ; 52096       ; 0          ; 0            ; 0       ; 0         ; 72   ; 0            ; 0          ; |DS18B20_v2                                                                                                                                                                                                                                                                                                                                            ; DS18B20_v2                        ; work         ;
;    |Binary_to_BCD_temperature:BCD_temp|                                                                                                 ; 68 (68)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|Binary_to_BCD_temperature:BCD_temp                                                                                                                                                                                                                                                                                                         ; Binary_to_BCD_temperature         ; work         ;
;    |RTC_DS3231:RTC_DS3231|                                                                                                              ; 696 (696)           ; 261 (261)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|RTC_DS3231:RTC_DS3231                                                                                                                                                                                                                                                                                                                      ; RTC_DS3231                        ; work         ;
;    |SHD0028:SEGMENTS_DISPLAY|                                                                                                           ; 162 (162)           ; 59 (59)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|SHD0028:SEGMENTS_DISPLAY                                                                                                                                                                                                                                                                                                                   ; SHD0028                           ; work         ;
;    |SHT10:TEMP_AND_HUMIDITY|                                                                                                            ; 266 (198)           ; 112 (73)                  ; 40960       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY                                                                                                                                                                                                                                                                                                                    ; SHT10                             ; work         ;
;       |Binary_to_BCD_Humidity:BCD_temp|                                                                                                 ; 68 (68)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp                                                                                                                                                                                                                                                                                    ; Binary_to_BCD_Humidity            ; work         ;
;       |HUMIDITY_WIDE:Convert_to_RealHumidity|                                                                                           ; 0 (0)               ; 0 (0)                     ; 40960       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity                                                                                                                                                                                                                                                                              ; HUMIDITY_WIDE                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 40960       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_2j91:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 40960       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated                                                                                                                                                                                                               ; altsyncram_2j91                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 90 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (87)            ; 85 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 584 (2)             ; 1318 (174)                ; 11136       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 582 (0)             ; 1144 (0)                  ; 11136       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 582 (88)            ; 1144 (422)                ; 11136       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_i7c:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                              ; mux_i7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 11136       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ag14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 11136       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ag14:auto_generated                                                                                                                                                 ; altsyncram_ag14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 205 (1)             ; 451 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 174 (0)             ; 435 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 261 (261)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 174 (0)             ; 174 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 30 (30)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 152 (10)            ; 136 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_grh:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_grh:auto_generated                                                             ; cntr_grh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                      ; cntr_8hi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                            ; cntr_4rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 87 (87)             ; 87 (87)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DS18B20_v2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+
; SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|ALTSYNCRAM                                                               ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152 ; ../HUMIDITY_WIDE.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ag14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 87           ; 128          ; 87           ; 11136 ; None                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity                                                                                                                                                                                                       ; HUMIDITY_WIDE.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DS18B20_v2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DS18B20_v2|Binary_to_BCD_temperature:BCD_temp|r_SM_Main                                                                                                      ;
+-------------------------------+----------------------+-------------------------------+-----------------+-------------------------------+-------------------+------------------+
; Name                          ; r_SM_Main.s_BCD_DONE ; r_SM_Main.s_CHECK_DIGIT_INDEX ; r_SM_Main.s_ADD ; r_SM_Main.s_CHECK_SHIFT_INDEX ; r_SM_Main.s_SHIFT ; r_SM_Main.s_IDLE ;
+-------------------------------+----------------------+-------------------------------+-----------------+-------------------------------+-------------------+------------------+
; r_SM_Main.s_IDLE              ; 0                    ; 0                             ; 0               ; 0                             ; 0                 ; 0                ;
; r_SM_Main.s_SHIFT             ; 0                    ; 0                             ; 0               ; 0                             ; 1                 ; 1                ;
; r_SM_Main.s_CHECK_SHIFT_INDEX ; 0                    ; 0                             ; 0               ; 1                             ; 0                 ; 1                ;
; r_SM_Main.s_ADD               ; 0                    ; 0                             ; 1               ; 0                             ; 0                 ; 1                ;
; r_SM_Main.s_CHECK_DIGIT_INDEX ; 0                    ; 1                             ; 0               ; 0                             ; 0                 ; 1                ;
; r_SM_Main.s_BCD_DONE          ; 1                    ; 0                             ; 0               ; 0                             ; 0                 ; 1                ;
+-------------------------------+----------------------+-------------------------------+-----------------+-------------------------------+-------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_SM_Main                                                                                 ;
+-------------------------------+----------------------+-------------------------------+-----------------+-------------------------------+-------------------+------------------+
; Name                          ; r_SM_Main.s_BCD_DONE ; r_SM_Main.s_CHECK_DIGIT_INDEX ; r_SM_Main.s_ADD ; r_SM_Main.s_CHECK_SHIFT_INDEX ; r_SM_Main.s_SHIFT ; r_SM_Main.s_IDLE ;
+-------------------------------+----------------------+-------------------------------+-----------------+-------------------------------+-------------------+------------------+
; r_SM_Main.s_IDLE              ; 0                    ; 0                             ; 0               ; 0                             ; 0                 ; 0                ;
; r_SM_Main.s_SHIFT             ; 0                    ; 0                             ; 0               ; 0                             ; 1                 ; 1                ;
; r_SM_Main.s_CHECK_SHIFT_INDEX ; 0                    ; 0                             ; 0               ; 1                             ; 0                 ; 1                ;
; r_SM_Main.s_ADD               ; 0                    ; 0                             ; 1               ; 0                             ; 0                 ; 1                ;
; r_SM_Main.s_CHECK_DIGIT_INDEX ; 0                    ; 1                             ; 0               ; 0                             ; 0                 ; 1                ;
; r_SM_Main.s_BCD_DONE          ; 1                    ; 0                             ; 0               ; 0                             ; 0                 ; 1                ;
+-------------------------------+----------------------+-------------------------------+-----------------+-------------------------------+-------------------+------------------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                               ;
+---------------------------------------------------------------------+--------------------------------------------+
; Register name                                                       ; Reason for Removal                         ;
+---------------------------------------------------------------------+--------------------------------------------+
; SHD0028:SEGMENTS_DISPLAY|SHD0028_ENABLE_n                           ; Stuck at GND due to stuck port data_in     ;
; RTC_DS3231:RTC_DS3231|STATE[6,7]                                    ; Merged with RTC_DS3231:RTC_DS3231|STATE[5] ;
; STATE[5]~reg0                                                       ; Stuck at GND due to stuck port data_in     ;
; RTC_DS3231:RTC_DS3231|STATE[5]                                      ; Stuck at GND due to stuck port data_in     ;
; Binary_to_BCD_temperature:BCD_temp|r_SM_Main~2                      ; Lost fanout                                ;
; Binary_to_BCD_temperature:BCD_temp|r_SM_Main~3                      ; Lost fanout                                ;
; Binary_to_BCD_temperature:BCD_temp|r_SM_Main~4                      ; Lost fanout                                ;
; SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_SM_Main~2 ; Lost fanout                                ;
; SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_SM_Main~3 ; Lost fanout                                ;
; SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_SM_Main~4 ; Lost fanout                                ;
; Total Number of Removed Registers = 11                              ;                                            ;
+---------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1966  ;
; Number of registers using Synchronous Clear  ; 122   ;
; Number of registers using Synchronous Load   ; 113   ;
; Number of registers using Asynchronous Clear ; 476   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1012  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RTC_DS3231:RTC_DS3231|STATE[2]                                                                                                                                                                                                                                                                                                  ; 27      ;
; RTC_DS3231:RTC_DS3231|STATE[4]                                                                                                                                                                                                                                                                                                  ; 19      ;
; SHT10:TEMP_AND_HUMIDITY|STATE[0]                                                                                                                                                                                                                                                                                                ; 23      ;
; SHT10:TEMP_AND_HUMIDITY|STATE[1]                                                                                                                                                                                                                                                                                                ; 29      ;
; SHT10:TEMP_AND_HUMIDITY|STATE[2]                                                                                                                                                                                                                                                                                                ; 26      ;
; SHT10:TEMP_AND_HUMIDITY|STATE[3]                                                                                                                                                                                                                                                                                                ; 23      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DS18B20_v2|CntBits[1]                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DS18B20_v2|TEMPERATURE_VALUE[1]~reg0                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DS18B20_v2|TEMPERATURE_VALUE[5]~reg0                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DS18B20_v2|CNT_ROM_BITS[0]                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|COMMAND[6]                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DS18B20_v2|Binary_to_BCD_temperature:BCD_temp|r_Binary[9]                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DS18B20_v2|Binary_to_BCD_temperature:BCD_temp|r_Binary[5]                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_Binary[6] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_CONTROL[7]                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[1]                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_OFFSET[4]                                 ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DS18B20_v2|COMMAND_ROM[4]                                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_LSB_TEMP[3]                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_MSB_TEMP[2]                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_ALARM2_DAYS_DATE[1]                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_ALARM2_HOURS[3]                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_ALARM2_MINUTES[3]                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_ALARM1_DAYS_DATE[3]                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_ALARM1_HOURS[4]                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_ALARM1_MINUTES[4]                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_ALARM1_SECONDS[5]                         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_SECONDS[4]                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_YEAR[6]                                   ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_MINUTES[2]                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_CENTURY_MONTH[2]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_HOURS[3]                                  ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_DATE[5]                                   ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|RTC_DAY[4]                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|CNT_BITS_COMMAND[0]                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|ADDRESS[1]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DS18B20_v2|Binary_to_BCD_temperature:BCD_temp|r_BCD[6]                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DS18B20_v2|Binary_to_BCD_temperature:BCD_temp|r_BCD[10]                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_BCD[5]    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_BCD[9]    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DS18B20_v2|Binary_to_BCD_temperature:BCD_temp|r_BCD[1]                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|r_BCD[3]    ;
; 19:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |DS18B20_v2|SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[2]                               ;
; 19:1               ; 5 bits    ; 60 LEs        ; 35 LEs               ; 25 LEs                 ; Yes        ; |DS18B20_v2|SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[5]                               ;
; 19:1               ; 3 bits    ; 36 LEs        ; 21 LEs               ; 15 LEs                 ; Yes        ; |DS18B20_v2|SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[9]                               ;
; 19:1               ; 4 bits    ; 48 LEs        ; 28 LEs               ; 20 LEs                 ; Yes        ; |DS18B20_v2|SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[10]                              ;
; 19:1               ; 6 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |DS18B20_v2|SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[42]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |DS18B20_v2|RTC_DS3231:RTC_DS3231|CNT_BITS_COMMAND[2]                           ;
; 13:1               ; 29 bits   ; 232 LEs       ; 29 LEs               ; 203 LEs                ; Yes        ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|CounterGeneral[11]                          ;
; 34:1               ; 7 bits    ; 154 LEs       ; 49 LEs               ; 105 LEs                ; Yes        ; |DS18B20_v2|SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[22]                              ;
; 34:1               ; 7 bits    ; 154 LEs       ; 49 LEs               ; 105 LEs                ; Yes        ; |DS18B20_v2|SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[28]                              ;
; 34:1               ; 7 bits    ; 154 LEs       ; 98 LEs               ; 56 LEs                 ; Yes        ; |DS18B20_v2|SHD0028:SEGMENTS_DISPLAY|SERIAL_IN[37]                              ;
; 13:1               ; 25 bits   ; 200 LEs       ; 25 LEs               ; 175 LEs                ; Yes        ; |DS18B20_v2|cnt[15]                                                             ;
; 67:1               ; 2 bits    ; 88 LEs        ; 20 LEs               ; 68 LEs                 ; Yes        ; |DS18B20_v2|STATE[0]~reg0                                                       ;
; 23:1               ; 4 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|STATE[3]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DS18B20_v2|Binary_to_BCD_temperature:BCD_temp|Mux1                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DS18B20_v2|SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp|Mux3        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |DS18B20_v2|DATA_OUTPUT                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DS18B20_v2|DATA_OUTPUT                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; INPUT_WIDTH    ; 10    ; Signed Integer                                                              ;
; DECIMAL_DIGITS ; 3     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                        ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; ../HUMIDITY_WIDE.mif ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_2j91      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Binary_to_BCD_temperature:BCD_temp ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INPUT_WIDTH    ; 10    ; Signed Integer                                         ;
; DECIMAL_DIGITS ; 3     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 87                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 87                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 282                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 87                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                             ;
; Entity Instance                           ; SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 12                                                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RTC_DS3231:RTC_DS3231"                                                                                           ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; RTC_DAY_SEND ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; STATE        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Binary_to_BCD_temperature:BCD_temp"                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; i_Binary ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "i_Binary[9..8]" will be connected to GND. ;
; o_BCD    ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (8 bits) it drives; bit(s) "o_BCD[11..8]" have no fanouts                        ;
; o_DV     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity"                                                           ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (10 bits) it drives; bit(s) "q[11..10]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp"                                                                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_BCD ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; o_DV  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SHT10:TEMP_AND_HUMIDITY"                                                                                                                                        ;
+----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type    ; Severity         ; Details                                                                                                                                      ;
+----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; strobe         ; Output  ; Info             ; Explicitly unconnected                                                                                                                       ;
; CLK_2MHz       ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; ENABLE         ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; DATA_HUMIDITY  ; Output  ; Info             ; Explicitly unconnected                                                                                                                       ;
; STATE          ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CLK_2MHZ       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SHT10_START    ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; HUMIDITY_VALUE ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 87                  ; 87               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 128                         ;
; cycloneiii_ff         ; 558                         ;
;     ENA               ; 382                         ;
;     ENA SCLR          ; 74                          ;
;     ENA SLD           ; 29                          ;
;     SLD               ; 19                          ;
;     plain             ; 54                          ;
; cycloneiii_io_obuf    ; 3                           ;
; cycloneiii_lcell_comb ; 1455                        ;
;     arith             ; 142                         ;
;         2 data inputs ; 141                         ;
;         3 data inputs ; 1                           ;
;     normal            ; 1313                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 121                         ;
;         3 data inputs ; 329                         ;
;         4 data inputs ; 844                         ;
; cycloneiii_ram_block  ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 5.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                          ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                           ; Details ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+---------+
; DATA_OUTPUT[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~27                              ; N/A     ;
; DATA_OUTPUT[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~27                              ; N/A     ;
; DATA_OUTPUT[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~47                              ; N/A     ;
; DATA_OUTPUT[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~47                              ; N/A     ;
; DATA_OUTPUT[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~49                              ; N/A     ;
; DATA_OUTPUT[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~49                              ; N/A     ;
; DATA_OUTPUT[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~65                              ; N/A     ;
; DATA_OUTPUT[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~65                              ; N/A     ;
; DATA_OUTPUT[13]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~66                              ; N/A     ;
; DATA_OUTPUT[13]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~66                              ; N/A     ;
; DATA_OUTPUT[14]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~52                              ; N/A     ;
; DATA_OUTPUT[14]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~52                              ; N/A     ;
; DATA_OUTPUT[15]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~53                              ; N/A     ;
; DATA_OUTPUT[15]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~53                              ; N/A     ;
; DATA_OUTPUT[16]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~67                              ; N/A     ;
; DATA_OUTPUT[16]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~67                              ; N/A     ;
; DATA_OUTPUT[17]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~68                              ; N/A     ;
; DATA_OUTPUT[17]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~68                              ; N/A     ;
; DATA_OUTPUT[18]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~69                              ; N/A     ;
; DATA_OUTPUT[18]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~69                              ; N/A     ;
; DATA_OUTPUT[19]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~70                              ; N/A     ;
; DATA_OUTPUT[19]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~70                              ; N/A     ;
; DATA_OUTPUT[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~29                              ; N/A     ;
; DATA_OUTPUT[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~29                              ; N/A     ;
; DATA_OUTPUT[20]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~71                              ; N/A     ;
; DATA_OUTPUT[20]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~71                              ; N/A     ;
; DATA_OUTPUT[21]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~59                              ; N/A     ;
; DATA_OUTPUT[21]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~59                              ; N/A     ;
; DATA_OUTPUT[22]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~60                              ; N/A     ;
; DATA_OUTPUT[22]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~60                              ; N/A     ;
; DATA_OUTPUT[23]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~61                              ; N/A     ;
; DATA_OUTPUT[23]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~61                              ; N/A     ;
; DATA_OUTPUT[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~31                              ; N/A     ;
; DATA_OUTPUT[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~31                              ; N/A     ;
; DATA_OUTPUT[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~33                              ; N/A     ;
; DATA_OUTPUT[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~33                              ; N/A     ;
; DATA_OUTPUT[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~35                              ; N/A     ;
; DATA_OUTPUT[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~35                              ; N/A     ;
; DATA_OUTPUT[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~37                              ; N/A     ;
; DATA_OUTPUT[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~37                              ; N/A     ;
; DATA_OUTPUT[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~39                              ; N/A     ;
; DATA_OUTPUT[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~39                              ; N/A     ;
; DATA_OUTPUT[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~41                              ; N/A     ;
; DATA_OUTPUT[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~41                              ; N/A     ;
; DATA_OUTPUT[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~43                              ; N/A     ;
; DATA_OUTPUT[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~43                              ; N/A     ;
; DATA_OUTPUT[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~45                              ; N/A     ;
; DATA_OUTPUT[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_OUTPUT~45                              ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[0]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[0]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[1]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[1]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[2]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[2]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[3]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[3]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[4]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[4]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[5]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[5]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[6]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[6]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[7]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL[7]        ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[0] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[0] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[1] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[1] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[2] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[2] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[3] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[3] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[4] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[4] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[5] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[5] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[6] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[6] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[7] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_CONTROL_STATUS[7] ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[0]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[0]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[0]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[0]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[1]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[1]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[1]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[1]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[2]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[2]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[2]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[2]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[3]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[3]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[3]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[3]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[4]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[4]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[4]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[4]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[5]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[5]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[5]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[5]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[6]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[6]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[6]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[6]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[7]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[7]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[7]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_HOURS_SEND[7]     ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[0]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[0]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[0]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[0]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[1]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[1]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[1]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[1]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[2]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[2]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[2]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[2]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[3]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[3]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[3]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[3]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[4]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[4]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[4]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[4]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[5]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[5]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[5]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[5]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[6]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[6]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[6]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[6]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[7]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[7]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[7]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_MINUTES_SEND[7]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[0]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[0]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[1]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[1]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[2]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[2]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[3]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[3]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[4]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[4]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[5]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[5]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[6]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[6]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[7]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_OFFSET[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_OFFSET[7]         ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[0]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[0]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[0]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[0]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[1]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[1]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[1]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[1]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[2]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[2]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[2]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[2]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[3]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[3]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[3]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[3]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[4]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[4]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[4]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[4]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[5]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[5]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[5]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[5]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[6]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[6]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[6]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[6]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[7]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[7]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[7]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|RTC_SECONDS_SEND[7]   ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|STATE[0]              ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|STATE[0]              ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|STATE[1]              ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|STATE[1]              ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|STATE[2]~_wirecell    ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|STATE[2]~_wirecell    ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|STATE[3]              ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|STATE[3]              ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|STATE[4]~_wirecell    ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RTC_DS3231:RTC_DS3231|STATE[4]~_wirecell    ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; RTC_DS3231:RTC_DS3231|STATE[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                         ; N/A     ;
; STATE[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STATE[0]~reg0                               ; N/A     ;
; STATE[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STATE[0]~reg0                               ; N/A     ;
; STATE[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STATE[1]~reg0                               ; N/A     ;
; STATE[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STATE[1]~reg0                               ; N/A     ;
; STATE[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STATE[2]~reg0                               ; N/A     ;
; STATE[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STATE[2]~reg0                               ; N/A     ;
; STATE[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STATE[3]~reg0                               ; N/A     ;
; STATE[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STATE[3]~reg0                               ; N/A     ;
; STATE[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STATE[4]~reg0                               ; N/A     ;
; STATE[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STATE[4]~reg0                               ; N/A     ;
; STATE[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                        ; N/A     ;
; STATE[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                        ; N/A     ;
; TEMP_OR_RTC                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TEMP_OR_RTC~reg0                            ; N/A     ;
; TEMP_OR_RTC                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TEMP_OR_RTC~reg0                            ; N/A     ;
; strobe                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; strobe~reg0                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Jul 13 11:41:27 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DS18B20_v2 -c DS18B20_v2
Warning (125092): Tcl Script File NIOS2_for_meteostation/synthesis/NIOS2_for_meteostation.qip not found
    Info (125063): set_global_assignment -name QIP_FILE NIOS2_for_meteostation/synthesis/NIOS2_for_meteostation.qip
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file rtc_ds3231.v
    Info (12023): Found entity 1: RTC_DS3231 File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file binary_to_bcd_temp.v
    Info (12023): Found entity 1: Binary_to_BCD_temperature File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd_temp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binary_to_bcd.v
    Info (12023): Found entity 1: Binary_to_BCD_Humidity File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ds18b20_v2.v
    Info (12023): Found entity 1: DS18B20_v2 File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file shd0028.v
    Info (12023): Found entity 1: SHD0028 File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHD0028.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file sht10.v
    Info (12023): Found entity 1: SHT10 File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file humidity.v
    Info (12023): Found entity 1: HUMIDITY File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/HUMIDITY.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file humidity_wide.v
    Info (12023): Found entity 1: HUMIDITY_WIDE File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/HUMIDITY_WIDE.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at binary_to_bcd_temp.v(13): Parameter Declaration in module "Binary_to_BCD_temperature" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd_temp.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at binary_to_bcd_temp.v(14): Parameter Declaration in module "Binary_to_BCD_temperature" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd_temp.v Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at binary_to_bcd_temp.v(15): Parameter Declaration in module "Binary_to_BCD_temperature" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd_temp.v Line: 15
Warning (10222): Verilog HDL Parameter Declaration warning at binary_to_bcd_temp.v(16): Parameter Declaration in module "Binary_to_BCD_temperature" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd_temp.v Line: 16
Warning (10222): Verilog HDL Parameter Declaration warning at binary_to_bcd_temp.v(17): Parameter Declaration in module "Binary_to_BCD_temperature" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd_temp.v Line: 17
Warning (10222): Verilog HDL Parameter Declaration warning at binary_to_bcd_temp.v(18): Parameter Declaration in module "Binary_to_BCD_temperature" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd_temp.v Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at binary_to_bcd.v(13): Parameter Declaration in module "Binary_to_BCD_Humidity" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at binary_to_bcd.v(14): Parameter Declaration in module "Binary_to_BCD_Humidity" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd.v Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at binary_to_bcd.v(15): Parameter Declaration in module "Binary_to_BCD_Humidity" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd.v Line: 15
Warning (10222): Verilog HDL Parameter Declaration warning at binary_to_bcd.v(16): Parameter Declaration in module "Binary_to_BCD_Humidity" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd.v Line: 16
Warning (10222): Verilog HDL Parameter Declaration warning at binary_to_bcd.v(17): Parameter Declaration in module "Binary_to_BCD_Humidity" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd.v Line: 17
Warning (10222): Verilog HDL Parameter Declaration warning at binary_to_bcd.v(18): Parameter Declaration in module "Binary_to_BCD_Humidity" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd.v Line: 18
Info (12127): Elaborating entity "DS18B20_v2" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DS18B20_v2.v(296): truncated value with size 32 to match size of target (12) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 296
Info (12128): Elaborating entity "SHD0028" for hierarchy "SHD0028:SEGMENTS_DISPLAY" File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 494
Info (12128): Elaborating entity "SHT10" for hierarchy "SHT10:TEMP_AND_HUMIDITY" File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 508
Warning (10036): Verilog HDL or VHDL warning at SHT10.v(53): object "I2C_CLK_ENABLE" assigned a value but never read File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 53
Warning (10230): Verilog HDL assignment warning at SHT10.v(418): truncated value with size 32 to match size of target (4) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 418
Warning (10230): Verilog HDL assignment warning at SHT10.v(424): truncated value with size 32 to match size of target (4) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 424
Warning (10230): Verilog HDL assignment warning at SHT10.v(430): truncated value with size 32 to match size of target (4) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 430
Warning (10230): Verilog HDL assignment warning at SHT10.v(439): truncated value with size 32 to match size of target (4) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 439
Warning (10230): Verilog HDL assignment warning at SHT10.v(448): truncated value with size 32 to match size of target (4) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 448
Warning (10230): Verilog HDL assignment warning at SHT10.v(458): truncated value with size 32 to match size of target (4) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 458
Warning (10230): Verilog HDL assignment warning at SHT10.v(464): truncated value with size 32 to match size of target (4) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 464
Warning (10230): Verilog HDL assignment warning at SHT10.v(469): truncated value with size 32 to match size of target (4) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 469
Warning (10034): Output port "strobe" at SHT10.v(30) has no driver File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 30
Warning (10034): Output port "CLK_2MHZ" at SHT10.v(34) has no driver File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 34
Info (12128): Elaborating entity "Binary_to_BCD_Humidity" for hierarchy "SHT10:TEMP_AND_HUMIDITY|Binary_to_BCD_Humidity:BCD_temp" File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 488
Warning (10230): Verilog HDL assignment warning at binary_to_bcd.v(80): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd.v Line: 80
Warning (10230): Verilog HDL assignment warning at binary_to_bcd.v(93): truncated value with size 32 to match size of target (4) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd.v Line: 93
Warning (10230): Verilog HDL assignment warning at binary_to_bcd.v(110): truncated value with size 32 to match size of target (3) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd.v Line: 110
Info (12128): Elaborating entity "HUMIDITY_WIDE" for hierarchy "SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity" File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/SHT10.v Line: 495
Info (12128): Elaborating entity "altsyncram" for hierarchy "SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component" File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/HUMIDITY_WIDE.v Line: 82
Info (12130): Elaborated megafunction instantiation "SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component" File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/HUMIDITY_WIDE.v Line: 82
Info (12133): Instantiated megafunction "SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component" with the following parameter: File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/HUMIDITY_WIDE.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../HUMIDITY_WIDE.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2j91.tdf
    Info (12023): Found entity 1: altsyncram_2j91 File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/altsyncram_2j91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2j91" for hierarchy "SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 917 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported. File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/HUMIDITY_WIDE.mif Line: 1
    Warning (113027): Addresses ranging from 0 to 54 are not initialized File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/HUMIDITY_WIDE.mif Line: 1
    Warning (113027): Addresses ranging from 3234 to 4095 are not initialized File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/HUMIDITY_WIDE.mif Line: 1
Info (12128): Elaborating entity "Binary_to_BCD_temperature" for hierarchy "Binary_to_BCD_temperature:BCD_temp" File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 518
Warning (10230): Verilog HDL assignment warning at binary_to_bcd_temp.v(80): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd_temp.v Line: 80
Warning (10230): Verilog HDL assignment warning at binary_to_bcd_temp.v(93): truncated value with size 32 to match size of target (4) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd_temp.v Line: 93
Warning (10230): Verilog HDL assignment warning at binary_to_bcd_temp.v(110): truncated value with size 32 to match size of target (3) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/binary_to_bcd_temp.v Line: 110
Info (12128): Elaborating entity "RTC_DS3231" for hierarchy "RTC_DS3231:RTC_DS3231" File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 535
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(190): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 190
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(228): truncated value with size 32 to match size of target (28) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 228
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(478): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 478
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(481): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 481
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(489): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 489
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(496): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 496
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(778): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 778
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(783): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 783
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(788): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 788
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(793): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 793
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(798): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 798
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(803): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 803
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(808): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 808
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(813): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 813
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(818): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 818
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(823): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 823
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(828): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 828
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(833): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 833
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(838): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 838
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(843): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 843
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(848): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 848
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(853): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 853
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(858): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 858
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(863): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 863
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(868): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 868
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(873): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 873
Warning (10230): Verilog HDL assignment warning at RTC_DS3231.v(878): truncated value with size 32 to match size of target (8) File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/RTC_DS3231.v Line: 878
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ag14.tdf
    Info (12023): Found entity 1: altsyncram_ag14 File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/altsyncram_ag14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/mux_i7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_grh.tdf
    Info (12023): Found entity 1: cntr_grh File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cntr_grh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf
    Info (12023): Found entity 1: cmpr_jrb File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cmpr_jrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cntr_8hi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cntr_4rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.07.13.11:41:51 Progress: Loading sld16aa908c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld16aa908c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/ip/sld16aa908c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/ip/sld16aa908c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|q_a[10]" File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/altsyncram_2j91.tdf Line: 255
        Warning (14320): Synthesized away node "SHT10:TEMP_AND_HUMIDITY|HUMIDITY_WIDE:Convert_to_RealHumidity|altsyncram:altsyncram_component|altsyncram_2j91:auto_generated|q_a[11]" File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/db/altsyncram_2j91.tdf Line: 277
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "STATE[5]" is stuck at GND File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 352
    Warning (13410): Pin "DATA_TEMPERATURE[12]" is stuck at VCC File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 25
    Warning (13410): Pin "SHD0028_ENABLE_n" is stuck at GND File: D:/AlteraProjects/MAX10/DS18B20_plus_SHT10_28022019/DS18B20_v2.v Line: 31
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 207 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3421 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 69 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 3247 logic cells
    Info (21064): Implemented 97 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 774 megabytes
    Info: Processing ended: Mon Jul 13 11:42:11 2020
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:17


