INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/PCResolveUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCResolveUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/cpu.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'WORD_SIZE' redefined [C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/cpu.v:2]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/memory.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'WORD_SIZE' redefined [C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/memory.v:4]
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sim_1/imports/Lab06/cpu_TB.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'WORD_SIZE' redefined [C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sim_1/imports/Lab06/cpu_TB.v:3]
INFO: [VRFC 10-311] analyzing module cpu_TB
