Version 3.2 HI-TECH Software Intermediate Code
"30477 /Applications/microchip/xc8/v1.43/include/pic18f85j94.h
[s S1341 :3 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1341 . T0PS PSA T0CS T08BIT TMR0ON ]
"30484
[s S1342 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1342 . T0PS0 T0PS1 T0PS2 . T0CS0 T0CS1 ]
"30476
[u S1340 `S1341 1 `S1342 1 ]
[n S1340 . . . ]
"30493
[v _T0CONbits `VS1340 ~T0 @X0 0 e@4053 ]
"29950
[s S1313 :2 `uc 1 :1 `uc 1 ]
[n S1313 . . NOT_T1SYNC ]
"29954
[s S1314 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S1314 . TMR1ON RD16 nT1SYNC SOSCEN TCKPS TMR1CS ]
"29962
[s S1315 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1315 . . T1CKPS0 T1CKPS1 TMR1CS0 TMR1CS1 ]
"29969
[s S1316 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1316 . . RD161 . SOSCEN1 . T1RD16 ]
"29977
[s S1317 :3 `uc 1 :1 `uc 1 ]
[n S1317 . . T1OSCEN ]
"29949
[u S1312 `S1313 1 `S1314 1 `S1315 1 `S1316 1 `S1317 1 ]
[n S1312 . . . . . . ]
"29982
[v _T1CONbits `VS1312 ~T0 @X0 0 e@4045 ]
"29839
[s S1306 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S1306 . T2CKPS TMR2ON T2OUTPS ]
"29844
[s S1307 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1307 . T2CKPS0 T2CKPS1 . T2OUTPS0 T2OUTPS1 T2OUTPS2 T2OUTPS3 ]
"29838
[u S1305 `S1306 1 `S1307 1 ]
[n S1305 . . . ]
"29854
[v _T2CONbits `VS1305 ~T0 @X0 0 e@4042 ]
"15575
[s S647 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S647 . T4CKPS TMR4ON T4OUTPS ]
"15580
[s S648 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S648 . T4CKPS0 T4CKPS1 . T4OUTPS0 T4OUTPS1 T4OUTPS2 T4OUTPS3 ]
"15574
[u S646 `S647 1 `S648 1 ]
[n S646 . . . ]
"15590
[v _T4CONbits `VS646 ~T0 @X0 0 e@3844 ]
"21775
[s S947 :5 `uc 1 :1 `uc 1 :2 `uc 1 ]
[n S947 . . PLLEN CPDIV ]
"21780
[s S948 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S948 . . CPDIV0 CPDIV1 ]
"21774
[u S946 `S947 1 `S948 1 ]
[n S946 . . . ]
"21786
[v _OSCCON4bits `VS946 ~T0 @X0 0 e@3940 ]
"21817
[s S950 :3 `uc 1 ]
[n S950 . IRCF ]
"21820
[s S951 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S951 . IRCF0 IRCF1 IRCF2 ]
"21816
[u S949 `S950 1 `S951 1 ]
[n S949 . . . ]
"21826
[v _OSCCON3bits `VS949 ~T0 @X0 0 e@3941 ]
"21857
[s S953 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S953 . . SOSCGO POSCEN CF . LOCK IOLOCK CLKLOCK ]
"21856
[u S952 `S953 1 ]
[n S952 . . ]
"21868
[v _OSCCON2bits `VS952 ~T0 @X0 0 e@3942 ]
"30397
[s S1337 :3 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1337 . NOSC . COSC IDLEN ]
"30403
[s S1338 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1338 . NOSC0 NOSC1 NOSC2 . COSC0 COSC1 COSC2 ]
"30412
[s S1339 :1 `uc 1 ]
[n S1339 . SCS ]
"30396
[u S1336 `S1337 1 `S1338 1 `S1339 1 ]
[n S1336 . . . . ]
"30416
[v _OSCCONbits `VS1336 ~T0 @X0 0 e@4051 ]
"29904
[v _PR2 `Vuc ~T0 @X0 0 e@4043 ]
"16144
[v _CCPR4L `Vuc ~T0 @X0 0 e@3857 ]
"16064
[s S678 :4 `uc 1 :2 `uc 1 ]
[n S678 . CCP4M DC4B ]
"16068
[s S679 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S679 . CCP4M0 CCP4M1 CCP4M2 CCP4M3 DC4B0 DC4B1 ]
"16076
[s S680 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S680 . . CCP4Y CCP4X ]
"16063
[u S677 `S678 1 `S679 1 `S680 1 ]
[n S677 . . . . ]
"16082
[v _CCP4CONbits `VS677 ~T0 @X0 0 e@3856 ]
"19029
[s S820 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 ]
[n S820 . C4TSEL C5TSEL . C6TSEL . C7TSEL ]
"19037
[s S821 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S821 . C4TSEL0 C4TSEL1 C5TSEL0 . C6TSEL0 . C7TSEL0 C7TSEL1 ]
"19028
[u S819 `S820 1 `S821 1 ]
[n S819 . . . ]
"19048
[v _CCPTMRS1bits `VS819 ~T0 @X0 0 e@3893 ]
"25394
[s S1091 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1091 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"25393
[u S1090 `S1091 1 ]
[n S1090 . . ]
"25405
[v _TRISCbits `VS1090 ~T0 @X0 0 e@3988 ]
"16164
[v _CCPR4H `Vuc ~T0 @X0 0 e@3858 ]
"29833
[v _T2CON `Vuc ~T0 @X0 0 e@4042 ]
"36812
[v _TMR2ON `Vb ~T0 @X0 0 e@32338 ]
"29125
[s S1270 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1270 . SSPM CKP SSPEN SSPOV WCOL ]
"29132
[s S1271 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1271 . SSPM0 SSPM1 SSPM2 SSPM3 ]
"29138
[s S1272 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1272 . SSPM01 SSPM11 SSPM21 SSPM31 CKP1 SSPEN1 SSPOV1 WCOL1 ]
"29124
[u S1269 `S1270 1 `S1271 1 `S1272 1 ]
[n S1269 . . . . ]
"29149
[v _SSP1CON1bits `VS1269 ~T0 @X0 0 e@4038 ]
"29693
[v _SSP1ADD `Vuc ~T0 @X0 0 e@4040 ]
"29813
[v _SSP1BUF `Vuc ~T0 @X0 0 e@4041 ]
"16716
[s S711 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S711 . SSPM CKP SSPEN SSPOV WCOL ]
"16723
[s S712 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S712 . SSPM0 SSPM1 SSPM2 SSPM3 ]
"16729
[s S713 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S713 . SSPM02 SSPM12 SSPM22 SSPM32 CKP2 SSPEN2 SSPOV2 WCOL2 ]
"16715
[u S710 `S711 1 `S712 1 `S713 1 ]
[n S710 . . . . ]
"16740
[v _SSP2CON1bits `VS710 ~T0 @X0 0 e@3865 ]
"25456
[s S1093 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1093 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
"25455
[u S1092 `S1093 1 ]
[n S1092 . . ]
"25467
[v _TRISDbits `VS1092 ~T0 @X0 0 e@3989 ]
"15429
[v _SSP2ADD `Vuc ~T0 @X0 0 e@3842 ]
"16453
[v _SSP2MSK `Vuc ~T0 @X0 0 e@3863 ]
"16529
[s S705 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S705 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"16539
[s S706 :1 `uc 1 :5 `uc 1 ]
[n S706 . . ADMSK ]
"16543
[s S707 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S707 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
"16551
[s S708 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S708 . SEN2 ADMSK12 ADMSK22 ADMSK32 ACKEN2 ACKDT2 ACKSTAT2 GCEN2 ]
"16561
[s S709 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S709 . . RSEN2 PEN2 RCEN2 ADMSK42 ADMSK52 ]
"16528
[u S704 `S705 1 `S706 1 `S707 1 `S708 1 `S709 1 ]
[n S704 . . . . . . ]
"16570
[v _SSP2CON2bits `VS704 ~T0 @X0 0 e@3864 ]
"19445
[s S834 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S834 . DHEN AHEN SBCDE SDAHT BOEN SCIE PCIE ACKTIM ]
"19444
[u S833 `S834 1 ]
[n S833 . . ]
"19456
[v _SSP2CON3bits `VS833 ~T0 @X0 0 e@3897 ]
"15549
[v _SSP2BUF `Vuc ~T0 @X0 0 e@3843 ]
"28812
[s S1255 :2 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S1255 . FORM MODE12 . ADON ]
"28818
[s S1256 :1 `uc 1 :1 `uc 1 ]
[n S1256 . FORM0 FORM1 ]
"28811
[u S1254 `S1255 1 `S1256 1 ]
[n S1254 . . . ]
"28823
[v _ADCON1Hbits `VS1254 ~T0 @X0 0 e@4033 ]
"28746
[s S1252 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S1252 . DONE SAMP ASAM . SSRC ]
"28753
[s S1253 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1253 . . SSRC0 SSRC1 SSRC2 SSRC3 ]
"28745
[u S1251 `S1252 1 `S1253 1 ]
[n S1251 . . . ]
"28761
[v _ADCON1Lbits `VS1251 ~T0 @X0 0 e@4032 ]
"8303
[s S383 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 ]
[n S383 . . CSCNA BUFREGEN OFFCAL NVCFG0 PVCFG ]
"8311
[s S384 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S384 . . PVCFG0 PVCFG1 ]
"8302
[u S382 `S383 1 `S384 1 ]
[n S382 . . . ]
"8317
[v _ADCON2Hbits `VS382 ~T0 @X0 0 e@3725 ]
"8162
[s S377 :5 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S377 . SAMC PUMPEN EXTSAM ADRC ]
"8168
[s S378 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S378 . SAMC0 SAMC1 SAMC2 SAMC3 SAMC4 ]
"8161
[u S376 `S377 1 `S378 1 ]
[n S376 . . . ]
"8176
[v _ADCON3Hbits `VS376 ~T0 @X0 0 e@3723 ]
"8092
[s S374 :8 `uc 1 ]
[n S374 . ADCS ]
"8095
[s S375 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S375 . ADCS0 ADCS1 ADCS2 ADCS3 ADCS4 ADCS5 ADCS6 ADCS7 ]
"8091
[u S373 `S374 1 `S375 1 ]
[n S373 . . . ]
"8106
[v _ADCON3Lbits `VS373 ~T0 @X0 0 e@3722 ]
"8039
[s S371 :2 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S371 . ASINTMD . CTMUREQ LPENA ASENA ]
"8046
[s S372 :1 `uc 1 :1 `uc 1 ]
[n S372 . ASINTMD0 ASINTMD1 ]
"8038
[u S370 `S371 1 `S372 1 ]
[n S370 . . . ]
"8051
[v _ADCON5Hbits `VS370 ~T0 @X0 0 e@3721 ]
"7835
[s S362 :5 `uc 1 :3 `uc 1 ]
[n S362 . CH0SA CH0NA ]
"7839
[s S363 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S363 . CH0SA0 CH0SA1 CH0SA2 CH0SA3 CH0SA4 CH0NA0 CH0NA1 CH0NA2 ]
"7834
[u S361 `S362 1 `S363 1 ]
[n S361 . . . ]
"7850
[v _ADCHS0Lbits `VS361 ~T0 @X0 0 e@3718 ]
"20699
[s S902 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S902 . CCH CREF EVPOL CPOL COE CON ]
"20707
[s S903 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S903 . CCH0 CCH1 . EVPOL0 EVPOL1 ]
"20714
[s S904 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S904 . C1CH0 C1CH1 CREF1 EVPOL01 EVPOL11 CPOL1 COE1 CON1 ]
"20724
[s S905 :1 `uc 1 :1 `uc 1 ]
[n S905 . CCH01 CCH11 ]
"20698
[u S901 `S902 1 `S903 1 `S904 1 `S905 1 ]
[n S901 . . . . . ]
"20729
[v _CM1CONbits `VS901 ~T0 @X0 0 e@3923 ]
"19318
[s S830 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S830 . CCH CREF EVPOL CPOL COE CON ]
"19326
[s S831 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S831 . CCH0 CCH1 . EVPOL0 EVPOL1 ]
"19333
[s S832 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S832 . CCH02 CCH12 CREF2 EVPOL02 EVPOL12 CPOL2 COE2 CON2 ]
"19317
[u S829 `S830 1 `S831 1 `S832 1 ]
[n S829 . . . . ]
"19344
[v _CM2CONbits `VS829 ~T0 @X0 0 e@3896 ]
"19191
[s S826 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S826 . CCH CREF EVPOL CPOL COE CON ]
"19199
[s S827 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S827 . CCH0 CCH1 . EVPOL0 EVPOL1 ]
"19206
[s S828 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S828 . CCH03 CCH13 CREF3 EVPOL03 EVPOL13 CPOL3 COE3 CON3 ]
"19190
[u S825 `S826 1 `S827 1 `S828 1 ]
[n S825 . . . . ]
"19217
[v _CM3CONbits `VS825 ~T0 @X0 0 e@3895 ]
"5726
[s S223 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S223 . ANSEL0 ANSEL1 ANSEL2 ANSEL3 ANSEL4 ANSEL5 ANSEL6 ANSEL7 ]
"5736
[s S224 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S224 . PCFG8 PCFG9 PCFG10 PCFG11 PCFG12 PCFG13 PCFG14 PCFG15 ]
"5725
[u S222 `S223 1 `S224 1 ]
[n S222 . . . ]
"5747
[v _ANCON1bits `VS222 ~T0 @X0 0 e@3655 ]
"5614
[s S220 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S220 . ANSEL8 ANSEL9 ANSEL10 ANSEL11 ANSEL12 ANSEL13 ANSEL14 ANSEL15 ]
"5624
[s S221 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S221 . PCFG16 PCFG17 PCFG18 PCFG19 PCFG20 PCFG21 PCFG22 PCFG23 ]
"5613
[u S219 `S220 1 `S221 1 ]
[n S219 . . . ]
"5635
[v _ANCON2bits `VS219 ~T0 @X0 0 e@3654 ]
"5552
[s S218 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S218 . ANSEL16 ANSEL17 ANSEL18 ANSEL19 ANSEL20 ANSEL21 ANSEL22 ANSEL23 ]
"5551
[u S217 `S218 1 ]
[n S217 . . ]
"5563
[v _ANCON3bits `VS217 ~T0 @X0 0 e@3653 ]
"25270
[s S1087 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1087 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 TRISA7 ]
"25269
[u S1086 `S1087 1 ]
[n S1086 . . ]
"25281
[v _TRISAbits `VS1086 ~T0 @X0 0 e@3986 ]
"25580
[s S1097 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1097 . . TRISF2 TRISF3 TRISF4 TRISF5 TRISF6 TRISF7 ]
"25579
[u S1096 `S1097 1 ]
[n S1096 . . ]
"25590
[v _TRISFbits `VS1096 ~T0 @X0 0 e@3991 ]
"25675
[s S1101 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1101 . TRISH0 TRISH1 TRISH2 TRISH3 TRISH4 TRISH5 TRISH6 TRISH7 ]
"25674
[u S1100 `S1101 1 ]
[n S1100 . . ]
"25686
[v _TRISHbits `VS1100 ~T0 @X0 0 e@3993 ]
"25631
[s S1099 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1099 . TRISG0 TRISG1 TRISG2 TRISG3 TRISG4 ]
"25630
[u S1098 `S1099 1 ]
[n S1098 . . ]
"25639
[v _TRISGbits `VS1098 ~T0 @X0 0 e@3992 ]
"30391
[v _OSCCON `Vuc ~T0 @X0 0 e@4051 ]
"4260
[s S167 :4 `uc 1 :4 `uc 1 ]
[n S167 . IOC2R IOC3R ]
"4264
[s S168 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S168 . IOC2R0 IOC2R1 IOC2R2 IOC2R3 IOC3R0 IOC3R1 IOC3R2 IOC3R3 ]
"4259
[u S166 `S167 1 `S168 1 ]
[n S166 . . . ]
"4275
[v _RPINR20_21bits `VS166 ~T0 @X0 0 e@3636 ]
"4412
[s S173 :4 `uc 1 :4 `uc 1 ]
[n S173 . IOC6R IOC7R ]
"4416
[s S174 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S174 . IOC6R0 IOC6R1 IOC6R2 IOC6R3 IOC7R0 IOC7R1 IOC7R2 IOC7R3 ]
"4411
[u S172 `S173 1 `S174 1 ]
[n S172 . . . ]
"4427
[v _RPINR24_25bits `VS172 ~T0 @X0 0 e@3638 ]
"4184
[s S164 :4 `uc 1 :4 `uc 1 ]
[n S164 . IOC0R IOC1R ]
"4188
[s S165 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S165 . IOC0R0 IOC0R1 IOC0R2 IOC0R3 IOC1R0 IOC1R1 IOC1R2 IOC1R3 ]
"4183
[u S163 `S164 1 `S165 1 ]
[n S163 . . . ]
"4199
[v _RPINR18_19bits `VS163 ~T0 @X0 0 e@3635 ]
"4336
[s S170 :4 `uc 1 :4 `uc 1 ]
[n S170 . IOC4R IOC5R ]
"4340
[s S171 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S171 . IOC4R0 IOC4R1 IOC4R2 IOC4R3 IOC5R0 IOC5R1 IOC5R2 IOC5R3 ]
"4335
[u S169 `S170 1 `S171 1 ]
[n S169 . . . ]
"4351
[v _RPINR22_23bits `VS169 ~T0 @X0 0 e@3637 ]
"13226
[s S545 :3 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S545 . LMUX CS WERR SLPEN LCDEN ]
"13233
[s S546 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S546 . LMUX0 LMUX1 LMUX2 CS0 CS1 ]
"13225
[u S544 `S545 1 `S546 1 ]
[n S544 . . . ]
"13241
[v _LCDCONbits `VS544 ~T0 @X0 0 e@3801 ]
"12508
[v _LCDSE0 `Vuc ~T0 @X0 0 e@3790 ]
"12570
[v _LCDSE1 `Vuc ~T0 @X0 0 e@3791 ]
"12632
[v _LCDSE2 `Vuc ~T0 @X0 0 e@3792 ]
"12694
[v _LCDSE3 `Vuc ~T0 @X0 0 e@3793 ]
"12756
[v _LCDSE4 `Vuc ~T0 @X0 0 e@3794 ]
"12818
[v _LCDSE5 `Vuc ~T0 @X0 0 e@3795 ]
"12880
[v _LCDSE6 `Vuc ~T0 @X0 0 e@3796 ]
"12942
[v _LCDSE7 `Vuc ~T0 @X0 0 e@3797 ]
"13836
[s S573 :2 `uc 1 :2 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S573 . WM . WAIT . EBDIS ]
"13843
[s S574 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S574 . WM0 WM1 . WAIT0 WAIT1 ]
"13835
[u S572 `S573 1 `S574 1 ]
[n S572 . . . ]
"13851
[v _MEMCONbits `VS572 ~T0 @X0 0 e@3811 ]
"23031
[s S1004 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1004 . . SUSPND RESUME USBEN PKTDIS SE0 PPBRST ]
"23030
[u S1003 `S1004 1 ]
[n S1003 . . ]
"23041
[v _UCONbits `VS1003 ~T0 @X0 0 e@3957 ]
"27883
[s S1211 :2 `uc 1 :1 `uc 1 ]
[n S1211 . . NOT_T3SYNC ]
"27887
[s S1212 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S1212 . TMR3ON RD16 nT3SYNC SOSCEN TCKPS TMR3CS ]
"27895
[s S1213 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1213 . . T3CKPS0 T3CKPS1 TMR3CS0 TMR3CS1 ]
"27902
[s S1214 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1214 . . RD163 . SOSCEN3 . T3RD16 ]
"27910
[s S1215 :3 `uc 1 :1 `uc 1 ]
[n S1215 . . T3OSCEN ]
"27882
[u S1210 `S1211 1 `S1212 1 `S1213 1 `S1214 1 `S1215 1 ]
[n S1210 . . . . . . ]
"27915
[v _T3CONbits `VS1210 ~T0 @X0 0 e@4017 ]
"16294
[s S692 :2 `uc 1 :1 `uc 1 ]
[n S692 . . NOT_T5SYNC ]
"16298
[s S693 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S693 . TMR5ON RD16 nT5SYNC SOSCEN TCKPS TMR5CS ]
"16306
[s S694 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S694 . . T5CKPS0 T5CKPS1 TMR5CS0 TMR5CS1 ]
"16313
[s S695 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S695 . . RD165 . SOSCEN5 . T5RD16 ]
"16321
[s S696 :3 `uc 1 :1 `uc 1 ]
[n S696 . . T5OSCEN ]
"16293
[u S691 `S692 1 `S693 1 `S694 1 `S695 1 `S696 1 ]
[n S691 . . . . . . ]
"16326
[v _T5CONbits `VS691 ~T0 @X0 0 e@3860 ]
"20840
[s S907 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S907 . RLPU RKPU RJPU RHPU RGPU RFPU REPU RDPU ]
"20850
[s S908 :1 `uc 1 ]
[n S908 . PMPTTL ]
"20839
[u S906 `S907 1 `S908 1 ]
[n S906 . . . ]
"20854
[v _PADCFG1bits `VS906 ~T0 @X0 0 e@3924 ]
"25518
[s S1095 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1095 . TRISE0 TRISE1 TRISE2 TRISE3 TRISE4 TRISE5 TRISE6 TRISE7 ]
"25517
[u S1094 `S1095 1 ]
[n S1094 . . ]
"25529
[v _TRISEbits `VS1094 ~T0 @X0 0 e@3990 ]
"25737
[s S1103 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1103 . TRISJ0 TRISJ1 TRISJ2 TRISJ3 TRISJ4 TRISJ5 TRISJ6 TRISJ7 ]
"25736
[u S1102 `S1103 1 ]
[n S1102 . . ]
"25748
[v _TRISJbits `VS1102 ~T0 @X0 0 e@3994 ]
"25332
[s S1089 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1089 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"25331
[u S1088 `S1089 1 ]
[n S1088 . . ]
"25343
[v _TRISBbits `VS1088 ~T0 @X0 0 e@3987 ]
"33618
[v _LATB5 `Vb ~T0 @X0 0 e@31829 ]
"33646
[v _LATD3 `Vb ~T0 @X0 0 e@31843 ]
"31306
[s S1396 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1396 . IOCIF INT0IF TMR0IF IOCIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"31316
[s S1397 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1397 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"31326
[s S1398 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1398 . . GIEL GIEH ]
"31305
[u S1395 `S1396 1 `S1397 1 `S1398 1 ]
[n S1395 . . . . ]
"31332
[v _INTCONbits `VS1395 ~T0 @X0 0 e@4082 ]
"26046
[s S1114 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1114 . TMR1IE TMR2IE TMR1GIE SSP1IE TX1IE RC1IE ADIE PSPIE ]
"26056
[s S1115 :4 `uc 1 :1 `uc 1 ]
[n S1115 . . TXIE ]
"26045
[u S1113 `S1114 1 `S1115 1 ]
[n S1113 . . . ]
"26061
[v _PIE1bits `VS1113 ~T0 @X0 0 e@3997 ]
"26250
[s S1122 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1122 . TMR3GIE TMR3IE HLVDIE BCL1IE USBIE BCL2IE SSP2IE OSCFIE ]
"26260
[s S1123 :6 `uc 1 :1 `uc 1 ]
[n S1123 . . CMIE ]
"26249
[u S1121 `S1122 1 `S1123 1 ]
[n S1121 . . . ]
"26265
[v _PIE2bits `VS1121 ~T0 @X0 0 e@4000 ]
"28242
[s S1228 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1228 . TMR4IE TMR5IE TMR6IE . TMR8IE ACTLOCKIE ACTORSIE ]
"28241
[u S1227 `S1228 1 ]
[n S1227 . . ]
"28252
[v _PIE5bits `VS1227 ~T0 @X0 0 e@4023 ]
"20910
[s S910 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S910 . IOCN0 IOCN1 IOCN2 IOCN3 IOCN4 IOCN5 IOCN6 IOCN7 ]
"20909
[u S909 `S910 1 ]
[n S909 . . ]
"20921
[v _IOCNbits `VS909 ~T0 @X0 0 e@3925 ]
"33708
[v _LATH7 `Vb ~T0 @X0 0 e@31879 ]
"33672
[v _LATF2 `Vb ~T0 @X0 0 e@31858 ]
"33678
[v _LATF5 `Vb ~T0 @X0 0 e@31861 ]
"33680
[v _LATF6 `Vb ~T0 @X0 0 e@31862 ]
"33692
[v _LATG4 `Vb ~T0 @X0 0 e@31868 ]
"33694
[v _LATH0 `Vb ~T0 @X0 0 e@31872 ]
"33640
[v _LATD0 `Vb ~T0 @X0 0 e@31840 ]
"33670
[v _LATE7 `Vb ~T0 @X0 0 e@31855 ]
"33666
[v _LATE5 `Vb ~T0 @X0 0 e@31853 ]
"33664
[v _LATE4 `Vb ~T0 @X0 0 e@31852 ]
"33698
[v _LATH2 `Vb ~T0 @X0 0 e@31874 ]
"33658
[v _LATE1 `Vb ~T0 @X0 0 e@31849 ]
"33696
[v _LATH1 `Vb ~T0 @X0 0 e@31873 ]
"33644
[v _LATD2 `Vb ~T0 @X0 0 e@31842 ]
"60 global.h
[v _killLEDs `(v ~T0 @X0 0 ef ]
"71
[v _startupSequence `(v ~T0 @X0 0 ef ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f85j94.h: 50: extern volatile unsigned char UEP0 @ 0xDFF;
"52 /Applications/microchip/xc8/v1.43/include/pic18f85j94.h
[; ;pic18f85j94.h: 52: asm("UEP0 equ 0DFFh");
[; <" UEP0 equ 0DFFh ;# ">
[; ;pic18f85j94.h: 55: typedef union {
[; ;pic18f85j94.h: 56: struct {
[; ;pic18f85j94.h: 57: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 58: unsigned EPINEN :1;
[; ;pic18f85j94.h: 59: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 60: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 61: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 62: };
[; ;pic18f85j94.h: 63: struct {
[; ;pic18f85j94.h: 64: unsigned EP0STALL :1;
[; ;pic18f85j94.h: 65: unsigned EP0INEN :1;
[; ;pic18f85j94.h: 66: unsigned EP0OUTEN :1;
[; ;pic18f85j94.h: 67: unsigned EP0CONDIS :1;
[; ;pic18f85j94.h: 68: unsigned EP0HSHK :1;
[; ;pic18f85j94.h: 69: };
[; ;pic18f85j94.h: 70: struct {
[; ;pic18f85j94.h: 71: unsigned EPSTALL0 :1;
[; ;pic18f85j94.h: 72: unsigned EPINEN0 :1;
[; ;pic18f85j94.h: 73: unsigned EPOUTEN0 :1;
[; ;pic18f85j94.h: 74: unsigned EPCONDIS0 :1;
[; ;pic18f85j94.h: 75: unsigned EPHSHK0 :1;
[; ;pic18f85j94.h: 76: };
[; ;pic18f85j94.h: 77: } UEP0bits_t;
[; ;pic18f85j94.h: 78: extern volatile UEP0bits_t UEP0bits @ 0xDFF;
[; ;pic18f85j94.h: 158: extern volatile unsigned char UEP1 @ 0xE00;
"160
[; ;pic18f85j94.h: 160: asm("UEP1 equ 0E00h");
[; <" UEP1 equ 0E00h ;# ">
[; ;pic18f85j94.h: 163: typedef union {
[; ;pic18f85j94.h: 164: struct {
[; ;pic18f85j94.h: 165: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 166: unsigned EPINEN :1;
[; ;pic18f85j94.h: 167: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 168: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 169: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 170: };
[; ;pic18f85j94.h: 171: struct {
[; ;pic18f85j94.h: 172: unsigned EP1STALL :1;
[; ;pic18f85j94.h: 173: unsigned EP1INEN :1;
[; ;pic18f85j94.h: 174: unsigned EP1OUTEN :1;
[; ;pic18f85j94.h: 175: unsigned EP1CONDIS :1;
[; ;pic18f85j94.h: 176: unsigned EP1HSHK :1;
[; ;pic18f85j94.h: 177: };
[; ;pic18f85j94.h: 178: struct {
[; ;pic18f85j94.h: 179: unsigned EPSTALL1 :1;
[; ;pic18f85j94.h: 180: unsigned EPINEN1 :1;
[; ;pic18f85j94.h: 181: unsigned EPOUTEN1 :1;
[; ;pic18f85j94.h: 182: unsigned EPCONDIS1 :1;
[; ;pic18f85j94.h: 183: unsigned EPHSHK1 :1;
[; ;pic18f85j94.h: 184: };
[; ;pic18f85j94.h: 185: } UEP1bits_t;
[; ;pic18f85j94.h: 186: extern volatile UEP1bits_t UEP1bits @ 0xE00;
[; ;pic18f85j94.h: 266: extern volatile unsigned char UEP2 @ 0xE01;
"268
[; ;pic18f85j94.h: 268: asm("UEP2 equ 0E01h");
[; <" UEP2 equ 0E01h ;# ">
[; ;pic18f85j94.h: 271: typedef union {
[; ;pic18f85j94.h: 272: struct {
[; ;pic18f85j94.h: 273: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 274: unsigned EPINEN :1;
[; ;pic18f85j94.h: 275: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 276: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 277: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 278: };
[; ;pic18f85j94.h: 279: struct {
[; ;pic18f85j94.h: 280: unsigned EP2STALL :1;
[; ;pic18f85j94.h: 281: unsigned EP2INEN :1;
[; ;pic18f85j94.h: 282: unsigned EP2OUTEN :1;
[; ;pic18f85j94.h: 283: unsigned EP2CONDIS :1;
[; ;pic18f85j94.h: 284: unsigned EP2HSHK :1;
[; ;pic18f85j94.h: 285: };
[; ;pic18f85j94.h: 286: struct {
[; ;pic18f85j94.h: 287: unsigned EPSTALL2 :1;
[; ;pic18f85j94.h: 288: unsigned EPINEN2 :1;
[; ;pic18f85j94.h: 289: unsigned EPOUTEN2 :1;
[; ;pic18f85j94.h: 290: unsigned EPCONDIS2 :1;
[; ;pic18f85j94.h: 291: unsigned EPHSHK2 :1;
[; ;pic18f85j94.h: 292: };
[; ;pic18f85j94.h: 293: } UEP2bits_t;
[; ;pic18f85j94.h: 294: extern volatile UEP2bits_t UEP2bits @ 0xE01;
[; ;pic18f85j94.h: 374: extern volatile unsigned char UEP3 @ 0xE02;
"376
[; ;pic18f85j94.h: 376: asm("UEP3 equ 0E02h");
[; <" UEP3 equ 0E02h ;# ">
[; ;pic18f85j94.h: 379: typedef union {
[; ;pic18f85j94.h: 380: struct {
[; ;pic18f85j94.h: 381: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 382: unsigned EPINEN :1;
[; ;pic18f85j94.h: 383: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 384: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 385: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 386: };
[; ;pic18f85j94.h: 387: struct {
[; ;pic18f85j94.h: 388: unsigned EP3STALL :1;
[; ;pic18f85j94.h: 389: unsigned EP3INEN :1;
[; ;pic18f85j94.h: 390: unsigned EP3OUTEN :1;
[; ;pic18f85j94.h: 391: unsigned EP3CONDIS :1;
[; ;pic18f85j94.h: 392: unsigned EP3HSHK :1;
[; ;pic18f85j94.h: 393: };
[; ;pic18f85j94.h: 394: struct {
[; ;pic18f85j94.h: 395: unsigned EPSTALL3 :1;
[; ;pic18f85j94.h: 396: unsigned EPINEN3 :1;
[; ;pic18f85j94.h: 397: unsigned EPOUTEN3 :1;
[; ;pic18f85j94.h: 398: unsigned EPCONDIS3 :1;
[; ;pic18f85j94.h: 399: unsigned EPHSHK3 :1;
[; ;pic18f85j94.h: 400: };
[; ;pic18f85j94.h: 401: } UEP3bits_t;
[; ;pic18f85j94.h: 402: extern volatile UEP3bits_t UEP3bits @ 0xE02;
[; ;pic18f85j94.h: 482: extern volatile unsigned char UEP4 @ 0xE03;
"484
[; ;pic18f85j94.h: 484: asm("UEP4 equ 0E03h");
[; <" UEP4 equ 0E03h ;# ">
[; ;pic18f85j94.h: 487: typedef union {
[; ;pic18f85j94.h: 488: struct {
[; ;pic18f85j94.h: 489: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 490: unsigned EPINEN :1;
[; ;pic18f85j94.h: 491: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 492: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 493: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 494: };
[; ;pic18f85j94.h: 495: struct {
[; ;pic18f85j94.h: 496: unsigned EP4STALL :1;
[; ;pic18f85j94.h: 497: unsigned EP4INEN :1;
[; ;pic18f85j94.h: 498: unsigned EP4OUTEN :1;
[; ;pic18f85j94.h: 499: unsigned EP4CONDIS :1;
[; ;pic18f85j94.h: 500: unsigned EP4HSHK :1;
[; ;pic18f85j94.h: 501: };
[; ;pic18f85j94.h: 502: struct {
[; ;pic18f85j94.h: 503: unsigned EPSTALL4 :1;
[; ;pic18f85j94.h: 504: unsigned EPINEN4 :1;
[; ;pic18f85j94.h: 505: unsigned EPOUTEN4 :1;
[; ;pic18f85j94.h: 506: unsigned EPCONDIS4 :1;
[; ;pic18f85j94.h: 507: unsigned EPHSHK4 :1;
[; ;pic18f85j94.h: 508: };
[; ;pic18f85j94.h: 509: } UEP4bits_t;
[; ;pic18f85j94.h: 510: extern volatile UEP4bits_t UEP4bits @ 0xE03;
[; ;pic18f85j94.h: 590: extern volatile unsigned char UEP5 @ 0xE04;
"592
[; ;pic18f85j94.h: 592: asm("UEP5 equ 0E04h");
[; <" UEP5 equ 0E04h ;# ">
[; ;pic18f85j94.h: 595: typedef union {
[; ;pic18f85j94.h: 596: struct {
[; ;pic18f85j94.h: 597: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 598: unsigned EPINEN :1;
[; ;pic18f85j94.h: 599: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 600: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 601: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 602: };
[; ;pic18f85j94.h: 603: struct {
[; ;pic18f85j94.h: 604: unsigned EP5STALL :1;
[; ;pic18f85j94.h: 605: unsigned EP5INEN :1;
[; ;pic18f85j94.h: 606: unsigned EP5OUTEN :1;
[; ;pic18f85j94.h: 607: unsigned EP5CONDIS :1;
[; ;pic18f85j94.h: 608: unsigned EP5HSHK :1;
[; ;pic18f85j94.h: 609: };
[; ;pic18f85j94.h: 610: struct {
[; ;pic18f85j94.h: 611: unsigned EPSTALL5 :1;
[; ;pic18f85j94.h: 612: unsigned EPINEN5 :1;
[; ;pic18f85j94.h: 613: unsigned EPOUTEN5 :1;
[; ;pic18f85j94.h: 614: unsigned EPCONDIS5 :1;
[; ;pic18f85j94.h: 615: unsigned EPHSHK5 :1;
[; ;pic18f85j94.h: 616: };
[; ;pic18f85j94.h: 617: } UEP5bits_t;
[; ;pic18f85j94.h: 618: extern volatile UEP5bits_t UEP5bits @ 0xE04;
[; ;pic18f85j94.h: 698: extern volatile unsigned char UEP6 @ 0xE05;
"700
[; ;pic18f85j94.h: 700: asm("UEP6 equ 0E05h");
[; <" UEP6 equ 0E05h ;# ">
[; ;pic18f85j94.h: 703: typedef union {
[; ;pic18f85j94.h: 704: struct {
[; ;pic18f85j94.h: 705: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 706: unsigned EPINEN :1;
[; ;pic18f85j94.h: 707: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 708: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 709: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 710: };
[; ;pic18f85j94.h: 711: struct {
[; ;pic18f85j94.h: 712: unsigned EP6STALL :1;
[; ;pic18f85j94.h: 713: unsigned EP6INEN :1;
[; ;pic18f85j94.h: 714: unsigned EP6OUTEN :1;
[; ;pic18f85j94.h: 715: unsigned EP6CONDIS :1;
[; ;pic18f85j94.h: 716: unsigned EP6HSHK :1;
[; ;pic18f85j94.h: 717: };
[; ;pic18f85j94.h: 718: struct {
[; ;pic18f85j94.h: 719: unsigned EPSTALL6 :1;
[; ;pic18f85j94.h: 720: unsigned EPINEN6 :1;
[; ;pic18f85j94.h: 721: unsigned EPOUTEN6 :1;
[; ;pic18f85j94.h: 722: unsigned EPCONDIS6 :1;
[; ;pic18f85j94.h: 723: unsigned EPHSHK6 :1;
[; ;pic18f85j94.h: 724: };
[; ;pic18f85j94.h: 725: } UEP6bits_t;
[; ;pic18f85j94.h: 726: extern volatile UEP6bits_t UEP6bits @ 0xE05;
[; ;pic18f85j94.h: 806: extern volatile unsigned char UEP7 @ 0xE06;
"808
[; ;pic18f85j94.h: 808: asm("UEP7 equ 0E06h");
[; <" UEP7 equ 0E06h ;# ">
[; ;pic18f85j94.h: 811: typedef union {
[; ;pic18f85j94.h: 812: struct {
[; ;pic18f85j94.h: 813: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 814: unsigned EPINEN :1;
[; ;pic18f85j94.h: 815: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 816: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 817: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 818: };
[; ;pic18f85j94.h: 819: struct {
[; ;pic18f85j94.h: 820: unsigned EP7STALL :1;
[; ;pic18f85j94.h: 821: unsigned EP7INEN :1;
[; ;pic18f85j94.h: 822: unsigned EP7OUTEN :1;
[; ;pic18f85j94.h: 823: unsigned EP7CONDIS :1;
[; ;pic18f85j94.h: 824: unsigned EP7HSHK :1;
[; ;pic18f85j94.h: 825: };
[; ;pic18f85j94.h: 826: struct {
[; ;pic18f85j94.h: 827: unsigned EPSTALL7 :1;
[; ;pic18f85j94.h: 828: unsigned EPINEN7 :1;
[; ;pic18f85j94.h: 829: unsigned EPOUTEN7 :1;
[; ;pic18f85j94.h: 830: unsigned EPCONDIS7 :1;
[; ;pic18f85j94.h: 831: unsigned EPHSHK7 :1;
[; ;pic18f85j94.h: 832: };
[; ;pic18f85j94.h: 833: } UEP7bits_t;
[; ;pic18f85j94.h: 834: extern volatile UEP7bits_t UEP7bits @ 0xE06;
[; ;pic18f85j94.h: 914: extern volatile unsigned char UEP8 @ 0xE07;
"916
[; ;pic18f85j94.h: 916: asm("UEP8 equ 0E07h");
[; <" UEP8 equ 0E07h ;# ">
[; ;pic18f85j94.h: 919: typedef union {
[; ;pic18f85j94.h: 920: struct {
[; ;pic18f85j94.h: 921: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 922: unsigned EPINEN :1;
[; ;pic18f85j94.h: 923: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 924: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 925: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 926: };
[; ;pic18f85j94.h: 927: struct {
[; ;pic18f85j94.h: 928: unsigned EPSTALL8 :1;
[; ;pic18f85j94.h: 929: unsigned EPINEN8 :1;
[; ;pic18f85j94.h: 930: unsigned EPOUTEN8 :1;
[; ;pic18f85j94.h: 931: unsigned EPCONDIS8 :1;
[; ;pic18f85j94.h: 932: unsigned EPHSHK8 :1;
[; ;pic18f85j94.h: 933: };
[; ;pic18f85j94.h: 934: } UEP8bits_t;
[; ;pic18f85j94.h: 935: extern volatile UEP8bits_t UEP8bits @ 0xE07;
[; ;pic18f85j94.h: 990: extern volatile unsigned char UEP9 @ 0xE08;
"992
[; ;pic18f85j94.h: 992: asm("UEP9 equ 0E08h");
[; <" UEP9 equ 0E08h ;# ">
[; ;pic18f85j94.h: 995: typedef union {
[; ;pic18f85j94.h: 996: struct {
[; ;pic18f85j94.h: 997: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 998: unsigned EPINEN :1;
[; ;pic18f85j94.h: 999: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 1000: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 1001: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 1002: };
[; ;pic18f85j94.h: 1003: struct {
[; ;pic18f85j94.h: 1004: unsigned EPSTALL9 :1;
[; ;pic18f85j94.h: 1005: unsigned EPINEN9 :1;
[; ;pic18f85j94.h: 1006: unsigned EPOUTEN9 :1;
[; ;pic18f85j94.h: 1007: unsigned EPCONDIS9 :1;
[; ;pic18f85j94.h: 1008: unsigned EPHSHK9 :1;
[; ;pic18f85j94.h: 1009: };
[; ;pic18f85j94.h: 1010: } UEP9bits_t;
[; ;pic18f85j94.h: 1011: extern volatile UEP9bits_t UEP9bits @ 0xE08;
[; ;pic18f85j94.h: 1066: extern volatile unsigned char UEP10 @ 0xE09;
"1068
[; ;pic18f85j94.h: 1068: asm("UEP10 equ 0E09h");
[; <" UEP10 equ 0E09h ;# ">
[; ;pic18f85j94.h: 1071: typedef union {
[; ;pic18f85j94.h: 1072: struct {
[; ;pic18f85j94.h: 1073: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 1074: unsigned EPINEN :1;
[; ;pic18f85j94.h: 1075: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 1076: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 1077: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 1078: };
[; ;pic18f85j94.h: 1079: struct {
[; ;pic18f85j94.h: 1080: unsigned EPSTALL10 :1;
[; ;pic18f85j94.h: 1081: unsigned EPINEN10 :1;
[; ;pic18f85j94.h: 1082: unsigned EPOUTEN10 :1;
[; ;pic18f85j94.h: 1083: unsigned EPCONDIS10 :1;
[; ;pic18f85j94.h: 1084: unsigned EPHSHK10 :1;
[; ;pic18f85j94.h: 1085: };
[; ;pic18f85j94.h: 1086: } UEP10bits_t;
[; ;pic18f85j94.h: 1087: extern volatile UEP10bits_t UEP10bits @ 0xE09;
[; ;pic18f85j94.h: 1142: extern volatile unsigned char UEP11 @ 0xE0A;
"1144
[; ;pic18f85j94.h: 1144: asm("UEP11 equ 0E0Ah");
[; <" UEP11 equ 0E0Ah ;# ">
[; ;pic18f85j94.h: 1147: typedef union {
[; ;pic18f85j94.h: 1148: struct {
[; ;pic18f85j94.h: 1149: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 1150: unsigned EPINEN :1;
[; ;pic18f85j94.h: 1151: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 1152: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 1153: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 1154: };
[; ;pic18f85j94.h: 1155: struct {
[; ;pic18f85j94.h: 1156: unsigned EPSTALL11 :1;
[; ;pic18f85j94.h: 1157: unsigned EPINEN11 :1;
[; ;pic18f85j94.h: 1158: unsigned EPOUTEN11 :1;
[; ;pic18f85j94.h: 1159: unsigned EPCONDIS11 :1;
[; ;pic18f85j94.h: 1160: unsigned EPHSHK11 :1;
[; ;pic18f85j94.h: 1161: };
[; ;pic18f85j94.h: 1162: } UEP11bits_t;
[; ;pic18f85j94.h: 1163: extern volatile UEP11bits_t UEP11bits @ 0xE0A;
[; ;pic18f85j94.h: 1218: extern volatile unsigned char UEP12 @ 0xE0B;
"1220
[; ;pic18f85j94.h: 1220: asm("UEP12 equ 0E0Bh");
[; <" UEP12 equ 0E0Bh ;# ">
[; ;pic18f85j94.h: 1223: typedef union {
[; ;pic18f85j94.h: 1224: struct {
[; ;pic18f85j94.h: 1225: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 1226: unsigned EPINEN :1;
[; ;pic18f85j94.h: 1227: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 1228: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 1229: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 1230: };
[; ;pic18f85j94.h: 1231: struct {
[; ;pic18f85j94.h: 1232: unsigned EPSTALL12 :1;
[; ;pic18f85j94.h: 1233: unsigned EPINEN12 :1;
[; ;pic18f85j94.h: 1234: unsigned EPOUTEN12 :1;
[; ;pic18f85j94.h: 1235: unsigned EPCONDIS12 :1;
[; ;pic18f85j94.h: 1236: unsigned EPHSHK12 :1;
[; ;pic18f85j94.h: 1237: };
[; ;pic18f85j94.h: 1238: } UEP12bits_t;
[; ;pic18f85j94.h: 1239: extern volatile UEP12bits_t UEP12bits @ 0xE0B;
[; ;pic18f85j94.h: 1294: extern volatile unsigned char UEP13 @ 0xE0C;
"1296
[; ;pic18f85j94.h: 1296: asm("UEP13 equ 0E0Ch");
[; <" UEP13 equ 0E0Ch ;# ">
[; ;pic18f85j94.h: 1299: typedef union {
[; ;pic18f85j94.h: 1300: struct {
[; ;pic18f85j94.h: 1301: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 1302: unsigned EPINEN :1;
[; ;pic18f85j94.h: 1303: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 1304: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 1305: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 1306: };
[; ;pic18f85j94.h: 1307: struct {
[; ;pic18f85j94.h: 1308: unsigned EPSTALL13 :1;
[; ;pic18f85j94.h: 1309: unsigned EPINEN13 :1;
[; ;pic18f85j94.h: 1310: unsigned EPOUTEN13 :1;
[; ;pic18f85j94.h: 1311: unsigned EPCONDIS13 :1;
[; ;pic18f85j94.h: 1312: unsigned EPHSHK13 :1;
[; ;pic18f85j94.h: 1313: };
[; ;pic18f85j94.h: 1314: } UEP13bits_t;
[; ;pic18f85j94.h: 1315: extern volatile UEP13bits_t UEP13bits @ 0xE0C;
[; ;pic18f85j94.h: 1370: extern volatile unsigned char UEP14 @ 0xE0D;
"1372
[; ;pic18f85j94.h: 1372: asm("UEP14 equ 0E0Dh");
[; <" UEP14 equ 0E0Dh ;# ">
[; ;pic18f85j94.h: 1375: typedef union {
[; ;pic18f85j94.h: 1376: struct {
[; ;pic18f85j94.h: 1377: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 1378: unsigned EPINEN :1;
[; ;pic18f85j94.h: 1379: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 1380: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 1381: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 1382: };
[; ;pic18f85j94.h: 1383: struct {
[; ;pic18f85j94.h: 1384: unsigned EPSTALL14 :1;
[; ;pic18f85j94.h: 1385: unsigned EPINEN14 :1;
[; ;pic18f85j94.h: 1386: unsigned EPOUTEN14 :1;
[; ;pic18f85j94.h: 1387: unsigned EPCONDIS14 :1;
[; ;pic18f85j94.h: 1388: unsigned EPHSHK14 :1;
[; ;pic18f85j94.h: 1389: };
[; ;pic18f85j94.h: 1390: } UEP14bits_t;
[; ;pic18f85j94.h: 1391: extern volatile UEP14bits_t UEP14bits @ 0xE0D;
[; ;pic18f85j94.h: 1446: extern volatile unsigned char UEP15 @ 0xE0E;
"1448
[; ;pic18f85j94.h: 1448: asm("UEP15 equ 0E0Eh");
[; <" UEP15 equ 0E0Eh ;# ">
[; ;pic18f85j94.h: 1451: typedef union {
[; ;pic18f85j94.h: 1452: struct {
[; ;pic18f85j94.h: 1453: unsigned EPSTALL :1;
[; ;pic18f85j94.h: 1454: unsigned EPINEN :1;
[; ;pic18f85j94.h: 1455: unsigned EPOUTEN :1;
[; ;pic18f85j94.h: 1456: unsigned EPCONDIS :1;
[; ;pic18f85j94.h: 1457: unsigned EPHSHK :1;
[; ;pic18f85j94.h: 1458: };
[; ;pic18f85j94.h: 1459: struct {
[; ;pic18f85j94.h: 1460: unsigned EPSTALL15 :1;
[; ;pic18f85j94.h: 1461: unsigned EPINEN15 :1;
[; ;pic18f85j94.h: 1462: unsigned EPOUTEN15 :1;
[; ;pic18f85j94.h: 1463: unsigned EPCONDIS15 :1;
[; ;pic18f85j94.h: 1464: unsigned EPHSHK15 :1;
[; ;pic18f85j94.h: 1465: };
[; ;pic18f85j94.h: 1466: } UEP15bits_t;
[; ;pic18f85j94.h: 1467: extern volatile UEP15bits_t UEP15bits @ 0xE0E;
[; ;pic18f85j94.h: 1522: extern volatile unsigned char UEIE @ 0xE0F;
"1524
[; ;pic18f85j94.h: 1524: asm("UEIE equ 0E0Fh");
[; <" UEIE equ 0E0Fh ;# ">
[; ;pic18f85j94.h: 1527: typedef union {
[; ;pic18f85j94.h: 1528: struct {
[; ;pic18f85j94.h: 1529: unsigned PIDEE :1;
[; ;pic18f85j94.h: 1530: unsigned CRC5EE :1;
[; ;pic18f85j94.h: 1531: unsigned CRC16EE :1;
[; ;pic18f85j94.h: 1532: unsigned DFN8EE :1;
[; ;pic18f85j94.h: 1533: unsigned BTOEE :1;
[; ;pic18f85j94.h: 1534: unsigned :2;
[; ;pic18f85j94.h: 1535: unsigned BTSEE :1;
[; ;pic18f85j94.h: 1536: };
[; ;pic18f85j94.h: 1537: } UEIEbits_t;
[; ;pic18f85j94.h: 1538: extern volatile UEIEbits_t UEIEbits @ 0xE0F;
[; ;pic18f85j94.h: 1573: extern volatile unsigned char UIE @ 0xE10;
"1575
[; ;pic18f85j94.h: 1575: asm("UIE equ 0E10h");
[; <" UIE equ 0E10h ;# ">
[; ;pic18f85j94.h: 1578: typedef union {
[; ;pic18f85j94.h: 1579: struct {
[; ;pic18f85j94.h: 1580: unsigned URSTIE :1;
[; ;pic18f85j94.h: 1581: unsigned UERRIE :1;
[; ;pic18f85j94.h: 1582: unsigned ACTVIE :1;
[; ;pic18f85j94.h: 1583: unsigned TRNIE :1;
[; ;pic18f85j94.h: 1584: unsigned IDLEIE :1;
[; ;pic18f85j94.h: 1585: unsigned STALLIE :1;
[; ;pic18f85j94.h: 1586: unsigned SOFIE :1;
[; ;pic18f85j94.h: 1587: };
[; ;pic18f85j94.h: 1588: } UIEbits_t;
[; ;pic18f85j94.h: 1589: extern volatile UIEbits_t UIEbits @ 0xE10;
[; ;pic18f85j94.h: 1629: extern volatile unsigned char UCFG @ 0xE11;
"1631
[; ;pic18f85j94.h: 1631: asm("UCFG equ 0E11h");
[; <" UCFG equ 0E11h ;# ">
[; ;pic18f85j94.h: 1634: typedef union {
[; ;pic18f85j94.h: 1635: struct {
[; ;pic18f85j94.h: 1636: unsigned PPB0 :1;
[; ;pic18f85j94.h: 1637: unsigned PPB1 :1;
[; ;pic18f85j94.h: 1638: unsigned FSEN :1;
[; ;pic18f85j94.h: 1639: unsigned UTRDIS :1;
[; ;pic18f85j94.h: 1640: unsigned UPUEN :1;
[; ;pic18f85j94.h: 1641: unsigned :1;
[; ;pic18f85j94.h: 1642: unsigned UOEMON :1;
[; ;pic18f85j94.h: 1643: unsigned UTEYE :1;
[; ;pic18f85j94.h: 1644: };
[; ;pic18f85j94.h: 1645: struct {
[; ;pic18f85j94.h: 1646: unsigned UPP0 :1;
[; ;pic18f85j94.h: 1647: unsigned UPP1 :1;
[; ;pic18f85j94.h: 1648: };
[; ;pic18f85j94.h: 1649: } UCFGbits_t;
[; ;pic18f85j94.h: 1650: extern volatile UCFGbits_t UCFGbits @ 0xE11;
[; ;pic18f85j94.h: 1700: extern volatile unsigned char RPOR0_1 @ 0xE12;
"1702
[; ;pic18f85j94.h: 1702: asm("RPOR0_1 equ 0E12h");
[; <" RPOR0_1 equ 0E12h ;# ">
[; ;pic18f85j94.h: 1705: typedef union {
[; ;pic18f85j94.h: 1706: struct {
[; ;pic18f85j94.h: 1707: unsigned RPO0R :4;
[; ;pic18f85j94.h: 1708: unsigned RPO1R :4;
[; ;pic18f85j94.h: 1709: };
[; ;pic18f85j94.h: 1710: struct {
[; ;pic18f85j94.h: 1711: unsigned RPO0R0 :1;
[; ;pic18f85j94.h: 1712: unsigned RPO0R1 :1;
[; ;pic18f85j94.h: 1713: unsigned RPO0R2 :1;
[; ;pic18f85j94.h: 1714: unsigned RPO0R3 :1;
[; ;pic18f85j94.h: 1715: unsigned RPO1R0 :1;
[; ;pic18f85j94.h: 1716: unsigned RPO1R1 :1;
[; ;pic18f85j94.h: 1717: unsigned RPO1R2 :1;
[; ;pic18f85j94.h: 1718: unsigned RPO1R3 :1;
[; ;pic18f85j94.h: 1719: };
[; ;pic18f85j94.h: 1720: } RPOR0_1bits_t;
[; ;pic18f85j94.h: 1721: extern volatile RPOR0_1bits_t RPOR0_1bits @ 0xE12;
[; ;pic18f85j94.h: 1776: extern volatile unsigned char RPOR2_3 @ 0xE13;
"1778
[; ;pic18f85j94.h: 1778: asm("RPOR2_3 equ 0E13h");
[; <" RPOR2_3 equ 0E13h ;# ">
[; ;pic18f85j94.h: 1781: typedef union {
[; ;pic18f85j94.h: 1782: struct {
[; ;pic18f85j94.h: 1783: unsigned RPO2R :4;
[; ;pic18f85j94.h: 1784: unsigned RPO3R :4;
[; ;pic18f85j94.h: 1785: };
[; ;pic18f85j94.h: 1786: struct {
[; ;pic18f85j94.h: 1787: unsigned RPO2R0 :1;
[; ;pic18f85j94.h: 1788: unsigned RPO2R1 :1;
[; ;pic18f85j94.h: 1789: unsigned RPO2R2 :1;
[; ;pic18f85j94.h: 1790: unsigned RPO2R3 :1;
[; ;pic18f85j94.h: 1791: unsigned RPO3R0 :1;
[; ;pic18f85j94.h: 1792: unsigned RPO3R1 :1;
[; ;pic18f85j94.h: 1793: unsigned RPO3R2 :1;
[; ;pic18f85j94.h: 1794: unsigned RPO3R3 :1;
[; ;pic18f85j94.h: 1795: };
[; ;pic18f85j94.h: 1796: } RPOR2_3bits_t;
[; ;pic18f85j94.h: 1797: extern volatile RPOR2_3bits_t RPOR2_3bits @ 0xE13;
[; ;pic18f85j94.h: 1852: extern volatile unsigned char RPOR4_5 @ 0xE14;
"1854
[; ;pic18f85j94.h: 1854: asm("RPOR4_5 equ 0E14h");
[; <" RPOR4_5 equ 0E14h ;# ">
[; ;pic18f85j94.h: 1857: typedef union {
[; ;pic18f85j94.h: 1858: struct {
[; ;pic18f85j94.h: 1859: unsigned RPO4R :4;
[; ;pic18f85j94.h: 1860: unsigned RPO5R :4;
[; ;pic18f85j94.h: 1861: };
[; ;pic18f85j94.h: 1862: struct {
[; ;pic18f85j94.h: 1863: unsigned RPO4R0 :1;
[; ;pic18f85j94.h: 1864: unsigned RPO4R1 :1;
[; ;pic18f85j94.h: 1865: unsigned RPO4R2 :1;
[; ;pic18f85j94.h: 1866: unsigned RPO4R3 :1;
[; ;pic18f85j94.h: 1867: unsigned RPO5R0 :1;
[; ;pic18f85j94.h: 1868: unsigned RPO5R1 :1;
[; ;pic18f85j94.h: 1869: unsigned RPO5R2 :1;
[; ;pic18f85j94.h: 1870: unsigned RPO5R3 :1;
[; ;pic18f85j94.h: 1871: };
[; ;pic18f85j94.h: 1872: } RPOR4_5bits_t;
[; ;pic18f85j94.h: 1873: extern volatile RPOR4_5bits_t RPOR4_5bits @ 0xE14;
[; ;pic18f85j94.h: 1928: extern volatile unsigned char RPOR6_7 @ 0xE15;
"1930
[; ;pic18f85j94.h: 1930: asm("RPOR6_7 equ 0E15h");
[; <" RPOR6_7 equ 0E15h ;# ">
[; ;pic18f85j94.h: 1933: typedef union {
[; ;pic18f85j94.h: 1934: struct {
[; ;pic18f85j94.h: 1935: unsigned RPO6R :4;
[; ;pic18f85j94.h: 1936: unsigned RPO7R :4;
[; ;pic18f85j94.h: 1937: };
[; ;pic18f85j94.h: 1938: struct {
[; ;pic18f85j94.h: 1939: unsigned RPO6R0 :1;
[; ;pic18f85j94.h: 1940: unsigned RPO6R1 :1;
[; ;pic18f85j94.h: 1941: unsigned RPO6R2 :1;
[; ;pic18f85j94.h: 1942: unsigned RPO6R3 :1;
[; ;pic18f85j94.h: 1943: unsigned RPO7R0 :1;
[; ;pic18f85j94.h: 1944: unsigned RPO7R1 :1;
[; ;pic18f85j94.h: 1945: unsigned RPO7R2 :1;
[; ;pic18f85j94.h: 1946: unsigned RPO7R3 :1;
[; ;pic18f85j94.h: 1947: };
[; ;pic18f85j94.h: 1948: } RPOR6_7bits_t;
[; ;pic18f85j94.h: 1949: extern volatile RPOR6_7bits_t RPOR6_7bits @ 0xE15;
[; ;pic18f85j94.h: 2004: extern volatile unsigned char RPOR8_9 @ 0xE16;
"2006
[; ;pic18f85j94.h: 2006: asm("RPOR8_9 equ 0E16h");
[; <" RPOR8_9 equ 0E16h ;# ">
[; ;pic18f85j94.h: 2009: typedef union {
[; ;pic18f85j94.h: 2010: struct {
[; ;pic18f85j94.h: 2011: unsigned RPO8R :4;
[; ;pic18f85j94.h: 2012: unsigned RPO9R :4;
[; ;pic18f85j94.h: 2013: };
[; ;pic18f85j94.h: 2014: struct {
[; ;pic18f85j94.h: 2015: unsigned RPO8R0 :1;
[; ;pic18f85j94.h: 2016: unsigned RPO8R1 :1;
[; ;pic18f85j94.h: 2017: unsigned RPO8R2 :1;
[; ;pic18f85j94.h: 2018: unsigned RPO8R3 :1;
[; ;pic18f85j94.h: 2019: unsigned RPO9R0 :1;
[; ;pic18f85j94.h: 2020: unsigned RPO9R1 :1;
[; ;pic18f85j94.h: 2021: unsigned RPO9R2 :1;
[; ;pic18f85j94.h: 2022: unsigned RPO9R3 :1;
[; ;pic18f85j94.h: 2023: };
[; ;pic18f85j94.h: 2024: } RPOR8_9bits_t;
[; ;pic18f85j94.h: 2025: extern volatile RPOR8_9bits_t RPOR8_9bits @ 0xE16;
[; ;pic18f85j94.h: 2080: extern volatile unsigned char RPOR10_11 @ 0xE17;
"2082
[; ;pic18f85j94.h: 2082: asm("RPOR10_11 equ 0E17h");
[; <" RPOR10_11 equ 0E17h ;# ">
[; ;pic18f85j94.h: 2085: typedef union {
[; ;pic18f85j94.h: 2086: struct {
[; ;pic18f85j94.h: 2087: unsigned RPO10R :4;
[; ;pic18f85j94.h: 2088: unsigned RPO11R :4;
[; ;pic18f85j94.h: 2089: };
[; ;pic18f85j94.h: 2090: struct {
[; ;pic18f85j94.h: 2091: unsigned RPO10R0 :1;
[; ;pic18f85j94.h: 2092: unsigned RPO10R1 :1;
[; ;pic18f85j94.h: 2093: unsigned RPO10R2 :1;
[; ;pic18f85j94.h: 2094: unsigned RPO10R3 :1;
[; ;pic18f85j94.h: 2095: unsigned RPO11R0 :1;
[; ;pic18f85j94.h: 2096: unsigned RPO11R1 :1;
[; ;pic18f85j94.h: 2097: unsigned RPO11R2 :1;
[; ;pic18f85j94.h: 2098: unsigned RPO11R3 :1;
[; ;pic18f85j94.h: 2099: };
[; ;pic18f85j94.h: 2100: } RPOR10_11bits_t;
[; ;pic18f85j94.h: 2101: extern volatile RPOR10_11bits_t RPOR10_11bits @ 0xE17;
[; ;pic18f85j94.h: 2156: extern volatile unsigned char RPOR12_13 @ 0xE18;
"2158
[; ;pic18f85j94.h: 2158: asm("RPOR12_13 equ 0E18h");
[; <" RPOR12_13 equ 0E18h ;# ">
[; ;pic18f85j94.h: 2161: typedef union {
[; ;pic18f85j94.h: 2162: struct {
[; ;pic18f85j94.h: 2163: unsigned RPO12R :4;
[; ;pic18f85j94.h: 2164: unsigned RPO13R :4;
[; ;pic18f85j94.h: 2165: };
[; ;pic18f85j94.h: 2166: struct {
[; ;pic18f85j94.h: 2167: unsigned RPO12R0 :1;
[; ;pic18f85j94.h: 2168: unsigned RPO12R1 :1;
[; ;pic18f85j94.h: 2169: unsigned RPO12R2 :1;
[; ;pic18f85j94.h: 2170: unsigned RPO12R3 :1;
[; ;pic18f85j94.h: 2171: unsigned RPO13R0 :1;
[; ;pic18f85j94.h: 2172: unsigned RPO13R1 :1;
[; ;pic18f85j94.h: 2173: unsigned RPO13R2 :1;
[; ;pic18f85j94.h: 2174: unsigned RPO13R3 :1;
[; ;pic18f85j94.h: 2175: };
[; ;pic18f85j94.h: 2176: } RPOR12_13bits_t;
[; ;pic18f85j94.h: 2177: extern volatile RPOR12_13bits_t RPOR12_13bits @ 0xE18;
[; ;pic18f85j94.h: 2232: extern volatile unsigned char RPOR14_15 @ 0xE19;
"2234
[; ;pic18f85j94.h: 2234: asm("RPOR14_15 equ 0E19h");
[; <" RPOR14_15 equ 0E19h ;# ">
[; ;pic18f85j94.h: 2237: typedef union {
[; ;pic18f85j94.h: 2238: struct {
[; ;pic18f85j94.h: 2239: unsigned RPO14R :4;
[; ;pic18f85j94.h: 2240: unsigned RPO15R :4;
[; ;pic18f85j94.h: 2241: };
[; ;pic18f85j94.h: 2242: struct {
[; ;pic18f85j94.h: 2243: unsigned RPO14R0 :1;
[; ;pic18f85j94.h: 2244: unsigned RPO14R1 :1;
[; ;pic18f85j94.h: 2245: unsigned RPO14R2 :1;
[; ;pic18f85j94.h: 2246: unsigned RPO14R3 :1;
[; ;pic18f85j94.h: 2247: unsigned RPO15R0 :1;
[; ;pic18f85j94.h: 2248: unsigned RPO15R1 :1;
[; ;pic18f85j94.h: 2249: unsigned RPO15R2 :1;
[; ;pic18f85j94.h: 2250: unsigned RPO15R3 :1;
[; ;pic18f85j94.h: 2251: };
[; ;pic18f85j94.h: 2252: } RPOR14_15bits_t;
[; ;pic18f85j94.h: 2253: extern volatile RPOR14_15bits_t RPOR14_15bits @ 0xE19;
[; ;pic18f85j94.h: 2308: extern volatile unsigned char RPOR16_17 @ 0xE1A;
"2310
[; ;pic18f85j94.h: 2310: asm("RPOR16_17 equ 0E1Ah");
[; <" RPOR16_17 equ 0E1Ah ;# ">
[; ;pic18f85j94.h: 2313: typedef union {
[; ;pic18f85j94.h: 2314: struct {
[; ;pic18f85j94.h: 2315: unsigned RPO16R :4;
[; ;pic18f85j94.h: 2316: unsigned RPO17R :4;
[; ;pic18f85j94.h: 2317: };
[; ;pic18f85j94.h: 2318: struct {
[; ;pic18f85j94.h: 2319: unsigned RPO16R0 :1;
[; ;pic18f85j94.h: 2320: unsigned RPO16R1 :1;
[; ;pic18f85j94.h: 2321: unsigned RPO16R2 :1;
[; ;pic18f85j94.h: 2322: unsigned RPO16R3 :1;
[; ;pic18f85j94.h: 2323: unsigned RPO17R0 :1;
[; ;pic18f85j94.h: 2324: unsigned RPO17R1 :1;
[; ;pic18f85j94.h: 2325: unsigned RPO17R2 :1;
[; ;pic18f85j94.h: 2326: unsigned RPO17R3 :1;
[; ;pic18f85j94.h: 2327: };
[; ;pic18f85j94.h: 2328: } RPOR16_17bits_t;
[; ;pic18f85j94.h: 2329: extern volatile RPOR16_17bits_t RPOR16_17bits @ 0xE1A;
[; ;pic18f85j94.h: 2384: extern volatile unsigned char RPOR18_19 @ 0xE1B;
"2386
[; ;pic18f85j94.h: 2386: asm("RPOR18_19 equ 0E1Bh");
[; <" RPOR18_19 equ 0E1Bh ;# ">
[; ;pic18f85j94.h: 2389: typedef union {
[; ;pic18f85j94.h: 2390: struct {
[; ;pic18f85j94.h: 2391: unsigned RPO18R :4;
[; ;pic18f85j94.h: 2392: unsigned RPO19R :4;
[; ;pic18f85j94.h: 2393: };
[; ;pic18f85j94.h: 2394: struct {
[; ;pic18f85j94.h: 2395: unsigned RPO18R0 :1;
[; ;pic18f85j94.h: 2396: unsigned RPO18R1 :1;
[; ;pic18f85j94.h: 2397: unsigned RPO18R2 :1;
[; ;pic18f85j94.h: 2398: unsigned RPO18R3 :1;
[; ;pic18f85j94.h: 2399: unsigned RPO19R0 :1;
[; ;pic18f85j94.h: 2400: unsigned RPO19R1 :1;
[; ;pic18f85j94.h: 2401: unsigned RPO19R2 :1;
[; ;pic18f85j94.h: 2402: unsigned RPO19R3 :1;
[; ;pic18f85j94.h: 2403: };
[; ;pic18f85j94.h: 2404: } RPOR18_19bits_t;
[; ;pic18f85j94.h: 2405: extern volatile RPOR18_19bits_t RPOR18_19bits @ 0xE1B;
[; ;pic18f85j94.h: 2460: extern volatile unsigned char RPOR20_21 @ 0xE1C;
"2462
[; ;pic18f85j94.h: 2462: asm("RPOR20_21 equ 0E1Ch");
[; <" RPOR20_21 equ 0E1Ch ;# ">
[; ;pic18f85j94.h: 2465: typedef union {
[; ;pic18f85j94.h: 2466: struct {
[; ;pic18f85j94.h: 2467: unsigned RPO20R :4;
[; ;pic18f85j94.h: 2468: unsigned RPO21R :4;
[; ;pic18f85j94.h: 2469: };
[; ;pic18f85j94.h: 2470: struct {
[; ;pic18f85j94.h: 2471: unsigned RPO20R0 :1;
[; ;pic18f85j94.h: 2472: unsigned RPO20R1 :1;
[; ;pic18f85j94.h: 2473: unsigned RPO20R2 :1;
[; ;pic18f85j94.h: 2474: unsigned RPO20R3 :1;
[; ;pic18f85j94.h: 2475: unsigned RPO21R0 :1;
[; ;pic18f85j94.h: 2476: unsigned RPO21R1 :1;
[; ;pic18f85j94.h: 2477: unsigned RPO21R2 :1;
[; ;pic18f85j94.h: 2478: unsigned RPO21R3 :1;
[; ;pic18f85j94.h: 2479: };
[; ;pic18f85j94.h: 2480: } RPOR20_21bits_t;
[; ;pic18f85j94.h: 2481: extern volatile RPOR20_21bits_t RPOR20_21bits @ 0xE1C;
[; ;pic18f85j94.h: 2536: extern volatile unsigned char RPOR22_23 @ 0xE1D;
"2538
[; ;pic18f85j94.h: 2538: asm("RPOR22_23 equ 0E1Dh");
[; <" RPOR22_23 equ 0E1Dh ;# ">
[; ;pic18f85j94.h: 2541: typedef union {
[; ;pic18f85j94.h: 2542: struct {
[; ;pic18f85j94.h: 2543: unsigned RPO22R :4;
[; ;pic18f85j94.h: 2544: unsigned RPO23R :4;
[; ;pic18f85j94.h: 2545: };
[; ;pic18f85j94.h: 2546: struct {
[; ;pic18f85j94.h: 2547: unsigned RPO22R0 :1;
[; ;pic18f85j94.h: 2548: unsigned RPO22R1 :1;
[; ;pic18f85j94.h: 2549: unsigned RPO22R2 :1;
[; ;pic18f85j94.h: 2550: unsigned RPO22R3 :1;
[; ;pic18f85j94.h: 2551: unsigned RPO23R0 :1;
[; ;pic18f85j94.h: 2552: unsigned RPO23R1 :1;
[; ;pic18f85j94.h: 2553: unsigned RPO23R2 :1;
[; ;pic18f85j94.h: 2554: unsigned RPO23R3 :1;
[; ;pic18f85j94.h: 2555: };
[; ;pic18f85j94.h: 2556: } RPOR22_23bits_t;
[; ;pic18f85j94.h: 2557: extern volatile RPOR22_23bits_t RPOR22_23bits @ 0xE1D;
[; ;pic18f85j94.h: 2612: extern volatile unsigned char RPOR24_25 @ 0xE1E;
"2614
[; ;pic18f85j94.h: 2614: asm("RPOR24_25 equ 0E1Eh");
[; <" RPOR24_25 equ 0E1Eh ;# ">
[; ;pic18f85j94.h: 2617: typedef union {
[; ;pic18f85j94.h: 2618: struct {
[; ;pic18f85j94.h: 2619: unsigned RPO24R :4;
[; ;pic18f85j94.h: 2620: unsigned RPO25R :4;
[; ;pic18f85j94.h: 2621: };
[; ;pic18f85j94.h: 2622: struct {
[; ;pic18f85j94.h: 2623: unsigned RPO24R0 :1;
[; ;pic18f85j94.h: 2624: unsigned RPO24R1 :1;
[; ;pic18f85j94.h: 2625: unsigned RPO24R2 :1;
[; ;pic18f85j94.h: 2626: unsigned RPO24R3 :1;
[; ;pic18f85j94.h: 2627: unsigned RPO25R0 :1;
[; ;pic18f85j94.h: 2628: unsigned RPO25R1 :1;
[; ;pic18f85j94.h: 2629: unsigned RPO25R2 :1;
[; ;pic18f85j94.h: 2630: unsigned RPO25R3 :1;
[; ;pic18f85j94.h: 2631: };
[; ;pic18f85j94.h: 2632: } RPOR24_25bits_t;
[; ;pic18f85j94.h: 2633: extern volatile RPOR24_25bits_t RPOR24_25bits @ 0xE1E;
[; ;pic18f85j94.h: 2688: extern volatile unsigned char RPOR26_27 @ 0xE1F;
"2690
[; ;pic18f85j94.h: 2690: asm("RPOR26_27 equ 0E1Fh");
[; <" RPOR26_27 equ 0E1Fh ;# ">
[; ;pic18f85j94.h: 2693: typedef union {
[; ;pic18f85j94.h: 2694: struct {
[; ;pic18f85j94.h: 2695: unsigned RPO26R :4;
[; ;pic18f85j94.h: 2696: unsigned RPO27R :4;
[; ;pic18f85j94.h: 2697: };
[; ;pic18f85j94.h: 2698: struct {
[; ;pic18f85j94.h: 2699: unsigned RPO26R0 :1;
[; ;pic18f85j94.h: 2700: unsigned RPO26R1 :1;
[; ;pic18f85j94.h: 2701: unsigned RPO26R2 :1;
[; ;pic18f85j94.h: 2702: unsigned RPO26R3 :1;
[; ;pic18f85j94.h: 2703: unsigned RPO27R0 :1;
[; ;pic18f85j94.h: 2704: unsigned RPO27R1 :1;
[; ;pic18f85j94.h: 2705: unsigned RPO27R2 :1;
[; ;pic18f85j94.h: 2706: unsigned RPO27R3 :1;
[; ;pic18f85j94.h: 2707: };
[; ;pic18f85j94.h: 2708: } RPOR26_27bits_t;
[; ;pic18f85j94.h: 2709: extern volatile RPOR26_27bits_t RPOR26_27bits @ 0xE1F;
[; ;pic18f85j94.h: 2764: extern volatile unsigned char RPOR28_29 @ 0xE20;
"2766
[; ;pic18f85j94.h: 2766: asm("RPOR28_29 equ 0E20h");
[; <" RPOR28_29 equ 0E20h ;# ">
[; ;pic18f85j94.h: 2769: typedef union {
[; ;pic18f85j94.h: 2770: struct {
[; ;pic18f85j94.h: 2771: unsigned RPO28R :4;
[; ;pic18f85j94.h: 2772: unsigned RPO29R :4;
[; ;pic18f85j94.h: 2773: };
[; ;pic18f85j94.h: 2774: struct {
[; ;pic18f85j94.h: 2775: unsigned RPO28R0 :1;
[; ;pic18f85j94.h: 2776: unsigned RPO28R1 :1;
[; ;pic18f85j94.h: 2777: unsigned RPO28R2 :1;
[; ;pic18f85j94.h: 2778: unsigned RPO28R3 :1;
[; ;pic18f85j94.h: 2779: unsigned RPO29R0 :1;
[; ;pic18f85j94.h: 2780: unsigned RPO29R1 :1;
[; ;pic18f85j94.h: 2781: unsigned RPO29R2 :1;
[; ;pic18f85j94.h: 2782: unsigned RPO29R3 :1;
[; ;pic18f85j94.h: 2783: };
[; ;pic18f85j94.h: 2784: } RPOR28_29bits_t;
[; ;pic18f85j94.h: 2785: extern volatile RPOR28_29bits_t RPOR28_29bits @ 0xE20;
[; ;pic18f85j94.h: 2840: extern volatile unsigned char RPOR30_31 @ 0xE21;
"2842
[; ;pic18f85j94.h: 2842: asm("RPOR30_31 equ 0E21h");
[; <" RPOR30_31 equ 0E21h ;# ">
[; ;pic18f85j94.h: 2845: typedef union {
[; ;pic18f85j94.h: 2846: struct {
[; ;pic18f85j94.h: 2847: unsigned RPO30R :4;
[; ;pic18f85j94.h: 2848: unsigned RPO31R :4;
[; ;pic18f85j94.h: 2849: };
[; ;pic18f85j94.h: 2850: struct {
[; ;pic18f85j94.h: 2851: unsigned RPO30R0 :1;
[; ;pic18f85j94.h: 2852: unsigned RPO30R1 :1;
[; ;pic18f85j94.h: 2853: unsigned RPO30R2 :1;
[; ;pic18f85j94.h: 2854: unsigned RPO30R3 :1;
[; ;pic18f85j94.h: 2855: unsigned RPO31R0 :1;
[; ;pic18f85j94.h: 2856: unsigned RPO31R1 :1;
[; ;pic18f85j94.h: 2857: unsigned RPO31R2 :1;
[; ;pic18f85j94.h: 2858: unsigned RPO31R3 :1;
[; ;pic18f85j94.h: 2859: };
[; ;pic18f85j94.h: 2860: } RPOR30_31bits_t;
[; ;pic18f85j94.h: 2861: extern volatile RPOR30_31bits_t RPOR30_31bits @ 0xE21;
[; ;pic18f85j94.h: 2916: extern volatile unsigned char RPOR32_33 @ 0xE22;
"2918
[; ;pic18f85j94.h: 2918: asm("RPOR32_33 equ 0E22h");
[; <" RPOR32_33 equ 0E22h ;# ">
[; ;pic18f85j94.h: 2921: typedef union {
[; ;pic18f85j94.h: 2922: struct {
[; ;pic18f85j94.h: 2923: unsigned RPO32R :4;
[; ;pic18f85j94.h: 2924: unsigned RPO33R :4;
[; ;pic18f85j94.h: 2925: };
[; ;pic18f85j94.h: 2926: struct {
[; ;pic18f85j94.h: 2927: unsigned RPO32R0 :1;
[; ;pic18f85j94.h: 2928: unsigned RPO32R1 :1;
[; ;pic18f85j94.h: 2929: unsigned RPO32R2 :1;
[; ;pic18f85j94.h: 2930: unsigned RPO32R3 :1;
[; ;pic18f85j94.h: 2931: unsigned RPO33R0 :1;
[; ;pic18f85j94.h: 2932: unsigned RPO33R1 :1;
[; ;pic18f85j94.h: 2933: unsigned RPO33R2 :1;
[; ;pic18f85j94.h: 2934: unsigned RPO33R3 :1;
[; ;pic18f85j94.h: 2935: };
[; ;pic18f85j94.h: 2936: } RPOR32_33bits_t;
[; ;pic18f85j94.h: 2937: extern volatile RPOR32_33bits_t RPOR32_33bits @ 0xE22;
[; ;pic18f85j94.h: 2992: extern volatile unsigned char RPOR34_35 @ 0xE23;
"2994
[; ;pic18f85j94.h: 2994: asm("RPOR34_35 equ 0E23h");
[; <" RPOR34_35 equ 0E23h ;# ">
[; ;pic18f85j94.h: 2997: typedef union {
[; ;pic18f85j94.h: 2998: struct {
[; ;pic18f85j94.h: 2999: unsigned RPO34R :4;
[; ;pic18f85j94.h: 3000: unsigned RPO35R :4;
[; ;pic18f85j94.h: 3001: };
[; ;pic18f85j94.h: 3002: struct {
[; ;pic18f85j94.h: 3003: unsigned RPO34R0 :1;
[; ;pic18f85j94.h: 3004: unsigned RPO34R1 :1;
[; ;pic18f85j94.h: 3005: unsigned RPO34R2 :1;
[; ;pic18f85j94.h: 3006: unsigned RPO34R3 :1;
[; ;pic18f85j94.h: 3007: unsigned RPO35R0 :1;
[; ;pic18f85j94.h: 3008: unsigned RPO35R1 :1;
[; ;pic18f85j94.h: 3009: unsigned RPO35R2 :1;
[; ;pic18f85j94.h: 3010: unsigned RPO35R3 :1;
[; ;pic18f85j94.h: 3011: };
[; ;pic18f85j94.h: 3012: } RPOR34_35bits_t;
[; ;pic18f85j94.h: 3013: extern volatile RPOR34_35bits_t RPOR34_35bits @ 0xE23;
[; ;pic18f85j94.h: 3068: extern volatile unsigned char RPOR36_37 @ 0xE24;
"3070
[; ;pic18f85j94.h: 3070: asm("RPOR36_37 equ 0E24h");
[; <" RPOR36_37 equ 0E24h ;# ">
[; ;pic18f85j94.h: 3073: typedef union {
[; ;pic18f85j94.h: 3074: struct {
[; ;pic18f85j94.h: 3075: unsigned RPO36R :4;
[; ;pic18f85j94.h: 3076: unsigned RPO37R :4;
[; ;pic18f85j94.h: 3077: };
[; ;pic18f85j94.h: 3078: struct {
[; ;pic18f85j94.h: 3079: unsigned RPO36R0 :1;
[; ;pic18f85j94.h: 3080: unsigned RPO36R1 :1;
[; ;pic18f85j94.h: 3081: unsigned RPO36R2 :1;
[; ;pic18f85j94.h: 3082: unsigned RPO36R3 :1;
[; ;pic18f85j94.h: 3083: unsigned RPO37R0 :1;
[; ;pic18f85j94.h: 3084: unsigned RPO37R1 :1;
[; ;pic18f85j94.h: 3085: unsigned RPO37R2 :1;
[; ;pic18f85j94.h: 3086: unsigned RPO37R3 :1;
[; ;pic18f85j94.h: 3087: };
[; ;pic18f85j94.h: 3088: } RPOR36_37bits_t;
[; ;pic18f85j94.h: 3089: extern volatile RPOR36_37bits_t RPOR36_37bits @ 0xE24;
[; ;pic18f85j94.h: 3144: extern volatile unsigned char RPOR38_39 @ 0xE25;
"3146
[; ;pic18f85j94.h: 3146: asm("RPOR38_39 equ 0E25h");
[; <" RPOR38_39 equ 0E25h ;# ">
[; ;pic18f85j94.h: 3149: typedef union {
[; ;pic18f85j94.h: 3150: struct {
[; ;pic18f85j94.h: 3151: unsigned RPO38R :4;
[; ;pic18f85j94.h: 3152: unsigned RPO39R :4;
[; ;pic18f85j94.h: 3153: };
[; ;pic18f85j94.h: 3154: struct {
[; ;pic18f85j94.h: 3155: unsigned RPO38R0 :1;
[; ;pic18f85j94.h: 3156: unsigned RPO38R1 :1;
[; ;pic18f85j94.h: 3157: unsigned RPO38R2 :1;
[; ;pic18f85j94.h: 3158: unsigned RPO38R3 :1;
[; ;pic18f85j94.h: 3159: unsigned RPO39R0 :1;
[; ;pic18f85j94.h: 3160: unsigned RPO39R1 :1;
[; ;pic18f85j94.h: 3161: unsigned RPO39R2 :1;
[; ;pic18f85j94.h: 3162: unsigned RPO39R3 :1;
[; ;pic18f85j94.h: 3163: };
[; ;pic18f85j94.h: 3164: } RPOR38_39bits_t;
[; ;pic18f85j94.h: 3165: extern volatile RPOR38_39bits_t RPOR38_39bits @ 0xE25;
[; ;pic18f85j94.h: 3220: extern volatile unsigned char RPOR40_41 @ 0xE26;
"3222
[; ;pic18f85j94.h: 3222: asm("RPOR40_41 equ 0E26h");
[; <" RPOR40_41 equ 0E26h ;# ">
[; ;pic18f85j94.h: 3225: typedef union {
[; ;pic18f85j94.h: 3226: struct {
[; ;pic18f85j94.h: 3227: unsigned RPO40R :4;
[; ;pic18f85j94.h: 3228: unsigned RPO41R :4;
[; ;pic18f85j94.h: 3229: };
[; ;pic18f85j94.h: 3230: struct {
[; ;pic18f85j94.h: 3231: unsigned RPO40R0 :1;
[; ;pic18f85j94.h: 3232: unsigned RPO40R1 :1;
[; ;pic18f85j94.h: 3233: unsigned RPO40R2 :1;
[; ;pic18f85j94.h: 3234: unsigned RPO40R3 :1;
[; ;pic18f85j94.h: 3235: unsigned RPO41R0 :1;
[; ;pic18f85j94.h: 3236: unsigned RPO41R1 :1;
[; ;pic18f85j94.h: 3237: unsigned RPO41R2 :1;
[; ;pic18f85j94.h: 3238: unsigned RPO41R3 :1;
[; ;pic18f85j94.h: 3239: };
[; ;pic18f85j94.h: 3240: } RPOR40_41bits_t;
[; ;pic18f85j94.h: 3241: extern volatile RPOR40_41bits_t RPOR40_41bits @ 0xE26;
[; ;pic18f85j94.h: 3296: extern volatile unsigned char RPOR42_43 @ 0xE27;
"3298
[; ;pic18f85j94.h: 3298: asm("RPOR42_43 equ 0E27h");
[; <" RPOR42_43 equ 0E27h ;# ">
[; ;pic18f85j94.h: 3301: typedef union {
[; ;pic18f85j94.h: 3302: struct {
[; ;pic18f85j94.h: 3303: unsigned RPO42R :4;
[; ;pic18f85j94.h: 3304: unsigned RPO43R :4;
[; ;pic18f85j94.h: 3305: };
[; ;pic18f85j94.h: 3306: struct {
[; ;pic18f85j94.h: 3307: unsigned RPO42R0 :1;
[; ;pic18f85j94.h: 3308: unsigned RPO42R1 :1;
[; ;pic18f85j94.h: 3309: unsigned RPO42R2 :1;
[; ;pic18f85j94.h: 3310: unsigned RPO42R3 :1;
[; ;pic18f85j94.h: 3311: unsigned RPO43R0 :1;
[; ;pic18f85j94.h: 3312: unsigned RPO43R1 :1;
[; ;pic18f85j94.h: 3313: unsigned RPO43R2 :1;
[; ;pic18f85j94.h: 3314: unsigned RPO43R3 :1;
[; ;pic18f85j94.h: 3315: };
[; ;pic18f85j94.h: 3316: } RPOR42_43bits_t;
[; ;pic18f85j94.h: 3317: extern volatile RPOR42_43bits_t RPOR42_43bits @ 0xE27;
[; ;pic18f85j94.h: 3372: extern volatile unsigned char RPOR44_45 @ 0xE28;
"3374
[; ;pic18f85j94.h: 3374: asm("RPOR44_45 equ 0E28h");
[; <" RPOR44_45 equ 0E28h ;# ">
[; ;pic18f85j94.h: 3377: typedef union {
[; ;pic18f85j94.h: 3378: struct {
[; ;pic18f85j94.h: 3379: unsigned RPO44R :4;
[; ;pic18f85j94.h: 3380: unsigned RPO45R :4;
[; ;pic18f85j94.h: 3381: };
[; ;pic18f85j94.h: 3382: struct {
[; ;pic18f85j94.h: 3383: unsigned RPO44R0 :1;
[; ;pic18f85j94.h: 3384: unsigned RPO44R1 :1;
[; ;pic18f85j94.h: 3385: unsigned RPO44R2 :1;
[; ;pic18f85j94.h: 3386: unsigned RPO44R3 :1;
[; ;pic18f85j94.h: 3387: unsigned RPO45R0 :1;
[; ;pic18f85j94.h: 3388: unsigned RPO45R1 :1;
[; ;pic18f85j94.h: 3389: unsigned RPO45R2 :1;
[; ;pic18f85j94.h: 3390: unsigned RPO45R3 :1;
[; ;pic18f85j94.h: 3391: };
[; ;pic18f85j94.h: 3392: } RPOR44_45bits_t;
[; ;pic18f85j94.h: 3393: extern volatile RPOR44_45bits_t RPOR44_45bits @ 0xE28;
[; ;pic18f85j94.h: 3448: extern volatile unsigned char RPOR46 @ 0xE29;
"3450
[; ;pic18f85j94.h: 3450: asm("RPOR46 equ 0E29h");
[; <" RPOR46 equ 0E29h ;# ">
[; ;pic18f85j94.h: 3453: typedef union {
[; ;pic18f85j94.h: 3454: struct {
[; ;pic18f85j94.h: 3455: unsigned RPO46R :4;
[; ;pic18f85j94.h: 3456: };
[; ;pic18f85j94.h: 3457: struct {
[; ;pic18f85j94.h: 3458: unsigned RPO46R0 :1;
[; ;pic18f85j94.h: 3459: unsigned RPO46R1 :1;
[; ;pic18f85j94.h: 3460: unsigned RPO46R2 :1;
[; ;pic18f85j94.h: 3461: unsigned RPO46R3 :1;
[; ;pic18f85j94.h: 3462: };
[; ;pic18f85j94.h: 3463: } RPOR46bits_t;
[; ;pic18f85j94.h: 3464: extern volatile RPOR46bits_t RPOR46bits @ 0xE29;
[; ;pic18f85j94.h: 3494: extern volatile unsigned char RPINR0_1 @ 0xE2A;
"3496
[; ;pic18f85j94.h: 3496: asm("RPINR0_1 equ 0E2Ah");
[; <" RPINR0_1 equ 0E2Ah ;# ">
[; ;pic18f85j94.h: 3499: typedef union {
[; ;pic18f85j94.h: 3500: struct {
[; ;pic18f85j94.h: 3501: unsigned U1RXR :4;
[; ;pic18f85j94.h: 3502: unsigned U1TXR :4;
[; ;pic18f85j94.h: 3503: };
[; ;pic18f85j94.h: 3504: struct {
[; ;pic18f85j94.h: 3505: unsigned U1RXR0 :1;
[; ;pic18f85j94.h: 3506: unsigned U1RXR1 :1;
[; ;pic18f85j94.h: 3507: unsigned U1RXR2 :1;
[; ;pic18f85j94.h: 3508: unsigned U1RXR3 :1;
[; ;pic18f85j94.h: 3509: unsigned U1TXR0 :1;
[; ;pic18f85j94.h: 3510: unsigned U1TXR1 :1;
[; ;pic18f85j94.h: 3511: unsigned U1TXR2 :1;
[; ;pic18f85j94.h: 3512: unsigned U1TXR3 :1;
[; ;pic18f85j94.h: 3513: };
[; ;pic18f85j94.h: 3514: } RPINR0_1bits_t;
[; ;pic18f85j94.h: 3515: extern volatile RPINR0_1bits_t RPINR0_1bits @ 0xE2A;
[; ;pic18f85j94.h: 3570: extern volatile unsigned char RPINR2_3 @ 0xE2B;
"3572
[; ;pic18f85j94.h: 3572: asm("RPINR2_3 equ 0E2Bh");
[; <" RPINR2_3 equ 0E2Bh ;# ">
[; ;pic18f85j94.h: 3575: typedef union {
[; ;pic18f85j94.h: 3576: struct {
[; ;pic18f85j94.h: 3577: unsigned U2RXR :4;
[; ;pic18f85j94.h: 3578: unsigned U2TXR :4;
[; ;pic18f85j94.h: 3579: };
[; ;pic18f85j94.h: 3580: struct {
[; ;pic18f85j94.h: 3581: unsigned U2RXR0 :1;
[; ;pic18f85j94.h: 3582: unsigned U2RXR1 :1;
[; ;pic18f85j94.h: 3583: unsigned U2RXR2 :1;
[; ;pic18f85j94.h: 3584: unsigned U2RXR3 :1;
[; ;pic18f85j94.h: 3585: unsigned U2TXR0 :1;
[; ;pic18f85j94.h: 3586: unsigned U2TXR1 :1;
[; ;pic18f85j94.h: 3587: unsigned U2TXR2 :1;
[; ;pic18f85j94.h: 3588: unsigned U2TXR3 :1;
[; ;pic18f85j94.h: 3589: };
[; ;pic18f85j94.h: 3590: } RPINR2_3bits_t;
[; ;pic18f85j94.h: 3591: extern volatile RPINR2_3bits_t RPINR2_3bits @ 0xE2B;
[; ;pic18f85j94.h: 3646: extern volatile unsigned char RPINR4_5 @ 0xE2C;
"3648
[; ;pic18f85j94.h: 3648: asm("RPINR4_5 equ 0E2Ch");
[; <" RPINR4_5 equ 0E2Ch ;# ">
[; ;pic18f85j94.h: 3651: typedef union {
[; ;pic18f85j94.h: 3652: struct {
[; ;pic18f85j94.h: 3653: unsigned U3RXR :4;
[; ;pic18f85j94.h: 3654: unsigned U3TXR :4;
[; ;pic18f85j94.h: 3655: };
[; ;pic18f85j94.h: 3656: struct {
[; ;pic18f85j94.h: 3657: unsigned U3RXR0 :1;
[; ;pic18f85j94.h: 3658: unsigned U3RXR1 :1;
[; ;pic18f85j94.h: 3659: unsigned U3RXR2 :1;
[; ;pic18f85j94.h: 3660: unsigned U3RXR3 :1;
[; ;pic18f85j94.h: 3661: unsigned U3TXR0 :1;
[; ;pic18f85j94.h: 3662: unsigned U3TXR1 :1;
[; ;pic18f85j94.h: 3663: unsigned U3TXR2 :1;
[; ;pic18f85j94.h: 3664: unsigned U3TXR3 :1;
[; ;pic18f85j94.h: 3665: };
[; ;pic18f85j94.h: 3666: } RPINR4_5bits_t;
[; ;pic18f85j94.h: 3667: extern volatile RPINR4_5bits_t RPINR4_5bits @ 0xE2C;
[; ;pic18f85j94.h: 3722: extern volatile unsigned char RPINR6_7 @ 0xE2D;
"3724
[; ;pic18f85j94.h: 3724: asm("RPINR6_7 equ 0E2Dh");
[; <" RPINR6_7 equ 0E2Dh ;# ">
[; ;pic18f85j94.h: 3727: typedef union {
[; ;pic18f85j94.h: 3728: struct {
[; ;pic18f85j94.h: 3729: unsigned U4RXR :4;
[; ;pic18f85j94.h: 3730: unsigned U4TXR :4;
[; ;pic18f85j94.h: 3731: };
[; ;pic18f85j94.h: 3732: struct {
[; ;pic18f85j94.h: 3733: unsigned U4RXR0 :1;
[; ;pic18f85j94.h: 3734: unsigned U4RXR1 :1;
[; ;pic18f85j94.h: 3735: unsigned U4RXR2 :1;
[; ;pic18f85j94.h: 3736: unsigned U4RXR3 :1;
[; ;pic18f85j94.h: 3737: unsigned U4TXR0 :1;
[; ;pic18f85j94.h: 3738: unsigned U4TXR1 :1;
[; ;pic18f85j94.h: 3739: unsigned U4TXR2 :1;
[; ;pic18f85j94.h: 3740: unsigned U4TXR3 :1;
[; ;pic18f85j94.h: 3741: };
[; ;pic18f85j94.h: 3742: } RPINR6_7bits_t;
[; ;pic18f85j94.h: 3743: extern volatile RPINR6_7bits_t RPINR6_7bits @ 0xE2D;
[; ;pic18f85j94.h: 3798: extern volatile unsigned char RPINR8_9 @ 0xE2E;
"3800
[; ;pic18f85j94.h: 3800: asm("RPINR8_9 equ 0E2Eh");
[; <" RPINR8_9 equ 0E2Eh ;# ">
[; ;pic18f85j94.h: 3803: typedef union {
[; ;pic18f85j94.h: 3804: struct {
[; ;pic18f85j94.h: 3805: unsigned SCK1R :4;
[; ;pic18f85j94.h: 3806: unsigned SDI1R :4;
[; ;pic18f85j94.h: 3807: };
[; ;pic18f85j94.h: 3808: struct {
[; ;pic18f85j94.h: 3809: unsigned SCK1R0 :1;
[; ;pic18f85j94.h: 3810: unsigned SCK1R1 :1;
[; ;pic18f85j94.h: 3811: unsigned SCK1R2 :1;
[; ;pic18f85j94.h: 3812: unsigned SCK1R3 :1;
[; ;pic18f85j94.h: 3813: unsigned SDI1R0 :1;
[; ;pic18f85j94.h: 3814: unsigned SDI1R1 :1;
[; ;pic18f85j94.h: 3815: unsigned SDI1R2 :1;
[; ;pic18f85j94.h: 3816: unsigned SDI1R3 :1;
[; ;pic18f85j94.h: 3817: };
[; ;pic18f85j94.h: 3818: } RPINR8_9bits_t;
[; ;pic18f85j94.h: 3819: extern volatile RPINR8_9bits_t RPINR8_9bits @ 0xE2E;
[; ;pic18f85j94.h: 3874: extern volatile unsigned char RPINR10_11 @ 0xE2F;
"3876
[; ;pic18f85j94.h: 3876: asm("RPINR10_11 equ 0E2Fh");
[; <" RPINR10_11 equ 0E2Fh ;# ">
[; ;pic18f85j94.h: 3879: typedef union {
[; ;pic18f85j94.h: 3880: struct {
[; ;pic18f85j94.h: 3881: unsigned SS1R :4;
[; ;pic18f85j94.h: 3882: unsigned SCK2R :4;
[; ;pic18f85j94.h: 3883: };
[; ;pic18f85j94.h: 3884: struct {
[; ;pic18f85j94.h: 3885: unsigned SS1R0 :1;
[; ;pic18f85j94.h: 3886: unsigned SS1R1 :1;
[; ;pic18f85j94.h: 3887: unsigned SS1R2 :1;
[; ;pic18f85j94.h: 3888: unsigned SS1R3 :1;
[; ;pic18f85j94.h: 3889: unsigned SCK2R0 :1;
[; ;pic18f85j94.h: 3890: unsigned SCK2R1 :1;
[; ;pic18f85j94.h: 3891: unsigned SCK2R2 :1;
[; ;pic18f85j94.h: 3892: unsigned SCK2R3 :1;
[; ;pic18f85j94.h: 3893: };
[; ;pic18f85j94.h: 3894: } RPINR10_11bits_t;
[; ;pic18f85j94.h: 3895: extern volatile RPINR10_11bits_t RPINR10_11bits @ 0xE2F;
[; ;pic18f85j94.h: 3950: extern volatile unsigned char RPINR12_13 @ 0xE30;
"3952
[; ;pic18f85j94.h: 3952: asm("RPINR12_13 equ 0E30h");
[; <" RPINR12_13 equ 0E30h ;# ">
[; ;pic18f85j94.h: 3955: typedef union {
[; ;pic18f85j94.h: 3956: struct {
[; ;pic18f85j94.h: 3957: unsigned SDI2R :4;
[; ;pic18f85j94.h: 3958: unsigned SS2R :4;
[; ;pic18f85j94.h: 3959: };
[; ;pic18f85j94.h: 3960: struct {
[; ;pic18f85j94.h: 3961: unsigned SDI2R0 :1;
[; ;pic18f85j94.h: 3962: unsigned SDI2R1 :1;
[; ;pic18f85j94.h: 3963: unsigned SDI2R2 :1;
[; ;pic18f85j94.h: 3964: unsigned SDI2R3 :1;
[; ;pic18f85j94.h: 3965: unsigned SS2R0 :1;
[; ;pic18f85j94.h: 3966: unsigned SS2R1 :1;
[; ;pic18f85j94.h: 3967: unsigned SS2R2 :1;
[; ;pic18f85j94.h: 3968: unsigned SS2R3 :1;
[; ;pic18f85j94.h: 3969: };
[; ;pic18f85j94.h: 3970: } RPINR12_13bits_t;
[; ;pic18f85j94.h: 3971: extern volatile RPINR12_13bits_t RPINR12_13bits @ 0xE30;
[; ;pic18f85j94.h: 4026: extern volatile unsigned char RPINR14_15 @ 0xE31;
"4028
[; ;pic18f85j94.h: 4028: asm("RPINR14_15 equ 0E31h");
[; <" RPINR14_15 equ 0E31h ;# ">
[; ;pic18f85j94.h: 4031: typedef union {
[; ;pic18f85j94.h: 4032: struct {
[; ;pic18f85j94.h: 4033: unsigned FLT0R :4;
[; ;pic18f85j94.h: 4034: unsigned ECCP1R :4;
[; ;pic18f85j94.h: 4035: };
[; ;pic18f85j94.h: 4036: struct {
[; ;pic18f85j94.h: 4037: unsigned FLT0R0 :1;
[; ;pic18f85j94.h: 4038: unsigned FLT0R1 :1;
[; ;pic18f85j94.h: 4039: unsigned FLT0R2 :1;
[; ;pic18f85j94.h: 4040: unsigned FLT0R3 :1;
[; ;pic18f85j94.h: 4041: unsigned ECCP1R0 :1;
[; ;pic18f85j94.h: 4042: unsigned ECCP1R1 :1;
[; ;pic18f85j94.h: 4043: unsigned ECCP1R2 :1;
[; ;pic18f85j94.h: 4044: unsigned ECCP1R3 :1;
[; ;pic18f85j94.h: 4045: };
[; ;pic18f85j94.h: 4046: } RPINR14_15bits_t;
[; ;pic18f85j94.h: 4047: extern volatile RPINR14_15bits_t RPINR14_15bits @ 0xE31;
[; ;pic18f85j94.h: 4102: extern volatile unsigned char RPINR16_17 @ 0xE32;
"4104
[; ;pic18f85j94.h: 4104: asm("RPINR16_17 equ 0E32h");
[; <" RPINR16_17 equ 0E32h ;# ">
[; ;pic18f85j94.h: 4107: typedef union {
[; ;pic18f85j94.h: 4108: struct {
[; ;pic18f85j94.h: 4109: unsigned ECCP2R :4;
[; ;pic18f85j94.h: 4110: unsigned ECCP3R :4;
[; ;pic18f85j94.h: 4111: };
[; ;pic18f85j94.h: 4112: struct {
[; ;pic18f85j94.h: 4113: unsigned ECCP2R0 :1;
[; ;pic18f85j94.h: 4114: unsigned ECCP2R1 :1;
[; ;pic18f85j94.h: 4115: unsigned ECCP2R2 :1;
[; ;pic18f85j94.h: 4116: unsigned ECCP2R3 :1;
[; ;pic18f85j94.h: 4117: unsigned ECCP3R0 :1;
[; ;pic18f85j94.h: 4118: unsigned ECCP3R1 :1;
[; ;pic18f85j94.h: 4119: unsigned ECCP3R2 :1;
[; ;pic18f85j94.h: 4120: unsigned ECCP3R3 :1;
[; ;pic18f85j94.h: 4121: };
[; ;pic18f85j94.h: 4122: } RPINR16_17bits_t;
[; ;pic18f85j94.h: 4123: extern volatile RPINR16_17bits_t RPINR16_17bits @ 0xE32;
[; ;pic18f85j94.h: 4178: extern volatile unsigned char RPINR18_19 @ 0xE33;
"4180
[; ;pic18f85j94.h: 4180: asm("RPINR18_19 equ 0E33h");
[; <" RPINR18_19 equ 0E33h ;# ">
[; ;pic18f85j94.h: 4183: typedef union {
[; ;pic18f85j94.h: 4184: struct {
[; ;pic18f85j94.h: 4185: unsigned IOC0R :4;
[; ;pic18f85j94.h: 4186: unsigned IOC1R :4;
[; ;pic18f85j94.h: 4187: };
[; ;pic18f85j94.h: 4188: struct {
[; ;pic18f85j94.h: 4189: unsigned IOC0R0 :1;
[; ;pic18f85j94.h: 4190: unsigned IOC0R1 :1;
[; ;pic18f85j94.h: 4191: unsigned IOC0R2 :1;
[; ;pic18f85j94.h: 4192: unsigned IOC0R3 :1;
[; ;pic18f85j94.h: 4193: unsigned IOC1R0 :1;
[; ;pic18f85j94.h: 4194: unsigned IOC1R1 :1;
[; ;pic18f85j94.h: 4195: unsigned IOC1R2 :1;
[; ;pic18f85j94.h: 4196: unsigned IOC1R3 :1;
[; ;pic18f85j94.h: 4197: };
[; ;pic18f85j94.h: 4198: } RPINR18_19bits_t;
[; ;pic18f85j94.h: 4199: extern volatile RPINR18_19bits_t RPINR18_19bits @ 0xE33;
[; ;pic18f85j94.h: 4254: extern volatile unsigned char RPINR20_21 @ 0xE34;
"4256
[; ;pic18f85j94.h: 4256: asm("RPINR20_21 equ 0E34h");
[; <" RPINR20_21 equ 0E34h ;# ">
[; ;pic18f85j94.h: 4259: typedef union {
[; ;pic18f85j94.h: 4260: struct {
[; ;pic18f85j94.h: 4261: unsigned IOC2R :4;
[; ;pic18f85j94.h: 4262: unsigned IOC3R :4;
[; ;pic18f85j94.h: 4263: };
[; ;pic18f85j94.h: 4264: struct {
[; ;pic18f85j94.h: 4265: unsigned IOC2R0 :1;
[; ;pic18f85j94.h: 4266: unsigned IOC2R1 :1;
[; ;pic18f85j94.h: 4267: unsigned IOC2R2 :1;
[; ;pic18f85j94.h: 4268: unsigned IOC2R3 :1;
[; ;pic18f85j94.h: 4269: unsigned IOC3R0 :1;
[; ;pic18f85j94.h: 4270: unsigned IOC3R1 :1;
[; ;pic18f85j94.h: 4271: unsigned IOC3R2 :1;
[; ;pic18f85j94.h: 4272: unsigned IOC3R3 :1;
[; ;pic18f85j94.h: 4273: };
[; ;pic18f85j94.h: 4274: } RPINR20_21bits_t;
[; ;pic18f85j94.h: 4275: extern volatile RPINR20_21bits_t RPINR20_21bits @ 0xE34;
[; ;pic18f85j94.h: 4330: extern volatile unsigned char RPINR22_23 @ 0xE35;
"4332
[; ;pic18f85j94.h: 4332: asm("RPINR22_23 equ 0E35h");
[; <" RPINR22_23 equ 0E35h ;# ">
[; ;pic18f85j94.h: 4335: typedef union {
[; ;pic18f85j94.h: 4336: struct {
[; ;pic18f85j94.h: 4337: unsigned IOC4R :4;
[; ;pic18f85j94.h: 4338: unsigned IOC5R :4;
[; ;pic18f85j94.h: 4339: };
[; ;pic18f85j94.h: 4340: struct {
[; ;pic18f85j94.h: 4341: unsigned IOC4R0 :1;
[; ;pic18f85j94.h: 4342: unsigned IOC4R1 :1;
[; ;pic18f85j94.h: 4343: unsigned IOC4R2 :1;
[; ;pic18f85j94.h: 4344: unsigned IOC4R3 :1;
[; ;pic18f85j94.h: 4345: unsigned IOC5R0 :1;
[; ;pic18f85j94.h: 4346: unsigned IOC5R1 :1;
[; ;pic18f85j94.h: 4347: unsigned IOC5R2 :1;
[; ;pic18f85j94.h: 4348: unsigned IOC5R3 :1;
[; ;pic18f85j94.h: 4349: };
[; ;pic18f85j94.h: 4350: } RPINR22_23bits_t;
[; ;pic18f85j94.h: 4351: extern volatile RPINR22_23bits_t RPINR22_23bits @ 0xE35;
[; ;pic18f85j94.h: 4406: extern volatile unsigned char RPINR24_25 @ 0xE36;
"4408
[; ;pic18f85j94.h: 4408: asm("RPINR24_25 equ 0E36h");
[; <" RPINR24_25 equ 0E36h ;# ">
[; ;pic18f85j94.h: 4411: typedef union {
[; ;pic18f85j94.h: 4412: struct {
[; ;pic18f85j94.h: 4413: unsigned IOC6R :4;
[; ;pic18f85j94.h: 4414: unsigned IOC7R :4;
[; ;pic18f85j94.h: 4415: };
[; ;pic18f85j94.h: 4416: struct {
[; ;pic18f85j94.h: 4417: unsigned IOC6R0 :1;
[; ;pic18f85j94.h: 4418: unsigned IOC6R1 :1;
[; ;pic18f85j94.h: 4419: unsigned IOC6R2 :1;
[; ;pic18f85j94.h: 4420: unsigned IOC6R3 :1;
[; ;pic18f85j94.h: 4421: unsigned IOC7R0 :1;
[; ;pic18f85j94.h: 4422: unsigned IOC7R1 :1;
[; ;pic18f85j94.h: 4423: unsigned IOC7R2 :1;
[; ;pic18f85j94.h: 4424: unsigned IOC7R3 :1;
[; ;pic18f85j94.h: 4425: };
[; ;pic18f85j94.h: 4426: } RPINR24_25bits_t;
[; ;pic18f85j94.h: 4427: extern volatile RPINR24_25bits_t RPINR24_25bits @ 0xE36;
[; ;pic18f85j94.h: 4482: extern volatile unsigned char RPINR26_27 @ 0xE37;
"4484
[; ;pic18f85j94.h: 4484: asm("RPINR26_27 equ 0E37h");
[; <" RPINR26_27 equ 0E37h ;# ">
[; ;pic18f85j94.h: 4487: typedef union {
[; ;pic18f85j94.h: 4488: struct {
[; ;pic18f85j94.h: 4489: unsigned INT1R :4;
[; ;pic18f85j94.h: 4490: unsigned INT2R :4;
[; ;pic18f85j94.h: 4491: };
[; ;pic18f85j94.h: 4492: struct {
[; ;pic18f85j94.h: 4493: unsigned INT1R0 :1;
[; ;pic18f85j94.h: 4494: unsigned INT1R1 :1;
[; ;pic18f85j94.h: 4495: unsigned INT1R2 :1;
[; ;pic18f85j94.h: 4496: unsigned INT1R3 :1;
[; ;pic18f85j94.h: 4497: unsigned INT2R0 :1;
[; ;pic18f85j94.h: 4498: unsigned INT2R1 :1;
[; ;pic18f85j94.h: 4499: unsigned INT2R2 :1;
[; ;pic18f85j94.h: 4500: unsigned INT2R3 :1;
[; ;pic18f85j94.h: 4501: };
[; ;pic18f85j94.h: 4502: } RPINR26_27bits_t;
[; ;pic18f85j94.h: 4503: extern volatile RPINR26_27bits_t RPINR26_27bits @ 0xE37;
[; ;pic18f85j94.h: 4558: extern volatile unsigned char RPINR28_29 @ 0xE38;
"4560
[; ;pic18f85j94.h: 4560: asm("RPINR28_29 equ 0E38h");
[; <" RPINR28_29 equ 0E38h ;# ">
[; ;pic18f85j94.h: 4563: typedef union {
[; ;pic18f85j94.h: 4564: struct {
[; ;pic18f85j94.h: 4565: unsigned INT3R :4;
[; ;pic18f85j94.h: 4566: unsigned MDMINR :4;
[; ;pic18f85j94.h: 4567: };
[; ;pic18f85j94.h: 4568: struct {
[; ;pic18f85j94.h: 4569: unsigned INT3R0 :1;
[; ;pic18f85j94.h: 4570: unsigned INT3R1 :1;
[; ;pic18f85j94.h: 4571: unsigned INT3R2 :1;
[; ;pic18f85j94.h: 4572: unsigned INT3R3 :1;
[; ;pic18f85j94.h: 4573: unsigned MDMINR0 :1;
[; ;pic18f85j94.h: 4574: unsigned MDMINR1 :1;
[; ;pic18f85j94.h: 4575: unsigned MDMINR2 :1;
[; ;pic18f85j94.h: 4576: unsigned MDMINR3 :1;
[; ;pic18f85j94.h: 4577: };
[; ;pic18f85j94.h: 4578: } RPINR28_29bits_t;
[; ;pic18f85j94.h: 4579: extern volatile RPINR28_29bits_t RPINR28_29bits @ 0xE38;
[; ;pic18f85j94.h: 4634: extern volatile unsigned char RPINR30_31 @ 0xE39;
"4636
[; ;pic18f85j94.h: 4636: asm("RPINR30_31 equ 0E39h");
[; <" RPINR30_31 equ 0E39h ;# ">
[; ;pic18f85j94.h: 4639: typedef union {
[; ;pic18f85j94.h: 4640: struct {
[; ;pic18f85j94.h: 4641: unsigned MDCIN1R :4;
[; ;pic18f85j94.h: 4642: unsigned MDCIN2R :4;
[; ;pic18f85j94.h: 4643: };
[; ;pic18f85j94.h: 4644: struct {
[; ;pic18f85j94.h: 4645: unsigned MDCIN1R0 :1;
[; ;pic18f85j94.h: 4646: unsigned MDCIN1R1 :1;
[; ;pic18f85j94.h: 4647: unsigned MDCIN1R2 :1;
[; ;pic18f85j94.h: 4648: unsigned MDCIN1R3 :1;
[; ;pic18f85j94.h: 4649: unsigned MDCIN2R0 :1;
[; ;pic18f85j94.h: 4650: unsigned MDCIN2R1 :1;
[; ;pic18f85j94.h: 4651: unsigned MDCIN2R2 :1;
[; ;pic18f85j94.h: 4652: unsigned MDCIN2R3 :1;
[; ;pic18f85j94.h: 4653: };
[; ;pic18f85j94.h: 4654: } RPINR30_31bits_t;
[; ;pic18f85j94.h: 4655: extern volatile RPINR30_31bits_t RPINR30_31bits @ 0xE39;
[; ;pic18f85j94.h: 4710: extern volatile unsigned char RPINR32_33 @ 0xE3A;
"4712
[; ;pic18f85j94.h: 4712: asm("RPINR32_33 equ 0E3Ah");
[; <" RPINR32_33 equ 0E3Ah ;# ">
[; ;pic18f85j94.h: 4715: typedef union {
[; ;pic18f85j94.h: 4716: struct {
[; ;pic18f85j94.h: 4717: unsigned CCP4R :4;
[; ;pic18f85j94.h: 4718: unsigned CCP5R :4;
[; ;pic18f85j94.h: 4719: };
[; ;pic18f85j94.h: 4720: struct {
[; ;pic18f85j94.h: 4721: unsigned CCP4R0 :1;
[; ;pic18f85j94.h: 4722: unsigned CCP4R1 :1;
[; ;pic18f85j94.h: 4723: unsigned CCP4R2 :1;
[; ;pic18f85j94.h: 4724: unsigned CCP4R3 :1;
[; ;pic18f85j94.h: 4725: unsigned CCP5R0 :1;
[; ;pic18f85j94.h: 4726: unsigned CCP5R1 :1;
[; ;pic18f85j94.h: 4727: unsigned CCP5R2 :1;
[; ;pic18f85j94.h: 4728: unsigned CCP5R3 :1;
[; ;pic18f85j94.h: 4729: };
[; ;pic18f85j94.h: 4730: } RPINR32_33bits_t;
[; ;pic18f85j94.h: 4731: extern volatile RPINR32_33bits_t RPINR32_33bits @ 0xE3A;
[; ;pic18f85j94.h: 4786: extern volatile unsigned char RPINR34_35 @ 0xE3B;
"4788
[; ;pic18f85j94.h: 4788: asm("RPINR34_35 equ 0E3Bh");
[; <" RPINR34_35 equ 0E3Bh ;# ">
[; ;pic18f85j94.h: 4791: typedef union {
[; ;pic18f85j94.h: 4792: struct {
[; ;pic18f85j94.h: 4793: unsigned CCP6R :4;
[; ;pic18f85j94.h: 4794: unsigned CCP7R :4;
[; ;pic18f85j94.h: 4795: };
[; ;pic18f85j94.h: 4796: struct {
[; ;pic18f85j94.h: 4797: unsigned CCP6R0 :1;
[; ;pic18f85j94.h: 4798: unsigned CCP6R1 :1;
[; ;pic18f85j94.h: 4799: unsigned CCP6R2 :1;
[; ;pic18f85j94.h: 4800: unsigned CCP6R3 :1;
[; ;pic18f85j94.h: 4801: unsigned CCP7R0 :1;
[; ;pic18f85j94.h: 4802: unsigned CCP7R1 :1;
[; ;pic18f85j94.h: 4803: unsigned CCP7R2 :1;
[; ;pic18f85j94.h: 4804: unsigned CCP7R3 :1;
[; ;pic18f85j94.h: 4805: };
[; ;pic18f85j94.h: 4806: } RPINR34_35bits_t;
[; ;pic18f85j94.h: 4807: extern volatile RPINR34_35bits_t RPINR34_35bits @ 0xE3B;
[; ;pic18f85j94.h: 4862: extern volatile unsigned char RPINR36_37 @ 0xE3C;
"4864
[; ;pic18f85j94.h: 4864: asm("RPINR36_37 equ 0E3Ch");
[; <" RPINR36_37 equ 0E3Ch ;# ">
[; ;pic18f85j94.h: 4867: typedef union {
[; ;pic18f85j94.h: 4868: struct {
[; ;pic18f85j94.h: 4869: unsigned CCP8R :4;
[; ;pic18f85j94.h: 4870: unsigned CCP9R :4;
[; ;pic18f85j94.h: 4871: };
[; ;pic18f85j94.h: 4872: struct {
[; ;pic18f85j94.h: 4873: unsigned CCP8R0 :1;
[; ;pic18f85j94.h: 4874: unsigned CCP8R1 :1;
[; ;pic18f85j94.h: 4875: unsigned CCP8R2 :1;
[; ;pic18f85j94.h: 4876: unsigned CCP8R3 :1;
[; ;pic18f85j94.h: 4877: unsigned CCP9R0 :1;
[; ;pic18f85j94.h: 4878: unsigned CCP9R1 :1;
[; ;pic18f85j94.h: 4879: unsigned CCP9R2 :1;
[; ;pic18f85j94.h: 4880: unsigned CCP9R3 :1;
[; ;pic18f85j94.h: 4881: };
[; ;pic18f85j94.h: 4882: } RPINR36_37bits_t;
[; ;pic18f85j94.h: 4883: extern volatile RPINR36_37bits_t RPINR36_37bits @ 0xE3C;
[; ;pic18f85j94.h: 4938: extern volatile unsigned char RPINR38_39 @ 0xE3D;
"4940
[; ;pic18f85j94.h: 4940: asm("RPINR38_39 equ 0E3Dh");
[; <" RPINR38_39 equ 0E3Dh ;# ">
[; ;pic18f85j94.h: 4943: typedef union {
[; ;pic18f85j94.h: 4944: struct {
[; ;pic18f85j94.h: 4945: unsigned CCP10R :4;
[; ;pic18f85j94.h: 4946: unsigned T0CKIR :4;
[; ;pic18f85j94.h: 4947: };
[; ;pic18f85j94.h: 4948: struct {
[; ;pic18f85j94.h: 4949: unsigned CCP10R0 :1;
[; ;pic18f85j94.h: 4950: unsigned CCP10R1 :1;
[; ;pic18f85j94.h: 4951: unsigned CCP10R2 :1;
[; ;pic18f85j94.h: 4952: unsigned CCP10R3 :1;
[; ;pic18f85j94.h: 4953: unsigned T0CKIR0 :1;
[; ;pic18f85j94.h: 4954: unsigned T0CKIR1 :1;
[; ;pic18f85j94.h: 4955: unsigned T0CKIR2 :1;
[; ;pic18f85j94.h: 4956: unsigned T0CKIR3 :1;
[; ;pic18f85j94.h: 4957: };
[; ;pic18f85j94.h: 4958: } RPINR38_39bits_t;
[; ;pic18f85j94.h: 4959: extern volatile RPINR38_39bits_t RPINR38_39bits @ 0xE3D;
[; ;pic18f85j94.h: 5014: extern volatile unsigned char RPINR40_41 @ 0xE3E;
"5016
[; ;pic18f85j94.h: 5016: asm("RPINR40_41 equ 0E3Eh");
[; <" RPINR40_41 equ 0E3Eh ;# ">
[; ;pic18f85j94.h: 5019: typedef union {
[; ;pic18f85j94.h: 5020: struct {
[; ;pic18f85j94.h: 5021: unsigned T1GR :4;
[; ;pic18f85j94.h: 5022: unsigned T1CKIR :4;
[; ;pic18f85j94.h: 5023: };
[; ;pic18f85j94.h: 5024: struct {
[; ;pic18f85j94.h: 5025: unsigned T1GR0 :1;
[; ;pic18f85j94.h: 5026: unsigned T1GR1 :1;
[; ;pic18f85j94.h: 5027: unsigned T1GR2 :1;
[; ;pic18f85j94.h: 5028: unsigned T1GR3 :1;
[; ;pic18f85j94.h: 5029: unsigned T1CKIR0 :1;
[; ;pic18f85j94.h: 5030: unsigned T1CKIR1 :1;
[; ;pic18f85j94.h: 5031: unsigned T1CKIR2 :1;
[; ;pic18f85j94.h: 5032: unsigned T1CKIR3 :1;
[; ;pic18f85j94.h: 5033: };
[; ;pic18f85j94.h: 5034: } RPINR40_41bits_t;
[; ;pic18f85j94.h: 5035: extern volatile RPINR40_41bits_t RPINR40_41bits @ 0xE3E;
[; ;pic18f85j94.h: 5090: extern volatile unsigned char RPINR42_43 @ 0xE3F;
"5092
[; ;pic18f85j94.h: 5092: asm("RPINR42_43 equ 0E3Fh");
[; <" RPINR42_43 equ 0E3Fh ;# ">
[; ;pic18f85j94.h: 5095: typedef union {
[; ;pic18f85j94.h: 5096: struct {
[; ;pic18f85j94.h: 5097: unsigned T3GR :4;
[; ;pic18f85j94.h: 5098: unsigned T3CKIR :4;
[; ;pic18f85j94.h: 5099: };
[; ;pic18f85j94.h: 5100: struct {
[; ;pic18f85j94.h: 5101: unsigned T3GR0 :1;
[; ;pic18f85j94.h: 5102: unsigned T3GR1 :1;
[; ;pic18f85j94.h: 5103: unsigned T3GR2 :1;
[; ;pic18f85j94.h: 5104: unsigned T3GR3 :1;
[; ;pic18f85j94.h: 5105: unsigned T3CKIR0 :1;
[; ;pic18f85j94.h: 5106: unsigned T3CKIR1 :1;
[; ;pic18f85j94.h: 5107: unsigned T3CKIR2 :1;
[; ;pic18f85j94.h: 5108: unsigned T3CKIR3 :1;
[; ;pic18f85j94.h: 5109: };
[; ;pic18f85j94.h: 5110: } RPINR42_43bits_t;
[; ;pic18f85j94.h: 5111: extern volatile RPINR42_43bits_t RPINR42_43bits @ 0xE3F;
[; ;pic18f85j94.h: 5166: extern volatile unsigned char RPINR44_45 @ 0xE40;
"5168
[; ;pic18f85j94.h: 5168: asm("RPINR44_45 equ 0E40h");
[; <" RPINR44_45 equ 0E40h ;# ">
[; ;pic18f85j94.h: 5171: typedef union {
[; ;pic18f85j94.h: 5172: struct {
[; ;pic18f85j94.h: 5173: unsigned T5GR :4;
[; ;pic18f85j94.h: 5174: unsigned T5CKIR :4;
[; ;pic18f85j94.h: 5175: };
[; ;pic18f85j94.h: 5176: struct {
[; ;pic18f85j94.h: 5177: unsigned T5GR0 :1;
[; ;pic18f85j94.h: 5178: unsigned T5GR1 :1;
[; ;pic18f85j94.h: 5179: unsigned T5GR2 :1;
[; ;pic18f85j94.h: 5180: unsigned T5GR3 :1;
[; ;pic18f85j94.h: 5181: unsigned T5CKIR0 :1;
[; ;pic18f85j94.h: 5182: unsigned T5CKIR1 :1;
[; ;pic18f85j94.h: 5183: unsigned T5CKIR2 :1;
[; ;pic18f85j94.h: 5184: unsigned T5CKIR3 :1;
[; ;pic18f85j94.h: 5185: };
[; ;pic18f85j94.h: 5186: } RPINR44_45bits_t;
[; ;pic18f85j94.h: 5187: extern volatile RPINR44_45bits_t RPINR44_45bits @ 0xE40;
[; ;pic18f85j94.h: 5242: extern volatile unsigned char RPINR46_47 @ 0xE41;
"5244
[; ;pic18f85j94.h: 5244: asm("RPINR46_47 equ 0E41h");
[; <" RPINR46_47 equ 0E41h ;# ">
[; ;pic18f85j94.h: 5247: typedef union {
[; ;pic18f85j94.h: 5248: struct {
[; ;pic18f85j94.h: 5249: unsigned PBIO0R :4;
[; ;pic18f85j94.h: 5250: unsigned PBIO1R :4;
[; ;pic18f85j94.h: 5251: };
[; ;pic18f85j94.h: 5252: struct {
[; ;pic18f85j94.h: 5253: unsigned PBIO0R0 :1;
[; ;pic18f85j94.h: 5254: unsigned PBIO0R1 :1;
[; ;pic18f85j94.h: 5255: unsigned PBIO0R2 :1;
[; ;pic18f85j94.h: 5256: unsigned PBIO0R3 :1;
[; ;pic18f85j94.h: 5257: unsigned PBIO1R0 :1;
[; ;pic18f85j94.h: 5258: unsigned PBIO1R1 :1;
[; ;pic18f85j94.h: 5259: unsigned PBIO1R2 :1;
[; ;pic18f85j94.h: 5260: unsigned PBIO1R3 :1;
[; ;pic18f85j94.h: 5261: };
[; ;pic18f85j94.h: 5262: } RPINR46_47bits_t;
[; ;pic18f85j94.h: 5263: extern volatile RPINR46_47bits_t RPINR46_47bits @ 0xE41;
[; ;pic18f85j94.h: 5318: extern volatile unsigned char RPINR48_49 @ 0xE42;
"5320
[; ;pic18f85j94.h: 5320: asm("RPINR48_49 equ 0E42h");
[; <" RPINR48_49 equ 0E42h ;# ">
[; ;pic18f85j94.h: 5323: typedef union {
[; ;pic18f85j94.h: 5324: struct {
[; ;pic18f85j94.h: 5325: unsigned PBIO2R :4;
[; ;pic18f85j94.h: 5326: unsigned PBIO3R :4;
[; ;pic18f85j94.h: 5327: };
[; ;pic18f85j94.h: 5328: struct {
[; ;pic18f85j94.h: 5329: unsigned PBIO2R0 :1;
[; ;pic18f85j94.h: 5330: unsigned PBIO2R1 :1;
[; ;pic18f85j94.h: 5331: unsigned PBIO2R2 :1;
[; ;pic18f85j94.h: 5332: unsigned PBIO2R3 :1;
[; ;pic18f85j94.h: 5333: unsigned PBIO3R0 :1;
[; ;pic18f85j94.h: 5334: unsigned PBIO3R1 :1;
[; ;pic18f85j94.h: 5335: unsigned PBIO3R2 :1;
[; ;pic18f85j94.h: 5336: unsigned PBIO3R3 :1;
[; ;pic18f85j94.h: 5337: };
[; ;pic18f85j94.h: 5338: } RPINR48_49bits_t;
[; ;pic18f85j94.h: 5339: extern volatile RPINR48_49bits_t RPINR48_49bits @ 0xE42;
[; ;pic18f85j94.h: 5394: extern volatile unsigned char RPINR50_51 @ 0xE43;
"5396
[; ;pic18f85j94.h: 5396: asm("RPINR50_51 equ 0E43h");
[; <" RPINR50_51 equ 0E43h ;# ">
[; ;pic18f85j94.h: 5399: typedef union {
[; ;pic18f85j94.h: 5400: struct {
[; ;pic18f85j94.h: 5401: unsigned PBIO4R :4;
[; ;pic18f85j94.h: 5402: unsigned PBIO5R :4;
[; ;pic18f85j94.h: 5403: };
[; ;pic18f85j94.h: 5404: struct {
[; ;pic18f85j94.h: 5405: unsigned PBIO4R0 :1;
[; ;pic18f85j94.h: 5406: unsigned PBIO4R1 :1;
[; ;pic18f85j94.h: 5407: unsigned PBIO4R2 :1;
[; ;pic18f85j94.h: 5408: unsigned PBIO4R3 :1;
[; ;pic18f85j94.h: 5409: unsigned PBIO5R0 :1;
[; ;pic18f85j94.h: 5410: unsigned PBIO5R1 :1;
[; ;pic18f85j94.h: 5411: unsigned PBIO5R2 :1;
[; ;pic18f85j94.h: 5412: unsigned PBIO5R3 :1;
[; ;pic18f85j94.h: 5413: };
[; ;pic18f85j94.h: 5414: } RPINR50_51bits_t;
[; ;pic18f85j94.h: 5415: extern volatile RPINR50_51bits_t RPINR50_51bits @ 0xE43;
[; ;pic18f85j94.h: 5470: extern volatile unsigned char RPINR52_53 @ 0xE44;
"5472
[; ;pic18f85j94.h: 5472: asm("RPINR52_53 equ 0E44h");
[; <" RPINR52_53 equ 0E44h ;# ">
[; ;pic18f85j94.h: 5475: typedef union {
[; ;pic18f85j94.h: 5476: struct {
[; ;pic18f85j94.h: 5477: unsigned PBIO6R :4;
[; ;pic18f85j94.h: 5478: unsigned PBIO7R :4;
[; ;pic18f85j94.h: 5479: };
[; ;pic18f85j94.h: 5480: struct {
[; ;pic18f85j94.h: 5481: unsigned PBIO6R0 :1;
[; ;pic18f85j94.h: 5482: unsigned PBIO6R1 :1;
[; ;pic18f85j94.h: 5483: unsigned PBIO6R2 :1;
[; ;pic18f85j94.h: 5484: unsigned PBIO6R3 :1;
[; ;pic18f85j94.h: 5485: unsigned PBIO7R0 :1;
[; ;pic18f85j94.h: 5486: unsigned PBIO7R1 :1;
[; ;pic18f85j94.h: 5487: unsigned PBIO7R2 :1;
[; ;pic18f85j94.h: 5488: unsigned PBIO7R3 :1;
[; ;pic18f85j94.h: 5489: };
[; ;pic18f85j94.h: 5490: } RPINR52_53bits_t;
[; ;pic18f85j94.h: 5491: extern volatile RPINR52_53bits_t RPINR52_53bits @ 0xE44;
[; ;pic18f85j94.h: 5546: extern volatile unsigned char ANCON3 @ 0xE45;
"5548
[; ;pic18f85j94.h: 5548: asm("ANCON3 equ 0E45h");
[; <" ANCON3 equ 0E45h ;# ">
[; ;pic18f85j94.h: 5551: typedef union {
[; ;pic18f85j94.h: 5552: struct {
[; ;pic18f85j94.h: 5553: unsigned ANSEL16 :1;
[; ;pic18f85j94.h: 5554: unsigned ANSEL17 :1;
[; ;pic18f85j94.h: 5555: unsigned ANSEL18 :1;
[; ;pic18f85j94.h: 5556: unsigned ANSEL19 :1;
[; ;pic18f85j94.h: 5557: unsigned ANSEL20 :1;
[; ;pic18f85j94.h: 5558: unsigned ANSEL21 :1;
[; ;pic18f85j94.h: 5559: unsigned ANSEL22 :1;
[; ;pic18f85j94.h: 5560: unsigned ANSEL23 :1;
[; ;pic18f85j94.h: 5561: };
[; ;pic18f85j94.h: 5562: } ANCON3bits_t;
[; ;pic18f85j94.h: 5563: extern volatile ANCON3bits_t ANCON3bits @ 0xE45;
[; ;pic18f85j94.h: 5608: extern volatile unsigned char ANCON2 @ 0xE46;
"5610
[; ;pic18f85j94.h: 5610: asm("ANCON2 equ 0E46h");
[; <" ANCON2 equ 0E46h ;# ">
[; ;pic18f85j94.h: 5613: typedef union {
[; ;pic18f85j94.h: 5614: struct {
[; ;pic18f85j94.h: 5615: unsigned ANSEL8 :1;
[; ;pic18f85j94.h: 5616: unsigned ANSEL9 :1;
[; ;pic18f85j94.h: 5617: unsigned ANSEL10 :1;
[; ;pic18f85j94.h: 5618: unsigned ANSEL11 :1;
[; ;pic18f85j94.h: 5619: unsigned ANSEL12 :1;
[; ;pic18f85j94.h: 5620: unsigned ANSEL13 :1;
[; ;pic18f85j94.h: 5621: unsigned ANSEL14 :1;
[; ;pic18f85j94.h: 5622: unsigned ANSEL15 :1;
[; ;pic18f85j94.h: 5623: };
[; ;pic18f85j94.h: 5624: struct {
[; ;pic18f85j94.h: 5625: unsigned PCFG16 :1;
[; ;pic18f85j94.h: 5626: unsigned PCFG17 :1;
[; ;pic18f85j94.h: 5627: unsigned PCFG18 :1;
[; ;pic18f85j94.h: 5628: unsigned PCFG19 :1;
[; ;pic18f85j94.h: 5629: unsigned PCFG20 :1;
[; ;pic18f85j94.h: 5630: unsigned PCFG21 :1;
[; ;pic18f85j94.h: 5631: unsigned PCFG22 :1;
[; ;pic18f85j94.h: 5632: unsigned PCFG23 :1;
[; ;pic18f85j94.h: 5633: };
[; ;pic18f85j94.h: 5634: } ANCON2bits_t;
[; ;pic18f85j94.h: 5635: extern volatile ANCON2bits_t ANCON2bits @ 0xE46;
[; ;pic18f85j94.h: 5720: extern volatile unsigned char ANCON1 @ 0xE47;
"5722
[; ;pic18f85j94.h: 5722: asm("ANCON1 equ 0E47h");
[; <" ANCON1 equ 0E47h ;# ">
[; ;pic18f85j94.h: 5725: typedef union {
[; ;pic18f85j94.h: 5726: struct {
[; ;pic18f85j94.h: 5727: unsigned ANSEL0 :1;
[; ;pic18f85j94.h: 5728: unsigned ANSEL1 :1;
[; ;pic18f85j94.h: 5729: unsigned ANSEL2 :1;
[; ;pic18f85j94.h: 5730: unsigned ANSEL3 :1;
[; ;pic18f85j94.h: 5731: unsigned ANSEL4 :1;
[; ;pic18f85j94.h: 5732: unsigned ANSEL5 :1;
[; ;pic18f85j94.h: 5733: unsigned ANSEL6 :1;
[; ;pic18f85j94.h: 5734: unsigned ANSEL7 :1;
[; ;pic18f85j94.h: 5735: };
[; ;pic18f85j94.h: 5736: struct {
[; ;pic18f85j94.h: 5737: unsigned PCFG8 :1;
[; ;pic18f85j94.h: 5738: unsigned PCFG9 :1;
[; ;pic18f85j94.h: 5739: unsigned PCFG10 :1;
[; ;pic18f85j94.h: 5740: unsigned PCFG11 :1;
[; ;pic18f85j94.h: 5741: unsigned PCFG12 :1;
[; ;pic18f85j94.h: 5742: unsigned PCFG13 :1;
[; ;pic18f85j94.h: 5743: unsigned PCFG14 :1;
[; ;pic18f85j94.h: 5744: unsigned PCFG15 :1;
[; ;pic18f85j94.h: 5745: };
[; ;pic18f85j94.h: 5746: } ANCON1bits_t;
[; ;pic18f85j94.h: 5747: extern volatile ANCON1bits_t ANCON1bits @ 0xE47;
[; ;pic18f85j94.h: 5832: extern volatile unsigned short ADCBUF1 @ 0xE48;
"5834
[; ;pic18f85j94.h: 5834: asm("ADCBUF1 equ 0E48h");
[; <" ADCBUF1 equ 0E48h ;# ">
[; ;pic18f85j94.h: 5839: extern volatile unsigned char ADCBUF1L @ 0xE48;
"5841
[; ;pic18f85j94.h: 5841: asm("ADCBUF1L equ 0E48h");
[; <" ADCBUF1L equ 0E48h ;# ">
[; ;pic18f85j94.h: 5844: typedef union {
[; ;pic18f85j94.h: 5845: struct {
[; ;pic18f85j94.h: 5846: unsigned ADCBUF1L :8;
[; ;pic18f85j94.h: 5847: };
[; ;pic18f85j94.h: 5848: } ADCBUF1Lbits_t;
[; ;pic18f85j94.h: 5849: extern volatile ADCBUF1Lbits_t ADCBUF1Lbits @ 0xE48;
[; ;pic18f85j94.h: 5859: extern volatile unsigned char ADCBUF1H @ 0xE49;
"5861
[; ;pic18f85j94.h: 5861: asm("ADCBUF1H equ 0E49h");
[; <" ADCBUF1H equ 0E49h ;# ">
[; ;pic18f85j94.h: 5864: typedef union {
[; ;pic18f85j94.h: 5865: struct {
[; ;pic18f85j94.h: 5866: unsigned ADCBUF1H :8;
[; ;pic18f85j94.h: 5867: };
[; ;pic18f85j94.h: 5868: } ADCBUF1Hbits_t;
[; ;pic18f85j94.h: 5869: extern volatile ADCBUF1Hbits_t ADCBUF1Hbits @ 0xE49;
[; ;pic18f85j94.h: 5879: extern volatile unsigned short ADCBUF2 @ 0xE4A;
"5881
[; ;pic18f85j94.h: 5881: asm("ADCBUF2 equ 0E4Ah");
[; <" ADCBUF2 equ 0E4Ah ;# ">
[; ;pic18f85j94.h: 5886: extern volatile unsigned char ADCBUF2L @ 0xE4A;
"5888
[; ;pic18f85j94.h: 5888: asm("ADCBUF2L equ 0E4Ah");
[; <" ADCBUF2L equ 0E4Ah ;# ">
[; ;pic18f85j94.h: 5891: typedef union {
[; ;pic18f85j94.h: 5892: struct {
[; ;pic18f85j94.h: 5893: unsigned ADCBUF2L :8;
[; ;pic18f85j94.h: 5894: };
[; ;pic18f85j94.h: 5895: } ADCBUF2Lbits_t;
[; ;pic18f85j94.h: 5896: extern volatile ADCBUF2Lbits_t ADCBUF2Lbits @ 0xE4A;
[; ;pic18f85j94.h: 5906: extern volatile unsigned char ADCBUF2H @ 0xE4B;
"5908
[; ;pic18f85j94.h: 5908: asm("ADCBUF2H equ 0E4Bh");
[; <" ADCBUF2H equ 0E4Bh ;# ">
[; ;pic18f85j94.h: 5911: typedef union {
[; ;pic18f85j94.h: 5912: struct {
[; ;pic18f85j94.h: 5913: unsigned ADCBUF2H :8;
[; ;pic18f85j94.h: 5914: };
[; ;pic18f85j94.h: 5915: } ADCBUF2Hbits_t;
[; ;pic18f85j94.h: 5916: extern volatile ADCBUF2Hbits_t ADCBUF2Hbits @ 0xE4B;
[; ;pic18f85j94.h: 5926: extern volatile unsigned short ADCBUF3 @ 0xE4C;
"5928
[; ;pic18f85j94.h: 5928: asm("ADCBUF3 equ 0E4Ch");
[; <" ADCBUF3 equ 0E4Ch ;# ">
[; ;pic18f85j94.h: 5933: extern volatile unsigned char ADCBUF3L @ 0xE4C;
"5935
[; ;pic18f85j94.h: 5935: asm("ADCBUF3L equ 0E4Ch");
[; <" ADCBUF3L equ 0E4Ch ;# ">
[; ;pic18f85j94.h: 5938: typedef union {
[; ;pic18f85j94.h: 5939: struct {
[; ;pic18f85j94.h: 5940: unsigned ADCBUF3L :8;
[; ;pic18f85j94.h: 5941: };
[; ;pic18f85j94.h: 5942: } ADCBUF3Lbits_t;
[; ;pic18f85j94.h: 5943: extern volatile ADCBUF3Lbits_t ADCBUF3Lbits @ 0xE4C;
[; ;pic18f85j94.h: 5953: extern volatile unsigned char ADCBUF3H @ 0xE4D;
"5955
[; ;pic18f85j94.h: 5955: asm("ADCBUF3H equ 0E4Dh");
[; <" ADCBUF3H equ 0E4Dh ;# ">
[; ;pic18f85j94.h: 5958: typedef union {
[; ;pic18f85j94.h: 5959: struct {
[; ;pic18f85j94.h: 5960: unsigned ADCBUF3H :8;
[; ;pic18f85j94.h: 5961: };
[; ;pic18f85j94.h: 5962: } ADCBUF3Hbits_t;
[; ;pic18f85j94.h: 5963: extern volatile ADCBUF3Hbits_t ADCBUF3Hbits @ 0xE4D;
[; ;pic18f85j94.h: 5973: extern volatile unsigned short ADCBUF4 @ 0xE4E;
"5975
[; ;pic18f85j94.h: 5975: asm("ADCBUF4 equ 0E4Eh");
[; <" ADCBUF4 equ 0E4Eh ;# ">
[; ;pic18f85j94.h: 5980: extern volatile unsigned char ADCBUF4L @ 0xE4E;
"5982
[; ;pic18f85j94.h: 5982: asm("ADCBUF4L equ 0E4Eh");
[; <" ADCBUF4L equ 0E4Eh ;# ">
[; ;pic18f85j94.h: 5985: typedef union {
[; ;pic18f85j94.h: 5986: struct {
[; ;pic18f85j94.h: 5987: unsigned ADCBUF4L :8;
[; ;pic18f85j94.h: 5988: };
[; ;pic18f85j94.h: 5989: } ADCBUF4Lbits_t;
[; ;pic18f85j94.h: 5990: extern volatile ADCBUF4Lbits_t ADCBUF4Lbits @ 0xE4E;
[; ;pic18f85j94.h: 6000: extern volatile unsigned char ADCBUF4H @ 0xE4F;
"6002
[; ;pic18f85j94.h: 6002: asm("ADCBUF4H equ 0E4Fh");
[; <" ADCBUF4H equ 0E4Fh ;# ">
[; ;pic18f85j94.h: 6005: typedef union {
[; ;pic18f85j94.h: 6006: struct {
[; ;pic18f85j94.h: 6007: unsigned ADCBUF4H :8;
[; ;pic18f85j94.h: 6008: };
[; ;pic18f85j94.h: 6009: } ADCBUF4Hbits_t;
[; ;pic18f85j94.h: 6010: extern volatile ADCBUF4Hbits_t ADCBUF4Hbits @ 0xE4F;
[; ;pic18f85j94.h: 6020: extern volatile unsigned short ADCBUF5 @ 0xE50;
"6022
[; ;pic18f85j94.h: 6022: asm("ADCBUF5 equ 0E50h");
[; <" ADCBUF5 equ 0E50h ;# ">
[; ;pic18f85j94.h: 6027: extern volatile unsigned char ADCBUF5L @ 0xE50;
"6029
[; ;pic18f85j94.h: 6029: asm("ADCBUF5L equ 0E50h");
[; <" ADCBUF5L equ 0E50h ;# ">
[; ;pic18f85j94.h: 6032: typedef union {
[; ;pic18f85j94.h: 6033: struct {
[; ;pic18f85j94.h: 6034: unsigned ADCBUF5L :8;
[; ;pic18f85j94.h: 6035: };
[; ;pic18f85j94.h: 6036: } ADCBUF5Lbits_t;
[; ;pic18f85j94.h: 6037: extern volatile ADCBUF5Lbits_t ADCBUF5Lbits @ 0xE50;
[; ;pic18f85j94.h: 6047: extern volatile unsigned char ADCBUF5H @ 0xE51;
"6049
[; ;pic18f85j94.h: 6049: asm("ADCBUF5H equ 0E51h");
[; <" ADCBUF5H equ 0E51h ;# ">
[; ;pic18f85j94.h: 6052: typedef union {
[; ;pic18f85j94.h: 6053: struct {
[; ;pic18f85j94.h: 6054: unsigned ADCBUF5H :8;
[; ;pic18f85j94.h: 6055: };
[; ;pic18f85j94.h: 6056: } ADCBUF5Hbits_t;
[; ;pic18f85j94.h: 6057: extern volatile ADCBUF5Hbits_t ADCBUF5Hbits @ 0xE51;
[; ;pic18f85j94.h: 6067: extern volatile unsigned short ADCBUF6 @ 0xE52;
"6069
[; ;pic18f85j94.h: 6069: asm("ADCBUF6 equ 0E52h");
[; <" ADCBUF6 equ 0E52h ;# ">
[; ;pic18f85j94.h: 6074: extern volatile unsigned char ADCBUF6L @ 0xE52;
"6076
[; ;pic18f85j94.h: 6076: asm("ADCBUF6L equ 0E52h");
[; <" ADCBUF6L equ 0E52h ;# ">
[; ;pic18f85j94.h: 6079: typedef union {
[; ;pic18f85j94.h: 6080: struct {
[; ;pic18f85j94.h: 6081: unsigned ADCBUF6L :8;
[; ;pic18f85j94.h: 6082: };
[; ;pic18f85j94.h: 6083: } ADCBUF6Lbits_t;
[; ;pic18f85j94.h: 6084: extern volatile ADCBUF6Lbits_t ADCBUF6Lbits @ 0xE52;
[; ;pic18f85j94.h: 6094: extern volatile unsigned char ADCBUF6H @ 0xE53;
"6096
[; ;pic18f85j94.h: 6096: asm("ADCBUF6H equ 0E53h");
[; <" ADCBUF6H equ 0E53h ;# ">
[; ;pic18f85j94.h: 6099: typedef union {
[; ;pic18f85j94.h: 6100: struct {
[; ;pic18f85j94.h: 6101: unsigned ADCBUF6H :8;
[; ;pic18f85j94.h: 6102: };
[; ;pic18f85j94.h: 6103: } ADCBUF6Hbits_t;
[; ;pic18f85j94.h: 6104: extern volatile ADCBUF6Hbits_t ADCBUF6Hbits @ 0xE53;
[; ;pic18f85j94.h: 6114: extern volatile unsigned short ADCBUF7 @ 0xE54;
"6116
[; ;pic18f85j94.h: 6116: asm("ADCBUF7 equ 0E54h");
[; <" ADCBUF7 equ 0E54h ;# ">
[; ;pic18f85j94.h: 6121: extern volatile unsigned char ADCBUF7L @ 0xE54;
"6123
[; ;pic18f85j94.h: 6123: asm("ADCBUF7L equ 0E54h");
[; <" ADCBUF7L equ 0E54h ;# ">
[; ;pic18f85j94.h: 6126: typedef union {
[; ;pic18f85j94.h: 6127: struct {
[; ;pic18f85j94.h: 6128: unsigned ADCBUF7L :8;
[; ;pic18f85j94.h: 6129: };
[; ;pic18f85j94.h: 6130: } ADCBUF7Lbits_t;
[; ;pic18f85j94.h: 6131: extern volatile ADCBUF7Lbits_t ADCBUF7Lbits @ 0xE54;
[; ;pic18f85j94.h: 6141: extern volatile unsigned char ADCBUF7H @ 0xE55;
"6143
[; ;pic18f85j94.h: 6143: asm("ADCBUF7H equ 0E55h");
[; <" ADCBUF7H equ 0E55h ;# ">
[; ;pic18f85j94.h: 6146: typedef union {
[; ;pic18f85j94.h: 6147: struct {
[; ;pic18f85j94.h: 6148: unsigned ADCBUF7H :8;
[; ;pic18f85j94.h: 6149: };
[; ;pic18f85j94.h: 6150: } ADCBUF7Hbits_t;
[; ;pic18f85j94.h: 6151: extern volatile ADCBUF7Hbits_t ADCBUF7Hbits @ 0xE55;
[; ;pic18f85j94.h: 6161: extern volatile unsigned short ADCBUF8 @ 0xE56;
"6163
[; ;pic18f85j94.h: 6163: asm("ADCBUF8 equ 0E56h");
[; <" ADCBUF8 equ 0E56h ;# ">
[; ;pic18f85j94.h: 6168: extern volatile unsigned char ADCBUF8L @ 0xE56;
"6170
[; ;pic18f85j94.h: 6170: asm("ADCBUF8L equ 0E56h");
[; <" ADCBUF8L equ 0E56h ;# ">
[; ;pic18f85j94.h: 6173: typedef union {
[; ;pic18f85j94.h: 6174: struct {
[; ;pic18f85j94.h: 6175: unsigned ADCBUF8L :8;
[; ;pic18f85j94.h: 6176: };
[; ;pic18f85j94.h: 6177: } ADCBUF8Lbits_t;
[; ;pic18f85j94.h: 6178: extern volatile ADCBUF8Lbits_t ADCBUF8Lbits @ 0xE56;
[; ;pic18f85j94.h: 6188: extern volatile unsigned char ADCBUF8H @ 0xE57;
"6190
[; ;pic18f85j94.h: 6190: asm("ADCBUF8H equ 0E57h");
[; <" ADCBUF8H equ 0E57h ;# ">
[; ;pic18f85j94.h: 6193: typedef union {
[; ;pic18f85j94.h: 6194: struct {
[; ;pic18f85j94.h: 6195: unsigned ADCBUF8H :8;
[; ;pic18f85j94.h: 6196: };
[; ;pic18f85j94.h: 6197: } ADCBUF8Hbits_t;
[; ;pic18f85j94.h: 6198: extern volatile ADCBUF8Hbits_t ADCBUF8Hbits @ 0xE57;
[; ;pic18f85j94.h: 6208: extern volatile unsigned short ADCBUF9 @ 0xE58;
"6210
[; ;pic18f85j94.h: 6210: asm("ADCBUF9 equ 0E58h");
[; <" ADCBUF9 equ 0E58h ;# ">
[; ;pic18f85j94.h: 6215: extern volatile unsigned char ADCBUF9L @ 0xE58;
"6217
[; ;pic18f85j94.h: 6217: asm("ADCBUF9L equ 0E58h");
[; <" ADCBUF9L equ 0E58h ;# ">
[; ;pic18f85j94.h: 6220: typedef union {
[; ;pic18f85j94.h: 6221: struct {
[; ;pic18f85j94.h: 6222: unsigned ADCBUF9L :8;
[; ;pic18f85j94.h: 6223: };
[; ;pic18f85j94.h: 6224: } ADCBUF9Lbits_t;
[; ;pic18f85j94.h: 6225: extern volatile ADCBUF9Lbits_t ADCBUF9Lbits @ 0xE58;
[; ;pic18f85j94.h: 6235: extern volatile unsigned char ADCBUF9H @ 0xE59;
"6237
[; ;pic18f85j94.h: 6237: asm("ADCBUF9H equ 0E59h");
[; <" ADCBUF9H equ 0E59h ;# ">
[; ;pic18f85j94.h: 6240: typedef union {
[; ;pic18f85j94.h: 6241: struct {
[; ;pic18f85j94.h: 6242: unsigned ADCBUF9H :8;
[; ;pic18f85j94.h: 6243: };
[; ;pic18f85j94.h: 6244: } ADCBUF9Hbits_t;
[; ;pic18f85j94.h: 6245: extern volatile ADCBUF9Hbits_t ADCBUF9Hbits @ 0xE59;
[; ;pic18f85j94.h: 6255: extern volatile unsigned short ADCBUF10 @ 0xE5A;
"6257
[; ;pic18f85j94.h: 6257: asm("ADCBUF10 equ 0E5Ah");
[; <" ADCBUF10 equ 0E5Ah ;# ">
[; ;pic18f85j94.h: 6262: extern volatile unsigned char ADCBUF10L @ 0xE5A;
"6264
[; ;pic18f85j94.h: 6264: asm("ADCBUF10L equ 0E5Ah");
[; <" ADCBUF10L equ 0E5Ah ;# ">
[; ;pic18f85j94.h: 6267: typedef union {
[; ;pic18f85j94.h: 6268: struct {
[; ;pic18f85j94.h: 6269: unsigned ADCBUF10L :8;
[; ;pic18f85j94.h: 6270: };
[; ;pic18f85j94.h: 6271: } ADCBUF10Lbits_t;
[; ;pic18f85j94.h: 6272: extern volatile ADCBUF10Lbits_t ADCBUF10Lbits @ 0xE5A;
[; ;pic18f85j94.h: 6282: extern volatile unsigned char ADCBUF10H @ 0xE5B;
"6284
[; ;pic18f85j94.h: 6284: asm("ADCBUF10H equ 0E5Bh");
[; <" ADCBUF10H equ 0E5Bh ;# ">
[; ;pic18f85j94.h: 6287: typedef union {
[; ;pic18f85j94.h: 6288: struct {
[; ;pic18f85j94.h: 6289: unsigned ADCBUF10H :8;
[; ;pic18f85j94.h: 6290: };
[; ;pic18f85j94.h: 6291: } ADCBUF10Hbits_t;
[; ;pic18f85j94.h: 6292: extern volatile ADCBUF10Hbits_t ADCBUF10Hbits @ 0xE5B;
[; ;pic18f85j94.h: 6302: extern volatile unsigned short ADCBUF11 @ 0xE5C;
"6304
[; ;pic18f85j94.h: 6304: asm("ADCBUF11 equ 0E5Ch");
[; <" ADCBUF11 equ 0E5Ch ;# ">
[; ;pic18f85j94.h: 6309: extern volatile unsigned char ADCBUF11L @ 0xE5C;
"6311
[; ;pic18f85j94.h: 6311: asm("ADCBUF11L equ 0E5Ch");
[; <" ADCBUF11L equ 0E5Ch ;# ">
[; ;pic18f85j94.h: 6314: typedef union {
[; ;pic18f85j94.h: 6315: struct {
[; ;pic18f85j94.h: 6316: unsigned ADCBUF11L :8;
[; ;pic18f85j94.h: 6317: };
[; ;pic18f85j94.h: 6318: } ADCBUF11Lbits_t;
[; ;pic18f85j94.h: 6319: extern volatile ADCBUF11Lbits_t ADCBUF11Lbits @ 0xE5C;
[; ;pic18f85j94.h: 6329: extern volatile unsigned char ADCBUF11H @ 0xE5D;
"6331
[; ;pic18f85j94.h: 6331: asm("ADCBUF11H equ 0E5Dh");
[; <" ADCBUF11H equ 0E5Dh ;# ">
[; ;pic18f85j94.h: 6334: typedef union {
[; ;pic18f85j94.h: 6335: struct {
[; ;pic18f85j94.h: 6336: unsigned ADCBUF11H :8;
[; ;pic18f85j94.h: 6337: };
[; ;pic18f85j94.h: 6338: } ADCBUF11Hbits_t;
[; ;pic18f85j94.h: 6339: extern volatile ADCBUF11Hbits_t ADCBUF11Hbits @ 0xE5D;
[; ;pic18f85j94.h: 6349: extern volatile unsigned short ADCBUF12 @ 0xE5E;
"6351
[; ;pic18f85j94.h: 6351: asm("ADCBUF12 equ 0E5Eh");
[; <" ADCBUF12 equ 0E5Eh ;# ">
[; ;pic18f85j94.h: 6356: extern volatile unsigned char ADCBUF12L @ 0xE5E;
"6358
[; ;pic18f85j94.h: 6358: asm("ADCBUF12L equ 0E5Eh");
[; <" ADCBUF12L equ 0E5Eh ;# ">
[; ;pic18f85j94.h: 6361: typedef union {
[; ;pic18f85j94.h: 6362: struct {
[; ;pic18f85j94.h: 6363: unsigned ADCBUF12L :8;
[; ;pic18f85j94.h: 6364: };
[; ;pic18f85j94.h: 6365: } ADCBUF12Lbits_t;
[; ;pic18f85j94.h: 6366: extern volatile ADCBUF12Lbits_t ADCBUF12Lbits @ 0xE5E;
[; ;pic18f85j94.h: 6376: extern volatile unsigned char ADCBUF12H @ 0xE5F;
"6378
[; ;pic18f85j94.h: 6378: asm("ADCBUF12H equ 0E5Fh");
[; <" ADCBUF12H equ 0E5Fh ;# ">
[; ;pic18f85j94.h: 6381: typedef union {
[; ;pic18f85j94.h: 6382: struct {
[; ;pic18f85j94.h: 6383: unsigned ADCBUF12H :8;
[; ;pic18f85j94.h: 6384: };
[; ;pic18f85j94.h: 6385: } ADCBUF12Hbits_t;
[; ;pic18f85j94.h: 6386: extern volatile ADCBUF12Hbits_t ADCBUF12Hbits @ 0xE5F;
[; ;pic18f85j94.h: 6396: extern volatile unsigned short ADCBUF13 @ 0xE60;
"6398
[; ;pic18f85j94.h: 6398: asm("ADCBUF13 equ 0E60h");
[; <" ADCBUF13 equ 0E60h ;# ">
[; ;pic18f85j94.h: 6403: extern volatile unsigned char ADCBUF13L @ 0xE60;
"6405
[; ;pic18f85j94.h: 6405: asm("ADCBUF13L equ 0E60h");
[; <" ADCBUF13L equ 0E60h ;# ">
[; ;pic18f85j94.h: 6408: typedef union {
[; ;pic18f85j94.h: 6409: struct {
[; ;pic18f85j94.h: 6410: unsigned ADCBUF13L :8;
[; ;pic18f85j94.h: 6411: };
[; ;pic18f85j94.h: 6412: } ADCBUF13Lbits_t;
[; ;pic18f85j94.h: 6413: extern volatile ADCBUF13Lbits_t ADCBUF13Lbits @ 0xE60;
[; ;pic18f85j94.h: 6423: extern volatile unsigned char ADCBUF13H @ 0xE61;
"6425
[; ;pic18f85j94.h: 6425: asm("ADCBUF13H equ 0E61h");
[; <" ADCBUF13H equ 0E61h ;# ">
[; ;pic18f85j94.h: 6428: typedef union {
[; ;pic18f85j94.h: 6429: struct {
[; ;pic18f85j94.h: 6430: unsigned ADCBUF13H :8;
[; ;pic18f85j94.h: 6431: };
[; ;pic18f85j94.h: 6432: } ADCBUF13Hbits_t;
[; ;pic18f85j94.h: 6433: extern volatile ADCBUF13Hbits_t ADCBUF13Hbits @ 0xE61;
[; ;pic18f85j94.h: 6443: extern volatile unsigned short ADCBUF14 @ 0xE62;
"6445
[; ;pic18f85j94.h: 6445: asm("ADCBUF14 equ 0E62h");
[; <" ADCBUF14 equ 0E62h ;# ">
[; ;pic18f85j94.h: 6450: extern volatile unsigned char ADCBUF14L @ 0xE62;
"6452
[; ;pic18f85j94.h: 6452: asm("ADCBUF14L equ 0E62h");
[; <" ADCBUF14L equ 0E62h ;# ">
[; ;pic18f85j94.h: 6455: typedef union {
[; ;pic18f85j94.h: 6456: struct {
[; ;pic18f85j94.h: 6457: unsigned ADCBUF14L :8;
[; ;pic18f85j94.h: 6458: };
[; ;pic18f85j94.h: 6459: } ADCBUF14Lbits_t;
[; ;pic18f85j94.h: 6460: extern volatile ADCBUF14Lbits_t ADCBUF14Lbits @ 0xE62;
[; ;pic18f85j94.h: 6470: extern volatile unsigned char ADCBUF14H @ 0xE63;
"6472
[; ;pic18f85j94.h: 6472: asm("ADCBUF14H equ 0E63h");
[; <" ADCBUF14H equ 0E63h ;# ">
[; ;pic18f85j94.h: 6475: typedef union {
[; ;pic18f85j94.h: 6476: struct {
[; ;pic18f85j94.h: 6477: unsigned ADCBUF14H :8;
[; ;pic18f85j94.h: 6478: };
[; ;pic18f85j94.h: 6479: } ADCBUF14Hbits_t;
[; ;pic18f85j94.h: 6480: extern volatile ADCBUF14Hbits_t ADCBUF14Hbits @ 0xE63;
[; ;pic18f85j94.h: 6490: extern volatile unsigned short ADCBUF15 @ 0xE64;
"6492
[; ;pic18f85j94.h: 6492: asm("ADCBUF15 equ 0E64h");
[; <" ADCBUF15 equ 0E64h ;# ">
[; ;pic18f85j94.h: 6497: extern volatile unsigned char ADCBUF15L @ 0xE64;
"6499
[; ;pic18f85j94.h: 6499: asm("ADCBUF15L equ 0E64h");
[; <" ADCBUF15L equ 0E64h ;# ">
[; ;pic18f85j94.h: 6502: typedef union {
[; ;pic18f85j94.h: 6503: struct {
[; ;pic18f85j94.h: 6504: unsigned ADCBUF15L :8;
[; ;pic18f85j94.h: 6505: };
[; ;pic18f85j94.h: 6506: } ADCBUF15Lbits_t;
[; ;pic18f85j94.h: 6507: extern volatile ADCBUF15Lbits_t ADCBUF15Lbits @ 0xE64;
[; ;pic18f85j94.h: 6517: extern volatile unsigned char ADCBUF15H @ 0xE65;
"6519
[; ;pic18f85j94.h: 6519: asm("ADCBUF15H equ 0E65h");
[; <" ADCBUF15H equ 0E65h ;# ">
[; ;pic18f85j94.h: 6522: typedef union {
[; ;pic18f85j94.h: 6523: struct {
[; ;pic18f85j94.h: 6524: unsigned ADCBUF15H :8;
[; ;pic18f85j94.h: 6525: };
[; ;pic18f85j94.h: 6526: } ADCBUF15Hbits_t;
[; ;pic18f85j94.h: 6527: extern volatile ADCBUF15Hbits_t ADCBUF15Hbits @ 0xE65;
[; ;pic18f85j94.h: 6537: extern volatile unsigned short ADCBUF16 @ 0xE66;
"6539
[; ;pic18f85j94.h: 6539: asm("ADCBUF16 equ 0E66h");
[; <" ADCBUF16 equ 0E66h ;# ">
[; ;pic18f85j94.h: 6544: extern volatile unsigned char ADCBUF16L @ 0xE66;
"6546
[; ;pic18f85j94.h: 6546: asm("ADCBUF16L equ 0E66h");
[; <" ADCBUF16L equ 0E66h ;# ">
[; ;pic18f85j94.h: 6549: typedef union {
[; ;pic18f85j94.h: 6550: struct {
[; ;pic18f85j94.h: 6551: unsigned ADCBUF16L :8;
[; ;pic18f85j94.h: 6552: };
[; ;pic18f85j94.h: 6553: } ADCBUF16Lbits_t;
[; ;pic18f85j94.h: 6554: extern volatile ADCBUF16Lbits_t ADCBUF16Lbits @ 0xE66;
[; ;pic18f85j94.h: 6564: extern volatile unsigned char ADCBUF16H @ 0xE67;
"6566
[; ;pic18f85j94.h: 6566: asm("ADCBUF16H equ 0E67h");
[; <" ADCBUF16H equ 0E67h ;# ">
[; ;pic18f85j94.h: 6569: typedef union {
[; ;pic18f85j94.h: 6570: struct {
[; ;pic18f85j94.h: 6571: unsigned ADCBUF16H :8;
[; ;pic18f85j94.h: 6572: };
[; ;pic18f85j94.h: 6573: } ADCBUF16Hbits_t;
[; ;pic18f85j94.h: 6574: extern volatile ADCBUF16Hbits_t ADCBUF16Hbits @ 0xE67;
[; ;pic18f85j94.h: 6584: extern volatile unsigned short ADCBUF17 @ 0xE68;
"6586
[; ;pic18f85j94.h: 6586: asm("ADCBUF17 equ 0E68h");
[; <" ADCBUF17 equ 0E68h ;# ">
[; ;pic18f85j94.h: 6591: extern volatile unsigned char ADCBUF17L @ 0xE68;
"6593
[; ;pic18f85j94.h: 6593: asm("ADCBUF17L equ 0E68h");
[; <" ADCBUF17L equ 0E68h ;# ">
[; ;pic18f85j94.h: 6596: typedef union {
[; ;pic18f85j94.h: 6597: struct {
[; ;pic18f85j94.h: 6598: unsigned ADCBUF17L :8;
[; ;pic18f85j94.h: 6599: };
[; ;pic18f85j94.h: 6600: } ADCBUF17Lbits_t;
[; ;pic18f85j94.h: 6601: extern volatile ADCBUF17Lbits_t ADCBUF17Lbits @ 0xE68;
[; ;pic18f85j94.h: 6611: extern volatile unsigned char ADCBUF17H @ 0xE69;
"6613
[; ;pic18f85j94.h: 6613: asm("ADCBUF17H equ 0E69h");
[; <" ADCBUF17H equ 0E69h ;# ">
[; ;pic18f85j94.h: 6616: typedef union {
[; ;pic18f85j94.h: 6617: struct {
[; ;pic18f85j94.h: 6618: unsigned ADCBUF17H :8;
[; ;pic18f85j94.h: 6619: };
[; ;pic18f85j94.h: 6620: } ADCBUF17Hbits_t;
[; ;pic18f85j94.h: 6621: extern volatile ADCBUF17Hbits_t ADCBUF17Hbits @ 0xE69;
[; ;pic18f85j94.h: 6631: extern volatile unsigned short ADCBUF18 @ 0xE6A;
"6633
[; ;pic18f85j94.h: 6633: asm("ADCBUF18 equ 0E6Ah");
[; <" ADCBUF18 equ 0E6Ah ;# ">
[; ;pic18f85j94.h: 6638: extern volatile unsigned char ADCBUF18L @ 0xE6A;
"6640
[; ;pic18f85j94.h: 6640: asm("ADCBUF18L equ 0E6Ah");
[; <" ADCBUF18L equ 0E6Ah ;# ">
[; ;pic18f85j94.h: 6643: typedef union {
[; ;pic18f85j94.h: 6644: struct {
[; ;pic18f85j94.h: 6645: unsigned ADCBUF18L :8;
[; ;pic18f85j94.h: 6646: };
[; ;pic18f85j94.h: 6647: } ADCBUF18Lbits_t;
[; ;pic18f85j94.h: 6648: extern volatile ADCBUF18Lbits_t ADCBUF18Lbits @ 0xE6A;
[; ;pic18f85j94.h: 6658: extern volatile unsigned char ADCBUF18H @ 0xE6B;
"6660
[; ;pic18f85j94.h: 6660: asm("ADCBUF18H equ 0E6Bh");
[; <" ADCBUF18H equ 0E6Bh ;# ">
[; ;pic18f85j94.h: 6663: typedef union {
[; ;pic18f85j94.h: 6664: struct {
[; ;pic18f85j94.h: 6665: unsigned ADCBUF18H :8;
[; ;pic18f85j94.h: 6666: };
[; ;pic18f85j94.h: 6667: } ADCBUF18Hbits_t;
[; ;pic18f85j94.h: 6668: extern volatile ADCBUF18Hbits_t ADCBUF18Hbits @ 0xE6B;
[; ;pic18f85j94.h: 6678: extern volatile unsigned short ADCBUF19 @ 0xE6C;
"6680
[; ;pic18f85j94.h: 6680: asm("ADCBUF19 equ 0E6Ch");
[; <" ADCBUF19 equ 0E6Ch ;# ">
[; ;pic18f85j94.h: 6685: extern volatile unsigned char ADCBUF19L @ 0xE6C;
"6687
[; ;pic18f85j94.h: 6687: asm("ADCBUF19L equ 0E6Ch");
[; <" ADCBUF19L equ 0E6Ch ;# ">
[; ;pic18f85j94.h: 6690: typedef union {
[; ;pic18f85j94.h: 6691: struct {
[; ;pic18f85j94.h: 6692: unsigned ADCBUF19L :8;
[; ;pic18f85j94.h: 6693: };
[; ;pic18f85j94.h: 6694: } ADCBUF19Lbits_t;
[; ;pic18f85j94.h: 6695: extern volatile ADCBUF19Lbits_t ADCBUF19Lbits @ 0xE6C;
[; ;pic18f85j94.h: 6705: extern volatile unsigned char ADCBUF19H @ 0xE6D;
"6707
[; ;pic18f85j94.h: 6707: asm("ADCBUF19H equ 0E6Dh");
[; <" ADCBUF19H equ 0E6Dh ;# ">
[; ;pic18f85j94.h: 6710: typedef union {
[; ;pic18f85j94.h: 6711: struct {
[; ;pic18f85j94.h: 6712: unsigned ADCBUF19H :8;
[; ;pic18f85j94.h: 6713: };
[; ;pic18f85j94.h: 6714: } ADCBUF19Hbits_t;
[; ;pic18f85j94.h: 6715: extern volatile ADCBUF19Hbits_t ADCBUF19Hbits @ 0xE6D;
[; ;pic18f85j94.h: 6725: extern volatile unsigned short ADCBUF20 @ 0xE6E;
"6727
[; ;pic18f85j94.h: 6727: asm("ADCBUF20 equ 0E6Eh");
[; <" ADCBUF20 equ 0E6Eh ;# ">
[; ;pic18f85j94.h: 6732: extern volatile unsigned char ADCBUF20L @ 0xE6E;
"6734
[; ;pic18f85j94.h: 6734: asm("ADCBUF20L equ 0E6Eh");
[; <" ADCBUF20L equ 0E6Eh ;# ">
[; ;pic18f85j94.h: 6737: typedef union {
[; ;pic18f85j94.h: 6738: struct {
[; ;pic18f85j94.h: 6739: unsigned ADCBUF20L :8;
[; ;pic18f85j94.h: 6740: };
[; ;pic18f85j94.h: 6741: } ADCBUF20Lbits_t;
[; ;pic18f85j94.h: 6742: extern volatile ADCBUF20Lbits_t ADCBUF20Lbits @ 0xE6E;
[; ;pic18f85j94.h: 6752: extern volatile unsigned char ADCBUF20H @ 0xE6F;
"6754
[; ;pic18f85j94.h: 6754: asm("ADCBUF20H equ 0E6Fh");
[; <" ADCBUF20H equ 0E6Fh ;# ">
[; ;pic18f85j94.h: 6757: typedef union {
[; ;pic18f85j94.h: 6758: struct {
[; ;pic18f85j94.h: 6759: unsigned ADCBUF20H :8;
[; ;pic18f85j94.h: 6760: };
[; ;pic18f85j94.h: 6761: } ADCBUF20Hbits_t;
[; ;pic18f85j94.h: 6762: extern volatile ADCBUF20Hbits_t ADCBUF20Hbits @ 0xE6F;
[; ;pic18f85j94.h: 6772: extern volatile unsigned short ADCBUF21 @ 0xE70;
"6774
[; ;pic18f85j94.h: 6774: asm("ADCBUF21 equ 0E70h");
[; <" ADCBUF21 equ 0E70h ;# ">
[; ;pic18f85j94.h: 6779: extern volatile unsigned char ADCBUF21L @ 0xE70;
"6781
[; ;pic18f85j94.h: 6781: asm("ADCBUF21L equ 0E70h");
[; <" ADCBUF21L equ 0E70h ;# ">
[; ;pic18f85j94.h: 6784: typedef union {
[; ;pic18f85j94.h: 6785: struct {
[; ;pic18f85j94.h: 6786: unsigned ADCBUF21L :8;
[; ;pic18f85j94.h: 6787: };
[; ;pic18f85j94.h: 6788: } ADCBUF21Lbits_t;
[; ;pic18f85j94.h: 6789: extern volatile ADCBUF21Lbits_t ADCBUF21Lbits @ 0xE70;
[; ;pic18f85j94.h: 6799: extern volatile unsigned char ADCBUF21H @ 0xE71;
"6801
[; ;pic18f85j94.h: 6801: asm("ADCBUF21H equ 0E71h");
[; <" ADCBUF21H equ 0E71h ;# ">
[; ;pic18f85j94.h: 6804: typedef union {
[; ;pic18f85j94.h: 6805: struct {
[; ;pic18f85j94.h: 6806: unsigned ADCBUF21H :8;
[; ;pic18f85j94.h: 6807: };
[; ;pic18f85j94.h: 6808: } ADCBUF21Hbits_t;
[; ;pic18f85j94.h: 6809: extern volatile ADCBUF21Hbits_t ADCBUF21Hbits @ 0xE71;
[; ;pic18f85j94.h: 6819: extern volatile unsigned short ADCBUF22 @ 0xE72;
"6821
[; ;pic18f85j94.h: 6821: asm("ADCBUF22 equ 0E72h");
[; <" ADCBUF22 equ 0E72h ;# ">
[; ;pic18f85j94.h: 6826: extern volatile unsigned char ADCBUF22L @ 0xE72;
"6828
[; ;pic18f85j94.h: 6828: asm("ADCBUF22L equ 0E72h");
[; <" ADCBUF22L equ 0E72h ;# ">
[; ;pic18f85j94.h: 6831: typedef union {
[; ;pic18f85j94.h: 6832: struct {
[; ;pic18f85j94.h: 6833: unsigned ADCBUF22L :8;
[; ;pic18f85j94.h: 6834: };
[; ;pic18f85j94.h: 6835: } ADCBUF22Lbits_t;
[; ;pic18f85j94.h: 6836: extern volatile ADCBUF22Lbits_t ADCBUF22Lbits @ 0xE72;
[; ;pic18f85j94.h: 6846: extern volatile unsigned char ADCBUF22H @ 0xE73;
"6848
[; ;pic18f85j94.h: 6848: asm("ADCBUF22H equ 0E73h");
[; <" ADCBUF22H equ 0E73h ;# ">
[; ;pic18f85j94.h: 6851: typedef union {
[; ;pic18f85j94.h: 6852: struct {
[; ;pic18f85j94.h: 6853: unsigned ADCBUF22H :8;
[; ;pic18f85j94.h: 6854: };
[; ;pic18f85j94.h: 6855: } ADCBUF22Hbits_t;
[; ;pic18f85j94.h: 6856: extern volatile ADCBUF22Hbits_t ADCBUF22Hbits @ 0xE73;
[; ;pic18f85j94.h: 6866: extern volatile unsigned short ADCBUF23 @ 0xE74;
"6868
[; ;pic18f85j94.h: 6868: asm("ADCBUF23 equ 0E74h");
[; <" ADCBUF23 equ 0E74h ;# ">
[; ;pic18f85j94.h: 6873: extern volatile unsigned char ADCBUF23L @ 0xE74;
"6875
[; ;pic18f85j94.h: 6875: asm("ADCBUF23L equ 0E74h");
[; <" ADCBUF23L equ 0E74h ;# ">
[; ;pic18f85j94.h: 6878: typedef union {
[; ;pic18f85j94.h: 6879: struct {
[; ;pic18f85j94.h: 6880: unsigned ADCBUF23L :8;
[; ;pic18f85j94.h: 6881: };
[; ;pic18f85j94.h: 6882: } ADCBUF23Lbits_t;
[; ;pic18f85j94.h: 6883: extern volatile ADCBUF23Lbits_t ADCBUF23Lbits @ 0xE74;
[; ;pic18f85j94.h: 6893: extern volatile unsigned char ADCBUF23H @ 0xE75;
"6895
[; ;pic18f85j94.h: 6895: asm("ADCBUF23H equ 0E75h");
[; <" ADCBUF23H equ 0E75h ;# ">
[; ;pic18f85j94.h: 6898: typedef union {
[; ;pic18f85j94.h: 6899: struct {
[; ;pic18f85j94.h: 6900: unsigned ADCBUF23H :8;
[; ;pic18f85j94.h: 6901: };
[; ;pic18f85j94.h: 6902: } ADCBUF23Hbits_t;
[; ;pic18f85j94.h: 6903: extern volatile ADCBUF23Hbits_t ADCBUF23Hbits @ 0xE75;
[; ;pic18f85j94.h: 6913: extern volatile unsigned short ADCBUF24 @ 0xE76;
"6915
[; ;pic18f85j94.h: 6915: asm("ADCBUF24 equ 0E76h");
[; <" ADCBUF24 equ 0E76h ;# ">
[; ;pic18f85j94.h: 6920: extern volatile unsigned char ADCBUF24L @ 0xE76;
"6922
[; ;pic18f85j94.h: 6922: asm("ADCBUF24L equ 0E76h");
[; <" ADCBUF24L equ 0E76h ;# ">
[; ;pic18f85j94.h: 6925: typedef union {
[; ;pic18f85j94.h: 6926: struct {
[; ;pic18f85j94.h: 6927: unsigned ADCBUF24L :8;
[; ;pic18f85j94.h: 6928: };
[; ;pic18f85j94.h: 6929: } ADCBUF24Lbits_t;
[; ;pic18f85j94.h: 6930: extern volatile ADCBUF24Lbits_t ADCBUF24Lbits @ 0xE76;
[; ;pic18f85j94.h: 6940: extern volatile unsigned char ADCBUF24H @ 0xE77;
"6942
[; ;pic18f85j94.h: 6942: asm("ADCBUF24H equ 0E77h");
[; <" ADCBUF24H equ 0E77h ;# ">
[; ;pic18f85j94.h: 6945: typedef union {
[; ;pic18f85j94.h: 6946: struct {
[; ;pic18f85j94.h: 6947: unsigned ADCBUF24H :8;
[; ;pic18f85j94.h: 6948: };
[; ;pic18f85j94.h: 6949: } ADCBUF24Hbits_t;
[; ;pic18f85j94.h: 6950: extern volatile ADCBUF24Hbits_t ADCBUF24Hbits @ 0xE77;
[; ;pic18f85j94.h: 6960: extern volatile unsigned short ADCBUF25 @ 0xE78;
"6962
[; ;pic18f85j94.h: 6962: asm("ADCBUF25 equ 0E78h");
[; <" ADCBUF25 equ 0E78h ;# ">
[; ;pic18f85j94.h: 6967: extern volatile unsigned char ADCBUF25L @ 0xE78;
"6969
[; ;pic18f85j94.h: 6969: asm("ADCBUF25L equ 0E78h");
[; <" ADCBUF25L equ 0E78h ;# ">
[; ;pic18f85j94.h: 6972: typedef union {
[; ;pic18f85j94.h: 6973: struct {
[; ;pic18f85j94.h: 6974: unsigned ADCBUF25L :8;
[; ;pic18f85j94.h: 6975: };
[; ;pic18f85j94.h: 6976: } ADCBUF25Lbits_t;
[; ;pic18f85j94.h: 6977: extern volatile ADCBUF25Lbits_t ADCBUF25Lbits @ 0xE78;
[; ;pic18f85j94.h: 6987: extern volatile unsigned char ADCBUF25H @ 0xE79;
"6989
[; ;pic18f85j94.h: 6989: asm("ADCBUF25H equ 0E79h");
[; <" ADCBUF25H equ 0E79h ;# ">
[; ;pic18f85j94.h: 6992: typedef union {
[; ;pic18f85j94.h: 6993: struct {
[; ;pic18f85j94.h: 6994: unsigned ADCBUF25H :8;
[; ;pic18f85j94.h: 6995: };
[; ;pic18f85j94.h: 6996: } ADCBUF25Hbits_t;
[; ;pic18f85j94.h: 6997: extern volatile ADCBUF25Hbits_t ADCBUF25Hbits @ 0xE79;
[; ;pic18f85j94.h: 7007: extern volatile unsigned char ADCTMUEN0L @ 0xE7A;
"7009
[; ;pic18f85j94.h: 7009: asm("ADCTMUEN0L equ 0E7Ah");
[; <" ADCTMUEN0L equ 0E7Ah ;# ">
[; ;pic18f85j94.h: 7012: typedef union {
[; ;pic18f85j94.h: 7013: struct {
[; ;pic18f85j94.h: 7014: unsigned CTMUEN :8;
[; ;pic18f85j94.h: 7015: };
[; ;pic18f85j94.h: 7016: struct {
[; ;pic18f85j94.h: 7017: unsigned CTMUEN0 :1;
[; ;pic18f85j94.h: 7018: unsigned CTMUEN1 :1;
[; ;pic18f85j94.h: 7019: unsigned CTMUEN2 :1;
[; ;pic18f85j94.h: 7020: unsigned CTMUEN3 :1;
[; ;pic18f85j94.h: 7021: unsigned CTMUEN4 :1;
[; ;pic18f85j94.h: 7022: unsigned CTMUEN5 :1;
[; ;pic18f85j94.h: 7023: unsigned CTMUEN6 :1;
[; ;pic18f85j94.h: 7024: unsigned CTMUEN7 :1;
[; ;pic18f85j94.h: 7025: };
[; ;pic18f85j94.h: 7026: } ADCTMUEN0Lbits_t;
[; ;pic18f85j94.h: 7027: extern volatile ADCTMUEN0Lbits_t ADCTMUEN0Lbits @ 0xE7A;
[; ;pic18f85j94.h: 7077: extern volatile unsigned char ADCTMUEN0H @ 0xE7B;
"7079
[; ;pic18f85j94.h: 7079: asm("ADCTMUEN0H equ 0E7Bh");
[; <" ADCTMUEN0H equ 0E7Bh ;# ">
[; ;pic18f85j94.h: 7082: typedef union {
[; ;pic18f85j94.h: 7083: struct {
[; ;pic18f85j94.h: 7084: unsigned CTMUEN :8;
[; ;pic18f85j94.h: 7085: };
[; ;pic18f85j94.h: 7086: struct {
[; ;pic18f85j94.h: 7087: unsigned CTMUEN8 :1;
[; ;pic18f85j94.h: 7088: unsigned CTMUEN9 :1;
[; ;pic18f85j94.h: 7089: unsigned CTMUEN10 :1;
[; ;pic18f85j94.h: 7090: unsigned CTMUEN11 :1;
[; ;pic18f85j94.h: 7091: unsigned CTMUEN12 :1;
[; ;pic18f85j94.h: 7092: unsigned CTMUEN13 :1;
[; ;pic18f85j94.h: 7093: unsigned CTMUEN14 :1;
[; ;pic18f85j94.h: 7094: unsigned CTMUEN15 :1;
[; ;pic18f85j94.h: 7095: };
[; ;pic18f85j94.h: 7096: } ADCTMUEN0Hbits_t;
[; ;pic18f85j94.h: 7097: extern volatile ADCTMUEN0Hbits_t ADCTMUEN0Hbits @ 0xE7B;
[; ;pic18f85j94.h: 7147: extern volatile unsigned char ADCTMUEN1L @ 0xE7C;
"7149
[; ;pic18f85j94.h: 7149: asm("ADCTMUEN1L equ 0E7Ch");
[; <" ADCTMUEN1L equ 0E7Ch ;# ">
[; ;pic18f85j94.h: 7152: typedef union {
[; ;pic18f85j94.h: 7153: struct {
[; ;pic18f85j94.h: 7154: unsigned CTMUEN :8;
[; ;pic18f85j94.h: 7155: };
[; ;pic18f85j94.h: 7156: struct {
[; ;pic18f85j94.h: 7157: unsigned CTUMEN16 :1;
[; ;pic18f85j94.h: 7158: unsigned CTUMEN17 :1;
[; ;pic18f85j94.h: 7159: unsigned CTUMEN18 :1;
[; ;pic18f85j94.h: 7160: unsigned CTUMEN19 :1;
[; ;pic18f85j94.h: 7161: unsigned CTMUEN20 :1;
[; ;pic18f85j94.h: 7162: unsigned CTMUEN21 :1;
[; ;pic18f85j94.h: 7163: unsigned CTMUEN22 :1;
[; ;pic18f85j94.h: 7164: unsigned CTMUEN23 :1;
[; ;pic18f85j94.h: 7165: };
[; ;pic18f85j94.h: 7166: } ADCTMUEN1Lbits_t;
[; ;pic18f85j94.h: 7167: extern volatile ADCTMUEN1Lbits_t ADCTMUEN1Lbits @ 0xE7C;
[; ;pic18f85j94.h: 7217: extern volatile unsigned char ADCTMUEN1H @ 0xE7D;
"7219
[; ;pic18f85j94.h: 7219: asm("ADCTMUEN1H equ 0E7Dh");
[; <" ADCTMUEN1H equ 0E7Dh ;# ">
[; ;pic18f85j94.h: 7222: typedef union {
[; ;pic18f85j94.h: 7223: struct {
[; ;pic18f85j94.h: 7224: unsigned CTMUEN :8;
[; ;pic18f85j94.h: 7225: };
[; ;pic18f85j94.h: 7226: struct {
[; ;pic18f85j94.h: 7227: unsigned CTUMEN24 :1;
[; ;pic18f85j94.h: 7228: unsigned CTUMEN25 :1;
[; ;pic18f85j94.h: 7229: unsigned CTUMEN26 :1;
[; ;pic18f85j94.h: 7230: unsigned CTUMEN27 :1;
[; ;pic18f85j94.h: 7231: unsigned CTUMEN28 :1;
[; ;pic18f85j94.h: 7232: unsigned CTUMEN29 :1;
[; ;pic18f85j94.h: 7233: unsigned CTMUEN30 :1;
[; ;pic18f85j94.h: 7234: };
[; ;pic18f85j94.h: 7235: } ADCTMUEN1Hbits_t;
[; ;pic18f85j94.h: 7236: extern volatile ADCTMUEN1Hbits_t ADCTMUEN1Hbits @ 0xE7D;
[; ;pic18f85j94.h: 7281: extern volatile unsigned char ADCHIT0L @ 0xE7E;
"7283
[; ;pic18f85j94.h: 7283: asm("ADCHIT0L equ 0E7Eh");
[; <" ADCHIT0L equ 0E7Eh ;# ">
[; ;pic18f85j94.h: 7286: typedef union {
[; ;pic18f85j94.h: 7287: struct {
[; ;pic18f85j94.h: 7288: unsigned CHH :8;
[; ;pic18f85j94.h: 7289: };
[; ;pic18f85j94.h: 7290: struct {
[; ;pic18f85j94.h: 7291: unsigned CHH0 :1;
[; ;pic18f85j94.h: 7292: unsigned CHH1 :1;
[; ;pic18f85j94.h: 7293: unsigned CHH2 :1;
[; ;pic18f85j94.h: 7294: unsigned CHH3 :1;
[; ;pic18f85j94.h: 7295: unsigned CHH4 :1;
[; ;pic18f85j94.h: 7296: unsigned CHH5 :1;
[; ;pic18f85j94.h: 7297: unsigned CHH6 :1;
[; ;pic18f85j94.h: 7298: unsigned CHH7 :1;
[; ;pic18f85j94.h: 7299: };
[; ;pic18f85j94.h: 7300: } ADCHIT0Lbits_t;
[; ;pic18f85j94.h: 7301: extern volatile ADCHIT0Lbits_t ADCHIT0Lbits @ 0xE7E;
[; ;pic18f85j94.h: 7351: extern volatile unsigned char ADCHIT0H @ 0xE7F;
"7353
[; ;pic18f85j94.h: 7353: asm("ADCHIT0H equ 0E7Fh");
[; <" ADCHIT0H equ 0E7Fh ;# ">
[; ;pic18f85j94.h: 7356: typedef union {
[; ;pic18f85j94.h: 7357: struct {
[; ;pic18f85j94.h: 7358: unsigned CHH :8;
[; ;pic18f85j94.h: 7359: };
[; ;pic18f85j94.h: 7360: struct {
[; ;pic18f85j94.h: 7361: unsigned CHH8 :1;
[; ;pic18f85j94.h: 7362: unsigned CHH9 :1;
[; ;pic18f85j94.h: 7363: unsigned CHH10 :1;
[; ;pic18f85j94.h: 7364: unsigned CHH11 :1;
[; ;pic18f85j94.h: 7365: unsigned CHH12 :1;
[; ;pic18f85j94.h: 7366: unsigned CHH13 :1;
[; ;pic18f85j94.h: 7367: unsigned CHH14 :1;
[; ;pic18f85j94.h: 7368: unsigned CHH15 :1;
[; ;pic18f85j94.h: 7369: };
[; ;pic18f85j94.h: 7370: } ADCHIT0Hbits_t;
[; ;pic18f85j94.h: 7371: extern volatile ADCHIT0Hbits_t ADCHIT0Hbits @ 0xE7F;
[; ;pic18f85j94.h: 7421: extern volatile unsigned char ADCHIT1L @ 0xE80;
"7423
[; ;pic18f85j94.h: 7423: asm("ADCHIT1L equ 0E80h");
[; <" ADCHIT1L equ 0E80h ;# ">
[; ;pic18f85j94.h: 7426: typedef union {
[; ;pic18f85j94.h: 7427: struct {
[; ;pic18f85j94.h: 7428: unsigned CHH :8;
[; ;pic18f85j94.h: 7429: };
[; ;pic18f85j94.h: 7430: struct {
[; ;pic18f85j94.h: 7431: unsigned CHH16 :1;
[; ;pic18f85j94.h: 7432: unsigned CHH17 :1;
[; ;pic18f85j94.h: 7433: unsigned CHH18 :1;
[; ;pic18f85j94.h: 7434: unsigned CHH19 :1;
[; ;pic18f85j94.h: 7435: unsigned CHH20 :1;
[; ;pic18f85j94.h: 7436: unsigned CHH21 :1;
[; ;pic18f85j94.h: 7437: unsigned CHH22 :1;
[; ;pic18f85j94.h: 7438: unsigned CHH23 :1;
[; ;pic18f85j94.h: 7439: };
[; ;pic18f85j94.h: 7440: } ADCHIT1Lbits_t;
[; ;pic18f85j94.h: 7441: extern volatile ADCHIT1Lbits_t ADCHIT1Lbits @ 0xE80;
[; ;pic18f85j94.h: 7491: extern volatile unsigned char ADCHIT1H @ 0xE81;
"7493
[; ;pic18f85j94.h: 7493: asm("ADCHIT1H equ 0E81h");
[; <" ADCHIT1H equ 0E81h ;# ">
[; ;pic18f85j94.h: 7496: typedef union {
[; ;pic18f85j94.h: 7497: struct {
[; ;pic18f85j94.h: 7498: unsigned CHH :8;
[; ;pic18f85j94.h: 7499: };
[; ;pic18f85j94.h: 7500: struct {
[; ;pic18f85j94.h: 7501: unsigned CHH24 :1;
[; ;pic18f85j94.h: 7502: unsigned CHH25 :1;
[; ;pic18f85j94.h: 7503: unsigned CHH26 :1;
[; ;pic18f85j94.h: 7504: unsigned CHH27 :1;
[; ;pic18f85j94.h: 7505: unsigned CHH28 :1;
[; ;pic18f85j94.h: 7506: unsigned CHH29 :1;
[; ;pic18f85j94.h: 7507: unsigned CHH30 :1;
[; ;pic18f85j94.h: 7508: };
[; ;pic18f85j94.h: 7509: } ADCHIT1Hbits_t;
[; ;pic18f85j94.h: 7510: extern volatile ADCHIT1Hbits_t ADCHIT1Hbits @ 0xE81;
[; ;pic18f85j94.h: 7555: extern volatile unsigned char ADCSS0L @ 0xE82;
"7557
[; ;pic18f85j94.h: 7557: asm("ADCSS0L equ 0E82h");
[; <" ADCSS0L equ 0E82h ;# ">
[; ;pic18f85j94.h: 7560: typedef union {
[; ;pic18f85j94.h: 7561: struct {
[; ;pic18f85j94.h: 7562: unsigned CSS :8;
[; ;pic18f85j94.h: 7563: };
[; ;pic18f85j94.h: 7564: struct {
[; ;pic18f85j94.h: 7565: unsigned CSS0 :1;
[; ;pic18f85j94.h: 7566: unsigned CSS1 :1;
[; ;pic18f85j94.h: 7567: unsigned CSS2 :1;
[; ;pic18f85j94.h: 7568: unsigned CSS3 :1;
[; ;pic18f85j94.h: 7569: unsigned CSS4 :1;
[; ;pic18f85j94.h: 7570: unsigned CSS5 :1;
[; ;pic18f85j94.h: 7571: unsigned CSS6 :1;
[; ;pic18f85j94.h: 7572: unsigned CSS7 :1;
[; ;pic18f85j94.h: 7573: };
[; ;pic18f85j94.h: 7574: } ADCSS0Lbits_t;
[; ;pic18f85j94.h: 7575: extern volatile ADCSS0Lbits_t ADCSS0Lbits @ 0xE82;
[; ;pic18f85j94.h: 7625: extern volatile unsigned char ADCSS0H @ 0xE83;
"7627
[; ;pic18f85j94.h: 7627: asm("ADCSS0H equ 0E83h");
[; <" ADCSS0H equ 0E83h ;# ">
[; ;pic18f85j94.h: 7630: typedef union {
[; ;pic18f85j94.h: 7631: struct {
[; ;pic18f85j94.h: 7632: unsigned CSS :8;
[; ;pic18f85j94.h: 7633: };
[; ;pic18f85j94.h: 7634: struct {
[; ;pic18f85j94.h: 7635: unsigned CSS8 :1;
[; ;pic18f85j94.h: 7636: unsigned CSS9 :1;
[; ;pic18f85j94.h: 7637: unsigned CSS10 :1;
[; ;pic18f85j94.h: 7638: unsigned CSS11 :1;
[; ;pic18f85j94.h: 7639: unsigned CSS12 :1;
[; ;pic18f85j94.h: 7640: unsigned CSS13 :1;
[; ;pic18f85j94.h: 7641: unsigned CSS14 :1;
[; ;pic18f85j94.h: 7642: unsigned CSS15 :1;
[; ;pic18f85j94.h: 7643: };
[; ;pic18f85j94.h: 7644: } ADCSS0Hbits_t;
[; ;pic18f85j94.h: 7645: extern volatile ADCSS0Hbits_t ADCSS0Hbits @ 0xE83;
[; ;pic18f85j94.h: 7695: extern volatile unsigned char ADCSS1L @ 0xE84;
"7697
[; ;pic18f85j94.h: 7697: asm("ADCSS1L equ 0E84h");
[; <" ADCSS1L equ 0E84h ;# ">
[; ;pic18f85j94.h: 7700: typedef union {
[; ;pic18f85j94.h: 7701: struct {
[; ;pic18f85j94.h: 7702: unsigned CSS :8;
[; ;pic18f85j94.h: 7703: };
[; ;pic18f85j94.h: 7704: struct {
[; ;pic18f85j94.h: 7705: unsigned CSS16 :1;
[; ;pic18f85j94.h: 7706: unsigned CSS17 :1;
[; ;pic18f85j94.h: 7707: unsigned CSS18 :1;
[; ;pic18f85j94.h: 7708: unsigned CSS19 :1;
[; ;pic18f85j94.h: 7709: unsigned CSS20 :1;
[; ;pic18f85j94.h: 7710: unsigned CSS21 :1;
[; ;pic18f85j94.h: 7711: unsigned CSS22 :1;
[; ;pic18f85j94.h: 7712: unsigned CSS23 :1;
[; ;pic18f85j94.h: 7713: };
[; ;pic18f85j94.h: 7714: } ADCSS1Lbits_t;
[; ;pic18f85j94.h: 7715: extern volatile ADCSS1Lbits_t ADCSS1Lbits @ 0xE84;
[; ;pic18f85j94.h: 7765: extern volatile unsigned char ADCSS1H @ 0xE85;
"7767
[; ;pic18f85j94.h: 7767: asm("ADCSS1H equ 0E85h");
[; <" ADCSS1H equ 0E85h ;# ">
[; ;pic18f85j94.h: 7770: typedef union {
[; ;pic18f85j94.h: 7771: struct {
[; ;pic18f85j94.h: 7772: unsigned CSS :8;
[; ;pic18f85j94.h: 7773: };
[; ;pic18f85j94.h: 7774: struct {
[; ;pic18f85j94.h: 7775: unsigned CSS24 :1;
[; ;pic18f85j94.h: 7776: unsigned CSS25 :1;
[; ;pic18f85j94.h: 7777: unsigned CSS26 :1;
[; ;pic18f85j94.h: 7778: unsigned CSS27 :1;
[; ;pic18f85j94.h: 7779: unsigned CSS28 :1;
[; ;pic18f85j94.h: 7780: unsigned CSS29 :1;
[; ;pic18f85j94.h: 7781: unsigned CSS30 :1;
[; ;pic18f85j94.h: 7782: };
[; ;pic18f85j94.h: 7783: } ADCSS1Hbits_t;
[; ;pic18f85j94.h: 7784: extern volatile ADCSS1Hbits_t ADCSS1Hbits @ 0xE85;
[; ;pic18f85j94.h: 7829: extern volatile unsigned char ADCHS0L @ 0xE86;
"7831
[; ;pic18f85j94.h: 7831: asm("ADCHS0L equ 0E86h");
[; <" ADCHS0L equ 0E86h ;# ">
[; ;pic18f85j94.h: 7834: typedef union {
[; ;pic18f85j94.h: 7835: struct {
[; ;pic18f85j94.h: 7836: unsigned CH0SA :5;
[; ;pic18f85j94.h: 7837: unsigned CH0NA :3;
[; ;pic18f85j94.h: 7838: };
[; ;pic18f85j94.h: 7839: struct {
[; ;pic18f85j94.h: 7840: unsigned CH0SA0 :1;
[; ;pic18f85j94.h: 7841: unsigned CH0SA1 :1;
[; ;pic18f85j94.h: 7842: unsigned CH0SA2 :1;
[; ;pic18f85j94.h: 7843: unsigned CH0SA3 :1;
[; ;pic18f85j94.h: 7844: unsigned CH0SA4 :1;
[; ;pic18f85j94.h: 7845: unsigned CH0NA0 :1;
[; ;pic18f85j94.h: 7846: unsigned CH0NA1 :1;
[; ;pic18f85j94.h: 7847: unsigned CH0NA2 :1;
[; ;pic18f85j94.h: 7848: };
[; ;pic18f85j94.h: 7849: } ADCHS0Lbits_t;
[; ;pic18f85j94.h: 7850: extern volatile ADCHS0Lbits_t ADCHS0Lbits @ 0xE86;
[; ;pic18f85j94.h: 7905: extern volatile unsigned char ADCHS0H @ 0xE87;
"7907
[; ;pic18f85j94.h: 7907: asm("ADCHS0H equ 0E87h");
[; <" ADCHS0H equ 0E87h ;# ">
[; ;pic18f85j94.h: 7910: typedef union {
[; ;pic18f85j94.h: 7911: struct {
[; ;pic18f85j94.h: 7912: unsigned CH0SB :5;
[; ;pic18f85j94.h: 7913: unsigned CH0NB :3;
[; ;pic18f85j94.h: 7914: };
[; ;pic18f85j94.h: 7915: struct {
[; ;pic18f85j94.h: 7916: unsigned CH0SB0 :1;
[; ;pic18f85j94.h: 7917: unsigned CH0SB1 :1;
[; ;pic18f85j94.h: 7918: unsigned CH0SB2 :1;
[; ;pic18f85j94.h: 7919: unsigned CH0SB3 :1;
[; ;pic18f85j94.h: 7920: unsigned CH0SB4 :1;
[; ;pic18f85j94.h: 7921: unsigned CH0NB0 :1;
[; ;pic18f85j94.h: 7922: unsigned CH0NB1 :1;
[; ;pic18f85j94.h: 7923: unsigned CH0NB2 :1;
[; ;pic18f85j94.h: 7924: };
[; ;pic18f85j94.h: 7925: } ADCHS0Hbits_t;
[; ;pic18f85j94.h: 7926: extern volatile ADCHS0Hbits_t ADCHS0Hbits @ 0xE87;
[; ;pic18f85j94.h: 7981: extern volatile unsigned char ADCON5L @ 0xE88;
"7983
[; ;pic18f85j94.h: 7983: asm("ADCON5L equ 0E88h");
[; <" ADCON5L equ 0E88h ;# ">
[; ;pic18f85j94.h: 7986: typedef union {
[; ;pic18f85j94.h: 7987: struct {
[; ;pic18f85j94.h: 7988: unsigned CM :2;
[; ;pic18f85j94.h: 7989: unsigned WM :2;
[; ;pic18f85j94.h: 7990: };
[; ;pic18f85j94.h: 7991: struct {
[; ;pic18f85j94.h: 7992: unsigned CM0 :1;
[; ;pic18f85j94.h: 7993: unsigned CM1 :1;
[; ;pic18f85j94.h: 7994: unsigned WM0 :1;
[; ;pic18f85j94.h: 7995: unsigned WM1 :1;
[; ;pic18f85j94.h: 7996: };
[; ;pic18f85j94.h: 7997: } ADCON5Lbits_t;
[; ;pic18f85j94.h: 7998: extern volatile ADCON5Lbits_t ADCON5Lbits @ 0xE88;
[; ;pic18f85j94.h: 8033: extern volatile unsigned char ADCON5H @ 0xE89;
"8035
[; ;pic18f85j94.h: 8035: asm("ADCON5H equ 0E89h");
[; <" ADCON5H equ 0E89h ;# ">
[; ;pic18f85j94.h: 8038: typedef union {
[; ;pic18f85j94.h: 8039: struct {
[; ;pic18f85j94.h: 8040: unsigned ASINTMD :2;
[; ;pic18f85j94.h: 8041: unsigned :3;
[; ;pic18f85j94.h: 8042: unsigned CTMUREQ :1;
[; ;pic18f85j94.h: 8043: unsigned LPENA :1;
[; ;pic18f85j94.h: 8044: unsigned ASENA :1;
[; ;pic18f85j94.h: 8045: };
[; ;pic18f85j94.h: 8046: struct {
[; ;pic18f85j94.h: 8047: unsigned ASINTMD0 :1;
[; ;pic18f85j94.h: 8048: unsigned ASINTMD1 :1;
[; ;pic18f85j94.h: 8049: };
[; ;pic18f85j94.h: 8050: } ADCON5Hbits_t;
[; ;pic18f85j94.h: 8051: extern volatile ADCON5Hbits_t ADCON5Hbits @ 0xE89;
[; ;pic18f85j94.h: 8086: extern volatile unsigned char ADCON3L @ 0xE8A;
"8088
[; ;pic18f85j94.h: 8088: asm("ADCON3L equ 0E8Ah");
[; <" ADCON3L equ 0E8Ah ;# ">
[; ;pic18f85j94.h: 8091: typedef union {
[; ;pic18f85j94.h: 8092: struct {
[; ;pic18f85j94.h: 8093: unsigned ADCS :8;
[; ;pic18f85j94.h: 8094: };
[; ;pic18f85j94.h: 8095: struct {
[; ;pic18f85j94.h: 8096: unsigned ADCS0 :1;
[; ;pic18f85j94.h: 8097: unsigned ADCS1 :1;
[; ;pic18f85j94.h: 8098: unsigned ADCS2 :1;
[; ;pic18f85j94.h: 8099: unsigned ADCS3 :1;
[; ;pic18f85j94.h: 8100: unsigned ADCS4 :1;
[; ;pic18f85j94.h: 8101: unsigned ADCS5 :1;
[; ;pic18f85j94.h: 8102: unsigned ADCS6 :1;
[; ;pic18f85j94.h: 8103: unsigned ADCS7 :1;
[; ;pic18f85j94.h: 8104: };
[; ;pic18f85j94.h: 8105: } ADCON3Lbits_t;
[; ;pic18f85j94.h: 8106: extern volatile ADCON3Lbits_t ADCON3Lbits @ 0xE8A;
[; ;pic18f85j94.h: 8156: extern volatile unsigned char ADCON3H @ 0xE8B;
"8158
[; ;pic18f85j94.h: 8158: asm("ADCON3H equ 0E8Bh");
[; <" ADCON3H equ 0E8Bh ;# ">
[; ;pic18f85j94.h: 8161: typedef union {
[; ;pic18f85j94.h: 8162: struct {
[; ;pic18f85j94.h: 8163: unsigned SAMC :5;
[; ;pic18f85j94.h: 8164: unsigned PUMPEN :1;
[; ;pic18f85j94.h: 8165: unsigned EXTSAM :1;
[; ;pic18f85j94.h: 8166: unsigned ADRC :1;
[; ;pic18f85j94.h: 8167: };
[; ;pic18f85j94.h: 8168: struct {
[; ;pic18f85j94.h: 8169: unsigned SAMC0 :1;
[; ;pic18f85j94.h: 8170: unsigned SAMC1 :1;
[; ;pic18f85j94.h: 8171: unsigned SAMC2 :1;
[; ;pic18f85j94.h: 8172: unsigned SAMC3 :1;
[; ;pic18f85j94.h: 8173: unsigned SAMC4 :1;
[; ;pic18f85j94.h: 8174: };
[; ;pic18f85j94.h: 8175: } ADCON3Hbits_t;
[; ;pic18f85j94.h: 8176: extern volatile ADCON3Hbits_t ADCON3Hbits @ 0xE8B;
[; ;pic18f85j94.h: 8226: extern volatile unsigned char ADCON2L @ 0xE8C;
"8228
[; ;pic18f85j94.h: 8228: asm("ADCON2L equ 0E8Ch");
[; <" ADCON2L equ 0E8Ch ;# ">
[; ;pic18f85j94.h: 8231: typedef union {
[; ;pic18f85j94.h: 8232: struct {
[; ;pic18f85j94.h: 8233: unsigned ALTS :1;
[; ;pic18f85j94.h: 8234: unsigned BUFM :1;
[; ;pic18f85j94.h: 8235: unsigned SMPI :5;
[; ;pic18f85j94.h: 8236: unsigned BUFS :1;
[; ;pic18f85j94.h: 8237: };
[; ;pic18f85j94.h: 8238: struct {
[; ;pic18f85j94.h: 8239: unsigned :2;
[; ;pic18f85j94.h: 8240: unsigned SMPI0 :1;
[; ;pic18f85j94.h: 8241: unsigned SMPI1 :1;
[; ;pic18f85j94.h: 8242: unsigned SMPI2 :1;
[; ;pic18f85j94.h: 8243: unsigned SMPI3 :1;
[; ;pic18f85j94.h: 8244: unsigned SMPI4 :1;
[; ;pic18f85j94.h: 8245: };
[; ;pic18f85j94.h: 8246: } ADCON2Lbits_t;
[; ;pic18f85j94.h: 8247: extern volatile ADCON2Lbits_t ADCON2Lbits @ 0xE8C;
[; ;pic18f85j94.h: 8297: extern volatile unsigned char ADCON2H @ 0xE8D;
"8299
[; ;pic18f85j94.h: 8299: asm("ADCON2H equ 0E8Dh");
[; <" ADCON2H equ 0E8Dh ;# ">
[; ;pic18f85j94.h: 8302: typedef union {
[; ;pic18f85j94.h: 8303: struct {
[; ;pic18f85j94.h: 8304: unsigned :2;
[; ;pic18f85j94.h: 8305: unsigned CSCNA :1;
[; ;pic18f85j94.h: 8306: unsigned BUFREGEN :1;
[; ;pic18f85j94.h: 8307: unsigned OFFCAL :1;
[; ;pic18f85j94.h: 8308: unsigned NVCFG0 :1;
[; ;pic18f85j94.h: 8309: unsigned PVCFG :2;
[; ;pic18f85j94.h: 8310: };
[; ;pic18f85j94.h: 8311: struct {
[; ;pic18f85j94.h: 8312: unsigned :6;
[; ;pic18f85j94.h: 8313: unsigned PVCFG0 :1;
[; ;pic18f85j94.h: 8314: unsigned PVCFG1 :1;
[; ;pic18f85j94.h: 8315: };
[; ;pic18f85j94.h: 8316: } ADCON2Hbits_t;
[; ;pic18f85j94.h: 8317: extern volatile ADCON2Hbits_t ADCON2Hbits @ 0xE8D;
[; ;pic18f85j94.h: 8357: extern volatile unsigned char LCDDATA0 @ 0xE8E;
"8359
[; ;pic18f85j94.h: 8359: asm("LCDDATA0 equ 0E8Eh");
[; <" LCDDATA0 equ 0E8Eh ;# ">
[; ;pic18f85j94.h: 8362: typedef union {
[; ;pic18f85j94.h: 8363: struct {
[; ;pic18f85j94.h: 8364: unsigned S00C0 :1;
[; ;pic18f85j94.h: 8365: unsigned S01C0 :1;
[; ;pic18f85j94.h: 8366: unsigned S02C0 :1;
[; ;pic18f85j94.h: 8367: unsigned S03C0 :1;
[; ;pic18f85j94.h: 8368: unsigned S04C0 :1;
[; ;pic18f85j94.h: 8369: unsigned S05C0 :1;
[; ;pic18f85j94.h: 8370: unsigned S06C0 :1;
[; ;pic18f85j94.h: 8371: unsigned S07C0 :1;
[; ;pic18f85j94.h: 8372: };
[; ;pic18f85j94.h: 8373: } LCDDATA0bits_t;
[; ;pic18f85j94.h: 8374: extern volatile LCDDATA0bits_t LCDDATA0bits @ 0xE8E;
[; ;pic18f85j94.h: 8419: extern volatile unsigned char LCDDATA1 @ 0xE8F;
"8421
[; ;pic18f85j94.h: 8421: asm("LCDDATA1 equ 0E8Fh");
[; <" LCDDATA1 equ 0E8Fh ;# ">
[; ;pic18f85j94.h: 8424: typedef union {
[; ;pic18f85j94.h: 8425: struct {
[; ;pic18f85j94.h: 8426: unsigned S08C0 :1;
[; ;pic18f85j94.h: 8427: unsigned S09C0 :1;
[; ;pic18f85j94.h: 8428: unsigned S10C0 :1;
[; ;pic18f85j94.h: 8429: unsigned S11C0 :1;
[; ;pic18f85j94.h: 8430: unsigned S12C0 :1;
[; ;pic18f85j94.h: 8431: unsigned S13C0 :1;
[; ;pic18f85j94.h: 8432: unsigned S14C0 :1;
[; ;pic18f85j94.h: 8433: unsigned S15C0 :1;
[; ;pic18f85j94.h: 8434: };
[; ;pic18f85j94.h: 8435: } LCDDATA1bits_t;
[; ;pic18f85j94.h: 8436: extern volatile LCDDATA1bits_t LCDDATA1bits @ 0xE8F;
[; ;pic18f85j94.h: 8481: extern volatile unsigned char LCDDATA2 @ 0xE90;
"8483
[; ;pic18f85j94.h: 8483: asm("LCDDATA2 equ 0E90h");
[; <" LCDDATA2 equ 0E90h ;# ">
[; ;pic18f85j94.h: 8486: typedef union {
[; ;pic18f85j94.h: 8487: struct {
[; ;pic18f85j94.h: 8488: unsigned S16C0 :1;
[; ;pic18f85j94.h: 8489: unsigned S17C0 :1;
[; ;pic18f85j94.h: 8490: unsigned S18C0 :1;
[; ;pic18f85j94.h: 8491: unsigned S19C0 :1;
[; ;pic18f85j94.h: 8492: unsigned S20C0 :1;
[; ;pic18f85j94.h: 8493: unsigned S21C0 :1;
[; ;pic18f85j94.h: 8494: unsigned S22C0 :1;
[; ;pic18f85j94.h: 8495: unsigned S23C0 :1;
[; ;pic18f85j94.h: 8496: };
[; ;pic18f85j94.h: 8497: } LCDDATA2bits_t;
[; ;pic18f85j94.h: 8498: extern volatile LCDDATA2bits_t LCDDATA2bits @ 0xE90;
[; ;pic18f85j94.h: 8543: extern volatile unsigned char LCDDATA3 @ 0xE91;
"8545
[; ;pic18f85j94.h: 8545: asm("LCDDATA3 equ 0E91h");
[; <" LCDDATA3 equ 0E91h ;# ">
[; ;pic18f85j94.h: 8548: typedef union {
[; ;pic18f85j94.h: 8549: struct {
[; ;pic18f85j94.h: 8550: unsigned S24C0 :1;
[; ;pic18f85j94.h: 8551: unsigned S25C0 :1;
[; ;pic18f85j94.h: 8552: unsigned S26C0 :1;
[; ;pic18f85j94.h: 8553: unsigned S27C0 :1;
[; ;pic18f85j94.h: 8554: unsigned S28C0 :1;
[; ;pic18f85j94.h: 8555: unsigned S29C0 :1;
[; ;pic18f85j94.h: 8556: unsigned S30C0 :1;
[; ;pic18f85j94.h: 8557: unsigned S31C0 :1;
[; ;pic18f85j94.h: 8558: };
[; ;pic18f85j94.h: 8559: } LCDDATA3bits_t;
[; ;pic18f85j94.h: 8560: extern volatile LCDDATA3bits_t LCDDATA3bits @ 0xE91;
[; ;pic18f85j94.h: 8605: extern volatile unsigned char LCDDATA4 @ 0xE92;
"8607
[; ;pic18f85j94.h: 8607: asm("LCDDATA4 equ 0E92h");
[; <" LCDDATA4 equ 0E92h ;# ">
[; ;pic18f85j94.h: 8610: typedef union {
[; ;pic18f85j94.h: 8611: struct {
[; ;pic18f85j94.h: 8612: unsigned S32C0 :1;
[; ;pic18f85j94.h: 8613: unsigned S33C0 :1;
[; ;pic18f85j94.h: 8614: unsigned S34C0 :1;
[; ;pic18f85j94.h: 8615: unsigned S35C0 :1;
[; ;pic18f85j94.h: 8616: unsigned S36C0 :1;
[; ;pic18f85j94.h: 8617: unsigned S37C0 :1;
[; ;pic18f85j94.h: 8618: unsigned S38C0 :1;
[; ;pic18f85j94.h: 8619: unsigned S39C0 :1;
[; ;pic18f85j94.h: 8620: };
[; ;pic18f85j94.h: 8621: } LCDDATA4bits_t;
[; ;pic18f85j94.h: 8622: extern volatile LCDDATA4bits_t LCDDATA4bits @ 0xE92;
[; ;pic18f85j94.h: 8667: extern volatile unsigned char LCDDATA5 @ 0xE93;
"8669
[; ;pic18f85j94.h: 8669: asm("LCDDATA5 equ 0E93h");
[; <" LCDDATA5 equ 0E93h ;# ">
[; ;pic18f85j94.h: 8672: typedef union {
[; ;pic18f85j94.h: 8673: struct {
[; ;pic18f85j94.h: 8674: unsigned S40C0 :1;
[; ;pic18f85j94.h: 8675: unsigned S41C0 :1;
[; ;pic18f85j94.h: 8676: unsigned S42C0 :1;
[; ;pic18f85j94.h: 8677: unsigned S43C0 :1;
[; ;pic18f85j94.h: 8678: unsigned S44C0 :1;
[; ;pic18f85j94.h: 8679: unsigned S45C0 :1;
[; ;pic18f85j94.h: 8680: unsigned S46C0 :1;
[; ;pic18f85j94.h: 8681: unsigned S47C0 :1;
[; ;pic18f85j94.h: 8682: };
[; ;pic18f85j94.h: 8683: struct {
[; ;pic18f85j94.h: 8684: unsigned S40C15 :1;
[; ;pic18f85j94.h: 8685: };
[; ;pic18f85j94.h: 8686: } LCDDATA5bits_t;
[; ;pic18f85j94.h: 8687: extern volatile LCDDATA5bits_t LCDDATA5bits @ 0xE93;
[; ;pic18f85j94.h: 8737: extern volatile unsigned char LCDDATA6 @ 0xE94;
"8739
[; ;pic18f85j94.h: 8739: asm("LCDDATA6 equ 0E94h");
[; <" LCDDATA6 equ 0E94h ;# ">
[; ;pic18f85j94.h: 8742: typedef union {
[; ;pic18f85j94.h: 8743: struct {
[; ;pic18f85j94.h: 8744: unsigned S48C0 :1;
[; ;pic18f85j94.h: 8745: unsigned S49C0 :1;
[; ;pic18f85j94.h: 8746: unsigned S50C0 :1;
[; ;pic18f85j94.h: 8747: unsigned S51C0 :1;
[; ;pic18f85j94.h: 8748: unsigned S52C0 :1;
[; ;pic18f85j94.h: 8749: unsigned S53C0 :1;
[; ;pic18f85j94.h: 8750: unsigned S54C0 :1;
[; ;pic18f85j94.h: 8751: unsigned S55C0 :1;
[; ;pic18f85j94.h: 8752: };
[; ;pic18f85j94.h: 8753: } LCDDATA6bits_t;
[; ;pic18f85j94.h: 8754: extern volatile LCDDATA6bits_t LCDDATA6bits @ 0xE94;
[; ;pic18f85j94.h: 8799: extern volatile unsigned char LCDDATA7 @ 0xE95;
"8801
[; ;pic18f85j94.h: 8801: asm("LCDDATA7 equ 0E95h");
[; <" LCDDATA7 equ 0E95h ;# ">
[; ;pic18f85j94.h: 8804: typedef union {
[; ;pic18f85j94.h: 8805: struct {
[; ;pic18f85j94.h: 8806: unsigned S56C0 :1;
[; ;pic18f85j94.h: 8807: unsigned S57C0 :1;
[; ;pic18f85j94.h: 8808: unsigned S58C0 :1;
[; ;pic18f85j94.h: 8809: unsigned S59C0 :1;
[; ;pic18f85j94.h: 8810: unsigned S60C0 :1;
[; ;pic18f85j94.h: 8811: unsigned S61C0 :1;
[; ;pic18f85j94.h: 8812: unsigned S62C0 :1;
[; ;pic18f85j94.h: 8813: unsigned S63C0 :1;
[; ;pic18f85j94.h: 8814: };
[; ;pic18f85j94.h: 8815: } LCDDATA7bits_t;
[; ;pic18f85j94.h: 8816: extern volatile LCDDATA7bits_t LCDDATA7bits @ 0xE95;
[; ;pic18f85j94.h: 8861: extern volatile unsigned char LCDDATA8 @ 0xE96;
"8863
[; ;pic18f85j94.h: 8863: asm("LCDDATA8 equ 0E96h");
[; <" LCDDATA8 equ 0E96h ;# ">
[; ;pic18f85j94.h: 8866: typedef union {
[; ;pic18f85j94.h: 8867: struct {
[; ;pic18f85j94.h: 8868: unsigned S00C1 :1;
[; ;pic18f85j94.h: 8869: unsigned S01C1 :1;
[; ;pic18f85j94.h: 8870: unsigned S02C1 :1;
[; ;pic18f85j94.h: 8871: unsigned S03C1 :1;
[; ;pic18f85j94.h: 8872: unsigned S04C1 :1;
[; ;pic18f85j94.h: 8873: unsigned S05C1 :1;
[; ;pic18f85j94.h: 8874: unsigned S06C1 :1;
[; ;pic18f85j94.h: 8875: unsigned S07C1 :1;
[; ;pic18f85j94.h: 8876: };
[; ;pic18f85j94.h: 8877: } LCDDATA8bits_t;
[; ;pic18f85j94.h: 8878: extern volatile LCDDATA8bits_t LCDDATA8bits @ 0xE96;
[; ;pic18f85j94.h: 8923: extern volatile unsigned char LCDDATA9 @ 0xE97;
"8925
[; ;pic18f85j94.h: 8925: asm("LCDDATA9 equ 0E97h");
[; <" LCDDATA9 equ 0E97h ;# ">
[; ;pic18f85j94.h: 8928: typedef union {
[; ;pic18f85j94.h: 8929: struct {
[; ;pic18f85j94.h: 8930: unsigned S08C1 :1;
[; ;pic18f85j94.h: 8931: unsigned S09C1 :1;
[; ;pic18f85j94.h: 8932: unsigned S10C1 :1;
[; ;pic18f85j94.h: 8933: unsigned S11C1 :1;
[; ;pic18f85j94.h: 8934: unsigned S12C1 :1;
[; ;pic18f85j94.h: 8935: unsigned S13C1 :1;
[; ;pic18f85j94.h: 8936: unsigned S14C1 :1;
[; ;pic18f85j94.h: 8937: unsigned S15C1 :1;
[; ;pic18f85j94.h: 8938: };
[; ;pic18f85j94.h: 8939: } LCDDATA9bits_t;
[; ;pic18f85j94.h: 8940: extern volatile LCDDATA9bits_t LCDDATA9bits @ 0xE97;
[; ;pic18f85j94.h: 8985: extern volatile unsigned char LCDDATA10 @ 0xE98;
"8987
[; ;pic18f85j94.h: 8987: asm("LCDDATA10 equ 0E98h");
[; <" LCDDATA10 equ 0E98h ;# ">
[; ;pic18f85j94.h: 8990: typedef union {
[; ;pic18f85j94.h: 8991: struct {
[; ;pic18f85j94.h: 8992: unsigned S16C1 :1;
[; ;pic18f85j94.h: 8993: unsigned S17C1 :1;
[; ;pic18f85j94.h: 8994: unsigned S18C1 :1;
[; ;pic18f85j94.h: 8995: unsigned S19C1 :1;
[; ;pic18f85j94.h: 8996: unsigned S20C1 :1;
[; ;pic18f85j94.h: 8997: unsigned S21C1 :1;
[; ;pic18f85j94.h: 8998: unsigned S22C1 :1;
[; ;pic18f85j94.h: 8999: unsigned S23C1 :1;
[; ;pic18f85j94.h: 9000: };
[; ;pic18f85j94.h: 9001: } LCDDATA10bits_t;
[; ;pic18f85j94.h: 9002: extern volatile LCDDATA10bits_t LCDDATA10bits @ 0xE98;
[; ;pic18f85j94.h: 9047: extern volatile unsigned char LCDDATA11 @ 0xE99;
"9049
[; ;pic18f85j94.h: 9049: asm("LCDDATA11 equ 0E99h");
[; <" LCDDATA11 equ 0E99h ;# ">
[; ;pic18f85j94.h: 9052: typedef union {
[; ;pic18f85j94.h: 9053: struct {
[; ;pic18f85j94.h: 9054: unsigned S24C1 :1;
[; ;pic18f85j94.h: 9055: unsigned S25C1 :1;
[; ;pic18f85j94.h: 9056: unsigned S26C1 :1;
[; ;pic18f85j94.h: 9057: unsigned S27C1 :1;
[; ;pic18f85j94.h: 9058: unsigned S28C1 :1;
[; ;pic18f85j94.h: 9059: unsigned S29C1 :1;
[; ;pic18f85j94.h: 9060: unsigned S30C1 :1;
[; ;pic18f85j94.h: 9061: unsigned S31C1 :1;
[; ;pic18f85j94.h: 9062: };
[; ;pic18f85j94.h: 9063: struct {
[; ;pic18f85j94.h: 9064: unsigned :1;
[; ;pic18f85j94.h: 9065: unsigned ADMSK1 :1;
[; ;pic18f85j94.h: 9066: unsigned ADMSK2 :1;
[; ;pic18f85j94.h: 9067: unsigned ADMSK3 :1;
[; ;pic18f85j94.h: 9068: unsigned ADMSK4 :1;
[; ;pic18f85j94.h: 9069: unsigned ADMSK5 :1;
[; ;pic18f85j94.h: 9070: };
[; ;pic18f85j94.h: 9071: } LCDDATA11bits_t;
[; ;pic18f85j94.h: 9072: extern volatile LCDDATA11bits_t LCDDATA11bits @ 0xE99;
[; ;pic18f85j94.h: 9142: extern volatile unsigned char LCDDATA12 @ 0xE9A;
"9144
[; ;pic18f85j94.h: 9144: asm("LCDDATA12 equ 0E9Ah");
[; <" LCDDATA12 equ 0E9Ah ;# ">
[; ;pic18f85j94.h: 9147: typedef union {
[; ;pic18f85j94.h: 9148: struct {
[; ;pic18f85j94.h: 9149: unsigned S32C1 :1;
[; ;pic18f85j94.h: 9150: unsigned S33C1 :1;
[; ;pic18f85j94.h: 9151: unsigned S34C1 :1;
[; ;pic18f85j94.h: 9152: unsigned S35C1 :1;
[; ;pic18f85j94.h: 9153: unsigned S36C1 :1;
[; ;pic18f85j94.h: 9154: unsigned S37C1 :1;
[; ;pic18f85j94.h: 9155: unsigned S38C1 :1;
[; ;pic18f85j94.h: 9156: unsigned S39C1 :1;
[; ;pic18f85j94.h: 9157: };
[; ;pic18f85j94.h: 9158: struct {
[; ;pic18f85j94.h: 9159: unsigned SSPM012 :1;
[; ;pic18f85j94.h: 9160: unsigned SSPM112 :1;
[; ;pic18f85j94.h: 9161: unsigned SSPM212 :1;
[; ;pic18f85j94.h: 9162: unsigned SSPM312 :1;
[; ;pic18f85j94.h: 9163: };
[; ;pic18f85j94.h: 9164: } LCDDATA12bits_t;
[; ;pic18f85j94.h: 9165: extern volatile LCDDATA12bits_t LCDDATA12bits @ 0xE9A;
[; ;pic18f85j94.h: 9230: extern volatile unsigned char LCDDATA13 @ 0xE9B;
"9232
[; ;pic18f85j94.h: 9232: asm("LCDDATA13 equ 0E9Bh");
[; <" LCDDATA13 equ 0E9Bh ;# ">
[; ;pic18f85j94.h: 9235: typedef union {
[; ;pic18f85j94.h: 9236: struct {
[; ;pic18f85j94.h: 9237: unsigned S40C1 :1;
[; ;pic18f85j94.h: 9238: unsigned S41C1 :1;
[; ;pic18f85j94.h: 9239: unsigned S42C1 :1;
[; ;pic18f85j94.h: 9240: unsigned S43C1 :1;
[; ;pic18f85j94.h: 9241: unsigned S44C1 :1;
[; ;pic18f85j94.h: 9242: unsigned S45C1 :1;
[; ;pic18f85j94.h: 9243: unsigned S46C1 :1;
[; ;pic18f85j94.h: 9244: unsigned S47C1 :1;
[; ;pic18f85j94.h: 9245: };
[; ;pic18f85j94.h: 9246: } LCDDATA13bits_t;
[; ;pic18f85j94.h: 9247: extern volatile LCDDATA13bits_t LCDDATA13bits @ 0xE9B;
[; ;pic18f85j94.h: 9292: extern volatile unsigned char LCDDATA14 @ 0xE9C;
"9294
[; ;pic18f85j94.h: 9294: asm("LCDDATA14 equ 0E9Ch");
[; <" LCDDATA14 equ 0E9Ch ;# ">
[; ;pic18f85j94.h: 9297: typedef union {
[; ;pic18f85j94.h: 9298: struct {
[; ;pic18f85j94.h: 9299: unsigned S48C1 :1;
[; ;pic18f85j94.h: 9300: unsigned S49C1 :1;
[; ;pic18f85j94.h: 9301: unsigned S50C1 :1;
[; ;pic18f85j94.h: 9302: unsigned S51C1 :1;
[; ;pic18f85j94.h: 9303: unsigned S52C1 :1;
[; ;pic18f85j94.h: 9304: unsigned S53C1 :1;
[; ;pic18f85j94.h: 9305: unsigned S54C1 :1;
[; ;pic18f85j94.h: 9306: unsigned S55C1 :1;
[; ;pic18f85j94.h: 9307: };
[; ;pic18f85j94.h: 9308: struct {
[; ;pic18f85j94.h: 9309: unsigned MSK0 :1;
[; ;pic18f85j94.h: 9310: unsigned MSK1 :1;
[; ;pic18f85j94.h: 9311: unsigned MSK2 :1;
[; ;pic18f85j94.h: 9312: unsigned MSK3 :1;
[; ;pic18f85j94.h: 9313: unsigned MSK4 :1;
[; ;pic18f85j94.h: 9314: unsigned MSK5 :1;
[; ;pic18f85j94.h: 9315: unsigned MSK6 :1;
[; ;pic18f85j94.h: 9316: unsigned MSK7 :1;
[; ;pic18f85j94.h: 9317: };
[; ;pic18f85j94.h: 9318: } LCDDATA14bits_t;
[; ;pic18f85j94.h: 9319: extern volatile LCDDATA14bits_t LCDDATA14bits @ 0xE9C;
[; ;pic18f85j94.h: 9404: extern volatile unsigned char LCDDATA15 @ 0xE9D;
"9406
[; ;pic18f85j94.h: 9406: asm("LCDDATA15 equ 0E9Dh");
[; <" LCDDATA15 equ 0E9Dh ;# ">
[; ;pic18f85j94.h: 9409: typedef union {
[; ;pic18f85j94.h: 9410: struct {
[; ;pic18f85j94.h: 9411: unsigned S56C1 :1;
[; ;pic18f85j94.h: 9412: unsigned S57C1 :1;
[; ;pic18f85j94.h: 9413: unsigned S58C1 :1;
[; ;pic18f85j94.h: 9414: unsigned S59C1 :1;
[; ;pic18f85j94.h: 9415: unsigned S60C1 :1;
[; ;pic18f85j94.h: 9416: unsigned S61C1 :1;
[; ;pic18f85j94.h: 9417: unsigned S62C1 :1;
[; ;pic18f85j94.h: 9418: unsigned S63C1 :1;
[; ;pic18f85j94.h: 9419: };
[; ;pic18f85j94.h: 9420: } LCDDATA15bits_t;
[; ;pic18f85j94.h: 9421: extern volatile LCDDATA15bits_t LCDDATA15bits @ 0xE9D;
[; ;pic18f85j94.h: 9466: extern volatile unsigned char LCDDATA16 @ 0xE9E;
"9468
[; ;pic18f85j94.h: 9468: asm("LCDDATA16 equ 0E9Eh");
[; <" LCDDATA16 equ 0E9Eh ;# ">
[; ;pic18f85j94.h: 9471: typedef union {
[; ;pic18f85j94.h: 9472: struct {
[; ;pic18f85j94.h: 9473: unsigned S00C2 :1;
[; ;pic18f85j94.h: 9474: unsigned S01C2 :1;
[; ;pic18f85j94.h: 9475: unsigned S02C2 :1;
[; ;pic18f85j94.h: 9476: unsigned S03C2 :1;
[; ;pic18f85j94.h: 9477: unsigned S04C2 :1;
[; ;pic18f85j94.h: 9478: unsigned S05C2 :1;
[; ;pic18f85j94.h: 9479: unsigned S06C2 :1;
[; ;pic18f85j94.h: 9480: unsigned S07C2 :1;
[; ;pic18f85j94.h: 9481: };
[; ;pic18f85j94.h: 9482: struct {
[; ;pic18f85j94.h: 9483: unsigned T4CKPS016 :1;
[; ;pic18f85j94.h: 9484: unsigned T4CKPS116 :1;
[; ;pic18f85j94.h: 9485: unsigned :1;
[; ;pic18f85j94.h: 9486: unsigned T4OUTPS016 :1;
[; ;pic18f85j94.h: 9487: unsigned T4OUTPS116 :1;
[; ;pic18f85j94.h: 9488: unsigned T4OUTPS216 :1;
[; ;pic18f85j94.h: 9489: unsigned T4OUTPS316 :1;
[; ;pic18f85j94.h: 9490: };
[; ;pic18f85j94.h: 9491: } LCDDATA16bits_t;
[; ;pic18f85j94.h: 9492: extern volatile LCDDATA16bits_t LCDDATA16bits @ 0xE9E;
[; ;pic18f85j94.h: 9567: extern volatile unsigned char LCDDATA17 @ 0xE9F;
"9569
[; ;pic18f85j94.h: 9569: asm("LCDDATA17 equ 0E9Fh");
[; <" LCDDATA17 equ 0E9Fh ;# ">
[; ;pic18f85j94.h: 9572: typedef union {
[; ;pic18f85j94.h: 9573: struct {
[; ;pic18f85j94.h: 9574: unsigned S08C2 :1;
[; ;pic18f85j94.h: 9575: unsigned S09C2 :1;
[; ;pic18f85j94.h: 9576: unsigned S10C2 :1;
[; ;pic18f85j94.h: 9577: unsigned S11C2 :1;
[; ;pic18f85j94.h: 9578: unsigned S12C2 :1;
[; ;pic18f85j94.h: 9579: unsigned S13C2 :1;
[; ;pic18f85j94.h: 9580: unsigned S14C2 :1;
[; ;pic18f85j94.h: 9581: unsigned S15C2 :1;
[; ;pic18f85j94.h: 9582: };
[; ;pic18f85j94.h: 9583: } LCDDATA17bits_t;
[; ;pic18f85j94.h: 9584: extern volatile LCDDATA17bits_t LCDDATA17bits @ 0xE9F;
[; ;pic18f85j94.h: 9629: extern volatile unsigned char LCDDATA18 @ 0xEA0;
"9631
[; ;pic18f85j94.h: 9631: asm("LCDDATA18 equ 0EA0h");
[; <" LCDDATA18 equ 0EA0h ;# ">
[; ;pic18f85j94.h: 9634: typedef union {
[; ;pic18f85j94.h: 9635: struct {
[; ;pic18f85j94.h: 9636: unsigned S16C2 :1;
[; ;pic18f85j94.h: 9637: unsigned S17C2 :1;
[; ;pic18f85j94.h: 9638: unsigned S18C2 :1;
[; ;pic18f85j94.h: 9639: unsigned S19C2 :1;
[; ;pic18f85j94.h: 9640: unsigned S20C2 :1;
[; ;pic18f85j94.h: 9641: unsigned S21C2 :1;
[; ;pic18f85j94.h: 9642: unsigned S22C2 :1;
[; ;pic18f85j94.h: 9643: unsigned S23C2 :1;
[; ;pic18f85j94.h: 9644: };
[; ;pic18f85j94.h: 9645: } LCDDATA18bits_t;
[; ;pic18f85j94.h: 9646: extern volatile LCDDATA18bits_t LCDDATA18bits @ 0xEA0;
[; ;pic18f85j94.h: 9691: extern volatile unsigned char LCDDATA19 @ 0xEA1;
"9693
[; ;pic18f85j94.h: 9693: asm("LCDDATA19 equ 0EA1h");
[; <" LCDDATA19 equ 0EA1h ;# ">
[; ;pic18f85j94.h: 9696: typedef union {
[; ;pic18f85j94.h: 9697: struct {
[; ;pic18f85j94.h: 9698: unsigned S24C2 :1;
[; ;pic18f85j94.h: 9699: unsigned S25C2 :1;
[; ;pic18f85j94.h: 9700: unsigned S26C2 :1;
[; ;pic18f85j94.h: 9701: unsigned S27C2 :1;
[; ;pic18f85j94.h: 9702: unsigned S28C2 :1;
[; ;pic18f85j94.h: 9703: unsigned S29C2 :1;
[; ;pic18f85j94.h: 9704: unsigned S30C2 :1;
[; ;pic18f85j94.h: 9705: unsigned S31C2 :1;
[; ;pic18f85j94.h: 9706: };
[; ;pic18f85j94.h: 9707: struct {
[; ;pic18f85j94.h: 9708: unsigned :4;
[; ;pic18f85j94.h: 9709: unsigned T3CKPS019 :1;
[; ;pic18f85j94.h: 9710: unsigned T3CKPS119 :1;
[; ;pic18f85j94.h: 9711: unsigned TMR3CS019 :1;
[; ;pic18f85j94.h: 9712: unsigned TMR3CS119 :1;
[; ;pic18f85j94.h: 9713: };
[; ;pic18f85j94.h: 9714: } LCDDATA19bits_t;
[; ;pic18f85j94.h: 9715: extern volatile LCDDATA19bits_t LCDDATA19bits @ 0xEA1;
[; ;pic18f85j94.h: 9780: extern volatile unsigned char LCDDATA20 @ 0xEA2;
"9782
[; ;pic18f85j94.h: 9782: asm("LCDDATA20 equ 0EA2h");
[; <" LCDDATA20 equ 0EA2h ;# ">
[; ;pic18f85j94.h: 9785: typedef union {
[; ;pic18f85j94.h: 9786: struct {
[; ;pic18f85j94.h: 9787: unsigned S32C2 :1;
[; ;pic18f85j94.h: 9788: unsigned S33C2 :1;
[; ;pic18f85j94.h: 9789: unsigned S34C2 :1;
[; ;pic18f85j94.h: 9790: unsigned S35C2 :1;
[; ;pic18f85j94.h: 9791: unsigned S36C2 :1;
[; ;pic18f85j94.h: 9792: unsigned S37C2 :1;
[; ;pic18f85j94.h: 9793: unsigned S38C2 :1;
[; ;pic18f85j94.h: 9794: unsigned S39C2 :1;
[; ;pic18f85j94.h: 9795: };
[; ;pic18f85j94.h: 9796: } LCDDATA20bits_t;
[; ;pic18f85j94.h: 9797: extern volatile LCDDATA20bits_t LCDDATA20bits @ 0xEA2;
[; ;pic18f85j94.h: 9842: extern volatile unsigned char LCDDATA21 @ 0xEA3;
"9844
[; ;pic18f85j94.h: 9844: asm("LCDDATA21 equ 0EA3h");
[; <" LCDDATA21 equ 0EA3h ;# ">
[; ;pic18f85j94.h: 9847: typedef union {
[; ;pic18f85j94.h: 9848: struct {
[; ;pic18f85j94.h: 9849: unsigned S40C2 :1;
[; ;pic18f85j94.h: 9850: unsigned S41C2 :1;
[; ;pic18f85j94.h: 9851: unsigned S42C2 :1;
[; ;pic18f85j94.h: 9852: unsigned S43C2 :1;
[; ;pic18f85j94.h: 9853: unsigned S44C2 :1;
[; ;pic18f85j94.h: 9854: unsigned S45C2 :1;
[; ;pic18f85j94.h: 9855: unsigned S46C2 :1;
[; ;pic18f85j94.h: 9856: unsigned S47C2 :1;
[; ;pic18f85j94.h: 9857: };
[; ;pic18f85j94.h: 9858: } LCDDATA21bits_t;
[; ;pic18f85j94.h: 9859: extern volatile LCDDATA21bits_t LCDDATA21bits @ 0xEA3;
[; ;pic18f85j94.h: 9904: extern volatile unsigned char LCDDATA22 @ 0xEA4;
"9906
[; ;pic18f85j94.h: 9906: asm("LCDDATA22 equ 0EA4h");
[; <" LCDDATA22 equ 0EA4h ;# ">
[; ;pic18f85j94.h: 9909: typedef union {
[; ;pic18f85j94.h: 9910: struct {
[; ;pic18f85j94.h: 9911: unsigned S48C2 :1;
[; ;pic18f85j94.h: 9912: unsigned S49C2 :1;
[; ;pic18f85j94.h: 9913: unsigned S50C2 :1;
[; ;pic18f85j94.h: 9914: unsigned S51C2 :1;
[; ;pic18f85j94.h: 9915: unsigned S52C2 :1;
[; ;pic18f85j94.h: 9916: unsigned S53C2 :1;
[; ;pic18f85j94.h: 9917: unsigned S54C2 :1;
[; ;pic18f85j94.h: 9918: unsigned S55C2 :1;
[; ;pic18f85j94.h: 9919: };
[; ;pic18f85j94.h: 9920: } LCDDATA22bits_t;
[; ;pic18f85j94.h: 9921: extern volatile LCDDATA22bits_t LCDDATA22bits @ 0xEA4;
[; ;pic18f85j94.h: 9966: extern volatile unsigned char LCDDATA23 @ 0xEA5;
"9968
[; ;pic18f85j94.h: 9968: asm("LCDDATA23 equ 0EA5h");
[; <" LCDDATA23 equ 0EA5h ;# ">
[; ;pic18f85j94.h: 9971: typedef union {
[; ;pic18f85j94.h: 9972: struct {
[; ;pic18f85j94.h: 9973: unsigned S56C2 :1;
[; ;pic18f85j94.h: 9974: unsigned S57C2 :1;
[; ;pic18f85j94.h: 9975: unsigned S58C2 :1;
[; ;pic18f85j94.h: 9976: unsigned S59C2 :1;
[; ;pic18f85j94.h: 9977: unsigned S60C2 :1;
[; ;pic18f85j94.h: 9978: unsigned S61C2 :1;
[; ;pic18f85j94.h: 9979: unsigned S62C2 :1;
[; ;pic18f85j94.h: 9980: unsigned S63C2 :1;
[; ;pic18f85j94.h: 9981: };
[; ;pic18f85j94.h: 9982: } LCDDATA23bits_t;
[; ;pic18f85j94.h: 9983: extern volatile LCDDATA23bits_t LCDDATA23bits @ 0xEA5;
[; ;pic18f85j94.h: 10028: extern volatile unsigned char LCDDATA24 @ 0xEA6;
"10030
[; ;pic18f85j94.h: 10030: asm("LCDDATA24 equ 0EA6h");
[; <" LCDDATA24 equ 0EA6h ;# ">
[; ;pic18f85j94.h: 10033: typedef union {
[; ;pic18f85j94.h: 10034: struct {
[; ;pic18f85j94.h: 10035: unsigned S00C3 :1;
[; ;pic18f85j94.h: 10036: unsigned S01C3 :1;
[; ;pic18f85j94.h: 10037: unsigned S02C3 :1;
[; ;pic18f85j94.h: 10038: unsigned S03C3 :1;
[; ;pic18f85j94.h: 10039: unsigned S04C3 :1;
[; ;pic18f85j94.h: 10040: unsigned S05C3 :1;
[; ;pic18f85j94.h: 10041: unsigned S06C3 :1;
[; ;pic18f85j94.h: 10042: unsigned S07C3 :1;
[; ;pic18f85j94.h: 10043: };
[; ;pic18f85j94.h: 10044: } LCDDATA24bits_t;
[; ;pic18f85j94.h: 10045: extern volatile LCDDATA24bits_t LCDDATA24bits @ 0xEA6;
[; ;pic18f85j94.h: 10090: extern volatile unsigned char LCDDATA25 @ 0xEA7;
"10092
[; ;pic18f85j94.h: 10092: asm("LCDDATA25 equ 0EA7h");
[; <" LCDDATA25 equ 0EA7h ;# ">
[; ;pic18f85j94.h: 10095: typedef union {
[; ;pic18f85j94.h: 10096: struct {
[; ;pic18f85j94.h: 10097: unsigned S08C3 :1;
[; ;pic18f85j94.h: 10098: unsigned S09C3 :1;
[; ;pic18f85j94.h: 10099: unsigned S10C3 :1;
[; ;pic18f85j94.h: 10100: unsigned S11C3 :1;
[; ;pic18f85j94.h: 10101: unsigned S12C3 :1;
[; ;pic18f85j94.h: 10102: unsigned S13C3 :1;
[; ;pic18f85j94.h: 10103: unsigned S14C3 :1;
[; ;pic18f85j94.h: 10104: unsigned S15C3 :1;
[; ;pic18f85j94.h: 10105: };
[; ;pic18f85j94.h: 10106: } LCDDATA25bits_t;
[; ;pic18f85j94.h: 10107: extern volatile LCDDATA25bits_t LCDDATA25bits @ 0xEA7;
[; ;pic18f85j94.h: 10152: extern volatile unsigned char LCDDATA26 @ 0xEA8;
"10154
[; ;pic18f85j94.h: 10154: asm("LCDDATA26 equ 0EA8h");
[; <" LCDDATA26 equ 0EA8h ;# ">
[; ;pic18f85j94.h: 10157: typedef union {
[; ;pic18f85j94.h: 10158: struct {
[; ;pic18f85j94.h: 10159: unsigned S16C3 :1;
[; ;pic18f85j94.h: 10160: unsigned S17C3 :1;
[; ;pic18f85j94.h: 10161: unsigned S18C3 :1;
[; ;pic18f85j94.h: 10162: unsigned S19C3 :1;
[; ;pic18f85j94.h: 10163: unsigned S20C3 :1;
[; ;pic18f85j94.h: 10164: unsigned S21C3 :1;
[; ;pic18f85j94.h: 10165: unsigned S22C3 :1;
[; ;pic18f85j94.h: 10166: unsigned S23C3 :1;
[; ;pic18f85j94.h: 10167: };
[; ;pic18f85j94.h: 10168: } LCDDATA26bits_t;
[; ;pic18f85j94.h: 10169: extern volatile LCDDATA26bits_t LCDDATA26bits @ 0xEA8;
[; ;pic18f85j94.h: 10214: extern volatile unsigned char LCDDATA27 @ 0xEA9;
"10216
[; ;pic18f85j94.h: 10216: asm("LCDDATA27 equ 0EA9h");
[; <" LCDDATA27 equ 0EA9h ;# ">
[; ;pic18f85j94.h: 10219: typedef union {
[; ;pic18f85j94.h: 10220: struct {
[; ;pic18f85j94.h: 10221: unsigned S24C3 :1;
[; ;pic18f85j94.h: 10222: unsigned S25C3 :1;
[; ;pic18f85j94.h: 10223: unsigned S26C3 :1;
[; ;pic18f85j94.h: 10224: unsigned S27C3 :1;
[; ;pic18f85j94.h: 10225: unsigned S28C3 :1;
[; ;pic18f85j94.h: 10226: unsigned S29C3 :1;
[; ;pic18f85j94.h: 10227: unsigned S30C3 :1;
[; ;pic18f85j94.h: 10228: unsigned S31C3 :1;
[; ;pic18f85j94.h: 10229: };
[; ;pic18f85j94.h: 10230: } LCDDATA27bits_t;
[; ;pic18f85j94.h: 10231: extern volatile LCDDATA27bits_t LCDDATA27bits @ 0xEA9;
[; ;pic18f85j94.h: 10276: extern volatile unsigned char LCDDATA28 @ 0xEAA;
"10278
[; ;pic18f85j94.h: 10278: asm("LCDDATA28 equ 0EAAh");
[; <" LCDDATA28 equ 0EAAh ;# ">
[; ;pic18f85j94.h: 10281: typedef union {
[; ;pic18f85j94.h: 10282: struct {
[; ;pic18f85j94.h: 10283: unsigned S32C3 :1;
[; ;pic18f85j94.h: 10284: unsigned S33C3 :1;
[; ;pic18f85j94.h: 10285: unsigned S34C3 :1;
[; ;pic18f85j94.h: 10286: unsigned S35C3 :1;
[; ;pic18f85j94.h: 10287: unsigned S36C3 :1;
[; ;pic18f85j94.h: 10288: unsigned S37C3 :1;
[; ;pic18f85j94.h: 10289: unsigned S38C3 :1;
[; ;pic18f85j94.h: 10290: unsigned S39C3 :1;
[; ;pic18f85j94.h: 10291: };
[; ;pic18f85j94.h: 10292: } LCDDATA28bits_t;
[; ;pic18f85j94.h: 10293: extern volatile LCDDATA28bits_t LCDDATA28bits @ 0xEAA;
[; ;pic18f85j94.h: 10338: extern volatile unsigned char LCDDATA29 @ 0xEAB;
"10340
[; ;pic18f85j94.h: 10340: asm("LCDDATA29 equ 0EABh");
[; <" LCDDATA29 equ 0EABh ;# ">
[; ;pic18f85j94.h: 10343: typedef union {
[; ;pic18f85j94.h: 10344: struct {
[; ;pic18f85j94.h: 10345: unsigned S40C3 :1;
[; ;pic18f85j94.h: 10346: unsigned S41C3 :1;
[; ;pic18f85j94.h: 10347: unsigned S42C3 :1;
[; ;pic18f85j94.h: 10348: unsigned S43C3 :1;
[; ;pic18f85j94.h: 10349: unsigned S44C3 :1;
[; ;pic18f85j94.h: 10350: unsigned S45C3 :1;
[; ;pic18f85j94.h: 10351: unsigned S46C3 :1;
[; ;pic18f85j94.h: 10352: unsigned S47C3 :1;
[; ;pic18f85j94.h: 10353: };
[; ;pic18f85j94.h: 10354: } LCDDATA29bits_t;
[; ;pic18f85j94.h: 10355: extern volatile LCDDATA29bits_t LCDDATA29bits @ 0xEAB;
[; ;pic18f85j94.h: 10400: extern volatile unsigned char LCDDATA30 @ 0xEAC;
"10402
[; ;pic18f85j94.h: 10402: asm("LCDDATA30 equ 0EACh");
[; <" LCDDATA30 equ 0EACh ;# ">
[; ;pic18f85j94.h: 10405: typedef union {
[; ;pic18f85j94.h: 10406: struct {
[; ;pic18f85j94.h: 10407: unsigned S48C3 :1;
[; ;pic18f85j94.h: 10408: unsigned S49C3 :1;
[; ;pic18f85j94.h: 10409: unsigned S50C3 :1;
[; ;pic18f85j94.h: 10410: unsigned S51C3 :1;
[; ;pic18f85j94.h: 10411: unsigned S52C3 :1;
[; ;pic18f85j94.h: 10412: unsigned S53C3 :1;
[; ;pic18f85j94.h: 10413: unsigned S54C3 :1;
[; ;pic18f85j94.h: 10414: unsigned S55C3 :1;
[; ;pic18f85j94.h: 10415: };
[; ;pic18f85j94.h: 10416: } LCDDATA30bits_t;
[; ;pic18f85j94.h: 10417: extern volatile LCDDATA30bits_t LCDDATA30bits @ 0xEAC;
[; ;pic18f85j94.h: 10462: extern volatile unsigned char LCDDATA31 @ 0xEAD;
"10464
[; ;pic18f85j94.h: 10464: asm("LCDDATA31 equ 0EADh");
[; <" LCDDATA31 equ 0EADh ;# ">
[; ;pic18f85j94.h: 10467: typedef union {
[; ;pic18f85j94.h: 10468: struct {
[; ;pic18f85j94.h: 10469: unsigned S56C3 :1;
[; ;pic18f85j94.h: 10470: unsigned S57C3 :1;
[; ;pic18f85j94.h: 10471: unsigned S58C3 :1;
[; ;pic18f85j94.h: 10472: unsigned S59C3 :1;
[; ;pic18f85j94.h: 10473: unsigned S60C3 :1;
[; ;pic18f85j94.h: 10474: unsigned S61C3 :1;
[; ;pic18f85j94.h: 10475: unsigned S62C3 :1;
[; ;pic18f85j94.h: 10476: unsigned S63C3 :1;
[; ;pic18f85j94.h: 10477: };
[; ;pic18f85j94.h: 10478: } LCDDATA31bits_t;
[; ;pic18f85j94.h: 10479: extern volatile LCDDATA31bits_t LCDDATA31bits @ 0xEAD;
[; ;pic18f85j94.h: 10524: extern volatile unsigned char LCDDATA32 @ 0xEAE;
"10526
[; ;pic18f85j94.h: 10526: asm("LCDDATA32 equ 0EAEh");
[; <" LCDDATA32 equ 0EAEh ;# ">
[; ;pic18f85j94.h: 10529: typedef union {
[; ;pic18f85j94.h: 10530: struct {
[; ;pic18f85j94.h: 10531: unsigned S00C4 :1;
[; ;pic18f85j94.h: 10532: unsigned S01C4 :1;
[; ;pic18f85j94.h: 10533: unsigned S02C4 :1;
[; ;pic18f85j94.h: 10534: unsigned S03C4 :1;
[; ;pic18f85j94.h: 10535: unsigned S04C4 :1;
[; ;pic18f85j94.h: 10536: unsigned S05C4 :1;
[; ;pic18f85j94.h: 10537: unsigned S06C4 :1;
[; ;pic18f85j94.h: 10538: unsigned S07C4 :1;
[; ;pic18f85j94.h: 10539: };
[; ;pic18f85j94.h: 10540: } LCDDATA32bits_t;
[; ;pic18f85j94.h: 10541: extern volatile LCDDATA32bits_t LCDDATA32bits @ 0xEAE;
[; ;pic18f85j94.h: 10586: extern volatile unsigned char LCDDATA33 @ 0xEAF;
"10588
[; ;pic18f85j94.h: 10588: asm("LCDDATA33 equ 0EAFh");
[; <" LCDDATA33 equ 0EAFh ;# ">
[; ;pic18f85j94.h: 10591: typedef union {
[; ;pic18f85j94.h: 10592: struct {
[; ;pic18f85j94.h: 10593: unsigned S08C4 :1;
[; ;pic18f85j94.h: 10594: unsigned S09C4 :1;
[; ;pic18f85j94.h: 10595: unsigned S10C4 :1;
[; ;pic18f85j94.h: 10596: unsigned S11C4 :1;
[; ;pic18f85j94.h: 10597: unsigned S12C4 :1;
[; ;pic18f85j94.h: 10598: unsigned S13C4 :1;
[; ;pic18f85j94.h: 10599: unsigned S14C4 :1;
[; ;pic18f85j94.h: 10600: unsigned S15C4 :1;
[; ;pic18f85j94.h: 10601: };
[; ;pic18f85j94.h: 10602: } LCDDATA33bits_t;
[; ;pic18f85j94.h: 10603: extern volatile LCDDATA33bits_t LCDDATA33bits @ 0xEAF;
[; ;pic18f85j94.h: 10648: extern volatile unsigned char LCDDATA34 @ 0xEB0;
"10650
[; ;pic18f85j94.h: 10650: asm("LCDDATA34 equ 0EB0h");
[; <" LCDDATA34 equ 0EB0h ;# ">
[; ;pic18f85j94.h: 10653: typedef union {
[; ;pic18f85j94.h: 10654: struct {
[; ;pic18f85j94.h: 10655: unsigned S16C4 :1;
[; ;pic18f85j94.h: 10656: unsigned S17C4 :1;
[; ;pic18f85j94.h: 10657: unsigned S18C4 :1;
[; ;pic18f85j94.h: 10658: unsigned S19C4 :1;
[; ;pic18f85j94.h: 10659: unsigned S20C4 :1;
[; ;pic18f85j94.h: 10660: unsigned S21C4 :1;
[; ;pic18f85j94.h: 10661: unsigned S22C4 :1;
[; ;pic18f85j94.h: 10662: unsigned S23C4 :1;
[; ;pic18f85j94.h: 10663: };
[; ;pic18f85j94.h: 10664: } LCDDATA34bits_t;
[; ;pic18f85j94.h: 10665: extern volatile LCDDATA34bits_t LCDDATA34bits @ 0xEB0;
[; ;pic18f85j94.h: 10710: extern volatile unsigned char LCDDATA35 @ 0xEB1;
"10712
[; ;pic18f85j94.h: 10712: asm("LCDDATA35 equ 0EB1h");
[; <" LCDDATA35 equ 0EB1h ;# ">
[; ;pic18f85j94.h: 10715: typedef union {
[; ;pic18f85j94.h: 10716: struct {
[; ;pic18f85j94.h: 10717: unsigned S24C4 :1;
[; ;pic18f85j94.h: 10718: unsigned S25C4 :1;
[; ;pic18f85j94.h: 10719: unsigned S26C4 :1;
[; ;pic18f85j94.h: 10720: unsigned S27C4 :1;
[; ;pic18f85j94.h: 10721: unsigned S28C4 :1;
[; ;pic18f85j94.h: 10722: unsigned S29C4 :1;
[; ;pic18f85j94.h: 10723: unsigned S30C4 :1;
[; ;pic18f85j94.h: 10724: unsigned S31C4 :1;
[; ;pic18f85j94.h: 10725: };
[; ;pic18f85j94.h: 10726: } LCDDATA35bits_t;
[; ;pic18f85j94.h: 10727: extern volatile LCDDATA35bits_t LCDDATA35bits @ 0xEB1;
[; ;pic18f85j94.h: 10772: extern volatile unsigned char LCDDATA36 @ 0xEB2;
"10774
[; ;pic18f85j94.h: 10774: asm("LCDDATA36 equ 0EB2h");
[; <" LCDDATA36 equ 0EB2h ;# ">
[; ;pic18f85j94.h: 10777: typedef union {
[; ;pic18f85j94.h: 10778: struct {
[; ;pic18f85j94.h: 10779: unsigned S32C4 :1;
[; ;pic18f85j94.h: 10780: unsigned S33C4 :1;
[; ;pic18f85j94.h: 10781: unsigned S34C4 :1;
[; ;pic18f85j94.h: 10782: unsigned S35C4 :1;
[; ;pic18f85j94.h: 10783: unsigned S36C4 :1;
[; ;pic18f85j94.h: 10784: unsigned S37C4 :1;
[; ;pic18f85j94.h: 10785: unsigned S38C4 :1;
[; ;pic18f85j94.h: 10786: unsigned S39C4 :1;
[; ;pic18f85j94.h: 10787: };
[; ;pic18f85j94.h: 10788: } LCDDATA36bits_t;
[; ;pic18f85j94.h: 10789: extern volatile LCDDATA36bits_t LCDDATA36bits @ 0xEB2;
[; ;pic18f85j94.h: 10834: extern volatile unsigned char LCDDATA37 @ 0xEB3;
"10836
[; ;pic18f85j94.h: 10836: asm("LCDDATA37 equ 0EB3h");
[; <" LCDDATA37 equ 0EB3h ;# ">
[; ;pic18f85j94.h: 10839: typedef union {
[; ;pic18f85j94.h: 10840: struct {
[; ;pic18f85j94.h: 10841: unsigned S40C4 :1;
[; ;pic18f85j94.h: 10842: unsigned S41C4 :1;
[; ;pic18f85j94.h: 10843: unsigned S42C4 :1;
[; ;pic18f85j94.h: 10844: unsigned S43C4 :1;
[; ;pic18f85j94.h: 10845: unsigned S44C4 :1;
[; ;pic18f85j94.h: 10846: unsigned S45C4 :1;
[; ;pic18f85j94.h: 10847: unsigned S46C4 :1;
[; ;pic18f85j94.h: 10848: unsigned S47C4 :1;
[; ;pic18f85j94.h: 10849: };
[; ;pic18f85j94.h: 10850: } LCDDATA37bits_t;
[; ;pic18f85j94.h: 10851: extern volatile LCDDATA37bits_t LCDDATA37bits @ 0xEB3;
[; ;pic18f85j94.h: 10896: extern volatile unsigned char LCDDATA38 @ 0xEB4;
"10898
[; ;pic18f85j94.h: 10898: asm("LCDDATA38 equ 0EB4h");
[; <" LCDDATA38 equ 0EB4h ;# ">
[; ;pic18f85j94.h: 10901: typedef union {
[; ;pic18f85j94.h: 10902: struct {
[; ;pic18f85j94.h: 10903: unsigned S48C4 :1;
[; ;pic18f85j94.h: 10904: unsigned S49C4 :1;
[; ;pic18f85j94.h: 10905: unsigned S50C4 :1;
[; ;pic18f85j94.h: 10906: unsigned S51C4 :1;
[; ;pic18f85j94.h: 10907: unsigned S52C4 :1;
[; ;pic18f85j94.h: 10908: unsigned S53C4 :1;
[; ;pic18f85j94.h: 10909: unsigned S54C4 :1;
[; ;pic18f85j94.h: 10910: unsigned S55C4 :1;
[; ;pic18f85j94.h: 10911: };
[; ;pic18f85j94.h: 10912: } LCDDATA38bits_t;
[; ;pic18f85j94.h: 10913: extern volatile LCDDATA38bits_t LCDDATA38bits @ 0xEB4;
[; ;pic18f85j94.h: 10958: extern volatile unsigned char LCDDATA39 @ 0xEB5;
"10960
[; ;pic18f85j94.h: 10960: asm("LCDDATA39 equ 0EB5h");
[; <" LCDDATA39 equ 0EB5h ;# ">
[; ;pic18f85j94.h: 10963: typedef union {
[; ;pic18f85j94.h: 10964: struct {
[; ;pic18f85j94.h: 10965: unsigned S56C4 :1;
[; ;pic18f85j94.h: 10966: unsigned S57C4 :1;
[; ;pic18f85j94.h: 10967: unsigned S58C4 :1;
[; ;pic18f85j94.h: 10968: unsigned S59C4 :1;
[; ;pic18f85j94.h: 10969: unsigned S60C4 :1;
[; ;pic18f85j94.h: 10970: unsigned S61C4 :1;
[; ;pic18f85j94.h: 10971: unsigned S62C4 :1;
[; ;pic18f85j94.h: 10972: unsigned S63C4 :1;
[; ;pic18f85j94.h: 10973: };
[; ;pic18f85j94.h: 10974: } LCDDATA39bits_t;
[; ;pic18f85j94.h: 10975: extern volatile LCDDATA39bits_t LCDDATA39bits @ 0xEB5;
[; ;pic18f85j94.h: 11020: extern volatile unsigned char LCDDATA40 @ 0xEB6;
"11022
[; ;pic18f85j94.h: 11022: asm("LCDDATA40 equ 0EB6h");
[; <" LCDDATA40 equ 0EB6h ;# ">
[; ;pic18f85j94.h: 11025: typedef union {
[; ;pic18f85j94.h: 11026: struct {
[; ;pic18f85j94.h: 11027: unsigned S00C5 :1;
[; ;pic18f85j94.h: 11028: unsigned S01C5 :1;
[; ;pic18f85j94.h: 11029: unsigned S02C5 :1;
[; ;pic18f85j94.h: 11030: unsigned S03C5 :1;
[; ;pic18f85j94.h: 11031: unsigned S04C5 :1;
[; ;pic18f85j94.h: 11032: unsigned S05C5 :1;
[; ;pic18f85j94.h: 11033: unsigned S06C5 :1;
[; ;pic18f85j94.h: 11034: unsigned S07C5 :1;
[; ;pic18f85j94.h: 11035: };
[; ;pic18f85j94.h: 11036: } LCDDATA40bits_t;
[; ;pic18f85j94.h: 11037: extern volatile LCDDATA40bits_t LCDDATA40bits @ 0xEB6;
[; ;pic18f85j94.h: 11082: extern volatile unsigned char LCDDATA41 @ 0xEB7;
"11084
[; ;pic18f85j94.h: 11084: asm("LCDDATA41 equ 0EB7h");
[; <" LCDDATA41 equ 0EB7h ;# ">
[; ;pic18f85j94.h: 11087: typedef union {
[; ;pic18f85j94.h: 11088: struct {
[; ;pic18f85j94.h: 11089: unsigned S08C5 :1;
[; ;pic18f85j94.h: 11090: unsigned S09C5 :1;
[; ;pic18f85j94.h: 11091: unsigned S10C5 :1;
[; ;pic18f85j94.h: 11092: unsigned S11C5 :1;
[; ;pic18f85j94.h: 11093: unsigned S12C5 :1;
[; ;pic18f85j94.h: 11094: unsigned S13C5 :1;
[; ;pic18f85j94.h: 11095: unsigned S14C5 :1;
[; ;pic18f85j94.h: 11096: unsigned S15C5 :1;
[; ;pic18f85j94.h: 11097: };
[; ;pic18f85j94.h: 11098: } LCDDATA41bits_t;
[; ;pic18f85j94.h: 11099: extern volatile LCDDATA41bits_t LCDDATA41bits @ 0xEB7;
[; ;pic18f85j94.h: 11144: extern volatile unsigned char LCDDATA42 @ 0xEB8;
"11146
[; ;pic18f85j94.h: 11146: asm("LCDDATA42 equ 0EB8h");
[; <" LCDDATA42 equ 0EB8h ;# ">
[; ;pic18f85j94.h: 11149: typedef union {
[; ;pic18f85j94.h: 11150: struct {
[; ;pic18f85j94.h: 11151: unsigned S16C5 :1;
[; ;pic18f85j94.h: 11152: unsigned S17C5 :1;
[; ;pic18f85j94.h: 11153: unsigned S18C5 :1;
[; ;pic18f85j94.h: 11154: unsigned S19C5 :1;
[; ;pic18f85j94.h: 11155: unsigned S20C5 :1;
[; ;pic18f85j94.h: 11156: unsigned S21C5 :1;
[; ;pic18f85j94.h: 11157: unsigned S22C5 :1;
[; ;pic18f85j94.h: 11158: unsigned S23C5 :1;
[; ;pic18f85j94.h: 11159: };
[; ;pic18f85j94.h: 11160: } LCDDATA42bits_t;
[; ;pic18f85j94.h: 11161: extern volatile LCDDATA42bits_t LCDDATA42bits @ 0xEB8;
[; ;pic18f85j94.h: 11206: extern volatile unsigned char LCDDATA43 @ 0xEB9;
"11208
[; ;pic18f85j94.h: 11208: asm("LCDDATA43 equ 0EB9h");
[; <" LCDDATA43 equ 0EB9h ;# ">
[; ;pic18f85j94.h: 11211: typedef union {
[; ;pic18f85j94.h: 11212: struct {
[; ;pic18f85j94.h: 11213: unsigned S24C5 :1;
[; ;pic18f85j94.h: 11214: unsigned S25C5 :1;
[; ;pic18f85j94.h: 11215: unsigned S26C5 :1;
[; ;pic18f85j94.h: 11216: unsigned S27C5 :1;
[; ;pic18f85j94.h: 11217: unsigned S28C5 :1;
[; ;pic18f85j94.h: 11218: unsigned S29C5 :1;
[; ;pic18f85j94.h: 11219: unsigned S30C5 :1;
[; ;pic18f85j94.h: 11220: unsigned S31C5 :1;
[; ;pic18f85j94.h: 11221: };
[; ;pic18f85j94.h: 11222: } LCDDATA43bits_t;
[; ;pic18f85j94.h: 11223: extern volatile LCDDATA43bits_t LCDDATA43bits @ 0xEB9;
[; ;pic18f85j94.h: 11268: extern volatile unsigned char LCDDATA44 @ 0xEBA;
"11270
[; ;pic18f85j94.h: 11270: asm("LCDDATA44 equ 0EBAh");
[; <" LCDDATA44 equ 0EBAh ;# ">
[; ;pic18f85j94.h: 11273: typedef union {
[; ;pic18f85j94.h: 11274: struct {
[; ;pic18f85j94.h: 11275: unsigned S32C5 :1;
[; ;pic18f85j94.h: 11276: unsigned S33C5 :1;
[; ;pic18f85j94.h: 11277: unsigned S34C5 :1;
[; ;pic18f85j94.h: 11278: unsigned S35C5 :1;
[; ;pic18f85j94.h: 11279: unsigned S36C5 :1;
[; ;pic18f85j94.h: 11280: unsigned S37C5 :1;
[; ;pic18f85j94.h: 11281: unsigned S38C5 :1;
[; ;pic18f85j94.h: 11282: unsigned S39C5 :1;
[; ;pic18f85j94.h: 11283: };
[; ;pic18f85j94.h: 11284: } LCDDATA44bits_t;
[; ;pic18f85j94.h: 11285: extern volatile LCDDATA44bits_t LCDDATA44bits @ 0xEBA;
[; ;pic18f85j94.h: 11330: extern volatile unsigned char LCDDATA45 @ 0xEBB;
"11332
[; ;pic18f85j94.h: 11332: asm("LCDDATA45 equ 0EBBh");
[; <" LCDDATA45 equ 0EBBh ;# ">
[; ;pic18f85j94.h: 11335: typedef union {
[; ;pic18f85j94.h: 11336: struct {
[; ;pic18f85j94.h: 11337: unsigned S40C5 :1;
[; ;pic18f85j94.h: 11338: unsigned S41C5 :1;
[; ;pic18f85j94.h: 11339: unsigned S42C5 :1;
[; ;pic18f85j94.h: 11340: unsigned S43C5 :1;
[; ;pic18f85j94.h: 11341: unsigned S44C5 :1;
[; ;pic18f85j94.h: 11342: unsigned S45C5 :1;
[; ;pic18f85j94.h: 11343: unsigned S46C5 :1;
[; ;pic18f85j94.h: 11344: unsigned S47C5 :1;
[; ;pic18f85j94.h: 11345: };
[; ;pic18f85j94.h: 11346: } LCDDATA45bits_t;
[; ;pic18f85j94.h: 11347: extern volatile LCDDATA45bits_t LCDDATA45bits @ 0xEBB;
[; ;pic18f85j94.h: 11392: extern volatile unsigned char LCDDATA46 @ 0xEBC;
"11394
[; ;pic18f85j94.h: 11394: asm("LCDDATA46 equ 0EBCh");
[; <" LCDDATA46 equ 0EBCh ;# ">
[; ;pic18f85j94.h: 11397: typedef union {
[; ;pic18f85j94.h: 11398: struct {
[; ;pic18f85j94.h: 11399: unsigned S48C5 :1;
[; ;pic18f85j94.h: 11400: unsigned S49C5 :1;
[; ;pic18f85j94.h: 11401: unsigned S50C5 :1;
[; ;pic18f85j94.h: 11402: unsigned S51C5 :1;
[; ;pic18f85j94.h: 11403: unsigned S52C5 :1;
[; ;pic18f85j94.h: 11404: unsigned S53C5 :1;
[; ;pic18f85j94.h: 11405: unsigned S54C5 :1;
[; ;pic18f85j94.h: 11406: unsigned S55C5 :1;
[; ;pic18f85j94.h: 11407: };
[; ;pic18f85j94.h: 11408: } LCDDATA46bits_t;
[; ;pic18f85j94.h: 11409: extern volatile LCDDATA46bits_t LCDDATA46bits @ 0xEBC;
[; ;pic18f85j94.h: 11454: extern volatile unsigned char LCDDATA47 @ 0xEBD;
"11456
[; ;pic18f85j94.h: 11456: asm("LCDDATA47 equ 0EBDh");
[; <" LCDDATA47 equ 0EBDh ;# ">
[; ;pic18f85j94.h: 11459: typedef union {
[; ;pic18f85j94.h: 11460: struct {
[; ;pic18f85j94.h: 11461: unsigned S56C5 :1;
[; ;pic18f85j94.h: 11462: unsigned S57C5 :1;
[; ;pic18f85j94.h: 11463: unsigned S58C5 :1;
[; ;pic18f85j94.h: 11464: unsigned S59C5 :1;
[; ;pic18f85j94.h: 11465: unsigned S60C5 :1;
[; ;pic18f85j94.h: 11466: unsigned S61C5 :1;
[; ;pic18f85j94.h: 11467: unsigned S62C5 :1;
[; ;pic18f85j94.h: 11468: unsigned S63C5 :1;
[; ;pic18f85j94.h: 11469: };
[; ;pic18f85j94.h: 11470: } LCDDATA47bits_t;
[; ;pic18f85j94.h: 11471: extern volatile LCDDATA47bits_t LCDDATA47bits @ 0xEBD;
[; ;pic18f85j94.h: 11516: extern volatile unsigned char LCDDATA48 @ 0xEBE;
"11518
[; ;pic18f85j94.h: 11518: asm("LCDDATA48 equ 0EBEh");
[; <" LCDDATA48 equ 0EBEh ;# ">
[; ;pic18f85j94.h: 11521: typedef union {
[; ;pic18f85j94.h: 11522: struct {
[; ;pic18f85j94.h: 11523: unsigned S00C6 :1;
[; ;pic18f85j94.h: 11524: unsigned S01C6 :1;
[; ;pic18f85j94.h: 11525: unsigned S02C6 :1;
[; ;pic18f85j94.h: 11526: unsigned S03C6 :1;
[; ;pic18f85j94.h: 11527: unsigned S04C6 :1;
[; ;pic18f85j94.h: 11528: unsigned S05C6 :1;
[; ;pic18f85j94.h: 11529: unsigned S06C6 :1;
[; ;pic18f85j94.h: 11530: unsigned S07C6 :1;
[; ;pic18f85j94.h: 11531: };
[; ;pic18f85j94.h: 11532: } LCDDATA48bits_t;
[; ;pic18f85j94.h: 11533: extern volatile LCDDATA48bits_t LCDDATA48bits @ 0xEBE;
[; ;pic18f85j94.h: 11578: extern volatile unsigned char LCDDATA49 @ 0xEBF;
"11580
[; ;pic18f85j94.h: 11580: asm("LCDDATA49 equ 0EBFh");
[; <" LCDDATA49 equ 0EBFh ;# ">
[; ;pic18f85j94.h: 11583: typedef union {
[; ;pic18f85j94.h: 11584: struct {
[; ;pic18f85j94.h: 11585: unsigned S08C6 :1;
[; ;pic18f85j94.h: 11586: unsigned S09C6 :1;
[; ;pic18f85j94.h: 11587: unsigned S10C6 :1;
[; ;pic18f85j94.h: 11588: unsigned S11C6 :1;
[; ;pic18f85j94.h: 11589: unsigned S12C6 :1;
[; ;pic18f85j94.h: 11590: unsigned S13C6 :1;
[; ;pic18f85j94.h: 11591: unsigned S14C6 :1;
[; ;pic18f85j94.h: 11592: unsigned S15C6 :1;
[; ;pic18f85j94.h: 11593: };
[; ;pic18f85j94.h: 11594: } LCDDATA49bits_t;
[; ;pic18f85j94.h: 11595: extern volatile LCDDATA49bits_t LCDDATA49bits @ 0xEBF;
[; ;pic18f85j94.h: 11640: extern volatile unsigned char LCDDATA50 @ 0xEC0;
"11642
[; ;pic18f85j94.h: 11642: asm("LCDDATA50 equ 0EC0h");
[; <" LCDDATA50 equ 0EC0h ;# ">
[; ;pic18f85j94.h: 11645: typedef union {
[; ;pic18f85j94.h: 11646: struct {
[; ;pic18f85j94.h: 11647: unsigned S16C6 :1;
[; ;pic18f85j94.h: 11648: unsigned S17C6 :1;
[; ;pic18f85j94.h: 11649: unsigned S18C6 :1;
[; ;pic18f85j94.h: 11650: unsigned S19C6 :1;
[; ;pic18f85j94.h: 11651: unsigned S20C6 :1;
[; ;pic18f85j94.h: 11652: unsigned S21C6 :1;
[; ;pic18f85j94.h: 11653: unsigned S22C6 :1;
[; ;pic18f85j94.h: 11654: unsigned S23C6 :1;
[; ;pic18f85j94.h: 11655: };
[; ;pic18f85j94.h: 11656: } LCDDATA50bits_t;
[; ;pic18f85j94.h: 11657: extern volatile LCDDATA50bits_t LCDDATA50bits @ 0xEC0;
[; ;pic18f85j94.h: 11702: extern volatile unsigned char LCDDATA51 @ 0xEC1;
"11704
[; ;pic18f85j94.h: 11704: asm("LCDDATA51 equ 0EC1h");
[; <" LCDDATA51 equ 0EC1h ;# ">
[; ;pic18f85j94.h: 11707: typedef union {
[; ;pic18f85j94.h: 11708: struct {
[; ;pic18f85j94.h: 11709: unsigned S24C6 :1;
[; ;pic18f85j94.h: 11710: unsigned S25C6 :1;
[; ;pic18f85j94.h: 11711: unsigned S26C6 :1;
[; ;pic18f85j94.h: 11712: unsigned S27C6 :1;
[; ;pic18f85j94.h: 11713: unsigned S28C6 :1;
[; ;pic18f85j94.h: 11714: unsigned S29C6 :1;
[; ;pic18f85j94.h: 11715: unsigned S30C6 :1;
[; ;pic18f85j94.h: 11716: unsigned S31C6 :1;
[; ;pic18f85j94.h: 11717: };
[; ;pic18f85j94.h: 11718: } LCDDATA51bits_t;
[; ;pic18f85j94.h: 11719: extern volatile LCDDATA51bits_t LCDDATA51bits @ 0xEC1;
[; ;pic18f85j94.h: 11764: extern volatile unsigned char LCDDATA52 @ 0xEC2;
"11766
[; ;pic18f85j94.h: 11766: asm("LCDDATA52 equ 0EC2h");
[; <" LCDDATA52 equ 0EC2h ;# ">
[; ;pic18f85j94.h: 11769: typedef union {
[; ;pic18f85j94.h: 11770: struct {
[; ;pic18f85j94.h: 11771: unsigned S32C6 :1;
[; ;pic18f85j94.h: 11772: unsigned S33C6 :1;
[; ;pic18f85j94.h: 11773: unsigned S34C6 :1;
[; ;pic18f85j94.h: 11774: unsigned S35C6 :1;
[; ;pic18f85j94.h: 11775: unsigned S36C6 :1;
[; ;pic18f85j94.h: 11776: unsigned S37C6 :1;
[; ;pic18f85j94.h: 11777: unsigned S38C6 :1;
[; ;pic18f85j94.h: 11778: unsigned S39C6 :1;
[; ;pic18f85j94.h: 11779: };
[; ;pic18f85j94.h: 11780: } LCDDATA52bits_t;
[; ;pic18f85j94.h: 11781: extern volatile LCDDATA52bits_t LCDDATA52bits @ 0xEC2;
[; ;pic18f85j94.h: 11826: extern volatile unsigned char LCDDATA53 @ 0xEC3;
"11828
[; ;pic18f85j94.h: 11828: asm("LCDDATA53 equ 0EC3h");
[; <" LCDDATA53 equ 0EC3h ;# ">
[; ;pic18f85j94.h: 11831: typedef union {
[; ;pic18f85j94.h: 11832: struct {
[; ;pic18f85j94.h: 11833: unsigned S40C6 :1;
[; ;pic18f85j94.h: 11834: unsigned S41C6 :1;
[; ;pic18f85j94.h: 11835: unsigned S42C6 :1;
[; ;pic18f85j94.h: 11836: unsigned S43C6 :1;
[; ;pic18f85j94.h: 11837: unsigned S44C6 :1;
[; ;pic18f85j94.h: 11838: unsigned S45C6 :1;
[; ;pic18f85j94.h: 11839: unsigned S46C6 :1;
[; ;pic18f85j94.h: 11840: unsigned S47C6 :1;
[; ;pic18f85j94.h: 11841: };
[; ;pic18f85j94.h: 11842: } LCDDATA53bits_t;
[; ;pic18f85j94.h: 11843: extern volatile LCDDATA53bits_t LCDDATA53bits @ 0xEC3;
[; ;pic18f85j94.h: 11888: extern volatile unsigned char LCDDATA54 @ 0xEC4;
"11890
[; ;pic18f85j94.h: 11890: asm("LCDDATA54 equ 0EC4h");
[; <" LCDDATA54 equ 0EC4h ;# ">
[; ;pic18f85j94.h: 11893: typedef union {
[; ;pic18f85j94.h: 11894: struct {
[; ;pic18f85j94.h: 11895: unsigned S48C6 :1;
[; ;pic18f85j94.h: 11896: unsigned S49C6 :1;
[; ;pic18f85j94.h: 11897: unsigned S50C6 :1;
[; ;pic18f85j94.h: 11898: unsigned S51C6 :1;
[; ;pic18f85j94.h: 11899: unsigned S52C6 :1;
[; ;pic18f85j94.h: 11900: unsigned S53C6 :1;
[; ;pic18f85j94.h: 11901: unsigned S54C6 :1;
[; ;pic18f85j94.h: 11902: unsigned S55C6 :1;
[; ;pic18f85j94.h: 11903: };
[; ;pic18f85j94.h: 11904: } LCDDATA54bits_t;
[; ;pic18f85j94.h: 11905: extern volatile LCDDATA54bits_t LCDDATA54bits @ 0xEC4;
[; ;pic18f85j94.h: 11950: extern volatile unsigned char LCDDATA55 @ 0xEC5;
"11952
[; ;pic18f85j94.h: 11952: asm("LCDDATA55 equ 0EC5h");
[; <" LCDDATA55 equ 0EC5h ;# ">
[; ;pic18f85j94.h: 11955: typedef union {
[; ;pic18f85j94.h: 11956: struct {
[; ;pic18f85j94.h: 11957: unsigned S56C6 :1;
[; ;pic18f85j94.h: 11958: unsigned S57C6 :1;
[; ;pic18f85j94.h: 11959: unsigned S58C6 :1;
[; ;pic18f85j94.h: 11960: unsigned S59C6 :1;
[; ;pic18f85j94.h: 11961: unsigned S60C6 :1;
[; ;pic18f85j94.h: 11962: unsigned S61C6 :1;
[; ;pic18f85j94.h: 11963: unsigned S62C6 :1;
[; ;pic18f85j94.h: 11964: unsigned S63C6 :1;
[; ;pic18f85j94.h: 11965: };
[; ;pic18f85j94.h: 11966: } LCDDATA55bits_t;
[; ;pic18f85j94.h: 11967: extern volatile LCDDATA55bits_t LCDDATA55bits @ 0xEC5;
[; ;pic18f85j94.h: 12012: extern volatile unsigned char LCDDATA56 @ 0xEC6;
"12014
[; ;pic18f85j94.h: 12014: asm("LCDDATA56 equ 0EC6h");
[; <" LCDDATA56 equ 0EC6h ;# ">
[; ;pic18f85j94.h: 12017: typedef union {
[; ;pic18f85j94.h: 12018: struct {
[; ;pic18f85j94.h: 12019: unsigned S00C7 :1;
[; ;pic18f85j94.h: 12020: unsigned S01C7 :1;
[; ;pic18f85j94.h: 12021: unsigned S02C7 :1;
[; ;pic18f85j94.h: 12022: unsigned S03C7 :1;
[; ;pic18f85j94.h: 12023: unsigned S04C7 :1;
[; ;pic18f85j94.h: 12024: unsigned S05C7 :1;
[; ;pic18f85j94.h: 12025: unsigned S06C7 :1;
[; ;pic18f85j94.h: 12026: unsigned S07C7 :1;
[; ;pic18f85j94.h: 12027: };
[; ;pic18f85j94.h: 12028: } LCDDATA56bits_t;
[; ;pic18f85j94.h: 12029: extern volatile LCDDATA56bits_t LCDDATA56bits @ 0xEC6;
[; ;pic18f85j94.h: 12074: extern volatile unsigned char LCDDATA57 @ 0xEC7;
"12076
[; ;pic18f85j94.h: 12076: asm("LCDDATA57 equ 0EC7h");
[; <" LCDDATA57 equ 0EC7h ;# ">
[; ;pic18f85j94.h: 12079: typedef union {
[; ;pic18f85j94.h: 12080: struct {
[; ;pic18f85j94.h: 12081: unsigned S08C7 :1;
[; ;pic18f85j94.h: 12082: unsigned S09C7 :1;
[; ;pic18f85j94.h: 12083: unsigned S10C7 :1;
[; ;pic18f85j94.h: 12084: unsigned S11C7 :1;
[; ;pic18f85j94.h: 12085: unsigned S12C7 :1;
[; ;pic18f85j94.h: 12086: unsigned S13C7 :1;
[; ;pic18f85j94.h: 12087: unsigned S14C7 :1;
[; ;pic18f85j94.h: 12088: unsigned S15C7 :1;
[; ;pic18f85j94.h: 12089: };
[; ;pic18f85j94.h: 12090: } LCDDATA57bits_t;
[; ;pic18f85j94.h: 12091: extern volatile LCDDATA57bits_t LCDDATA57bits @ 0xEC7;
[; ;pic18f85j94.h: 12136: extern volatile unsigned char LCDDATA58 @ 0xEC8;
"12138
[; ;pic18f85j94.h: 12138: asm("LCDDATA58 equ 0EC8h");
[; <" LCDDATA58 equ 0EC8h ;# ">
[; ;pic18f85j94.h: 12141: typedef union {
[; ;pic18f85j94.h: 12142: struct {
[; ;pic18f85j94.h: 12143: unsigned S16C7 :1;
[; ;pic18f85j94.h: 12144: unsigned S17C7 :1;
[; ;pic18f85j94.h: 12145: unsigned S18C7 :1;
[; ;pic18f85j94.h: 12146: unsigned S19C7 :1;
[; ;pic18f85j94.h: 12147: unsigned S20C7 :1;
[; ;pic18f85j94.h: 12148: unsigned S21C7 :1;
[; ;pic18f85j94.h: 12149: unsigned S22C7 :1;
[; ;pic18f85j94.h: 12150: unsigned S23C7 :1;
[; ;pic18f85j94.h: 12151: };
[; ;pic18f85j94.h: 12152: } LCDDATA58bits_t;
[; ;pic18f85j94.h: 12153: extern volatile LCDDATA58bits_t LCDDATA58bits @ 0xEC8;
[; ;pic18f85j94.h: 12198: extern volatile unsigned char LCDDATA59 @ 0xEC9;
"12200
[; ;pic18f85j94.h: 12200: asm("LCDDATA59 equ 0EC9h");
[; <" LCDDATA59 equ 0EC9h ;# ">
[; ;pic18f85j94.h: 12203: typedef union {
[; ;pic18f85j94.h: 12204: struct {
[; ;pic18f85j94.h: 12205: unsigned S24C7 :1;
[; ;pic18f85j94.h: 12206: unsigned S25C7 :1;
[; ;pic18f85j94.h: 12207: unsigned S26C7 :1;
[; ;pic18f85j94.h: 12208: unsigned S27C7 :1;
[; ;pic18f85j94.h: 12209: unsigned S28C7 :1;
[; ;pic18f85j94.h: 12210: unsigned S29C7 :1;
[; ;pic18f85j94.h: 12211: unsigned S30C7 :1;
[; ;pic18f85j94.h: 12212: unsigned S31C7 :1;
[; ;pic18f85j94.h: 12213: };
[; ;pic18f85j94.h: 12214: } LCDDATA59bits_t;
[; ;pic18f85j94.h: 12215: extern volatile LCDDATA59bits_t LCDDATA59bits @ 0xEC9;
[; ;pic18f85j94.h: 12260: extern volatile unsigned char LCDDATA60 @ 0xECA;
"12262
[; ;pic18f85j94.h: 12262: asm("LCDDATA60 equ 0ECAh");
[; <" LCDDATA60 equ 0ECAh ;# ">
[; ;pic18f85j94.h: 12265: typedef union {
[; ;pic18f85j94.h: 12266: struct {
[; ;pic18f85j94.h: 12267: unsigned S32C7 :1;
[; ;pic18f85j94.h: 12268: unsigned S33C7 :1;
[; ;pic18f85j94.h: 12269: unsigned S34C7 :1;
[; ;pic18f85j94.h: 12270: unsigned S35C7 :1;
[; ;pic18f85j94.h: 12271: unsigned S36C7 :1;
[; ;pic18f85j94.h: 12272: unsigned S37C7 :1;
[; ;pic18f85j94.h: 12273: unsigned S38C7 :1;
[; ;pic18f85j94.h: 12274: unsigned S39C7 :1;
[; ;pic18f85j94.h: 12275: };
[; ;pic18f85j94.h: 12276: } LCDDATA60bits_t;
[; ;pic18f85j94.h: 12277: extern volatile LCDDATA60bits_t LCDDATA60bits @ 0xECA;
[; ;pic18f85j94.h: 12322: extern volatile unsigned char LCDDATA61 @ 0xECB;
"12324
[; ;pic18f85j94.h: 12324: asm("LCDDATA61 equ 0ECBh");
[; <" LCDDATA61 equ 0ECBh ;# ">
[; ;pic18f85j94.h: 12327: typedef union {
[; ;pic18f85j94.h: 12328: struct {
[; ;pic18f85j94.h: 12329: unsigned S40C7 :1;
[; ;pic18f85j94.h: 12330: unsigned S41C7 :1;
[; ;pic18f85j94.h: 12331: unsigned S42C7 :1;
[; ;pic18f85j94.h: 12332: unsigned S43C7 :1;
[; ;pic18f85j94.h: 12333: unsigned S44C7 :1;
[; ;pic18f85j94.h: 12334: unsigned S45C7 :1;
[; ;pic18f85j94.h: 12335: unsigned S46C7 :1;
[; ;pic18f85j94.h: 12336: unsigned S47C7 :1;
[; ;pic18f85j94.h: 12337: };
[; ;pic18f85j94.h: 12338: } LCDDATA61bits_t;
[; ;pic18f85j94.h: 12339: extern volatile LCDDATA61bits_t LCDDATA61bits @ 0xECB;
[; ;pic18f85j94.h: 12384: extern volatile unsigned char LCDDATA62 @ 0xECC;
"12386
[; ;pic18f85j94.h: 12386: asm("LCDDATA62 equ 0ECCh");
[; <" LCDDATA62 equ 0ECCh ;# ">
[; ;pic18f85j94.h: 12389: typedef union {
[; ;pic18f85j94.h: 12390: struct {
[; ;pic18f85j94.h: 12391: unsigned S48C7 :1;
[; ;pic18f85j94.h: 12392: unsigned S49C7 :1;
[; ;pic18f85j94.h: 12393: unsigned S50C7 :1;
[; ;pic18f85j94.h: 12394: unsigned S51C7 :1;
[; ;pic18f85j94.h: 12395: unsigned S52C7 :1;
[; ;pic18f85j94.h: 12396: unsigned S53C7 :1;
[; ;pic18f85j94.h: 12397: unsigned S54C7 :1;
[; ;pic18f85j94.h: 12398: unsigned S55C7 :1;
[; ;pic18f85j94.h: 12399: };
[; ;pic18f85j94.h: 12400: } LCDDATA62bits_t;
[; ;pic18f85j94.h: 12401: extern volatile LCDDATA62bits_t LCDDATA62bits @ 0xECC;
[; ;pic18f85j94.h: 12446: extern volatile unsigned char LCDDATA63 @ 0xECD;
"12448
[; ;pic18f85j94.h: 12448: asm("LCDDATA63 equ 0ECDh");
[; <" LCDDATA63 equ 0ECDh ;# ">
[; ;pic18f85j94.h: 12451: typedef union {
[; ;pic18f85j94.h: 12452: struct {
[; ;pic18f85j94.h: 12453: unsigned S56C7 :1;
[; ;pic18f85j94.h: 12454: unsigned S57C7 :1;
[; ;pic18f85j94.h: 12455: unsigned S58C7 :1;
[; ;pic18f85j94.h: 12456: unsigned S59C7 :1;
[; ;pic18f85j94.h: 12457: unsigned S60C7 :1;
[; ;pic18f85j94.h: 12458: unsigned S61C7 :1;
[; ;pic18f85j94.h: 12459: unsigned S62C7 :1;
[; ;pic18f85j94.h: 12460: unsigned S63C7 :1;
[; ;pic18f85j94.h: 12461: };
[; ;pic18f85j94.h: 12462: } LCDDATA63bits_t;
[; ;pic18f85j94.h: 12463: extern volatile LCDDATA63bits_t LCDDATA63bits @ 0xECD;
[; ;pic18f85j94.h: 12508: extern volatile unsigned char LCDSE0 @ 0xECE;
"12510
[; ;pic18f85j94.h: 12510: asm("LCDSE0 equ 0ECEh");
[; <" LCDSE0 equ 0ECEh ;# ">
[; ;pic18f85j94.h: 12513: typedef union {
[; ;pic18f85j94.h: 12514: struct {
[; ;pic18f85j94.h: 12515: unsigned SE00 :1;
[; ;pic18f85j94.h: 12516: unsigned SE01 :1;
[; ;pic18f85j94.h: 12517: unsigned SE02 :1;
[; ;pic18f85j94.h: 12518: unsigned SE03 :1;
[; ;pic18f85j94.h: 12519: unsigned SE04 :1;
[; ;pic18f85j94.h: 12520: unsigned SE05 :1;
[; ;pic18f85j94.h: 12521: unsigned SE06 :1;
[; ;pic18f85j94.h: 12522: unsigned SE07 :1;
[; ;pic18f85j94.h: 12523: };
[; ;pic18f85j94.h: 12524: } LCDSE0bits_t;
[; ;pic18f85j94.h: 12525: extern volatile LCDSE0bits_t LCDSE0bits @ 0xECE;
[; ;pic18f85j94.h: 12570: extern volatile unsigned char LCDSE1 @ 0xECF;
"12572
[; ;pic18f85j94.h: 12572: asm("LCDSE1 equ 0ECFh");
[; <" LCDSE1 equ 0ECFh ;# ">
[; ;pic18f85j94.h: 12575: typedef union {
[; ;pic18f85j94.h: 12576: struct {
[; ;pic18f85j94.h: 12577: unsigned SE08 :1;
[; ;pic18f85j94.h: 12578: unsigned SE09 :1;
[; ;pic18f85j94.h: 12579: unsigned SE10 :1;
[; ;pic18f85j94.h: 12580: unsigned SE11 :1;
[; ;pic18f85j94.h: 12581: unsigned SE12 :1;
[; ;pic18f85j94.h: 12582: unsigned SE13 :1;
[; ;pic18f85j94.h: 12583: unsigned SE14 :1;
[; ;pic18f85j94.h: 12584: unsigned SE15 :1;
[; ;pic18f85j94.h: 12585: };
[; ;pic18f85j94.h: 12586: } LCDSE1bits_t;
[; ;pic18f85j94.h: 12587: extern volatile LCDSE1bits_t LCDSE1bits @ 0xECF;
[; ;pic18f85j94.h: 12632: extern volatile unsigned char LCDSE2 @ 0xED0;
"12634
[; ;pic18f85j94.h: 12634: asm("LCDSE2 equ 0ED0h");
[; <" LCDSE2 equ 0ED0h ;# ">
[; ;pic18f85j94.h: 12637: typedef union {
[; ;pic18f85j94.h: 12638: struct {
[; ;pic18f85j94.h: 12639: unsigned SE16 :1;
[; ;pic18f85j94.h: 12640: unsigned SE17 :1;
[; ;pic18f85j94.h: 12641: unsigned SE18 :1;
[; ;pic18f85j94.h: 12642: unsigned SE19 :1;
[; ;pic18f85j94.h: 12643: unsigned SE20 :1;
[; ;pic18f85j94.h: 12644: unsigned SE21 :1;
[; ;pic18f85j94.h: 12645: unsigned SE22 :1;
[; ;pic18f85j94.h: 12646: unsigned SE23 :1;
[; ;pic18f85j94.h: 12647: };
[; ;pic18f85j94.h: 12648: } LCDSE2bits_t;
[; ;pic18f85j94.h: 12649: extern volatile LCDSE2bits_t LCDSE2bits @ 0xED0;
[; ;pic18f85j94.h: 12694: extern volatile unsigned char LCDSE3 @ 0xED1;
"12696
[; ;pic18f85j94.h: 12696: asm("LCDSE3 equ 0ED1h");
[; <" LCDSE3 equ 0ED1h ;# ">
[; ;pic18f85j94.h: 12699: typedef union {
[; ;pic18f85j94.h: 12700: struct {
[; ;pic18f85j94.h: 12701: unsigned SE24 :1;
[; ;pic18f85j94.h: 12702: unsigned SE25 :1;
[; ;pic18f85j94.h: 12703: unsigned SE26 :1;
[; ;pic18f85j94.h: 12704: unsigned SE27 :1;
[; ;pic18f85j94.h: 12705: unsigned SE28 :1;
[; ;pic18f85j94.h: 12706: unsigned SE29 :1;
[; ;pic18f85j94.h: 12707: unsigned SE30 :1;
[; ;pic18f85j94.h: 12708: unsigned SE31 :1;
[; ;pic18f85j94.h: 12709: };
[; ;pic18f85j94.h: 12710: } LCDSE3bits_t;
[; ;pic18f85j94.h: 12711: extern volatile LCDSE3bits_t LCDSE3bits @ 0xED1;
[; ;pic18f85j94.h: 12756: extern volatile unsigned char LCDSE4 @ 0xED2;
"12758
[; ;pic18f85j94.h: 12758: asm("LCDSE4 equ 0ED2h");
[; <" LCDSE4 equ 0ED2h ;# ">
[; ;pic18f85j94.h: 12761: typedef union {
[; ;pic18f85j94.h: 12762: struct {
[; ;pic18f85j94.h: 12763: unsigned SE32 :1;
[; ;pic18f85j94.h: 12764: unsigned SE33 :1;
[; ;pic18f85j94.h: 12765: unsigned SE34 :1;
[; ;pic18f85j94.h: 12766: unsigned SE35 :1;
[; ;pic18f85j94.h: 12767: unsigned SE36 :1;
[; ;pic18f85j94.h: 12768: unsigned SE37 :1;
[; ;pic18f85j94.h: 12769: unsigned SE38 :1;
[; ;pic18f85j94.h: 12770: unsigned SE39 :1;
[; ;pic18f85j94.h: 12771: };
[; ;pic18f85j94.h: 12772: } LCDSE4bits_t;
[; ;pic18f85j94.h: 12773: extern volatile LCDSE4bits_t LCDSE4bits @ 0xED2;
[; ;pic18f85j94.h: 12818: extern volatile unsigned char LCDSE5 @ 0xED3;
"12820
[; ;pic18f85j94.h: 12820: asm("LCDSE5 equ 0ED3h");
[; <" LCDSE5 equ 0ED3h ;# ">
[; ;pic18f85j94.h: 12823: typedef union {
[; ;pic18f85j94.h: 12824: struct {
[; ;pic18f85j94.h: 12825: unsigned SE40 :1;
[; ;pic18f85j94.h: 12826: unsigned SE41 :1;
[; ;pic18f85j94.h: 12827: unsigned SE42 :1;
[; ;pic18f85j94.h: 12828: unsigned SE43 :1;
[; ;pic18f85j94.h: 12829: unsigned SE44 :1;
[; ;pic18f85j94.h: 12830: unsigned SE45 :1;
[; ;pic18f85j94.h: 12831: unsigned SE46 :1;
[; ;pic18f85j94.h: 12832: unsigned SE47 :1;
[; ;pic18f85j94.h: 12833: };
[; ;pic18f85j94.h: 12834: } LCDSE5bits_t;
[; ;pic18f85j94.h: 12835: extern volatile LCDSE5bits_t LCDSE5bits @ 0xED3;
[; ;pic18f85j94.h: 12880: extern volatile unsigned char LCDSE6 @ 0xED4;
"12882
[; ;pic18f85j94.h: 12882: asm("LCDSE6 equ 0ED4h");
[; <" LCDSE6 equ 0ED4h ;# ">
[; ;pic18f85j94.h: 12885: typedef union {
[; ;pic18f85j94.h: 12886: struct {
[; ;pic18f85j94.h: 12887: unsigned SE48 :1;
[; ;pic18f85j94.h: 12888: unsigned SE49 :1;
[; ;pic18f85j94.h: 12889: unsigned SE50 :1;
[; ;pic18f85j94.h: 12890: unsigned SE51 :1;
[; ;pic18f85j94.h: 12891: unsigned SE52 :1;
[; ;pic18f85j94.h: 12892: unsigned SE53 :1;
[; ;pic18f85j94.h: 12893: unsigned SE54 :1;
[; ;pic18f85j94.h: 12894: unsigned SE55 :1;
[; ;pic18f85j94.h: 12895: };
[; ;pic18f85j94.h: 12896: } LCDSE6bits_t;
[; ;pic18f85j94.h: 12897: extern volatile LCDSE6bits_t LCDSE6bits @ 0xED4;
[; ;pic18f85j94.h: 12942: extern volatile unsigned char LCDSE7 @ 0xED5;
"12944
[; ;pic18f85j94.h: 12944: asm("LCDSE7 equ 0ED5h");
[; <" LCDSE7 equ 0ED5h ;# ">
[; ;pic18f85j94.h: 12947: typedef union {
[; ;pic18f85j94.h: 12948: struct {
[; ;pic18f85j94.h: 12949: unsigned SE56 :1;
[; ;pic18f85j94.h: 12950: unsigned SE57 :1;
[; ;pic18f85j94.h: 12951: unsigned SE58 :1;
[; ;pic18f85j94.h: 12952: unsigned SE59 :1;
[; ;pic18f85j94.h: 12953: unsigned SE60 :1;
[; ;pic18f85j94.h: 12954: unsigned SE61 :1;
[; ;pic18f85j94.h: 12955: unsigned SE62 :1;
[; ;pic18f85j94.h: 12956: unsigned SE63 :1;
[; ;pic18f85j94.h: 12957: };
[; ;pic18f85j94.h: 12958: } LCDSE7bits_t;
[; ;pic18f85j94.h: 12959: extern volatile LCDSE7bits_t LCDSE7bits @ 0xED5;
[; ;pic18f85j94.h: 13004: extern volatile unsigned char LCDRL @ 0xED6;
"13006
[; ;pic18f85j94.h: 13006: asm("LCDRL equ 0ED6h");
[; <" LCDRL equ 0ED6h ;# ">
[; ;pic18f85j94.h: 13009: typedef union {
[; ;pic18f85j94.h: 13010: struct {
[; ;pic18f85j94.h: 13011: unsigned LRLAT :3;
[; ;pic18f85j94.h: 13012: unsigned :1;
[; ;pic18f85j94.h: 13013: unsigned LRLBP :2;
[; ;pic18f85j94.h: 13014: unsigned LRLAP :2;
[; ;pic18f85j94.h: 13015: };
[; ;pic18f85j94.h: 13016: struct {
[; ;pic18f85j94.h: 13017: unsigned LRLAT0 :1;
[; ;pic18f85j94.h: 13018: unsigned LRLAT1 :1;
[; ;pic18f85j94.h: 13019: unsigned LRLAT2 :1;
[; ;pic18f85j94.h: 13020: unsigned :1;
[; ;pic18f85j94.h: 13021: unsigned LRLBP0 :1;
[; ;pic18f85j94.h: 13022: unsigned LRLBP1 :1;
[; ;pic18f85j94.h: 13023: unsigned LRLAP0 :1;
[; ;pic18f85j94.h: 13024: unsigned LRLAP1 :1;
[; ;pic18f85j94.h: 13025: };
[; ;pic18f85j94.h: 13026: } LCDRLbits_t;
[; ;pic18f85j94.h: 13027: extern volatile LCDRLbits_t LCDRLbits @ 0xED6;
[; ;pic18f85j94.h: 13082: extern volatile unsigned char LCDREF @ 0xED7;
"13084
[; ;pic18f85j94.h: 13084: asm("LCDREF equ 0ED7h");
[; <" LCDREF equ 0ED7h ;# ">
[; ;pic18f85j94.h: 13087: typedef union {
[; ;pic18f85j94.h: 13088: struct {
[; ;pic18f85j94.h: 13089: unsigned VLCD1PE :1;
[; ;pic18f85j94.h: 13090: unsigned VLCD2PE :1;
[; ;pic18f85j94.h: 13091: unsigned VLCD3PE :1;
[; ;pic18f85j94.h: 13092: unsigned LCDCST :3;
[; ;pic18f85j94.h: 13093: unsigned :1;
[; ;pic18f85j94.h: 13094: unsigned LCDIRE :1;
[; ;pic18f85j94.h: 13095: };
[; ;pic18f85j94.h: 13096: struct {
[; ;pic18f85j94.h: 13097: unsigned :3;
[; ;pic18f85j94.h: 13098: unsigned LCDCST0 :1;
[; ;pic18f85j94.h: 13099: unsigned LCDCST1 :1;
[; ;pic18f85j94.h: 13100: unsigned LCDCST2 :1;
[; ;pic18f85j94.h: 13101: };
[; ;pic18f85j94.h: 13102: } LCDREFbits_t;
[; ;pic18f85j94.h: 13103: extern volatile LCDREFbits_t LCDREFbits @ 0xED7;
[; ;pic18f85j94.h: 13148: extern volatile unsigned char LCDREG @ 0xED8;
"13150
[; ;pic18f85j94.h: 13150: asm("LCDREG equ 0ED8h");
[; <" LCDREG equ 0ED8h ;# ">
[; ;pic18f85j94.h: 13153: typedef union {
[; ;pic18f85j94.h: 13154: struct {
[; ;pic18f85j94.h: 13155: unsigned CLKSEL :2;
[; ;pic18f85j94.h: 13156: unsigned MODE13 :1;
[; ;pic18f85j94.h: 13157: unsigned BIAS :3;
[; ;pic18f85j94.h: 13158: unsigned :1;
[; ;pic18f85j94.h: 13159: unsigned CPEN :1;
[; ;pic18f85j94.h: 13160: };
[; ;pic18f85j94.h: 13161: struct {
[; ;pic18f85j94.h: 13162: unsigned CLKSEL0 :1;
[; ;pic18f85j94.h: 13163: unsigned CLKSEL1 :1;
[; ;pic18f85j94.h: 13164: unsigned :1;
[; ;pic18f85j94.h: 13165: unsigned BIAS0 :1;
[; ;pic18f85j94.h: 13166: unsigned BIAS1 :1;
[; ;pic18f85j94.h: 13167: unsigned BIAS2 :1;
[; ;pic18f85j94.h: 13168: };
[; ;pic18f85j94.h: 13169: } LCDREGbits_t;
[; ;pic18f85j94.h: 13170: extern volatile LCDREGbits_t LCDREGbits @ 0xED8;
[; ;pic18f85j94.h: 13220: extern volatile unsigned char LCDCON @ 0xED9;
"13222
[; ;pic18f85j94.h: 13222: asm("LCDCON equ 0ED9h");
[; <" LCDCON equ 0ED9h ;# ">
[; ;pic18f85j94.h: 13225: typedef union {
[; ;pic18f85j94.h: 13226: struct {
[; ;pic18f85j94.h: 13227: unsigned LMUX :3;
[; ;pic18f85j94.h: 13228: unsigned CS :2;
[; ;pic18f85j94.h: 13229: unsigned WERR :1;
[; ;pic18f85j94.h: 13230: unsigned SLPEN :1;
[; ;pic18f85j94.h: 13231: unsigned LCDEN :1;
[; ;pic18f85j94.h: 13232: };
[; ;pic18f85j94.h: 13233: struct {
[; ;pic18f85j94.h: 13234: unsigned LMUX0 :1;
[; ;pic18f85j94.h: 13235: unsigned LMUX1 :1;
[; ;pic18f85j94.h: 13236: unsigned LMUX2 :1;
[; ;pic18f85j94.h: 13237: unsigned CS0 :1;
[; ;pic18f85j94.h: 13238: unsigned CS1 :1;
[; ;pic18f85j94.h: 13239: };
[; ;pic18f85j94.h: 13240: } LCDCONbits_t;
[; ;pic18f85j94.h: 13241: extern volatile LCDCONbits_t LCDCONbits @ 0xED9;
[; ;pic18f85j94.h: 13296: extern volatile unsigned char LCDPS @ 0xEDA;
"13298
[; ;pic18f85j94.h: 13298: asm("LCDPS equ 0EDAh");
[; <" LCDPS equ 0EDAh ;# ">
[; ;pic18f85j94.h: 13301: typedef union {
[; ;pic18f85j94.h: 13302: struct {
[; ;pic18f85j94.h: 13303: unsigned LP :4;
[; ;pic18f85j94.h: 13304: unsigned WA :1;
[; ;pic18f85j94.h: 13305: unsigned LCDA :1;
[; ;pic18f85j94.h: 13306: unsigned BIASMD :1;
[; ;pic18f85j94.h: 13307: unsigned WFT :1;
[; ;pic18f85j94.h: 13308: };
[; ;pic18f85j94.h: 13309: struct {
[; ;pic18f85j94.h: 13310: unsigned LP0 :1;
[; ;pic18f85j94.h: 13311: unsigned LP1 :1;
[; ;pic18f85j94.h: 13312: unsigned LP2 :1;
[; ;pic18f85j94.h: 13313: unsigned LP3 :1;
[; ;pic18f85j94.h: 13314: };
[; ;pic18f85j94.h: 13315: } LCDPSbits_t;
[; ;pic18f85j94.h: 13316: extern volatile LCDPSbits_t LCDPSbits @ 0xEDA;
[; ;pic18f85j94.h: 13366: extern volatile unsigned char REFO2CON3 @ 0xEDB;
"13368
[; ;pic18f85j94.h: 13368: asm("REFO2CON3 equ 0EDBh");
[; <" REFO2CON3 equ 0EDBh ;# ">
[; ;pic18f85j94.h: 13371: typedef union {
[; ;pic18f85j94.h: 13372: struct {
[; ;pic18f85j94.h: 13373: unsigned RODIV :7;
[; ;pic18f85j94.h: 13374: };
[; ;pic18f85j94.h: 13375: struct {
[; ;pic18f85j94.h: 13376: unsigned RODIV8 :1;
[; ;pic18f85j94.h: 13377: unsigned RODIV9 :1;
[; ;pic18f85j94.h: 13378: unsigned RODIV10 :1;
[; ;pic18f85j94.h: 13379: unsigned RODIV11 :1;
[; ;pic18f85j94.h: 13380: unsigned RODIV12 :1;
[; ;pic18f85j94.h: 13381: unsigned RODIV13 :1;
[; ;pic18f85j94.h: 13382: unsigned RODIV14 :1;
[; ;pic18f85j94.h: 13383: };
[; ;pic18f85j94.h: 13384: } REFO2CON3bits_t;
[; ;pic18f85j94.h: 13385: extern volatile REFO2CON3bits_t REFO2CON3bits @ 0xEDB;
[; ;pic18f85j94.h: 13430: extern volatile unsigned char REFO2CON2 @ 0xEDC;
"13432
[; ;pic18f85j94.h: 13432: asm("REFO2CON2 equ 0EDCh");
[; <" REFO2CON2 equ 0EDCh ;# ">
[; ;pic18f85j94.h: 13435: typedef union {
[; ;pic18f85j94.h: 13436: struct {
[; ;pic18f85j94.h: 13437: unsigned RODIV :8;
[; ;pic18f85j94.h: 13438: };
[; ;pic18f85j94.h: 13439: struct {
[; ;pic18f85j94.h: 13440: unsigned RODIV0 :1;
[; ;pic18f85j94.h: 13441: unsigned RODIV1 :1;
[; ;pic18f85j94.h: 13442: unsigned RODIV2 :1;
[; ;pic18f85j94.h: 13443: unsigned RODIV3 :1;
[; ;pic18f85j94.h: 13444: unsigned RODIV4 :1;
[; ;pic18f85j94.h: 13445: unsigned RODIV5 :1;
[; ;pic18f85j94.h: 13446: unsigned RODIV6 :1;
[; ;pic18f85j94.h: 13447: unsigned RODIV7 :1;
[; ;pic18f85j94.h: 13448: };
[; ;pic18f85j94.h: 13449: } REFO2CON2bits_t;
[; ;pic18f85j94.h: 13450: extern volatile REFO2CON2bits_t REFO2CON2bits @ 0xEDC;
[; ;pic18f85j94.h: 13500: extern volatile unsigned char REFO2CON1 @ 0xEDD;
"13502
[; ;pic18f85j94.h: 13502: asm("REFO2CON1 equ 0EDDh");
[; <" REFO2CON1 equ 0EDDh ;# ">
[; ;pic18f85j94.h: 13505: typedef union {
[; ;pic18f85j94.h: 13506: struct {
[; ;pic18f85j94.h: 13507: unsigned ROSEL :4;
[; ;pic18f85j94.h: 13508: };
[; ;pic18f85j94.h: 13509: struct {
[; ;pic18f85j94.h: 13510: unsigned ROSEL0 :1;
[; ;pic18f85j94.h: 13511: unsigned ROSEL1 :1;
[; ;pic18f85j94.h: 13512: unsigned ROSEL2 :1;
[; ;pic18f85j94.h: 13513: unsigned ROSEL3 :1;
[; ;pic18f85j94.h: 13514: };
[; ;pic18f85j94.h: 13515: } REFO2CON1bits_t;
[; ;pic18f85j94.h: 13516: extern volatile REFO2CON1bits_t REFO2CON1bits @ 0xEDD;
[; ;pic18f85j94.h: 13546: extern volatile unsigned char REFO2CON @ 0xEDE;
"13548
[; ;pic18f85j94.h: 13548: asm("REFO2CON equ 0EDEh");
[; <" REFO2CON equ 0EDEh ;# ">
[; ;pic18f85j94.h: 13551: typedef union {
[; ;pic18f85j94.h: 13552: struct {
[; ;pic18f85j94.h: 13553: unsigned ACTIVE :1;
[; ;pic18f85j94.h: 13554: unsigned DIVSWEN :1;
[; ;pic18f85j94.h: 13555: unsigned :1;
[; ;pic18f85j94.h: 13556: unsigned ROSSLP :1;
[; ;pic18f85j94.h: 13557: unsigned ROOE :1;
[; ;pic18f85j94.h: 13558: unsigned ROSIDL :1;
[; ;pic18f85j94.h: 13559: unsigned :1;
[; ;pic18f85j94.h: 13560: unsigned ROON :1;
[; ;pic18f85j94.h: 13561: };
[; ;pic18f85j94.h: 13562: } REFO2CONbits_t;
[; ;pic18f85j94.h: 13563: extern volatile REFO2CONbits_t REFO2CONbits @ 0xEDE;
[; ;pic18f85j94.h: 13598: extern volatile unsigned char REFO1CON3 @ 0xEDF;
"13600
[; ;pic18f85j94.h: 13600: asm("REFO1CON3 equ 0EDFh");
[; <" REFO1CON3 equ 0EDFh ;# ">
[; ;pic18f85j94.h: 13603: typedef union {
[; ;pic18f85j94.h: 13604: struct {
[; ;pic18f85j94.h: 13605: unsigned RODIV :7;
[; ;pic18f85j94.h: 13606: };
[; ;pic18f85j94.h: 13607: struct {
[; ;pic18f85j94.h: 13608: unsigned RODIV8 :1;
[; ;pic18f85j94.h: 13609: unsigned RODIV9 :1;
[; ;pic18f85j94.h: 13610: unsigned RODIV10 :1;
[; ;pic18f85j94.h: 13611: unsigned RODIV11 :1;
[; ;pic18f85j94.h: 13612: unsigned RODIV12 :1;
[; ;pic18f85j94.h: 13613: unsigned RODIV13 :1;
[; ;pic18f85j94.h: 13614: unsigned RODIV14 :1;
[; ;pic18f85j94.h: 13615: };
[; ;pic18f85j94.h: 13616: } REFO1CON3bits_t;
[; ;pic18f85j94.h: 13617: extern volatile REFO1CON3bits_t REFO1CON3bits @ 0xEDF;
[; ;pic18f85j94.h: 13662: extern volatile unsigned char REFO1CON2 @ 0xEE0;
"13664
[; ;pic18f85j94.h: 13664: asm("REFO1CON2 equ 0EE0h");
[; <" REFO1CON2 equ 0EE0h ;# ">
[; ;pic18f85j94.h: 13667: typedef union {
[; ;pic18f85j94.h: 13668: struct {
[; ;pic18f85j94.h: 13669: unsigned RODIV :8;
[; ;pic18f85j94.h: 13670: };
[; ;pic18f85j94.h: 13671: struct {
[; ;pic18f85j94.h: 13672: unsigned RODIV0 :1;
[; ;pic18f85j94.h: 13673: unsigned RODIV1 :1;
[; ;pic18f85j94.h: 13674: unsigned RODIV2 :1;
[; ;pic18f85j94.h: 13675: unsigned RODIV3 :1;
[; ;pic18f85j94.h: 13676: unsigned RODIV4 :1;
[; ;pic18f85j94.h: 13677: unsigned RODIV5 :1;
[; ;pic18f85j94.h: 13678: unsigned RODIV6 :1;
[; ;pic18f85j94.h: 13679: unsigned RODIV7 :1;
[; ;pic18f85j94.h: 13680: };
[; ;pic18f85j94.h: 13681: } REFO1CON2bits_t;
[; ;pic18f85j94.h: 13682: extern volatile REFO1CON2bits_t REFO1CON2bits @ 0xEE0;
[; ;pic18f85j94.h: 13732: extern volatile unsigned char REFO1CON1 @ 0xEE1;
"13734
[; ;pic18f85j94.h: 13734: asm("REFO1CON1 equ 0EE1h");
[; <" REFO1CON1 equ 0EE1h ;# ">
[; ;pic18f85j94.h: 13737: typedef union {
[; ;pic18f85j94.h: 13738: struct {
[; ;pic18f85j94.h: 13739: unsigned ROSEL :4;
[; ;pic18f85j94.h: 13740: };
[; ;pic18f85j94.h: 13741: struct {
[; ;pic18f85j94.h: 13742: unsigned ROSEL0 :1;
[; ;pic18f85j94.h: 13743: unsigned ROSEL1 :1;
[; ;pic18f85j94.h: 13744: unsigned ROSEL2 :1;
[; ;pic18f85j94.h: 13745: unsigned ROSEL3 :1;
[; ;pic18f85j94.h: 13746: };
[; ;pic18f85j94.h: 13747: } REFO1CON1bits_t;
[; ;pic18f85j94.h: 13748: extern volatile REFO1CON1bits_t REFO1CON1bits @ 0xEE1;
[; ;pic18f85j94.h: 13778: extern volatile unsigned char REFO1CON @ 0xEE2;
"13780
[; ;pic18f85j94.h: 13780: asm("REFO1CON equ 0EE2h");
[; <" REFO1CON equ 0EE2h ;# ">
[; ;pic18f85j94.h: 13783: typedef union {
[; ;pic18f85j94.h: 13784: struct {
[; ;pic18f85j94.h: 13785: unsigned ACTIVE :1;
[; ;pic18f85j94.h: 13786: unsigned DIVSWEN :1;
[; ;pic18f85j94.h: 13787: unsigned :1;
[; ;pic18f85j94.h: 13788: unsigned ROSSLP :1;
[; ;pic18f85j94.h: 13789: unsigned ROOE :1;
[; ;pic18f85j94.h: 13790: unsigned ROSIDL :1;
[; ;pic18f85j94.h: 13791: unsigned :1;
[; ;pic18f85j94.h: 13792: unsigned ROON :1;
[; ;pic18f85j94.h: 13793: };
[; ;pic18f85j94.h: 13794: } REFO1CONbits_t;
[; ;pic18f85j94.h: 13795: extern volatile REFO1CONbits_t REFO1CONbits @ 0xEE2;
[; ;pic18f85j94.h: 13830: extern volatile unsigned char MEMCON @ 0xEE3;
"13832
[; ;pic18f85j94.h: 13832: asm("MEMCON equ 0EE3h");
[; <" MEMCON equ 0EE3h ;# ">
[; ;pic18f85j94.h: 13835: typedef union {
[; ;pic18f85j94.h: 13836: struct {
[; ;pic18f85j94.h: 13837: unsigned WM :2;
[; ;pic18f85j94.h: 13838: unsigned :2;
[; ;pic18f85j94.h: 13839: unsigned WAIT :2;
[; ;pic18f85j94.h: 13840: unsigned :1;
[; ;pic18f85j94.h: 13841: unsigned EBDIS :1;
[; ;pic18f85j94.h: 13842: };
[; ;pic18f85j94.h: 13843: struct {
[; ;pic18f85j94.h: 13844: unsigned WM0 :1;
[; ;pic18f85j94.h: 13845: unsigned WM1 :1;
[; ;pic18f85j94.h: 13846: unsigned :2;
[; ;pic18f85j94.h: 13847: unsigned WAIT0 :1;
[; ;pic18f85j94.h: 13848: unsigned WAIT1 :1;
[; ;pic18f85j94.h: 13849: };
[; ;pic18f85j94.h: 13850: } MEMCONbits_t;
[; ;pic18f85j94.h: 13851: extern volatile MEMCONbits_t MEMCONbits @ 0xEE3;
[; ;pic18f85j94.h: 13891: extern volatile unsigned char ODCON2 @ 0xEEA;
"13893
[; ;pic18f85j94.h: 13893: asm("ODCON2 equ 0EEAh");
[; <" ODCON2 equ 0EEAh ;# ">
[; ;pic18f85j94.h: 13896: typedef union {
[; ;pic18f85j94.h: 13897: struct {
[; ;pic18f85j94.h: 13898: unsigned ECCP3OD :1;
[; ;pic18f85j94.h: 13899: unsigned CCP4OD :1;
[; ;pic18f85j94.h: 13900: unsigned CCP5OD :1;
[; ;pic18f85j94.h: 13901: unsigned CCP6OD :1;
[; ;pic18f85j94.h: 13902: unsigned CCP7OD :1;
[; ;pic18f85j94.h: 13903: unsigned CCP8OD :1;
[; ;pic18f85j94.h: 13904: unsigned CCP9OD :1;
[; ;pic18f85j94.h: 13905: unsigned CCP10OD :1;
[; ;pic18f85j94.h: 13906: };
[; ;pic18f85j94.h: 13907: } ODCON2bits_t;
[; ;pic18f85j94.h: 13908: extern volatile ODCON2bits_t ODCON2bits @ 0xEEA;
[; ;pic18f85j94.h: 13953: extern volatile unsigned char ODCON1 @ 0xEEB;
"13955
[; ;pic18f85j94.h: 13955: asm("ODCON1 equ 0EEBh");
[; <" ODCON1 equ 0EEBh ;# ">
[; ;pic18f85j94.h: 13958: typedef union {
[; ;pic18f85j94.h: 13959: struct {
[; ;pic18f85j94.h: 13960: unsigned SSP1OD :1;
[; ;pic18f85j94.h: 13961: unsigned SSP2OD :1;
[; ;pic18f85j94.h: 13962: unsigned USART1OD :1;
[; ;pic18f85j94.h: 13963: unsigned USART2OD :1;
[; ;pic18f85j94.h: 13964: unsigned USART3OD :1;
[; ;pic18f85j94.h: 13965: unsigned USART4OD :1;
[; ;pic18f85j94.h: 13966: unsigned ECCP1OD :1;
[; ;pic18f85j94.h: 13967: unsigned ECCP2OD :1;
[; ;pic18f85j94.h: 13968: };
[; ;pic18f85j94.h: 13969: } ODCON1bits_t;
[; ;pic18f85j94.h: 13970: extern volatile ODCON1bits_t ODCON1bits @ 0xEEB;
[; ;pic18f85j94.h: 14015: extern volatile unsigned char MDCARL @ 0xEEC;
"14017
[; ;pic18f85j94.h: 14017: asm("MDCARL equ 0EECh");
[; <" MDCARL equ 0EECh ;# ">
[; ;pic18f85j94.h: 14020: typedef union {
[; ;pic18f85j94.h: 14021: struct {
[; ;pic18f85j94.h: 14022: unsigned MDCL :4;
[; ;pic18f85j94.h: 14023: unsigned :1;
[; ;pic18f85j94.h: 14024: unsigned MDCLSYNC :1;
[; ;pic18f85j94.h: 14025: unsigned MDCLPOL :1;
[; ;pic18f85j94.h: 14026: unsigned MDCLODIS :1;
[; ;pic18f85j94.h: 14027: };
[; ;pic18f85j94.h: 14028: struct {
[; ;pic18f85j94.h: 14029: unsigned MDCL0 :1;
[; ;pic18f85j94.h: 14030: unsigned MDCL1 :1;
[; ;pic18f85j94.h: 14031: unsigned MDCL2 :1;
[; ;pic18f85j94.h: 14032: unsigned MDCL3 :1;
[; ;pic18f85j94.h: 14033: };
[; ;pic18f85j94.h: 14034: } MDCARLbits_t;
[; ;pic18f85j94.h: 14035: extern volatile MDCARLbits_t MDCARLbits @ 0xEEC;
[; ;pic18f85j94.h: 14080: extern volatile unsigned char MDCARH @ 0xEED;
"14082
[; ;pic18f85j94.h: 14082: asm("MDCARH equ 0EEDh");
[; <" MDCARH equ 0EEDh ;# ">
[; ;pic18f85j94.h: 14085: typedef union {
[; ;pic18f85j94.h: 14086: struct {
[; ;pic18f85j94.h: 14087: unsigned MDCH :4;
[; ;pic18f85j94.h: 14088: unsigned :1;
[; ;pic18f85j94.h: 14089: unsigned MDCHSYNC :1;
[; ;pic18f85j94.h: 14090: unsigned MDCHPOL :1;
[; ;pic18f85j94.h: 14091: unsigned MDCHODIS :1;
[; ;pic18f85j94.h: 14092: };
[; ;pic18f85j94.h: 14093: struct {
[; ;pic18f85j94.h: 14094: unsigned MDCH0 :1;
[; ;pic18f85j94.h: 14095: unsigned MDCH1 :1;
[; ;pic18f85j94.h: 14096: unsigned MDCH2 :1;
[; ;pic18f85j94.h: 14097: unsigned MDCH3 :1;
[; ;pic18f85j94.h: 14098: };
[; ;pic18f85j94.h: 14099: } MDCARHbits_t;
[; ;pic18f85j94.h: 14100: extern volatile MDCARHbits_t MDCARHbits @ 0xEED;
[; ;pic18f85j94.h: 14145: extern volatile unsigned char MDSRC @ 0xEEE;
"14147
[; ;pic18f85j94.h: 14147: asm("MDSRC equ 0EEEh");
[; <" MDSRC equ 0EEEh ;# ">
[; ;pic18f85j94.h: 14150: typedef union {
[; ;pic18f85j94.h: 14151: struct {
[; ;pic18f85j94.h: 14152: unsigned MDSRC :4;
[; ;pic18f85j94.h: 14153: unsigned :3;
[; ;pic18f85j94.h: 14154: unsigned MDSODIS :1;
[; ;pic18f85j94.h: 14155: };
[; ;pic18f85j94.h: 14156: struct {
[; ;pic18f85j94.h: 14157: unsigned MDSRC0 :1;
[; ;pic18f85j94.h: 14158: unsigned MDSRC1 :1;
[; ;pic18f85j94.h: 14159: unsigned MDSRC2 :1;
[; ;pic18f85j94.h: 14160: unsigned MDSRC3 :1;
[; ;pic18f85j94.h: 14161: };
[; ;pic18f85j94.h: 14162: } MDSRCbits_t;
[; ;pic18f85j94.h: 14163: extern volatile MDSRCbits_t MDSRCbits @ 0xEEE;
[; ;pic18f85j94.h: 14198: extern volatile unsigned char MDCON @ 0xEEF;
"14200
[; ;pic18f85j94.h: 14200: asm("MDCON equ 0EEFh");
[; <" MDCON equ 0EEFh ;# ">
[; ;pic18f85j94.h: 14203: typedef union {
[; ;pic18f85j94.h: 14204: struct {
[; ;pic18f85j94.h: 14205: unsigned MDBIT :1;
[; ;pic18f85j94.h: 14206: unsigned :2;
[; ;pic18f85j94.h: 14207: unsigned MDO :1;
[; ;pic18f85j94.h: 14208: unsigned MDOPOL :1;
[; ;pic18f85j94.h: 14209: unsigned MDSLR :1;
[; ;pic18f85j94.h: 14210: unsigned MDOE :1;
[; ;pic18f85j94.h: 14211: unsigned MDEN :1;
[; ;pic18f85j94.h: 14212: };
[; ;pic18f85j94.h: 14213: } MDCONbits_t;
[; ;pic18f85j94.h: 14214: extern volatile MDCONbits_t MDCONbits @ 0xEEF;
[; ;pic18f85j94.h: 14249: extern volatile unsigned char PMD4 @ 0xEF0;
"14251
[; ;pic18f85j94.h: 14251: asm("PMD4 equ 0EF0h");
[; <" PMD4 equ 0EF0h ;# ">
[; ;pic18f85j94.h: 14254: typedef union {
[; ;pic18f85j94.h: 14255: struct {
[; ;pic18f85j94.h: 14256: unsigned EMBMD :1;
[; ;pic18f85j94.h: 14257: unsigned :1;
[; ;pic18f85j94.h: 14258: unsigned LVDMD :1;
[; ;pic18f85j94.h: 14259: unsigned IOCMD :1;
[; ;pic18f85j94.h: 14260: unsigned USBMD :1;
[; ;pic18f85j94.h: 14261: unsigned CMP3MD :1;
[; ;pic18f85j94.h: 14262: unsigned CMP2MD :1;
[; ;pic18f85j94.h: 14263: unsigned CMP1MD :1;
[; ;pic18f85j94.h: 14264: };
[; ;pic18f85j94.h: 14265: } PMD4bits_t;
[; ;pic18f85j94.h: 14266: extern volatile PMD4bits_t PMD4bits @ 0xEF0;
[; ;pic18f85j94.h: 14306: extern volatile unsigned char PMD3 @ 0xEF1;
"14308
[; ;pic18f85j94.h: 14308: asm("PMD3 equ 0EF1h");
[; <" PMD3 equ 0EF1h ;# ">
[; ;pic18f85j94.h: 14311: typedef union {
[; ;pic18f85j94.h: 14312: struct {
[; ;pic18f85j94.h: 14313: unsigned REFO2MD :1;
[; ;pic18f85j94.h: 14314: unsigned REFO1MD :1;
[; ;pic18f85j94.h: 14315: unsigned PSPMD :1;
[; ;pic18f85j94.h: 14316: unsigned LCDMD :1;
[; ;pic18f85j94.h: 14317: unsigned RTCCMD :1;
[; ;pic18f85j94.h: 14318: unsigned ADCMD :1;
[; ;pic18f85j94.h: 14319: unsigned CTMUMD :1;
[; ;pic18f85j94.h: 14320: unsigned MODMD :1;
[; ;pic18f85j94.h: 14321: };
[; ;pic18f85j94.h: 14322: struct {
[; ;pic18f85j94.h: 14323: unsigned :7;
[; ;pic18f85j94.h: 14324: unsigned TXMMD :1;
[; ;pic18f85j94.h: 14325: };
[; ;pic18f85j94.h: 14326: } PMD3bits_t;
[; ;pic18f85j94.h: 14327: extern volatile PMD3bits_t PMD3bits @ 0xEF1;
[; ;pic18f85j94.h: 14377: extern volatile unsigned char PMD2 @ 0xEF2;
"14379
[; ;pic18f85j94.h: 14379: asm("PMD2 equ 0EF2h");
[; <" PMD2 equ 0EF2h ;# ">
[; ;pic18f85j94.h: 14382: typedef union {
[; ;pic18f85j94.h: 14383: struct {
[; ;pic18f85j94.h: 14384: unsigned TMR0MD :1;
[; ;pic18f85j94.h: 14385: unsigned TMR1MD :1;
[; ;pic18f85j94.h: 14386: unsigned TMR2MD :1;
[; ;pic18f85j94.h: 14387: unsigned TMR3MD :1;
[; ;pic18f85j94.h: 14388: unsigned TMR4MD :1;
[; ;pic18f85j94.h: 14389: unsigned TMR5MD :1;
[; ;pic18f85j94.h: 14390: unsigned TMR6MD :1;
[; ;pic18f85j94.h: 14391: unsigned TMR8MD :1;
[; ;pic18f85j94.h: 14392: };
[; ;pic18f85j94.h: 14393: } PMD2bits_t;
[; ;pic18f85j94.h: 14394: extern volatile PMD2bits_t PMD2bits @ 0xEF2;
[; ;pic18f85j94.h: 14439: extern volatile unsigned char PMD1 @ 0xEF3;
"14441
[; ;pic18f85j94.h: 14441: asm("PMD1 equ 0EF3h");
[; <" PMD1 equ 0EF3h ;# ">
[; ;pic18f85j94.h: 14444: typedef union {
[; ;pic18f85j94.h: 14445: struct {
[; ;pic18f85j94.h: 14446: unsigned SSP1MD :1;
[; ;pic18f85j94.h: 14447: unsigned SSP2MD :1;
[; ;pic18f85j94.h: 14448: unsigned UART1MD :1;
[; ;pic18f85j94.h: 14449: unsigned UART2MD :1;
[; ;pic18f85j94.h: 14450: unsigned UART3MD :1;
[; ;pic18f85j94.h: 14451: unsigned UART4MD :1;
[; ;pic18f85j94.h: 14452: unsigned ECCP1MD :1;
[; ;pic18f85j94.h: 14453: unsigned ECCP2MD :1;
[; ;pic18f85j94.h: 14454: };
[; ;pic18f85j94.h: 14455: struct {
[; ;pic18f85j94.h: 14456: unsigned EMBMD :1;
[; ;pic18f85j94.h: 14457: };
[; ;pic18f85j94.h: 14458: } PMD1bits_t;
[; ;pic18f85j94.h: 14459: extern volatile PMD1bits_t PMD1bits @ 0xEF3;
[; ;pic18f85j94.h: 14509: extern volatile unsigned char PMD0 @ 0xEF4;
"14511
[; ;pic18f85j94.h: 14511: asm("PMD0 equ 0EF4h");
[; <" PMD0 equ 0EF4h ;# ">
[; ;pic18f85j94.h: 14514: typedef union {
[; ;pic18f85j94.h: 14515: struct {
[; ;pic18f85j94.h: 14516: unsigned ECCP3MD :1;
[; ;pic18f85j94.h: 14517: unsigned CCP4MD :1;
[; ;pic18f85j94.h: 14518: unsigned CCP5MD :1;
[; ;pic18f85j94.h: 14519: unsigned CCP6MD :1;
[; ;pic18f85j94.h: 14520: unsigned CCP7MD :1;
[; ;pic18f85j94.h: 14521: unsigned CCP8MD :1;
[; ;pic18f85j94.h: 14522: unsigned CCP9MD :1;
[; ;pic18f85j94.h: 14523: unsigned CCP10MD :1;
[; ;pic18f85j94.h: 14524: };
[; ;pic18f85j94.h: 14525: struct {
[; ;pic18f85j94.h: 14526: unsigned :1;
[; ;pic18f85j94.h: 14527: unsigned SPI1MD :1;
[; ;pic18f85j94.h: 14528: unsigned SPI2MD :1;
[; ;pic18f85j94.h: 14529: };
[; ;pic18f85j94.h: 14530: } PMD0bits_t;
[; ;pic18f85j94.h: 14531: extern volatile PMD0bits_t PMD0bits @ 0xEF4;
[; ;pic18f85j94.h: 14586: extern volatile unsigned char CTMUCON4 @ 0xEF5;
"14588
[; ;pic18f85j94.h: 14588: asm("CTMUCON4 equ 0EF5h");
[; <" CTMUCON4 equ 0EF5h ;# ">
[; ;pic18f85j94.h: 14591: typedef union {
[; ;pic18f85j94.h: 14592: struct {
[; ;pic18f85j94.h: 14593: unsigned EDG1STAT :1;
[; ;pic18f85j94.h: 14594: unsigned EDG2STAT :1;
[; ;pic18f85j94.h: 14595: unsigned EDG1SEL :4;
[; ;pic18f85j94.h: 14596: unsigned EDG1POL :1;
[; ;pic18f85j94.h: 14597: unsigned EDG1EN :1;
[; ;pic18f85j94.h: 14598: };
[; ;pic18f85j94.h: 14599: struct {
[; ;pic18f85j94.h: 14600: unsigned :2;
[; ;pic18f85j94.h: 14601: unsigned EDG1SEL0 :1;
[; ;pic18f85j94.h: 14602: unsigned EDG1SEL1 :1;
[; ;pic18f85j94.h: 14603: unsigned EDG1SEL2 :1;
[; ;pic18f85j94.h: 14604: unsigned EDG1SEL3 :1;
[; ;pic18f85j94.h: 14605: };
[; ;pic18f85j94.h: 14606: } CTMUCON4bits_t;
[; ;pic18f85j94.h: 14607: extern volatile CTMUCON4bits_t CTMUCON4bits @ 0xEF5;
[; ;pic18f85j94.h: 14657: extern volatile unsigned char CTMUCON3 @ 0xEF6;
"14659
[; ;pic18f85j94.h: 14659: asm("CTMUCON3 equ 0EF6h");
[; <" CTMUCON3 equ 0EF6h ;# ">
[; ;pic18f85j94.h: 14662: typedef union {
[; ;pic18f85j94.h: 14663: struct {
[; ;pic18f85j94.h: 14664: unsigned :2;
[; ;pic18f85j94.h: 14665: unsigned EDG2SEL :4;
[; ;pic18f85j94.h: 14666: unsigned EDG2POL :1;
[; ;pic18f85j94.h: 14667: unsigned EDG2EN :1;
[; ;pic18f85j94.h: 14668: };
[; ;pic18f85j94.h: 14669: struct {
[; ;pic18f85j94.h: 14670: unsigned :2;
[; ;pic18f85j94.h: 14671: unsigned EDG2SEL0 :1;
[; ;pic18f85j94.h: 14672: unsigned EDG2SEL1 :1;
[; ;pic18f85j94.h: 14673: unsigned EDG2SEL2 :1;
[; ;pic18f85j94.h: 14674: unsigned EDG2SEL3 :1;
[; ;pic18f85j94.h: 14675: };
[; ;pic18f85j94.h: 14676: } CTMUCON3bits_t;
[; ;pic18f85j94.h: 14677: extern volatile CTMUCON3bits_t CTMUCON3bits @ 0xEF6;
[; ;pic18f85j94.h: 14717: extern volatile unsigned char CTMUCON2 @ 0xEF7;
"14719
[; ;pic18f85j94.h: 14719: asm("CTMUCON2 equ 0EF7h");
[; <" CTMUCON2 equ 0EF7h ;# ">
[; ;pic18f85j94.h: 14722: typedef union {
[; ;pic18f85j94.h: 14723: struct {
[; ;pic18f85j94.h: 14724: unsigned IRNG :2;
[; ;pic18f85j94.h: 14725: unsigned ITRIM :6;
[; ;pic18f85j94.h: 14726: };
[; ;pic18f85j94.h: 14727: struct {
[; ;pic18f85j94.h: 14728: unsigned IRNG0 :1;
[; ;pic18f85j94.h: 14729: unsigned IRNG1 :1;
[; ;pic18f85j94.h: 14730: unsigned ITRIM0 :1;
[; ;pic18f85j94.h: 14731: unsigned ITRIM1 :1;
[; ;pic18f85j94.h: 14732: unsigned ITRIM2 :1;
[; ;pic18f85j94.h: 14733: unsigned ITRIM3 :1;
[; ;pic18f85j94.h: 14734: unsigned ITRIM4 :1;
[; ;pic18f85j94.h: 14735: unsigned ITRIM5 :1;
[; ;pic18f85j94.h: 14736: };
[; ;pic18f85j94.h: 14737: } CTMUCON2bits_t;
[; ;pic18f85j94.h: 14738: extern volatile CTMUCON2bits_t CTMUCON2bits @ 0xEF7;
[; ;pic18f85j94.h: 14793: extern volatile unsigned char CTMUCON1 @ 0xEF8;
"14795
[; ;pic18f85j94.h: 14795: asm("CTMUCON1 equ 0EF8h");
[; <" CTMUCON1 equ 0EF8h ;# ">
[; ;pic18f85j94.h: 14798: typedef union {
[; ;pic18f85j94.h: 14799: struct {
[; ;pic18f85j94.h: 14800: unsigned CTTRIG :1;
[; ;pic18f85j94.h: 14801: unsigned IDISSEN :1;
[; ;pic18f85j94.h: 14802: unsigned EDGSEQEN :1;
[; ;pic18f85j94.h: 14803: unsigned EDGEN :1;
[; ;pic18f85j94.h: 14804: unsigned TGEN :1;
[; ;pic18f85j94.h: 14805: unsigned CTMUSIDL :1;
[; ;pic18f85j94.h: 14806: unsigned :1;
[; ;pic18f85j94.h: 14807: unsigned CTMUEN :1;
[; ;pic18f85j94.h: 14808: };
[; ;pic18f85j94.h: 14809: } CTMUCON1bits_t;
[; ;pic18f85j94.h: 14810: extern volatile CTMUCON1bits_t CTMUCON1bits @ 0xEF8;
[; ;pic18f85j94.h: 14850: extern volatile unsigned char TXREG4 @ 0xEF9;
"14852
[; ;pic18f85j94.h: 14852: asm("TXREG4 equ 0EF9h");
[; <" TXREG4 equ 0EF9h ;# ">
[; ;pic18f85j94.h: 14855: typedef union {
[; ;pic18f85j94.h: 14856: struct {
[; ;pic18f85j94.h: 14857: unsigned TXREG4 :8;
[; ;pic18f85j94.h: 14858: };
[; ;pic18f85j94.h: 14859: } TXREG4bits_t;
[; ;pic18f85j94.h: 14860: extern volatile TXREG4bits_t TXREG4bits @ 0xEF9;
[; ;pic18f85j94.h: 14870: extern volatile unsigned char RCREG4 @ 0xEFA;
"14872
[; ;pic18f85j94.h: 14872: asm("RCREG4 equ 0EFAh");
[; <" RCREG4 equ 0EFAh ;# ">
[; ;pic18f85j94.h: 14875: typedef union {
[; ;pic18f85j94.h: 14876: struct {
[; ;pic18f85j94.h: 14877: unsigned RCREG4 :8;
[; ;pic18f85j94.h: 14878: };
[; ;pic18f85j94.h: 14879: } RCREG4bits_t;
[; ;pic18f85j94.h: 14880: extern volatile RCREG4bits_t RCREG4bits @ 0xEFA;
[; ;pic18f85j94.h: 14890: extern volatile unsigned char SPBRG4 @ 0xEFB;
"14892
[; ;pic18f85j94.h: 14892: asm("SPBRG4 equ 0EFBh");
[; <" SPBRG4 equ 0EFBh ;# ">
[; ;pic18f85j94.h: 14895: typedef union {
[; ;pic18f85j94.h: 14896: struct {
[; ;pic18f85j94.h: 14897: unsigned SPBRG4 :8;
[; ;pic18f85j94.h: 14898: };
[; ;pic18f85j94.h: 14899: struct {
[; ;pic18f85j94.h: 14900: unsigned BRG0 :1;
[; ;pic18f85j94.h: 14901: unsigned BRG1 :1;
[; ;pic18f85j94.h: 14902: unsigned BRG2 :1;
[; ;pic18f85j94.h: 14903: unsigned BRG3 :1;
[; ;pic18f85j94.h: 14904: unsigned BRG4 :1;
[; ;pic18f85j94.h: 14905: unsigned BRG5 :1;
[; ;pic18f85j94.h: 14906: unsigned BRG6 :1;
[; ;pic18f85j94.h: 14907: unsigned BRG7 :1;
[; ;pic18f85j94.h: 14908: };
[; ;pic18f85j94.h: 14909: } SPBRG4bits_t;
[; ;pic18f85j94.h: 14910: extern volatile SPBRG4bits_t SPBRG4bits @ 0xEFB;
[; ;pic18f85j94.h: 14960: extern volatile unsigned char SPBRGH4 @ 0xEFC;
"14962
[; ;pic18f85j94.h: 14962: asm("SPBRGH4 equ 0EFCh");
[; <" SPBRGH4 equ 0EFCh ;# ">
[; ;pic18f85j94.h: 14965: typedef union {
[; ;pic18f85j94.h: 14966: struct {
[; ;pic18f85j94.h: 14967: unsigned SPBRGH4 :8;
[; ;pic18f85j94.h: 14968: };
[; ;pic18f85j94.h: 14969: struct {
[; ;pic18f85j94.h: 14970: unsigned BRG8 :1;
[; ;pic18f85j94.h: 14971: unsigned BRG9 :1;
[; ;pic18f85j94.h: 14972: unsigned BRG10 :1;
[; ;pic18f85j94.h: 14973: unsigned BRG11 :1;
[; ;pic18f85j94.h: 14974: unsigned BRG12 :1;
[; ;pic18f85j94.h: 14975: unsigned BRG13 :1;
[; ;pic18f85j94.h: 14976: unsigned BRG14 :1;
[; ;pic18f85j94.h: 14977: unsigned BRG15 :1;
[; ;pic18f85j94.h: 14978: };
[; ;pic18f85j94.h: 14979: } SPBRGH4bits_t;
[; ;pic18f85j94.h: 14980: extern volatile SPBRGH4bits_t SPBRGH4bits @ 0xEFC;
[; ;pic18f85j94.h: 15030: extern volatile unsigned char BAUDCON4 @ 0xEFD;
"15032
[; ;pic18f85j94.h: 15032: asm("BAUDCON4 equ 0EFDh");
[; <" BAUDCON4 equ 0EFDh ;# ">
[; ;pic18f85j94.h: 15035: typedef union {
[; ;pic18f85j94.h: 15036: struct {
[; ;pic18f85j94.h: 15037: unsigned ABDEN :1;
[; ;pic18f85j94.h: 15038: unsigned WUE :1;
[; ;pic18f85j94.h: 15039: unsigned IREN :1;
[; ;pic18f85j94.h: 15040: unsigned BRG16 :1;
[; ;pic18f85j94.h: 15041: unsigned TXCKP :1;
[; ;pic18f85j94.h: 15042: unsigned RXDTP :1;
[; ;pic18f85j94.h: 15043: unsigned RCIDL :1;
[; ;pic18f85j94.h: 15044: unsigned ABDOVF :1;
[; ;pic18f85j94.h: 15045: };
[; ;pic18f85j94.h: 15046: struct {
[; ;pic18f85j94.h: 15047: unsigned ABDEN4 :1;
[; ;pic18f85j94.h: 15048: unsigned WUE4 :1;
[; ;pic18f85j94.h: 15049: unsigned :1;
[; ;pic18f85j94.h: 15050: unsigned BRG164 :1;
[; ;pic18f85j94.h: 15051: unsigned SCKP4 :1;
[; ;pic18f85j94.h: 15052: unsigned DTRXP4 :1;
[; ;pic18f85j94.h: 15053: unsigned RCIDL4 :1;
[; ;pic18f85j94.h: 15054: unsigned ABDOVF4 :1;
[; ;pic18f85j94.h: 15055: };
[; ;pic18f85j94.h: 15056: struct {
[; ;pic18f85j94.h: 15057: unsigned :4;
[; ;pic18f85j94.h: 15058: unsigned TXCKP4 :1;
[; ;pic18f85j94.h: 15059: unsigned RXDTP4 :1;
[; ;pic18f85j94.h: 15060: unsigned RCMT4 :1;
[; ;pic18f85j94.h: 15061: };
[; ;pic18f85j94.h: 15062: } BAUDCON4bits_t;
[; ;pic18f85j94.h: 15063: extern volatile BAUDCON4bits_t BAUDCON4bits @ 0xEFD;
[; ;pic18f85j94.h: 15158: extern volatile unsigned char TXSTA4 @ 0xEFE;
"15160
[; ;pic18f85j94.h: 15160: asm("TXSTA4 equ 0EFEh");
[; <" TXSTA4 equ 0EFEh ;# ">
[; ;pic18f85j94.h: 15163: typedef union {
[; ;pic18f85j94.h: 15164: struct {
[; ;pic18f85j94.h: 15165: unsigned TX9D :1;
[; ;pic18f85j94.h: 15166: unsigned TRMT :1;
[; ;pic18f85j94.h: 15167: unsigned BRGH :1;
[; ;pic18f85j94.h: 15168: unsigned SENDB :1;
[; ;pic18f85j94.h: 15169: unsigned SYNC :1;
[; ;pic18f85j94.h: 15170: unsigned TXEN :1;
[; ;pic18f85j94.h: 15171: unsigned TX9 :1;
[; ;pic18f85j94.h: 15172: unsigned CSRC :1;
[; ;pic18f85j94.h: 15173: };
[; ;pic18f85j94.h: 15174: struct {
[; ;pic18f85j94.h: 15175: unsigned TXD84 :1;
[; ;pic18f85j94.h: 15176: unsigned :5;
[; ;pic18f85j94.h: 15177: unsigned TX8_94 :1;
[; ;pic18f85j94.h: 15178: };
[; ;pic18f85j94.h: 15179: } TXSTA4bits_t;
[; ;pic18f85j94.h: 15180: extern volatile TXSTA4bits_t TXSTA4bits @ 0xEFE;
[; ;pic18f85j94.h: 15235: extern volatile unsigned char RCSTA4 @ 0xEFF;
"15237
[; ;pic18f85j94.h: 15237: asm("RCSTA4 equ 0EFFh");
[; <" RCSTA4 equ 0EFFh ;# ">
[; ;pic18f85j94.h: 15240: typedef union {
[; ;pic18f85j94.h: 15241: struct {
[; ;pic18f85j94.h: 15242: unsigned RX9D :1;
[; ;pic18f85j94.h: 15243: unsigned OERR :1;
[; ;pic18f85j94.h: 15244: unsigned FERR :1;
[; ;pic18f85j94.h: 15245: unsigned ADDEN :1;
[; ;pic18f85j94.h: 15246: unsigned CREN :1;
[; ;pic18f85j94.h: 15247: unsigned SREN :1;
[; ;pic18f85j94.h: 15248: unsigned RX9 :1;
[; ;pic18f85j94.h: 15249: unsigned SPEN :1;
[; ;pic18f85j94.h: 15250: };
[; ;pic18f85j94.h: 15251: struct {
[; ;pic18f85j94.h: 15252: unsigned RCD84 :1;
[; ;pic18f85j94.h: 15253: unsigned :5;
[; ;pic18f85j94.h: 15254: unsigned RC8_92 :1;
[; ;pic18f85j94.h: 15255: };
[; ;pic18f85j94.h: 15256: struct {
[; ;pic18f85j94.h: 15257: unsigned :6;
[; ;pic18f85j94.h: 15258: unsigned RC94 :1;
[; ;pic18f85j94.h: 15259: };
[; ;pic18f85j94.h: 15260: } RCSTA4bits_t;
[; ;pic18f85j94.h: 15261: extern volatile RCSTA4bits_t RCSTA4bits @ 0xEFF;
[; ;pic18f85j94.h: 15321: extern volatile unsigned char DMACON2 @ 0xF00;
"15323
[; ;pic18f85j94.h: 15323: asm("DMACON2 equ 0F00h");
[; <" DMACON2 equ 0F00h ;# ">
[; ;pic18f85j94.h: 15326: typedef union {
[; ;pic18f85j94.h: 15327: struct {
[; ;pic18f85j94.h: 15328: unsigned INTLVL :4;
[; ;pic18f85j94.h: 15329: unsigned DLYCYC :4;
[; ;pic18f85j94.h: 15330: };
[; ;pic18f85j94.h: 15331: struct {
[; ;pic18f85j94.h: 15332: unsigned INTLVL0 :1;
[; ;pic18f85j94.h: 15333: unsigned INTLVL1 :1;
[; ;pic18f85j94.h: 15334: unsigned INTLVL2 :1;
[; ;pic18f85j94.h: 15335: unsigned INTLVL3 :1;
[; ;pic18f85j94.h: 15336: unsigned DLYCYC0 :1;
[; ;pic18f85j94.h: 15337: unsigned DLYCYC1 :1;
[; ;pic18f85j94.h: 15338: unsigned DLYCYC2 :1;
[; ;pic18f85j94.h: 15339: unsigned DLYCYC3 :1;
[; ;pic18f85j94.h: 15340: };
[; ;pic18f85j94.h: 15341: } DMACON2bits_t;
[; ;pic18f85j94.h: 15342: extern volatile DMACON2bits_t DMACON2bits @ 0xF00;
[; ;pic18f85j94.h: 15397: extern volatile unsigned char ANCFG @ 0xF01;
"15399
[; ;pic18f85j94.h: 15399: asm("ANCFG equ 0F01h");
[; <" ANCFG equ 0F01h ;# ">
[; ;pic18f85j94.h: 15402: typedef union {
[; ;pic18f85j94.h: 15403: struct {
[; ;pic18f85j94.h: 15404: unsigned VBGEN :1;
[; ;pic18f85j94.h: 15405: unsigned VBG2EN :1;
[; ;pic18f85j94.h: 15406: unsigned VBG6EN :1;
[; ;pic18f85j94.h: 15407: };
[; ;pic18f85j94.h: 15408: } ANCFGbits_t;
[; ;pic18f85j94.h: 15409: extern volatile ANCFGbits_t ANCFGbits @ 0xF01;
[; ;pic18f85j94.h: 15429: extern volatile unsigned char SSP2ADD @ 0xF02;
"15431
[; ;pic18f85j94.h: 15431: asm("SSP2ADD equ 0F02h");
[; <" SSP2ADD equ 0F02h ;# ">
[; ;pic18f85j94.h: 15434: typedef union {
[; ;pic18f85j94.h: 15435: struct {
[; ;pic18f85j94.h: 15436: unsigned SSPADD :8;
[; ;pic18f85j94.h: 15437: };
[; ;pic18f85j94.h: 15438: struct {
[; ;pic18f85j94.h: 15439: unsigned MSK02 :1;
[; ;pic18f85j94.h: 15440: unsigned MSK12 :1;
[; ;pic18f85j94.h: 15441: unsigned MSK22 :1;
[; ;pic18f85j94.h: 15442: unsigned MSK32 :1;
[; ;pic18f85j94.h: 15443: unsigned MSK42 :1;
[; ;pic18f85j94.h: 15444: unsigned MSK52 :1;
[; ;pic18f85j94.h: 15445: unsigned MSK62 :1;
[; ;pic18f85j94.h: 15446: unsigned MSK72 :1;
[; ;pic18f85j94.h: 15447: };
[; ;pic18f85j94.h: 15448: struct {
[; ;pic18f85j94.h: 15449: unsigned MSK0 :1;
[; ;pic18f85j94.h: 15450: unsigned MSK1 :1;
[; ;pic18f85j94.h: 15451: unsigned MSK2 :1;
[; ;pic18f85j94.h: 15452: unsigned MSK3 :1;
[; ;pic18f85j94.h: 15453: unsigned MSK4 :1;
[; ;pic18f85j94.h: 15454: unsigned MSK5 :1;
[; ;pic18f85j94.h: 15455: unsigned MSK6 :1;
[; ;pic18f85j94.h: 15456: unsigned MSK7 :1;
[; ;pic18f85j94.h: 15457: };
[; ;pic18f85j94.h: 15458: } SSP2ADDbits_t;
[; ;pic18f85j94.h: 15459: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF02;
[; ;pic18f85j94.h: 15549: extern volatile unsigned char SSP2BUF @ 0xF03;
"15551
[; ;pic18f85j94.h: 15551: asm("SSP2BUF equ 0F03h");
[; <" SSP2BUF equ 0F03h ;# ">
[; ;pic18f85j94.h: 15554: typedef union {
[; ;pic18f85j94.h: 15555: struct {
[; ;pic18f85j94.h: 15556: unsigned SSPBUF :8;
[; ;pic18f85j94.h: 15557: };
[; ;pic18f85j94.h: 15558: } SSP2BUFbits_t;
[; ;pic18f85j94.h: 15559: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF03;
[; ;pic18f85j94.h: 15569: extern volatile unsigned char T4CON @ 0xF04;
"15571
[; ;pic18f85j94.h: 15571: asm("T4CON equ 0F04h");
[; <" T4CON equ 0F04h ;# ">
[; ;pic18f85j94.h: 15574: typedef union {
[; ;pic18f85j94.h: 15575: struct {
[; ;pic18f85j94.h: 15576: unsigned T4CKPS :2;
[; ;pic18f85j94.h: 15577: unsigned TMR4ON :1;
[; ;pic18f85j94.h: 15578: unsigned T4OUTPS :4;
[; ;pic18f85j94.h: 15579: };
[; ;pic18f85j94.h: 15580: struct {
[; ;pic18f85j94.h: 15581: unsigned T4CKPS0 :1;
[; ;pic18f85j94.h: 15582: unsigned T4CKPS1 :1;
[; ;pic18f85j94.h: 15583: unsigned :1;
[; ;pic18f85j94.h: 15584: unsigned T4OUTPS0 :1;
[; ;pic18f85j94.h: 15585: unsigned T4OUTPS1 :1;
[; ;pic18f85j94.h: 15586: unsigned T4OUTPS2 :1;
[; ;pic18f85j94.h: 15587: unsigned T4OUTPS3 :1;
[; ;pic18f85j94.h: 15588: };
[; ;pic18f85j94.h: 15589: } T4CONbits_t;
[; ;pic18f85j94.h: 15590: extern volatile T4CONbits_t T4CONbits @ 0xF04;
[; ;pic18f85j94.h: 15640: extern volatile unsigned char PR4 @ 0xF05;
"15642
[; ;pic18f85j94.h: 15642: asm("PR4 equ 0F05h");
[; <" PR4 equ 0F05h ;# ">
[; ;pic18f85j94.h: 15645: typedef union {
[; ;pic18f85j94.h: 15646: struct {
[; ;pic18f85j94.h: 15647: unsigned PR4 :8;
[; ;pic18f85j94.h: 15648: };
[; ;pic18f85j94.h: 15649: } PR4bits_t;
[; ;pic18f85j94.h: 15650: extern volatile PR4bits_t PR4bits @ 0xF05;
[; ;pic18f85j94.h: 15660: extern volatile unsigned char TMR4 @ 0xF06;
"15662
[; ;pic18f85j94.h: 15662: asm("TMR4 equ 0F06h");
[; <" TMR4 equ 0F06h ;# ">
[; ;pic18f85j94.h: 15665: typedef union {
[; ;pic18f85j94.h: 15666: struct {
[; ;pic18f85j94.h: 15667: unsigned TMR4 :8;
[; ;pic18f85j94.h: 15668: };
[; ;pic18f85j94.h: 15669: } TMR4bits_t;
[; ;pic18f85j94.h: 15670: extern volatile TMR4bits_t TMR4bits @ 0xF06;
[; ;pic18f85j94.h: 15680: extern volatile unsigned char CCP7CON @ 0xF07;
"15682
[; ;pic18f85j94.h: 15682: asm("CCP7CON equ 0F07h");
[; <" CCP7CON equ 0F07h ;# ">
[; ;pic18f85j94.h: 15685: typedef union {
[; ;pic18f85j94.h: 15686: struct {
[; ;pic18f85j94.h: 15687: unsigned CCP7M :4;
[; ;pic18f85j94.h: 15688: unsigned DC7B :2;
[; ;pic18f85j94.h: 15689: };
[; ;pic18f85j94.h: 15690: struct {
[; ;pic18f85j94.h: 15691: unsigned CCP7M0 :1;
[; ;pic18f85j94.h: 15692: unsigned CCP7M1 :1;
[; ;pic18f85j94.h: 15693: unsigned CCP7M2 :1;
[; ;pic18f85j94.h: 15694: unsigned CCP7M3 :1;
[; ;pic18f85j94.h: 15695: unsigned DC7B0 :1;
[; ;pic18f85j94.h: 15696: unsigned DC7B1 :1;
[; ;pic18f85j94.h: 15697: };
[; ;pic18f85j94.h: 15698: struct {
[; ;pic18f85j94.h: 15699: unsigned :4;
[; ;pic18f85j94.h: 15700: unsigned CCP7Y :1;
[; ;pic18f85j94.h: 15701: unsigned CCP7X :1;
[; ;pic18f85j94.h: 15702: };
[; ;pic18f85j94.h: 15703: } CCP7CONbits_t;
[; ;pic18f85j94.h: 15704: extern volatile CCP7CONbits_t CCP7CONbits @ 0xF07;
[; ;pic18f85j94.h: 15759: extern volatile unsigned short CCPR7 @ 0xF08;
"15761
[; ;pic18f85j94.h: 15761: asm("CCPR7 equ 0F08h");
[; <" CCPR7 equ 0F08h ;# ">
[; ;pic18f85j94.h: 15766: extern volatile unsigned char CCPR7L @ 0xF08;
"15768
[; ;pic18f85j94.h: 15768: asm("CCPR7L equ 0F08h");
[; <" CCPR7L equ 0F08h ;# ">
[; ;pic18f85j94.h: 15771: typedef union {
[; ;pic18f85j94.h: 15772: struct {
[; ;pic18f85j94.h: 15773: unsigned CCPR7L :8;
[; ;pic18f85j94.h: 15774: };
[; ;pic18f85j94.h: 15775: } CCPR7Lbits_t;
[; ;pic18f85j94.h: 15776: extern volatile CCPR7Lbits_t CCPR7Lbits @ 0xF08;
[; ;pic18f85j94.h: 15786: extern volatile unsigned char CCPR7H @ 0xF09;
"15788
[; ;pic18f85j94.h: 15788: asm("CCPR7H equ 0F09h");
[; <" CCPR7H equ 0F09h ;# ">
[; ;pic18f85j94.h: 15791: typedef union {
[; ;pic18f85j94.h: 15792: struct {
[; ;pic18f85j94.h: 15793: unsigned CCPR7H :8;
[; ;pic18f85j94.h: 15794: };
[; ;pic18f85j94.h: 15795: } CCPR7Hbits_t;
[; ;pic18f85j94.h: 15796: extern volatile CCPR7Hbits_t CCPR7Hbits @ 0xF09;
[; ;pic18f85j94.h: 15806: extern volatile unsigned char CCP6CON @ 0xF0A;
"15808
[; ;pic18f85j94.h: 15808: asm("CCP6CON equ 0F0Ah");
[; <" CCP6CON equ 0F0Ah ;# ">
[; ;pic18f85j94.h: 15811: typedef union {
[; ;pic18f85j94.h: 15812: struct {
[; ;pic18f85j94.h: 15813: unsigned CCP6M :4;
[; ;pic18f85j94.h: 15814: unsigned DC6B :2;
[; ;pic18f85j94.h: 15815: };
[; ;pic18f85j94.h: 15816: struct {
[; ;pic18f85j94.h: 15817: unsigned CCP6M0 :1;
[; ;pic18f85j94.h: 15818: unsigned CCP6M1 :1;
[; ;pic18f85j94.h: 15819: unsigned CCP6M2 :1;
[; ;pic18f85j94.h: 15820: unsigned CCP6M3 :1;
[; ;pic18f85j94.h: 15821: unsigned DC6B0 :1;
[; ;pic18f85j94.h: 15822: unsigned DC6B1 :1;
[; ;pic18f85j94.h: 15823: };
[; ;pic18f85j94.h: 15824: struct {
[; ;pic18f85j94.h: 15825: unsigned :4;
[; ;pic18f85j94.h: 15826: unsigned CCP6Y :1;
[; ;pic18f85j94.h: 15827: unsigned CCP6X :1;
[; ;pic18f85j94.h: 15828: };
[; ;pic18f85j94.h: 15829: } CCP6CONbits_t;
[; ;pic18f85j94.h: 15830: extern volatile CCP6CONbits_t CCP6CONbits @ 0xF0A;
[; ;pic18f85j94.h: 15885: extern volatile unsigned short CCPR6 @ 0xF0B;
"15887
[; ;pic18f85j94.h: 15887: asm("CCPR6 equ 0F0Bh");
[; <" CCPR6 equ 0F0Bh ;# ">
[; ;pic18f85j94.h: 15892: extern volatile unsigned char CCPR6L @ 0xF0B;
"15894
[; ;pic18f85j94.h: 15894: asm("CCPR6L equ 0F0Bh");
[; <" CCPR6L equ 0F0Bh ;# ">
[; ;pic18f85j94.h: 15897: typedef union {
[; ;pic18f85j94.h: 15898: struct {
[; ;pic18f85j94.h: 15899: unsigned CCPR6L :8;
[; ;pic18f85j94.h: 15900: };
[; ;pic18f85j94.h: 15901: } CCPR6Lbits_t;
[; ;pic18f85j94.h: 15902: extern volatile CCPR6Lbits_t CCPR6Lbits @ 0xF0B;
[; ;pic18f85j94.h: 15912: extern volatile unsigned char CCPR6H @ 0xF0C;
"15914
[; ;pic18f85j94.h: 15914: asm("CCPR6H equ 0F0Ch");
[; <" CCPR6H equ 0F0Ch ;# ">
[; ;pic18f85j94.h: 15917: typedef union {
[; ;pic18f85j94.h: 15918: struct {
[; ;pic18f85j94.h: 15919: unsigned CCPR6H :8;
[; ;pic18f85j94.h: 15920: };
[; ;pic18f85j94.h: 15921: } CCPR6Hbits_t;
[; ;pic18f85j94.h: 15922: extern volatile CCPR6Hbits_t CCPR6Hbits @ 0xF0C;
[; ;pic18f85j94.h: 15932: extern volatile unsigned char CCP5CON @ 0xF0D;
"15934
[; ;pic18f85j94.h: 15934: asm("CCP5CON equ 0F0Dh");
[; <" CCP5CON equ 0F0Dh ;# ">
[; ;pic18f85j94.h: 15937: typedef union {
[; ;pic18f85j94.h: 15938: struct {
[; ;pic18f85j94.h: 15939: unsigned CCP5M :4;
[; ;pic18f85j94.h: 15940: unsigned DC5B :2;
[; ;pic18f85j94.h: 15941: };
[; ;pic18f85j94.h: 15942: struct {
[; ;pic18f85j94.h: 15943: unsigned CCP5M0 :1;
[; ;pic18f85j94.h: 15944: unsigned CCP5M1 :1;
[; ;pic18f85j94.h: 15945: unsigned CCP5M2 :1;
[; ;pic18f85j94.h: 15946: unsigned CCP5M3 :1;
[; ;pic18f85j94.h: 15947: unsigned DC5B0 :1;
[; ;pic18f85j94.h: 15948: unsigned DC5B1 :1;
[; ;pic18f85j94.h: 15949: };
[; ;pic18f85j94.h: 15950: struct {
[; ;pic18f85j94.h: 15951: unsigned :4;
[; ;pic18f85j94.h: 15952: unsigned CCP5Y :1;
[; ;pic18f85j94.h: 15953: unsigned CCP5X :1;
[; ;pic18f85j94.h: 15954: };
[; ;pic18f85j94.h: 15955: } CCP5CONbits_t;
[; ;pic18f85j94.h: 15956: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF0D;
[; ;pic18f85j94.h: 16011: extern volatile unsigned short CCPR5 @ 0xF0E;
"16013
[; ;pic18f85j94.h: 16013: asm("CCPR5 equ 0F0Eh");
[; <" CCPR5 equ 0F0Eh ;# ">
[; ;pic18f85j94.h: 16018: extern volatile unsigned char CCPR5L @ 0xF0E;
"16020
[; ;pic18f85j94.h: 16020: asm("CCPR5L equ 0F0Eh");
[; <" CCPR5L equ 0F0Eh ;# ">
[; ;pic18f85j94.h: 16023: typedef union {
[; ;pic18f85j94.h: 16024: struct {
[; ;pic18f85j94.h: 16025: unsigned CCPR5L :8;
[; ;pic18f85j94.h: 16026: };
[; ;pic18f85j94.h: 16027: } CCPR5Lbits_t;
[; ;pic18f85j94.h: 16028: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF0E;
[; ;pic18f85j94.h: 16038: extern volatile unsigned char CCPR5H @ 0xF0F;
"16040
[; ;pic18f85j94.h: 16040: asm("CCPR5H equ 0F0Fh");
[; <" CCPR5H equ 0F0Fh ;# ">
[; ;pic18f85j94.h: 16043: typedef union {
[; ;pic18f85j94.h: 16044: struct {
[; ;pic18f85j94.h: 16045: unsigned CCPR5H :8;
[; ;pic18f85j94.h: 16046: };
[; ;pic18f85j94.h: 16047: } CCPR5Hbits_t;
[; ;pic18f85j94.h: 16048: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF0F;
[; ;pic18f85j94.h: 16058: extern volatile unsigned char CCP4CON @ 0xF10;
"16060
[; ;pic18f85j94.h: 16060: asm("CCP4CON equ 0F10h");
[; <" CCP4CON equ 0F10h ;# ">
[; ;pic18f85j94.h: 16063: typedef union {
[; ;pic18f85j94.h: 16064: struct {
[; ;pic18f85j94.h: 16065: unsigned CCP4M :4;
[; ;pic18f85j94.h: 16066: unsigned DC4B :2;
[; ;pic18f85j94.h: 16067: };
[; ;pic18f85j94.h: 16068: struct {
[; ;pic18f85j94.h: 16069: unsigned CCP4M0 :1;
[; ;pic18f85j94.h: 16070: unsigned CCP4M1 :1;
[; ;pic18f85j94.h: 16071: unsigned CCP4M2 :1;
[; ;pic18f85j94.h: 16072: unsigned CCP4M3 :1;
[; ;pic18f85j94.h: 16073: unsigned DC4B0 :1;
[; ;pic18f85j94.h: 16074: unsigned DC4B1 :1;
[; ;pic18f85j94.h: 16075: };
[; ;pic18f85j94.h: 16076: struct {
[; ;pic18f85j94.h: 16077: unsigned :4;
[; ;pic18f85j94.h: 16078: unsigned CCP4Y :1;
[; ;pic18f85j94.h: 16079: unsigned CCP4X :1;
[; ;pic18f85j94.h: 16080: };
[; ;pic18f85j94.h: 16081: } CCP4CONbits_t;
[; ;pic18f85j94.h: 16082: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF10;
[; ;pic18f85j94.h: 16137: extern volatile unsigned short CCPR4 @ 0xF11;
"16139
[; ;pic18f85j94.h: 16139: asm("CCPR4 equ 0F11h");
[; <" CCPR4 equ 0F11h ;# ">
[; ;pic18f85j94.h: 16144: extern volatile unsigned char CCPR4L @ 0xF11;
"16146
[; ;pic18f85j94.h: 16146: asm("CCPR4L equ 0F11h");
[; <" CCPR4L equ 0F11h ;# ">
[; ;pic18f85j94.h: 16149: typedef union {
[; ;pic18f85j94.h: 16150: struct {
[; ;pic18f85j94.h: 16151: unsigned CCPR4L :8;
[; ;pic18f85j94.h: 16152: };
[; ;pic18f85j94.h: 16153: } CCPR4Lbits_t;
[; ;pic18f85j94.h: 16154: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF11;
[; ;pic18f85j94.h: 16164: extern volatile unsigned char CCPR4H @ 0xF12;
"16166
[; ;pic18f85j94.h: 16166: asm("CCPR4H equ 0F12h");
[; <" CCPR4H equ 0F12h ;# ">
[; ;pic18f85j94.h: 16169: typedef union {
[; ;pic18f85j94.h: 16170: struct {
[; ;pic18f85j94.h: 16171: unsigned CCPR4H :8;
[; ;pic18f85j94.h: 16172: };
[; ;pic18f85j94.h: 16173: } CCPR4Hbits_t;
[; ;pic18f85j94.h: 16174: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF12;
[; ;pic18f85j94.h: 16184: extern volatile unsigned char T5GCON @ 0xF13;
"16186
[; ;pic18f85j94.h: 16186: asm("T5GCON equ 0F13h");
[; <" T5GCON equ 0F13h ;# ">
[; ;pic18f85j94.h: 16189: typedef union {
[; ;pic18f85j94.h: 16190: struct {
[; ;pic18f85j94.h: 16191: unsigned :3;
[; ;pic18f85j94.h: 16192: unsigned T5GGO_NOT_T5DONE :1;
[; ;pic18f85j94.h: 16193: };
[; ;pic18f85j94.h: 16194: struct {
[; ;pic18f85j94.h: 16195: unsigned T5GSS :2;
[; ;pic18f85j94.h: 16196: unsigned T5GVAL :1;
[; ;pic18f85j94.h: 16197: unsigned T5GGO_nT5DONE :1;
[; ;pic18f85j94.h: 16198: unsigned T5GSPM :1;
[; ;pic18f85j94.h: 16199: unsigned T5GTM :1;
[; ;pic18f85j94.h: 16200: unsigned T5GPOL :1;
[; ;pic18f85j94.h: 16201: unsigned TMR5GE :1;
[; ;pic18f85j94.h: 16202: };
[; ;pic18f85j94.h: 16203: struct {
[; ;pic18f85j94.h: 16204: unsigned T5GSS0 :1;
[; ;pic18f85j94.h: 16205: unsigned T5GSS1 :1;
[; ;pic18f85j94.h: 16206: unsigned :1;
[; ;pic18f85j94.h: 16207: unsigned T5GGO :1;
[; ;pic18f85j94.h: 16208: };
[; ;pic18f85j94.h: 16209: struct {
[; ;pic18f85j94.h: 16210: unsigned :3;
[; ;pic18f85j94.h: 16211: unsigned NOT_T5DONE :1;
[; ;pic18f85j94.h: 16212: };
[; ;pic18f85j94.h: 16213: struct {
[; ;pic18f85j94.h: 16214: unsigned :3;
[; ;pic18f85j94.h: 16215: unsigned nT5DONE :1;
[; ;pic18f85j94.h: 16216: };
[; ;pic18f85j94.h: 16217: } T5GCONbits_t;
[; ;pic18f85j94.h: 16218: extern volatile T5GCONbits_t T5GCONbits @ 0xF13;
[; ;pic18f85j94.h: 16288: extern volatile unsigned char T5CON @ 0xF14;
"16290
[; ;pic18f85j94.h: 16290: asm("T5CON equ 0F14h");
[; <" T5CON equ 0F14h ;# ">
[; ;pic18f85j94.h: 16293: typedef union {
[; ;pic18f85j94.h: 16294: struct {
[; ;pic18f85j94.h: 16295: unsigned :2;
[; ;pic18f85j94.h: 16296: unsigned NOT_T5SYNC :1;
[; ;pic18f85j94.h: 16297: };
[; ;pic18f85j94.h: 16298: struct {
[; ;pic18f85j94.h: 16299: unsigned TMR5ON :1;
[; ;pic18f85j94.h: 16300: unsigned RD16 :1;
[; ;pic18f85j94.h: 16301: unsigned nT5SYNC :1;
[; ;pic18f85j94.h: 16302: unsigned SOSCEN :1;
[; ;pic18f85j94.h: 16303: unsigned TCKPS :2;
[; ;pic18f85j94.h: 16304: unsigned TMR5CS :2;
[; ;pic18f85j94.h: 16305: };
[; ;pic18f85j94.h: 16306: struct {
[; ;pic18f85j94.h: 16307: unsigned :4;
[; ;pic18f85j94.h: 16308: unsigned T5CKPS0 :1;
[; ;pic18f85j94.h: 16309: unsigned T5CKPS1 :1;
[; ;pic18f85j94.h: 16310: unsigned TMR5CS0 :1;
[; ;pic18f85j94.h: 16311: unsigned TMR5CS1 :1;
[; ;pic18f85j94.h: 16312: };
[; ;pic18f85j94.h: 16313: struct {
[; ;pic18f85j94.h: 16314: unsigned :1;
[; ;pic18f85j94.h: 16315: unsigned RD165 :1;
[; ;pic18f85j94.h: 16316: unsigned :1;
[; ;pic18f85j94.h: 16317: unsigned SOSCEN5 :1;
[; ;pic18f85j94.h: 16318: unsigned :3;
[; ;pic18f85j94.h: 16319: unsigned T5RD16 :1;
[; ;pic18f85j94.h: 16320: };
[; ;pic18f85j94.h: 16321: struct {
[; ;pic18f85j94.h: 16322: unsigned :3;
[; ;pic18f85j94.h: 16323: unsigned T5OSCEN :1;
[; ;pic18f85j94.h: 16324: };
[; ;pic18f85j94.h: 16325: } T5CONbits_t;
[; ;pic18f85j94.h: 16326: extern volatile T5CONbits_t T5CONbits @ 0xF14;
[; ;pic18f85j94.h: 16406: extern volatile unsigned short TMR5 @ 0xF15;
"16408
[; ;pic18f85j94.h: 16408: asm("TMR5 equ 0F15h");
[; <" TMR5 equ 0F15h ;# ">
[; ;pic18f85j94.h: 16413: extern volatile unsigned char TMR5L @ 0xF15;
"16415
[; ;pic18f85j94.h: 16415: asm("TMR5L equ 0F15h");
[; <" TMR5L equ 0F15h ;# ">
[; ;pic18f85j94.h: 16418: typedef union {
[; ;pic18f85j94.h: 16419: struct {
[; ;pic18f85j94.h: 16420: unsigned TMR5L :8;
[; ;pic18f85j94.h: 16421: };
[; ;pic18f85j94.h: 16422: } TMR5Lbits_t;
[; ;pic18f85j94.h: 16423: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF15;
[; ;pic18f85j94.h: 16433: extern volatile unsigned char TMR5H @ 0xF16;
"16435
[; ;pic18f85j94.h: 16435: asm("TMR5H equ 0F16h");
[; <" TMR5H equ 0F16h ;# ">
[; ;pic18f85j94.h: 16438: typedef union {
[; ;pic18f85j94.h: 16439: struct {
[; ;pic18f85j94.h: 16440: unsigned TMR5H :8;
[; ;pic18f85j94.h: 16441: };
[; ;pic18f85j94.h: 16442: } TMR5Hbits_t;
[; ;pic18f85j94.h: 16443: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF16;
[; ;pic18f85j94.h: 16453: extern volatile unsigned char SSP2MSK @ 0xF17;
"16455
[; ;pic18f85j94.h: 16455: asm("SSP2MSK equ 0F17h");
[; <" SSP2MSK equ 0F17h ;# ">
[; ;pic18f85j94.h: 16458: typedef union {
[; ;pic18f85j94.h: 16459: struct {
[; ;pic18f85j94.h: 16460: unsigned SSPMSK :8;
[; ;pic18f85j94.h: 16461: };
[; ;pic18f85j94.h: 16462: struct {
[; ;pic18f85j94.h: 16463: unsigned MSK0 :1;
[; ;pic18f85j94.h: 16464: unsigned MSK1 :1;
[; ;pic18f85j94.h: 16465: unsigned MSK2 :1;
[; ;pic18f85j94.h: 16466: unsigned MSK3 :1;
[; ;pic18f85j94.h: 16467: unsigned MSK4 :1;
[; ;pic18f85j94.h: 16468: unsigned MSK5 :1;
[; ;pic18f85j94.h: 16469: unsigned MSK6 :1;
[; ;pic18f85j94.h: 16470: unsigned MSK7 :1;
[; ;pic18f85j94.h: 16471: };
[; ;pic18f85j94.h: 16472: } SSP2MSKbits_t;
[; ;pic18f85j94.h: 16473: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF17;
[; ;pic18f85j94.h: 16523: extern volatile unsigned char SSP2CON2 @ 0xF18;
"16525
[; ;pic18f85j94.h: 16525: asm("SSP2CON2 equ 0F18h");
[; <" SSP2CON2 equ 0F18h ;# ">
[; ;pic18f85j94.h: 16528: typedef union {
[; ;pic18f85j94.h: 16529: struct {
[; ;pic18f85j94.h: 16530: unsigned SEN :1;
[; ;pic18f85j94.h: 16531: unsigned RSEN :1;
[; ;pic18f85j94.h: 16532: unsigned PEN :1;
[; ;pic18f85j94.h: 16533: unsigned RCEN :1;
[; ;pic18f85j94.h: 16534: unsigned ACKEN :1;
[; ;pic18f85j94.h: 16535: unsigned ACKDT :1;
[; ;pic18f85j94.h: 16536: unsigned ACKSTAT :1;
[; ;pic18f85j94.h: 16537: unsigned GCEN :1;
[; ;pic18f85j94.h: 16538: };
[; ;pic18f85j94.h: 16539: struct {
[; ;pic18f85j94.h: 16540: unsigned :1;
[; ;pic18f85j94.h: 16541: unsigned ADMSK :5;
[; ;pic18f85j94.h: 16542: };
[; ;pic18f85j94.h: 16543: struct {
[; ;pic18f85j94.h: 16544: unsigned :1;
[; ;pic18f85j94.h: 16545: unsigned ADMSK1 :1;
[; ;pic18f85j94.h: 16546: unsigned ADMSK2 :1;
[; ;pic18f85j94.h: 16547: unsigned ADMSK3 :1;
[; ;pic18f85j94.h: 16548: unsigned ADMSK4 :1;
[; ;pic18f85j94.h: 16549: unsigned ADMSK5 :1;
[; ;pic18f85j94.h: 16550: };
[; ;pic18f85j94.h: 16551: struct {
[; ;pic18f85j94.h: 16552: unsigned SEN2 :1;
[; ;pic18f85j94.h: 16553: unsigned ADMSK12 :1;
[; ;pic18f85j94.h: 16554: unsigned ADMSK22 :1;
[; ;pic18f85j94.h: 16555: unsigned ADMSK32 :1;
[; ;pic18f85j94.h: 16556: unsigned ACKEN2 :1;
[; ;pic18f85j94.h: 16557: unsigned ACKDT2 :1;
[; ;pic18f85j94.h: 16558: unsigned ACKSTAT2 :1;
[; ;pic18f85j94.h: 16559: unsigned GCEN2 :1;
[; ;pic18f85j94.h: 16560: };
[; ;pic18f85j94.h: 16561: struct {
[; ;pic18f85j94.h: 16562: unsigned :1;
[; ;pic18f85j94.h: 16563: unsigned RSEN2 :1;
[; ;pic18f85j94.h: 16564: unsigned PEN2 :1;
[; ;pic18f85j94.h: 16565: unsigned RCEN2 :1;
[; ;pic18f85j94.h: 16566: unsigned ADMSK42 :1;
[; ;pic18f85j94.h: 16567: unsigned ADMSK52 :1;
[; ;pic18f85j94.h: 16568: };
[; ;pic18f85j94.h: 16569: } SSP2CON2bits_t;
[; ;pic18f85j94.h: 16570: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF18;
[; ;pic18f85j94.h: 16710: extern volatile unsigned char SSP2CON1 @ 0xF19;
"16712
[; ;pic18f85j94.h: 16712: asm("SSP2CON1 equ 0F19h");
[; <" SSP2CON1 equ 0F19h ;# ">
[; ;pic18f85j94.h: 16715: typedef union {
[; ;pic18f85j94.h: 16716: struct {
[; ;pic18f85j94.h: 16717: unsigned SSPM :4;
[; ;pic18f85j94.h: 16718: unsigned CKP :1;
[; ;pic18f85j94.h: 16719: unsigned SSPEN :1;
[; ;pic18f85j94.h: 16720: unsigned SSPOV :1;
[; ;pic18f85j94.h: 16721: unsigned WCOL :1;
[; ;pic18f85j94.h: 16722: };
[; ;pic18f85j94.h: 16723: struct {
[; ;pic18f85j94.h: 16724: unsigned SSPM0 :1;
[; ;pic18f85j94.h: 16725: unsigned SSPM1 :1;
[; ;pic18f85j94.h: 16726: unsigned SSPM2 :1;
[; ;pic18f85j94.h: 16727: unsigned SSPM3 :1;
[; ;pic18f85j94.h: 16728: };
[; ;pic18f85j94.h: 16729: struct {
[; ;pic18f85j94.h: 16730: unsigned SSPM02 :1;
[; ;pic18f85j94.h: 16731: unsigned SSPM12 :1;
[; ;pic18f85j94.h: 16732: unsigned SSPM22 :1;
[; ;pic18f85j94.h: 16733: unsigned SSPM32 :1;
[; ;pic18f85j94.h: 16734: unsigned CKP2 :1;
[; ;pic18f85j94.h: 16735: unsigned SSPEN2 :1;
[; ;pic18f85j94.h: 16736: unsigned SSPOV2 :1;
[; ;pic18f85j94.h: 16737: unsigned WCOL2 :1;
[; ;pic18f85j94.h: 16738: };
[; ;pic18f85j94.h: 16739: } SSP2CON1bits_t;
[; ;pic18f85j94.h: 16740: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF19;
[; ;pic18f85j94.h: 16830: extern volatile unsigned char SSP2STAT @ 0xF1A;
"16832
[; ;pic18f85j94.h: 16832: asm("SSP2STAT equ 0F1Ah");
[; <" SSP2STAT equ 0F1Ah ;# ">
[; ;pic18f85j94.h: 16835: typedef union {
[; ;pic18f85j94.h: 16836: struct {
[; ;pic18f85j94.h: 16837: unsigned :2;
[; ;pic18f85j94.h: 16838: unsigned R_NOT_W :1;
[; ;pic18f85j94.h: 16839: };
[; ;pic18f85j94.h: 16840: struct {
[; ;pic18f85j94.h: 16841: unsigned :5;
[; ;pic18f85j94.h: 16842: unsigned D_NOT_A :1;
[; ;pic18f85j94.h: 16843: };
[; ;pic18f85j94.h: 16844: struct {
[; ;pic18f85j94.h: 16845: unsigned BF :1;
[; ;pic18f85j94.h: 16846: unsigned UA :1;
[; ;pic18f85j94.h: 16847: unsigned R_nW :1;
[; ;pic18f85j94.h: 16848: unsigned S :1;
[; ;pic18f85j94.h: 16849: unsigned P :1;
[; ;pic18f85j94.h: 16850: unsigned D_nA :1;
[; ;pic18f85j94.h: 16851: unsigned CKE :1;
[; ;pic18f85j94.h: 16852: unsigned SMP :1;
[; ;pic18f85j94.h: 16853: };
[; ;pic18f85j94.h: 16854: struct {
[; ;pic18f85j94.h: 16855: unsigned :2;
[; ;pic18f85j94.h: 16856: unsigned R_W :1;
[; ;pic18f85j94.h: 16857: unsigned :2;
[; ;pic18f85j94.h: 16858: unsigned D_A :1;
[; ;pic18f85j94.h: 16859: };
[; ;pic18f85j94.h: 16860: struct {
[; ;pic18f85j94.h: 16861: unsigned :2;
[; ;pic18f85j94.h: 16862: unsigned nW :1;
[; ;pic18f85j94.h: 16863: unsigned :2;
[; ;pic18f85j94.h: 16864: unsigned nA :1;
[; ;pic18f85j94.h: 16865: };
[; ;pic18f85j94.h: 16866: struct {
[; ;pic18f85j94.h: 16867: unsigned :2;
[; ;pic18f85j94.h: 16868: unsigned NOT_WRITE :1;
[; ;pic18f85j94.h: 16869: };
[; ;pic18f85j94.h: 16870: struct {
[; ;pic18f85j94.h: 16871: unsigned :5;
[; ;pic18f85j94.h: 16872: unsigned NOT_ADDRESS :1;
[; ;pic18f85j94.h: 16873: };
[; ;pic18f85j94.h: 16874: struct {
[; ;pic18f85j94.h: 16875: unsigned :2;
[; ;pic18f85j94.h: 16876: unsigned nWRITE :1;
[; ;pic18f85j94.h: 16877: unsigned :2;
[; ;pic18f85j94.h: 16878: unsigned nADDRESS :1;
[; ;pic18f85j94.h: 16879: };
[; ;pic18f85j94.h: 16880: struct {
[; ;pic18f85j94.h: 16881: unsigned :2;
[; ;pic18f85j94.h: 16882: unsigned READ_WRITE :1;
[; ;pic18f85j94.h: 16883: unsigned :2;
[; ;pic18f85j94.h: 16884: unsigned DATA_ADDRESS :1;
[; ;pic18f85j94.h: 16885: };
[; ;pic18f85j94.h: 16886: struct {
[; ;pic18f85j94.h: 16887: unsigned :2;
[; ;pic18f85j94.h: 16888: unsigned I2C_READ :1;
[; ;pic18f85j94.h: 16889: unsigned I2C_START :1;
[; ;pic18f85j94.h: 16890: unsigned I2C_STOP :1;
[; ;pic18f85j94.h: 16891: unsigned I2C_DAT :1;
[; ;pic18f85j94.h: 16892: };
[; ;pic18f85j94.h: 16893: struct {
[; ;pic18f85j94.h: 16894: unsigned BF2 :1;
[; ;pic18f85j94.h: 16895: unsigned UA2 :1;
[; ;pic18f85j94.h: 16896: unsigned I2C_READ2 :1;
[; ;pic18f85j94.h: 16897: unsigned I2C_START2 :1;
[; ;pic18f85j94.h: 16898: unsigned I2C_STOP2 :1;
[; ;pic18f85j94.h: 16899: unsigned DA2 :1;
[; ;pic18f85j94.h: 16900: unsigned CKE2 :1;
[; ;pic18f85j94.h: 16901: unsigned SMP2 :1;
[; ;pic18f85j94.h: 16902: };
[; ;pic18f85j94.h: 16903: struct {
[; ;pic18f85j94.h: 16904: unsigned :2;
[; ;pic18f85j94.h: 16905: unsigned READ_WRITE2 :1;
[; ;pic18f85j94.h: 16906: unsigned S2 :1;
[; ;pic18f85j94.h: 16907: unsigned P2 :1;
[; ;pic18f85j94.h: 16908: unsigned DATA_ADDRESS2 :1;
[; ;pic18f85j94.h: 16909: };
[; ;pic18f85j94.h: 16910: struct {
[; ;pic18f85j94.h: 16911: unsigned :2;
[; ;pic18f85j94.h: 16912: unsigned RW2 :1;
[; ;pic18f85j94.h: 16913: unsigned START2 :1;
[; ;pic18f85j94.h: 16914: unsigned STOP2 :1;
[; ;pic18f85j94.h: 16915: unsigned D_A2 :1;
[; ;pic18f85j94.h: 16916: };
[; ;pic18f85j94.h: 16917: struct {
[; ;pic18f85j94.h: 16918: unsigned :5;
[; ;pic18f85j94.h: 16919: unsigned D_NOT_A2 :1;
[; ;pic18f85j94.h: 16920: };
[; ;pic18f85j94.h: 16921: struct {
[; ;pic18f85j94.h: 16922: unsigned :2;
[; ;pic18f85j94.h: 16923: unsigned R_W2 :1;
[; ;pic18f85j94.h: 16924: unsigned START :1;
[; ;pic18f85j94.h: 16925: unsigned STOP :1;
[; ;pic18f85j94.h: 16926: unsigned D_nA2 :1;
[; ;pic18f85j94.h: 16927: };
[; ;pic18f85j94.h: 16928: struct {
[; ;pic18f85j94.h: 16929: unsigned :2;
[; ;pic18f85j94.h: 16930: unsigned R_NOT_W2 :1;
[; ;pic18f85j94.h: 16931: };
[; ;pic18f85j94.h: 16932: struct {
[; ;pic18f85j94.h: 16933: unsigned :2;
[; ;pic18f85j94.h: 16934: unsigned R_nW2 :1;
[; ;pic18f85j94.h: 16935: unsigned :2;
[; ;pic18f85j94.h: 16936: unsigned I2C_DAT2 :1;
[; ;pic18f85j94.h: 16937: };
[; ;pic18f85j94.h: 16938: struct {
[; ;pic18f85j94.h: 16939: unsigned :2;
[; ;pic18f85j94.h: 16940: unsigned NOT_W2 :1;
[; ;pic18f85j94.h: 16941: };
[; ;pic18f85j94.h: 16942: struct {
[; ;pic18f85j94.h: 16943: unsigned :5;
[; ;pic18f85j94.h: 16944: unsigned NOT_A2 :1;
[; ;pic18f85j94.h: 16945: };
[; ;pic18f85j94.h: 16946: struct {
[; ;pic18f85j94.h: 16947: unsigned :2;
[; ;pic18f85j94.h: 16948: unsigned nW2 :1;
[; ;pic18f85j94.h: 16949: unsigned :2;
[; ;pic18f85j94.h: 16950: unsigned nA2 :1;
[; ;pic18f85j94.h: 16951: };
[; ;pic18f85j94.h: 16952: struct {
[; ;pic18f85j94.h: 16953: unsigned :2;
[; ;pic18f85j94.h: 16954: unsigned NOT_WRITE2 :1;
[; ;pic18f85j94.h: 16955: };
[; ;pic18f85j94.h: 16956: struct {
[; ;pic18f85j94.h: 16957: unsigned :5;
[; ;pic18f85j94.h: 16958: unsigned NOT_ADDRESS2 :1;
[; ;pic18f85j94.h: 16959: };
[; ;pic18f85j94.h: 16960: struct {
[; ;pic18f85j94.h: 16961: unsigned :2;
[; ;pic18f85j94.h: 16962: unsigned nWRITE2 :1;
[; ;pic18f85j94.h: 16963: unsigned :2;
[; ;pic18f85j94.h: 16964: unsigned nADDRESS2 :1;
[; ;pic18f85j94.h: 16965: };
[; ;pic18f85j94.h: 16966: struct {
[; ;pic18f85j94.h: 16967: unsigned :2;
[; ;pic18f85j94.h: 16968: unsigned R :1;
[; ;pic18f85j94.h: 16969: unsigned :2;
[; ;pic18f85j94.h: 16970: unsigned D :1;
[; ;pic18f85j94.h: 16971: };
[; ;pic18f85j94.h: 16972: struct {
[; ;pic18f85j94.h: 16973: unsigned :2;
[; ;pic18f85j94.h: 16974: unsigned RW :1;
[; ;pic18f85j94.h: 16975: unsigned :2;
[; ;pic18f85j94.h: 16976: unsigned DA :1;
[; ;pic18f85j94.h: 16977: };
[; ;pic18f85j94.h: 16978: } SSP2STATbits_t;
[; ;pic18f85j94.h: 16979: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF1A;
[; ;pic18f85j94.h: 17284: extern volatile unsigned char PSTR3CON @ 0xF1B;
"17286
[; ;pic18f85j94.h: 17286: asm("PSTR3CON equ 0F1Bh");
[; <" PSTR3CON equ 0F1Bh ;# ">
[; ;pic18f85j94.h: 17289: typedef union {
[; ;pic18f85j94.h: 17290: struct {
[; ;pic18f85j94.h: 17291: unsigned STRA :1;
[; ;pic18f85j94.h: 17292: unsigned STRB :1;
[; ;pic18f85j94.h: 17293: unsigned STRC :1;
[; ;pic18f85j94.h: 17294: unsigned STRD :1;
[; ;pic18f85j94.h: 17295: unsigned STRSYNC :1;
[; ;pic18f85j94.h: 17296: unsigned :1;
[; ;pic18f85j94.h: 17297: unsigned CMPL :2;
[; ;pic18f85j94.h: 17298: };
[; ;pic18f85j94.h: 17299: struct {
[; ;pic18f85j94.h: 17300: unsigned :6;
[; ;pic18f85j94.h: 17301: unsigned CMPL0 :1;
[; ;pic18f85j94.h: 17302: unsigned CMPL1 :1;
[; ;pic18f85j94.h: 17303: };
[; ;pic18f85j94.h: 17304: struct {
[; ;pic18f85j94.h: 17305: unsigned STRA3 :1;
[; ;pic18f85j94.h: 17306: unsigned STRB3 :1;
[; ;pic18f85j94.h: 17307: unsigned STRC3 :1;
[; ;pic18f85j94.h: 17308: unsigned STRD3 :1;
[; ;pic18f85j94.h: 17309: unsigned STRSYNC3 :1;
[; ;pic18f85j94.h: 17310: unsigned :1;
[; ;pic18f85j94.h: 17311: unsigned CMPL03 :1;
[; ;pic18f85j94.h: 17312: unsigned CMPL13 :1;
[; ;pic18f85j94.h: 17313: };
[; ;pic18f85j94.h: 17314: struct {
[; ;pic18f85j94.h: 17315: unsigned P3DC02 :1;
[; ;pic18f85j94.h: 17316: unsigned P3DC12 :1;
[; ;pic18f85j94.h: 17317: unsigned P3DC22 :1;
[; ;pic18f85j94.h: 17318: unsigned P3DC32 :1;
[; ;pic18f85j94.h: 17319: unsigned P3DC42 :1;
[; ;pic18f85j94.h: 17320: unsigned :1;
[; ;pic18f85j94.h: 17321: unsigned P3DC62 :1;
[; ;pic18f85j94.h: 17322: };
[; ;pic18f85j94.h: 17323: struct {
[; ;pic18f85j94.h: 17324: unsigned P3DC0CON :1;
[; ;pic18f85j94.h: 17325: unsigned P3DC1CON :1;
[; ;pic18f85j94.h: 17326: unsigned P3DC2CON :1;
[; ;pic18f85j94.h: 17327: unsigned P3DC3CON :1;
[; ;pic18f85j94.h: 17328: unsigned P3DC4CON :1;
[; ;pic18f85j94.h: 17329: unsigned :1;
[; ;pic18f85j94.h: 17330: unsigned P3DC6CON :1;
[; ;pic18f85j94.h: 17331: };
[; ;pic18f85j94.h: 17332: } PSTR3CONbits_t;
[; ;pic18f85j94.h: 17333: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF1B;
[; ;pic18f85j94.h: 17473: extern volatile unsigned char PSTR2CON @ 0xF1C;
"17475
[; ;pic18f85j94.h: 17475: asm("PSTR2CON equ 0F1Ch");
[; <" PSTR2CON equ 0F1Ch ;# ">
[; ;pic18f85j94.h: 17478: typedef union {
[; ;pic18f85j94.h: 17479: struct {
[; ;pic18f85j94.h: 17480: unsigned STRA :1;
[; ;pic18f85j94.h: 17481: unsigned STRB :1;
[; ;pic18f85j94.h: 17482: unsigned STRC :1;
[; ;pic18f85j94.h: 17483: unsigned STRD :1;
[; ;pic18f85j94.h: 17484: unsigned STRSYNC :1;
[; ;pic18f85j94.h: 17485: unsigned :1;
[; ;pic18f85j94.h: 17486: unsigned CMPL :2;
[; ;pic18f85j94.h: 17487: };
[; ;pic18f85j94.h: 17488: struct {
[; ;pic18f85j94.h: 17489: unsigned :6;
[; ;pic18f85j94.h: 17490: unsigned CMPL0 :1;
[; ;pic18f85j94.h: 17491: unsigned CMPL1 :1;
[; ;pic18f85j94.h: 17492: };
[; ;pic18f85j94.h: 17493: struct {
[; ;pic18f85j94.h: 17494: unsigned STRA2 :1;
[; ;pic18f85j94.h: 17495: unsigned STRB2 :1;
[; ;pic18f85j94.h: 17496: unsigned STRC2 :1;
[; ;pic18f85j94.h: 17497: unsigned STRD2 :1;
[; ;pic18f85j94.h: 17498: unsigned STRSYNC2 :1;
[; ;pic18f85j94.h: 17499: unsigned :1;
[; ;pic18f85j94.h: 17500: unsigned CMPL02 :1;
[; ;pic18f85j94.h: 17501: unsigned CMPL12 :1;
[; ;pic18f85j94.h: 17502: };
[; ;pic18f85j94.h: 17503: struct {
[; ;pic18f85j94.h: 17504: unsigned P2DC02 :1;
[; ;pic18f85j94.h: 17505: unsigned P2DC12 :1;
[; ;pic18f85j94.h: 17506: unsigned P2DC22 :1;
[; ;pic18f85j94.h: 17507: unsigned P2DC32 :1;
[; ;pic18f85j94.h: 17508: unsigned P2DC42 :1;
[; ;pic18f85j94.h: 17509: unsigned :1;
[; ;pic18f85j94.h: 17510: unsigned P2DC62 :1;
[; ;pic18f85j94.h: 17511: };
[; ;pic18f85j94.h: 17512: struct {
[; ;pic18f85j94.h: 17513: unsigned P2DC0CON :1;
[; ;pic18f85j94.h: 17514: unsigned P2DC1CON :1;
[; ;pic18f85j94.h: 17515: unsigned P2DC2CON :1;
[; ;pic18f85j94.h: 17516: unsigned P2DC3CON :1;
[; ;pic18f85j94.h: 17517: unsigned P2DC4CON :1;
[; ;pic18f85j94.h: 17518: unsigned :1;
[; ;pic18f85j94.h: 17519: unsigned P2DC6CON :1;
[; ;pic18f85j94.h: 17520: };
[; ;pic18f85j94.h: 17521: } PSTR2CONbits_t;
[; ;pic18f85j94.h: 17522: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xF1C;
[; ;pic18f85j94.h: 17662: extern volatile unsigned char TXREG2 @ 0xF1D;
"17664
[; ;pic18f85j94.h: 17664: asm("TXREG2 equ 0F1Dh");
[; <" TXREG2 equ 0F1Dh ;# ">
[; ;pic18f85j94.h: 17667: typedef union {
[; ;pic18f85j94.h: 17668: struct {
[; ;pic18f85j94.h: 17669: unsigned TXREG2 :8;
[; ;pic18f85j94.h: 17670: };
[; ;pic18f85j94.h: 17671: } TXREG2bits_t;
[; ;pic18f85j94.h: 17672: extern volatile TXREG2bits_t TXREG2bits @ 0xF1D;
[; ;pic18f85j94.h: 17682: extern volatile unsigned char RCREG2 @ 0xF1E;
"17684
[; ;pic18f85j94.h: 17684: asm("RCREG2 equ 0F1Eh");
[; <" RCREG2 equ 0F1Eh ;# ">
[; ;pic18f85j94.h: 17687: typedef union {
[; ;pic18f85j94.h: 17688: struct {
[; ;pic18f85j94.h: 17689: unsigned RCREG2 :8;
[; ;pic18f85j94.h: 17690: };
[; ;pic18f85j94.h: 17691: } RCREG2bits_t;
[; ;pic18f85j94.h: 17692: extern volatile RCREG2bits_t RCREG2bits @ 0xF1E;
[; ;pic18f85j94.h: 17702: extern volatile unsigned char SPBRG2 @ 0xF1F;
"17704
[; ;pic18f85j94.h: 17704: asm("SPBRG2 equ 0F1Fh");
[; <" SPBRG2 equ 0F1Fh ;# ">
[; ;pic18f85j94.h: 17707: typedef union {
[; ;pic18f85j94.h: 17708: struct {
[; ;pic18f85j94.h: 17709: unsigned SPBRG2 :8;
[; ;pic18f85j94.h: 17710: };
[; ;pic18f85j94.h: 17711: struct {
[; ;pic18f85j94.h: 17712: unsigned BRG0 :1;
[; ;pic18f85j94.h: 17713: unsigned BRG1 :1;
[; ;pic18f85j94.h: 17714: unsigned BRG2 :1;
[; ;pic18f85j94.h: 17715: unsigned BRG3 :1;
[; ;pic18f85j94.h: 17716: unsigned BRG4 :1;
[; ;pic18f85j94.h: 17717: unsigned BRG5 :1;
[; ;pic18f85j94.h: 17718: unsigned BRG6 :1;
[; ;pic18f85j94.h: 17719: unsigned BRG7 :1;
[; ;pic18f85j94.h: 17720: };
[; ;pic18f85j94.h: 17721: } SPBRG2bits_t;
[; ;pic18f85j94.h: 17722: extern volatile SPBRG2bits_t SPBRG2bits @ 0xF1F;
[; ;pic18f85j94.h: 17772: extern volatile unsigned char SPBRGH2 @ 0xF20;
"17774
[; ;pic18f85j94.h: 17774: asm("SPBRGH2 equ 0F20h");
[; <" SPBRGH2 equ 0F20h ;# ">
[; ;pic18f85j94.h: 17777: typedef union {
[; ;pic18f85j94.h: 17778: struct {
[; ;pic18f85j94.h: 17779: unsigned SPBRGH2 :8;
[; ;pic18f85j94.h: 17780: };
[; ;pic18f85j94.h: 17781: struct {
[; ;pic18f85j94.h: 17782: unsigned BRG8 :1;
[; ;pic18f85j94.h: 17783: unsigned BRG9 :1;
[; ;pic18f85j94.h: 17784: unsigned BRG10 :1;
[; ;pic18f85j94.h: 17785: unsigned BRG11 :1;
[; ;pic18f85j94.h: 17786: unsigned BRG12 :1;
[; ;pic18f85j94.h: 17787: unsigned BRG13 :1;
[; ;pic18f85j94.h: 17788: unsigned BRG14 :1;
[; ;pic18f85j94.h: 17789: unsigned BRG15 :1;
[; ;pic18f85j94.h: 17790: };
[; ;pic18f85j94.h: 17791: } SPBRGH2bits_t;
[; ;pic18f85j94.h: 17792: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF20;
[; ;pic18f85j94.h: 17842: extern volatile unsigned char DSGPR3 @ 0xF21;
"17844
[; ;pic18f85j94.h: 17844: asm("DSGPR3 equ 0F21h");
[; <" DSGPR3 equ 0F21h ;# ">
[; ;pic18f85j94.h: 17847: typedef union {
[; ;pic18f85j94.h: 17848: struct {
[; ;pic18f85j94.h: 17849: unsigned DSGPR3 :8;
[; ;pic18f85j94.h: 17850: };
[; ;pic18f85j94.h: 17851: } DSGPR3bits_t;
[; ;pic18f85j94.h: 17852: extern volatile DSGPR3bits_t DSGPR3bits @ 0xF21;
[; ;pic18f85j94.h: 17862: extern volatile unsigned char DSGPR2 @ 0xF22;
"17864
[; ;pic18f85j94.h: 17864: asm("DSGPR2 equ 0F22h");
[; <" DSGPR2 equ 0F22h ;# ">
[; ;pic18f85j94.h: 17867: typedef union {
[; ;pic18f85j94.h: 17868: struct {
[; ;pic18f85j94.h: 17869: unsigned DSGPR2 :8;
[; ;pic18f85j94.h: 17870: };
[; ;pic18f85j94.h: 17871: } DSGPR2bits_t;
[; ;pic18f85j94.h: 17872: extern volatile DSGPR2bits_t DSGPR2bits @ 0xF22;
[; ;pic18f85j94.h: 17882: extern volatile unsigned char DSGPR1 @ 0xF23;
"17884
[; ;pic18f85j94.h: 17884: asm("DSGPR1 equ 0F23h");
[; <" DSGPR1 equ 0F23h ;# ">
[; ;pic18f85j94.h: 17887: typedef union {
[; ;pic18f85j94.h: 17888: struct {
[; ;pic18f85j94.h: 17889: unsigned DSGPR1 :8;
[; ;pic18f85j94.h: 17890: };
[; ;pic18f85j94.h: 17891: } DSGPR1bits_t;
[; ;pic18f85j94.h: 17892: extern volatile DSGPR1bits_t DSGPR1bits @ 0xF23;
[; ;pic18f85j94.h: 17902: extern volatile unsigned char DSGPR0 @ 0xF24;
"17904
[; ;pic18f85j94.h: 17904: asm("DSGPR0 equ 0F24h");
[; <" DSGPR0 equ 0F24h ;# ">
[; ;pic18f85j94.h: 17907: typedef union {
[; ;pic18f85j94.h: 17908: struct {
[; ;pic18f85j94.h: 17909: unsigned DSGPR0 :8;
[; ;pic18f85j94.h: 17910: };
[; ;pic18f85j94.h: 17911: } DSGPR0bits_t;
[; ;pic18f85j94.h: 17912: extern volatile DSGPR0bits_t DSGPR0bits @ 0xF24;
[; ;pic18f85j94.h: 17922: extern volatile unsigned char DSWAKEH @ 0xF25;
"17924
[; ;pic18f85j94.h: 17924: asm("DSWAKEH equ 0F25h");
[; <" DSWAKEH equ 0F25h ;# ">
[; ;pic18f85j94.h: 17927: typedef union {
[; ;pic18f85j94.h: 17928: struct {
[; ;pic18f85j94.h: 17929: unsigned DSINT0 :1;
[; ;pic18f85j94.h: 17930: };
[; ;pic18f85j94.h: 17931: } DSWAKEHbits_t;
[; ;pic18f85j94.h: 17932: extern volatile DSWAKEHbits_t DSWAKEHbits @ 0xF25;
[; ;pic18f85j94.h: 17942: extern volatile unsigned char DSWAKEL @ 0xF26;
"17944
[; ;pic18f85j94.h: 17944: asm("DSWAKEL equ 0F26h");
[; <" DSWAKEL equ 0F26h ;# ">
[; ;pic18f85j94.h: 17947: typedef union {
[; ;pic18f85j94.h: 17948: struct {
[; ;pic18f85j94.h: 17949: unsigned DSPOR :1;
[; ;pic18f85j94.h: 17950: unsigned DSICD :1;
[; ;pic18f85j94.h: 17951: unsigned DSMCLR :1;
[; ;pic18f85j94.h: 17952: unsigned DSRTC :1;
[; ;pic18f85j94.h: 17953: unsigned DSWDT :1;
[; ;pic18f85j94.h: 17954: unsigned DSULP :1;
[; ;pic18f85j94.h: 17955: unsigned BOR :1;
[; ;pic18f85j94.h: 17956: unsigned DSFLT :1;
[; ;pic18f85j94.h: 17957: };
[; ;pic18f85j94.h: 17958: } DSWAKELbits_t;
[; ;pic18f85j94.h: 17959: extern volatile DSWAKELbits_t DSWAKELbits @ 0xF26;
[; ;pic18f85j94.h: 18004: extern volatile unsigned char DSCONH @ 0xF27;
"18006
[; ;pic18f85j94.h: 18006: asm("DSCONH equ 0F27h");
[; <" DSCONH equ 0F27h ;# ">
[; ;pic18f85j94.h: 18009: typedef union {
[; ;pic18f85j94.h: 18010: struct {
[; ;pic18f85j94.h: 18011: unsigned RTCWDIS :1;
[; ;pic18f85j94.h: 18012: unsigned :6;
[; ;pic18f85j94.h: 18013: unsigned DSEN :1;
[; ;pic18f85j94.h: 18014: };
[; ;pic18f85j94.h: 18015: } DSCONHbits_t;
[; ;pic18f85j94.h: 18016: extern volatile DSCONHbits_t DSCONHbits @ 0xF27;
[; ;pic18f85j94.h: 18031: extern volatile unsigned char DSCONL @ 0xF28;
"18033
[; ;pic18f85j94.h: 18033: asm("DSCONL equ 0F28h");
[; <" DSCONL equ 0F28h ;# ">
[; ;pic18f85j94.h: 18036: typedef union {
[; ;pic18f85j94.h: 18037: struct {
[; ;pic18f85j94.h: 18038: unsigned RELEASE :1;
[; ;pic18f85j94.h: 18039: unsigned DSBOR :1;
[; ;pic18f85j94.h: 18040: unsigned ULPWDIS :1;
[; ;pic18f85j94.h: 18041: };
[; ;pic18f85j94.h: 18042: } DSCONLbits_t;
[; ;pic18f85j94.h: 18043: extern volatile DSCONLbits_t DSCONLbits @ 0xF28;
[; ;pic18f85j94.h: 18063: extern volatile unsigned char TXREG3 @ 0xF29;
"18065
[; ;pic18f85j94.h: 18065: asm("TXREG3 equ 0F29h");
[; <" TXREG3 equ 0F29h ;# ">
[; ;pic18f85j94.h: 18068: typedef union {
[; ;pic18f85j94.h: 18069: struct {
[; ;pic18f85j94.h: 18070: unsigned TXREG3 :8;
[; ;pic18f85j94.h: 18071: };
[; ;pic18f85j94.h: 18072: } TXREG3bits_t;
[; ;pic18f85j94.h: 18073: extern volatile TXREG3bits_t TXREG3bits @ 0xF29;
[; ;pic18f85j94.h: 18083: extern volatile unsigned char RCREG3 @ 0xF2A;
"18085
[; ;pic18f85j94.h: 18085: asm("RCREG3 equ 0F2Ah");
[; <" RCREG3 equ 0F2Ah ;# ">
[; ;pic18f85j94.h: 18088: typedef union {
[; ;pic18f85j94.h: 18089: struct {
[; ;pic18f85j94.h: 18090: unsigned RCREG3 :8;
[; ;pic18f85j94.h: 18091: };
[; ;pic18f85j94.h: 18092: } RCREG3bits_t;
[; ;pic18f85j94.h: 18093: extern volatile RCREG3bits_t RCREG3bits @ 0xF2A;
[; ;pic18f85j94.h: 18103: extern volatile unsigned char SPBRG3 @ 0xF2B;
"18105
[; ;pic18f85j94.h: 18105: asm("SPBRG3 equ 0F2Bh");
[; <" SPBRG3 equ 0F2Bh ;# ">
[; ;pic18f85j94.h: 18108: typedef union {
[; ;pic18f85j94.h: 18109: struct {
[; ;pic18f85j94.h: 18110: unsigned SPBRG3 :8;
[; ;pic18f85j94.h: 18111: };
[; ;pic18f85j94.h: 18112: struct {
[; ;pic18f85j94.h: 18113: unsigned BRG0 :1;
[; ;pic18f85j94.h: 18114: unsigned BRG1 :1;
[; ;pic18f85j94.h: 18115: unsigned BRG2 :1;
[; ;pic18f85j94.h: 18116: unsigned BRG3 :1;
[; ;pic18f85j94.h: 18117: unsigned BRG4 :1;
[; ;pic18f85j94.h: 18118: unsigned BRG5 :1;
[; ;pic18f85j94.h: 18119: unsigned BRG6 :1;
[; ;pic18f85j94.h: 18120: unsigned BRG7 :1;
[; ;pic18f85j94.h: 18121: };
[; ;pic18f85j94.h: 18122: } SPBRG3bits_t;
[; ;pic18f85j94.h: 18123: extern volatile SPBRG3bits_t SPBRG3bits @ 0xF2B;
[; ;pic18f85j94.h: 18173: extern volatile unsigned char SPBRGH3 @ 0xF2C;
"18175
[; ;pic18f85j94.h: 18175: asm("SPBRGH3 equ 0F2Ch");
[; <" SPBRGH3 equ 0F2Ch ;# ">
[; ;pic18f85j94.h: 18178: typedef union {
[; ;pic18f85j94.h: 18179: struct {
[; ;pic18f85j94.h: 18180: unsigned SPBRGH3 :8;
[; ;pic18f85j94.h: 18181: };
[; ;pic18f85j94.h: 18182: struct {
[; ;pic18f85j94.h: 18183: unsigned BRG8 :1;
[; ;pic18f85j94.h: 18184: unsigned BRG9 :1;
[; ;pic18f85j94.h: 18185: unsigned BRG10 :1;
[; ;pic18f85j94.h: 18186: unsigned BRG11 :1;
[; ;pic18f85j94.h: 18187: unsigned BRG12 :1;
[; ;pic18f85j94.h: 18188: unsigned BRG13 :1;
[; ;pic18f85j94.h: 18189: unsigned BRG14 :1;
[; ;pic18f85j94.h: 18190: unsigned BRG15 :1;
[; ;pic18f85j94.h: 18191: };
[; ;pic18f85j94.h: 18192: } SPBRGH3bits_t;
[; ;pic18f85j94.h: 18193: extern volatile SPBRGH3bits_t SPBRGH3bits @ 0xF2C;
[; ;pic18f85j94.h: 18243: extern volatile unsigned char BAUDCON3 @ 0xF2D;
"18245
[; ;pic18f85j94.h: 18245: asm("BAUDCON3 equ 0F2Dh");
[; <" BAUDCON3 equ 0F2Dh ;# ">
[; ;pic18f85j94.h: 18248: typedef union {
[; ;pic18f85j94.h: 18249: struct {
[; ;pic18f85j94.h: 18250: unsigned ABDEN :1;
[; ;pic18f85j94.h: 18251: unsigned WUE :1;
[; ;pic18f85j94.h: 18252: unsigned IREN :1;
[; ;pic18f85j94.h: 18253: unsigned BRG16 :1;
[; ;pic18f85j94.h: 18254: unsigned TXCKP :1;
[; ;pic18f85j94.h: 18255: unsigned RXDTP :1;
[; ;pic18f85j94.h: 18256: unsigned RCIDL :1;
[; ;pic18f85j94.h: 18257: unsigned ABDOVF :1;
[; ;pic18f85j94.h: 18258: };
[; ;pic18f85j94.h: 18259: struct {
[; ;pic18f85j94.h: 18260: unsigned ABDEN3 :1;
[; ;pic18f85j94.h: 18261: unsigned WUE3 :1;
[; ;pic18f85j94.h: 18262: unsigned :1;
[; ;pic18f85j94.h: 18263: unsigned BRG163 :1;
[; ;pic18f85j94.h: 18264: unsigned SCKP3 :1;
[; ;pic18f85j94.h: 18265: unsigned DTRXP3 :1;
[; ;pic18f85j94.h: 18266: unsigned RCIDL3 :1;
[; ;pic18f85j94.h: 18267: unsigned ABDOVF3 :1;
[; ;pic18f85j94.h: 18268: };
[; ;pic18f85j94.h: 18269: struct {
[; ;pic18f85j94.h: 18270: unsigned :4;
[; ;pic18f85j94.h: 18271: unsigned TXCKP3 :1;
[; ;pic18f85j94.h: 18272: unsigned RXDTP3 :1;
[; ;pic18f85j94.h: 18273: unsigned RCMT3 :1;
[; ;pic18f85j94.h: 18274: };
[; ;pic18f85j94.h: 18275: } BAUDCON3bits_t;
[; ;pic18f85j94.h: 18276: extern volatile BAUDCON3bits_t BAUDCON3bits @ 0xF2D;
[; ;pic18f85j94.h: 18371: extern volatile unsigned char TXSTA3 @ 0xF2E;
"18373
[; ;pic18f85j94.h: 18373: asm("TXSTA3 equ 0F2Eh");
[; <" TXSTA3 equ 0F2Eh ;# ">
[; ;pic18f85j94.h: 18376: typedef union {
[; ;pic18f85j94.h: 18377: struct {
[; ;pic18f85j94.h: 18378: unsigned TX9D :1;
[; ;pic18f85j94.h: 18379: unsigned TRMT :1;
[; ;pic18f85j94.h: 18380: unsigned BRGH :1;
[; ;pic18f85j94.h: 18381: unsigned SENDB :1;
[; ;pic18f85j94.h: 18382: unsigned SYNC :1;
[; ;pic18f85j94.h: 18383: unsigned TXEN :1;
[; ;pic18f85j94.h: 18384: unsigned TX9 :1;
[; ;pic18f85j94.h: 18385: unsigned CSRC :1;
[; ;pic18f85j94.h: 18386: };
[; ;pic18f85j94.h: 18387: struct {
[; ;pic18f85j94.h: 18388: unsigned TXD83 :1;
[; ;pic18f85j94.h: 18389: unsigned :5;
[; ;pic18f85j94.h: 18390: unsigned TX8_93 :1;
[; ;pic18f85j94.h: 18391: };
[; ;pic18f85j94.h: 18392: } TXSTA3bits_t;
[; ;pic18f85j94.h: 18393: extern volatile TXSTA3bits_t TXSTA3bits @ 0xF2E;
[; ;pic18f85j94.h: 18448: extern volatile unsigned char RCSTA3 @ 0xF2F;
"18450
[; ;pic18f85j94.h: 18450: asm("RCSTA3 equ 0F2Fh");
[; <" RCSTA3 equ 0F2Fh ;# ">
[; ;pic18f85j94.h: 18453: typedef union {
[; ;pic18f85j94.h: 18454: struct {
[; ;pic18f85j94.h: 18455: unsigned RX9D :1;
[; ;pic18f85j94.h: 18456: unsigned OERR :1;
[; ;pic18f85j94.h: 18457: unsigned FERR :1;
[; ;pic18f85j94.h: 18458: unsigned ADDEN :1;
[; ;pic18f85j94.h: 18459: unsigned CREN :1;
[; ;pic18f85j94.h: 18460: unsigned SREN :1;
[; ;pic18f85j94.h: 18461: unsigned RX9 :1;
[; ;pic18f85j94.h: 18462: unsigned SPEN :1;
[; ;pic18f85j94.h: 18463: };
[; ;pic18f85j94.h: 18464: struct {
[; ;pic18f85j94.h: 18465: unsigned RCD83 :1;
[; ;pic18f85j94.h: 18466: unsigned :5;
[; ;pic18f85j94.h: 18467: unsigned RC8_92 :1;
[; ;pic18f85j94.h: 18468: };
[; ;pic18f85j94.h: 18469: struct {
[; ;pic18f85j94.h: 18470: unsigned :6;
[; ;pic18f85j94.h: 18471: unsigned RC93 :1;
[; ;pic18f85j94.h: 18472: };
[; ;pic18f85j94.h: 18473: } RCSTA3bits_t;
[; ;pic18f85j94.h: 18474: extern volatile RCSTA3bits_t RCSTA3bits @ 0xF2F;
[; ;pic18f85j94.h: 18534: extern volatile unsigned char SPBRGH1 @ 0xF30;
"18536
[; ;pic18f85j94.h: 18536: asm("SPBRGH1 equ 0F30h");
[; <" SPBRGH1 equ 0F30h ;# ">
[; ;pic18f85j94.h: 18539: extern volatile unsigned char SPBRGH @ 0xF30;
"18541
[; ;pic18f85j94.h: 18541: asm("SPBRGH equ 0F30h");
[; <" SPBRGH equ 0F30h ;# ">
[; ;pic18f85j94.h: 18544: typedef union {
[; ;pic18f85j94.h: 18545: struct {
[; ;pic18f85j94.h: 18546: unsigned SPBRGH1 :8;
[; ;pic18f85j94.h: 18547: };
[; ;pic18f85j94.h: 18548: struct {
[; ;pic18f85j94.h: 18549: unsigned BRG8 :1;
[; ;pic18f85j94.h: 18550: unsigned BRG9 :1;
[; ;pic18f85j94.h: 18551: unsigned BRG10 :1;
[; ;pic18f85j94.h: 18552: unsigned BRG11 :1;
[; ;pic18f85j94.h: 18553: unsigned BRG12 :1;
[; ;pic18f85j94.h: 18554: unsigned BRG13 :1;
[; ;pic18f85j94.h: 18555: unsigned BRG14 :1;
[; ;pic18f85j94.h: 18556: unsigned BRG15 :1;
[; ;pic18f85j94.h: 18557: };
[; ;pic18f85j94.h: 18558: } SPBRGH1bits_t;
[; ;pic18f85j94.h: 18559: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xF30;
[; ;pic18f85j94.h: 18607: typedef union {
[; ;pic18f85j94.h: 18608: struct {
[; ;pic18f85j94.h: 18609: unsigned SPBRGH1 :8;
[; ;pic18f85j94.h: 18610: };
[; ;pic18f85j94.h: 18611: struct {
[; ;pic18f85j94.h: 18612: unsigned BRG8 :1;
[; ;pic18f85j94.h: 18613: unsigned BRG9 :1;
[; ;pic18f85j94.h: 18614: unsigned BRG10 :1;
[; ;pic18f85j94.h: 18615: unsigned BRG11 :1;
[; ;pic18f85j94.h: 18616: unsigned BRG12 :1;
[; ;pic18f85j94.h: 18617: unsigned BRG13 :1;
[; ;pic18f85j94.h: 18618: unsigned BRG14 :1;
[; ;pic18f85j94.h: 18619: unsigned BRG15 :1;
[; ;pic18f85j94.h: 18620: };
[; ;pic18f85j94.h: 18621: } SPBRGHbits_t;
[; ;pic18f85j94.h: 18622: extern volatile SPBRGHbits_t SPBRGHbits @ 0xF30;
[; ;pic18f85j94.h: 18672: extern volatile unsigned char BAUDCON2 @ 0xF31;
"18674
[; ;pic18f85j94.h: 18674: asm("BAUDCON2 equ 0F31h");
[; <" BAUDCON2 equ 0F31h ;# ">
[; ;pic18f85j94.h: 18677: typedef union {
[; ;pic18f85j94.h: 18678: struct {
[; ;pic18f85j94.h: 18679: unsigned ABDEN :1;
[; ;pic18f85j94.h: 18680: unsigned WUE :1;
[; ;pic18f85j94.h: 18681: unsigned IREN :1;
[; ;pic18f85j94.h: 18682: unsigned BRG16 :1;
[; ;pic18f85j94.h: 18683: unsigned TXCKP :1;
[; ;pic18f85j94.h: 18684: unsigned RXDTP :1;
[; ;pic18f85j94.h: 18685: unsigned RCIDL :1;
[; ;pic18f85j94.h: 18686: unsigned ABDOVF :1;
[; ;pic18f85j94.h: 18687: };
[; ;pic18f85j94.h: 18688: struct {
[; ;pic18f85j94.h: 18689: unsigned ABDEN2 :1;
[; ;pic18f85j94.h: 18690: unsigned WUE2 :1;
[; ;pic18f85j94.h: 18691: unsigned :1;
[; ;pic18f85j94.h: 18692: unsigned BRG162 :1;
[; ;pic18f85j94.h: 18693: unsigned SCKP2 :1;
[; ;pic18f85j94.h: 18694: unsigned DTRXP2 :1;
[; ;pic18f85j94.h: 18695: unsigned RCIDL2 :1;
[; ;pic18f85j94.h: 18696: unsigned ABDOVF2 :1;
[; ;pic18f85j94.h: 18697: };
[; ;pic18f85j94.h: 18698: struct {
[; ;pic18f85j94.h: 18699: unsigned :4;
[; ;pic18f85j94.h: 18700: unsigned TXCKP2 :1;
[; ;pic18f85j94.h: 18701: unsigned RXDTP2 :1;
[; ;pic18f85j94.h: 18702: unsigned RCMT2 :1;
[; ;pic18f85j94.h: 18703: };
[; ;pic18f85j94.h: 18704: } BAUDCON2bits_t;
[; ;pic18f85j94.h: 18705: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF31;
[; ;pic18f85j94.h: 18800: extern volatile unsigned char TXSTA2 @ 0xF32;
"18802
[; ;pic18f85j94.h: 18802: asm("TXSTA2 equ 0F32h");
[; <" TXSTA2 equ 0F32h ;# ">
[; ;pic18f85j94.h: 18805: typedef union {
[; ;pic18f85j94.h: 18806: struct {
[; ;pic18f85j94.h: 18807: unsigned TX9D :1;
[; ;pic18f85j94.h: 18808: unsigned TRMT :1;
[; ;pic18f85j94.h: 18809: unsigned BRGH :1;
[; ;pic18f85j94.h: 18810: unsigned SENDB :1;
[; ;pic18f85j94.h: 18811: unsigned SYNC :1;
[; ;pic18f85j94.h: 18812: unsigned TXEN :1;
[; ;pic18f85j94.h: 18813: unsigned TX9 :1;
[; ;pic18f85j94.h: 18814: unsigned CSRC :1;
[; ;pic18f85j94.h: 18815: };
[; ;pic18f85j94.h: 18816: struct {
[; ;pic18f85j94.h: 18817: unsigned TXD82 :1;
[; ;pic18f85j94.h: 18818: unsigned :5;
[; ;pic18f85j94.h: 18819: unsigned TX8_92 :1;
[; ;pic18f85j94.h: 18820: };
[; ;pic18f85j94.h: 18821: } TXSTA2bits_t;
[; ;pic18f85j94.h: 18822: extern volatile TXSTA2bits_t TXSTA2bits @ 0xF32;
[; ;pic18f85j94.h: 18877: extern volatile unsigned char RCSTA2 @ 0xF33;
"18879
[; ;pic18f85j94.h: 18879: asm("RCSTA2 equ 0F33h");
[; <" RCSTA2 equ 0F33h ;# ">
[; ;pic18f85j94.h: 18882: typedef union {
[; ;pic18f85j94.h: 18883: struct {
[; ;pic18f85j94.h: 18884: unsigned RX9D :1;
[; ;pic18f85j94.h: 18885: unsigned OERR :1;
[; ;pic18f85j94.h: 18886: unsigned FERR :1;
[; ;pic18f85j94.h: 18887: unsigned ADDEN :1;
[; ;pic18f85j94.h: 18888: unsigned CREN :1;
[; ;pic18f85j94.h: 18889: unsigned SREN :1;
[; ;pic18f85j94.h: 18890: unsigned RX9 :1;
[; ;pic18f85j94.h: 18891: unsigned SPEN :1;
[; ;pic18f85j94.h: 18892: };
[; ;pic18f85j94.h: 18893: struct {
[; ;pic18f85j94.h: 18894: unsigned RCD82 :1;
[; ;pic18f85j94.h: 18895: unsigned :5;
[; ;pic18f85j94.h: 18896: unsigned RC8_92 :1;
[; ;pic18f85j94.h: 18897: };
[; ;pic18f85j94.h: 18898: struct {
[; ;pic18f85j94.h: 18899: unsigned :6;
[; ;pic18f85j94.h: 18900: unsigned RC92 :1;
[; ;pic18f85j94.h: 18901: };
[; ;pic18f85j94.h: 18902: } RCSTA2bits_t;
[; ;pic18f85j94.h: 18903: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF33;
[; ;pic18f85j94.h: 18963: extern volatile unsigned char CCPTMRS2 @ 0xF34;
"18965
[; ;pic18f85j94.h: 18965: asm("CCPTMRS2 equ 0F34h");
[; <" CCPTMRS2 equ 0F34h ;# ">
[; ;pic18f85j94.h: 18968: typedef union {
[; ;pic18f85j94.h: 18969: struct {
[; ;pic18f85j94.h: 18970: unsigned C8TSEL :2;
[; ;pic18f85j94.h: 18971: unsigned C9TSEL :1;
[; ;pic18f85j94.h: 18972: unsigned :1;
[; ;pic18f85j94.h: 18973: unsigned C10TSEL :1;
[; ;pic18f85j94.h: 18974: };
[; ;pic18f85j94.h: 18975: struct {
[; ;pic18f85j94.h: 18976: unsigned C8TSEL0 :1;
[; ;pic18f85j94.h: 18977: unsigned C8TSEL1 :1;
[; ;pic18f85j94.h: 18978: unsigned C9TSEL0 :1;
[; ;pic18f85j94.h: 18979: unsigned :1;
[; ;pic18f85j94.h: 18980: unsigned C10TSEL0 :1;
[; ;pic18f85j94.h: 18981: };
[; ;pic18f85j94.h: 18982: } CCPTMRS2bits_t;
[; ;pic18f85j94.h: 18983: extern volatile CCPTMRS2bits_t CCPTMRS2bits @ 0xF34;
[; ;pic18f85j94.h: 19023: extern volatile unsigned char CCPTMRS1 @ 0xF35;
"19025
[; ;pic18f85j94.h: 19025: asm("CCPTMRS1 equ 0F35h");
[; <" CCPTMRS1 equ 0F35h ;# ">
[; ;pic18f85j94.h: 19028: typedef union {
[; ;pic18f85j94.h: 19029: struct {
[; ;pic18f85j94.h: 19030: unsigned C4TSEL :2;
[; ;pic18f85j94.h: 19031: unsigned C5TSEL :1;
[; ;pic18f85j94.h: 19032: unsigned :1;
[; ;pic18f85j94.h: 19033: unsigned C6TSEL :1;
[; ;pic18f85j94.h: 19034: unsigned :1;
[; ;pic18f85j94.h: 19035: unsigned C7TSEL :2;
[; ;pic18f85j94.h: 19036: };
[; ;pic18f85j94.h: 19037: struct {
[; ;pic18f85j94.h: 19038: unsigned C4TSEL0 :1;
[; ;pic18f85j94.h: 19039: unsigned C4TSEL1 :1;
[; ;pic18f85j94.h: 19040: unsigned C5TSEL0 :1;
[; ;pic18f85j94.h: 19041: unsigned :1;
[; ;pic18f85j94.h: 19042: unsigned C6TSEL0 :1;
[; ;pic18f85j94.h: 19043: unsigned :1;
[; ;pic18f85j94.h: 19044: unsigned C7TSEL0 :1;
[; ;pic18f85j94.h: 19045: unsigned C7TSEL1 :1;
[; ;pic18f85j94.h: 19046: };
[; ;pic18f85j94.h: 19047: } CCPTMRS1bits_t;
[; ;pic18f85j94.h: 19048: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF35;
[; ;pic18f85j94.h: 19103: extern volatile unsigned char CCPTMRS0 @ 0xF36;
"19105
[; ;pic18f85j94.h: 19105: asm("CCPTMRS0 equ 0F36h");
[; <" CCPTMRS0 equ 0F36h ;# ">
[; ;pic18f85j94.h: 19108: typedef union {
[; ;pic18f85j94.h: 19109: struct {
[; ;pic18f85j94.h: 19110: unsigned C1TSEL :3;
[; ;pic18f85j94.h: 19111: unsigned C2TSEL :3;
[; ;pic18f85j94.h: 19112: unsigned C3TSEL :2;
[; ;pic18f85j94.h: 19113: };
[; ;pic18f85j94.h: 19114: struct {
[; ;pic18f85j94.h: 19115: unsigned C1TSEL0 :1;
[; ;pic18f85j94.h: 19116: unsigned C1TSEL1 :1;
[; ;pic18f85j94.h: 19117: unsigned C1TSEL2 :1;
[; ;pic18f85j94.h: 19118: unsigned C2TSEL0 :1;
[; ;pic18f85j94.h: 19119: unsigned C2TSEL1 :1;
[; ;pic18f85j94.h: 19120: unsigned C2TSEL2 :1;
[; ;pic18f85j94.h: 19121: unsigned C3TSEL0 :1;
[; ;pic18f85j94.h: 19122: unsigned C3TSEL1 :1;
[; ;pic18f85j94.h: 19123: };
[; ;pic18f85j94.h: 19124: } CCPTMRS0bits_t;
[; ;pic18f85j94.h: 19125: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF36;
[; ;pic18f85j94.h: 19185: extern volatile unsigned char CM3CON @ 0xF37;
"19187
[; ;pic18f85j94.h: 19187: asm("CM3CON equ 0F37h");
[; <" CM3CON equ 0F37h ;# ">
[; ;pic18f85j94.h: 19190: typedef union {
[; ;pic18f85j94.h: 19191: struct {
[; ;pic18f85j94.h: 19192: unsigned CCH :2;
[; ;pic18f85j94.h: 19193: unsigned CREF :1;
[; ;pic18f85j94.h: 19194: unsigned EVPOL :2;
[; ;pic18f85j94.h: 19195: unsigned CPOL :1;
[; ;pic18f85j94.h: 19196: unsigned COE :1;
[; ;pic18f85j94.h: 19197: unsigned CON :1;
[; ;pic18f85j94.h: 19198: };
[; ;pic18f85j94.h: 19199: struct {
[; ;pic18f85j94.h: 19200: unsigned CCH0 :1;
[; ;pic18f85j94.h: 19201: unsigned CCH1 :1;
[; ;pic18f85j94.h: 19202: unsigned :1;
[; ;pic18f85j94.h: 19203: unsigned EVPOL0 :1;
[; ;pic18f85j94.h: 19204: unsigned EVPOL1 :1;
[; ;pic18f85j94.h: 19205: };
[; ;pic18f85j94.h: 19206: struct {
[; ;pic18f85j94.h: 19207: unsigned CCH03 :1;
[; ;pic18f85j94.h: 19208: unsigned CCH13 :1;
[; ;pic18f85j94.h: 19209: unsigned CREF3 :1;
[; ;pic18f85j94.h: 19210: unsigned EVPOL03 :1;
[; ;pic18f85j94.h: 19211: unsigned EVPOL13 :1;
[; ;pic18f85j94.h: 19212: unsigned CPOL3 :1;
[; ;pic18f85j94.h: 19213: unsigned COE3 :1;
[; ;pic18f85j94.h: 19214: unsigned CON3 :1;
[; ;pic18f85j94.h: 19215: };
[; ;pic18f85j94.h: 19216: } CM3CONbits_t;
[; ;pic18f85j94.h: 19217: extern volatile CM3CONbits_t CM3CONbits @ 0xF37;
[; ;pic18f85j94.h: 19312: extern volatile unsigned char CM2CON @ 0xF38;
"19314
[; ;pic18f85j94.h: 19314: asm("CM2CON equ 0F38h");
[; <" CM2CON equ 0F38h ;# ">
[; ;pic18f85j94.h: 19317: typedef union {
[; ;pic18f85j94.h: 19318: struct {
[; ;pic18f85j94.h: 19319: unsigned CCH :2;
[; ;pic18f85j94.h: 19320: unsigned CREF :1;
[; ;pic18f85j94.h: 19321: unsigned EVPOL :2;
[; ;pic18f85j94.h: 19322: unsigned CPOL :1;
[; ;pic18f85j94.h: 19323: unsigned COE :1;
[; ;pic18f85j94.h: 19324: unsigned CON :1;
[; ;pic18f85j94.h: 19325: };
[; ;pic18f85j94.h: 19326: struct {
[; ;pic18f85j94.h: 19327: unsigned CCH0 :1;
[; ;pic18f85j94.h: 19328: unsigned CCH1 :1;
[; ;pic18f85j94.h: 19329: unsigned :1;
[; ;pic18f85j94.h: 19330: unsigned EVPOL0 :1;
[; ;pic18f85j94.h: 19331: unsigned EVPOL1 :1;
[; ;pic18f85j94.h: 19332: };
[; ;pic18f85j94.h: 19333: struct {
[; ;pic18f85j94.h: 19334: unsigned CCH02 :1;
[; ;pic18f85j94.h: 19335: unsigned CCH12 :1;
[; ;pic18f85j94.h: 19336: unsigned CREF2 :1;
[; ;pic18f85j94.h: 19337: unsigned EVPOL02 :1;
[; ;pic18f85j94.h: 19338: unsigned EVPOL12 :1;
[; ;pic18f85j94.h: 19339: unsigned CPOL2 :1;
[; ;pic18f85j94.h: 19340: unsigned COE2 :1;
[; ;pic18f85j94.h: 19341: unsigned CON2 :1;
[; ;pic18f85j94.h: 19342: };
[; ;pic18f85j94.h: 19343: } CM2CONbits_t;
[; ;pic18f85j94.h: 19344: extern volatile CM2CONbits_t CM2CONbits @ 0xF38;
[; ;pic18f85j94.h: 19439: extern volatile unsigned char SSP2CON3 @ 0xF39;
"19441
[; ;pic18f85j94.h: 19441: asm("SSP2CON3 equ 0F39h");
[; <" SSP2CON3 equ 0F39h ;# ">
[; ;pic18f85j94.h: 19444: typedef union {
[; ;pic18f85j94.h: 19445: struct {
[; ;pic18f85j94.h: 19446: unsigned DHEN :1;
[; ;pic18f85j94.h: 19447: unsigned AHEN :1;
[; ;pic18f85j94.h: 19448: unsigned SBCDE :1;
[; ;pic18f85j94.h: 19449: unsigned SDAHT :1;
[; ;pic18f85j94.h: 19450: unsigned BOEN :1;
[; ;pic18f85j94.h: 19451: unsigned SCIE :1;
[; ;pic18f85j94.h: 19452: unsigned PCIE :1;
[; ;pic18f85j94.h: 19453: unsigned ACKTIM :1;
[; ;pic18f85j94.h: 19454: };
[; ;pic18f85j94.h: 19455: } SSP2CON3bits_t;
[; ;pic18f85j94.h: 19456: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0xF39;
[; ;pic18f85j94.h: 19501: extern volatile unsigned char T8CON @ 0xF3A;
"19503
[; ;pic18f85j94.h: 19503: asm("T8CON equ 0F3Ah");
[; <" T8CON equ 0F3Ah ;# ">
[; ;pic18f85j94.h: 19506: typedef union {
[; ;pic18f85j94.h: 19507: struct {
[; ;pic18f85j94.h: 19508: unsigned T8CKPS :2;
[; ;pic18f85j94.h: 19509: unsigned TMR8ON :1;
[; ;pic18f85j94.h: 19510: unsigned T8OUTPS :4;
[; ;pic18f85j94.h: 19511: };
[; ;pic18f85j94.h: 19512: struct {
[; ;pic18f85j94.h: 19513: unsigned T8CKPS0 :1;
[; ;pic18f85j94.h: 19514: unsigned T8CKPS1 :1;
[; ;pic18f85j94.h: 19515: unsigned :1;
[; ;pic18f85j94.h: 19516: unsigned T8OUTPS0 :1;
[; ;pic18f85j94.h: 19517: unsigned T8OUTPS1 :1;
[; ;pic18f85j94.h: 19518: unsigned T8OUTPS2 :1;
[; ;pic18f85j94.h: 19519: unsigned T8OUTPS3 :1;
[; ;pic18f85j94.h: 19520: };
[; ;pic18f85j94.h: 19521: } T8CONbits_t;
[; ;pic18f85j94.h: 19522: extern volatile T8CONbits_t T8CONbits @ 0xF3A;
[; ;pic18f85j94.h: 19572: extern volatile unsigned char PR8 @ 0xF3B;
"19574
[; ;pic18f85j94.h: 19574: asm("PR8 equ 0F3Bh");
[; <" PR8 equ 0F3Bh ;# ">
[; ;pic18f85j94.h: 19577: typedef union {
[; ;pic18f85j94.h: 19578: struct {
[; ;pic18f85j94.h: 19579: unsigned PR8 :8;
[; ;pic18f85j94.h: 19580: };
[; ;pic18f85j94.h: 19581: } PR8bits_t;
[; ;pic18f85j94.h: 19582: extern volatile PR8bits_t PR8bits @ 0xF3B;
[; ;pic18f85j94.h: 19592: extern volatile unsigned char TMR8 @ 0xF3C;
"19594
[; ;pic18f85j94.h: 19594: asm("TMR8 equ 0F3Ch");
[; <" TMR8 equ 0F3Ch ;# ">
[; ;pic18f85j94.h: 19597: typedef union {
[; ;pic18f85j94.h: 19598: struct {
[; ;pic18f85j94.h: 19599: unsigned TMR8 :8;
[; ;pic18f85j94.h: 19600: };
[; ;pic18f85j94.h: 19601: } TMR8bits_t;
[; ;pic18f85j94.h: 19602: extern volatile TMR8bits_t TMR8bits @ 0xF3C;
[; ;pic18f85j94.h: 19612: extern volatile unsigned char T6CON @ 0xF3D;
"19614
[; ;pic18f85j94.h: 19614: asm("T6CON equ 0F3Dh");
[; <" T6CON equ 0F3Dh ;# ">
[; ;pic18f85j94.h: 19617: typedef union {
[; ;pic18f85j94.h: 19618: struct {
[; ;pic18f85j94.h: 19619: unsigned T6CKPS :2;
[; ;pic18f85j94.h: 19620: unsigned TMR6ON :1;
[; ;pic18f85j94.h: 19621: unsigned T6OUTPS :4;
[; ;pic18f85j94.h: 19622: };
[; ;pic18f85j94.h: 19623: struct {
[; ;pic18f85j94.h: 19624: unsigned T6CKPS0 :1;
[; ;pic18f85j94.h: 19625: unsigned T6CKPS1 :1;
[; ;pic18f85j94.h: 19626: unsigned :1;
[; ;pic18f85j94.h: 19627: unsigned T6OUTPS0 :1;
[; ;pic18f85j94.h: 19628: unsigned T6OUTPS1 :1;
[; ;pic18f85j94.h: 19629: unsigned T6OUTPS2 :1;
[; ;pic18f85j94.h: 19630: unsigned T6OUTPS3 :1;
[; ;pic18f85j94.h: 19631: };
[; ;pic18f85j94.h: 19632: } T6CONbits_t;
[; ;pic18f85j94.h: 19633: extern volatile T6CONbits_t T6CONbits @ 0xF3D;
[; ;pic18f85j94.h: 19683: extern volatile unsigned char PR6 @ 0xF3E;
"19685
[; ;pic18f85j94.h: 19685: asm("PR6 equ 0F3Eh");
[; <" PR6 equ 0F3Eh ;# ">
[; ;pic18f85j94.h: 19688: typedef union {
[; ;pic18f85j94.h: 19689: struct {
[; ;pic18f85j94.h: 19690: unsigned PR6 :8;
[; ;pic18f85j94.h: 19691: };
[; ;pic18f85j94.h: 19692: } PR6bits_t;
[; ;pic18f85j94.h: 19693: extern volatile PR6bits_t PR6bits @ 0xF3E;
[; ;pic18f85j94.h: 19703: extern volatile unsigned char TMR6 @ 0xF3F;
"19705
[; ;pic18f85j94.h: 19705: asm("TMR6 equ 0F3Fh");
[; <" TMR6 equ 0F3Fh ;# ">
[; ;pic18f85j94.h: 19708: typedef union {
[; ;pic18f85j94.h: 19709: struct {
[; ;pic18f85j94.h: 19710: unsigned TMR6 :8;
[; ;pic18f85j94.h: 19711: };
[; ;pic18f85j94.h: 19712: } TMR6bits_t;
[; ;pic18f85j94.h: 19713: extern volatile TMR6bits_t TMR6bits @ 0xF3F;
[; ;pic18f85j94.h: 19723: extern volatile unsigned char CCP10CON @ 0xF40;
"19725
[; ;pic18f85j94.h: 19725: asm("CCP10CON equ 0F40h");
[; <" CCP10CON equ 0F40h ;# ">
[; ;pic18f85j94.h: 19728: typedef union {
[; ;pic18f85j94.h: 19729: struct {
[; ;pic18f85j94.h: 19730: unsigned CCP10M :4;
[; ;pic18f85j94.h: 19731: unsigned DC10B :2;
[; ;pic18f85j94.h: 19732: };
[; ;pic18f85j94.h: 19733: struct {
[; ;pic18f85j94.h: 19734: unsigned CCP10M0 :1;
[; ;pic18f85j94.h: 19735: unsigned CCP10M1 :1;
[; ;pic18f85j94.h: 19736: unsigned CCP10M2 :1;
[; ;pic18f85j94.h: 19737: unsigned CCP10M3 :1;
[; ;pic18f85j94.h: 19738: unsigned DC10B0 :1;
[; ;pic18f85j94.h: 19739: unsigned DC10B1 :1;
[; ;pic18f85j94.h: 19740: };
[; ;pic18f85j94.h: 19741: struct {
[; ;pic18f85j94.h: 19742: unsigned :4;
[; ;pic18f85j94.h: 19743: unsigned CCP10Y :1;
[; ;pic18f85j94.h: 19744: unsigned CCP10X :1;
[; ;pic18f85j94.h: 19745: };
[; ;pic18f85j94.h: 19746: } CCP10CONbits_t;
[; ;pic18f85j94.h: 19747: extern volatile CCP10CONbits_t CCP10CONbits @ 0xF40;
[; ;pic18f85j94.h: 19802: extern volatile unsigned short CCPR10 @ 0xF41;
"19804
[; ;pic18f85j94.h: 19804: asm("CCPR10 equ 0F41h");
[; <" CCPR10 equ 0F41h ;# ">
[; ;pic18f85j94.h: 19809: extern volatile unsigned char CCPR10L @ 0xF41;
"19811
[; ;pic18f85j94.h: 19811: asm("CCPR10L equ 0F41h");
[; <" CCPR10L equ 0F41h ;# ">
[; ;pic18f85j94.h: 19814: typedef union {
[; ;pic18f85j94.h: 19815: struct {
[; ;pic18f85j94.h: 19816: unsigned CCPR10L :8;
[; ;pic18f85j94.h: 19817: };
[; ;pic18f85j94.h: 19818: } CCPR10Lbits_t;
[; ;pic18f85j94.h: 19819: extern volatile CCPR10Lbits_t CCPR10Lbits @ 0xF41;
[; ;pic18f85j94.h: 19829: extern volatile unsigned char CCPR10H @ 0xF42;
"19831
[; ;pic18f85j94.h: 19831: asm("CCPR10H equ 0F42h");
[; <" CCPR10H equ 0F42h ;# ">
[; ;pic18f85j94.h: 19834: typedef union {
[; ;pic18f85j94.h: 19835: struct {
[; ;pic18f85j94.h: 19836: unsigned CCPR10H :8;
[; ;pic18f85j94.h: 19837: };
[; ;pic18f85j94.h: 19838: } CCPR10Hbits_t;
[; ;pic18f85j94.h: 19839: extern volatile CCPR10Hbits_t CCPR10Hbits @ 0xF42;
[; ;pic18f85j94.h: 19849: extern volatile unsigned char CCP9CON @ 0xF43;
"19851
[; ;pic18f85j94.h: 19851: asm("CCP9CON equ 0F43h");
[; <" CCP9CON equ 0F43h ;# ">
[; ;pic18f85j94.h: 19854: typedef union {
[; ;pic18f85j94.h: 19855: struct {
[; ;pic18f85j94.h: 19856: unsigned CCP9M :4;
[; ;pic18f85j94.h: 19857: unsigned DC9B :2;
[; ;pic18f85j94.h: 19858: };
[; ;pic18f85j94.h: 19859: struct {
[; ;pic18f85j94.h: 19860: unsigned CCP9M0 :1;
[; ;pic18f85j94.h: 19861: unsigned CCP9M1 :1;
[; ;pic18f85j94.h: 19862: unsigned CCP9M2 :1;
[; ;pic18f85j94.h: 19863: unsigned CCP9M3 :1;
[; ;pic18f85j94.h: 19864: unsigned DC9B0 :1;
[; ;pic18f85j94.h: 19865: unsigned DC9B1 :1;
[; ;pic18f85j94.h: 19866: };
[; ;pic18f85j94.h: 19867: struct {
[; ;pic18f85j94.h: 19868: unsigned :4;
[; ;pic18f85j94.h: 19869: unsigned CCP9Y :1;
[; ;pic18f85j94.h: 19870: unsigned CCP9X :1;
[; ;pic18f85j94.h: 19871: };
[; ;pic18f85j94.h: 19872: } CCP9CONbits_t;
[; ;pic18f85j94.h: 19873: extern volatile CCP9CONbits_t CCP9CONbits @ 0xF43;
[; ;pic18f85j94.h: 19928: extern volatile unsigned short CCPR9 @ 0xF44;
"19930
[; ;pic18f85j94.h: 19930: asm("CCPR9 equ 0F44h");
[; <" CCPR9 equ 0F44h ;# ">
[; ;pic18f85j94.h: 19935: extern volatile unsigned char CCPR9L @ 0xF44;
"19937
[; ;pic18f85j94.h: 19937: asm("CCPR9L equ 0F44h");
[; <" CCPR9L equ 0F44h ;# ">
[; ;pic18f85j94.h: 19940: typedef union {
[; ;pic18f85j94.h: 19941: struct {
[; ;pic18f85j94.h: 19942: unsigned CCPR9L :8;
[; ;pic18f85j94.h: 19943: };
[; ;pic18f85j94.h: 19944: } CCPR9Lbits_t;
[; ;pic18f85j94.h: 19945: extern volatile CCPR9Lbits_t CCPR9Lbits @ 0xF44;
[; ;pic18f85j94.h: 19955: extern volatile unsigned char CCPR9H @ 0xF45;
"19957
[; ;pic18f85j94.h: 19957: asm("CCPR9H equ 0F45h");
[; <" CCPR9H equ 0F45h ;# ">
[; ;pic18f85j94.h: 19960: typedef union {
[; ;pic18f85j94.h: 19961: struct {
[; ;pic18f85j94.h: 19962: unsigned CCPR9H :8;
[; ;pic18f85j94.h: 19963: };
[; ;pic18f85j94.h: 19964: } CCPR9Hbits_t;
[; ;pic18f85j94.h: 19965: extern volatile CCPR9Hbits_t CCPR9Hbits @ 0xF45;
[; ;pic18f85j94.h: 19975: extern volatile unsigned char CCP8CON @ 0xF46;
"19977
[; ;pic18f85j94.h: 19977: asm("CCP8CON equ 0F46h");
[; <" CCP8CON equ 0F46h ;# ">
[; ;pic18f85j94.h: 19980: typedef union {
[; ;pic18f85j94.h: 19981: struct {
[; ;pic18f85j94.h: 19982: unsigned CCP8M :4;
[; ;pic18f85j94.h: 19983: unsigned DC8B :2;
[; ;pic18f85j94.h: 19984: };
[; ;pic18f85j94.h: 19985: struct {
[; ;pic18f85j94.h: 19986: unsigned CCP8M0 :1;
[; ;pic18f85j94.h: 19987: unsigned CCP8M1 :1;
[; ;pic18f85j94.h: 19988: unsigned CCP8M2 :1;
[; ;pic18f85j94.h: 19989: unsigned CCP8M3 :1;
[; ;pic18f85j94.h: 19990: unsigned DC8B0 :1;
[; ;pic18f85j94.h: 19991: unsigned DC8B1 :1;
[; ;pic18f85j94.h: 19992: };
[; ;pic18f85j94.h: 19993: struct {
[; ;pic18f85j94.h: 19994: unsigned :4;
[; ;pic18f85j94.h: 19995: unsigned CCP8Y :1;
[; ;pic18f85j94.h: 19996: unsigned CCP8X :1;
[; ;pic18f85j94.h: 19997: };
[; ;pic18f85j94.h: 19998: } CCP8CONbits_t;
[; ;pic18f85j94.h: 19999: extern volatile CCP8CONbits_t CCP8CONbits @ 0xF46;
[; ;pic18f85j94.h: 20054: extern volatile unsigned short CCPR8 @ 0xF47;
"20056
[; ;pic18f85j94.h: 20056: asm("CCPR8 equ 0F47h");
[; <" CCPR8 equ 0F47h ;# ">
[; ;pic18f85j94.h: 20061: extern volatile unsigned char CCPR8L @ 0xF47;
"20063
[; ;pic18f85j94.h: 20063: asm("CCPR8L equ 0F47h");
[; <" CCPR8L equ 0F47h ;# ">
[; ;pic18f85j94.h: 20066: typedef union {
[; ;pic18f85j94.h: 20067: struct {
[; ;pic18f85j94.h: 20068: unsigned CCPR8L :8;
[; ;pic18f85j94.h: 20069: };
[; ;pic18f85j94.h: 20070: } CCPR8Lbits_t;
[; ;pic18f85j94.h: 20071: extern volatile CCPR8Lbits_t CCPR8Lbits @ 0xF47;
[; ;pic18f85j94.h: 20081: extern volatile unsigned char CCPR8H @ 0xF48;
"20083
[; ;pic18f85j94.h: 20083: asm("CCPR8H equ 0F48h");
[; <" CCPR8H equ 0F48h ;# ">
[; ;pic18f85j94.h: 20086: typedef union {
[; ;pic18f85j94.h: 20087: struct {
[; ;pic18f85j94.h: 20088: unsigned CCPR8H :8;
[; ;pic18f85j94.h: 20089: };
[; ;pic18f85j94.h: 20090: } CCPR8Hbits_t;
[; ;pic18f85j94.h: 20091: extern volatile CCPR8Hbits_t CCPR8Hbits @ 0xF48;
[; ;pic18f85j94.h: 20101: extern volatile unsigned char CCP3CON @ 0xF49;
"20103
[; ;pic18f85j94.h: 20103: asm("CCP3CON equ 0F49h");
[; <" CCP3CON equ 0F49h ;# ">
[; ;pic18f85j94.h: 20106: typedef union {
[; ;pic18f85j94.h: 20107: struct {
[; ;pic18f85j94.h: 20108: unsigned CCP3M :4;
[; ;pic18f85j94.h: 20109: unsigned DC3B :2;
[; ;pic18f85j94.h: 20110: unsigned P3M :2;
[; ;pic18f85j94.h: 20111: };
[; ;pic18f85j94.h: 20112: struct {
[; ;pic18f85j94.h: 20113: unsigned CCP3M0 :1;
[; ;pic18f85j94.h: 20114: unsigned CCP3M1 :1;
[; ;pic18f85j94.h: 20115: unsigned CCP3M2 :1;
[; ;pic18f85j94.h: 20116: unsigned CCP3M3 :1;
[; ;pic18f85j94.h: 20117: unsigned DC3B0 :1;
[; ;pic18f85j94.h: 20118: unsigned DC3B1 :1;
[; ;pic18f85j94.h: 20119: unsigned P3M0 :1;
[; ;pic18f85j94.h: 20120: unsigned P3M1 :1;
[; ;pic18f85j94.h: 20121: };
[; ;pic18f85j94.h: 20122: struct {
[; ;pic18f85j94.h: 20123: unsigned :4;
[; ;pic18f85j94.h: 20124: unsigned CCP3Y :1;
[; ;pic18f85j94.h: 20125: unsigned CCP3X :1;
[; ;pic18f85j94.h: 20126: };
[; ;pic18f85j94.h: 20127: } CCP3CONbits_t;
[; ;pic18f85j94.h: 20128: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF49;
[; ;pic18f85j94.h: 20198: extern volatile unsigned short CCPR3 @ 0xF4A;
"20200
[; ;pic18f85j94.h: 20200: asm("CCPR3 equ 0F4Ah");
[; <" CCPR3 equ 0F4Ah ;# ">
[; ;pic18f85j94.h: 20205: extern volatile unsigned char CCPR3L @ 0xF4A;
"20207
[; ;pic18f85j94.h: 20207: asm("CCPR3L equ 0F4Ah");
[; <" CCPR3L equ 0F4Ah ;# ">
[; ;pic18f85j94.h: 20210: typedef union {
[; ;pic18f85j94.h: 20211: struct {
[; ;pic18f85j94.h: 20212: unsigned CCPR3L :8;
[; ;pic18f85j94.h: 20213: };
[; ;pic18f85j94.h: 20214: } CCPR3Lbits_t;
[; ;pic18f85j94.h: 20215: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF4A;
[; ;pic18f85j94.h: 20225: extern volatile unsigned char CCPR3H @ 0xF4B;
"20227
[; ;pic18f85j94.h: 20227: asm("CCPR3H equ 0F4Bh");
[; <" CCPR3H equ 0F4Bh ;# ">
[; ;pic18f85j94.h: 20230: typedef union {
[; ;pic18f85j94.h: 20231: struct {
[; ;pic18f85j94.h: 20232: unsigned CCPR3H :8;
[; ;pic18f85j94.h: 20233: };
[; ;pic18f85j94.h: 20234: } CCPR3Hbits_t;
[; ;pic18f85j94.h: 20235: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF4B;
[; ;pic18f85j94.h: 20245: extern volatile unsigned char ECCP3DEL @ 0xF4C;
"20247
[; ;pic18f85j94.h: 20247: asm("ECCP3DEL equ 0F4Ch");
[; <" ECCP3DEL equ 0F4Ch ;# ">
[; ;pic18f85j94.h: 20250: typedef union {
[; ;pic18f85j94.h: 20251: struct {
[; ;pic18f85j94.h: 20252: unsigned P3DC :7;
[; ;pic18f85j94.h: 20253: unsigned P3RSEN :1;
[; ;pic18f85j94.h: 20254: };
[; ;pic18f85j94.h: 20255: struct {
[; ;pic18f85j94.h: 20256: unsigned P3DC0 :1;
[; ;pic18f85j94.h: 20257: unsigned P3DC1 :1;
[; ;pic18f85j94.h: 20258: unsigned P3DC2 :1;
[; ;pic18f85j94.h: 20259: unsigned P3DC3 :1;
[; ;pic18f85j94.h: 20260: unsigned P3DC4 :1;
[; ;pic18f85j94.h: 20261: unsigned P3DC5 :1;
[; ;pic18f85j94.h: 20262: unsigned P3DC6 :1;
[; ;pic18f85j94.h: 20263: };
[; ;pic18f85j94.h: 20264: } ECCP3DELbits_t;
[; ;pic18f85j94.h: 20265: extern volatile ECCP3DELbits_t ECCP3DELbits @ 0xF4C;
[; ;pic18f85j94.h: 20315: extern volatile unsigned char ECCP3AS @ 0xF4D;
"20317
[; ;pic18f85j94.h: 20317: asm("ECCP3AS equ 0F4Dh");
[; <" ECCP3AS equ 0F4Dh ;# ">
[; ;pic18f85j94.h: 20320: typedef union {
[; ;pic18f85j94.h: 20321: struct {
[; ;pic18f85j94.h: 20322: unsigned PSS3BD :2;
[; ;pic18f85j94.h: 20323: unsigned PSS3AC :2;
[; ;pic18f85j94.h: 20324: unsigned ECCP3AS :3;
[; ;pic18f85j94.h: 20325: unsigned ECCP3ASE :1;
[; ;pic18f85j94.h: 20326: };
[; ;pic18f85j94.h: 20327: struct {
[; ;pic18f85j94.h: 20328: unsigned PSS3BD0 :1;
[; ;pic18f85j94.h: 20329: unsigned PSS3BD1 :1;
[; ;pic18f85j94.h: 20330: unsigned PSS3AC0 :1;
[; ;pic18f85j94.h: 20331: unsigned PSS3AC1 :1;
[; ;pic18f85j94.h: 20332: unsigned ECCP3AS0 :1;
[; ;pic18f85j94.h: 20333: unsigned ECCP3AS1 :1;
[; ;pic18f85j94.h: 20334: unsigned ECCP3AS2 :1;
[; ;pic18f85j94.h: 20335: };
[; ;pic18f85j94.h: 20336: } ECCP3ASbits_t;
[; ;pic18f85j94.h: 20337: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF4D;
[; ;pic18f85j94.h: 20397: extern volatile unsigned char CCP2CON @ 0xF4E;
"20399
[; ;pic18f85j94.h: 20399: asm("CCP2CON equ 0F4Eh");
[; <" CCP2CON equ 0F4Eh ;# ">
[; ;pic18f85j94.h: 20402: typedef union {
[; ;pic18f85j94.h: 20403: struct {
[; ;pic18f85j94.h: 20404: unsigned CCP2M :4;
[; ;pic18f85j94.h: 20405: unsigned DC2B :2;
[; ;pic18f85j94.h: 20406: unsigned P2M :2;
[; ;pic18f85j94.h: 20407: };
[; ;pic18f85j94.h: 20408: struct {
[; ;pic18f85j94.h: 20409: unsigned CCP2M0 :1;
[; ;pic18f85j94.h: 20410: unsigned CCP2M1 :1;
[; ;pic18f85j94.h: 20411: unsigned CCP2M2 :1;
[; ;pic18f85j94.h: 20412: unsigned CCP2M3 :1;
[; ;pic18f85j94.h: 20413: unsigned DC2B0 :1;
[; ;pic18f85j94.h: 20414: unsigned DC2B1 :1;
[; ;pic18f85j94.h: 20415: unsigned P2M0 :1;
[; ;pic18f85j94.h: 20416: unsigned P2M1 :1;
[; ;pic18f85j94.h: 20417: };
[; ;pic18f85j94.h: 20418: struct {
[; ;pic18f85j94.h: 20419: unsigned :4;
[; ;pic18f85j94.h: 20420: unsigned CCP2Y :1;
[; ;pic18f85j94.h: 20421: unsigned CCP2X :1;
[; ;pic18f85j94.h: 20422: };
[; ;pic18f85j94.h: 20423: } CCP2CONbits_t;
[; ;pic18f85j94.h: 20424: extern volatile CCP2CONbits_t CCP2CONbits @ 0xF4E;
[; ;pic18f85j94.h: 20494: extern volatile unsigned short CCPR2 @ 0xF4F;
"20496
[; ;pic18f85j94.h: 20496: asm("CCPR2 equ 0F4Fh");
[; <" CCPR2 equ 0F4Fh ;# ">
[; ;pic18f85j94.h: 20501: extern volatile unsigned char CCPR2L @ 0xF4F;
"20503
[; ;pic18f85j94.h: 20503: asm("CCPR2L equ 0F4Fh");
[; <" CCPR2L equ 0F4Fh ;# ">
[; ;pic18f85j94.h: 20506: typedef union {
[; ;pic18f85j94.h: 20507: struct {
[; ;pic18f85j94.h: 20508: unsigned CCPR2L :8;
[; ;pic18f85j94.h: 20509: };
[; ;pic18f85j94.h: 20510: } CCPR2Lbits_t;
[; ;pic18f85j94.h: 20511: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xF4F;
[; ;pic18f85j94.h: 20521: extern volatile unsigned char CCPR2H @ 0xF50;
"20523
[; ;pic18f85j94.h: 20523: asm("CCPR2H equ 0F50h");
[; <" CCPR2H equ 0F50h ;# ">
[; ;pic18f85j94.h: 20526: typedef union {
[; ;pic18f85j94.h: 20527: struct {
[; ;pic18f85j94.h: 20528: unsigned CCPR2H :8;
[; ;pic18f85j94.h: 20529: };
[; ;pic18f85j94.h: 20530: } CCPR2Hbits_t;
[; ;pic18f85j94.h: 20531: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xF50;
[; ;pic18f85j94.h: 20541: extern volatile unsigned char ECCP2DEL @ 0xF51;
"20543
[; ;pic18f85j94.h: 20543: asm("ECCP2DEL equ 0F51h");
[; <" ECCP2DEL equ 0F51h ;# ">
[; ;pic18f85j94.h: 20546: typedef union {
[; ;pic18f85j94.h: 20547: struct {
[; ;pic18f85j94.h: 20548: unsigned P2DC :7;
[; ;pic18f85j94.h: 20549: unsigned P2RSEN :1;
[; ;pic18f85j94.h: 20550: };
[; ;pic18f85j94.h: 20551: struct {
[; ;pic18f85j94.h: 20552: unsigned P2DC0 :1;
[; ;pic18f85j94.h: 20553: unsigned P2DC1 :1;
[; ;pic18f85j94.h: 20554: unsigned P2DC2 :1;
[; ;pic18f85j94.h: 20555: unsigned P2DC3 :1;
[; ;pic18f85j94.h: 20556: unsigned P2DC4 :1;
[; ;pic18f85j94.h: 20557: unsigned P2DC5 :1;
[; ;pic18f85j94.h: 20558: unsigned P2DC6 :1;
[; ;pic18f85j94.h: 20559: };
[; ;pic18f85j94.h: 20560: } ECCP2DELbits_t;
[; ;pic18f85j94.h: 20561: extern volatile ECCP2DELbits_t ECCP2DELbits @ 0xF51;
[; ;pic18f85j94.h: 20611: extern volatile unsigned char ECCP2AS @ 0xF52;
"20613
[; ;pic18f85j94.h: 20613: asm("ECCP2AS equ 0F52h");
[; <" ECCP2AS equ 0F52h ;# ">
[; ;pic18f85j94.h: 20616: typedef union {
[; ;pic18f85j94.h: 20617: struct {
[; ;pic18f85j94.h: 20618: unsigned PSS2BD :2;
[; ;pic18f85j94.h: 20619: unsigned PSS2AC :2;
[; ;pic18f85j94.h: 20620: unsigned ECCP2AS :3;
[; ;pic18f85j94.h: 20621: unsigned ECCP2ASE :1;
[; ;pic18f85j94.h: 20622: };
[; ;pic18f85j94.h: 20623: struct {
[; ;pic18f85j94.h: 20624: unsigned PSS2BD0 :1;
[; ;pic18f85j94.h: 20625: unsigned PSS2BD1 :1;
[; ;pic18f85j94.h: 20626: unsigned PSS2AC0 :1;
[; ;pic18f85j94.h: 20627: unsigned PSS2AC1 :1;
[; ;pic18f85j94.h: 20628: unsigned ECCP2AS0 :1;
[; ;pic18f85j94.h: 20629: unsigned ECCP2AS1 :1;
[; ;pic18f85j94.h: 20630: unsigned ECCP2AS2 :1;
[; ;pic18f85j94.h: 20631: };
[; ;pic18f85j94.h: 20632: } ECCP2ASbits_t;
[; ;pic18f85j94.h: 20633: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xF52;
[; ;pic18f85j94.h: 20693: extern volatile unsigned char CM1CON @ 0xF53;
"20695
[; ;pic18f85j94.h: 20695: asm("CM1CON equ 0F53h");
[; <" CM1CON equ 0F53h ;# ">
[; ;pic18f85j94.h: 20698: typedef union {
[; ;pic18f85j94.h: 20699: struct {
[; ;pic18f85j94.h: 20700: unsigned CCH :2;
[; ;pic18f85j94.h: 20701: unsigned CREF :1;
[; ;pic18f85j94.h: 20702: unsigned EVPOL :2;
[; ;pic18f85j94.h: 20703: unsigned CPOL :1;
[; ;pic18f85j94.h: 20704: unsigned COE :1;
[; ;pic18f85j94.h: 20705: unsigned CON :1;
[; ;pic18f85j94.h: 20706: };
[; ;pic18f85j94.h: 20707: struct {
[; ;pic18f85j94.h: 20708: unsigned CCH0 :1;
[; ;pic18f85j94.h: 20709: unsigned CCH1 :1;
[; ;pic18f85j94.h: 20710: unsigned :1;
[; ;pic18f85j94.h: 20711: unsigned EVPOL0 :1;
[; ;pic18f85j94.h: 20712: unsigned EVPOL1 :1;
[; ;pic18f85j94.h: 20713: };
[; ;pic18f85j94.h: 20714: struct {
[; ;pic18f85j94.h: 20715: unsigned C1CH0 :1;
[; ;pic18f85j94.h: 20716: unsigned C1CH1 :1;
[; ;pic18f85j94.h: 20717: unsigned CREF1 :1;
[; ;pic18f85j94.h: 20718: unsigned EVPOL01 :1;
[; ;pic18f85j94.h: 20719: unsigned EVPOL11 :1;
[; ;pic18f85j94.h: 20720: unsigned CPOL1 :1;
[; ;pic18f85j94.h: 20721: unsigned COE1 :1;
[; ;pic18f85j94.h: 20722: unsigned CON1 :1;
[; ;pic18f85j94.h: 20723: };
[; ;pic18f85j94.h: 20724: struct {
[; ;pic18f85j94.h: 20725: unsigned CCH01 :1;
[; ;pic18f85j94.h: 20726: unsigned CCH11 :1;
[; ;pic18f85j94.h: 20727: };
[; ;pic18f85j94.h: 20728: } CM1CONbits_t;
[; ;pic18f85j94.h: 20729: extern volatile CM1CONbits_t CM1CONbits @ 0xF53;
[; ;pic18f85j94.h: 20834: extern volatile unsigned char PADCFG1 @ 0xF54;
"20836
[; ;pic18f85j94.h: 20836: asm("PADCFG1 equ 0F54h");
[; <" PADCFG1 equ 0F54h ;# ">
[; ;pic18f85j94.h: 20839: typedef union {
[; ;pic18f85j94.h: 20840: struct {
[; ;pic18f85j94.h: 20841: unsigned RLPU :1;
[; ;pic18f85j94.h: 20842: unsigned RKPU :1;
[; ;pic18f85j94.h: 20843: unsigned RJPU :1;
[; ;pic18f85j94.h: 20844: unsigned RHPU :1;
[; ;pic18f85j94.h: 20845: unsigned RGPU :1;
[; ;pic18f85j94.h: 20846: unsigned RFPU :1;
[; ;pic18f85j94.h: 20847: unsigned REPU :1;
[; ;pic18f85j94.h: 20848: unsigned RDPU :1;
[; ;pic18f85j94.h: 20849: };
[; ;pic18f85j94.h: 20850: struct {
[; ;pic18f85j94.h: 20851: unsigned PMPTTL :1;
[; ;pic18f85j94.h: 20852: };
[; ;pic18f85j94.h: 20853: } PADCFG1bits_t;
[; ;pic18f85j94.h: 20854: extern volatile PADCFG1bits_t PADCFG1bits @ 0xF54;
[; ;pic18f85j94.h: 20904: extern volatile unsigned char IOCN @ 0xF55;
"20906
[; ;pic18f85j94.h: 20906: asm("IOCN equ 0F55h");
[; <" IOCN equ 0F55h ;# ">
[; ;pic18f85j94.h: 20909: typedef union {
[; ;pic18f85j94.h: 20910: struct {
[; ;pic18f85j94.h: 20911: unsigned IOCN0 :1;
[; ;pic18f85j94.h: 20912: unsigned IOCN1 :1;
[; ;pic18f85j94.h: 20913: unsigned IOCN2 :1;
[; ;pic18f85j94.h: 20914: unsigned IOCN3 :1;
[; ;pic18f85j94.h: 20915: unsigned IOCN4 :1;
[; ;pic18f85j94.h: 20916: unsigned IOCN5 :1;
[; ;pic18f85j94.h: 20917: unsigned IOCN6 :1;
[; ;pic18f85j94.h: 20918: unsigned IOCN7 :1;
[; ;pic18f85j94.h: 20919: };
[; ;pic18f85j94.h: 20920: } IOCNbits_t;
[; ;pic18f85j94.h: 20921: extern volatile IOCNbits_t IOCNbits @ 0xF55;
[; ;pic18f85j94.h: 20966: extern volatile unsigned char IOCP @ 0xF56;
"20968
[; ;pic18f85j94.h: 20968: asm("IOCP equ 0F56h");
[; <" IOCP equ 0F56h ;# ">
[; ;pic18f85j94.h: 20971: typedef union {
[; ;pic18f85j94.h: 20972: struct {
[; ;pic18f85j94.h: 20973: unsigned IOCP0 :1;
[; ;pic18f85j94.h: 20974: unsigned IOCP1 :1;
[; ;pic18f85j94.h: 20975: unsigned IOCP2 :1;
[; ;pic18f85j94.h: 20976: unsigned IOCP3 :1;
[; ;pic18f85j94.h: 20977: unsigned IOCP4 :1;
[; ;pic18f85j94.h: 20978: unsigned IOCP5 :1;
[; ;pic18f85j94.h: 20979: unsigned IOCP6 :1;
[; ;pic18f85j94.h: 20980: unsigned IOCP7 :1;
[; ;pic18f85j94.h: 20981: };
[; ;pic18f85j94.h: 20982: } IOCPbits_t;
[; ;pic18f85j94.h: 20983: extern volatile IOCPbits_t IOCPbits @ 0xF56;
[; ;pic18f85j94.h: 21028: extern volatile unsigned char RTCCON2 @ 0xF57;
"21030
[; ;pic18f85j94.h: 21030: asm("RTCCON2 equ 0F57h");
[; <" RTCCON2 equ 0F57h ;# ">
[; ;pic18f85j94.h: 21033: typedef union {
[; ;pic18f85j94.h: 21034: struct {
[; ;pic18f85j94.h: 21035: unsigned RTCSECSEL :2;
[; ;pic18f85j94.h: 21036: unsigned RTCCLKSEL :2;
[; ;pic18f85j94.h: 21037: unsigned PWCSPRE :1;
[; ;pic18f85j94.h: 21038: unsigned PWCCPRE :1;
[; ;pic18f85j94.h: 21039: unsigned PWCPOL :1;
[; ;pic18f85j94.h: 21040: unsigned PWCEN :1;
[; ;pic18f85j94.h: 21041: };
[; ;pic18f85j94.h: 21042: struct {
[; ;pic18f85j94.h: 21043: unsigned RTCSECSEL0 :1;
[; ;pic18f85j94.h: 21044: unsigned RTCSECSEL1 :1;
[; ;pic18f85j94.h: 21045: unsigned RTCCLKSEL0 :1;
[; ;pic18f85j94.h: 21046: unsigned RTCCLKSEL1 :1;
[; ;pic18f85j94.h: 21047: };
[; ;pic18f85j94.h: 21048: } RTCCON2bits_t;
[; ;pic18f85j94.h: 21049: extern volatile RTCCON2bits_t RTCCON2bits @ 0xF57;
[; ;pic18f85j94.h: 21104: extern volatile unsigned char ALRMVALL @ 0xF58;
"21106
[; ;pic18f85j94.h: 21106: asm("ALRMVALL equ 0F58h");
[; <" ALRMVALL equ 0F58h ;# ">
[; ;pic18f85j94.h: 21109: typedef union {
[; ;pic18f85j94.h: 21110: struct {
[; ;pic18f85j94.h: 21111: unsigned ALRMVALL :8;
[; ;pic18f85j94.h: 21112: };
[; ;pic18f85j94.h: 21113: } ALRMVALLbits_t;
[; ;pic18f85j94.h: 21114: extern volatile ALRMVALLbits_t ALRMVALLbits @ 0xF58;
[; ;pic18f85j94.h: 21124: extern volatile unsigned char ALRMVALH @ 0xF59;
"21126
[; ;pic18f85j94.h: 21126: asm("ALRMVALH equ 0F59h");
[; <" ALRMVALH equ 0F59h ;# ">
[; ;pic18f85j94.h: 21129: typedef union {
[; ;pic18f85j94.h: 21130: struct {
[; ;pic18f85j94.h: 21131: unsigned ALRMVALH :8;
[; ;pic18f85j94.h: 21132: };
[; ;pic18f85j94.h: 21133: } ALRMVALHbits_t;
[; ;pic18f85j94.h: 21134: extern volatile ALRMVALHbits_t ALRMVALHbits @ 0xF59;
[; ;pic18f85j94.h: 21144: extern volatile unsigned char ALRMRPT @ 0xF5A;
"21146
[; ;pic18f85j94.h: 21146: asm("ALRMRPT equ 0F5Ah");
[; <" ALRMRPT equ 0F5Ah ;# ">
[; ;pic18f85j94.h: 21149: typedef union {
[; ;pic18f85j94.h: 21150: struct {
[; ;pic18f85j94.h: 21151: unsigned ARPT :8;
[; ;pic18f85j94.h: 21152: };
[; ;pic18f85j94.h: 21153: struct {
[; ;pic18f85j94.h: 21154: unsigned ARPT0 :1;
[; ;pic18f85j94.h: 21155: unsigned ARPT1 :1;
[; ;pic18f85j94.h: 21156: unsigned ARPT2 :1;
[; ;pic18f85j94.h: 21157: unsigned ARPT3 :1;
[; ;pic18f85j94.h: 21158: unsigned ARPT4 :1;
[; ;pic18f85j94.h: 21159: unsigned ARPT5 :1;
[; ;pic18f85j94.h: 21160: unsigned ARPT6 :1;
[; ;pic18f85j94.h: 21161: unsigned ARPT7 :1;
[; ;pic18f85j94.h: 21162: };
[; ;pic18f85j94.h: 21163: } ALRMRPTbits_t;
[; ;pic18f85j94.h: 21164: extern volatile ALRMRPTbits_t ALRMRPTbits @ 0xF5A;
[; ;pic18f85j94.h: 21214: extern volatile unsigned char ALRMCFG @ 0xF5B;
"21216
[; ;pic18f85j94.h: 21216: asm("ALRMCFG equ 0F5Bh");
[; <" ALRMCFG equ 0F5Bh ;# ">
[; ;pic18f85j94.h: 21219: typedef union {
[; ;pic18f85j94.h: 21220: struct {
[; ;pic18f85j94.h: 21221: unsigned ALRMPTR :2;
[; ;pic18f85j94.h: 21222: unsigned AMASK :4;
[; ;pic18f85j94.h: 21223: unsigned CHIME :1;
[; ;pic18f85j94.h: 21224: unsigned ALRMEN :1;
[; ;pic18f85j94.h: 21225: };
[; ;pic18f85j94.h: 21226: struct {
[; ;pic18f85j94.h: 21227: unsigned ALRMPTR0 :1;
[; ;pic18f85j94.h: 21228: unsigned ALRMPTR1 :1;
[; ;pic18f85j94.h: 21229: unsigned AMASK0 :1;
[; ;pic18f85j94.h: 21230: unsigned AMASK1 :1;
[; ;pic18f85j94.h: 21231: unsigned AMASK2 :1;
[; ;pic18f85j94.h: 21232: unsigned AMASK3 :1;
[; ;pic18f85j94.h: 21233: };
[; ;pic18f85j94.h: 21234: } ALRMCFGbits_t;
[; ;pic18f85j94.h: 21235: extern volatile ALRMCFGbits_t ALRMCFGbits @ 0xF5B;
[; ;pic18f85j94.h: 21290: extern volatile unsigned char RTCVALL @ 0xF5C;
"21292
[; ;pic18f85j94.h: 21292: asm("RTCVALL equ 0F5Ch");
[; <" RTCVALL equ 0F5Ch ;# ">
[; ;pic18f85j94.h: 21295: typedef union {
[; ;pic18f85j94.h: 21296: struct {
[; ;pic18f85j94.h: 21297: unsigned RTCVALL :8;
[; ;pic18f85j94.h: 21298: };
[; ;pic18f85j94.h: 21299: } RTCVALLbits_t;
[; ;pic18f85j94.h: 21300: extern volatile RTCVALLbits_t RTCVALLbits @ 0xF5C;
[; ;pic18f85j94.h: 21310: extern volatile unsigned char RTCVALH @ 0xF5D;
"21312
[; ;pic18f85j94.h: 21312: asm("RTCVALH equ 0F5Dh");
[; <" RTCVALH equ 0F5Dh ;# ">
[; ;pic18f85j94.h: 21315: typedef union {
[; ;pic18f85j94.h: 21316: struct {
[; ;pic18f85j94.h: 21317: unsigned RTCVALH :8;
[; ;pic18f85j94.h: 21318: };
[; ;pic18f85j94.h: 21319: struct {
[; ;pic18f85j94.h: 21320: unsigned WAITE0 :1;
[; ;pic18f85j94.h: 21321: unsigned WAITE1 :1;
[; ;pic18f85j94.h: 21322: unsigned WAITM0 :1;
[; ;pic18f85j94.h: 21323: unsigned WAITM1 :1;
[; ;pic18f85j94.h: 21324: unsigned WAITM2 :1;
[; ;pic18f85j94.h: 21325: unsigned WAITM3 :1;
[; ;pic18f85j94.h: 21326: unsigned WAITB0 :1;
[; ;pic18f85j94.h: 21327: unsigned WAITB1 :1;
[; ;pic18f85j94.h: 21328: };
[; ;pic18f85j94.h: 21329: } RTCVALHbits_t;
[; ;pic18f85j94.h: 21330: extern volatile RTCVALHbits_t RTCVALHbits @ 0xF5D;
[; ;pic18f85j94.h: 21380: extern volatile unsigned char RTCCAL @ 0xF5E;
"21382
[; ;pic18f85j94.h: 21382: asm("RTCCAL equ 0F5Eh");
[; <" RTCCAL equ 0F5Eh ;# ">
[; ;pic18f85j94.h: 21385: typedef union {
[; ;pic18f85j94.h: 21386: struct {
[; ;pic18f85j94.h: 21387: unsigned CAL :8;
[; ;pic18f85j94.h: 21388: };
[; ;pic18f85j94.h: 21389: struct {
[; ;pic18f85j94.h: 21390: unsigned CAL0 :1;
[; ;pic18f85j94.h: 21391: unsigned CAL1 :1;
[; ;pic18f85j94.h: 21392: unsigned CAL2 :1;
[; ;pic18f85j94.h: 21393: unsigned CAL3 :1;
[; ;pic18f85j94.h: 21394: unsigned CAL4 :1;
[; ;pic18f85j94.h: 21395: unsigned CAL5 :1;
[; ;pic18f85j94.h: 21396: unsigned CAL6 :1;
[; ;pic18f85j94.h: 21397: unsigned CAL7 :1;
[; ;pic18f85j94.h: 21398: };
[; ;pic18f85j94.h: 21399: } RTCCALbits_t;
[; ;pic18f85j94.h: 21400: extern volatile RTCCALbits_t RTCCALbits @ 0xF5E;
[; ;pic18f85j94.h: 21450: extern volatile unsigned char RTCCON1 @ 0xF5F;
"21452
[; ;pic18f85j94.h: 21452: asm("RTCCON1 equ 0F5Fh");
[; <" RTCCON1 equ 0F5Fh ;# ">
[; ;pic18f85j94.h: 21455: typedef union {
[; ;pic18f85j94.h: 21456: struct {
[; ;pic18f85j94.h: 21457: unsigned RTCPTR :2;
[; ;pic18f85j94.h: 21458: unsigned RTCOE :1;
[; ;pic18f85j94.h: 21459: unsigned HALFSEC :1;
[; ;pic18f85j94.h: 21460: unsigned RTCSYNC :1;
[; ;pic18f85j94.h: 21461: unsigned RTCWREN :1;
[; ;pic18f85j94.h: 21462: unsigned :1;
[; ;pic18f85j94.h: 21463: unsigned RTCEN :1;
[; ;pic18f85j94.h: 21464: };
[; ;pic18f85j94.h: 21465: struct {
[; ;pic18f85j94.h: 21466: unsigned RTCPTR0 :1;
[; ;pic18f85j94.h: 21467: unsigned RTCPTR1 :1;
[; ;pic18f85j94.h: 21468: };
[; ;pic18f85j94.h: 21469: } RTCCON1bits_t;
[; ;pic18f85j94.h: 21470: extern volatile RTCCON1bits_t RTCCON1bits @ 0xF5F;
[; ;pic18f85j94.h: 21515: extern volatile unsigned char DMACON1 @ 0xF60;
"21517
[; ;pic18f85j94.h: 21517: asm("DMACON1 equ 0F60h");
[; <" DMACON1 equ 0F60h ;# ">
[; ;pic18f85j94.h: 21520: typedef union {
[; ;pic18f85j94.h: 21521: struct {
[; ;pic18f85j94.h: 21522: unsigned DMAEN :1;
[; ;pic18f85j94.h: 21523: unsigned DLYINTEN :1;
[; ;pic18f85j94.h: 21524: unsigned DUPLEX :2;
[; ;pic18f85j94.h: 21525: unsigned RXINC :1;
[; ;pic18f85j94.h: 21526: unsigned TXINC :1;
[; ;pic18f85j94.h: 21527: unsigned SSCON :2;
[; ;pic18f85j94.h: 21528: };
[; ;pic18f85j94.h: 21529: struct {
[; ;pic18f85j94.h: 21530: unsigned :2;
[; ;pic18f85j94.h: 21531: unsigned DUPLEX0 :1;
[; ;pic18f85j94.h: 21532: unsigned DUPLEX1 :1;
[; ;pic18f85j94.h: 21533: unsigned :2;
[; ;pic18f85j94.h: 21534: unsigned SSCON0 :1;
[; ;pic18f85j94.h: 21535: unsigned SSCON1 :1;
[; ;pic18f85j94.h: 21536: };
[; ;pic18f85j94.h: 21537: } DMACON1bits_t;
[; ;pic18f85j94.h: 21538: extern volatile DMACON1bits_t DMACON1bits @ 0xF60;
[; ;pic18f85j94.h: 21593: extern volatile unsigned char PIE6 @ 0xF61;
"21595
[; ;pic18f85j94.h: 21595: asm("PIE6 equ 0F61h");
[; <" PIE6 equ 0F61h ;# ">
[; ;pic18f85j94.h: 21598: typedef union {
[; ;pic18f85j94.h: 21599: struct {
[; ;pic18f85j94.h: 21600: unsigned CMP1IE :1;
[; ;pic18f85j94.h: 21601: unsigned CMP2IE :1;
[; ;pic18f85j94.h: 21602: unsigned CMP3IE :1;
[; ;pic18f85j94.h: 21603: unsigned :1;
[; ;pic18f85j94.h: 21604: unsigned TX3IE :1;
[; ;pic18f85j94.h: 21605: unsigned RC3IE :1;
[; ;pic18f85j94.h: 21606: unsigned TX4IE :1;
[; ;pic18f85j94.h: 21607: unsigned RC4IE :1;
[; ;pic18f85j94.h: 21608: };
[; ;pic18f85j94.h: 21609: } PIE6bits_t;
[; ;pic18f85j94.h: 21610: extern volatile PIE6bits_t PIE6bits @ 0xF61;
[; ;pic18f85j94.h: 21650: extern volatile unsigned char WPUB @ 0xF62;
"21652
[; ;pic18f85j94.h: 21652: asm("WPUB equ 0F62h");
[; <" WPUB equ 0F62h ;# ">
[; ;pic18f85j94.h: 21655: typedef union {
[; ;pic18f85j94.h: 21656: struct {
[; ;pic18f85j94.h: 21657: unsigned WPUB0 :1;
[; ;pic18f85j94.h: 21658: unsigned WPUB1 :1;
[; ;pic18f85j94.h: 21659: unsigned WPUB2 :1;
[; ;pic18f85j94.h: 21660: unsigned WPUB3 :1;
[; ;pic18f85j94.h: 21661: unsigned WPUB4 :1;
[; ;pic18f85j94.h: 21662: unsigned WPUB5 :1;
[; ;pic18f85j94.h: 21663: unsigned WPUB6 :1;
[; ;pic18f85j94.h: 21664: unsigned WPUB7 :1;
[; ;pic18f85j94.h: 21665: };
[; ;pic18f85j94.h: 21666: } WPUBbits_t;
[; ;pic18f85j94.h: 21667: extern volatile WPUBbits_t WPUBbits @ 0xF62;
[; ;pic18f85j94.h: 21712: extern volatile unsigned char ACTCON @ 0xF63;
"21714
[; ;pic18f85j94.h: 21714: asm("ACTCON equ 0F63h");
[; <" ACTCON equ 0F63h ;# ">
[; ;pic18f85j94.h: 21717: typedef union {
[; ;pic18f85j94.h: 21718: struct {
[; ;pic18f85j94.h: 21719: unsigned ACTORSPOL :1;
[; ;pic18f85j94.h: 21720: unsigned ACTORS :1;
[; ;pic18f85j94.h: 21721: unsigned ACTLOCKPOL :1;
[; ;pic18f85j94.h: 21722: unsigned ACTLOCK :1;
[; ;pic18f85j94.h: 21723: unsigned ACTSRC :1;
[; ;pic18f85j94.h: 21724: unsigned ACTSIDL :1;
[; ;pic18f85j94.h: 21725: unsigned :1;
[; ;pic18f85j94.h: 21726: unsigned ACTEN :1;
[; ;pic18f85j94.h: 21727: };
[; ;pic18f85j94.h: 21728: } ACTCONbits_t;
[; ;pic18f85j94.h: 21729: extern volatile ACTCONbits_t ACTCONbits @ 0xF63;
[; ;pic18f85j94.h: 21769: extern volatile unsigned char OSCCON4 @ 0xF64;
"21771
[; ;pic18f85j94.h: 21771: asm("OSCCON4 equ 0F64h");
[; <" OSCCON4 equ 0F64h ;# ">
[; ;pic18f85j94.h: 21774: typedef union {
[; ;pic18f85j94.h: 21775: struct {
[; ;pic18f85j94.h: 21776: unsigned :5;
[; ;pic18f85j94.h: 21777: unsigned PLLEN :1;
[; ;pic18f85j94.h: 21778: unsigned CPDIV :2;
[; ;pic18f85j94.h: 21779: };
[; ;pic18f85j94.h: 21780: struct {
[; ;pic18f85j94.h: 21781: unsigned :6;
[; ;pic18f85j94.h: 21782: unsigned CPDIV0 :1;
[; ;pic18f85j94.h: 21783: unsigned CPDIV1 :1;
[; ;pic18f85j94.h: 21784: };
[; ;pic18f85j94.h: 21785: } OSCCON4bits_t;
[; ;pic18f85j94.h: 21786: extern volatile OSCCON4bits_t OSCCON4bits @ 0xF64;
[; ;pic18f85j94.h: 21811: extern volatile unsigned char OSCCON3 @ 0xF65;
"21813
[; ;pic18f85j94.h: 21813: asm("OSCCON3 equ 0F65h");
[; <" OSCCON3 equ 0F65h ;# ">
[; ;pic18f85j94.h: 21816: typedef union {
[; ;pic18f85j94.h: 21817: struct {
[; ;pic18f85j94.h: 21818: unsigned IRCF :3;
[; ;pic18f85j94.h: 21819: };
[; ;pic18f85j94.h: 21820: struct {
[; ;pic18f85j94.h: 21821: unsigned IRCF0 :1;
[; ;pic18f85j94.h: 21822: unsigned IRCF1 :1;
[; ;pic18f85j94.h: 21823: unsigned IRCF2 :1;
[; ;pic18f85j94.h: 21824: };
[; ;pic18f85j94.h: 21825: } OSCCON3bits_t;
[; ;pic18f85j94.h: 21826: extern volatile OSCCON3bits_t OSCCON3bits @ 0xF65;
[; ;pic18f85j94.h: 21851: extern volatile unsigned char OSCCON2 @ 0xF66;
"21853
[; ;pic18f85j94.h: 21853: asm("OSCCON2 equ 0F66h");
[; <" OSCCON2 equ 0F66h ;# ">
[; ;pic18f85j94.h: 21856: typedef union {
[; ;pic18f85j94.h: 21857: struct {
[; ;pic18f85j94.h: 21858: unsigned :1;
[; ;pic18f85j94.h: 21859: unsigned SOSCGO :1;
[; ;pic18f85j94.h: 21860: unsigned POSCEN :1;
[; ;pic18f85j94.h: 21861: unsigned CF :1;
[; ;pic18f85j94.h: 21862: unsigned :1;
[; ;pic18f85j94.h: 21863: unsigned LOCK :1;
[; ;pic18f85j94.h: 21864: unsigned IOLOCK :1;
[; ;pic18f85j94.h: 21865: unsigned CLKLOCK :1;
[; ;pic18f85j94.h: 21866: };
[; ;pic18f85j94.h: 21867: } OSCCON2bits_t;
[; ;pic18f85j94.h: 21868: extern volatile OSCCON2bits_t OSCCON2bits @ 0xF66;
[; ;pic18f85j94.h: 21903: extern volatile unsigned char BAUDCON1 @ 0xF67;
"21905
[; ;pic18f85j94.h: 21905: asm("BAUDCON1 equ 0F67h");
[; <" BAUDCON1 equ 0F67h ;# ">
[; ;pic18f85j94.h: 21908: extern volatile unsigned char BAUDCON @ 0xF67;
"21910
[; ;pic18f85j94.h: 21910: asm("BAUDCON equ 0F67h");
[; <" BAUDCON equ 0F67h ;# ">
[; ;pic18f85j94.h: 21913: typedef union {
[; ;pic18f85j94.h: 21914: struct {
[; ;pic18f85j94.h: 21915: unsigned ABDEN :1;
[; ;pic18f85j94.h: 21916: unsigned WUE :1;
[; ;pic18f85j94.h: 21917: unsigned IREN :1;
[; ;pic18f85j94.h: 21918: unsigned BRG16 :1;
[; ;pic18f85j94.h: 21919: unsigned TXCKP :1;
[; ;pic18f85j94.h: 21920: unsigned RXDTP :1;
[; ;pic18f85j94.h: 21921: unsigned RCIDL :1;
[; ;pic18f85j94.h: 21922: unsigned ABDOVF :1;
[; ;pic18f85j94.h: 21923: };
[; ;pic18f85j94.h: 21924: struct {
[; ;pic18f85j94.h: 21925: unsigned :4;
[; ;pic18f85j94.h: 21926: unsigned CKTXP :1;
[; ;pic18f85j94.h: 21927: unsigned DTRXP :1;
[; ;pic18f85j94.h: 21928: };
[; ;pic18f85j94.h: 21929: struct {
[; ;pic18f85j94.h: 21930: unsigned :4;
[; ;pic18f85j94.h: 21931: unsigned SCKP :1;
[; ;pic18f85j94.h: 21932: unsigned :1;
[; ;pic18f85j94.h: 21933: unsigned RCMT :1;
[; ;pic18f85j94.h: 21934: };
[; ;pic18f85j94.h: 21935: struct {
[; ;pic18f85j94.h: 21936: unsigned ABDEN1 :1;
[; ;pic18f85j94.h: 21937: unsigned WUE1 :1;
[; ;pic18f85j94.h: 21938: unsigned :1;
[; ;pic18f85j94.h: 21939: unsigned BRG161 :1;
[; ;pic18f85j94.h: 21940: unsigned SCKP1 :1;
[; ;pic18f85j94.h: 21941: unsigned DTRXP1 :1;
[; ;pic18f85j94.h: 21942: unsigned RCIDL1 :1;
[; ;pic18f85j94.h: 21943: unsigned ABDOVF1 :1;
[; ;pic18f85j94.h: 21944: };
[; ;pic18f85j94.h: 21945: struct {
[; ;pic18f85j94.h: 21946: unsigned :4;
[; ;pic18f85j94.h: 21947: unsigned TXCKP1 :1;
[; ;pic18f85j94.h: 21948: unsigned RXDTP1 :1;
[; ;pic18f85j94.h: 21949: unsigned RCMT1 :1;
[; ;pic18f85j94.h: 21950: };
[; ;pic18f85j94.h: 21951: struct {
[; ;pic18f85j94.h: 21952: unsigned :5;
[; ;pic18f85j94.h: 21953: unsigned RXCKP :1;
[; ;pic18f85j94.h: 21954: };
[; ;pic18f85j94.h: 21955: } BAUDCON1bits_t;
[; ;pic18f85j94.h: 21956: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF67;
[; ;pic18f85j94.h: 22074: typedef union {
[; ;pic18f85j94.h: 22075: struct {
[; ;pic18f85j94.h: 22076: unsigned ABDEN :1;
[; ;pic18f85j94.h: 22077: unsigned WUE :1;
[; ;pic18f85j94.h: 22078: unsigned IREN :1;
[; ;pic18f85j94.h: 22079: unsigned BRG16 :1;
[; ;pic18f85j94.h: 22080: unsigned TXCKP :1;
[; ;pic18f85j94.h: 22081: unsigned RXDTP :1;
[; ;pic18f85j94.h: 22082: unsigned RCIDL :1;
[; ;pic18f85j94.h: 22083: unsigned ABDOVF :1;
[; ;pic18f85j94.h: 22084: };
[; ;pic18f85j94.h: 22085: struct {
[; ;pic18f85j94.h: 22086: unsigned :4;
[; ;pic18f85j94.h: 22087: unsigned CKTXP :1;
[; ;pic18f85j94.h: 22088: unsigned DTRXP :1;
[; ;pic18f85j94.h: 22089: };
[; ;pic18f85j94.h: 22090: struct {
[; ;pic18f85j94.h: 22091: unsigned :4;
[; ;pic18f85j94.h: 22092: unsigned SCKP :1;
[; ;pic18f85j94.h: 22093: unsigned :1;
[; ;pic18f85j94.h: 22094: unsigned RCMT :1;
[; ;pic18f85j94.h: 22095: };
[; ;pic18f85j94.h: 22096: struct {
[; ;pic18f85j94.h: 22097: unsigned ABDEN1 :1;
[; ;pic18f85j94.h: 22098: unsigned WUE1 :1;
[; ;pic18f85j94.h: 22099: unsigned :1;
[; ;pic18f85j94.h: 22100: unsigned BRG161 :1;
[; ;pic18f85j94.h: 22101: unsigned SCKP1 :1;
[; ;pic18f85j94.h: 22102: unsigned DTRXP1 :1;
[; ;pic18f85j94.h: 22103: unsigned RCIDL1 :1;
[; ;pic18f85j94.h: 22104: unsigned ABDOVF1 :1;
[; ;pic18f85j94.h: 22105: };
[; ;pic18f85j94.h: 22106: struct {
[; ;pic18f85j94.h: 22107: unsigned :4;
[; ;pic18f85j94.h: 22108: unsigned TXCKP1 :1;
[; ;pic18f85j94.h: 22109: unsigned RXDTP1 :1;
[; ;pic18f85j94.h: 22110: unsigned RCMT1 :1;
[; ;pic18f85j94.h: 22111: };
[; ;pic18f85j94.h: 22112: struct {
[; ;pic18f85j94.h: 22113: unsigned :5;
[; ;pic18f85j94.h: 22114: unsigned RXCKP :1;
[; ;pic18f85j94.h: 22115: };
[; ;pic18f85j94.h: 22116: } BAUDCONbits_t;
[; ;pic18f85j94.h: 22117: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF67;
[; ;pic18f85j94.h: 22237: extern volatile unsigned char SSP1MSK @ 0xF68;
"22239
[; ;pic18f85j94.h: 22239: asm("SSP1MSK equ 0F68h");
[; <" SSP1MSK equ 0F68h ;# ">
[; ;pic18f85j94.h: 22242: typedef union {
[; ;pic18f85j94.h: 22243: struct {
[; ;pic18f85j94.h: 22244: unsigned SSPMSK :8;
[; ;pic18f85j94.h: 22245: };
[; ;pic18f85j94.h: 22246: struct {
[; ;pic18f85j94.h: 22247: unsigned MSK0 :1;
[; ;pic18f85j94.h: 22248: unsigned MSK1 :1;
[; ;pic18f85j94.h: 22249: unsigned MSK2 :1;
[; ;pic18f85j94.h: 22250: unsigned MSK3 :1;
[; ;pic18f85j94.h: 22251: unsigned MSK4 :1;
[; ;pic18f85j94.h: 22252: unsigned MSK5 :1;
[; ;pic18f85j94.h: 22253: unsigned MSK6 :1;
[; ;pic18f85j94.h: 22254: unsigned MSK7 :1;
[; ;pic18f85j94.h: 22255: };
[; ;pic18f85j94.h: 22256: } SSP1MSKbits_t;
[; ;pic18f85j94.h: 22257: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xF68;
[; ;pic18f85j94.h: 22307: extern volatile unsigned char SSP1CON3 @ 0xF69;
"22309
[; ;pic18f85j94.h: 22309: asm("SSP1CON3 equ 0F69h");
[; <" SSP1CON3 equ 0F69h ;# ">
[; ;pic18f85j94.h: 22312: typedef union {
[; ;pic18f85j94.h: 22313: struct {
[; ;pic18f85j94.h: 22314: unsigned DHEN :1;
[; ;pic18f85j94.h: 22315: unsigned AHEN :1;
[; ;pic18f85j94.h: 22316: unsigned SBCDE :1;
[; ;pic18f85j94.h: 22317: unsigned SDAHT :1;
[; ;pic18f85j94.h: 22318: unsigned BOEN :1;
[; ;pic18f85j94.h: 22319: unsigned SCIE :1;
[; ;pic18f85j94.h: 22320: unsigned PCIE :1;
[; ;pic18f85j94.h: 22321: unsigned ACKTIM :1;
[; ;pic18f85j94.h: 22322: };
[; ;pic18f85j94.h: 22323: } SSP1CON3bits_t;
[; ;pic18f85j94.h: 22324: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0xF69;
[; ;pic18f85j94.h: 22369: extern volatile unsigned char TXBUF @ 0xF6A;
"22371
[; ;pic18f85j94.h: 22371: asm("TXBUF equ 0F6Ah");
[; <" TXBUF equ 0F6Ah ;# ">
[; ;pic18f85j94.h: 22374: typedef union {
[; ;pic18f85j94.h: 22375: struct {
[; ;pic18f85j94.h: 22376: unsigned TXBUF :8;
[; ;pic18f85j94.h: 22377: };
[; ;pic18f85j94.h: 22378: struct {
[; ;pic18f85j94.h: 22379: unsigned TXBUF0 :1;
[; ;pic18f85j94.h: 22380: unsigned TXBUF1 :1;
[; ;pic18f85j94.h: 22381: unsigned TXBUF2 :1;
[; ;pic18f85j94.h: 22382: unsigned TXBUF3 :1;
[; ;pic18f85j94.h: 22383: unsigned TXBUF4 :1;
[; ;pic18f85j94.h: 22384: unsigned TXBUF5 :1;
[; ;pic18f85j94.h: 22385: unsigned TXBUF6 :1;
[; ;pic18f85j94.h: 22386: unsigned TXBUF7 :1;
[; ;pic18f85j94.h: 22387: };
[; ;pic18f85j94.h: 22388: } TXBUFbits_t;
[; ;pic18f85j94.h: 22389: extern volatile TXBUFbits_t TXBUFbits @ 0xF6A;
[; ;pic18f85j94.h: 22439: extern volatile unsigned char DMABCH @ 0xF6B;
"22441
[; ;pic18f85j94.h: 22441: asm("DMABCH equ 0F6Bh");
[; <" DMABCH equ 0F6Bh ;# ">
[; ;pic18f85j94.h: 22444: typedef union {
[; ;pic18f85j94.h: 22445: struct {
[; ;pic18f85j94.h: 22446: unsigned DMACNTHB :2;
[; ;pic18f85j94.h: 22447: };
[; ;pic18f85j94.h: 22448: struct {
[; ;pic18f85j94.h: 22449: unsigned BC8 :1;
[; ;pic18f85j94.h: 22450: unsigned BC9 :1;
[; ;pic18f85j94.h: 22451: };
[; ;pic18f85j94.h: 22452: } DMABCHbits_t;
[; ;pic18f85j94.h: 22453: extern volatile DMABCHbits_t DMABCHbits @ 0xF6B;
[; ;pic18f85j94.h: 22473: extern volatile unsigned char DMABCL @ 0xF6C;
"22475
[; ;pic18f85j94.h: 22475: asm("DMABCL equ 0F6Ch");
[; <" DMABCL equ 0F6Ch ;# ">
[; ;pic18f85j94.h: 22478: typedef union {
[; ;pic18f85j94.h: 22479: struct {
[; ;pic18f85j94.h: 22480: unsigned DMACNTLB :8;
[; ;pic18f85j94.h: 22481: };
[; ;pic18f85j94.h: 22482: struct {
[; ;pic18f85j94.h: 22483: unsigned BC0 :1;
[; ;pic18f85j94.h: 22484: unsigned BC1 :1;
[; ;pic18f85j94.h: 22485: unsigned BC2 :1;
[; ;pic18f85j94.h: 22486: unsigned BC3 :1;
[; ;pic18f85j94.h: 22487: unsigned BC4 :1;
[; ;pic18f85j94.h: 22488: unsigned BC5 :1;
[; ;pic18f85j94.h: 22489: unsigned BC6 :1;
[; ;pic18f85j94.h: 22490: unsigned BC7 :1;
[; ;pic18f85j94.h: 22491: };
[; ;pic18f85j94.h: 22492: } DMABCLbits_t;
[; ;pic18f85j94.h: 22493: extern volatile DMABCLbits_t DMABCLbits @ 0xF6C;
[; ;pic18f85j94.h: 22543: extern volatile unsigned char RXADDRH @ 0xF6D;
"22545
[; ;pic18f85j94.h: 22545: asm("RXADDRH equ 0F6Dh");
[; <" RXADDRH equ 0F6Dh ;# ">
[; ;pic18f85j94.h: 22548: typedef union {
[; ;pic18f85j94.h: 22549: struct {
[; ;pic18f85j94.h: 22550: unsigned DMARCVPTRHB :4;
[; ;pic18f85j94.h: 22551: };
[; ;pic18f85j94.h: 22552: struct {
[; ;pic18f85j94.h: 22553: unsigned RXADDR8 :1;
[; ;pic18f85j94.h: 22554: unsigned RXADDR9 :1;
[; ;pic18f85j94.h: 22555: unsigned RXADDR10 :1;
[; ;pic18f85j94.h: 22556: unsigned RXADDR11 :1;
[; ;pic18f85j94.h: 22557: };
[; ;pic18f85j94.h: 22558: } RXADDRHbits_t;
[; ;pic18f85j94.h: 22559: extern volatile RXADDRHbits_t RXADDRHbits @ 0xF6D;
[; ;pic18f85j94.h: 22589: extern volatile unsigned char RXADDRL @ 0xF6E;
"22591
[; ;pic18f85j94.h: 22591: asm("RXADDRL equ 0F6Eh");
[; <" RXADDRL equ 0F6Eh ;# ">
[; ;pic18f85j94.h: 22594: typedef union {
[; ;pic18f85j94.h: 22595: struct {
[; ;pic18f85j94.h: 22596: unsigned DMARCVPTRLB :8;
[; ;pic18f85j94.h: 22597: };
[; ;pic18f85j94.h: 22598: struct {
[; ;pic18f85j94.h: 22599: unsigned RXADDR0 :1;
[; ;pic18f85j94.h: 22600: unsigned RXADDR1 :1;
[; ;pic18f85j94.h: 22601: unsigned RXADDR2 :1;
[; ;pic18f85j94.h: 22602: unsigned RXADDR3 :1;
[; ;pic18f85j94.h: 22603: unsigned RXADDR4 :1;
[; ;pic18f85j94.h: 22604: unsigned RXADDR5 :1;
[; ;pic18f85j94.h: 22605: unsigned RXADDR6 :1;
[; ;pic18f85j94.h: 22606: unsigned RXADDR7 :1;
[; ;pic18f85j94.h: 22607: };
[; ;pic18f85j94.h: 22608: } RXADDRLbits_t;
[; ;pic18f85j94.h: 22609: extern volatile RXADDRLbits_t RXADDRLbits @ 0xF6E;
[; ;pic18f85j94.h: 22659: extern volatile unsigned char TXADDRH @ 0xF6F;
"22661
[; ;pic18f85j94.h: 22661: asm("TXADDRH equ 0F6Fh");
[; <" TXADDRH equ 0F6Fh ;# ">
[; ;pic18f85j94.h: 22664: typedef union {
[; ;pic18f85j94.h: 22665: struct {
[; ;pic18f85j94.h: 22666: unsigned DMATXPTRHB :4;
[; ;pic18f85j94.h: 22667: };
[; ;pic18f85j94.h: 22668: struct {
[; ;pic18f85j94.h: 22669: unsigned TXADDR8 :1;
[; ;pic18f85j94.h: 22670: unsigned TXADDR9 :1;
[; ;pic18f85j94.h: 22671: unsigned TXADDR10 :1;
[; ;pic18f85j94.h: 22672: unsigned TXADDR11 :1;
[; ;pic18f85j94.h: 22673: };
[; ;pic18f85j94.h: 22674: } TXADDRHbits_t;
[; ;pic18f85j94.h: 22675: extern volatile TXADDRHbits_t TXADDRHbits @ 0xF6F;
[; ;pic18f85j94.h: 22705: extern volatile unsigned char TXADDRL @ 0xF70;
"22707
[; ;pic18f85j94.h: 22707: asm("TXADDRL equ 0F70h");
[; <" TXADDRL equ 0F70h ;# ">
[; ;pic18f85j94.h: 22710: typedef union {
[; ;pic18f85j94.h: 22711: struct {
[; ;pic18f85j94.h: 22712: unsigned DMATXPTRLB :8;
[; ;pic18f85j94.h: 22713: };
[; ;pic18f85j94.h: 22714: struct {
[; ;pic18f85j94.h: 22715: unsigned TXADDR0 :1;
[; ;pic18f85j94.h: 22716: unsigned TXADDR1 :1;
[; ;pic18f85j94.h: 22717: unsigned TXADDR2 :1;
[; ;pic18f85j94.h: 22718: unsigned TXADDR3 :1;
[; ;pic18f85j94.h: 22719: unsigned TXADDR4 :1;
[; ;pic18f85j94.h: 22720: unsigned TXADDR5 :1;
[; ;pic18f85j94.h: 22721: unsigned TXADDR6 :1;
[; ;pic18f85j94.h: 22722: unsigned TXADDR7 :1;
[; ;pic18f85j94.h: 22723: };
[; ;pic18f85j94.h: 22724: } TXADDRLbits_t;
[; ;pic18f85j94.h: 22725: extern volatile TXADDRLbits_t TXADDRLbits @ 0xF70;
[; ;pic18f85j94.h: 22775: extern volatile unsigned char PORTVP @ 0xF71;
"22777
[; ;pic18f85j94.h: 22777: asm("PORTVP equ 0F71h");
[; <" PORTVP equ 0F71h ;# ">
[; ;pic18f85j94.h: 22780: typedef union {
[; ;pic18f85j94.h: 22781: struct {
[; ;pic18f85j94.h: 22782: unsigned RVP0 :1;
[; ;pic18f85j94.h: 22783: unsigned RVP1 :1;
[; ;pic18f85j94.h: 22784: unsigned RVP2 :1;
[; ;pic18f85j94.h: 22785: unsigned RVP3 :1;
[; ;pic18f85j94.h: 22786: unsigned RVP4 :1;
[; ;pic18f85j94.h: 22787: unsigned RVP5 :1;
[; ;pic18f85j94.h: 22788: unsigned RVP6 :1;
[; ;pic18f85j94.h: 22789: unsigned RVP7 :1;
[; ;pic18f85j94.h: 22790: };
[; ;pic18f85j94.h: 22791: } PORTVPbits_t;
[; ;pic18f85j94.h: 22792: extern volatile PORTVPbits_t PORTVPbits @ 0xF71;
[; ;pic18f85j94.h: 22837: extern volatile unsigned char LATVP @ 0xF72;
"22839
[; ;pic18f85j94.h: 22839: asm("LATVP equ 0F72h");
[; <" LATVP equ 0F72h ;# ">
[; ;pic18f85j94.h: 22842: typedef union {
[; ;pic18f85j94.h: 22843: struct {
[; ;pic18f85j94.h: 22844: unsigned LATVP0 :1;
[; ;pic18f85j94.h: 22845: unsigned LATVP1 :1;
[; ;pic18f85j94.h: 22846: unsigned LATVP2 :1;
[; ;pic18f85j94.h: 22847: unsigned LATVP3 :1;
[; ;pic18f85j94.h: 22848: unsigned LATVP4 :1;
[; ;pic18f85j94.h: 22849: unsigned LATVP5 :1;
[; ;pic18f85j94.h: 22850: unsigned LATVP6 :1;
[; ;pic18f85j94.h: 22851: unsigned LATVP7 :1;
[; ;pic18f85j94.h: 22852: };
[; ;pic18f85j94.h: 22853: } LATVPbits_t;
[; ;pic18f85j94.h: 22854: extern volatile LATVPbits_t LATVPbits @ 0xF72;
[; ;pic18f85j94.h: 22899: extern volatile unsigned char TRISVP @ 0xF73;
"22901
[; ;pic18f85j94.h: 22901: asm("TRISVP equ 0F73h");
[; <" TRISVP equ 0F73h ;# ">
[; ;pic18f85j94.h: 22904: typedef union {
[; ;pic18f85j94.h: 22905: struct {
[; ;pic18f85j94.h: 22906: unsigned TRISVP0 :1;
[; ;pic18f85j94.h: 22907: unsigned TRISVP1 :1;
[; ;pic18f85j94.h: 22908: unsigned TRISVP2 :1;
[; ;pic18f85j94.h: 22909: unsigned TRISVP3 :1;
[; ;pic18f85j94.h: 22910: unsigned TRISVP4 :1;
[; ;pic18f85j94.h: 22911: unsigned TRISVP5 :1;
[; ;pic18f85j94.h: 22912: unsigned TRISVP6 :1;
[; ;pic18f85j94.h: 22913: unsigned TRISVP7 :1;
[; ;pic18f85j94.h: 22914: };
[; ;pic18f85j94.h: 22915: } TRISVPbits_t;
[; ;pic18f85j94.h: 22916: extern volatile TRISVPbits_t TRISVPbits @ 0xF73;
[; ;pic18f85j94.h: 22961: extern volatile unsigned char UADDR @ 0xF74;
"22963
[; ;pic18f85j94.h: 22963: asm("UADDR equ 0F74h");
[; <" UADDR equ 0F74h ;# ">
[; ;pic18f85j94.h: 22966: typedef union {
[; ;pic18f85j94.h: 22967: struct {
[; ;pic18f85j94.h: 22968: unsigned ADDR :7;
[; ;pic18f85j94.h: 22969: };
[; ;pic18f85j94.h: 22970: struct {
[; ;pic18f85j94.h: 22971: unsigned ADDR0 :1;
[; ;pic18f85j94.h: 22972: unsigned ADDR1 :1;
[; ;pic18f85j94.h: 22973: unsigned ADDR2 :1;
[; ;pic18f85j94.h: 22974: unsigned ADDR3 :1;
[; ;pic18f85j94.h: 22975: unsigned ADDR4 :1;
[; ;pic18f85j94.h: 22976: unsigned ADDR5 :1;
[; ;pic18f85j94.h: 22977: unsigned ADDR6 :1;
[; ;pic18f85j94.h: 22978: };
[; ;pic18f85j94.h: 22979: } UADDRbits_t;
[; ;pic18f85j94.h: 22980: extern volatile UADDRbits_t UADDRbits @ 0xF74;
[; ;pic18f85j94.h: 23025: extern volatile unsigned char UCON @ 0xF75;
"23027
[; ;pic18f85j94.h: 23027: asm("UCON equ 0F75h");
[; <" UCON equ 0F75h ;# ">
[; ;pic18f85j94.h: 23030: typedef union {
[; ;pic18f85j94.h: 23031: struct {
[; ;pic18f85j94.h: 23032: unsigned :1;
[; ;pic18f85j94.h: 23033: unsigned SUSPND :1;
[; ;pic18f85j94.h: 23034: unsigned RESUME :1;
[; ;pic18f85j94.h: 23035: unsigned USBEN :1;
[; ;pic18f85j94.h: 23036: unsigned PKTDIS :1;
[; ;pic18f85j94.h: 23037: unsigned SE0 :1;
[; ;pic18f85j94.h: 23038: unsigned PPBRST :1;
[; ;pic18f85j94.h: 23039: };
[; ;pic18f85j94.h: 23040: } UCONbits_t;
[; ;pic18f85j94.h: 23041: extern volatile UCONbits_t UCONbits @ 0xF75;
[; ;pic18f85j94.h: 23076: extern volatile unsigned char USTAT @ 0xF76;
"23078
[; ;pic18f85j94.h: 23078: asm("USTAT equ 0F76h");
[; <" USTAT equ 0F76h ;# ">
[; ;pic18f85j94.h: 23081: typedef union {
[; ;pic18f85j94.h: 23082: struct {
[; ;pic18f85j94.h: 23083: unsigned :1;
[; ;pic18f85j94.h: 23084: unsigned PPBI :1;
[; ;pic18f85j94.h: 23085: unsigned DIR :1;
[; ;pic18f85j94.h: 23086: unsigned ENDP :4;
[; ;pic18f85j94.h: 23087: };
[; ;pic18f85j94.h: 23088: struct {
[; ;pic18f85j94.h: 23089: unsigned :3;
[; ;pic18f85j94.h: 23090: unsigned ENDP0 :1;
[; ;pic18f85j94.h: 23091: unsigned ENDP1 :1;
[; ;pic18f85j94.h: 23092: unsigned ENDP2 :1;
[; ;pic18f85j94.h: 23093: unsigned ENDP3 :1;
[; ;pic18f85j94.h: 23094: };
[; ;pic18f85j94.h: 23095: } USTATbits_t;
[; ;pic18f85j94.h: 23096: extern volatile USTATbits_t USTATbits @ 0xF76;
[; ;pic18f85j94.h: 23136: extern volatile unsigned char UEIR @ 0xF77;
"23138
[; ;pic18f85j94.h: 23138: asm("UEIR equ 0F77h");
[; <" UEIR equ 0F77h ;# ">
[; ;pic18f85j94.h: 23141: typedef union {
[; ;pic18f85j94.h: 23142: struct {
[; ;pic18f85j94.h: 23143: unsigned PIDEF :1;
[; ;pic18f85j94.h: 23144: unsigned CRC5EF :1;
[; ;pic18f85j94.h: 23145: unsigned CRC16EF :1;
[; ;pic18f85j94.h: 23146: unsigned DFN8EF :1;
[; ;pic18f85j94.h: 23147: unsigned BTOEF :1;
[; ;pic18f85j94.h: 23148: unsigned :2;
[; ;pic18f85j94.h: 23149: unsigned BTSEF :1;
[; ;pic18f85j94.h: 23150: };
[; ;pic18f85j94.h: 23151: } UEIRbits_t;
[; ;pic18f85j94.h: 23152: extern volatile UEIRbits_t UEIRbits @ 0xF77;
[; ;pic18f85j94.h: 23187: extern volatile unsigned char UIR @ 0xF78;
"23189
[; ;pic18f85j94.h: 23189: asm("UIR equ 0F78h");
[; <" UIR equ 0F78h ;# ">
[; ;pic18f85j94.h: 23192: typedef union {
[; ;pic18f85j94.h: 23193: struct {
[; ;pic18f85j94.h: 23194: unsigned URSTIF :1;
[; ;pic18f85j94.h: 23195: unsigned UERRIF :1;
[; ;pic18f85j94.h: 23196: unsigned ACTVIF :1;
[; ;pic18f85j94.h: 23197: unsigned TRNIF :1;
[; ;pic18f85j94.h: 23198: unsigned IDLEIF :1;
[; ;pic18f85j94.h: 23199: unsigned STALLIF :1;
[; ;pic18f85j94.h: 23200: unsigned SOFIF :1;
[; ;pic18f85j94.h: 23201: };
[; ;pic18f85j94.h: 23202: } UIRbits_t;
[; ;pic18f85j94.h: 23203: extern volatile UIRbits_t UIRbits @ 0xF78;
[; ;pic18f85j94.h: 23243: extern volatile unsigned short UFRM @ 0xF79;
"23245
[; ;pic18f85j94.h: 23245: asm("UFRM equ 0F79h");
[; <" UFRM equ 0F79h ;# ">
[; ;pic18f85j94.h: 23250: extern volatile unsigned char UFRMH @ 0xF79;
"23252
[; ;pic18f85j94.h: 23252: asm("UFRMH equ 0F79h");
[; <" UFRMH equ 0F79h ;# ">
[; ;pic18f85j94.h: 23255: typedef union {
[; ;pic18f85j94.h: 23256: struct {
[; ;pic18f85j94.h: 23257: unsigned FRM :3;
[; ;pic18f85j94.h: 23258: };
[; ;pic18f85j94.h: 23259: struct {
[; ;pic18f85j94.h: 23260: unsigned FRM8 :1;
[; ;pic18f85j94.h: 23261: unsigned FRM9 :1;
[; ;pic18f85j94.h: 23262: unsigned FRM10 :1;
[; ;pic18f85j94.h: 23263: };
[; ;pic18f85j94.h: 23264: } UFRMHbits_t;
[; ;pic18f85j94.h: 23265: extern volatile UFRMHbits_t UFRMHbits @ 0xF79;
[; ;pic18f85j94.h: 23290: extern volatile unsigned char UFRML @ 0xF7A;
"23292
[; ;pic18f85j94.h: 23292: asm("UFRML equ 0F7Ah");
[; <" UFRML equ 0F7Ah ;# ">
[; ;pic18f85j94.h: 23295: typedef union {
[; ;pic18f85j94.h: 23296: struct {
[; ;pic18f85j94.h: 23297: unsigned FRM :8;
[; ;pic18f85j94.h: 23298: };
[; ;pic18f85j94.h: 23299: struct {
[; ;pic18f85j94.h: 23300: unsigned FRM0 :1;
[; ;pic18f85j94.h: 23301: unsigned FRM1 :1;
[; ;pic18f85j94.h: 23302: unsigned FRM2 :1;
[; ;pic18f85j94.h: 23303: unsigned FRM3 :1;
[; ;pic18f85j94.h: 23304: unsigned FRM4 :1;
[; ;pic18f85j94.h: 23305: unsigned FRM5 :1;
[; ;pic18f85j94.h: 23306: unsigned FRM6 :1;
[; ;pic18f85j94.h: 23307: unsigned FRM7 :1;
[; ;pic18f85j94.h: 23308: };
[; ;pic18f85j94.h: 23309: struct {
[; ;pic18f85j94.h: 23310: unsigned FRML :8;
[; ;pic18f85j94.h: 23311: };
[; ;pic18f85j94.h: 23312: } UFRMLbits_t;
[; ;pic18f85j94.h: 23313: extern volatile UFRMLbits_t UFRMLbits @ 0xF7A;
[; ;pic18f85j94.h: 23368: extern volatile unsigned char RCON4 @ 0xF7B;
"23370
[; ;pic18f85j94.h: 23370: asm("RCON4 equ 0F7Bh");
[; <" RCON4 equ 0F7Bh ;# ">
[; ;pic18f85j94.h: 23373: typedef union {
[; ;pic18f85j94.h: 23374: struct {
[; ;pic18f85j94.h: 23375: unsigned PMSLP :1;
[; ;pic18f85j94.h: 23376: unsigned :1;
[; ;pic18f85j94.h: 23377: unsigned DPSLP :1;
[; ;pic18f85j94.h: 23378: unsigned :1;
[; ;pic18f85j94.h: 23379: unsigned SRETEN :1;
[; ;pic18f85j94.h: 23380: };
[; ;pic18f85j94.h: 23381: } RCON4bits_t;
[; ;pic18f85j94.h: 23382: extern volatile RCON4bits_t RCON4bits @ 0xF7B;
[; ;pic18f85j94.h: 23402: extern volatile unsigned char RCON3 @ 0xF7C;
"23404
[; ;pic18f85j94.h: 23404: asm("RCON3 equ 0F7Ch");
[; <" RCON3 equ 0F7Ch ;# ">
[; ;pic18f85j94.h: 23407: typedef union {
[; ;pic18f85j94.h: 23408: struct {
[; ;pic18f85j94.h: 23409: unsigned VBAT :1;
[; ;pic18f85j94.h: 23410: unsigned VBPOR :1;
[; ;pic18f85j94.h: 23411: unsigned VDDPOR :1;
[; ;pic18f85j94.h: 23412: unsigned VDDBOR :1;
[; ;pic18f85j94.h: 23413: unsigned :3;
[; ;pic18f85j94.h: 23414: unsigned STKERR :1;
[; ;pic18f85j94.h: 23415: };
[; ;pic18f85j94.h: 23416: } RCON3bits_t;
[; ;pic18f85j94.h: 23417: extern volatile RCON3bits_t RCON3bits @ 0xF7C;
[; ;pic18f85j94.h: 23447: extern volatile unsigned char RCON2 @ 0xF7D;
"23449
[; ;pic18f85j94.h: 23449: asm("RCON2 equ 0F7Dh");
[; <" RCON2 equ 0F7Dh ;# ">
[; ;pic18f85j94.h: 23452: typedef union {
[; ;pic18f85j94.h: 23453: struct {
[; ;pic18f85j94.h: 23454: unsigned :5;
[; ;pic18f85j94.h: 23455: unsigned SWDTEN :1;
[; ;pic18f85j94.h: 23456: unsigned :1;
[; ;pic18f85j94.h: 23457: unsigned EXTR :1;
[; ;pic18f85j94.h: 23458: };
[; ;pic18f85j94.h: 23459: } RCON2bits_t;
[; ;pic18f85j94.h: 23460: extern volatile RCON2bits_t RCON2bits @ 0xF7D;
[; ;pic18f85j94.h: 23475: extern volatile unsigned char EECON2 @ 0xF7E;
"23477
[; ;pic18f85j94.h: 23477: asm("EECON2 equ 0F7Eh");
[; <" EECON2 equ 0F7Eh ;# ">
[; ;pic18f85j94.h: 23480: typedef union {
[; ;pic18f85j94.h: 23481: struct {
[; ;pic18f85j94.h: 23482: unsigned EECON2 :8;
[; ;pic18f85j94.h: 23483: };
[; ;pic18f85j94.h: 23484: } EECON2bits_t;
[; ;pic18f85j94.h: 23485: extern volatile EECON2bits_t EECON2bits @ 0xF7E;
[; ;pic18f85j94.h: 23495: extern volatile unsigned char EECON1 @ 0xF7F;
"23497
[; ;pic18f85j94.h: 23497: asm("EECON1 equ 0F7Fh");
[; <" EECON1 equ 0F7Fh ;# ">
[; ;pic18f85j94.h: 23500: typedef union {
[; ;pic18f85j94.h: 23501: struct {
[; ;pic18f85j94.h: 23502: unsigned :1;
[; ;pic18f85j94.h: 23503: unsigned WR :1;
[; ;pic18f85j94.h: 23504: unsigned WREN :1;
[; ;pic18f85j94.h: 23505: unsigned WRERR :1;
[; ;pic18f85j94.h: 23506: unsigned FREE :1;
[; ;pic18f85j94.h: 23507: unsigned WWPROG :1;
[; ;pic18f85j94.h: 23508: };
[; ;pic18f85j94.h: 23509: } EECON1bits_t;
[; ;pic18f85j94.h: 23510: extern volatile EECON1bits_t EECON1bits @ 0xF7F;
[; ;pic18f85j94.h: 23540: extern volatile unsigned char PORTA @ 0xF80;
"23542
[; ;pic18f85j94.h: 23542: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f85j94.h: 23545: typedef union {
[; ;pic18f85j94.h: 23546: struct {
[; ;pic18f85j94.h: 23547: unsigned RA0 :1;
[; ;pic18f85j94.h: 23548: unsigned RA1 :1;
[; ;pic18f85j94.h: 23549: unsigned RA2 :1;
[; ;pic18f85j94.h: 23550: unsigned RA3 :1;
[; ;pic18f85j94.h: 23551: unsigned RA4 :1;
[; ;pic18f85j94.h: 23552: unsigned RA5 :1;
[; ;pic18f85j94.h: 23553: unsigned RA6 :1;
[; ;pic18f85j94.h: 23554: unsigned RA7 :1;
[; ;pic18f85j94.h: 23555: };
[; ;pic18f85j94.h: 23556: struct {
[; ;pic18f85j94.h: 23557: unsigned ULPWUIN :1;
[; ;pic18f85j94.h: 23558: unsigned :4;
[; ;pic18f85j94.h: 23559: unsigned LVDIN :1;
[; ;pic18f85j94.h: 23560: unsigned :1;
[; ;pic18f85j94.h: 23561: unsigned RJPU :1;
[; ;pic18f85j94.h: 23562: };
[; ;pic18f85j94.h: 23563: } PORTAbits_t;
[; ;pic18f85j94.h: 23564: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f85j94.h: 23624: extern volatile unsigned char PORTB @ 0xF81;
"23626
[; ;pic18f85j94.h: 23626: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f85j94.h: 23629: typedef union {
[; ;pic18f85j94.h: 23630: struct {
[; ;pic18f85j94.h: 23631: unsigned RB0 :1;
[; ;pic18f85j94.h: 23632: unsigned RB1 :1;
[; ;pic18f85j94.h: 23633: unsigned RB2 :1;
[; ;pic18f85j94.h: 23634: unsigned RB3 :1;
[; ;pic18f85j94.h: 23635: unsigned RB4 :1;
[; ;pic18f85j94.h: 23636: unsigned RB5 :1;
[; ;pic18f85j94.h: 23637: unsigned RB6 :1;
[; ;pic18f85j94.h: 23638: unsigned RB7 :1;
[; ;pic18f85j94.h: 23639: };
[; ;pic18f85j94.h: 23640: struct {
[; ;pic18f85j94.h: 23641: unsigned :3;
[; ;pic18f85j94.h: 23642: unsigned CCP2_PA2 :1;
[; ;pic18f85j94.h: 23643: };
[; ;pic18f85j94.h: 23644: } PORTBbits_t;
[; ;pic18f85j94.h: 23645: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f85j94.h: 23695: extern volatile unsigned char PORTC @ 0xF82;
"23697
[; ;pic18f85j94.h: 23697: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f85j94.h: 23700: typedef union {
[; ;pic18f85j94.h: 23701: struct {
[; ;pic18f85j94.h: 23702: unsigned RC0 :1;
[; ;pic18f85j94.h: 23703: unsigned RC1 :1;
[; ;pic18f85j94.h: 23704: unsigned RC2 :1;
[; ;pic18f85j94.h: 23705: unsigned RC3 :1;
[; ;pic18f85j94.h: 23706: unsigned RC4 :1;
[; ;pic18f85j94.h: 23707: unsigned RC5 :1;
[; ;pic18f85j94.h: 23708: unsigned RC6 :1;
[; ;pic18f85j94.h: 23709: unsigned RC7 :1;
[; ;pic18f85j94.h: 23710: };
[; ;pic18f85j94.h: 23711: struct {
[; ;pic18f85j94.h: 23712: unsigned :1;
[; ;pic18f85j94.h: 23713: unsigned CCP2 :1;
[; ;pic18f85j94.h: 23714: unsigned PA1 :1;
[; ;pic18f85j94.h: 23715: };
[; ;pic18f85j94.h: 23716: struct {
[; ;pic18f85j94.h: 23717: unsigned :1;
[; ;pic18f85j94.h: 23718: unsigned PA2 :1;
[; ;pic18f85j94.h: 23719: };
[; ;pic18f85j94.h: 23720: } PORTCbits_t;
[; ;pic18f85j94.h: 23721: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f85j94.h: 23781: extern volatile unsigned char PORTD @ 0xF83;
"23783
[; ;pic18f85j94.h: 23783: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f85j94.h: 23786: typedef union {
[; ;pic18f85j94.h: 23787: struct {
[; ;pic18f85j94.h: 23788: unsigned RD0 :1;
[; ;pic18f85j94.h: 23789: unsigned RD1 :1;
[; ;pic18f85j94.h: 23790: unsigned RD2 :1;
[; ;pic18f85j94.h: 23791: unsigned RD3 :1;
[; ;pic18f85j94.h: 23792: unsigned RD4 :1;
[; ;pic18f85j94.h: 23793: unsigned RD5 :1;
[; ;pic18f85j94.h: 23794: unsigned RD6 :1;
[; ;pic18f85j94.h: 23795: unsigned RD7 :1;
[; ;pic18f85j94.h: 23796: };
[; ;pic18f85j94.h: 23797: struct {
[; ;pic18f85j94.h: 23798: unsigned :7;
[; ;pic18f85j94.h: 23799: unsigned SS2 :1;
[; ;pic18f85j94.h: 23800: };
[; ;pic18f85j94.h: 23801: } PORTDbits_t;
[; ;pic18f85j94.h: 23802: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f85j94.h: 23852: extern volatile unsigned char PORTE @ 0xF84;
"23854
[; ;pic18f85j94.h: 23854: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f85j94.h: 23857: typedef union {
[; ;pic18f85j94.h: 23858: struct {
[; ;pic18f85j94.h: 23859: unsigned RE0 :1;
[; ;pic18f85j94.h: 23860: unsigned RE1 :1;
[; ;pic18f85j94.h: 23861: unsigned RE2 :1;
[; ;pic18f85j94.h: 23862: unsigned RE3 :1;
[; ;pic18f85j94.h: 23863: unsigned RE4 :1;
[; ;pic18f85j94.h: 23864: unsigned RE5 :1;
[; ;pic18f85j94.h: 23865: unsigned RE6 :1;
[; ;pic18f85j94.h: 23866: unsigned RE7 :1;
[; ;pic18f85j94.h: 23867: };
[; ;pic18f85j94.h: 23868: struct {
[; ;pic18f85j94.h: 23869: unsigned PD2 :1;
[; ;pic18f85j94.h: 23870: unsigned PC2 :1;
[; ;pic18f85j94.h: 23871: unsigned CCP10 :1;
[; ;pic18f85j94.h: 23872: unsigned CCP9E :1;
[; ;pic18f85j94.h: 23873: unsigned CCP8E :1;
[; ;pic18f85j94.h: 23874: unsigned CCP7E :1;
[; ;pic18f85j94.h: 23875: unsigned CCP6E :1;
[; ;pic18f85j94.h: 23876: unsigned CCP2E :1;
[; ;pic18f85j94.h: 23877: };
[; ;pic18f85j94.h: 23878: struct {
[; ;pic18f85j94.h: 23879: unsigned RDE :1;
[; ;pic18f85j94.h: 23880: unsigned WRE :1;
[; ;pic18f85j94.h: 23881: unsigned CS :1;
[; ;pic18f85j94.h: 23882: unsigned PC3E :1;
[; ;pic18f85j94.h: 23883: unsigned PB3E :1;
[; ;pic18f85j94.h: 23884: unsigned PC1E :1;
[; ;pic18f85j94.h: 23885: unsigned PB1E :1;
[; ;pic18f85j94.h: 23886: unsigned PA2E :1;
[; ;pic18f85j94.h: 23887: };
[; ;pic18f85j94.h: 23888: struct {
[; ;pic18f85j94.h: 23889: unsigned :2;
[; ;pic18f85j94.h: 23890: unsigned PB2 :1;
[; ;pic18f85j94.h: 23891: };
[; ;pic18f85j94.h: 23892: } PORTEbits_t;
[; ;pic18f85j94.h: 23893: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f85j94.h: 24023: extern volatile unsigned char PORTF @ 0xF85;
"24025
[; ;pic18f85j94.h: 24025: asm("PORTF equ 0F85h");
[; <" PORTF equ 0F85h ;# ">
[; ;pic18f85j94.h: 24028: typedef union {
[; ;pic18f85j94.h: 24029: struct {
[; ;pic18f85j94.h: 24030: unsigned :2;
[; ;pic18f85j94.h: 24031: unsigned RF2 :1;
[; ;pic18f85j94.h: 24032: unsigned RF3 :1;
[; ;pic18f85j94.h: 24033: unsigned RF4 :1;
[; ;pic18f85j94.h: 24034: unsigned RF5 :1;
[; ;pic18f85j94.h: 24035: unsigned RF6 :1;
[; ;pic18f85j94.h: 24036: unsigned RF7 :1;
[; ;pic18f85j94.h: 24037: };
[; ;pic18f85j94.h: 24038: struct {
[; ;pic18f85j94.h: 24039: unsigned :2;
[; ;pic18f85j94.h: 24040: unsigned C1OUTF :1;
[; ;pic18f85j94.h: 24041: };
[; ;pic18f85j94.h: 24042: } PORTFbits_t;
[; ;pic18f85j94.h: 24043: extern volatile PORTFbits_t PORTFbits @ 0xF85;
[; ;pic18f85j94.h: 24083: extern volatile unsigned char PORTG @ 0xF86;
"24085
[; ;pic18f85j94.h: 24085: asm("PORTG equ 0F86h");
[; <" PORTG equ 0F86h ;# ">
[; ;pic18f85j94.h: 24088: typedef union {
[; ;pic18f85j94.h: 24089: struct {
[; ;pic18f85j94.h: 24090: unsigned RG0 :1;
[; ;pic18f85j94.h: 24091: unsigned RG1 :1;
[; ;pic18f85j94.h: 24092: unsigned RG2 :1;
[; ;pic18f85j94.h: 24093: unsigned RG3 :1;
[; ;pic18f85j94.h: 24094: unsigned RG4 :1;
[; ;pic18f85j94.h: 24095: };
[; ;pic18f85j94.h: 24096: struct {
[; ;pic18f85j94.h: 24097: unsigned :1;
[; ;pic18f85j94.h: 24098: unsigned C3OUTG :1;
[; ;pic18f85j94.h: 24099: };
[; ;pic18f85j94.h: 24100: } PORTGbits_t;
[; ;pic18f85j94.h: 24101: extern volatile PORTGbits_t PORTGbits @ 0xF86;
[; ;pic18f85j94.h: 24136: extern volatile unsigned char PORTH @ 0xF87;
"24138
[; ;pic18f85j94.h: 24138: asm("PORTH equ 0F87h");
[; <" PORTH equ 0F87h ;# ">
[; ;pic18f85j94.h: 24141: typedef union {
[; ;pic18f85j94.h: 24142: struct {
[; ;pic18f85j94.h: 24143: unsigned RH0 :1;
[; ;pic18f85j94.h: 24144: unsigned RH1 :1;
[; ;pic18f85j94.h: 24145: unsigned RH2 :1;
[; ;pic18f85j94.h: 24146: unsigned RH3 :1;
[; ;pic18f85j94.h: 24147: unsigned RH4 :1;
[; ;pic18f85j94.h: 24148: unsigned RH5 :1;
[; ;pic18f85j94.h: 24149: unsigned RH6 :1;
[; ;pic18f85j94.h: 24150: unsigned RH7 :1;
[; ;pic18f85j94.h: 24151: };
[; ;pic18f85j94.h: 24152: struct {
[; ;pic18f85j94.h: 24153: unsigned :4;
[; ;pic18f85j94.h: 24154: unsigned CCP9 :1;
[; ;pic18f85j94.h: 24155: unsigned CCP8 :1;
[; ;pic18f85j94.h: 24156: unsigned CCP7 :1;
[; ;pic18f85j94.h: 24157: unsigned CCP6 :1;
[; ;pic18f85j94.h: 24158: };
[; ;pic18f85j94.h: 24159: struct {
[; ;pic18f85j94.h: 24160: unsigned :4;
[; ;pic18f85j94.h: 24161: unsigned PC3 :1;
[; ;pic18f85j94.h: 24162: unsigned PB3 :1;
[; ;pic18f85j94.h: 24163: unsigned PC1 :1;
[; ;pic18f85j94.h: 24164: unsigned PB1 :1;
[; ;pic18f85j94.h: 24165: };
[; ;pic18f85j94.h: 24166: } PORTHbits_t;
[; ;pic18f85j94.h: 24167: extern volatile PORTHbits_t PORTHbits @ 0xF87;
[; ;pic18f85j94.h: 24252: extern volatile unsigned char PORTJ @ 0xF88;
"24254
[; ;pic18f85j94.h: 24254: asm("PORTJ equ 0F88h");
[; <" PORTJ equ 0F88h ;# ">
[; ;pic18f85j94.h: 24257: typedef union {
[; ;pic18f85j94.h: 24258: struct {
[; ;pic18f85j94.h: 24259: unsigned RJ0 :1;
[; ;pic18f85j94.h: 24260: unsigned RJ1 :1;
[; ;pic18f85j94.h: 24261: unsigned RJ2 :1;
[; ;pic18f85j94.h: 24262: unsigned RJ3 :1;
[; ;pic18f85j94.h: 24263: unsigned RJ4 :1;
[; ;pic18f85j94.h: 24264: unsigned RJ5 :1;
[; ;pic18f85j94.h: 24265: unsigned RJ6 :1;
[; ;pic18f85j94.h: 24266: unsigned RJ7 :1;
[; ;pic18f85j94.h: 24267: };
[; ;pic18f85j94.h: 24268: } PORTJbits_t;
[; ;pic18f85j94.h: 24269: extern volatile PORTJbits_t PORTJbits @ 0xF88;
[; ;pic18f85j94.h: 24314: extern volatile unsigned char LATA @ 0xF89;
"24316
[; ;pic18f85j94.h: 24316: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f85j94.h: 24319: typedef union {
[; ;pic18f85j94.h: 24320: struct {
[; ;pic18f85j94.h: 24321: unsigned LATA0 :1;
[; ;pic18f85j94.h: 24322: unsigned LATA1 :1;
[; ;pic18f85j94.h: 24323: unsigned LATA2 :1;
[; ;pic18f85j94.h: 24324: unsigned LATA3 :1;
[; ;pic18f85j94.h: 24325: unsigned LATA4 :1;
[; ;pic18f85j94.h: 24326: unsigned LATA5 :1;
[; ;pic18f85j94.h: 24327: unsigned LATA6 :1;
[; ;pic18f85j94.h: 24328: unsigned LATA7 :1;
[; ;pic18f85j94.h: 24329: };
[; ;pic18f85j94.h: 24330: struct {
[; ;pic18f85j94.h: 24331: unsigned LA0 :1;
[; ;pic18f85j94.h: 24332: unsigned LA1 :1;
[; ;pic18f85j94.h: 24333: unsigned LA2 :1;
[; ;pic18f85j94.h: 24334: unsigned LA3 :1;
[; ;pic18f85j94.h: 24335: unsigned LA4 :1;
[; ;pic18f85j94.h: 24336: unsigned LA5 :1;
[; ;pic18f85j94.h: 24337: unsigned LA6 :1;
[; ;pic18f85j94.h: 24338: unsigned LA7 :1;
[; ;pic18f85j94.h: 24339: };
[; ;pic18f85j94.h: 24340: } LATAbits_t;
[; ;pic18f85j94.h: 24341: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f85j94.h: 24426: extern volatile unsigned char LATB @ 0xF8A;
"24428
[; ;pic18f85j94.h: 24428: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f85j94.h: 24431: typedef union {
[; ;pic18f85j94.h: 24432: struct {
[; ;pic18f85j94.h: 24433: unsigned LATB0 :1;
[; ;pic18f85j94.h: 24434: unsigned LATB1 :1;
[; ;pic18f85j94.h: 24435: unsigned LATB2 :1;
[; ;pic18f85j94.h: 24436: unsigned LATB3 :1;
[; ;pic18f85j94.h: 24437: unsigned LATB4 :1;
[; ;pic18f85j94.h: 24438: unsigned LATB5 :1;
[; ;pic18f85j94.h: 24439: unsigned LATB6 :1;
[; ;pic18f85j94.h: 24440: unsigned LATB7 :1;
[; ;pic18f85j94.h: 24441: };
[; ;pic18f85j94.h: 24442: struct {
[; ;pic18f85j94.h: 24443: unsigned LB0 :1;
[; ;pic18f85j94.h: 24444: unsigned LB1 :1;
[; ;pic18f85j94.h: 24445: unsigned LB2 :1;
[; ;pic18f85j94.h: 24446: unsigned LB3 :1;
[; ;pic18f85j94.h: 24447: unsigned LB4 :1;
[; ;pic18f85j94.h: 24448: unsigned LB5 :1;
[; ;pic18f85j94.h: 24449: unsigned LB6 :1;
[; ;pic18f85j94.h: 24450: unsigned LB7 :1;
[; ;pic18f85j94.h: 24451: };
[; ;pic18f85j94.h: 24452: } LATBbits_t;
[; ;pic18f85j94.h: 24453: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f85j94.h: 24538: extern volatile unsigned char LATC @ 0xF8B;
"24540
[; ;pic18f85j94.h: 24540: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f85j94.h: 24543: typedef union {
[; ;pic18f85j94.h: 24544: struct {
[; ;pic18f85j94.h: 24545: unsigned LATC0 :1;
[; ;pic18f85j94.h: 24546: unsigned LATC1 :1;
[; ;pic18f85j94.h: 24547: unsigned LATC2 :1;
[; ;pic18f85j94.h: 24548: unsigned LATC3 :1;
[; ;pic18f85j94.h: 24549: unsigned LATC4 :1;
[; ;pic18f85j94.h: 24550: unsigned LATC5 :1;
[; ;pic18f85j94.h: 24551: unsigned LATC6 :1;
[; ;pic18f85j94.h: 24552: unsigned LATC7 :1;
[; ;pic18f85j94.h: 24553: };
[; ;pic18f85j94.h: 24554: struct {
[; ;pic18f85j94.h: 24555: unsigned LC0 :1;
[; ;pic18f85j94.h: 24556: unsigned LC1 :1;
[; ;pic18f85j94.h: 24557: unsigned LC2 :1;
[; ;pic18f85j94.h: 24558: unsigned LC3 :1;
[; ;pic18f85j94.h: 24559: unsigned LC4 :1;
[; ;pic18f85j94.h: 24560: unsigned LC5 :1;
[; ;pic18f85j94.h: 24561: unsigned LC6 :1;
[; ;pic18f85j94.h: 24562: unsigned LC7 :1;
[; ;pic18f85j94.h: 24563: };
[; ;pic18f85j94.h: 24564: } LATCbits_t;
[; ;pic18f85j94.h: 24565: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f85j94.h: 24650: extern volatile unsigned char LATD @ 0xF8C;
"24652
[; ;pic18f85j94.h: 24652: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f85j94.h: 24655: typedef union {
[; ;pic18f85j94.h: 24656: struct {
[; ;pic18f85j94.h: 24657: unsigned LATD0 :1;
[; ;pic18f85j94.h: 24658: unsigned LATD1 :1;
[; ;pic18f85j94.h: 24659: unsigned LATD2 :1;
[; ;pic18f85j94.h: 24660: unsigned LATD3 :1;
[; ;pic18f85j94.h: 24661: unsigned LATD4 :1;
[; ;pic18f85j94.h: 24662: unsigned LATD5 :1;
[; ;pic18f85j94.h: 24663: unsigned LATD6 :1;
[; ;pic18f85j94.h: 24664: unsigned LATD7 :1;
[; ;pic18f85j94.h: 24665: };
[; ;pic18f85j94.h: 24666: struct {
[; ;pic18f85j94.h: 24667: unsigned LD0 :1;
[; ;pic18f85j94.h: 24668: unsigned LD1 :1;
[; ;pic18f85j94.h: 24669: unsigned LD2 :1;
[; ;pic18f85j94.h: 24670: unsigned LD3 :1;
[; ;pic18f85j94.h: 24671: unsigned LD4 :1;
[; ;pic18f85j94.h: 24672: unsigned LD5 :1;
[; ;pic18f85j94.h: 24673: unsigned LD6 :1;
[; ;pic18f85j94.h: 24674: unsigned LD7 :1;
[; ;pic18f85j94.h: 24675: };
[; ;pic18f85j94.h: 24676: } LATDbits_t;
[; ;pic18f85j94.h: 24677: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f85j94.h: 24762: extern volatile unsigned char LATE @ 0xF8D;
"24764
[; ;pic18f85j94.h: 24764: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f85j94.h: 24767: typedef union {
[; ;pic18f85j94.h: 24768: struct {
[; ;pic18f85j94.h: 24769: unsigned LATE0 :1;
[; ;pic18f85j94.h: 24770: unsigned LATE1 :1;
[; ;pic18f85j94.h: 24771: unsigned LATE2 :1;
[; ;pic18f85j94.h: 24772: unsigned LATE3 :1;
[; ;pic18f85j94.h: 24773: unsigned LATE4 :1;
[; ;pic18f85j94.h: 24774: unsigned LATE5 :1;
[; ;pic18f85j94.h: 24775: unsigned LATE6 :1;
[; ;pic18f85j94.h: 24776: unsigned LATE7 :1;
[; ;pic18f85j94.h: 24777: };
[; ;pic18f85j94.h: 24778: struct {
[; ;pic18f85j94.h: 24779: unsigned LE0 :1;
[; ;pic18f85j94.h: 24780: unsigned LE1 :1;
[; ;pic18f85j94.h: 24781: unsigned LE2 :1;
[; ;pic18f85j94.h: 24782: unsigned LE3 :1;
[; ;pic18f85j94.h: 24783: unsigned LE4 :1;
[; ;pic18f85j94.h: 24784: unsigned LE5 :1;
[; ;pic18f85j94.h: 24785: unsigned LE6 :1;
[; ;pic18f85j94.h: 24786: unsigned LE7 :1;
[; ;pic18f85j94.h: 24787: };
[; ;pic18f85j94.h: 24788: } LATEbits_t;
[; ;pic18f85j94.h: 24789: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f85j94.h: 24874: extern volatile unsigned char LATF @ 0xF8E;
"24876
[; ;pic18f85j94.h: 24876: asm("LATF equ 0F8Eh");
[; <" LATF equ 0F8Eh ;# ">
[; ;pic18f85j94.h: 24879: typedef union {
[; ;pic18f85j94.h: 24880: struct {
[; ;pic18f85j94.h: 24881: unsigned :2;
[; ;pic18f85j94.h: 24882: unsigned LATF2 :1;
[; ;pic18f85j94.h: 24883: unsigned LATF3 :1;
[; ;pic18f85j94.h: 24884: unsigned LATF4 :1;
[; ;pic18f85j94.h: 24885: unsigned LATF5 :1;
[; ;pic18f85j94.h: 24886: unsigned LATF6 :1;
[; ;pic18f85j94.h: 24887: unsigned LATF7 :1;
[; ;pic18f85j94.h: 24888: };
[; ;pic18f85j94.h: 24889: struct {
[; ;pic18f85j94.h: 24890: unsigned :2;
[; ;pic18f85j94.h: 24891: unsigned LF2 :1;
[; ;pic18f85j94.h: 24892: unsigned LF3 :1;
[; ;pic18f85j94.h: 24893: unsigned LF4 :1;
[; ;pic18f85j94.h: 24894: unsigned LF5 :1;
[; ;pic18f85j94.h: 24895: unsigned LF6 :1;
[; ;pic18f85j94.h: 24896: unsigned LF7 :1;
[; ;pic18f85j94.h: 24897: };
[; ;pic18f85j94.h: 24898: } LATFbits_t;
[; ;pic18f85j94.h: 24899: extern volatile LATFbits_t LATFbits @ 0xF8E;
[; ;pic18f85j94.h: 24964: extern volatile unsigned char LATG @ 0xF8F;
"24966
[; ;pic18f85j94.h: 24966: asm("LATG equ 0F8Fh");
[; <" LATG equ 0F8Fh ;# ">
[; ;pic18f85j94.h: 24969: typedef union {
[; ;pic18f85j94.h: 24970: struct {
[; ;pic18f85j94.h: 24971: unsigned LATG0 :1;
[; ;pic18f85j94.h: 24972: unsigned LATG1 :1;
[; ;pic18f85j94.h: 24973: unsigned LATG2 :1;
[; ;pic18f85j94.h: 24974: unsigned LATG3 :1;
[; ;pic18f85j94.h: 24975: unsigned LATG4 :1;
[; ;pic18f85j94.h: 24976: };
[; ;pic18f85j94.h: 24977: struct {
[; ;pic18f85j94.h: 24978: unsigned LG0 :1;
[; ;pic18f85j94.h: 24979: unsigned LG1 :1;
[; ;pic18f85j94.h: 24980: unsigned LG2 :1;
[; ;pic18f85j94.h: 24981: unsigned LG3 :1;
[; ;pic18f85j94.h: 24982: unsigned LG4 :1;
[; ;pic18f85j94.h: 24983: };
[; ;pic18f85j94.h: 24984: } LATGbits_t;
[; ;pic18f85j94.h: 24985: extern volatile LATGbits_t LATGbits @ 0xF8F;
[; ;pic18f85j94.h: 25040: extern volatile unsigned char LATH @ 0xF90;
"25042
[; ;pic18f85j94.h: 25042: asm("LATH equ 0F90h");
[; <" LATH equ 0F90h ;# ">
[; ;pic18f85j94.h: 25045: typedef union {
[; ;pic18f85j94.h: 25046: struct {
[; ;pic18f85j94.h: 25047: unsigned LATH0 :1;
[; ;pic18f85j94.h: 25048: unsigned LATH1 :1;
[; ;pic18f85j94.h: 25049: unsigned LATH2 :1;
[; ;pic18f85j94.h: 25050: unsigned LATH3 :1;
[; ;pic18f85j94.h: 25051: unsigned LATH4 :1;
[; ;pic18f85j94.h: 25052: unsigned LATH5 :1;
[; ;pic18f85j94.h: 25053: unsigned LATH6 :1;
[; ;pic18f85j94.h: 25054: unsigned LATH7 :1;
[; ;pic18f85j94.h: 25055: };
[; ;pic18f85j94.h: 25056: struct {
[; ;pic18f85j94.h: 25057: unsigned LH0 :1;
[; ;pic18f85j94.h: 25058: unsigned LH1 :1;
[; ;pic18f85j94.h: 25059: unsigned LH2 :1;
[; ;pic18f85j94.h: 25060: unsigned LH3 :1;
[; ;pic18f85j94.h: 25061: unsigned LH4 :1;
[; ;pic18f85j94.h: 25062: unsigned LH5 :1;
[; ;pic18f85j94.h: 25063: unsigned LH6 :1;
[; ;pic18f85j94.h: 25064: unsigned LH7 :1;
[; ;pic18f85j94.h: 25065: };
[; ;pic18f85j94.h: 25066: } LATHbits_t;
[; ;pic18f85j94.h: 25067: extern volatile LATHbits_t LATHbits @ 0xF90;
[; ;pic18f85j94.h: 25152: extern volatile unsigned char LATJ @ 0xF91;
"25154
[; ;pic18f85j94.h: 25154: asm("LATJ equ 0F91h");
[; <" LATJ equ 0F91h ;# ">
[; ;pic18f85j94.h: 25157: typedef union {
[; ;pic18f85j94.h: 25158: struct {
[; ;pic18f85j94.h: 25159: unsigned LATJ0 :1;
[; ;pic18f85j94.h: 25160: unsigned LATJ1 :1;
[; ;pic18f85j94.h: 25161: unsigned LATJ2 :1;
[; ;pic18f85j94.h: 25162: unsigned LATJ3 :1;
[; ;pic18f85j94.h: 25163: unsigned LATJ4 :1;
[; ;pic18f85j94.h: 25164: unsigned LATJ5 :1;
[; ;pic18f85j94.h: 25165: unsigned LATJ6 :1;
[; ;pic18f85j94.h: 25166: unsigned LATJ7 :1;
[; ;pic18f85j94.h: 25167: };
[; ;pic18f85j94.h: 25168: struct {
[; ;pic18f85j94.h: 25169: unsigned LJ0 :1;
[; ;pic18f85j94.h: 25170: unsigned LJ1 :1;
[; ;pic18f85j94.h: 25171: unsigned LJ2 :1;
[; ;pic18f85j94.h: 25172: unsigned LJ3 :1;
[; ;pic18f85j94.h: 25173: unsigned LJ4 :1;
[; ;pic18f85j94.h: 25174: unsigned LJ5 :1;
[; ;pic18f85j94.h: 25175: unsigned LJ6 :1;
[; ;pic18f85j94.h: 25176: unsigned LJ7 :1;
[; ;pic18f85j94.h: 25177: };
[; ;pic18f85j94.h: 25178: } LATJbits_t;
[; ;pic18f85j94.h: 25179: extern volatile LATJbits_t LATJbits @ 0xF91;
[; ;pic18f85j94.h: 25264: extern volatile unsigned char TRISA @ 0xF92;
"25266
[; ;pic18f85j94.h: 25266: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f85j94.h: 25269: typedef union {
[; ;pic18f85j94.h: 25270: struct {
[; ;pic18f85j94.h: 25271: unsigned TRISA0 :1;
[; ;pic18f85j94.h: 25272: unsigned TRISA1 :1;
[; ;pic18f85j94.h: 25273: unsigned TRISA2 :1;
[; ;pic18f85j94.h: 25274: unsigned TRISA3 :1;
[; ;pic18f85j94.h: 25275: unsigned TRISA4 :1;
[; ;pic18f85j94.h: 25276: unsigned TRISA5 :1;
[; ;pic18f85j94.h: 25277: unsigned TRISA6 :1;
[; ;pic18f85j94.h: 25278: unsigned TRISA7 :1;
[; ;pic18f85j94.h: 25279: };
[; ;pic18f85j94.h: 25280: } TRISAbits_t;
[; ;pic18f85j94.h: 25281: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f85j94.h: 25326: extern volatile unsigned char TRISB @ 0xF93;
"25328
[; ;pic18f85j94.h: 25328: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f85j94.h: 25331: typedef union {
[; ;pic18f85j94.h: 25332: struct {
[; ;pic18f85j94.h: 25333: unsigned TRISB0 :1;
[; ;pic18f85j94.h: 25334: unsigned TRISB1 :1;
[; ;pic18f85j94.h: 25335: unsigned TRISB2 :1;
[; ;pic18f85j94.h: 25336: unsigned TRISB3 :1;
[; ;pic18f85j94.h: 25337: unsigned TRISB4 :1;
[; ;pic18f85j94.h: 25338: unsigned TRISB5 :1;
[; ;pic18f85j94.h: 25339: unsigned TRISB6 :1;
[; ;pic18f85j94.h: 25340: unsigned TRISB7 :1;
[; ;pic18f85j94.h: 25341: };
[; ;pic18f85j94.h: 25342: } TRISBbits_t;
[; ;pic18f85j94.h: 25343: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f85j94.h: 25388: extern volatile unsigned char TRISC @ 0xF94;
"25390
[; ;pic18f85j94.h: 25390: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f85j94.h: 25393: typedef union {
[; ;pic18f85j94.h: 25394: struct {
[; ;pic18f85j94.h: 25395: unsigned TRISC0 :1;
[; ;pic18f85j94.h: 25396: unsigned TRISC1 :1;
[; ;pic18f85j94.h: 25397: unsigned TRISC2 :1;
[; ;pic18f85j94.h: 25398: unsigned TRISC3 :1;
[; ;pic18f85j94.h: 25399: unsigned TRISC4 :1;
[; ;pic18f85j94.h: 25400: unsigned TRISC5 :1;
[; ;pic18f85j94.h: 25401: unsigned TRISC6 :1;
[; ;pic18f85j94.h: 25402: unsigned TRISC7 :1;
[; ;pic18f85j94.h: 25403: };
[; ;pic18f85j94.h: 25404: } TRISCbits_t;
[; ;pic18f85j94.h: 25405: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f85j94.h: 25450: extern volatile unsigned char TRISD @ 0xF95;
"25452
[; ;pic18f85j94.h: 25452: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f85j94.h: 25455: typedef union {
[; ;pic18f85j94.h: 25456: struct {
[; ;pic18f85j94.h: 25457: unsigned TRISD0 :1;
[; ;pic18f85j94.h: 25458: unsigned TRISD1 :1;
[; ;pic18f85j94.h: 25459: unsigned TRISD2 :1;
[; ;pic18f85j94.h: 25460: unsigned TRISD3 :1;
[; ;pic18f85j94.h: 25461: unsigned TRISD4 :1;
[; ;pic18f85j94.h: 25462: unsigned TRISD5 :1;
[; ;pic18f85j94.h: 25463: unsigned TRISD6 :1;
[; ;pic18f85j94.h: 25464: unsigned TRISD7 :1;
[; ;pic18f85j94.h: 25465: };
[; ;pic18f85j94.h: 25466: } TRISDbits_t;
[; ;pic18f85j94.h: 25467: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f85j94.h: 25512: extern volatile unsigned char TRISE @ 0xF96;
"25514
[; ;pic18f85j94.h: 25514: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f85j94.h: 25517: typedef union {
[; ;pic18f85j94.h: 25518: struct {
[; ;pic18f85j94.h: 25519: unsigned TRISE0 :1;
[; ;pic18f85j94.h: 25520: unsigned TRISE1 :1;
[; ;pic18f85j94.h: 25521: unsigned TRISE2 :1;
[; ;pic18f85j94.h: 25522: unsigned TRISE3 :1;
[; ;pic18f85j94.h: 25523: unsigned TRISE4 :1;
[; ;pic18f85j94.h: 25524: unsigned TRISE5 :1;
[; ;pic18f85j94.h: 25525: unsigned TRISE6 :1;
[; ;pic18f85j94.h: 25526: unsigned TRISE7 :1;
[; ;pic18f85j94.h: 25527: };
[; ;pic18f85j94.h: 25528: } TRISEbits_t;
[; ;pic18f85j94.h: 25529: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f85j94.h: 25574: extern volatile unsigned char TRISF @ 0xF97;
"25576
[; ;pic18f85j94.h: 25576: asm("TRISF equ 0F97h");
[; <" TRISF equ 0F97h ;# ">
[; ;pic18f85j94.h: 25579: typedef union {
[; ;pic18f85j94.h: 25580: struct {
[; ;pic18f85j94.h: 25581: unsigned :2;
[; ;pic18f85j94.h: 25582: unsigned TRISF2 :1;
[; ;pic18f85j94.h: 25583: unsigned TRISF3 :1;
[; ;pic18f85j94.h: 25584: unsigned TRISF4 :1;
[; ;pic18f85j94.h: 25585: unsigned TRISF5 :1;
[; ;pic18f85j94.h: 25586: unsigned TRISF6 :1;
[; ;pic18f85j94.h: 25587: unsigned TRISF7 :1;
[; ;pic18f85j94.h: 25588: };
[; ;pic18f85j94.h: 25589: } TRISFbits_t;
[; ;pic18f85j94.h: 25590: extern volatile TRISFbits_t TRISFbits @ 0xF97;
[; ;pic18f85j94.h: 25625: extern volatile unsigned char TRISG @ 0xF98;
"25627
[; ;pic18f85j94.h: 25627: asm("TRISG equ 0F98h");
[; <" TRISG equ 0F98h ;# ">
[; ;pic18f85j94.h: 25630: typedef union {
[; ;pic18f85j94.h: 25631: struct {
[; ;pic18f85j94.h: 25632: unsigned TRISG0 :1;
[; ;pic18f85j94.h: 25633: unsigned TRISG1 :1;
[; ;pic18f85j94.h: 25634: unsigned TRISG2 :1;
[; ;pic18f85j94.h: 25635: unsigned TRISG3 :1;
[; ;pic18f85j94.h: 25636: unsigned TRISG4 :1;
[; ;pic18f85j94.h: 25637: };
[; ;pic18f85j94.h: 25638: } TRISGbits_t;
[; ;pic18f85j94.h: 25639: extern volatile TRISGbits_t TRISGbits @ 0xF98;
[; ;pic18f85j94.h: 25669: extern volatile unsigned char TRISH @ 0xF99;
"25671
[; ;pic18f85j94.h: 25671: asm("TRISH equ 0F99h");
[; <" TRISH equ 0F99h ;# ">
[; ;pic18f85j94.h: 25674: typedef union {
[; ;pic18f85j94.h: 25675: struct {
[; ;pic18f85j94.h: 25676: unsigned TRISH0 :1;
[; ;pic18f85j94.h: 25677: unsigned TRISH1 :1;
[; ;pic18f85j94.h: 25678: unsigned TRISH2 :1;
[; ;pic18f85j94.h: 25679: unsigned TRISH3 :1;
[; ;pic18f85j94.h: 25680: unsigned TRISH4 :1;
[; ;pic18f85j94.h: 25681: unsigned TRISH5 :1;
[; ;pic18f85j94.h: 25682: unsigned TRISH6 :1;
[; ;pic18f85j94.h: 25683: unsigned TRISH7 :1;
[; ;pic18f85j94.h: 25684: };
[; ;pic18f85j94.h: 25685: } TRISHbits_t;
[; ;pic18f85j94.h: 25686: extern volatile TRISHbits_t TRISHbits @ 0xF99;
[; ;pic18f85j94.h: 25731: extern volatile unsigned char TRISJ @ 0xF9A;
"25733
[; ;pic18f85j94.h: 25733: asm("TRISJ equ 0F9Ah");
[; <" TRISJ equ 0F9Ah ;# ">
[; ;pic18f85j94.h: 25736: typedef union {
[; ;pic18f85j94.h: 25737: struct {
[; ;pic18f85j94.h: 25738: unsigned TRISJ0 :1;
[; ;pic18f85j94.h: 25739: unsigned TRISJ1 :1;
[; ;pic18f85j94.h: 25740: unsigned TRISJ2 :1;
[; ;pic18f85j94.h: 25741: unsigned TRISJ3 :1;
[; ;pic18f85j94.h: 25742: unsigned TRISJ4 :1;
[; ;pic18f85j94.h: 25743: unsigned TRISJ5 :1;
[; ;pic18f85j94.h: 25744: unsigned TRISJ6 :1;
[; ;pic18f85j94.h: 25745: unsigned TRISJ7 :1;
[; ;pic18f85j94.h: 25746: };
[; ;pic18f85j94.h: 25747: } TRISJbits_t;
[; ;pic18f85j94.h: 25748: extern volatile TRISJbits_t TRISJbits @ 0xF9A;
[; ;pic18f85j94.h: 25793: extern volatile unsigned char OSCTUNE @ 0xF9B;
"25795
[; ;pic18f85j94.h: 25795: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f85j94.h: 25798: typedef union {
[; ;pic18f85j94.h: 25799: struct {
[; ;pic18f85j94.h: 25800: unsigned TUN :6;
[; ;pic18f85j94.h: 25801: };
[; ;pic18f85j94.h: 25802: struct {
[; ;pic18f85j94.h: 25803: unsigned TUN0 :1;
[; ;pic18f85j94.h: 25804: unsigned TUN1 :1;
[; ;pic18f85j94.h: 25805: unsigned TUN2 :1;
[; ;pic18f85j94.h: 25806: unsigned TUN3 :1;
[; ;pic18f85j94.h: 25807: unsigned TUN4 :1;
[; ;pic18f85j94.h: 25808: unsigned TUN5 :1;
[; ;pic18f85j94.h: 25809: };
[; ;pic18f85j94.h: 25810: } OSCTUNEbits_t;
[; ;pic18f85j94.h: 25811: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f85j94.h: 25851: extern volatile unsigned char PSTR1CON @ 0xF9C;
"25853
[; ;pic18f85j94.h: 25853: asm("PSTR1CON equ 0F9Ch");
[; <" PSTR1CON equ 0F9Ch ;# ">
[; ;pic18f85j94.h: 25856: typedef union {
[; ;pic18f85j94.h: 25857: struct {
[; ;pic18f85j94.h: 25858: unsigned STRA :1;
[; ;pic18f85j94.h: 25859: unsigned STRB :1;
[; ;pic18f85j94.h: 25860: unsigned STRC :1;
[; ;pic18f85j94.h: 25861: unsigned STRD :1;
[; ;pic18f85j94.h: 25862: unsigned STRSYNC :1;
[; ;pic18f85j94.h: 25863: unsigned :1;
[; ;pic18f85j94.h: 25864: unsigned CMPL :2;
[; ;pic18f85j94.h: 25865: };
[; ;pic18f85j94.h: 25866: struct {
[; ;pic18f85j94.h: 25867: unsigned :6;
[; ;pic18f85j94.h: 25868: unsigned CMPL0 :1;
[; ;pic18f85j94.h: 25869: unsigned CMPL1 :1;
[; ;pic18f85j94.h: 25870: };
[; ;pic18f85j94.h: 25871: struct {
[; ;pic18f85j94.h: 25872: unsigned STRA1 :1;
[; ;pic18f85j94.h: 25873: unsigned STRB1 :1;
[; ;pic18f85j94.h: 25874: unsigned STRC1 :1;
[; ;pic18f85j94.h: 25875: unsigned STRD1 :1;
[; ;pic18f85j94.h: 25876: unsigned STRSYNC1 :1;
[; ;pic18f85j94.h: 25877: unsigned :1;
[; ;pic18f85j94.h: 25878: unsigned CMPL01 :1;
[; ;pic18f85j94.h: 25879: unsigned CMPL11 :1;
[; ;pic18f85j94.h: 25880: };
[; ;pic18f85j94.h: 25881: struct {
[; ;pic18f85j94.h: 25882: unsigned P1DC02 :1;
[; ;pic18f85j94.h: 25883: unsigned P1DC12 :1;
[; ;pic18f85j94.h: 25884: unsigned P1DC22 :1;
[; ;pic18f85j94.h: 25885: unsigned P1DC32 :1;
[; ;pic18f85j94.h: 25886: unsigned P1DC42 :1;
[; ;pic18f85j94.h: 25887: unsigned :1;
[; ;pic18f85j94.h: 25888: unsigned P1DC62 :1;
[; ;pic18f85j94.h: 25889: };
[; ;pic18f85j94.h: 25890: struct {
[; ;pic18f85j94.h: 25891: unsigned P1DC0CON :1;
[; ;pic18f85j94.h: 25892: unsigned P1DC1CON :1;
[; ;pic18f85j94.h: 25893: unsigned P1DC2CON :1;
[; ;pic18f85j94.h: 25894: unsigned P1DC3CON :1;
[; ;pic18f85j94.h: 25895: unsigned P1DC4CON :1;
[; ;pic18f85j94.h: 25896: unsigned :1;
[; ;pic18f85j94.h: 25897: unsigned P1DC6CON :1;
[; ;pic18f85j94.h: 25898: };
[; ;pic18f85j94.h: 25899: } PSTR1CONbits_t;
[; ;pic18f85j94.h: 25900: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xF9C;
[; ;pic18f85j94.h: 26040: extern volatile unsigned char PIE1 @ 0xF9D;
"26042
[; ;pic18f85j94.h: 26042: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f85j94.h: 26045: typedef union {
[; ;pic18f85j94.h: 26046: struct {
[; ;pic18f85j94.h: 26047: unsigned TMR1IE :1;
[; ;pic18f85j94.h: 26048: unsigned TMR2IE :1;
[; ;pic18f85j94.h: 26049: unsigned TMR1GIE :1;
[; ;pic18f85j94.h: 26050: unsigned SSP1IE :1;
[; ;pic18f85j94.h: 26051: unsigned TX1IE :1;
[; ;pic18f85j94.h: 26052: unsigned RC1IE :1;
[; ;pic18f85j94.h: 26053: unsigned ADIE :1;
[; ;pic18f85j94.h: 26054: unsigned PSPIE :1;
[; ;pic18f85j94.h: 26055: };
[; ;pic18f85j94.h: 26056: struct {
[; ;pic18f85j94.h: 26057: unsigned :4;
[; ;pic18f85j94.h: 26058: unsigned TXIE :1;
[; ;pic18f85j94.h: 26059: };
[; ;pic18f85j94.h: 26060: } PIE1bits_t;
[; ;pic18f85j94.h: 26061: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f85j94.h: 26111: extern volatile unsigned char PIR1 @ 0xF9E;
"26113
[; ;pic18f85j94.h: 26113: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f85j94.h: 26116: typedef union {
[; ;pic18f85j94.h: 26117: struct {
[; ;pic18f85j94.h: 26118: unsigned TMR1IF :1;
[; ;pic18f85j94.h: 26119: unsigned TMR2IF :1;
[; ;pic18f85j94.h: 26120: unsigned TMR1GIF :1;
[; ;pic18f85j94.h: 26121: unsigned SSP1IF :1;
[; ;pic18f85j94.h: 26122: unsigned TX1IF :1;
[; ;pic18f85j94.h: 26123: unsigned RC1IF :1;
[; ;pic18f85j94.h: 26124: unsigned ADIF :1;
[; ;pic18f85j94.h: 26125: unsigned PSPIF :1;
[; ;pic18f85j94.h: 26126: };
[; ;pic18f85j94.h: 26127: struct {
[; ;pic18f85j94.h: 26128: unsigned :4;
[; ;pic18f85j94.h: 26129: unsigned TXIF :1;
[; ;pic18f85j94.h: 26130: };
[; ;pic18f85j94.h: 26131: } PIR1bits_t;
[; ;pic18f85j94.h: 26132: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f85j94.h: 26182: extern volatile unsigned char IPR1 @ 0xF9F;
"26184
[; ;pic18f85j94.h: 26184: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f85j94.h: 26187: typedef union {
[; ;pic18f85j94.h: 26188: struct {
[; ;pic18f85j94.h: 26189: unsigned TMR1IP :1;
[; ;pic18f85j94.h: 26190: unsigned TMR2IP :1;
[; ;pic18f85j94.h: 26191: unsigned TMR1GIP :1;
[; ;pic18f85j94.h: 26192: unsigned SSP1IP :1;
[; ;pic18f85j94.h: 26193: unsigned TX1IP :1;
[; ;pic18f85j94.h: 26194: unsigned RC1IP :1;
[; ;pic18f85j94.h: 26195: unsigned ADIP :1;
[; ;pic18f85j94.h: 26196: unsigned PSPIP :1;
[; ;pic18f85j94.h: 26197: };
[; ;pic18f85j94.h: 26198: } IPR1bits_t;
[; ;pic18f85j94.h: 26199: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f85j94.h: 26244: extern volatile unsigned char PIE2 @ 0xFA0;
"26246
[; ;pic18f85j94.h: 26246: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f85j94.h: 26249: typedef union {
[; ;pic18f85j94.h: 26250: struct {
[; ;pic18f85j94.h: 26251: unsigned TMR3GIE :1;
[; ;pic18f85j94.h: 26252: unsigned TMR3IE :1;
[; ;pic18f85j94.h: 26253: unsigned HLVDIE :1;
[; ;pic18f85j94.h: 26254: unsigned BCL1IE :1;
[; ;pic18f85j94.h: 26255: unsigned USBIE :1;
[; ;pic18f85j94.h: 26256: unsigned BCL2IE :1;
[; ;pic18f85j94.h: 26257: unsigned SSP2IE :1;
[; ;pic18f85j94.h: 26258: unsigned OSCFIE :1;
[; ;pic18f85j94.h: 26259: };
[; ;pic18f85j94.h: 26260: struct {
[; ;pic18f85j94.h: 26261: unsigned :6;
[; ;pic18f85j94.h: 26262: unsigned CMIE :1;
[; ;pic18f85j94.h: 26263: };
[; ;pic18f85j94.h: 26264: } PIE2bits_t;
[; ;pic18f85j94.h: 26265: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f85j94.h: 26315: extern volatile unsigned char PIR2 @ 0xFA1;
"26317
[; ;pic18f85j94.h: 26317: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f85j94.h: 26320: typedef union {
[; ;pic18f85j94.h: 26321: struct {
[; ;pic18f85j94.h: 26322: unsigned TMR3GIF :1;
[; ;pic18f85j94.h: 26323: unsigned TMR3IF :1;
[; ;pic18f85j94.h: 26324: unsigned HLVDIF :1;
[; ;pic18f85j94.h: 26325: unsigned BCL1IF :1;
[; ;pic18f85j94.h: 26326: unsigned USBIF :1;
[; ;pic18f85j94.h: 26327: unsigned BCL2IF :1;
[; ;pic18f85j94.h: 26328: unsigned SSP2IF :1;
[; ;pic18f85j94.h: 26329: unsigned OSCFIF :1;
[; ;pic18f85j94.h: 26330: };
[; ;pic18f85j94.h: 26331: struct {
[; ;pic18f85j94.h: 26332: unsigned :2;
[; ;pic18f85j94.h: 26333: unsigned LVDIF :1;
[; ;pic18f85j94.h: 26334: };
[; ;pic18f85j94.h: 26335: struct {
[; ;pic18f85j94.h: 26336: unsigned :6;
[; ;pic18f85j94.h: 26337: unsigned CMIF :1;
[; ;pic18f85j94.h: 26338: };
[; ;pic18f85j94.h: 26339: } PIR2bits_t;
[; ;pic18f85j94.h: 26340: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f85j94.h: 26395: extern volatile unsigned char IPR2 @ 0xFA2;
"26397
[; ;pic18f85j94.h: 26397: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f85j94.h: 26400: typedef union {
[; ;pic18f85j94.h: 26401: struct {
[; ;pic18f85j94.h: 26402: unsigned TMR3GIP :1;
[; ;pic18f85j94.h: 26403: unsigned TMR3IP :1;
[; ;pic18f85j94.h: 26404: unsigned HLVDIP :1;
[; ;pic18f85j94.h: 26405: unsigned BCL1IP :1;
[; ;pic18f85j94.h: 26406: unsigned USBIP :1;
[; ;pic18f85j94.h: 26407: unsigned BCL2IP :1;
[; ;pic18f85j94.h: 26408: unsigned SSP2IP :1;
[; ;pic18f85j94.h: 26409: unsigned OSCFIP :1;
[; ;pic18f85j94.h: 26410: };
[; ;pic18f85j94.h: 26411: struct {
[; ;pic18f85j94.h: 26412: unsigned :6;
[; ;pic18f85j94.h: 26413: unsigned CMIP :1;
[; ;pic18f85j94.h: 26414: };
[; ;pic18f85j94.h: 26415: } IPR2bits_t;
[; ;pic18f85j94.h: 26416: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f85j94.h: 26466: extern volatile unsigned char PIE3 @ 0xFA3;
"26468
[; ;pic18f85j94.h: 26468: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f85j94.h: 26471: typedef union {
[; ;pic18f85j94.h: 26472: struct {
[; ;pic18f85j94.h: 26473: unsigned RTCCIE :1;
[; ;pic18f85j94.h: 26474: unsigned CCP1IE :1;
[; ;pic18f85j94.h: 26475: unsigned CCP2IE :1;
[; ;pic18f85j94.h: 26476: unsigned CTMUIE :1;
[; ;pic18f85j94.h: 26477: unsigned TX2IE :1;
[; ;pic18f85j94.h: 26478: unsigned RC2IE :1;
[; ;pic18f85j94.h: 26479: unsigned LCDIE :1;
[; ;pic18f85j94.h: 26480: unsigned TMR5GIE :1;
[; ;pic18f85j94.h: 26481: };
[; ;pic18f85j94.h: 26482: struct {
[; ;pic18f85j94.h: 26483: unsigned RXB0IE :1;
[; ;pic18f85j94.h: 26484: unsigned RXB1IE :1;
[; ;pic18f85j94.h: 26485: unsigned TXB0IE :1;
[; ;pic18f85j94.h: 26486: unsigned TXB1IE :1;
[; ;pic18f85j94.h: 26487: unsigned TXB2IE :1;
[; ;pic18f85j94.h: 26488: };
[; ;pic18f85j94.h: 26489: struct {
[; ;pic18f85j94.h: 26490: unsigned :1;
[; ;pic18f85j94.h: 26491: unsigned RXBNIE :1;
[; ;pic18f85j94.h: 26492: unsigned :2;
[; ;pic18f85j94.h: 26493: unsigned TXBNIE :1;
[; ;pic18f85j94.h: 26494: };
[; ;pic18f85j94.h: 26495: } PIE3bits_t;
[; ;pic18f85j94.h: 26496: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f85j94.h: 26576: extern volatile unsigned char PIR3 @ 0xFA4;
"26578
[; ;pic18f85j94.h: 26578: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f85j94.h: 26581: typedef union {
[; ;pic18f85j94.h: 26582: struct {
[; ;pic18f85j94.h: 26583: unsigned RTCCIF :1;
[; ;pic18f85j94.h: 26584: unsigned CCP1IF :1;
[; ;pic18f85j94.h: 26585: unsigned CCP2IF :1;
[; ;pic18f85j94.h: 26586: unsigned CTMUIF :1;
[; ;pic18f85j94.h: 26587: unsigned TX2IF :1;
[; ;pic18f85j94.h: 26588: unsigned RC2IF :1;
[; ;pic18f85j94.h: 26589: unsigned LCDIF :1;
[; ;pic18f85j94.h: 26590: unsigned TMR5GIF :1;
[; ;pic18f85j94.h: 26591: };
[; ;pic18f85j94.h: 26592: struct {
[; ;pic18f85j94.h: 26593: unsigned :1;
[; ;pic18f85j94.h: 26594: unsigned RXBNIF :1;
[; ;pic18f85j94.h: 26595: unsigned :2;
[; ;pic18f85j94.h: 26596: unsigned TXBNIF :1;
[; ;pic18f85j94.h: 26597: };
[; ;pic18f85j94.h: 26598: } PIR3bits_t;
[; ;pic18f85j94.h: 26599: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f85j94.h: 26654: extern volatile unsigned char IPR3 @ 0xFA5;
"26656
[; ;pic18f85j94.h: 26656: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f85j94.h: 26659: typedef union {
[; ;pic18f85j94.h: 26660: struct {
[; ;pic18f85j94.h: 26661: unsigned RTCCIP :1;
[; ;pic18f85j94.h: 26662: unsigned CCP1IP :1;
[; ;pic18f85j94.h: 26663: unsigned CCP2IP :1;
[; ;pic18f85j94.h: 26664: unsigned CTMUIP :1;
[; ;pic18f85j94.h: 26665: unsigned TX2IP :1;
[; ;pic18f85j94.h: 26666: unsigned RC2IP :1;
[; ;pic18f85j94.h: 26667: unsigned LCDIP :1;
[; ;pic18f85j94.h: 26668: unsigned TMR5GIP :1;
[; ;pic18f85j94.h: 26669: };
[; ;pic18f85j94.h: 26670: struct {
[; ;pic18f85j94.h: 26671: unsigned :1;
[; ;pic18f85j94.h: 26672: unsigned RXBNIP :1;
[; ;pic18f85j94.h: 26673: unsigned :2;
[; ;pic18f85j94.h: 26674: unsigned TXBNIP :1;
[; ;pic18f85j94.h: 26675: };
[; ;pic18f85j94.h: 26676: } IPR3bits_t;
[; ;pic18f85j94.h: 26677: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f85j94.h: 26732: extern volatile unsigned char PIR6 @ 0xFA6;
"26734
[; ;pic18f85j94.h: 26734: asm("PIR6 equ 0FA6h");
[; <" PIR6 equ 0FA6h ;# ">
[; ;pic18f85j94.h: 26737: typedef union {
[; ;pic18f85j94.h: 26738: struct {
[; ;pic18f85j94.h: 26739: unsigned CMP1IF :1;
[; ;pic18f85j94.h: 26740: unsigned CMP2IF :1;
[; ;pic18f85j94.h: 26741: unsigned CMP3IF :1;
[; ;pic18f85j94.h: 26742: unsigned :1;
[; ;pic18f85j94.h: 26743: unsigned TX3IF :1;
[; ;pic18f85j94.h: 26744: unsigned RC3IF :1;
[; ;pic18f85j94.h: 26745: unsigned TX4IF :1;
[; ;pic18f85j94.h: 26746: unsigned RC4IF :1;
[; ;pic18f85j94.h: 26747: };
[; ;pic18f85j94.h: 26748: } PIR6bits_t;
[; ;pic18f85j94.h: 26749: extern volatile PIR6bits_t PIR6bits @ 0xFA6;
[; ;pic18f85j94.h: 26789: extern volatile unsigned char PSPCON @ 0xFA7;
"26791
[; ;pic18f85j94.h: 26791: asm("PSPCON equ 0FA7h");
[; <" PSPCON equ 0FA7h ;# ">
[; ;pic18f85j94.h: 26794: typedef union {
[; ;pic18f85j94.h: 26795: struct {
[; ;pic18f85j94.h: 26796: unsigned :4;
[; ;pic18f85j94.h: 26797: unsigned PSPMODE :1;
[; ;pic18f85j94.h: 26798: unsigned IBOV :1;
[; ;pic18f85j94.h: 26799: unsigned OBF :1;
[; ;pic18f85j94.h: 26800: unsigned IBF :1;
[; ;pic18f85j94.h: 26801: };
[; ;pic18f85j94.h: 26802: } PSPCONbits_t;
[; ;pic18f85j94.h: 26803: extern volatile PSPCONbits_t PSPCONbits @ 0xFA7;
[; ;pic18f85j94.h: 26828: extern volatile unsigned char HLVDCON @ 0xFA8;
"26830
[; ;pic18f85j94.h: 26830: asm("HLVDCON equ 0FA8h");
[; <" HLVDCON equ 0FA8h ;# ">
[; ;pic18f85j94.h: 26833: typedef union {
[; ;pic18f85j94.h: 26834: struct {
[; ;pic18f85j94.h: 26835: unsigned HLVDL :4;
[; ;pic18f85j94.h: 26836: unsigned HLVDEN :1;
[; ;pic18f85j94.h: 26837: unsigned IRVST :1;
[; ;pic18f85j94.h: 26838: unsigned BGVST :1;
[; ;pic18f85j94.h: 26839: unsigned VDIRMAG :1;
[; ;pic18f85j94.h: 26840: };
[; ;pic18f85j94.h: 26841: struct {
[; ;pic18f85j94.h: 26842: unsigned HLVDL0 :1;
[; ;pic18f85j94.h: 26843: unsigned HLVDL1 :1;
[; ;pic18f85j94.h: 26844: unsigned HLVDL2 :1;
[; ;pic18f85j94.h: 26845: unsigned HLVDL3 :1;
[; ;pic18f85j94.h: 26846: };
[; ;pic18f85j94.h: 26847: } HLVDCONbits_t;
[; ;pic18f85j94.h: 26848: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFA8;
[; ;pic18f85j94.h: 26898: extern volatile unsigned char IPR6 @ 0xFA9;
"26900
[; ;pic18f85j94.h: 26900: asm("IPR6 equ 0FA9h");
[; <" IPR6 equ 0FA9h ;# ">
[; ;pic18f85j94.h: 26903: typedef union {
[; ;pic18f85j94.h: 26904: struct {
[; ;pic18f85j94.h: 26905: unsigned CMP1IP :1;
[; ;pic18f85j94.h: 26906: unsigned CMP2IP :1;
[; ;pic18f85j94.h: 26907: unsigned CMP3IP :1;
[; ;pic18f85j94.h: 26908: unsigned :1;
[; ;pic18f85j94.h: 26909: unsigned TX3IP :1;
[; ;pic18f85j94.h: 26910: unsigned RC3IP :1;
[; ;pic18f85j94.h: 26911: unsigned TX4IP :1;
[; ;pic18f85j94.h: 26912: unsigned RC4IP :1;
[; ;pic18f85j94.h: 26913: };
[; ;pic18f85j94.h: 26914: } IPR6bits_t;
[; ;pic18f85j94.h: 26915: extern volatile IPR6bits_t IPR6bits @ 0xFA9;
[; ;pic18f85j94.h: 26955: extern volatile unsigned char T1GCON @ 0xFAA;
"26957
[; ;pic18f85j94.h: 26957: asm("T1GCON equ 0FAAh");
[; <" T1GCON equ 0FAAh ;# ">
[; ;pic18f85j94.h: 26960: typedef union {
[; ;pic18f85j94.h: 26961: struct {
[; ;pic18f85j94.h: 26962: unsigned :3;
[; ;pic18f85j94.h: 26963: unsigned T1GGO_NOT_T1DONE :1;
[; ;pic18f85j94.h: 26964: };
[; ;pic18f85j94.h: 26965: struct {
[; ;pic18f85j94.h: 26966: unsigned T1GSS :2;
[; ;pic18f85j94.h: 26967: unsigned T1GVAL :1;
[; ;pic18f85j94.h: 26968: unsigned T1GGO_nT1DONE :1;
[; ;pic18f85j94.h: 26969: unsigned T1GSPM :1;
[; ;pic18f85j94.h: 26970: unsigned T1GTM :1;
[; ;pic18f85j94.h: 26971: unsigned T1GPOL :1;
[; ;pic18f85j94.h: 26972: unsigned TMR1GE :1;
[; ;pic18f85j94.h: 26973: };
[; ;pic18f85j94.h: 26974: struct {
[; ;pic18f85j94.h: 26975: unsigned T1GSS0 :1;
[; ;pic18f85j94.h: 26976: unsigned T1GSS1 :1;
[; ;pic18f85j94.h: 26977: unsigned :1;
[; ;pic18f85j94.h: 26978: unsigned T1GGO :1;
[; ;pic18f85j94.h: 26979: };
[; ;pic18f85j94.h: 26980: struct {
[; ;pic18f85j94.h: 26981: unsigned :3;
[; ;pic18f85j94.h: 26982: unsigned NOT_T1DONE :1;
[; ;pic18f85j94.h: 26983: };
[; ;pic18f85j94.h: 26984: struct {
[; ;pic18f85j94.h: 26985: unsigned :3;
[; ;pic18f85j94.h: 26986: unsigned nT1DONE :1;
[; ;pic18f85j94.h: 26987: };
[; ;pic18f85j94.h: 26988: } T1GCONbits_t;
[; ;pic18f85j94.h: 26989: extern volatile T1GCONbits_t T1GCONbits @ 0xFAA;
[; ;pic18f85j94.h: 27059: extern volatile unsigned char RCSTA1 @ 0xFAB;
"27061
[; ;pic18f85j94.h: 27061: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f85j94.h: 27064: extern volatile unsigned char RCSTA @ 0xFAB;
"27066
[; ;pic18f85j94.h: 27066: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f85j94.h: 27069: typedef union {
[; ;pic18f85j94.h: 27070: struct {
[; ;pic18f85j94.h: 27071: unsigned RX9D :1;
[; ;pic18f85j94.h: 27072: unsigned OERR :1;
[; ;pic18f85j94.h: 27073: unsigned FERR :1;
[; ;pic18f85j94.h: 27074: unsigned ADDEN :1;
[; ;pic18f85j94.h: 27075: unsigned CREN :1;
[; ;pic18f85j94.h: 27076: unsigned SREN :1;
[; ;pic18f85j94.h: 27077: unsigned RX9 :1;
[; ;pic18f85j94.h: 27078: unsigned SPEN :1;
[; ;pic18f85j94.h: 27079: };
[; ;pic18f85j94.h: 27080: struct {
[; ;pic18f85j94.h: 27081: unsigned :3;
[; ;pic18f85j94.h: 27082: unsigned ADEN :1;
[; ;pic18f85j94.h: 27083: };
[; ;pic18f85j94.h: 27084: struct {
[; ;pic18f85j94.h: 27085: unsigned RCD8 :1;
[; ;pic18f85j94.h: 27086: unsigned :5;
[; ;pic18f85j94.h: 27087: unsigned RC8_9 :1;
[; ;pic18f85j94.h: 27088: };
[; ;pic18f85j94.h: 27089: struct {
[; ;pic18f85j94.h: 27090: unsigned :6;
[; ;pic18f85j94.h: 27091: unsigned RC9 :1;
[; ;pic18f85j94.h: 27092: };
[; ;pic18f85j94.h: 27093: struct {
[; ;pic18f85j94.h: 27094: unsigned :5;
[; ;pic18f85j94.h: 27095: unsigned SRENA :1;
[; ;pic18f85j94.h: 27096: };
[; ;pic18f85j94.h: 27097: } RCSTA1bits_t;
[; ;pic18f85j94.h: 27098: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f85j94.h: 27166: typedef union {
[; ;pic18f85j94.h: 27167: struct {
[; ;pic18f85j94.h: 27168: unsigned RX9D :1;
[; ;pic18f85j94.h: 27169: unsigned OERR :1;
[; ;pic18f85j94.h: 27170: unsigned FERR :1;
[; ;pic18f85j94.h: 27171: unsigned ADDEN :1;
[; ;pic18f85j94.h: 27172: unsigned CREN :1;
[; ;pic18f85j94.h: 27173: unsigned SREN :1;
[; ;pic18f85j94.h: 27174: unsigned RX9 :1;
[; ;pic18f85j94.h: 27175: unsigned SPEN :1;
[; ;pic18f85j94.h: 27176: };
[; ;pic18f85j94.h: 27177: struct {
[; ;pic18f85j94.h: 27178: unsigned :3;
[; ;pic18f85j94.h: 27179: unsigned ADEN :1;
[; ;pic18f85j94.h: 27180: };
[; ;pic18f85j94.h: 27181: struct {
[; ;pic18f85j94.h: 27182: unsigned RCD8 :1;
[; ;pic18f85j94.h: 27183: unsigned :5;
[; ;pic18f85j94.h: 27184: unsigned RC8_9 :1;
[; ;pic18f85j94.h: 27185: };
[; ;pic18f85j94.h: 27186: struct {
[; ;pic18f85j94.h: 27187: unsigned :6;
[; ;pic18f85j94.h: 27188: unsigned RC9 :1;
[; ;pic18f85j94.h: 27189: };
[; ;pic18f85j94.h: 27190: struct {
[; ;pic18f85j94.h: 27191: unsigned :5;
[; ;pic18f85j94.h: 27192: unsigned SRENA :1;
[; ;pic18f85j94.h: 27193: };
[; ;pic18f85j94.h: 27194: } RCSTAbits_t;
[; ;pic18f85j94.h: 27195: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f85j94.h: 27265: extern volatile unsigned char TXSTA1 @ 0xFAC;
"27267
[; ;pic18f85j94.h: 27267: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f85j94.h: 27270: extern volatile unsigned char TXSTA @ 0xFAC;
"27272
[; ;pic18f85j94.h: 27272: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f85j94.h: 27275: typedef union {
[; ;pic18f85j94.h: 27276: struct {
[; ;pic18f85j94.h: 27277: unsigned TX9D :1;
[; ;pic18f85j94.h: 27278: unsigned TRMT :1;
[; ;pic18f85j94.h: 27279: unsigned BRGH :1;
[; ;pic18f85j94.h: 27280: unsigned SENDB :1;
[; ;pic18f85j94.h: 27281: unsigned SYNC :1;
[; ;pic18f85j94.h: 27282: unsigned TXEN :1;
[; ;pic18f85j94.h: 27283: unsigned TX9 :1;
[; ;pic18f85j94.h: 27284: unsigned CSRC :1;
[; ;pic18f85j94.h: 27285: };
[; ;pic18f85j94.h: 27286: struct {
[; ;pic18f85j94.h: 27287: unsigned TXD8 :1;
[; ;pic18f85j94.h: 27288: unsigned :5;
[; ;pic18f85j94.h: 27289: unsigned TX8_9 :1;
[; ;pic18f85j94.h: 27290: };
[; ;pic18f85j94.h: 27291: struct {
[; ;pic18f85j94.h: 27292: unsigned :2;
[; ;pic18f85j94.h: 27293: unsigned BRGH1 :1;
[; ;pic18f85j94.h: 27294: };
[; ;pic18f85j94.h: 27295: struct {
[; ;pic18f85j94.h: 27296: unsigned :7;
[; ;pic18f85j94.h: 27297: unsigned CSRC1 :1;
[; ;pic18f85j94.h: 27298: };
[; ;pic18f85j94.h: 27299: struct {
[; ;pic18f85j94.h: 27300: unsigned :3;
[; ;pic18f85j94.h: 27301: unsigned SENDB1 :1;
[; ;pic18f85j94.h: 27302: };
[; ;pic18f85j94.h: 27303: struct {
[; ;pic18f85j94.h: 27304: unsigned :4;
[; ;pic18f85j94.h: 27305: unsigned SYNC1 :1;
[; ;pic18f85j94.h: 27306: };
[; ;pic18f85j94.h: 27307: struct {
[; ;pic18f85j94.h: 27308: unsigned :1;
[; ;pic18f85j94.h: 27309: unsigned TRMT1 :1;
[; ;pic18f85j94.h: 27310: };
[; ;pic18f85j94.h: 27311: struct {
[; ;pic18f85j94.h: 27312: unsigned :6;
[; ;pic18f85j94.h: 27313: unsigned TX91 :1;
[; ;pic18f85j94.h: 27314: };
[; ;pic18f85j94.h: 27315: struct {
[; ;pic18f85j94.h: 27316: unsigned TX9D1 :1;
[; ;pic18f85j94.h: 27317: };
[; ;pic18f85j94.h: 27318: struct {
[; ;pic18f85j94.h: 27319: unsigned :5;
[; ;pic18f85j94.h: 27320: unsigned TXEN1 :1;
[; ;pic18f85j94.h: 27321: };
[; ;pic18f85j94.h: 27322: } TXSTA1bits_t;
[; ;pic18f85j94.h: 27323: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f85j94.h: 27416: typedef union {
[; ;pic18f85j94.h: 27417: struct {
[; ;pic18f85j94.h: 27418: unsigned TX9D :1;
[; ;pic18f85j94.h: 27419: unsigned TRMT :1;
[; ;pic18f85j94.h: 27420: unsigned BRGH :1;
[; ;pic18f85j94.h: 27421: unsigned SENDB :1;
[; ;pic18f85j94.h: 27422: unsigned SYNC :1;
[; ;pic18f85j94.h: 27423: unsigned TXEN :1;
[; ;pic18f85j94.h: 27424: unsigned TX9 :1;
[; ;pic18f85j94.h: 27425: unsigned CSRC :1;
[; ;pic18f85j94.h: 27426: };
[; ;pic18f85j94.h: 27427: struct {
[; ;pic18f85j94.h: 27428: unsigned TXD8 :1;
[; ;pic18f85j94.h: 27429: unsigned :5;
[; ;pic18f85j94.h: 27430: unsigned TX8_9 :1;
[; ;pic18f85j94.h: 27431: };
[; ;pic18f85j94.h: 27432: struct {
[; ;pic18f85j94.h: 27433: unsigned :2;
[; ;pic18f85j94.h: 27434: unsigned BRGH1 :1;
[; ;pic18f85j94.h: 27435: };
[; ;pic18f85j94.h: 27436: struct {
[; ;pic18f85j94.h: 27437: unsigned :7;
[; ;pic18f85j94.h: 27438: unsigned CSRC1 :1;
[; ;pic18f85j94.h: 27439: };
[; ;pic18f85j94.h: 27440: struct {
[; ;pic18f85j94.h: 27441: unsigned :3;
[; ;pic18f85j94.h: 27442: unsigned SENDB1 :1;
[; ;pic18f85j94.h: 27443: };
[; ;pic18f85j94.h: 27444: struct {
[; ;pic18f85j94.h: 27445: unsigned :4;
[; ;pic18f85j94.h: 27446: unsigned SYNC1 :1;
[; ;pic18f85j94.h: 27447: };
[; ;pic18f85j94.h: 27448: struct {
[; ;pic18f85j94.h: 27449: unsigned :1;
[; ;pic18f85j94.h: 27450: unsigned TRMT1 :1;
[; ;pic18f85j94.h: 27451: };
[; ;pic18f85j94.h: 27452: struct {
[; ;pic18f85j94.h: 27453: unsigned :6;
[; ;pic18f85j94.h: 27454: unsigned TX91 :1;
[; ;pic18f85j94.h: 27455: };
[; ;pic18f85j94.h: 27456: struct {
[; ;pic18f85j94.h: 27457: unsigned TX9D1 :1;
[; ;pic18f85j94.h: 27458: };
[; ;pic18f85j94.h: 27459: struct {
[; ;pic18f85j94.h: 27460: unsigned :5;
[; ;pic18f85j94.h: 27461: unsigned TXEN1 :1;
[; ;pic18f85j94.h: 27462: };
[; ;pic18f85j94.h: 27463: } TXSTAbits_t;
[; ;pic18f85j94.h: 27464: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f85j94.h: 27559: extern volatile unsigned char TXREG1 @ 0xFAD;
"27561
[; ;pic18f85j94.h: 27561: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f85j94.h: 27564: extern volatile unsigned char TXREG @ 0xFAD;
"27566
[; ;pic18f85j94.h: 27566: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f85j94.h: 27569: typedef union {
[; ;pic18f85j94.h: 27570: struct {
[; ;pic18f85j94.h: 27571: unsigned TXREG1 :8;
[; ;pic18f85j94.h: 27572: };
[; ;pic18f85j94.h: 27573: } TXREG1bits_t;
[; ;pic18f85j94.h: 27574: extern volatile TXREG1bits_t TXREG1bits @ 0xFAD;
[; ;pic18f85j94.h: 27582: typedef union {
[; ;pic18f85j94.h: 27583: struct {
[; ;pic18f85j94.h: 27584: unsigned TXREG1 :8;
[; ;pic18f85j94.h: 27585: };
[; ;pic18f85j94.h: 27586: } TXREGbits_t;
[; ;pic18f85j94.h: 27587: extern volatile TXREGbits_t TXREGbits @ 0xFAD;
[; ;pic18f85j94.h: 27597: extern volatile unsigned char RCREG1 @ 0xFAE;
"27599
[; ;pic18f85j94.h: 27599: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f85j94.h: 27602: extern volatile unsigned char RCREG @ 0xFAE;
"27604
[; ;pic18f85j94.h: 27604: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f85j94.h: 27607: typedef union {
[; ;pic18f85j94.h: 27608: struct {
[; ;pic18f85j94.h: 27609: unsigned RCREG1 :8;
[; ;pic18f85j94.h: 27610: };
[; ;pic18f85j94.h: 27611: } RCREG1bits_t;
[; ;pic18f85j94.h: 27612: extern volatile RCREG1bits_t RCREG1bits @ 0xFAE;
[; ;pic18f85j94.h: 27620: typedef union {
[; ;pic18f85j94.h: 27621: struct {
[; ;pic18f85j94.h: 27622: unsigned RCREG1 :8;
[; ;pic18f85j94.h: 27623: };
[; ;pic18f85j94.h: 27624: } RCREGbits_t;
[; ;pic18f85j94.h: 27625: extern volatile RCREGbits_t RCREGbits @ 0xFAE;
[; ;pic18f85j94.h: 27635: extern volatile unsigned char SPBRG1 @ 0xFAF;
"27637
[; ;pic18f85j94.h: 27637: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f85j94.h: 27640: extern volatile unsigned char SPBRG @ 0xFAF;
"27642
[; ;pic18f85j94.h: 27642: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f85j94.h: 27645: typedef union {
[; ;pic18f85j94.h: 27646: struct {
[; ;pic18f85j94.h: 27647: unsigned SPBRG1 :8;
[; ;pic18f85j94.h: 27648: };
[; ;pic18f85j94.h: 27649: struct {
[; ;pic18f85j94.h: 27650: unsigned BRG0 :1;
[; ;pic18f85j94.h: 27651: unsigned BRG1 :1;
[; ;pic18f85j94.h: 27652: unsigned BRG2 :1;
[; ;pic18f85j94.h: 27653: unsigned BRG3 :1;
[; ;pic18f85j94.h: 27654: unsigned BRG4 :1;
[; ;pic18f85j94.h: 27655: unsigned BRG5 :1;
[; ;pic18f85j94.h: 27656: unsigned BRG6 :1;
[; ;pic18f85j94.h: 27657: unsigned BRG7 :1;
[; ;pic18f85j94.h: 27658: };
[; ;pic18f85j94.h: 27659: } SPBRG1bits_t;
[; ;pic18f85j94.h: 27660: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFAF;
[; ;pic18f85j94.h: 27708: typedef union {
[; ;pic18f85j94.h: 27709: struct {
[; ;pic18f85j94.h: 27710: unsigned SPBRG1 :8;
[; ;pic18f85j94.h: 27711: };
[; ;pic18f85j94.h: 27712: struct {
[; ;pic18f85j94.h: 27713: unsigned BRG0 :1;
[; ;pic18f85j94.h: 27714: unsigned BRG1 :1;
[; ;pic18f85j94.h: 27715: unsigned BRG2 :1;
[; ;pic18f85j94.h: 27716: unsigned BRG3 :1;
[; ;pic18f85j94.h: 27717: unsigned BRG4 :1;
[; ;pic18f85j94.h: 27718: unsigned BRG5 :1;
[; ;pic18f85j94.h: 27719: unsigned BRG6 :1;
[; ;pic18f85j94.h: 27720: unsigned BRG7 :1;
[; ;pic18f85j94.h: 27721: };
[; ;pic18f85j94.h: 27722: } SPBRGbits_t;
[; ;pic18f85j94.h: 27723: extern volatile SPBRGbits_t SPBRGbits @ 0xFAF;
[; ;pic18f85j94.h: 27773: extern volatile unsigned char T3GCON @ 0xFB0;
"27775
[; ;pic18f85j94.h: 27775: asm("T3GCON equ 0FB0h");
[; <" T3GCON equ 0FB0h ;# ">
[; ;pic18f85j94.h: 27778: typedef union {
[; ;pic18f85j94.h: 27779: struct {
[; ;pic18f85j94.h: 27780: unsigned :3;
[; ;pic18f85j94.h: 27781: unsigned T3GGO_NOT_T3DONE :1;
[; ;pic18f85j94.h: 27782: };
[; ;pic18f85j94.h: 27783: struct {
[; ;pic18f85j94.h: 27784: unsigned T3GSS :2;
[; ;pic18f85j94.h: 27785: unsigned T3GVAL :1;
[; ;pic18f85j94.h: 27786: unsigned T3GGO_nT3DONE :1;
[; ;pic18f85j94.h: 27787: unsigned T3GSPM :1;
[; ;pic18f85j94.h: 27788: unsigned T3GTM :1;
[; ;pic18f85j94.h: 27789: unsigned T3GPOL :1;
[; ;pic18f85j94.h: 27790: unsigned TMR3GE :1;
[; ;pic18f85j94.h: 27791: };
[; ;pic18f85j94.h: 27792: struct {
[; ;pic18f85j94.h: 27793: unsigned T3GSS0 :1;
[; ;pic18f85j94.h: 27794: unsigned T3GSS1 :1;
[; ;pic18f85j94.h: 27795: unsigned :1;
[; ;pic18f85j94.h: 27796: unsigned T3GGO :1;
[; ;pic18f85j94.h: 27797: };
[; ;pic18f85j94.h: 27798: struct {
[; ;pic18f85j94.h: 27799: unsigned :3;
[; ;pic18f85j94.h: 27800: unsigned NOT_T3DONE :1;
[; ;pic18f85j94.h: 27801: };
[; ;pic18f85j94.h: 27802: struct {
[; ;pic18f85j94.h: 27803: unsigned :3;
[; ;pic18f85j94.h: 27804: unsigned nT3DONE :1;
[; ;pic18f85j94.h: 27805: };
[; ;pic18f85j94.h: 27806: } T3GCONbits_t;
[; ;pic18f85j94.h: 27807: extern volatile T3GCONbits_t T3GCONbits @ 0xFB0;
[; ;pic18f85j94.h: 27877: extern volatile unsigned char T3CON @ 0xFB1;
"27879
[; ;pic18f85j94.h: 27879: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f85j94.h: 27882: typedef union {
[; ;pic18f85j94.h: 27883: struct {
[; ;pic18f85j94.h: 27884: unsigned :2;
[; ;pic18f85j94.h: 27885: unsigned NOT_T3SYNC :1;
[; ;pic18f85j94.h: 27886: };
[; ;pic18f85j94.h: 27887: struct {
[; ;pic18f85j94.h: 27888: unsigned TMR3ON :1;
[; ;pic18f85j94.h: 27889: unsigned RD16 :1;
[; ;pic18f85j94.h: 27890: unsigned nT3SYNC :1;
[; ;pic18f85j94.h: 27891: unsigned SOSCEN :1;
[; ;pic18f85j94.h: 27892: unsigned TCKPS :2;
[; ;pic18f85j94.h: 27893: unsigned TMR3CS :2;
[; ;pic18f85j94.h: 27894: };
[; ;pic18f85j94.h: 27895: struct {
[; ;pic18f85j94.h: 27896: unsigned :4;
[; ;pic18f85j94.h: 27897: unsigned T3CKPS0 :1;
[; ;pic18f85j94.h: 27898: unsigned T3CKPS1 :1;
[; ;pic18f85j94.h: 27899: unsigned TMR3CS0 :1;
[; ;pic18f85j94.h: 27900: unsigned TMR3CS1 :1;
[; ;pic18f85j94.h: 27901: };
[; ;pic18f85j94.h: 27902: struct {
[; ;pic18f85j94.h: 27903: unsigned :1;
[; ;pic18f85j94.h: 27904: unsigned RD163 :1;
[; ;pic18f85j94.h: 27905: unsigned :1;
[; ;pic18f85j94.h: 27906: unsigned SOSCEN3 :1;
[; ;pic18f85j94.h: 27907: unsigned :3;
[; ;pic18f85j94.h: 27908: unsigned T3RD16 :1;
[; ;pic18f85j94.h: 27909: };
[; ;pic18f85j94.h: 27910: struct {
[; ;pic18f85j94.h: 27911: unsigned :3;
[; ;pic18f85j94.h: 27912: unsigned T3OSCEN :1;
[; ;pic18f85j94.h: 27913: };
[; ;pic18f85j94.h: 27914: } T3CONbits_t;
[; ;pic18f85j94.h: 27915: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f85j94.h: 27995: extern volatile unsigned short TMR3 @ 0xFB2;
"27997
[; ;pic18f85j94.h: 27997: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f85j94.h: 28002: extern volatile unsigned char TMR3L @ 0xFB2;
"28004
[; ;pic18f85j94.h: 28004: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f85j94.h: 28007: typedef union {
[; ;pic18f85j94.h: 28008: struct {
[; ;pic18f85j94.h: 28009: unsigned TMR3L :8;
[; ;pic18f85j94.h: 28010: };
[; ;pic18f85j94.h: 28011: } TMR3Lbits_t;
[; ;pic18f85j94.h: 28012: extern volatile TMR3Lbits_t TMR3Lbits @ 0xFB2;
[; ;pic18f85j94.h: 28022: extern volatile unsigned char TMR3H @ 0xFB3;
"28024
[; ;pic18f85j94.h: 28024: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f85j94.h: 28027: typedef union {
[; ;pic18f85j94.h: 28028: struct {
[; ;pic18f85j94.h: 28029: unsigned TMR3H :8;
[; ;pic18f85j94.h: 28030: };
[; ;pic18f85j94.h: 28031: } TMR3Hbits_t;
[; ;pic18f85j94.h: 28032: extern volatile TMR3Hbits_t TMR3Hbits @ 0xFB3;
[; ;pic18f85j94.h: 28042: extern volatile unsigned char PIE4 @ 0xFB4;
"28044
[; ;pic18f85j94.h: 28044: asm("PIE4 equ 0FB4h");
[; <" PIE4 equ 0FB4h ;# ">
[; ;pic18f85j94.h: 28047: typedef union {
[; ;pic18f85j94.h: 28048: struct {
[; ;pic18f85j94.h: 28049: unsigned ECCP3IE :1;
[; ;pic18f85j94.h: 28050: unsigned CCP4IE :1;
[; ;pic18f85j94.h: 28051: unsigned CCP5IE :1;
[; ;pic18f85j94.h: 28052: unsigned CCP6IE :1;
[; ;pic18f85j94.h: 28053: unsigned CCP7IE :1;
[; ;pic18f85j94.h: 28054: unsigned CCP8IE :1;
[; ;pic18f85j94.h: 28055: unsigned CCP9IE :1;
[; ;pic18f85j94.h: 28056: unsigned CCP10IE :1;
[; ;pic18f85j94.h: 28057: };
[; ;pic18f85j94.h: 28058: } PIE4bits_t;
[; ;pic18f85j94.h: 28059: extern volatile PIE4bits_t PIE4bits @ 0xFB4;
[; ;pic18f85j94.h: 28104: extern volatile unsigned char PIR4 @ 0xFB5;
"28106
[; ;pic18f85j94.h: 28106: asm("PIR4 equ 0FB5h");
[; <" PIR4 equ 0FB5h ;# ">
[; ;pic18f85j94.h: 28109: typedef union {
[; ;pic18f85j94.h: 28110: struct {
[; ;pic18f85j94.h: 28111: unsigned ECCP3IF :1;
[; ;pic18f85j94.h: 28112: unsigned CCP4IF :1;
[; ;pic18f85j94.h: 28113: unsigned CCP5IF :1;
[; ;pic18f85j94.h: 28114: unsigned CCP6IF :1;
[; ;pic18f85j94.h: 28115: unsigned CCP7IF :1;
[; ;pic18f85j94.h: 28116: unsigned CCP8IF :1;
[; ;pic18f85j94.h: 28117: unsigned CCP9IF :1;
[; ;pic18f85j94.h: 28118: unsigned CCP10IF :1;
[; ;pic18f85j94.h: 28119: };
[; ;pic18f85j94.h: 28120: } PIR4bits_t;
[; ;pic18f85j94.h: 28121: extern volatile PIR4bits_t PIR4bits @ 0xFB5;
[; ;pic18f85j94.h: 28166: extern volatile unsigned char IPR4 @ 0xFB6;
"28168
[; ;pic18f85j94.h: 28168: asm("IPR4 equ 0FB6h");
[; <" IPR4 equ 0FB6h ;# ">
[; ;pic18f85j94.h: 28171: typedef union {
[; ;pic18f85j94.h: 28172: struct {
[; ;pic18f85j94.h: 28173: unsigned ECCP3IP :1;
[; ;pic18f85j94.h: 28174: unsigned CCP4IP :1;
[; ;pic18f85j94.h: 28175: unsigned CCP5IP :1;
[; ;pic18f85j94.h: 28176: unsigned CCP6IP :1;
[; ;pic18f85j94.h: 28177: unsigned CCP7IP :1;
[; ;pic18f85j94.h: 28178: unsigned CCP8IP :1;
[; ;pic18f85j94.h: 28179: unsigned CCP9IP :1;
[; ;pic18f85j94.h: 28180: unsigned CCP10IP :1;
[; ;pic18f85j94.h: 28181: };
[; ;pic18f85j94.h: 28182: struct {
[; ;pic18f85j94.h: 28183: unsigned CCIP3IP :1;
[; ;pic18f85j94.h: 28184: };
[; ;pic18f85j94.h: 28185: } IPR4bits_t;
[; ;pic18f85j94.h: 28186: extern volatile IPR4bits_t IPR4bits @ 0xFB6;
[; ;pic18f85j94.h: 28236: extern volatile unsigned char PIE5 @ 0xFB7;
"28238
[; ;pic18f85j94.h: 28238: asm("PIE5 equ 0FB7h");
[; <" PIE5 equ 0FB7h ;# ">
[; ;pic18f85j94.h: 28241: typedef union {
[; ;pic18f85j94.h: 28242: struct {
[; ;pic18f85j94.h: 28243: unsigned TMR4IE :1;
[; ;pic18f85j94.h: 28244: unsigned TMR5IE :1;
[; ;pic18f85j94.h: 28245: unsigned TMR6IE :1;
[; ;pic18f85j94.h: 28246: unsigned :1;
[; ;pic18f85j94.h: 28247: unsigned TMR8IE :1;
[; ;pic18f85j94.h: 28248: unsigned ACTLOCKIE :1;
[; ;pic18f85j94.h: 28249: unsigned ACTORSIE :1;
[; ;pic18f85j94.h: 28250: };
[; ;pic18f85j94.h: 28251: } PIE5bits_t;
[; ;pic18f85j94.h: 28252: extern volatile PIE5bits_t PIE5bits @ 0xFB7;
[; ;pic18f85j94.h: 28287: extern volatile unsigned char PIR5 @ 0xFB8;
"28289
[; ;pic18f85j94.h: 28289: asm("PIR5 equ 0FB8h");
[; <" PIR5 equ 0FB8h ;# ">
[; ;pic18f85j94.h: 28292: typedef union {
[; ;pic18f85j94.h: 28293: struct {
[; ;pic18f85j94.h: 28294: unsigned TMR4IF :1;
[; ;pic18f85j94.h: 28295: unsigned TMR5IF :1;
[; ;pic18f85j94.h: 28296: unsigned TMR6IF :1;
[; ;pic18f85j94.h: 28297: unsigned :1;
[; ;pic18f85j94.h: 28298: unsigned TMR8IF :1;
[; ;pic18f85j94.h: 28299: unsigned ACTLOCKIF :1;
[; ;pic18f85j94.h: 28300: unsigned ACTORSIF :1;
[; ;pic18f85j94.h: 28301: };
[; ;pic18f85j94.h: 28302: } PIR5bits_t;
[; ;pic18f85j94.h: 28303: extern volatile PIR5bits_t PIR5bits @ 0xFB8;
[; ;pic18f85j94.h: 28338: extern volatile unsigned char CCP1CON @ 0xFB9;
"28340
[; ;pic18f85j94.h: 28340: asm("CCP1CON equ 0FB9h");
[; <" CCP1CON equ 0FB9h ;# ">
[; ;pic18f85j94.h: 28343: typedef union {
[; ;pic18f85j94.h: 28344: struct {
[; ;pic18f85j94.h: 28345: unsigned CCP1M :4;
[; ;pic18f85j94.h: 28346: unsigned DC1B :2;
[; ;pic18f85j94.h: 28347: unsigned P1M :2;
[; ;pic18f85j94.h: 28348: };
[; ;pic18f85j94.h: 28349: struct {
[; ;pic18f85j94.h: 28350: unsigned CCP1M0 :1;
[; ;pic18f85j94.h: 28351: unsigned CCP1M1 :1;
[; ;pic18f85j94.h: 28352: unsigned CCP1M2 :1;
[; ;pic18f85j94.h: 28353: unsigned CCP1M3 :1;
[; ;pic18f85j94.h: 28354: unsigned DC1B0 :1;
[; ;pic18f85j94.h: 28355: unsigned DC1B1 :1;
[; ;pic18f85j94.h: 28356: unsigned P1M0 :1;
[; ;pic18f85j94.h: 28357: unsigned P1M1 :1;
[; ;pic18f85j94.h: 28358: };
[; ;pic18f85j94.h: 28359: struct {
[; ;pic18f85j94.h: 28360: unsigned :4;
[; ;pic18f85j94.h: 28361: unsigned CCP1Y :1;
[; ;pic18f85j94.h: 28362: unsigned CCP1X :1;
[; ;pic18f85j94.h: 28363: };
[; ;pic18f85j94.h: 28364: } CCP1CONbits_t;
[; ;pic18f85j94.h: 28365: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFB9;
[; ;pic18f85j94.h: 28435: extern volatile unsigned short CCPR1 @ 0xFBA;
"28437
[; ;pic18f85j94.h: 28437: asm("CCPR1 equ 0FBAh");
[; <" CCPR1 equ 0FBAh ;# ">
[; ;pic18f85j94.h: 28442: extern volatile unsigned char CCPR1L @ 0xFBA;
"28444
[; ;pic18f85j94.h: 28444: asm("CCPR1L equ 0FBAh");
[; <" CCPR1L equ 0FBAh ;# ">
[; ;pic18f85j94.h: 28447: typedef union {
[; ;pic18f85j94.h: 28448: struct {
[; ;pic18f85j94.h: 28449: unsigned CCPR1L :8;
[; ;pic18f85j94.h: 28450: };
[; ;pic18f85j94.h: 28451: } CCPR1Lbits_t;
[; ;pic18f85j94.h: 28452: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBA;
[; ;pic18f85j94.h: 28462: extern volatile unsigned char CCPR1H @ 0xFBB;
"28464
[; ;pic18f85j94.h: 28464: asm("CCPR1H equ 0FBBh");
[; <" CCPR1H equ 0FBBh ;# ">
[; ;pic18f85j94.h: 28467: typedef union {
[; ;pic18f85j94.h: 28468: struct {
[; ;pic18f85j94.h: 28469: unsigned CCPR1H :8;
[; ;pic18f85j94.h: 28470: };
[; ;pic18f85j94.h: 28471: } CCPR1Hbits_t;
[; ;pic18f85j94.h: 28472: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBB;
[; ;pic18f85j94.h: 28482: extern volatile unsigned char ECCP1DEL @ 0xFBC;
"28484
[; ;pic18f85j94.h: 28484: asm("ECCP1DEL equ 0FBCh");
[; <" ECCP1DEL equ 0FBCh ;# ">
[; ;pic18f85j94.h: 28487: typedef union {
[; ;pic18f85j94.h: 28488: struct {
[; ;pic18f85j94.h: 28489: unsigned P1DC :7;
[; ;pic18f85j94.h: 28490: unsigned P1RSEN :1;
[; ;pic18f85j94.h: 28491: };
[; ;pic18f85j94.h: 28492: struct {
[; ;pic18f85j94.h: 28493: unsigned P1DC0 :1;
[; ;pic18f85j94.h: 28494: unsigned P1DC1 :1;
[; ;pic18f85j94.h: 28495: unsigned P1DC2 :1;
[; ;pic18f85j94.h: 28496: unsigned P1DC3 :1;
[; ;pic18f85j94.h: 28497: unsigned P1DC4 :1;
[; ;pic18f85j94.h: 28498: unsigned P1DC5 :1;
[; ;pic18f85j94.h: 28499: unsigned P1DC6 :1;
[; ;pic18f85j94.h: 28500: };
[; ;pic18f85j94.h: 28501: } ECCP1DELbits_t;
[; ;pic18f85j94.h: 28502: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFBC;
[; ;pic18f85j94.h: 28552: extern volatile unsigned char ECCP1AS @ 0xFBD;
"28554
[; ;pic18f85j94.h: 28554: asm("ECCP1AS equ 0FBDh");
[; <" ECCP1AS equ 0FBDh ;# ">
[; ;pic18f85j94.h: 28557: typedef union {
[; ;pic18f85j94.h: 28558: struct {
[; ;pic18f85j94.h: 28559: unsigned PSS1BD :2;
[; ;pic18f85j94.h: 28560: unsigned PSS1AC :2;
[; ;pic18f85j94.h: 28561: unsigned ECCP1AS :3;
[; ;pic18f85j94.h: 28562: unsigned ECCP1ASE :1;
[; ;pic18f85j94.h: 28563: };
[; ;pic18f85j94.h: 28564: struct {
[; ;pic18f85j94.h: 28565: unsigned PSS1BD0 :1;
[; ;pic18f85j94.h: 28566: unsigned PSS1BD1 :1;
[; ;pic18f85j94.h: 28567: unsigned PSS1AC0 :1;
[; ;pic18f85j94.h: 28568: unsigned PSS1AC1 :1;
[; ;pic18f85j94.h: 28569: unsigned ECCP1AS0 :1;
[; ;pic18f85j94.h: 28570: unsigned ECCP1AS1 :1;
[; ;pic18f85j94.h: 28571: unsigned ECCP1AS2 :1;
[; ;pic18f85j94.h: 28572: };
[; ;pic18f85j94.h: 28573: } ECCP1ASbits_t;
[; ;pic18f85j94.h: 28574: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFBD;
[; ;pic18f85j94.h: 28634: extern volatile unsigned char CVRCONL @ 0xFBE;
"28636
[; ;pic18f85j94.h: 28636: asm("CVRCONL equ 0FBEh");
[; <" CVRCONL equ 0FBEh ;# ">
[; ;pic18f85j94.h: 28639: typedef union {
[; ;pic18f85j94.h: 28640: struct {
[; ;pic18f85j94.h: 28641: unsigned CVRNSS :1;
[; ;pic18f85j94.h: 28642: unsigned :3;
[; ;pic18f85j94.h: 28643: unsigned CVRPSS :2;
[; ;pic18f85j94.h: 28644: unsigned CVROE :1;
[; ;pic18f85j94.h: 28645: unsigned CVREN :1;
[; ;pic18f85j94.h: 28646: };
[; ;pic18f85j94.h: 28647: struct {
[; ;pic18f85j94.h: 28648: unsigned :4;
[; ;pic18f85j94.h: 28649: unsigned CVRPSS0 :1;
[; ;pic18f85j94.h: 28650: unsigned CVRPSS1 :1;
[; ;pic18f85j94.h: 28651: };
[; ;pic18f85j94.h: 28652: } CVRCONLbits_t;
[; ;pic18f85j94.h: 28653: extern volatile CVRCONLbits_t CVRCONLbits @ 0xFBE;
[; ;pic18f85j94.h: 28688: extern volatile unsigned char CVRCONH @ 0xFBF;
"28690
[; ;pic18f85j94.h: 28690: asm("CVRCONH equ 0FBFh");
[; <" CVRCONH equ 0FBFh ;# ">
[; ;pic18f85j94.h: 28693: typedef union {
[; ;pic18f85j94.h: 28694: struct {
[; ;pic18f85j94.h: 28695: unsigned CVR :5;
[; ;pic18f85j94.h: 28696: };
[; ;pic18f85j94.h: 28697: struct {
[; ;pic18f85j94.h: 28698: unsigned CVR0 :1;
[; ;pic18f85j94.h: 28699: unsigned CVR1 :1;
[; ;pic18f85j94.h: 28700: unsigned CVR2 :1;
[; ;pic18f85j94.h: 28701: unsigned CVR3 :1;
[; ;pic18f85j94.h: 28702: unsigned CVR4 :1;
[; ;pic18f85j94.h: 28703: };
[; ;pic18f85j94.h: 28704: } CVRCONHbits_t;
[; ;pic18f85j94.h: 28705: extern volatile CVRCONHbits_t CVRCONHbits @ 0xFBF;
[; ;pic18f85j94.h: 28740: extern volatile unsigned char ADCON1L @ 0xFC0;
"28742
[; ;pic18f85j94.h: 28742: asm("ADCON1L equ 0FC0h");
[; <" ADCON1L equ 0FC0h ;# ">
[; ;pic18f85j94.h: 28745: typedef union {
[; ;pic18f85j94.h: 28746: struct {
[; ;pic18f85j94.h: 28747: unsigned DONE :1;
[; ;pic18f85j94.h: 28748: unsigned SAMP :1;
[; ;pic18f85j94.h: 28749: unsigned ASAM :1;
[; ;pic18f85j94.h: 28750: unsigned :1;
[; ;pic18f85j94.h: 28751: unsigned SSRC :4;
[; ;pic18f85j94.h: 28752: };
[; ;pic18f85j94.h: 28753: struct {
[; ;pic18f85j94.h: 28754: unsigned :4;
[; ;pic18f85j94.h: 28755: unsigned SSRC0 :1;
[; ;pic18f85j94.h: 28756: unsigned SSRC1 :1;
[; ;pic18f85j94.h: 28757: unsigned SSRC2 :1;
[; ;pic18f85j94.h: 28758: unsigned SSRC3 :1;
[; ;pic18f85j94.h: 28759: };
[; ;pic18f85j94.h: 28760: } ADCON1Lbits_t;
[; ;pic18f85j94.h: 28761: extern volatile ADCON1Lbits_t ADCON1Lbits @ 0xFC0;
[; ;pic18f85j94.h: 28806: extern volatile unsigned char ADCON1H @ 0xFC1;
"28808
[; ;pic18f85j94.h: 28808: asm("ADCON1H equ 0FC1h");
[; <" ADCON1H equ 0FC1h ;# ">
[; ;pic18f85j94.h: 28811: typedef union {
[; ;pic18f85j94.h: 28812: struct {
[; ;pic18f85j94.h: 28813: unsigned FORM :2;
[; ;pic18f85j94.h: 28814: unsigned MODE12 :1;
[; ;pic18f85j94.h: 28815: unsigned :4;
[; ;pic18f85j94.h: 28816: unsigned ADON :1;
[; ;pic18f85j94.h: 28817: };
[; ;pic18f85j94.h: 28818: struct {
[; ;pic18f85j94.h: 28819: unsigned FORM0 :1;
[; ;pic18f85j94.h: 28820: unsigned FORM1 :1;
[; ;pic18f85j94.h: 28821: };
[; ;pic18f85j94.h: 28822: } ADCON1Hbits_t;
[; ;pic18f85j94.h: 28823: extern volatile ADCON1Hbits_t ADCON1Hbits @ 0xFC1;
[; ;pic18f85j94.h: 28853: extern volatile unsigned short ADCBUF0 @ 0xFC2;
"28855
[; ;pic18f85j94.h: 28855: asm("ADCBUF0 equ 0FC2h");
[; <" ADCBUF0 equ 0FC2h ;# ">
[; ;pic18f85j94.h: 28860: extern volatile unsigned char ADCBUF0L @ 0xFC2;
"28862
[; ;pic18f85j94.h: 28862: asm("ADCBUF0L equ 0FC2h");
[; <" ADCBUF0L equ 0FC2h ;# ">
[; ;pic18f85j94.h: 28865: typedef union {
[; ;pic18f85j94.h: 28866: struct {
[; ;pic18f85j94.h: 28867: unsigned ADCBUF0L :8;
[; ;pic18f85j94.h: 28868: };
[; ;pic18f85j94.h: 28869: } ADCBUF0Lbits_t;
[; ;pic18f85j94.h: 28870: extern volatile ADCBUF0Lbits_t ADCBUF0Lbits @ 0xFC2;
[; ;pic18f85j94.h: 28880: extern volatile unsigned char ADCBUF0H @ 0xFC3;
"28882
[; ;pic18f85j94.h: 28882: asm("ADCBUF0H equ 0FC3h");
[; <" ADCBUF0H equ 0FC3h ;# ">
[; ;pic18f85j94.h: 28885: typedef union {
[; ;pic18f85j94.h: 28886: struct {
[; ;pic18f85j94.h: 28887: unsigned ADCBUF0H :8;
[; ;pic18f85j94.h: 28888: };
[; ;pic18f85j94.h: 28889: } ADCBUF0Hbits_t;
[; ;pic18f85j94.h: 28890: extern volatile ADCBUF0Hbits_t ADCBUF0Hbits @ 0xFC3;
[; ;pic18f85j94.h: 28900: extern volatile unsigned char CMSTAT @ 0xFC4;
"28902
[; ;pic18f85j94.h: 28902: asm("CMSTAT equ 0FC4h");
[; <" CMSTAT equ 0FC4h ;# ">
[; ;pic18f85j94.h: 28905: typedef union {
[; ;pic18f85j94.h: 28906: struct {
[; ;pic18f85j94.h: 28907: unsigned C1OUT :1;
[; ;pic18f85j94.h: 28908: unsigned C2OUT :1;
[; ;pic18f85j94.h: 28909: unsigned C3OUT :1;
[; ;pic18f85j94.h: 28910: };
[; ;pic18f85j94.h: 28911: } CMSTATbits_t;
[; ;pic18f85j94.h: 28912: extern volatile CMSTATbits_t CMSTATbits @ 0xFC4;
[; ;pic18f85j94.h: 28932: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"28934
[; ;pic18f85j94.h: 28934: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f85j94.h: 28937: typedef union {
[; ;pic18f85j94.h: 28938: struct {
[; ;pic18f85j94.h: 28939: unsigned SEN :1;
[; ;pic18f85j94.h: 28940: unsigned RSEN :1;
[; ;pic18f85j94.h: 28941: unsigned PEN :1;
[; ;pic18f85j94.h: 28942: unsigned RCEN :1;
[; ;pic18f85j94.h: 28943: unsigned ACKEN :1;
[; ;pic18f85j94.h: 28944: unsigned ACKDT :1;
[; ;pic18f85j94.h: 28945: unsigned ACKSTAT :1;
[; ;pic18f85j94.h: 28946: unsigned GCEN :1;
[; ;pic18f85j94.h: 28947: };
[; ;pic18f85j94.h: 28948: struct {
[; ;pic18f85j94.h: 28949: unsigned :1;
[; ;pic18f85j94.h: 28950: unsigned ADMSK :5;
[; ;pic18f85j94.h: 28951: };
[; ;pic18f85j94.h: 28952: struct {
[; ;pic18f85j94.h: 28953: unsigned :1;
[; ;pic18f85j94.h: 28954: unsigned ADMSK1 :1;
[; ;pic18f85j94.h: 28955: unsigned ADMSK2 :1;
[; ;pic18f85j94.h: 28956: unsigned ADMSK3 :1;
[; ;pic18f85j94.h: 28957: unsigned ADMSK4 :1;
[; ;pic18f85j94.h: 28958: unsigned ADMSK5 :1;
[; ;pic18f85j94.h: 28959: };
[; ;pic18f85j94.h: 28960: struct {
[; ;pic18f85j94.h: 28961: unsigned SEN1 :1;
[; ;pic18f85j94.h: 28962: unsigned ADMSK11 :1;
[; ;pic18f85j94.h: 28963: unsigned ADMSK21 :1;
[; ;pic18f85j94.h: 28964: unsigned ADMSK31 :1;
[; ;pic18f85j94.h: 28965: unsigned ACKEN1 :1;
[; ;pic18f85j94.h: 28966: unsigned ACKDT1 :1;
[; ;pic18f85j94.h: 28967: unsigned ACKSTAT1 :1;
[; ;pic18f85j94.h: 28968: unsigned GCEN1 :1;
[; ;pic18f85j94.h: 28969: };
[; ;pic18f85j94.h: 28970: struct {
[; ;pic18f85j94.h: 28971: unsigned :1;
[; ;pic18f85j94.h: 28972: unsigned RSEN1 :1;
[; ;pic18f85j94.h: 28973: unsigned PEN1 :1;
[; ;pic18f85j94.h: 28974: unsigned RCEN1 :1;
[; ;pic18f85j94.h: 28975: unsigned ADMSK41 :1;
[; ;pic18f85j94.h: 28976: unsigned ADMSK51 :1;
[; ;pic18f85j94.h: 28977: };
[; ;pic18f85j94.h: 28978: } SSP1CON2bits_t;
[; ;pic18f85j94.h: 28979: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f85j94.h: 29119: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"29121
[; ;pic18f85j94.h: 29121: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f85j94.h: 29124: typedef union {
[; ;pic18f85j94.h: 29125: struct {
[; ;pic18f85j94.h: 29126: unsigned SSPM :4;
[; ;pic18f85j94.h: 29127: unsigned CKP :1;
[; ;pic18f85j94.h: 29128: unsigned SSPEN :1;
[; ;pic18f85j94.h: 29129: unsigned SSPOV :1;
[; ;pic18f85j94.h: 29130: unsigned WCOL :1;
[; ;pic18f85j94.h: 29131: };
[; ;pic18f85j94.h: 29132: struct {
[; ;pic18f85j94.h: 29133: unsigned SSPM0 :1;
[; ;pic18f85j94.h: 29134: unsigned SSPM1 :1;
[; ;pic18f85j94.h: 29135: unsigned SSPM2 :1;
[; ;pic18f85j94.h: 29136: unsigned SSPM3 :1;
[; ;pic18f85j94.h: 29137: };
[; ;pic18f85j94.h: 29138: struct {
[; ;pic18f85j94.h: 29139: unsigned SSPM01 :1;
[; ;pic18f85j94.h: 29140: unsigned SSPM11 :1;
[; ;pic18f85j94.h: 29141: unsigned SSPM21 :1;
[; ;pic18f85j94.h: 29142: unsigned SSPM31 :1;
[; ;pic18f85j94.h: 29143: unsigned CKP1 :1;
[; ;pic18f85j94.h: 29144: unsigned SSPEN1 :1;
[; ;pic18f85j94.h: 29145: unsigned SSPOV1 :1;
[; ;pic18f85j94.h: 29146: unsigned WCOL1 :1;
[; ;pic18f85j94.h: 29147: };
[; ;pic18f85j94.h: 29148: } SSP1CON1bits_t;
[; ;pic18f85j94.h: 29149: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f85j94.h: 29239: extern volatile unsigned char SSP1STAT @ 0xFC7;
"29241
[; ;pic18f85j94.h: 29241: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f85j94.h: 29244: typedef union {
[; ;pic18f85j94.h: 29245: struct {
[; ;pic18f85j94.h: 29246: unsigned :2;
[; ;pic18f85j94.h: 29247: unsigned R_NOT_W :1;
[; ;pic18f85j94.h: 29248: };
[; ;pic18f85j94.h: 29249: struct {
[; ;pic18f85j94.h: 29250: unsigned :5;
[; ;pic18f85j94.h: 29251: unsigned D_NOT_A :1;
[; ;pic18f85j94.h: 29252: };
[; ;pic18f85j94.h: 29253: struct {
[; ;pic18f85j94.h: 29254: unsigned BF :1;
[; ;pic18f85j94.h: 29255: unsigned UA :1;
[; ;pic18f85j94.h: 29256: unsigned R_nW :1;
[; ;pic18f85j94.h: 29257: unsigned S :1;
[; ;pic18f85j94.h: 29258: unsigned P :1;
[; ;pic18f85j94.h: 29259: unsigned D_nA :1;
[; ;pic18f85j94.h: 29260: unsigned CKE :1;
[; ;pic18f85j94.h: 29261: unsigned SMP :1;
[; ;pic18f85j94.h: 29262: };
[; ;pic18f85j94.h: 29263: struct {
[; ;pic18f85j94.h: 29264: unsigned :2;
[; ;pic18f85j94.h: 29265: unsigned R_W :1;
[; ;pic18f85j94.h: 29266: unsigned :2;
[; ;pic18f85j94.h: 29267: unsigned D_A :1;
[; ;pic18f85j94.h: 29268: };
[; ;pic18f85j94.h: 29269: struct {
[; ;pic18f85j94.h: 29270: unsigned :2;
[; ;pic18f85j94.h: 29271: unsigned nW :1;
[; ;pic18f85j94.h: 29272: unsigned :2;
[; ;pic18f85j94.h: 29273: unsigned nA :1;
[; ;pic18f85j94.h: 29274: };
[; ;pic18f85j94.h: 29275: struct {
[; ;pic18f85j94.h: 29276: unsigned :2;
[; ;pic18f85j94.h: 29277: unsigned NOT_WRITE :1;
[; ;pic18f85j94.h: 29278: };
[; ;pic18f85j94.h: 29279: struct {
[; ;pic18f85j94.h: 29280: unsigned :5;
[; ;pic18f85j94.h: 29281: unsigned NOT_ADDRESS :1;
[; ;pic18f85j94.h: 29282: };
[; ;pic18f85j94.h: 29283: struct {
[; ;pic18f85j94.h: 29284: unsigned :2;
[; ;pic18f85j94.h: 29285: unsigned nWRITE :1;
[; ;pic18f85j94.h: 29286: unsigned :2;
[; ;pic18f85j94.h: 29287: unsigned nADDRESS :1;
[; ;pic18f85j94.h: 29288: };
[; ;pic18f85j94.h: 29289: struct {
[; ;pic18f85j94.h: 29290: unsigned :2;
[; ;pic18f85j94.h: 29291: unsigned READ_WRITE :1;
[; ;pic18f85j94.h: 29292: unsigned :2;
[; ;pic18f85j94.h: 29293: unsigned DATA_ADDRESS :1;
[; ;pic18f85j94.h: 29294: };
[; ;pic18f85j94.h: 29295: struct {
[; ;pic18f85j94.h: 29296: unsigned :2;
[; ;pic18f85j94.h: 29297: unsigned I2C_READ :1;
[; ;pic18f85j94.h: 29298: unsigned I2C_START :1;
[; ;pic18f85j94.h: 29299: unsigned I2C_STOP :1;
[; ;pic18f85j94.h: 29300: unsigned I2C_DAT :1;
[; ;pic18f85j94.h: 29301: };
[; ;pic18f85j94.h: 29302: struct {
[; ;pic18f85j94.h: 29303: unsigned BF1 :1;
[; ;pic18f85j94.h: 29304: unsigned UA1 :1;
[; ;pic18f85j94.h: 29305: unsigned I2C_READ1 :1;
[; ;pic18f85j94.h: 29306: unsigned I2C_START1 :1;
[; ;pic18f85j94.h: 29307: unsigned I2C_STOP2 :1;
[; ;pic18f85j94.h: 29308: unsigned DA1 :1;
[; ;pic18f85j94.h: 29309: unsigned CKE1 :1;
[; ;pic18f85j94.h: 29310: unsigned SMP1 :1;
[; ;pic18f85j94.h: 29311: };
[; ;pic18f85j94.h: 29312: struct {
[; ;pic18f85j94.h: 29313: unsigned :2;
[; ;pic18f85j94.h: 29314: unsigned READ_WRITE1 :1;
[; ;pic18f85j94.h: 29315: unsigned S2 :1;
[; ;pic18f85j94.h: 29316: unsigned P2 :1;
[; ;pic18f85j94.h: 29317: unsigned DATA_ADDRESS1 :1;
[; ;pic18f85j94.h: 29318: };
[; ;pic18f85j94.h: 29319: struct {
[; ;pic18f85j94.h: 29320: unsigned :2;
[; ;pic18f85j94.h: 29321: unsigned RW1 :1;
[; ;pic18f85j94.h: 29322: unsigned START1 :1;
[; ;pic18f85j94.h: 29323: unsigned STOP1 :1;
[; ;pic18f85j94.h: 29324: unsigned D_A1 :1;
[; ;pic18f85j94.h: 29325: };
[; ;pic18f85j94.h: 29326: struct {
[; ;pic18f85j94.h: 29327: unsigned :5;
[; ;pic18f85j94.h: 29328: unsigned D_NOT_A1 :1;
[; ;pic18f85j94.h: 29329: };
[; ;pic18f85j94.h: 29330: struct {
[; ;pic18f85j94.h: 29331: unsigned :2;
[; ;pic18f85j94.h: 29332: unsigned R_W1 :1;
[; ;pic18f85j94.h: 29333: unsigned START :1;
[; ;pic18f85j94.h: 29334: unsigned STOP :1;
[; ;pic18f85j94.h: 29335: unsigned D_nA1 :1;
[; ;pic18f85j94.h: 29336: };
[; ;pic18f85j94.h: 29337: struct {
[; ;pic18f85j94.h: 29338: unsigned :2;
[; ;pic18f85j94.h: 29339: unsigned R_NOT_W1 :1;
[; ;pic18f85j94.h: 29340: };
[; ;pic18f85j94.h: 29341: struct {
[; ;pic18f85j94.h: 29342: unsigned :2;
[; ;pic18f85j94.h: 29343: unsigned R_nW1 :1;
[; ;pic18f85j94.h: 29344: unsigned :2;
[; ;pic18f85j94.h: 29345: unsigned I2C_DAT1 :1;
[; ;pic18f85j94.h: 29346: };
[; ;pic18f85j94.h: 29347: struct {
[; ;pic18f85j94.h: 29348: unsigned :2;
[; ;pic18f85j94.h: 29349: unsigned NOT_W2 :1;
[; ;pic18f85j94.h: 29350: };
[; ;pic18f85j94.h: 29351: struct {
[; ;pic18f85j94.h: 29352: unsigned :5;
[; ;pic18f85j94.h: 29353: unsigned NOT_A2 :1;
[; ;pic18f85j94.h: 29354: };
[; ;pic18f85j94.h: 29355: struct {
[; ;pic18f85j94.h: 29356: unsigned :2;
[; ;pic18f85j94.h: 29357: unsigned nW2 :1;
[; ;pic18f85j94.h: 29358: unsigned :2;
[; ;pic18f85j94.h: 29359: unsigned nA2 :1;
[; ;pic18f85j94.h: 29360: };
[; ;pic18f85j94.h: 29361: struct {
[; ;pic18f85j94.h: 29362: unsigned :2;
[; ;pic18f85j94.h: 29363: unsigned NOT_WRITE1 :1;
[; ;pic18f85j94.h: 29364: };
[; ;pic18f85j94.h: 29365: struct {
[; ;pic18f85j94.h: 29366: unsigned :5;
[; ;pic18f85j94.h: 29367: unsigned NOT_ADDRESS1 :1;
[; ;pic18f85j94.h: 29368: };
[; ;pic18f85j94.h: 29369: struct {
[; ;pic18f85j94.h: 29370: unsigned :2;
[; ;pic18f85j94.h: 29371: unsigned nWRITE1 :1;
[; ;pic18f85j94.h: 29372: unsigned :2;
[; ;pic18f85j94.h: 29373: unsigned nADDRESS1 :1;
[; ;pic18f85j94.h: 29374: };
[; ;pic18f85j94.h: 29375: struct {
[; ;pic18f85j94.h: 29376: unsigned :2;
[; ;pic18f85j94.h: 29377: unsigned R :1;
[; ;pic18f85j94.h: 29378: unsigned :2;
[; ;pic18f85j94.h: 29379: unsigned D :1;
[; ;pic18f85j94.h: 29380: };
[; ;pic18f85j94.h: 29381: struct {
[; ;pic18f85j94.h: 29382: unsigned :2;
[; ;pic18f85j94.h: 29383: unsigned RW :1;
[; ;pic18f85j94.h: 29384: unsigned :2;
[; ;pic18f85j94.h: 29385: unsigned DA :1;
[; ;pic18f85j94.h: 29386: };
[; ;pic18f85j94.h: 29387: } SSP1STATbits_t;
[; ;pic18f85j94.h: 29388: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f85j94.h: 29693: extern volatile unsigned char SSP1ADD @ 0xFC8;
"29695
[; ;pic18f85j94.h: 29695: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f85j94.h: 29698: typedef union {
[; ;pic18f85j94.h: 29699: struct {
[; ;pic18f85j94.h: 29700: unsigned SSPADD :8;
[; ;pic18f85j94.h: 29701: };
[; ;pic18f85j94.h: 29702: struct {
[; ;pic18f85j94.h: 29703: unsigned MSK01 :1;
[; ;pic18f85j94.h: 29704: unsigned MSK11 :1;
[; ;pic18f85j94.h: 29705: unsigned MSK21 :1;
[; ;pic18f85j94.h: 29706: unsigned MSK31 :1;
[; ;pic18f85j94.h: 29707: unsigned MSK41 :1;
[; ;pic18f85j94.h: 29708: unsigned MSK51 :1;
[; ;pic18f85j94.h: 29709: unsigned MSK61 :1;
[; ;pic18f85j94.h: 29710: unsigned MSK71 :1;
[; ;pic18f85j94.h: 29711: };
[; ;pic18f85j94.h: 29712: struct {
[; ;pic18f85j94.h: 29713: unsigned MSK0 :1;
[; ;pic18f85j94.h: 29714: unsigned MSK1 :1;
[; ;pic18f85j94.h: 29715: unsigned MSK2 :1;
[; ;pic18f85j94.h: 29716: unsigned MSK3 :1;
[; ;pic18f85j94.h: 29717: unsigned MSK4 :1;
[; ;pic18f85j94.h: 29718: unsigned MSK5 :1;
[; ;pic18f85j94.h: 29719: unsigned MSK6 :1;
[; ;pic18f85j94.h: 29720: unsigned MSK7 :1;
[; ;pic18f85j94.h: 29721: };
[; ;pic18f85j94.h: 29722: } SSP1ADDbits_t;
[; ;pic18f85j94.h: 29723: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f85j94.h: 29813: extern volatile unsigned char SSP1BUF @ 0xFC9;
"29815
[; ;pic18f85j94.h: 29815: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f85j94.h: 29818: typedef union {
[; ;pic18f85j94.h: 29819: struct {
[; ;pic18f85j94.h: 29820: unsigned SSPBUF :8;
[; ;pic18f85j94.h: 29821: };
[; ;pic18f85j94.h: 29822: } SSP1BUFbits_t;
[; ;pic18f85j94.h: 29823: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f85j94.h: 29833: extern volatile unsigned char T2CON @ 0xFCA;
"29835
[; ;pic18f85j94.h: 29835: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f85j94.h: 29838: typedef union {
[; ;pic18f85j94.h: 29839: struct {
[; ;pic18f85j94.h: 29840: unsigned T2CKPS :2;
[; ;pic18f85j94.h: 29841: unsigned TMR2ON :1;
[; ;pic18f85j94.h: 29842: unsigned T2OUTPS :4;
[; ;pic18f85j94.h: 29843: };
[; ;pic18f85j94.h: 29844: struct {
[; ;pic18f85j94.h: 29845: unsigned T2CKPS0 :1;
[; ;pic18f85j94.h: 29846: unsigned T2CKPS1 :1;
[; ;pic18f85j94.h: 29847: unsigned :1;
[; ;pic18f85j94.h: 29848: unsigned T2OUTPS0 :1;
[; ;pic18f85j94.h: 29849: unsigned T2OUTPS1 :1;
[; ;pic18f85j94.h: 29850: unsigned T2OUTPS2 :1;
[; ;pic18f85j94.h: 29851: unsigned T2OUTPS3 :1;
[; ;pic18f85j94.h: 29852: };
[; ;pic18f85j94.h: 29853: } T2CONbits_t;
[; ;pic18f85j94.h: 29854: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f85j94.h: 29904: extern volatile unsigned char PR2 @ 0xFCB;
"29906
[; ;pic18f85j94.h: 29906: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f85j94.h: 29909: typedef union {
[; ;pic18f85j94.h: 29910: struct {
[; ;pic18f85j94.h: 29911: unsigned PR2 :8;
[; ;pic18f85j94.h: 29912: };
[; ;pic18f85j94.h: 29913: } PR2bits_t;
[; ;pic18f85j94.h: 29914: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f85j94.h: 29924: extern volatile unsigned char TMR2 @ 0xFCC;
"29926
[; ;pic18f85j94.h: 29926: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f85j94.h: 29929: typedef union {
[; ;pic18f85j94.h: 29930: struct {
[; ;pic18f85j94.h: 29931: unsigned TMR2 :8;
[; ;pic18f85j94.h: 29932: };
[; ;pic18f85j94.h: 29933: } TMR2bits_t;
[; ;pic18f85j94.h: 29934: extern volatile TMR2bits_t TMR2bits @ 0xFCC;
[; ;pic18f85j94.h: 29944: extern volatile unsigned char T1CON @ 0xFCD;
"29946
[; ;pic18f85j94.h: 29946: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f85j94.h: 29949: typedef union {
[; ;pic18f85j94.h: 29950: struct {
[; ;pic18f85j94.h: 29951: unsigned :2;
[; ;pic18f85j94.h: 29952: unsigned NOT_T1SYNC :1;
[; ;pic18f85j94.h: 29953: };
[; ;pic18f85j94.h: 29954: struct {
[; ;pic18f85j94.h: 29955: unsigned TMR1ON :1;
[; ;pic18f85j94.h: 29956: unsigned RD16 :1;
[; ;pic18f85j94.h: 29957: unsigned nT1SYNC :1;
[; ;pic18f85j94.h: 29958: unsigned SOSCEN :1;
[; ;pic18f85j94.h: 29959: unsigned TCKPS :2;
[; ;pic18f85j94.h: 29960: unsigned TMR1CS :2;
[; ;pic18f85j94.h: 29961: };
[; ;pic18f85j94.h: 29962: struct {
[; ;pic18f85j94.h: 29963: unsigned :4;
[; ;pic18f85j94.h: 29964: unsigned T1CKPS0 :1;
[; ;pic18f85j94.h: 29965: unsigned T1CKPS1 :1;
[; ;pic18f85j94.h: 29966: unsigned TMR1CS0 :1;
[; ;pic18f85j94.h: 29967: unsigned TMR1CS1 :1;
[; ;pic18f85j94.h: 29968: };
[; ;pic18f85j94.h: 29969: struct {
[; ;pic18f85j94.h: 29970: unsigned :1;
[; ;pic18f85j94.h: 29971: unsigned RD161 :1;
[; ;pic18f85j94.h: 29972: unsigned :1;
[; ;pic18f85j94.h: 29973: unsigned SOSCEN1 :1;
[; ;pic18f85j94.h: 29974: unsigned :3;
[; ;pic18f85j94.h: 29975: unsigned T1RD16 :1;
[; ;pic18f85j94.h: 29976: };
[; ;pic18f85j94.h: 29977: struct {
[; ;pic18f85j94.h: 29978: unsigned :3;
[; ;pic18f85j94.h: 29979: unsigned T1OSCEN :1;
[; ;pic18f85j94.h: 29980: };
[; ;pic18f85j94.h: 29981: } T1CONbits_t;
[; ;pic18f85j94.h: 29982: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f85j94.h: 30062: extern volatile unsigned short TMR1 @ 0xFCE;
"30064
[; ;pic18f85j94.h: 30064: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f85j94.h: 30069: extern volatile unsigned char TMR1L @ 0xFCE;
"30071
[; ;pic18f85j94.h: 30071: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f85j94.h: 30074: typedef union {
[; ;pic18f85j94.h: 30075: struct {
[; ;pic18f85j94.h: 30076: unsigned TMR1L :8;
[; ;pic18f85j94.h: 30077: };
[; ;pic18f85j94.h: 30078: } TMR1Lbits_t;
[; ;pic18f85j94.h: 30079: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f85j94.h: 30089: extern volatile unsigned char TMR1H @ 0xFCF;
"30091
[; ;pic18f85j94.h: 30091: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f85j94.h: 30094: typedef union {
[; ;pic18f85j94.h: 30095: struct {
[; ;pic18f85j94.h: 30096: unsigned TMR1H :8;
[; ;pic18f85j94.h: 30097: };
[; ;pic18f85j94.h: 30098: } TMR1Hbits_t;
[; ;pic18f85j94.h: 30099: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f85j94.h: 30109: extern volatile unsigned char RCON @ 0xFD0;
"30111
[; ;pic18f85j94.h: 30111: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f85j94.h: 30114: typedef union {
[; ;pic18f85j94.h: 30115: struct {
[; ;pic18f85j94.h: 30116: unsigned NOT_BOR :1;
[; ;pic18f85j94.h: 30117: };
[; ;pic18f85j94.h: 30118: struct {
[; ;pic18f85j94.h: 30119: unsigned :1;
[; ;pic18f85j94.h: 30120: unsigned NOT_POR :1;
[; ;pic18f85j94.h: 30121: };
[; ;pic18f85j94.h: 30122: struct {
[; ;pic18f85j94.h: 30123: unsigned :2;
[; ;pic18f85j94.h: 30124: unsigned NOT_PD :1;
[; ;pic18f85j94.h: 30125: };
[; ;pic18f85j94.h: 30126: struct {
[; ;pic18f85j94.h: 30127: unsigned :3;
[; ;pic18f85j94.h: 30128: unsigned NOT_TO :1;
[; ;pic18f85j94.h: 30129: };
[; ;pic18f85j94.h: 30130: struct {
[; ;pic18f85j94.h: 30131: unsigned :4;
[; ;pic18f85j94.h: 30132: unsigned NOT_RI :1;
[; ;pic18f85j94.h: 30133: };
[; ;pic18f85j94.h: 30134: struct {
[; ;pic18f85j94.h: 30135: unsigned :5;
[; ;pic18f85j94.h: 30136: unsigned NOT_CM :1;
[; ;pic18f85j94.h: 30137: };
[; ;pic18f85j94.h: 30138: struct {
[; ;pic18f85j94.h: 30139: unsigned nBOR :1;
[; ;pic18f85j94.h: 30140: unsigned nPOR :1;
[; ;pic18f85j94.h: 30141: unsigned nPD :1;
[; ;pic18f85j94.h: 30142: unsigned nTO :1;
[; ;pic18f85j94.h: 30143: unsigned nRI :1;
[; ;pic18f85j94.h: 30144: unsigned nCM :1;
[; ;pic18f85j94.h: 30145: unsigned :1;
[; ;pic18f85j94.h: 30146: unsigned IPEN :1;
[; ;pic18f85j94.h: 30147: };
[; ;pic18f85j94.h: 30148: struct {
[; ;pic18f85j94.h: 30149: unsigned BOR :1;
[; ;pic18f85j94.h: 30150: unsigned POR :1;
[; ;pic18f85j94.h: 30151: unsigned PD :1;
[; ;pic18f85j94.h: 30152: unsigned TO :1;
[; ;pic18f85j94.h: 30153: unsigned RI :1;
[; ;pic18f85j94.h: 30154: unsigned CM :1;
[; ;pic18f85j94.h: 30155: };
[; ;pic18f85j94.h: 30156: } RCONbits_t;
[; ;pic18f85j94.h: 30157: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f85j94.h: 30257: extern volatile unsigned char IOCF @ 0xFD1;
"30259
[; ;pic18f85j94.h: 30259: asm("IOCF equ 0FD1h");
[; <" IOCF equ 0FD1h ;# ">
[; ;pic18f85j94.h: 30262: typedef union {
[; ;pic18f85j94.h: 30263: struct {
[; ;pic18f85j94.h: 30264: unsigned IOCF0 :1;
[; ;pic18f85j94.h: 30265: unsigned IOCF1 :1;
[; ;pic18f85j94.h: 30266: unsigned IOCF2 :1;
[; ;pic18f85j94.h: 30267: unsigned IOCF3 :1;
[; ;pic18f85j94.h: 30268: unsigned IOCF4 :1;
[; ;pic18f85j94.h: 30269: unsigned IOCF5 :1;
[; ;pic18f85j94.h: 30270: unsigned IOCF6 :1;
[; ;pic18f85j94.h: 30271: unsigned IOCF7 :1;
[; ;pic18f85j94.h: 30272: };
[; ;pic18f85j94.h: 30273: } IOCFbits_t;
[; ;pic18f85j94.h: 30274: extern volatile IOCFbits_t IOCFbits @ 0xFD1;
[; ;pic18f85j94.h: 30319: extern volatile unsigned char IPR5 @ 0xFD2;
"30321
[; ;pic18f85j94.h: 30321: asm("IPR5 equ 0FD2h");
[; <" IPR5 equ 0FD2h ;# ">
[; ;pic18f85j94.h: 30324: typedef union {
[; ;pic18f85j94.h: 30325: struct {
[; ;pic18f85j94.h: 30326: unsigned TMR4IP :1;
[; ;pic18f85j94.h: 30327: unsigned TMR5IP :1;
[; ;pic18f85j94.h: 30328: unsigned TMR6IP :1;
[; ;pic18f85j94.h: 30329: unsigned :1;
[; ;pic18f85j94.h: 30330: unsigned TMR8IP :1;
[; ;pic18f85j94.h: 30331: unsigned ACTLOCKIP :1;
[; ;pic18f85j94.h: 30332: unsigned ACTORSIP :1;
[; ;pic18f85j94.h: 30333: };
[; ;pic18f85j94.h: 30334: struct {
[; ;pic18f85j94.h: 30335: unsigned CCH05 :1;
[; ;pic18f85j94.h: 30336: unsigned CCH15 :1;
[; ;pic18f85j94.h: 30337: unsigned :2;
[; ;pic18f85j94.h: 30338: unsigned EVPOL15 :1;
[; ;pic18f85j94.h: 30339: };
[; ;pic18f85j94.h: 30340: } IPR5bits_t;
[; ;pic18f85j94.h: 30341: extern volatile IPR5bits_t IPR5bits @ 0xFD2;
[; ;pic18f85j94.h: 30391: extern volatile unsigned char OSCCON @ 0xFD3;
"30393
[; ;pic18f85j94.h: 30393: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f85j94.h: 30396: typedef union {
[; ;pic18f85j94.h: 30397: struct {
[; ;pic18f85j94.h: 30398: unsigned NOSC :3;
[; ;pic18f85j94.h: 30399: unsigned :1;
[; ;pic18f85j94.h: 30400: unsigned COSC :3;
[; ;pic18f85j94.h: 30401: unsigned IDLEN :1;
[; ;pic18f85j94.h: 30402: };
[; ;pic18f85j94.h: 30403: struct {
[; ;pic18f85j94.h: 30404: unsigned NOSC0 :1;
[; ;pic18f85j94.h: 30405: unsigned NOSC1 :1;
[; ;pic18f85j94.h: 30406: unsigned NOSC2 :1;
[; ;pic18f85j94.h: 30407: unsigned :1;
[; ;pic18f85j94.h: 30408: unsigned COSC0 :1;
[; ;pic18f85j94.h: 30409: unsigned COSC1 :1;
[; ;pic18f85j94.h: 30410: unsigned COSC2 :1;
[; ;pic18f85j94.h: 30411: };
[; ;pic18f85j94.h: 30412: struct {
[; ;pic18f85j94.h: 30413: unsigned SCS :1;
[; ;pic18f85j94.h: 30414: };
[; ;pic18f85j94.h: 30415: } OSCCONbits_t;
[; ;pic18f85j94.h: 30416: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f85j94.h: 30471: extern volatile unsigned char T0CON @ 0xFD5;
"30473
[; ;pic18f85j94.h: 30473: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f85j94.h: 30476: typedef union {
[; ;pic18f85j94.h: 30477: struct {
[; ;pic18f85j94.h: 30478: unsigned T0PS :3;
[; ;pic18f85j94.h: 30479: unsigned PSA :1;
[; ;pic18f85j94.h: 30480: unsigned T0CS :2;
[; ;pic18f85j94.h: 30481: unsigned T08BIT :1;
[; ;pic18f85j94.h: 30482: unsigned TMR0ON :1;
[; ;pic18f85j94.h: 30483: };
[; ;pic18f85j94.h: 30484: struct {
[; ;pic18f85j94.h: 30485: unsigned T0PS0 :1;
[; ;pic18f85j94.h: 30486: unsigned T0PS1 :1;
[; ;pic18f85j94.h: 30487: unsigned T0PS2 :1;
[; ;pic18f85j94.h: 30488: unsigned :1;
[; ;pic18f85j94.h: 30489: unsigned T0CS0 :1;
[; ;pic18f85j94.h: 30490: unsigned T0CS1 :1;
[; ;pic18f85j94.h: 30491: };
[; ;pic18f85j94.h: 30492: } T0CONbits_t;
[; ;pic18f85j94.h: 30493: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f85j94.h: 30548: extern volatile unsigned short TMR0 @ 0xFD6;
"30550
[; ;pic18f85j94.h: 30550: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f85j94.h: 30555: extern volatile unsigned char TMR0L @ 0xFD6;
"30557
[; ;pic18f85j94.h: 30557: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f85j94.h: 30560: typedef union {
[; ;pic18f85j94.h: 30561: struct {
[; ;pic18f85j94.h: 30562: unsigned TMR0L :8;
[; ;pic18f85j94.h: 30563: };
[; ;pic18f85j94.h: 30564: } TMR0Lbits_t;
[; ;pic18f85j94.h: 30565: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f85j94.h: 30575: extern volatile unsigned char TMR0H @ 0xFD7;
"30577
[; ;pic18f85j94.h: 30577: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f85j94.h: 30580: typedef union {
[; ;pic18f85j94.h: 30581: struct {
[; ;pic18f85j94.h: 30582: unsigned TMR0H :8;
[; ;pic18f85j94.h: 30583: };
[; ;pic18f85j94.h: 30584: } TMR0Hbits_t;
[; ;pic18f85j94.h: 30585: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f85j94.h: 30595: extern volatile unsigned char STATUS @ 0xFD8;
"30597
[; ;pic18f85j94.h: 30597: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f85j94.h: 30600: typedef union {
[; ;pic18f85j94.h: 30601: struct {
[; ;pic18f85j94.h: 30602: unsigned C :1;
[; ;pic18f85j94.h: 30603: unsigned DC :1;
[; ;pic18f85j94.h: 30604: unsigned Z :1;
[; ;pic18f85j94.h: 30605: unsigned OV :1;
[; ;pic18f85j94.h: 30606: unsigned N :1;
[; ;pic18f85j94.h: 30607: };
[; ;pic18f85j94.h: 30608: struct {
[; ;pic18f85j94.h: 30609: unsigned CARRY :1;
[; ;pic18f85j94.h: 30610: unsigned :1;
[; ;pic18f85j94.h: 30611: unsigned ZERO :1;
[; ;pic18f85j94.h: 30612: unsigned OVERFLOW :1;
[; ;pic18f85j94.h: 30613: unsigned NEGATIVE :1;
[; ;pic18f85j94.h: 30614: };
[; ;pic18f85j94.h: 30615: } STATUSbits_t;
[; ;pic18f85j94.h: 30616: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f85j94.h: 30666: extern volatile unsigned short FSR2 @ 0xFD9;
"30668
[; ;pic18f85j94.h: 30668: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f85j94.h: 30673: extern volatile unsigned char FSR2L @ 0xFD9;
"30675
[; ;pic18f85j94.h: 30675: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f85j94.h: 30678: typedef union {
[; ;pic18f85j94.h: 30679: struct {
[; ;pic18f85j94.h: 30680: unsigned FSR2L :8;
[; ;pic18f85j94.h: 30681: };
[; ;pic18f85j94.h: 30682: } FSR2Lbits_t;
[; ;pic18f85j94.h: 30683: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f85j94.h: 30693: extern volatile unsigned char FSR2H @ 0xFDA;
"30695
[; ;pic18f85j94.h: 30695: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f85j94.h: 30700: extern volatile unsigned char PLUSW2 @ 0xFDB;
"30702
[; ;pic18f85j94.h: 30702: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f85j94.h: 30705: typedef union {
[; ;pic18f85j94.h: 30706: struct {
[; ;pic18f85j94.h: 30707: unsigned PLUSW2 :8;
[; ;pic18f85j94.h: 30708: };
[; ;pic18f85j94.h: 30709: } PLUSW2bits_t;
[; ;pic18f85j94.h: 30710: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f85j94.h: 30720: extern volatile unsigned char PREINC2 @ 0xFDC;
"30722
[; ;pic18f85j94.h: 30722: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f85j94.h: 30725: typedef union {
[; ;pic18f85j94.h: 30726: struct {
[; ;pic18f85j94.h: 30727: unsigned PREINC2 :8;
[; ;pic18f85j94.h: 30728: };
[; ;pic18f85j94.h: 30729: } PREINC2bits_t;
[; ;pic18f85j94.h: 30730: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f85j94.h: 30740: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"30742
[; ;pic18f85j94.h: 30742: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f85j94.h: 30745: typedef union {
[; ;pic18f85j94.h: 30746: struct {
[; ;pic18f85j94.h: 30747: unsigned POSTDEC2 :8;
[; ;pic18f85j94.h: 30748: };
[; ;pic18f85j94.h: 30749: } POSTDEC2bits_t;
[; ;pic18f85j94.h: 30750: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f85j94.h: 30760: extern volatile unsigned char POSTINC2 @ 0xFDE;
"30762
[; ;pic18f85j94.h: 30762: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f85j94.h: 30765: typedef union {
[; ;pic18f85j94.h: 30766: struct {
[; ;pic18f85j94.h: 30767: unsigned POSTINC2 :8;
[; ;pic18f85j94.h: 30768: };
[; ;pic18f85j94.h: 30769: } POSTINC2bits_t;
[; ;pic18f85j94.h: 30770: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f85j94.h: 30780: extern volatile unsigned char INDF2 @ 0xFDF;
"30782
[; ;pic18f85j94.h: 30782: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f85j94.h: 30785: typedef union {
[; ;pic18f85j94.h: 30786: struct {
[; ;pic18f85j94.h: 30787: unsigned INDF2 :8;
[; ;pic18f85j94.h: 30788: };
[; ;pic18f85j94.h: 30789: } INDF2bits_t;
[; ;pic18f85j94.h: 30790: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f85j94.h: 30800: extern volatile unsigned char BSR @ 0xFE0;
"30802
[; ;pic18f85j94.h: 30802: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f85j94.h: 30807: extern volatile unsigned short FSR1 @ 0xFE1;
"30809
[; ;pic18f85j94.h: 30809: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f85j94.h: 30814: extern volatile unsigned char FSR1L @ 0xFE1;
"30816
[; ;pic18f85j94.h: 30816: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f85j94.h: 30819: typedef union {
[; ;pic18f85j94.h: 30820: struct {
[; ;pic18f85j94.h: 30821: unsigned FSR1L :8;
[; ;pic18f85j94.h: 30822: };
[; ;pic18f85j94.h: 30823: } FSR1Lbits_t;
[; ;pic18f85j94.h: 30824: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f85j94.h: 30834: extern volatile unsigned char FSR1H @ 0xFE2;
"30836
[; ;pic18f85j94.h: 30836: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f85j94.h: 30841: extern volatile unsigned char PLUSW1 @ 0xFE3;
"30843
[; ;pic18f85j94.h: 30843: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f85j94.h: 30846: typedef union {
[; ;pic18f85j94.h: 30847: struct {
[; ;pic18f85j94.h: 30848: unsigned PLUSW1 :8;
[; ;pic18f85j94.h: 30849: };
[; ;pic18f85j94.h: 30850: } PLUSW1bits_t;
[; ;pic18f85j94.h: 30851: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f85j94.h: 30861: extern volatile unsigned char PREINC1 @ 0xFE4;
"30863
[; ;pic18f85j94.h: 30863: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f85j94.h: 30866: typedef union {
[; ;pic18f85j94.h: 30867: struct {
[; ;pic18f85j94.h: 30868: unsigned PREINC1 :8;
[; ;pic18f85j94.h: 30869: };
[; ;pic18f85j94.h: 30870: } PREINC1bits_t;
[; ;pic18f85j94.h: 30871: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f85j94.h: 30881: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"30883
[; ;pic18f85j94.h: 30883: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f85j94.h: 30886: typedef union {
[; ;pic18f85j94.h: 30887: struct {
[; ;pic18f85j94.h: 30888: unsigned POSTDEC1 :8;
[; ;pic18f85j94.h: 30889: };
[; ;pic18f85j94.h: 30890: } POSTDEC1bits_t;
[; ;pic18f85j94.h: 30891: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f85j94.h: 30901: extern volatile unsigned char POSTINC1 @ 0xFE6;
"30903
[; ;pic18f85j94.h: 30903: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f85j94.h: 30906: typedef union {
[; ;pic18f85j94.h: 30907: struct {
[; ;pic18f85j94.h: 30908: unsigned POSTINC1 :8;
[; ;pic18f85j94.h: 30909: };
[; ;pic18f85j94.h: 30910: } POSTINC1bits_t;
[; ;pic18f85j94.h: 30911: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f85j94.h: 30921: extern volatile unsigned char INDF1 @ 0xFE7;
"30923
[; ;pic18f85j94.h: 30923: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f85j94.h: 30926: typedef union {
[; ;pic18f85j94.h: 30927: struct {
[; ;pic18f85j94.h: 30928: unsigned INDF1 :8;
[; ;pic18f85j94.h: 30929: };
[; ;pic18f85j94.h: 30930: } INDF1bits_t;
[; ;pic18f85j94.h: 30931: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f85j94.h: 30941: extern volatile unsigned char WREG @ 0xFE8;
"30943
[; ;pic18f85j94.h: 30943: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f85j94.h: 30946: typedef union {
[; ;pic18f85j94.h: 30947: struct {
[; ;pic18f85j94.h: 30948: unsigned WREG :8;
[; ;pic18f85j94.h: 30949: };
[; ;pic18f85j94.h: 30950: } WREGbits_t;
[; ;pic18f85j94.h: 30951: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f85j94.h: 30961: extern volatile unsigned short FSR0 @ 0xFE9;
"30963
[; ;pic18f85j94.h: 30963: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f85j94.h: 30968: extern volatile unsigned char FSR0L @ 0xFE9;
"30970
[; ;pic18f85j94.h: 30970: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f85j94.h: 30973: typedef union {
[; ;pic18f85j94.h: 30974: struct {
[; ;pic18f85j94.h: 30975: unsigned FSR0L :8;
[; ;pic18f85j94.h: 30976: };
[; ;pic18f85j94.h: 30977: } FSR0Lbits_t;
[; ;pic18f85j94.h: 30978: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f85j94.h: 30988: extern volatile unsigned char FSR0H @ 0xFEA;
"30990
[; ;pic18f85j94.h: 30990: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f85j94.h: 30995: extern volatile unsigned char PLUSW0 @ 0xFEB;
"30997
[; ;pic18f85j94.h: 30997: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f85j94.h: 31000: typedef union {
[; ;pic18f85j94.h: 31001: struct {
[; ;pic18f85j94.h: 31002: unsigned PLUSW0 :8;
[; ;pic18f85j94.h: 31003: };
[; ;pic18f85j94.h: 31004: } PLUSW0bits_t;
[; ;pic18f85j94.h: 31005: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f85j94.h: 31015: extern volatile unsigned char PREINC0 @ 0xFEC;
"31017
[; ;pic18f85j94.h: 31017: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f85j94.h: 31020: typedef union {
[; ;pic18f85j94.h: 31021: struct {
[; ;pic18f85j94.h: 31022: unsigned PREINC0 :8;
[; ;pic18f85j94.h: 31023: };
[; ;pic18f85j94.h: 31024: } PREINC0bits_t;
[; ;pic18f85j94.h: 31025: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f85j94.h: 31035: extern volatile unsigned char POSTDEC0 @ 0xFED;
"31037
[; ;pic18f85j94.h: 31037: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f85j94.h: 31040: typedef union {
[; ;pic18f85j94.h: 31041: struct {
[; ;pic18f85j94.h: 31042: unsigned POSTDEC0 :8;
[; ;pic18f85j94.h: 31043: };
[; ;pic18f85j94.h: 31044: } POSTDEC0bits_t;
[; ;pic18f85j94.h: 31045: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f85j94.h: 31055: extern volatile unsigned char POSTINC0 @ 0xFEE;
"31057
[; ;pic18f85j94.h: 31057: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f85j94.h: 31060: typedef union {
[; ;pic18f85j94.h: 31061: struct {
[; ;pic18f85j94.h: 31062: unsigned POSTINC0 :8;
[; ;pic18f85j94.h: 31063: };
[; ;pic18f85j94.h: 31064: } POSTINC0bits_t;
[; ;pic18f85j94.h: 31065: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f85j94.h: 31075: extern volatile unsigned char INDF0 @ 0xFEF;
"31077
[; ;pic18f85j94.h: 31077: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f85j94.h: 31080: typedef union {
[; ;pic18f85j94.h: 31081: struct {
[; ;pic18f85j94.h: 31082: unsigned INDF0 :8;
[; ;pic18f85j94.h: 31083: };
[; ;pic18f85j94.h: 31084: } INDF0bits_t;
[; ;pic18f85j94.h: 31085: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f85j94.h: 31095: extern volatile unsigned char INTCON3 @ 0xFF0;
"31097
[; ;pic18f85j94.h: 31097: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f85j94.h: 31100: typedef union {
[; ;pic18f85j94.h: 31101: struct {
[; ;pic18f85j94.h: 31102: unsigned INT1IF :1;
[; ;pic18f85j94.h: 31103: unsigned INT2IF :1;
[; ;pic18f85j94.h: 31104: unsigned INT3IF :1;
[; ;pic18f85j94.h: 31105: unsigned INT1IE :1;
[; ;pic18f85j94.h: 31106: unsigned INT2IE :1;
[; ;pic18f85j94.h: 31107: unsigned INT3IE :1;
[; ;pic18f85j94.h: 31108: unsigned INT1IP :1;
[; ;pic18f85j94.h: 31109: unsigned INT2IP :1;
[; ;pic18f85j94.h: 31110: };
[; ;pic18f85j94.h: 31111: struct {
[; ;pic18f85j94.h: 31112: unsigned INT1F :1;
[; ;pic18f85j94.h: 31113: unsigned INT2F :1;
[; ;pic18f85j94.h: 31114: unsigned INT3F :1;
[; ;pic18f85j94.h: 31115: unsigned INT1E :1;
[; ;pic18f85j94.h: 31116: unsigned INT2E :1;
[; ;pic18f85j94.h: 31117: unsigned INT3E :1;
[; ;pic18f85j94.h: 31118: unsigned INT1P :1;
[; ;pic18f85j94.h: 31119: unsigned INT2P :1;
[; ;pic18f85j94.h: 31120: };
[; ;pic18f85j94.h: 31121: } INTCON3bits_t;
[; ;pic18f85j94.h: 31122: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f85j94.h: 31207: extern volatile unsigned char INTCON2 @ 0xFF1;
"31209
[; ;pic18f85j94.h: 31209: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f85j94.h: 31212: typedef union {
[; ;pic18f85j94.h: 31213: struct {
[; ;pic18f85j94.h: 31214: unsigned :7;
[; ;pic18f85j94.h: 31215: unsigned NOT_RBPU :1;
[; ;pic18f85j94.h: 31216: };
[; ;pic18f85j94.h: 31217: struct {
[; ;pic18f85j94.h: 31218: unsigned IOCIP :1;
[; ;pic18f85j94.h: 31219: unsigned INT3IP :1;
[; ;pic18f85j94.h: 31220: unsigned TMR0IP :1;
[; ;pic18f85j94.h: 31221: unsigned INTEDG3 :1;
[; ;pic18f85j94.h: 31222: unsigned INTEDG2 :1;
[; ;pic18f85j94.h: 31223: unsigned INTEDG1 :1;
[; ;pic18f85j94.h: 31224: unsigned INTEDG0 :1;
[; ;pic18f85j94.h: 31225: unsigned nRBPU :1;
[; ;pic18f85j94.h: 31226: };
[; ;pic18f85j94.h: 31227: struct {
[; ;pic18f85j94.h: 31228: unsigned :1;
[; ;pic18f85j94.h: 31229: unsigned INT3P :1;
[; ;pic18f85j94.h: 31230: unsigned T0IP :1;
[; ;pic18f85j94.h: 31231: unsigned :4;
[; ;pic18f85j94.h: 31232: unsigned RBPU :1;
[; ;pic18f85j94.h: 31233: };
[; ;pic18f85j94.h: 31234: } INTCON2bits_t;
[; ;pic18f85j94.h: 31235: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f85j94.h: 31300: extern volatile unsigned char INTCON @ 0xFF2;
"31302
[; ;pic18f85j94.h: 31302: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f85j94.h: 31305: typedef union {
[; ;pic18f85j94.h: 31306: struct {
[; ;pic18f85j94.h: 31307: unsigned IOCIF :1;
[; ;pic18f85j94.h: 31308: unsigned INT0IF :1;
[; ;pic18f85j94.h: 31309: unsigned TMR0IF :1;
[; ;pic18f85j94.h: 31310: unsigned IOCIE :1;
[; ;pic18f85j94.h: 31311: unsigned INT0IE :1;
[; ;pic18f85j94.h: 31312: unsigned TMR0IE :1;
[; ;pic18f85j94.h: 31313: unsigned PEIE_GIEL :1;
[; ;pic18f85j94.h: 31314: unsigned GIE_GIEH :1;
[; ;pic18f85j94.h: 31315: };
[; ;pic18f85j94.h: 31316: struct {
[; ;pic18f85j94.h: 31317: unsigned :1;
[; ;pic18f85j94.h: 31318: unsigned INT0F :1;
[; ;pic18f85j94.h: 31319: unsigned T0IF :1;
[; ;pic18f85j94.h: 31320: unsigned :1;
[; ;pic18f85j94.h: 31321: unsigned INT0E :1;
[; ;pic18f85j94.h: 31322: unsigned T0IE :1;
[; ;pic18f85j94.h: 31323: unsigned PEIE :1;
[; ;pic18f85j94.h: 31324: unsigned GIE :1;
[; ;pic18f85j94.h: 31325: };
[; ;pic18f85j94.h: 31326: struct {
[; ;pic18f85j94.h: 31327: unsigned :6;
[; ;pic18f85j94.h: 31328: unsigned GIEL :1;
[; ;pic18f85j94.h: 31329: unsigned GIEH :1;
[; ;pic18f85j94.h: 31330: };
[; ;pic18f85j94.h: 31331: } INTCONbits_t;
[; ;pic18f85j94.h: 31332: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f85j94.h: 31417: extern volatile unsigned short PROD @ 0xFF3;
"31419
[; ;pic18f85j94.h: 31419: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f85j94.h: 31424: extern volatile unsigned char PRODL @ 0xFF3;
"31426
[; ;pic18f85j94.h: 31426: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f85j94.h: 31429: typedef union {
[; ;pic18f85j94.h: 31430: struct {
[; ;pic18f85j94.h: 31431: unsigned PRODL :8;
[; ;pic18f85j94.h: 31432: };
[; ;pic18f85j94.h: 31433: } PRODLbits_t;
[; ;pic18f85j94.h: 31434: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f85j94.h: 31444: extern volatile unsigned char PRODH @ 0xFF4;
"31446
[; ;pic18f85j94.h: 31446: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f85j94.h: 31449: typedef union {
[; ;pic18f85j94.h: 31450: struct {
[; ;pic18f85j94.h: 31451: unsigned PRODH :8;
[; ;pic18f85j94.h: 31452: };
[; ;pic18f85j94.h: 31453: } PRODHbits_t;
[; ;pic18f85j94.h: 31454: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f85j94.h: 31464: extern volatile unsigned char TABLAT @ 0xFF5;
"31466
[; ;pic18f85j94.h: 31466: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f85j94.h: 31469: typedef union {
[; ;pic18f85j94.h: 31470: struct {
[; ;pic18f85j94.h: 31471: unsigned TABLAT :8;
[; ;pic18f85j94.h: 31472: };
[; ;pic18f85j94.h: 31473: } TABLATbits_t;
[; ;pic18f85j94.h: 31474: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f85j94.h: 31485: extern volatile unsigned short long TBLPTR @ 0xFF6;
"31488
[; ;pic18f85j94.h: 31488: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f85j94.h: 31493: extern volatile unsigned char TBLPTRL @ 0xFF6;
"31495
[; ;pic18f85j94.h: 31495: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f85j94.h: 31498: typedef union {
[; ;pic18f85j94.h: 31499: struct {
[; ;pic18f85j94.h: 31500: unsigned TBLPTRL :8;
[; ;pic18f85j94.h: 31501: };
[; ;pic18f85j94.h: 31502: } TBLPTRLbits_t;
[; ;pic18f85j94.h: 31503: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f85j94.h: 31513: extern volatile unsigned char TBLPTRH @ 0xFF7;
"31515
[; ;pic18f85j94.h: 31515: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f85j94.h: 31518: typedef union {
[; ;pic18f85j94.h: 31519: struct {
[; ;pic18f85j94.h: 31520: unsigned TBLPTRH :8;
[; ;pic18f85j94.h: 31521: };
[; ;pic18f85j94.h: 31522: } TBLPTRHbits_t;
[; ;pic18f85j94.h: 31523: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f85j94.h: 31533: extern volatile unsigned char TBLPTRU @ 0xFF8;
"31535
[; ;pic18f85j94.h: 31535: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f85j94.h: 31541: extern volatile unsigned short long PCLAT @ 0xFF9;
"31544
[; ;pic18f85j94.h: 31544: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f85j94.h: 31548: extern volatile unsigned short long PC @ 0xFF9;
"31551
[; ;pic18f85j94.h: 31551: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f85j94.h: 31556: extern volatile unsigned char PCL @ 0xFF9;
"31558
[; ;pic18f85j94.h: 31558: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f85j94.h: 31561: typedef union {
[; ;pic18f85j94.h: 31562: struct {
[; ;pic18f85j94.h: 31563: unsigned PCL :8;
[; ;pic18f85j94.h: 31564: };
[; ;pic18f85j94.h: 31565: } PCLbits_t;
[; ;pic18f85j94.h: 31566: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f85j94.h: 31576: extern volatile unsigned char PCLATH @ 0xFFA;
"31578
[; ;pic18f85j94.h: 31578: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f85j94.h: 31581: typedef union {
[; ;pic18f85j94.h: 31582: struct {
[; ;pic18f85j94.h: 31583: unsigned PCH :8;
[; ;pic18f85j94.h: 31584: };
[; ;pic18f85j94.h: 31585: } PCLATHbits_t;
[; ;pic18f85j94.h: 31586: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f85j94.h: 31596: extern volatile unsigned char PCLATU @ 0xFFB;
"31598
[; ;pic18f85j94.h: 31598: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f85j94.h: 31603: extern volatile unsigned char STKPTR @ 0xFFC;
"31605
[; ;pic18f85j94.h: 31605: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f85j94.h: 31608: typedef union {
[; ;pic18f85j94.h: 31609: struct {
[; ;pic18f85j94.h: 31610: unsigned STKPTR :5;
[; ;pic18f85j94.h: 31611: unsigned :1;
[; ;pic18f85j94.h: 31612: unsigned STKUNF :1;
[; ;pic18f85j94.h: 31613: unsigned STKFUL :1;
[; ;pic18f85j94.h: 31614: };
[; ;pic18f85j94.h: 31615: struct {
[; ;pic18f85j94.h: 31616: unsigned SP0 :1;
[; ;pic18f85j94.h: 31617: unsigned SP1 :1;
[; ;pic18f85j94.h: 31618: unsigned SP2 :1;
[; ;pic18f85j94.h: 31619: unsigned SP3 :1;
[; ;pic18f85j94.h: 31620: unsigned SP4 :1;
[; ;pic18f85j94.h: 31621: unsigned :2;
[; ;pic18f85j94.h: 31622: unsigned STKOVF :1;
[; ;pic18f85j94.h: 31623: };
[; ;pic18f85j94.h: 31624: } STKPTRbits_t;
[; ;pic18f85j94.h: 31625: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f85j94.h: 31676: extern volatile unsigned short long TOS @ 0xFFD;
"31679
[; ;pic18f85j94.h: 31679: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f85j94.h: 31684: extern volatile unsigned char TOSL @ 0xFFD;
"31686
[; ;pic18f85j94.h: 31686: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f85j94.h: 31689: typedef union {
[; ;pic18f85j94.h: 31690: struct {
[; ;pic18f85j94.h: 31691: unsigned TOSL :8;
[; ;pic18f85j94.h: 31692: };
[; ;pic18f85j94.h: 31693: } TOSLbits_t;
[; ;pic18f85j94.h: 31694: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f85j94.h: 31704: extern volatile unsigned char TOSH @ 0xFFE;
"31706
[; ;pic18f85j94.h: 31706: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f85j94.h: 31709: typedef union {
[; ;pic18f85j94.h: 31710: struct {
[; ;pic18f85j94.h: 31711: unsigned TOSH :8;
[; ;pic18f85j94.h: 31712: };
[; ;pic18f85j94.h: 31713: } TOSHbits_t;
[; ;pic18f85j94.h: 31714: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f85j94.h: 31724: extern volatile unsigned char TOSU @ 0xFFF;
"31726
[; ;pic18f85j94.h: 31726: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f85j94.h: 31736: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f85j94.h: 31738: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f85j94.h: 31740: extern volatile __bit ABDEN3 @ (((unsigned) &BAUDCON3)*8) + 0;
[; ;pic18f85j94.h: 31742: extern volatile __bit ABDEN4 @ (((unsigned) &BAUDCON4)*8) + 0;
[; ;pic18f85j94.h: 31744: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f85j94.h: 31746: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f85j94.h: 31748: extern volatile __bit ABDOVF3 @ (((unsigned) &BAUDCON3)*8) + 7;
[; ;pic18f85j94.h: 31750: extern volatile __bit ABDOVF4 @ (((unsigned) &BAUDCON4)*8) + 7;
[; ;pic18f85j94.h: 31752: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f85j94.h: 31754: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f85j94.h: 31756: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f85j94.h: 31758: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f85j94.h: 31760: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f85j94.h: 31762: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f85j94.h: 31764: extern volatile __bit ACTEN @ (((unsigned) &ACTCON)*8) + 7;
[; ;pic18f85j94.h: 31766: extern volatile __bit ACTLOCK @ (((unsigned) &ACTCON)*8) + 3;
[; ;pic18f85j94.h: 31768: extern volatile __bit ACTLOCKIE @ (((unsigned) &PIE5)*8) + 5;
[; ;pic18f85j94.h: 31770: extern volatile __bit ACTLOCKIF @ (((unsigned) &PIR5)*8) + 5;
[; ;pic18f85j94.h: 31772: extern volatile __bit ACTLOCKIP @ (((unsigned) &IPR5)*8) + 5;
[; ;pic18f85j94.h: 31774: extern volatile __bit ACTLOCKPOL @ (((unsigned) &ACTCON)*8) + 2;
[; ;pic18f85j94.h: 31776: extern volatile __bit ACTORS @ (((unsigned) &ACTCON)*8) + 1;
[; ;pic18f85j94.h: 31778: extern volatile __bit ACTORSIE @ (((unsigned) &PIE5)*8) + 6;
[; ;pic18f85j94.h: 31780: extern volatile __bit ACTORSIF @ (((unsigned) &PIR5)*8) + 6;
[; ;pic18f85j94.h: 31782: extern volatile __bit ACTORSIP @ (((unsigned) &IPR5)*8) + 6;
[; ;pic18f85j94.h: 31784: extern volatile __bit ACTORSPOL @ (((unsigned) &ACTCON)*8) + 0;
[; ;pic18f85j94.h: 31786: extern volatile __bit ACTSIDL @ (((unsigned) &ACTCON)*8) + 5;
[; ;pic18f85j94.h: 31788: extern volatile __bit ACTSRC @ (((unsigned) &ACTCON)*8) + 4;
[; ;pic18f85j94.h: 31790: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f85j94.h: 31792: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f85j94.h: 31794: extern volatile __bit ADCMD @ (((unsigned) &PMD3)*8) + 5;
[; ;pic18f85j94.h: 31796: extern volatile __bit ADCS0 @ (((unsigned) &ADCON3L)*8) + 0;
[; ;pic18f85j94.h: 31798: extern volatile __bit ADCS1 @ (((unsigned) &ADCON3L)*8) + 1;
[; ;pic18f85j94.h: 31800: extern volatile __bit ADCS2 @ (((unsigned) &ADCON3L)*8) + 2;
[; ;pic18f85j94.h: 31802: extern volatile __bit ADCS3 @ (((unsigned) &ADCON3L)*8) + 3;
[; ;pic18f85j94.h: 31804: extern volatile __bit ADCS4 @ (((unsigned) &ADCON3L)*8) + 4;
[; ;pic18f85j94.h: 31806: extern volatile __bit ADCS5 @ (((unsigned) &ADCON3L)*8) + 5;
[; ;pic18f85j94.h: 31808: extern volatile __bit ADCS6 @ (((unsigned) &ADCON3L)*8) + 6;
[; ;pic18f85j94.h: 31810: extern volatile __bit ADCS7 @ (((unsigned) &ADCON3L)*8) + 7;
[; ;pic18f85j94.h: 31812: extern volatile __bit ADDR0 @ (((unsigned) &UADDR)*8) + 0;
[; ;pic18f85j94.h: 31814: extern volatile __bit ADDR1 @ (((unsigned) &UADDR)*8) + 1;
[; ;pic18f85j94.h: 31816: extern volatile __bit ADDR2 @ (((unsigned) &UADDR)*8) + 2;
[; ;pic18f85j94.h: 31818: extern volatile __bit ADDR3 @ (((unsigned) &UADDR)*8) + 3;
[; ;pic18f85j94.h: 31820: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f85j94.h: 31822: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f85j94.h: 31824: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f85j94.h: 31826: extern volatile __bit ADEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f85j94.h: 31828: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f85j94.h: 31830: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f85j94.h: 31832: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f85j94.h: 31834: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f85j94.h: 31836: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f85j94.h: 31838: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f85j94.h: 31840: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f85j94.h: 31842: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f85j94.h: 31844: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f85j94.h: 31846: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f85j94.h: 31848: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f85j94.h: 31850: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f85j94.h: 31852: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f85j94.h: 31854: extern volatile __bit ADON @ (((unsigned) &ADCON1H)*8) + 7;
[; ;pic18f85j94.h: 31856: extern volatile __bit ADRC @ (((unsigned) &ADCON3H)*8) + 7;
[; ;pic18f85j94.h: 31858: extern volatile __bit ALRMEN @ (((unsigned) &ALRMCFG)*8) + 7;
[; ;pic18f85j94.h: 31860: extern volatile __bit ALRMPTR0 @ (((unsigned) &ALRMCFG)*8) + 0;
[; ;pic18f85j94.h: 31862: extern volatile __bit ALRMPTR1 @ (((unsigned) &ALRMCFG)*8) + 1;
[; ;pic18f85j94.h: 31864: extern volatile __bit ALTS @ (((unsigned) &ADCON2L)*8) + 0;
[; ;pic18f85j94.h: 31866: extern volatile __bit AMASK0 @ (((unsigned) &ALRMCFG)*8) + 2;
[; ;pic18f85j94.h: 31868: extern volatile __bit AMASK1 @ (((unsigned) &ALRMCFG)*8) + 3;
[; ;pic18f85j94.h: 31870: extern volatile __bit AMASK2 @ (((unsigned) &ALRMCFG)*8) + 4;
[; ;pic18f85j94.h: 31872: extern volatile __bit AMASK3 @ (((unsigned) &ALRMCFG)*8) + 5;
[; ;pic18f85j94.h: 31874: extern volatile __bit ANSEL0 @ (((unsigned) &ANCON1)*8) + 0;
[; ;pic18f85j94.h: 31876: extern volatile __bit ANSEL1 @ (((unsigned) &ANCON1)*8) + 1;
[; ;pic18f85j94.h: 31878: extern volatile __bit ANSEL10 @ (((unsigned) &ANCON2)*8) + 2;
[; ;pic18f85j94.h: 31880: extern volatile __bit ANSEL11 @ (((unsigned) &ANCON2)*8) + 3;
[; ;pic18f85j94.h: 31882: extern volatile __bit ANSEL12 @ (((unsigned) &ANCON2)*8) + 4;
[; ;pic18f85j94.h: 31884: extern volatile __bit ANSEL13 @ (((unsigned) &ANCON2)*8) + 5;
[; ;pic18f85j94.h: 31886: extern volatile __bit ANSEL14 @ (((unsigned) &ANCON2)*8) + 6;
[; ;pic18f85j94.h: 31888: extern volatile __bit ANSEL15 @ (((unsigned) &ANCON2)*8) + 7;
[; ;pic18f85j94.h: 31890: extern volatile __bit ANSEL16 @ (((unsigned) &ANCON3)*8) + 0;
[; ;pic18f85j94.h: 31892: extern volatile __bit ANSEL17 @ (((unsigned) &ANCON3)*8) + 1;
[; ;pic18f85j94.h: 31894: extern volatile __bit ANSEL18 @ (((unsigned) &ANCON3)*8) + 2;
[; ;pic18f85j94.h: 31896: extern volatile __bit ANSEL19 @ (((unsigned) &ANCON3)*8) + 3;
[; ;pic18f85j94.h: 31898: extern volatile __bit ANSEL2 @ (((unsigned) &ANCON1)*8) + 2;
[; ;pic18f85j94.h: 31900: extern volatile __bit ANSEL20 @ (((unsigned) &ANCON3)*8) + 4;
[; ;pic18f85j94.h: 31902: extern volatile __bit ANSEL21 @ (((unsigned) &ANCON3)*8) + 5;
[; ;pic18f85j94.h: 31904: extern volatile __bit ANSEL22 @ (((unsigned) &ANCON3)*8) + 6;
[; ;pic18f85j94.h: 31906: extern volatile __bit ANSEL23 @ (((unsigned) &ANCON3)*8) + 7;
[; ;pic18f85j94.h: 31908: extern volatile __bit ANSEL3 @ (((unsigned) &ANCON1)*8) + 3;
[; ;pic18f85j94.h: 31910: extern volatile __bit ANSEL4 @ (((unsigned) &ANCON1)*8) + 4;
[; ;pic18f85j94.h: 31912: extern volatile __bit ANSEL5 @ (((unsigned) &ANCON1)*8) + 5;
[; ;pic18f85j94.h: 31914: extern volatile __bit ANSEL6 @ (((unsigned) &ANCON1)*8) + 6;
[; ;pic18f85j94.h: 31916: extern volatile __bit ANSEL7 @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f85j94.h: 31918: extern volatile __bit ANSEL8 @ (((unsigned) &ANCON2)*8) + 0;
[; ;pic18f85j94.h: 31920: extern volatile __bit ANSEL9 @ (((unsigned) &ANCON2)*8) + 1;
[; ;pic18f85j94.h: 31922: extern volatile __bit ARPT0 @ (((unsigned) &ALRMRPT)*8) + 0;
[; ;pic18f85j94.h: 31924: extern volatile __bit ARPT1 @ (((unsigned) &ALRMRPT)*8) + 1;
[; ;pic18f85j94.h: 31926: extern volatile __bit ARPT2 @ (((unsigned) &ALRMRPT)*8) + 2;
[; ;pic18f85j94.h: 31928: extern volatile __bit ARPT3 @ (((unsigned) &ALRMRPT)*8) + 3;
[; ;pic18f85j94.h: 31930: extern volatile __bit ARPT4 @ (((unsigned) &ALRMRPT)*8) + 4;
[; ;pic18f85j94.h: 31932: extern volatile __bit ARPT5 @ (((unsigned) &ALRMRPT)*8) + 5;
[; ;pic18f85j94.h: 31934: extern volatile __bit ARPT6 @ (((unsigned) &ALRMRPT)*8) + 6;
[; ;pic18f85j94.h: 31936: extern volatile __bit ARPT7 @ (((unsigned) &ALRMRPT)*8) + 7;
[; ;pic18f85j94.h: 31938: extern volatile __bit ASAM @ (((unsigned) &ADCON1L)*8) + 2;
[; ;pic18f85j94.h: 31940: extern volatile __bit ASENA @ (((unsigned) &ADCON5H)*8) + 7;
[; ;pic18f85j94.h: 31942: extern volatile __bit ASINTMD0 @ (((unsigned) &ADCON5H)*8) + 0;
[; ;pic18f85j94.h: 31944: extern volatile __bit ASINTMD1 @ (((unsigned) &ADCON5H)*8) + 1;
[; ;pic18f85j94.h: 31946: extern volatile __bit BC0 @ (((unsigned) &DMABCL)*8) + 0;
[; ;pic18f85j94.h: 31948: extern volatile __bit BC1 @ (((unsigned) &DMABCL)*8) + 1;
[; ;pic18f85j94.h: 31950: extern volatile __bit BC2 @ (((unsigned) &DMABCL)*8) + 2;
[; ;pic18f85j94.h: 31952: extern volatile __bit BC3 @ (((unsigned) &DMABCL)*8) + 3;
[; ;pic18f85j94.h: 31954: extern volatile __bit BC4 @ (((unsigned) &DMABCL)*8) + 4;
[; ;pic18f85j94.h: 31956: extern volatile __bit BC5 @ (((unsigned) &DMABCL)*8) + 5;
[; ;pic18f85j94.h: 31958: extern volatile __bit BC6 @ (((unsigned) &DMABCL)*8) + 6;
[; ;pic18f85j94.h: 31960: extern volatile __bit BC7 @ (((unsigned) &DMABCL)*8) + 7;
[; ;pic18f85j94.h: 31962: extern volatile __bit BC8 @ (((unsigned) &DMABCH)*8) + 0;
[; ;pic18f85j94.h: 31964: extern volatile __bit BC9 @ (((unsigned) &DMABCH)*8) + 1;
[; ;pic18f85j94.h: 31966: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f85j94.h: 31968: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f85j94.h: 31970: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f85j94.h: 31972: extern volatile __bit BCL2IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f85j94.h: 31974: extern volatile __bit BCL2IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f85j94.h: 31976: extern volatile __bit BCL2IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f85j94.h: 31978: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f85j94.h: 31980: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f85j94.h: 31982: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f85j94.h: 31984: extern volatile __bit BIAS0 @ (((unsigned) &LCDREG)*8) + 3;
[; ;pic18f85j94.h: 31986: extern volatile __bit BIAS1 @ (((unsigned) &LCDREG)*8) + 4;
[; ;pic18f85j94.h: 31988: extern volatile __bit BIAS2 @ (((unsigned) &LCDREG)*8) + 5;
[; ;pic18f85j94.h: 31990: extern volatile __bit BIASMD @ (((unsigned) &LCDPS)*8) + 6;
[; ;pic18f85j94.h: 31992: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f85j94.h: 31994: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f85j94.h: 31996: extern volatile __bit BRG163 @ (((unsigned) &BAUDCON3)*8) + 3;
[; ;pic18f85j94.h: 31998: extern volatile __bit BRG164 @ (((unsigned) &BAUDCON4)*8) + 3;
[; ;pic18f85j94.h: 32000: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f85j94.h: 32002: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f85j94.h: 32004: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f85j94.h: 32006: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f85j94.h: 32008: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f85j94.h: 32010: extern volatile __bit BUFM @ (((unsigned) &ADCON2L)*8) + 1;
[; ;pic18f85j94.h: 32012: extern volatile __bit BUFREGEN @ (((unsigned) &ADCON2H)*8) + 3;
[; ;pic18f85j94.h: 32014: extern volatile __bit BUFS @ (((unsigned) &ADCON2L)*8) + 7;
[; ;pic18f85j94.h: 32016: extern volatile __bit C10TSEL @ (((unsigned) &CCPTMRS2)*8) + 4;
[; ;pic18f85j94.h: 32018: extern volatile __bit C10TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 4;
[; ;pic18f85j94.h: 32020: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f85j94.h: 32022: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f85j94.h: 32024: extern volatile __bit C1OUT @ (((unsigned) &CMSTAT)*8) + 0;
[; ;pic18f85j94.h: 32026: extern volatile __bit C1OUTF @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f85j94.h: 32028: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f85j94.h: 32030: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f85j94.h: 32032: extern volatile __bit C1TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic18f85j94.h: 32034: extern volatile __bit C2OUT @ (((unsigned) &CMSTAT)*8) + 1;
[; ;pic18f85j94.h: 32036: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f85j94.h: 32038: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f85j94.h: 32040: extern volatile __bit C2TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic18f85j94.h: 32042: extern volatile __bit C3OUT @ (((unsigned) &CMSTAT)*8) + 2;
[; ;pic18f85j94.h: 32044: extern volatile __bit C3OUTG @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f85j94.h: 32046: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f85j94.h: 32048: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f85j94.h: 32050: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f85j94.h: 32052: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f85j94.h: 32054: extern volatile __bit C5TSEL @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f85j94.h: 32056: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f85j94.h: 32058: extern volatile __bit C6TSEL @ (((unsigned) &CCPTMRS1)*8) + 4;
[; ;pic18f85j94.h: 32060: extern volatile __bit C6TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 4;
[; ;pic18f85j94.h: 32062: extern volatile __bit C7TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 6;
[; ;pic18f85j94.h: 32064: extern volatile __bit C7TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 7;
[; ;pic18f85j94.h: 32066: extern volatile __bit C8TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 0;
[; ;pic18f85j94.h: 32068: extern volatile __bit C8TSEL1 @ (((unsigned) &CCPTMRS2)*8) + 1;
[; ;pic18f85j94.h: 32070: extern volatile __bit C9TSEL @ (((unsigned) &CCPTMRS2)*8) + 2;
[; ;pic18f85j94.h: 32072: extern volatile __bit C9TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 2;
[; ;pic18f85j94.h: 32074: extern volatile __bit CAL0 @ (((unsigned) &RTCCAL)*8) + 0;
[; ;pic18f85j94.h: 32076: extern volatile __bit CAL1 @ (((unsigned) &RTCCAL)*8) + 1;
[; ;pic18f85j94.h: 32078: extern volatile __bit CAL2 @ (((unsigned) &RTCCAL)*8) + 2;
[; ;pic18f85j94.h: 32080: extern volatile __bit CAL3 @ (((unsigned) &RTCCAL)*8) + 3;
[; ;pic18f85j94.h: 32082: extern volatile __bit CAL4 @ (((unsigned) &RTCCAL)*8) + 4;
[; ;pic18f85j94.h: 32084: extern volatile __bit CAL5 @ (((unsigned) &RTCCAL)*8) + 5;
[; ;pic18f85j94.h: 32086: extern volatile __bit CAL6 @ (((unsigned) &RTCCAL)*8) + 6;
[; ;pic18f85j94.h: 32088: extern volatile __bit CAL7 @ (((unsigned) &RTCCAL)*8) + 7;
[; ;pic18f85j94.h: 32090: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f85j94.h: 32092: extern volatile __bit CCH01 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f85j94.h: 32094: extern volatile __bit CCH02 @ (((unsigned) &CM2CON)*8) + 0;
[; ;pic18f85j94.h: 32096: extern volatile __bit CCH03 @ (((unsigned) &CM3CON)*8) + 0;
[; ;pic18f85j94.h: 32098: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f85j94.h: 32100: extern volatile __bit CCH11 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f85j94.h: 32102: extern volatile __bit CCH12 @ (((unsigned) &CM2CON)*8) + 1;
[; ;pic18f85j94.h: 32104: extern volatile __bit CCH13 @ (((unsigned) &CM3CON)*8) + 1;
[; ;pic18f85j94.h: 32106: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f85j94.h: 32108: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f85j94.h: 32110: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f85j94.h: 32112: extern volatile __bit CCP10IE @ (((unsigned) &PIE4)*8) + 7;
[; ;pic18f85j94.h: 32114: extern volatile __bit CCP10IF @ (((unsigned) &PIR4)*8) + 7;
[; ;pic18f85j94.h: 32116: extern volatile __bit CCP10IP @ (((unsigned) &IPR4)*8) + 7;
[; ;pic18f85j94.h: 32118: extern volatile __bit CCP10M0 @ (((unsigned) &CCP10CON)*8) + 0;
[; ;pic18f85j94.h: 32120: extern volatile __bit CCP10M1 @ (((unsigned) &CCP10CON)*8) + 1;
[; ;pic18f85j94.h: 32122: extern volatile __bit CCP10M2 @ (((unsigned) &CCP10CON)*8) + 2;
[; ;pic18f85j94.h: 32124: extern volatile __bit CCP10M3 @ (((unsigned) &CCP10CON)*8) + 3;
[; ;pic18f85j94.h: 32126: extern volatile __bit CCP10MD @ (((unsigned) &PMD0)*8) + 7;
[; ;pic18f85j94.h: 32128: extern volatile __bit CCP10OD @ (((unsigned) &ODCON2)*8) + 7;
[; ;pic18f85j94.h: 32130: extern volatile __bit CCP10R0 @ (((unsigned) &RPINR38_39)*8) + 0;
[; ;pic18f85j94.h: 32132: extern volatile __bit CCP10R1 @ (((unsigned) &RPINR38_39)*8) + 1;
[; ;pic18f85j94.h: 32134: extern volatile __bit CCP10R2 @ (((unsigned) &RPINR38_39)*8) + 2;
[; ;pic18f85j94.h: 32136: extern volatile __bit CCP10R3 @ (((unsigned) &RPINR38_39)*8) + 3;
[; ;pic18f85j94.h: 32138: extern volatile __bit CCP10X @ (((unsigned) &CCP10CON)*8) + 5;
[; ;pic18f85j94.h: 32140: extern volatile __bit CCP10Y @ (((unsigned) &CCP10CON)*8) + 4;
[; ;pic18f85j94.h: 32142: extern volatile __bit CCP1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f85j94.h: 32144: extern volatile __bit CCP1IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f85j94.h: 32146: extern volatile __bit CCP1IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f85j94.h: 32148: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f85j94.h: 32150: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f85j94.h: 32152: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f85j94.h: 32154: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f85j94.h: 32156: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f85j94.h: 32158: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f85j94.h: 32160: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f85j94.h: 32162: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f85j94.h: 32164: extern volatile __bit CCP2IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f85j94.h: 32166: extern volatile __bit CCP2IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f85j94.h: 32168: extern volatile __bit CCP2IP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f85j94.h: 32170: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f85j94.h: 32172: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f85j94.h: 32174: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f85j94.h: 32176: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f85j94.h: 32178: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f85j94.h: 32180: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f85j94.h: 32182: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f85j94.h: 32184: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f85j94.h: 32186: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f85j94.h: 32188: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f85j94.h: 32190: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f85j94.h: 32192: extern volatile __bit CCP3X @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f85j94.h: 32194: extern volatile __bit CCP3Y @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f85j94.h: 32196: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f85j94.h: 32198: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f85j94.h: 32200: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f85j94.h: 32202: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f85j94.h: 32204: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f85j94.h: 32206: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f85j94.h: 32208: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f85j94.h: 32210: extern volatile __bit CCP4MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f85j94.h: 32212: extern volatile __bit CCP4OD @ (((unsigned) &ODCON2)*8) + 1;
[; ;pic18f85j94.h: 32214: extern volatile __bit CCP4R0 @ (((unsigned) &RPINR32_33)*8) + 0;
[; ;pic18f85j94.h: 32216: extern volatile __bit CCP4R1 @ (((unsigned) &RPINR32_33)*8) + 1;
[; ;pic18f85j94.h: 32218: extern volatile __bit CCP4R2 @ (((unsigned) &RPINR32_33)*8) + 2;
[; ;pic18f85j94.h: 32220: extern volatile __bit CCP4R3 @ (((unsigned) &RPINR32_33)*8) + 3;
[; ;pic18f85j94.h: 32222: extern volatile __bit CCP4X @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f85j94.h: 32224: extern volatile __bit CCP4Y @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f85j94.h: 32226: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f85j94.h: 32228: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f85j94.h: 32230: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f85j94.h: 32232: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f85j94.h: 32234: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f85j94.h: 32236: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f85j94.h: 32238: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f85j94.h: 32240: extern volatile __bit CCP5MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f85j94.h: 32242: extern volatile __bit CCP5OD @ (((unsigned) &ODCON2)*8) + 2;
[; ;pic18f85j94.h: 32244: extern volatile __bit CCP5R0 @ (((unsigned) &RPINR32_33)*8) + 4;
[; ;pic18f85j94.h: 32246: extern volatile __bit CCP5R1 @ (((unsigned) &RPINR32_33)*8) + 5;
[; ;pic18f85j94.h: 32248: extern volatile __bit CCP5R2 @ (((unsigned) &RPINR32_33)*8) + 6;
[; ;pic18f85j94.h: 32250: extern volatile __bit CCP5R3 @ (((unsigned) &RPINR32_33)*8) + 7;
[; ;pic18f85j94.h: 32252: extern volatile __bit CCP5X @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f85j94.h: 32254: extern volatile __bit CCP5Y @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f85j94.h: 32256: extern volatile __bit CCP6 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f85j94.h: 32258: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f85j94.h: 32260: extern volatile __bit CCP6IE @ (((unsigned) &PIE4)*8) + 3;
[; ;pic18f85j94.h: 32262: extern volatile __bit CCP6IF @ (((unsigned) &PIR4)*8) + 3;
[; ;pic18f85j94.h: 32264: extern volatile __bit CCP6IP @ (((unsigned) &IPR4)*8) + 3;
[; ;pic18f85j94.h: 32266: extern volatile __bit CCP6M0 @ (((unsigned) &CCP6CON)*8) + 0;
[; ;pic18f85j94.h: 32268: extern volatile __bit CCP6M1 @ (((unsigned) &CCP6CON)*8) + 1;
[; ;pic18f85j94.h: 32270: extern volatile __bit CCP6M2 @ (((unsigned) &CCP6CON)*8) + 2;
[; ;pic18f85j94.h: 32272: extern volatile __bit CCP6M3 @ (((unsigned) &CCP6CON)*8) + 3;
[; ;pic18f85j94.h: 32274: extern volatile __bit CCP6MD @ (((unsigned) &PMD0)*8) + 3;
[; ;pic18f85j94.h: 32276: extern volatile __bit CCP6OD @ (((unsigned) &ODCON2)*8) + 3;
[; ;pic18f85j94.h: 32278: extern volatile __bit CCP6R0 @ (((unsigned) &RPINR34_35)*8) + 0;
[; ;pic18f85j94.h: 32280: extern volatile __bit CCP6R1 @ (((unsigned) &RPINR34_35)*8) + 1;
[; ;pic18f85j94.h: 32282: extern volatile __bit CCP6R2 @ (((unsigned) &RPINR34_35)*8) + 2;
[; ;pic18f85j94.h: 32284: extern volatile __bit CCP6R3 @ (((unsigned) &RPINR34_35)*8) + 3;
[; ;pic18f85j94.h: 32286: extern volatile __bit CCP6X @ (((unsigned) &CCP6CON)*8) + 5;
[; ;pic18f85j94.h: 32288: extern volatile __bit CCP6Y @ (((unsigned) &CCP6CON)*8) + 4;
[; ;pic18f85j94.h: 32290: extern volatile __bit CCP7 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f85j94.h: 32292: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f85j94.h: 32294: extern volatile __bit CCP7IE @ (((unsigned) &PIE4)*8) + 4;
[; ;pic18f85j94.h: 32296: extern volatile __bit CCP7IF @ (((unsigned) &PIR4)*8) + 4;
[; ;pic18f85j94.h: 32298: extern volatile __bit CCP7IP @ (((unsigned) &IPR4)*8) + 4;
[; ;pic18f85j94.h: 32300: extern volatile __bit CCP7M0 @ (((unsigned) &CCP7CON)*8) + 0;
[; ;pic18f85j94.h: 32302: extern volatile __bit CCP7M1 @ (((unsigned) &CCP7CON)*8) + 1;
[; ;pic18f85j94.h: 32304: extern volatile __bit CCP7M2 @ (((unsigned) &CCP7CON)*8) + 2;
[; ;pic18f85j94.h: 32306: extern volatile __bit CCP7M3 @ (((unsigned) &CCP7CON)*8) + 3;
[; ;pic18f85j94.h: 32308: extern volatile __bit CCP7MD @ (((unsigned) &PMD0)*8) + 4;
[; ;pic18f85j94.h: 32310: extern volatile __bit CCP7OD @ (((unsigned) &ODCON2)*8) + 4;
[; ;pic18f85j94.h: 32312: extern volatile __bit CCP7R0 @ (((unsigned) &RPINR34_35)*8) + 4;
[; ;pic18f85j94.h: 32314: extern volatile __bit CCP7R1 @ (((unsigned) &RPINR34_35)*8) + 5;
[; ;pic18f85j94.h: 32316: extern volatile __bit CCP7R2 @ (((unsigned) &RPINR34_35)*8) + 6;
[; ;pic18f85j94.h: 32318: extern volatile __bit CCP7R3 @ (((unsigned) &RPINR34_35)*8) + 7;
[; ;pic18f85j94.h: 32320: extern volatile __bit CCP7X @ (((unsigned) &CCP7CON)*8) + 5;
[; ;pic18f85j94.h: 32322: extern volatile __bit CCP7Y @ (((unsigned) &CCP7CON)*8) + 4;
[; ;pic18f85j94.h: 32324: extern volatile __bit CCP8 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f85j94.h: 32326: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f85j94.h: 32328: extern volatile __bit CCP8IE @ (((unsigned) &PIE4)*8) + 5;
[; ;pic18f85j94.h: 32330: extern volatile __bit CCP8IF @ (((unsigned) &PIR4)*8) + 5;
[; ;pic18f85j94.h: 32332: extern volatile __bit CCP8IP @ (((unsigned) &IPR4)*8) + 5;
[; ;pic18f85j94.h: 32334: extern volatile __bit CCP8M0 @ (((unsigned) &CCP8CON)*8) + 0;
[; ;pic18f85j94.h: 32336: extern volatile __bit CCP8M1 @ (((unsigned) &CCP8CON)*8) + 1;
[; ;pic18f85j94.h: 32338: extern volatile __bit CCP8M2 @ (((unsigned) &CCP8CON)*8) + 2;
[; ;pic18f85j94.h: 32340: extern volatile __bit CCP8M3 @ (((unsigned) &CCP8CON)*8) + 3;
[; ;pic18f85j94.h: 32342: extern volatile __bit CCP8MD @ (((unsigned) &PMD0)*8) + 5;
[; ;pic18f85j94.h: 32344: extern volatile __bit CCP8OD @ (((unsigned) &ODCON2)*8) + 5;
[; ;pic18f85j94.h: 32346: extern volatile __bit CCP8R0 @ (((unsigned) &RPINR36_37)*8) + 0;
[; ;pic18f85j94.h: 32348: extern volatile __bit CCP8R1 @ (((unsigned) &RPINR36_37)*8) + 1;
[; ;pic18f85j94.h: 32350: extern volatile __bit CCP8R2 @ (((unsigned) &RPINR36_37)*8) + 2;
[; ;pic18f85j94.h: 32352: extern volatile __bit CCP8R3 @ (((unsigned) &RPINR36_37)*8) + 3;
[; ;pic18f85j94.h: 32354: extern volatile __bit CCP8X @ (((unsigned) &CCP8CON)*8) + 5;
[; ;pic18f85j94.h: 32356: extern volatile __bit CCP8Y @ (((unsigned) &CCP8CON)*8) + 4;
[; ;pic18f85j94.h: 32358: extern volatile __bit CCP9 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f85j94.h: 32360: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f85j94.h: 32362: extern volatile __bit CCP9IE @ (((unsigned) &PIE4)*8) + 6;
[; ;pic18f85j94.h: 32364: extern volatile __bit CCP9IF @ (((unsigned) &PIR4)*8) + 6;
[; ;pic18f85j94.h: 32366: extern volatile __bit CCP9IP @ (((unsigned) &IPR4)*8) + 6;
[; ;pic18f85j94.h: 32368: extern volatile __bit CCP9M0 @ (((unsigned) &CCP9CON)*8) + 0;
[; ;pic18f85j94.h: 32370: extern volatile __bit CCP9M1 @ (((unsigned) &CCP9CON)*8) + 1;
[; ;pic18f85j94.h: 32372: extern volatile __bit CCP9M2 @ (((unsigned) &CCP9CON)*8) + 2;
[; ;pic18f85j94.h: 32374: extern volatile __bit CCP9M3 @ (((unsigned) &CCP9CON)*8) + 3;
[; ;pic18f85j94.h: 32376: extern volatile __bit CCP9MD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic18f85j94.h: 32378: extern volatile __bit CCP9OD @ (((unsigned) &ODCON2)*8) + 6;
[; ;pic18f85j94.h: 32380: extern volatile __bit CCP9R0 @ (((unsigned) &RPINR36_37)*8) + 4;
[; ;pic18f85j94.h: 32382: extern volatile __bit CCP9R1 @ (((unsigned) &RPINR36_37)*8) + 5;
[; ;pic18f85j94.h: 32384: extern volatile __bit CCP9R2 @ (((unsigned) &RPINR36_37)*8) + 6;
[; ;pic18f85j94.h: 32386: extern volatile __bit CCP9R3 @ (((unsigned) &RPINR36_37)*8) + 7;
[; ;pic18f85j94.h: 32388: extern volatile __bit CCP9X @ (((unsigned) &CCP9CON)*8) + 5;
[; ;pic18f85j94.h: 32390: extern volatile __bit CCP9Y @ (((unsigned) &CCP9CON)*8) + 4;
[; ;pic18f85j94.h: 32392: extern volatile __bit CF @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f85j94.h: 32394: extern volatile __bit CH0NA0 @ (((unsigned) &ADCHS0L)*8) + 5;
[; ;pic18f85j94.h: 32396: extern volatile __bit CH0NA1 @ (((unsigned) &ADCHS0L)*8) + 6;
[; ;pic18f85j94.h: 32398: extern volatile __bit CH0NA2 @ (((unsigned) &ADCHS0L)*8) + 7;
[; ;pic18f85j94.h: 32400: extern volatile __bit CH0NB0 @ (((unsigned) &ADCHS0H)*8) + 5;
[; ;pic18f85j94.h: 32402: extern volatile __bit CH0NB1 @ (((unsigned) &ADCHS0H)*8) + 6;
[; ;pic18f85j94.h: 32404: extern volatile __bit CH0NB2 @ (((unsigned) &ADCHS0H)*8) + 7;
[; ;pic18f85j94.h: 32406: extern volatile __bit CH0SA0 @ (((unsigned) &ADCHS0L)*8) + 0;
[; ;pic18f85j94.h: 32408: extern volatile __bit CH0SA1 @ (((unsigned) &ADCHS0L)*8) + 1;
[; ;pic18f85j94.h: 32410: extern volatile __bit CH0SA2 @ (((unsigned) &ADCHS0L)*8) + 2;
[; ;pic18f85j94.h: 32412: extern volatile __bit CH0SA3 @ (((unsigned) &ADCHS0L)*8) + 3;
[; ;pic18f85j94.h: 32414: extern volatile __bit CH0SA4 @ (((unsigned) &ADCHS0L)*8) + 4;
[; ;pic18f85j94.h: 32416: extern volatile __bit CH0SB0 @ (((unsigned) &ADCHS0H)*8) + 0;
[; ;pic18f85j94.h: 32418: extern volatile __bit CH0SB1 @ (((unsigned) &ADCHS0H)*8) + 1;
[; ;pic18f85j94.h: 32420: extern volatile __bit CH0SB2 @ (((unsigned) &ADCHS0H)*8) + 2;
[; ;pic18f85j94.h: 32422: extern volatile __bit CH0SB3 @ (((unsigned) &ADCHS0H)*8) + 3;
[; ;pic18f85j94.h: 32424: extern volatile __bit CH0SB4 @ (((unsigned) &ADCHS0H)*8) + 4;
[; ;pic18f85j94.h: 32426: extern volatile __bit CHH0 @ (((unsigned) &ADCHIT0L)*8) + 0;
[; ;pic18f85j94.h: 32428: extern volatile __bit CHH1 @ (((unsigned) &ADCHIT0L)*8) + 1;
[; ;pic18f85j94.h: 32430: extern volatile __bit CHH10 @ (((unsigned) &ADCHIT0H)*8) + 2;
[; ;pic18f85j94.h: 32432: extern volatile __bit CHH11 @ (((unsigned) &ADCHIT0H)*8) + 3;
[; ;pic18f85j94.h: 32434: extern volatile __bit CHH12 @ (((unsigned) &ADCHIT0H)*8) + 4;
[; ;pic18f85j94.h: 32436: extern volatile __bit CHH13 @ (((unsigned) &ADCHIT0H)*8) + 5;
[; ;pic18f85j94.h: 32438: extern volatile __bit CHH14 @ (((unsigned) &ADCHIT0H)*8) + 6;
[; ;pic18f85j94.h: 32440: extern volatile __bit CHH15 @ (((unsigned) &ADCHIT0H)*8) + 7;
[; ;pic18f85j94.h: 32442: extern volatile __bit CHH16 @ (((unsigned) &ADCHIT1L)*8) + 0;
[; ;pic18f85j94.h: 32444: extern volatile __bit CHH17 @ (((unsigned) &ADCHIT1L)*8) + 1;
[; ;pic18f85j94.h: 32446: extern volatile __bit CHH18 @ (((unsigned) &ADCHIT1L)*8) + 2;
[; ;pic18f85j94.h: 32448: extern volatile __bit CHH19 @ (((unsigned) &ADCHIT1L)*8) + 3;
[; ;pic18f85j94.h: 32450: extern volatile __bit CHH2 @ (((unsigned) &ADCHIT0L)*8) + 2;
[; ;pic18f85j94.h: 32452: extern volatile __bit CHH20 @ (((unsigned) &ADCHIT1L)*8) + 4;
[; ;pic18f85j94.h: 32454: extern volatile __bit CHH21 @ (((unsigned) &ADCHIT1L)*8) + 5;
[; ;pic18f85j94.h: 32456: extern volatile __bit CHH22 @ (((unsigned) &ADCHIT1L)*8) + 6;
[; ;pic18f85j94.h: 32458: extern volatile __bit CHH23 @ (((unsigned) &ADCHIT1L)*8) + 7;
[; ;pic18f85j94.h: 32460: extern volatile __bit CHH24 @ (((unsigned) &ADCHIT1H)*8) + 0;
[; ;pic18f85j94.h: 32462: extern volatile __bit CHH25 @ (((unsigned) &ADCHIT1H)*8) + 1;
[; ;pic18f85j94.h: 32464: extern volatile __bit CHH26 @ (((unsigned) &ADCHIT1H)*8) + 2;
[; ;pic18f85j94.h: 32466: extern volatile __bit CHH27 @ (((unsigned) &ADCHIT1H)*8) + 3;
[; ;pic18f85j94.h: 32468: extern volatile __bit CHH28 @ (((unsigned) &ADCHIT1H)*8) + 4;
[; ;pic18f85j94.h: 32470: extern volatile __bit CHH29 @ (((unsigned) &ADCHIT1H)*8) + 5;
[; ;pic18f85j94.h: 32472: extern volatile __bit CHH3 @ (((unsigned) &ADCHIT0L)*8) + 3;
[; ;pic18f85j94.h: 32474: extern volatile __bit CHH30 @ (((unsigned) &ADCHIT1H)*8) + 6;
[; ;pic18f85j94.h: 32476: extern volatile __bit CHH4 @ (((unsigned) &ADCHIT0L)*8) + 4;
[; ;pic18f85j94.h: 32478: extern volatile __bit CHH5 @ (((unsigned) &ADCHIT0L)*8) + 5;
[; ;pic18f85j94.h: 32480: extern volatile __bit CHH6 @ (((unsigned) &ADCHIT0L)*8) + 6;
[; ;pic18f85j94.h: 32482: extern volatile __bit CHH7 @ (((unsigned) &ADCHIT0L)*8) + 7;
[; ;pic18f85j94.h: 32484: extern volatile __bit CHH8 @ (((unsigned) &ADCHIT0H)*8) + 0;
[; ;pic18f85j94.h: 32486: extern volatile __bit CHH9 @ (((unsigned) &ADCHIT0H)*8) + 1;
[; ;pic18f85j94.h: 32488: extern volatile __bit CHIME @ (((unsigned) &ALRMCFG)*8) + 6;
[; ;pic18f85j94.h: 32490: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f85j94.h: 32492: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f85j94.h: 32494: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f85j94.h: 32496: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f85j94.h: 32498: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f85j94.h: 32500: extern volatile __bit CLKLOCK @ (((unsigned) &OSCCON2)*8) + 7;
[; ;pic18f85j94.h: 32502: extern volatile __bit CLKSEL0 @ (((unsigned) &LCDREG)*8) + 0;
[; ;pic18f85j94.h: 32504: extern volatile __bit CLKSEL1 @ (((unsigned) &LCDREG)*8) + 1;
[; ;pic18f85j94.h: 32506: extern volatile __bit CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f85j94.h: 32508: extern volatile __bit CM0 @ (((unsigned) &ADCON5L)*8) + 0;
[; ;pic18f85j94.h: 32510: extern volatile __bit CM1 @ (((unsigned) &ADCON5L)*8) + 1;
[; ;pic18f85j94.h: 32512: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f85j94.h: 32514: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f85j94.h: 32516: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f85j94.h: 32518: extern volatile __bit CMP1IE @ (((unsigned) &PIE6)*8) + 0;
[; ;pic18f85j94.h: 32520: extern volatile __bit CMP1IF @ (((unsigned) &PIR6)*8) + 0;
[; ;pic18f85j94.h: 32522: extern volatile __bit CMP1IP @ (((unsigned) &IPR6)*8) + 0;
[; ;pic18f85j94.h: 32524: extern volatile __bit CMP1MD @ (((unsigned) &PMD4)*8) + 7;
[; ;pic18f85j94.h: 32526: extern volatile __bit CMP2IE @ (((unsigned) &PIE6)*8) + 1;
[; ;pic18f85j94.h: 32528: extern volatile __bit CMP2IF @ (((unsigned) &PIR6)*8) + 1;
[; ;pic18f85j94.h: 32530: extern volatile __bit CMP2IP @ (((unsigned) &IPR6)*8) + 1;
[; ;pic18f85j94.h: 32532: extern volatile __bit CMP2MD @ (((unsigned) &PMD4)*8) + 6;
[; ;pic18f85j94.h: 32534: extern volatile __bit CMP3IE @ (((unsigned) &PIE6)*8) + 2;
[; ;pic18f85j94.h: 32536: extern volatile __bit CMP3IF @ (((unsigned) &PIR6)*8) + 2;
[; ;pic18f85j94.h: 32538: extern volatile __bit CMP3IP @ (((unsigned) &IPR6)*8) + 2;
[; ;pic18f85j94.h: 32540: extern volatile __bit CMP3MD @ (((unsigned) &PMD4)*8) + 5;
[; ;pic18f85j94.h: 32542: extern volatile __bit CMPL01 @ (((unsigned) &PSTR1CON)*8) + 6;
[; ;pic18f85j94.h: 32544: extern volatile __bit CMPL02 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f85j94.h: 32546: extern volatile __bit CMPL03 @ (((unsigned) &PSTR3CON)*8) + 6;
[; ;pic18f85j94.h: 32548: extern volatile __bit CMPL11 @ (((unsigned) &PSTR1CON)*8) + 7;
[; ;pic18f85j94.h: 32550: extern volatile __bit CMPL12 @ (((unsigned) &PSTR2CON)*8) + 7;
[; ;pic18f85j94.h: 32552: extern volatile __bit CMPL13 @ (((unsigned) &PSTR3CON)*8) + 7;
[; ;pic18f85j94.h: 32554: extern volatile __bit COE1 @ (((unsigned) &CM1CON)*8) + 6;
[; ;pic18f85j94.h: 32556: extern volatile __bit COE2 @ (((unsigned) &CM2CON)*8) + 6;
[; ;pic18f85j94.h: 32558: extern volatile __bit COE3 @ (((unsigned) &CM3CON)*8) + 6;
[; ;pic18f85j94.h: 32560: extern volatile __bit CON1 @ (((unsigned) &CM1CON)*8) + 7;
[; ;pic18f85j94.h: 32562: extern volatile __bit CON2 @ (((unsigned) &CM2CON)*8) + 7;
[; ;pic18f85j94.h: 32564: extern volatile __bit CON3 @ (((unsigned) &CM3CON)*8) + 7;
[; ;pic18f85j94.h: 32566: extern volatile __bit COSC0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f85j94.h: 32568: extern volatile __bit COSC1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f85j94.h: 32570: extern volatile __bit COSC2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f85j94.h: 32572: extern volatile __bit CPDIV0 @ (((unsigned) &OSCCON4)*8) + 6;
[; ;pic18f85j94.h: 32574: extern volatile __bit CPDIV1 @ (((unsigned) &OSCCON4)*8) + 7;
[; ;pic18f85j94.h: 32576: extern volatile __bit CPEN @ (((unsigned) &LCDREG)*8) + 7;
[; ;pic18f85j94.h: 32578: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON)*8) + 5;
[; ;pic18f85j94.h: 32580: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON)*8) + 5;
[; ;pic18f85j94.h: 32582: extern volatile __bit CPOL3 @ (((unsigned) &CM3CON)*8) + 5;
[; ;pic18f85j94.h: 32584: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f85j94.h: 32586: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f85j94.h: 32588: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f85j94.h: 32590: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f85j94.h: 32592: extern volatile __bit CREF1 @ (((unsigned) &CM1CON)*8) + 2;
[; ;pic18f85j94.h: 32594: extern volatile __bit CREF2 @ (((unsigned) &CM2CON)*8) + 2;
[; ;pic18f85j94.h: 32596: extern volatile __bit CREF3 @ (((unsigned) &CM3CON)*8) + 2;
[; ;pic18f85j94.h: 32598: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f85j94.h: 32600: extern volatile __bit CS0 @ (((unsigned) &LCDCON)*8) + 3;
[; ;pic18f85j94.h: 32602: extern volatile __bit CS1 @ (((unsigned) &LCDCON)*8) + 4;
[; ;pic18f85j94.h: 32604: extern volatile __bit CSCNA @ (((unsigned) &ADCON2H)*8) + 2;
[; ;pic18f85j94.h: 32606: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f85j94.h: 32608: extern volatile __bit CSS0 @ (((unsigned) &ADCSS0L)*8) + 0;
[; ;pic18f85j94.h: 32610: extern volatile __bit CSS1 @ (((unsigned) &ADCSS0L)*8) + 1;
[; ;pic18f85j94.h: 32612: extern volatile __bit CSS10 @ (((unsigned) &ADCSS0H)*8) + 2;
[; ;pic18f85j94.h: 32614: extern volatile __bit CSS11 @ (((unsigned) &ADCSS0H)*8) + 3;
[; ;pic18f85j94.h: 32616: extern volatile __bit CSS12 @ (((unsigned) &ADCSS0H)*8) + 4;
[; ;pic18f85j94.h: 32618: extern volatile __bit CSS13 @ (((unsigned) &ADCSS0H)*8) + 5;
[; ;pic18f85j94.h: 32620: extern volatile __bit CSS14 @ (((unsigned) &ADCSS0H)*8) + 6;
[; ;pic18f85j94.h: 32622: extern volatile __bit CSS15 @ (((unsigned) &ADCSS0H)*8) + 7;
[; ;pic18f85j94.h: 32624: extern volatile __bit CSS16 @ (((unsigned) &ADCSS1L)*8) + 0;
[; ;pic18f85j94.h: 32626: extern volatile __bit CSS17 @ (((unsigned) &ADCSS1L)*8) + 1;
[; ;pic18f85j94.h: 32628: extern volatile __bit CSS18 @ (((unsigned) &ADCSS1L)*8) + 2;
[; ;pic18f85j94.h: 32630: extern volatile __bit CSS19 @ (((unsigned) &ADCSS1L)*8) + 3;
[; ;pic18f85j94.h: 32632: extern volatile __bit CSS2 @ (((unsigned) &ADCSS0L)*8) + 2;
[; ;pic18f85j94.h: 32634: extern volatile __bit CSS20 @ (((unsigned) &ADCSS1L)*8) + 4;
[; ;pic18f85j94.h: 32636: extern volatile __bit CSS21 @ (((unsigned) &ADCSS1L)*8) + 5;
[; ;pic18f85j94.h: 32638: extern volatile __bit CSS22 @ (((unsigned) &ADCSS1L)*8) + 6;
[; ;pic18f85j94.h: 32640: extern volatile __bit CSS23 @ (((unsigned) &ADCSS1L)*8) + 7;
[; ;pic18f85j94.h: 32642: extern volatile __bit CSS24 @ (((unsigned) &ADCSS1H)*8) + 0;
[; ;pic18f85j94.h: 32644: extern volatile __bit CSS25 @ (((unsigned) &ADCSS1H)*8) + 1;
[; ;pic18f85j94.h: 32646: extern volatile __bit CSS26 @ (((unsigned) &ADCSS1H)*8) + 2;
[; ;pic18f85j94.h: 32648: extern volatile __bit CSS27 @ (((unsigned) &ADCSS1H)*8) + 3;
[; ;pic18f85j94.h: 32650: extern volatile __bit CSS28 @ (((unsigned) &ADCSS1H)*8) + 4;
[; ;pic18f85j94.h: 32652: extern volatile __bit CSS29 @ (((unsigned) &ADCSS1H)*8) + 5;
[; ;pic18f85j94.h: 32654: extern volatile __bit CSS3 @ (((unsigned) &ADCSS0L)*8) + 3;
[; ;pic18f85j94.h: 32656: extern volatile __bit CSS30 @ (((unsigned) &ADCSS1H)*8) + 6;
[; ;pic18f85j94.h: 32658: extern volatile __bit CSS4 @ (((unsigned) &ADCSS0L)*8) + 4;
[; ;pic18f85j94.h: 32660: extern volatile __bit CSS5 @ (((unsigned) &ADCSS0L)*8) + 5;
[; ;pic18f85j94.h: 32662: extern volatile __bit CSS6 @ (((unsigned) &ADCSS0L)*8) + 6;
[; ;pic18f85j94.h: 32664: extern volatile __bit CSS7 @ (((unsigned) &ADCSS0L)*8) + 7;
[; ;pic18f85j94.h: 32666: extern volatile __bit CSS8 @ (((unsigned) &ADCSS0H)*8) + 0;
[; ;pic18f85j94.h: 32668: extern volatile __bit CSS9 @ (((unsigned) &ADCSS0H)*8) + 1;
[; ;pic18f85j94.h: 32670: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCON1)*8) + 7;
[; ;pic18f85j94.h: 32672: extern volatile __bit CTMUEN0 @ (((unsigned) &ADCTMUEN0L)*8) + 0;
[; ;pic18f85j94.h: 32674: extern volatile __bit CTMUEN1 @ (((unsigned) &ADCTMUEN0L)*8) + 1;
[; ;pic18f85j94.h: 32676: extern volatile __bit CTMUEN10 @ (((unsigned) &ADCTMUEN0H)*8) + 2;
[; ;pic18f85j94.h: 32678: extern volatile __bit CTMUEN11 @ (((unsigned) &ADCTMUEN0H)*8) + 3;
[; ;pic18f85j94.h: 32680: extern volatile __bit CTMUEN12 @ (((unsigned) &ADCTMUEN0H)*8) + 4;
[; ;pic18f85j94.h: 32682: extern volatile __bit CTMUEN13 @ (((unsigned) &ADCTMUEN0H)*8) + 5;
[; ;pic18f85j94.h: 32684: extern volatile __bit CTMUEN14 @ (((unsigned) &ADCTMUEN0H)*8) + 6;
[; ;pic18f85j94.h: 32686: extern volatile __bit CTMUEN15 @ (((unsigned) &ADCTMUEN0H)*8) + 7;
[; ;pic18f85j94.h: 32688: extern volatile __bit CTMUEN2 @ (((unsigned) &ADCTMUEN0L)*8) + 2;
[; ;pic18f85j94.h: 32690: extern volatile __bit CTMUEN20 @ (((unsigned) &ADCTMUEN1L)*8) + 4;
[; ;pic18f85j94.h: 32692: extern volatile __bit CTMUEN21 @ (((unsigned) &ADCTMUEN1L)*8) + 5;
[; ;pic18f85j94.h: 32694: extern volatile __bit CTMUEN22 @ (((unsigned) &ADCTMUEN1L)*8) + 6;
[; ;pic18f85j94.h: 32696: extern volatile __bit CTMUEN23 @ (((unsigned) &ADCTMUEN1L)*8) + 7;
[; ;pic18f85j94.h: 32698: extern volatile __bit CTMUEN3 @ (((unsigned) &ADCTMUEN0L)*8) + 3;
[; ;pic18f85j94.h: 32700: extern volatile __bit CTMUEN30 @ (((unsigned) &ADCTMUEN1H)*8) + 6;
[; ;pic18f85j94.h: 32702: extern volatile __bit CTMUEN4 @ (((unsigned) &ADCTMUEN0L)*8) + 4;
[; ;pic18f85j94.h: 32704: extern volatile __bit CTMUEN5 @ (((unsigned) &ADCTMUEN0L)*8) + 5;
[; ;pic18f85j94.h: 32706: extern volatile __bit CTMUEN6 @ (((unsigned) &ADCTMUEN0L)*8) + 6;
[; ;pic18f85j94.h: 32708: extern volatile __bit CTMUEN7 @ (((unsigned) &ADCTMUEN0L)*8) + 7;
[; ;pic18f85j94.h: 32710: extern volatile __bit CTMUEN8 @ (((unsigned) &ADCTMUEN0H)*8) + 0;
[; ;pic18f85j94.h: 32712: extern volatile __bit CTMUEN9 @ (((unsigned) &ADCTMUEN0H)*8) + 1;
[; ;pic18f85j94.h: 32714: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f85j94.h: 32716: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f85j94.h: 32718: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f85j94.h: 32720: extern volatile __bit CTMUMD @ (((unsigned) &PMD3)*8) + 6;
[; ;pic18f85j94.h: 32722: extern volatile __bit CTMUREQ @ (((unsigned) &ADCON5H)*8) + 5;
[; ;pic18f85j94.h: 32724: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCON1)*8) + 5;
[; ;pic18f85j94.h: 32726: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCON1)*8) + 0;
[; ;pic18f85j94.h: 32728: extern volatile __bit CTUMEN16 @ (((unsigned) &ADCTMUEN1L)*8) + 0;
[; ;pic18f85j94.h: 32730: extern volatile __bit CTUMEN17 @ (((unsigned) &ADCTMUEN1L)*8) + 1;
[; ;pic18f85j94.h: 32732: extern volatile __bit CTUMEN18 @ (((unsigned) &ADCTMUEN1L)*8) + 2;
[; ;pic18f85j94.h: 32734: extern volatile __bit CTUMEN19 @ (((unsigned) &ADCTMUEN1L)*8) + 3;
[; ;pic18f85j94.h: 32736: extern volatile __bit CTUMEN24 @ (((unsigned) &ADCTMUEN1H)*8) + 0;
[; ;pic18f85j94.h: 32738: extern volatile __bit CTUMEN25 @ (((unsigned) &ADCTMUEN1H)*8) + 1;
[; ;pic18f85j94.h: 32740: extern volatile __bit CTUMEN26 @ (((unsigned) &ADCTMUEN1H)*8) + 2;
[; ;pic18f85j94.h: 32742: extern volatile __bit CTUMEN27 @ (((unsigned) &ADCTMUEN1H)*8) + 3;
[; ;pic18f85j94.h: 32744: extern volatile __bit CTUMEN28 @ (((unsigned) &ADCTMUEN1H)*8) + 4;
[; ;pic18f85j94.h: 32746: extern volatile __bit CTUMEN29 @ (((unsigned) &ADCTMUEN1H)*8) + 5;
[; ;pic18f85j94.h: 32748: extern volatile __bit CVR0 @ (((unsigned) &CVRCONH)*8) + 0;
[; ;pic18f85j94.h: 32750: extern volatile __bit CVR1 @ (((unsigned) &CVRCONH)*8) + 1;
[; ;pic18f85j94.h: 32752: extern volatile __bit CVR2 @ (((unsigned) &CVRCONH)*8) + 2;
[; ;pic18f85j94.h: 32754: extern volatile __bit CVR3 @ (((unsigned) &CVRCONH)*8) + 3;
[; ;pic18f85j94.h: 32756: extern volatile __bit CVR4 @ (((unsigned) &CVRCONH)*8) + 4;
[; ;pic18f85j94.h: 32758: extern volatile __bit CVREN @ (((unsigned) &CVRCONL)*8) + 7;
[; ;pic18f85j94.h: 32760: extern volatile __bit CVRNSS @ (((unsigned) &CVRCONL)*8) + 0;
[; ;pic18f85j94.h: 32762: extern volatile __bit CVROE @ (((unsigned) &CVRCONL)*8) + 6;
[; ;pic18f85j94.h: 32764: extern volatile __bit CVRPSS0 @ (((unsigned) &CVRCONL)*8) + 4;
[; ;pic18f85j94.h: 32766: extern volatile __bit CVRPSS1 @ (((unsigned) &CVRCONL)*8) + 5;
[; ;pic18f85j94.h: 32768: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f85j94.h: 32770: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f85j94.h: 32772: extern volatile __bit DATA_ADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f85j94.h: 32774: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f85j94.h: 32776: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f85j94.h: 32778: extern volatile __bit DC10B0 @ (((unsigned) &CCP10CON)*8) + 4;
[; ;pic18f85j94.h: 32780: extern volatile __bit DC10B1 @ (((unsigned) &CCP10CON)*8) + 5;
[; ;pic18f85j94.h: 32782: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f85j94.h: 32784: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f85j94.h: 32786: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f85j94.h: 32788: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f85j94.h: 32790: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f85j94.h: 32792: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f85j94.h: 32794: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f85j94.h: 32796: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f85j94.h: 32798: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f85j94.h: 32800: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f85j94.h: 32802: extern volatile __bit DC6B0 @ (((unsigned) &CCP6CON)*8) + 4;
[; ;pic18f85j94.h: 32804: extern volatile __bit DC6B1 @ (((unsigned) &CCP6CON)*8) + 5;
[; ;pic18f85j94.h: 32806: extern volatile __bit DC7B0 @ (((unsigned) &CCP7CON)*8) + 4;
[; ;pic18f85j94.h: 32808: extern volatile __bit DC7B1 @ (((unsigned) &CCP7CON)*8) + 5;
[; ;pic18f85j94.h: 32810: extern volatile __bit DC8B0 @ (((unsigned) &CCP8CON)*8) + 4;
[; ;pic18f85j94.h: 32812: extern volatile __bit DC8B1 @ (((unsigned) &CCP8CON)*8) + 5;
[; ;pic18f85j94.h: 32814: extern volatile __bit DC9B0 @ (((unsigned) &CCP9CON)*8) + 4;
[; ;pic18f85j94.h: 32816: extern volatile __bit DC9B1 @ (((unsigned) &CCP9CON)*8) + 5;
[; ;pic18f85j94.h: 32818: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f85j94.h: 32820: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f85j94.h: 32822: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f85j94.h: 32824: extern volatile __bit DLYCYC0 @ (((unsigned) &DMACON2)*8) + 4;
[; ;pic18f85j94.h: 32826: extern volatile __bit DLYCYC1 @ (((unsigned) &DMACON2)*8) + 5;
[; ;pic18f85j94.h: 32828: extern volatile __bit DLYCYC2 @ (((unsigned) &DMACON2)*8) + 6;
[; ;pic18f85j94.h: 32830: extern volatile __bit DLYCYC3 @ (((unsigned) &DMACON2)*8) + 7;
[; ;pic18f85j94.h: 32832: extern volatile __bit DLYINTEN @ (((unsigned) &DMACON1)*8) + 1;
[; ;pic18f85j94.h: 32834: extern volatile __bit DMAEN @ (((unsigned) &DMACON1)*8) + 0;
[; ;pic18f85j94.h: 32836: extern volatile __bit DONE @ (((unsigned) &ADCON1L)*8) + 0;
[; ;pic18f85j94.h: 32838: extern volatile __bit DPSLP @ (((unsigned) &RCON4)*8) + 2;
[; ;pic18f85j94.h: 32840: extern volatile __bit DSBOR @ (((unsigned) &DSCONL)*8) + 1;
[; ;pic18f85j94.h: 32842: extern volatile __bit DSEN @ (((unsigned) &DSCONH)*8) + 7;
[; ;pic18f85j94.h: 32844: extern volatile __bit DSFLT @ (((unsigned) &DSWAKEL)*8) + 7;
[; ;pic18f85j94.h: 32846: extern volatile __bit DSICD @ (((unsigned) &DSWAKEL)*8) + 1;
[; ;pic18f85j94.h: 32848: extern volatile __bit DSINT0 @ (((unsigned) &DSWAKEH)*8) + 0;
[; ;pic18f85j94.h: 32850: extern volatile __bit DSMCLR @ (((unsigned) &DSWAKEL)*8) + 2;
[; ;pic18f85j94.h: 32852: extern volatile __bit DSPOR @ (((unsigned) &DSWAKEL)*8) + 0;
[; ;pic18f85j94.h: 32854: extern volatile __bit DSRTC @ (((unsigned) &DSWAKEL)*8) + 3;
[; ;pic18f85j94.h: 32856: extern volatile __bit DSULP @ (((unsigned) &DSWAKEL)*8) + 5;
[; ;pic18f85j94.h: 32858: extern volatile __bit DSWDT @ (((unsigned) &DSWAKEL)*8) + 4;
[; ;pic18f85j94.h: 32860: extern volatile __bit DTRXP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f85j94.h: 32862: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f85j94.h: 32864: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f85j94.h: 32866: extern volatile __bit DTRXP3 @ (((unsigned) &BAUDCON3)*8) + 5;
[; ;pic18f85j94.h: 32868: extern volatile __bit DTRXP4 @ (((unsigned) &BAUDCON4)*8) + 5;
[; ;pic18f85j94.h: 32870: extern volatile __bit DUPLEX0 @ (((unsigned) &DMACON1)*8) + 2;
[; ;pic18f85j94.h: 32872: extern volatile __bit DUPLEX1 @ (((unsigned) &DMACON1)*8) + 3;
[; ;pic18f85j94.h: 32874: extern volatile __bit D_A1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f85j94.h: 32876: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f85j94.h: 32878: extern volatile __bit D_NOT_A1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f85j94.h: 32880: extern volatile __bit D_NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f85j94.h: 32882: extern volatile __bit D_nA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f85j94.h: 32884: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f85j94.h: 32886: extern volatile __bit EBDIS @ (((unsigned) &MEMCON)*8) + 7;
[; ;pic18f85j94.h: 32888: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f85j94.h: 32890: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f85j94.h: 32892: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f85j94.h: 32894: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f85j94.h: 32896: extern volatile __bit ECCP1MD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18f85j94.h: 32898: extern volatile __bit ECCP1OD @ (((unsigned) &ODCON1)*8) + 6;
[; ;pic18f85j94.h: 32900: extern volatile __bit ECCP1R0 @ (((unsigned) &RPINR14_15)*8) + 4;
[; ;pic18f85j94.h: 32902: extern volatile __bit ECCP1R1 @ (((unsigned) &RPINR14_15)*8) + 5;
[; ;pic18f85j94.h: 32904: extern volatile __bit ECCP1R2 @ (((unsigned) &RPINR14_15)*8) + 6;
[; ;pic18f85j94.h: 32906: extern volatile __bit ECCP1R3 @ (((unsigned) &RPINR14_15)*8) + 7;
[; ;pic18f85j94.h: 32908: extern volatile __bit ECCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f85j94.h: 32910: extern volatile __bit ECCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f85j94.h: 32912: extern volatile __bit ECCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f85j94.h: 32914: extern volatile __bit ECCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f85j94.h: 32916: extern volatile __bit ECCP2MD @ (((unsigned) &PMD1)*8) + 7;
[; ;pic18f85j94.h: 32918: extern volatile __bit ECCP2OD @ (((unsigned) &ODCON1)*8) + 7;
[; ;pic18f85j94.h: 32920: extern volatile __bit ECCP2R0 @ (((unsigned) &RPINR16_17)*8) + 0;
[; ;pic18f85j94.h: 32922: extern volatile __bit ECCP2R1 @ (((unsigned) &RPINR16_17)*8) + 1;
[; ;pic18f85j94.h: 32924: extern volatile __bit ECCP2R2 @ (((unsigned) &RPINR16_17)*8) + 2;
[; ;pic18f85j94.h: 32926: extern volatile __bit ECCP2R3 @ (((unsigned) &RPINR16_17)*8) + 3;
[; ;pic18f85j94.h: 32928: extern volatile __bit ECCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f85j94.h: 32930: extern volatile __bit ECCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f85j94.h: 32932: extern volatile __bit ECCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f85j94.h: 32934: extern volatile __bit ECCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f85j94.h: 32936: extern volatile __bit ECCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f85j94.h: 32938: extern volatile __bit ECCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f85j94.h: 32940: extern volatile __bit ECCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f85j94.h: 32942: extern volatile __bit ECCP3MD @ (((unsigned) &PMD0)*8) + 0;
[; ;pic18f85j94.h: 32944: extern volatile __bit ECCP3OD @ (((unsigned) &ODCON2)*8) + 0;
[; ;pic18f85j94.h: 32946: extern volatile __bit ECCP3R0 @ (((unsigned) &RPINR16_17)*8) + 4;
[; ;pic18f85j94.h: 32948: extern volatile __bit ECCP3R1 @ (((unsigned) &RPINR16_17)*8) + 5;
[; ;pic18f85j94.h: 32950: extern volatile __bit ECCP3R2 @ (((unsigned) &RPINR16_17)*8) + 6;
[; ;pic18f85j94.h: 32952: extern volatile __bit ECCP3R3 @ (((unsigned) &RPINR16_17)*8) + 7;
[; ;pic18f85j94.h: 32954: extern volatile __bit EDG1EN @ (((unsigned) &CTMUCON4)*8) + 7;
[; ;pic18f85j94.h: 32956: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCON4)*8) + 6;
[; ;pic18f85j94.h: 32958: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCON4)*8) + 2;
[; ;pic18f85j94.h: 32960: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCON4)*8) + 3;
[; ;pic18f85j94.h: 32962: extern volatile __bit EDG1SEL2 @ (((unsigned) &CTMUCON4)*8) + 4;
[; ;pic18f85j94.h: 32964: extern volatile __bit EDG1SEL3 @ (((unsigned) &CTMUCON4)*8) + 5;
[; ;pic18f85j94.h: 32966: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCON4)*8) + 0;
[; ;pic18f85j94.h: 32968: extern volatile __bit EDG2EN @ (((unsigned) &CTMUCON3)*8) + 7;
[; ;pic18f85j94.h: 32970: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCON3)*8) + 6;
[; ;pic18f85j94.h: 32972: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCON3)*8) + 2;
[; ;pic18f85j94.h: 32974: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCON3)*8) + 3;
[; ;pic18f85j94.h: 32976: extern volatile __bit EDG2SEL2 @ (((unsigned) &CTMUCON3)*8) + 4;
[; ;pic18f85j94.h: 32978: extern volatile __bit EDG2SEL3 @ (((unsigned) &CTMUCON3)*8) + 5;
[; ;pic18f85j94.h: 32980: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCON4)*8) + 1;
[; ;pic18f85j94.h: 32982: extern volatile __bit EDGEN @ (((unsigned) &CTMUCON1)*8) + 3;
[; ;pic18f85j94.h: 32984: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCON1)*8) + 2;
[; ;pic18f85j94.h: 32986: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f85j94.h: 32988: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f85j94.h: 32990: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f85j94.h: 32992: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f85j94.h: 32994: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f85j94.h: 32996: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f85j94.h: 32998: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f85j94.h: 33000: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f85j94.h: 33002: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f85j94.h: 33004: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f85j94.h: 33006: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f85j94.h: 33008: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f85j94.h: 33010: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f85j94.h: 33012: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f85j94.h: 33014: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f85j94.h: 33016: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f85j94.h: 33018: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f85j94.h: 33020: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f85j94.h: 33022: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f85j94.h: 33024: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f85j94.h: 33026: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f85j94.h: 33028: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f85j94.h: 33030: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f85j94.h: 33032: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f85j94.h: 33034: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f85j94.h: 33036: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f85j94.h: 33038: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f85j94.h: 33040: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f85j94.h: 33042: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f85j94.h: 33044: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f85j94.h: 33046: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f85j94.h: 33048: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f85j94.h: 33050: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f85j94.h: 33052: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f85j94.h: 33054: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f85j94.h: 33056: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f85j94.h: 33058: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f85j94.h: 33060: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f85j94.h: 33062: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f85j94.h: 33064: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f85j94.h: 33066: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f85j94.h: 33068: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f85j94.h: 33070: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f85j94.h: 33072: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f85j94.h: 33074: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f85j94.h: 33076: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f85j94.h: 33078: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f85j94.h: 33080: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f85j94.h: 33082: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f85j94.h: 33084: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f85j94.h: 33086: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f85j94.h: 33088: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f85j94.h: 33090: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f85j94.h: 33092: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f85j94.h: 33094: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f85j94.h: 33096: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f85j94.h: 33098: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f85j94.h: 33100: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f85j94.h: 33102: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f85j94.h: 33104: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f85j94.h: 33106: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f85j94.h: 33108: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f85j94.h: 33110: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f85j94.h: 33112: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f85j94.h: 33114: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f85j94.h: 33116: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f85j94.h: 33118: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f85j94.h: 33120: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f85j94.h: 33122: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f85j94.h: 33124: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f85j94.h: 33126: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f85j94.h: 33128: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f85j94.h: 33130: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f85j94.h: 33132: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f85j94.h: 33134: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f85j94.h: 33136: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f85j94.h: 33138: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f85j94.h: 33140: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f85j94.h: 33142: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f85j94.h: 33144: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f85j94.h: 33146: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f85j94.h: 33148: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f85j94.h: 33150: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f85j94.h: 33152: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f85j94.h: 33154: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f85j94.h: 33156: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f85j94.h: 33158: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f85j94.h: 33160: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f85j94.h: 33162: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f85j94.h: 33164: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f85j94.h: 33166: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f85j94.h: 33168: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f85j94.h: 33170: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f85j94.h: 33172: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f85j94.h: 33174: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f85j94.h: 33176: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f85j94.h: 33178: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f85j94.h: 33180: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f85j94.h: 33182: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f85j94.h: 33184: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f85j94.h: 33186: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f85j94.h: 33188: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f85j94.h: 33190: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f85j94.h: 33192: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f85j94.h: 33194: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f85j94.h: 33196: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f85j94.h: 33198: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f85j94.h: 33200: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f85j94.h: 33202: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f85j94.h: 33204: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f85j94.h: 33206: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f85j94.h: 33208: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f85j94.h: 33210: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f85j94.h: 33212: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f85j94.h: 33214: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f85j94.h: 33216: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f85j94.h: 33218: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f85j94.h: 33220: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f85j94.h: 33222: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f85j94.h: 33224: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f85j94.h: 33226: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f85j94.h: 33228: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f85j94.h: 33230: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f85j94.h: 33232: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f85j94.h: 33234: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON)*8) + 3;
[; ;pic18f85j94.h: 33236: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON)*8) + 3;
[; ;pic18f85j94.h: 33238: extern volatile __bit EVPOL03 @ (((unsigned) &CM3CON)*8) + 3;
[; ;pic18f85j94.h: 33240: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON)*8) + 4;
[; ;pic18f85j94.h: 33242: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON)*8) + 4;
[; ;pic18f85j94.h: 33244: extern volatile __bit EVPOL13 @ (((unsigned) &CM3CON)*8) + 4;
[; ;pic18f85j94.h: 33246: extern volatile __bit EVPOL15 @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f85j94.h: 33248: extern volatile __bit EXTR @ (((unsigned) &RCON2)*8) + 7;
[; ;pic18f85j94.h: 33250: extern volatile __bit EXTSAM @ (((unsigned) &ADCON3H)*8) + 6;
[; ;pic18f85j94.h: 33252: extern volatile __bit FLT0R0 @ (((unsigned) &RPINR14_15)*8) + 0;
[; ;pic18f85j94.h: 33254: extern volatile __bit FLT0R1 @ (((unsigned) &RPINR14_15)*8) + 1;
[; ;pic18f85j94.h: 33256: extern volatile __bit FLT0R2 @ (((unsigned) &RPINR14_15)*8) + 2;
[; ;pic18f85j94.h: 33258: extern volatile __bit FLT0R3 @ (((unsigned) &RPINR14_15)*8) + 3;
[; ;pic18f85j94.h: 33260: extern volatile __bit FORM0 @ (((unsigned) &ADCON1H)*8) + 0;
[; ;pic18f85j94.h: 33262: extern volatile __bit FORM1 @ (((unsigned) &ADCON1H)*8) + 1;
[; ;pic18f85j94.h: 33264: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f85j94.h: 33266: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f85j94.h: 33268: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f85j94.h: 33270: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f85j94.h: 33272: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f85j94.h: 33274: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f85j94.h: 33276: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f85j94.h: 33278: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f85j94.h: 33280: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f85j94.h: 33282: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f85j94.h: 33284: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f85j94.h: 33286: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f85j94.h: 33288: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f85j94.h: 33290: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f85j94.h: 33292: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f85j94.h: 33294: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f85j94.h: 33296: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f85j94.h: 33298: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f85j94.h: 33300: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f85j94.h: 33302: extern volatile __bit HALFSEC @ (((unsigned) &RTCCON1)*8) + 3;
[; ;pic18f85j94.h: 33304: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f85j94.h: 33306: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f85j94.h: 33308: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f85j94.h: 33310: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f85j94.h: 33312: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f85j94.h: 33314: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f85j94.h: 33316: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f85j94.h: 33318: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f85j94.h: 33320: extern volatile __bit I2C_DAT1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f85j94.h: 33322: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f85j94.h: 33324: extern volatile __bit I2C_READ1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f85j94.h: 33326: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f85j94.h: 33328: extern volatile __bit I2C_START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f85j94.h: 33330: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f85j94.h: 33332: extern volatile __bit IBF @ (((unsigned) &PSPCON)*8) + 7;
[; ;pic18f85j94.h: 33334: extern volatile __bit IBOV @ (((unsigned) &PSPCON)*8) + 5;
[; ;pic18f85j94.h: 33336: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCON1)*8) + 1;
[; ;pic18f85j94.h: 33338: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f85j94.h: 33340: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f85j94.h: 33342: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f85j94.h: 33344: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f85j94.h: 33346: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f85j94.h: 33348: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f85j94.h: 33350: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f85j94.h: 33352: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f85j94.h: 33354: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f85j94.h: 33356: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f85j94.h: 33358: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f85j94.h: 33360: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f85j94.h: 33362: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f85j94.h: 33364: extern volatile __bit INT1R0 @ (((unsigned) &RPINR26_27)*8) + 0;
[; ;pic18f85j94.h: 33366: extern volatile __bit INT1R1 @ (((unsigned) &RPINR26_27)*8) + 1;
[; ;pic18f85j94.h: 33368: extern volatile __bit INT1R2 @ (((unsigned) &RPINR26_27)*8) + 2;
[; ;pic18f85j94.h: 33370: extern volatile __bit INT1R3 @ (((unsigned) &RPINR26_27)*8) + 3;
[; ;pic18f85j94.h: 33372: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f85j94.h: 33374: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f85j94.h: 33376: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f85j94.h: 33378: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f85j94.h: 33380: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f85j94.h: 33382: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f85j94.h: 33384: extern volatile __bit INT2R0 @ (((unsigned) &RPINR26_27)*8) + 4;
[; ;pic18f85j94.h: 33386: extern volatile __bit INT2R1 @ (((unsigned) &RPINR26_27)*8) + 5;
[; ;pic18f85j94.h: 33388: extern volatile __bit INT2R2 @ (((unsigned) &RPINR26_27)*8) + 6;
[; ;pic18f85j94.h: 33390: extern volatile __bit INT2R3 @ (((unsigned) &RPINR26_27)*8) + 7;
[; ;pic18f85j94.h: 33392: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f85j94.h: 33394: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f85j94.h: 33396: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f85j94.h: 33398: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f85j94.h: 33400: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f85j94.h: 33402: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f85j94.h: 33404: extern volatile __bit INT3R0 @ (((unsigned) &RPINR28_29)*8) + 0;
[; ;pic18f85j94.h: 33406: extern volatile __bit INT3R1 @ (((unsigned) &RPINR28_29)*8) + 1;
[; ;pic18f85j94.h: 33408: extern volatile __bit INT3R2 @ (((unsigned) &RPINR28_29)*8) + 2;
[; ;pic18f85j94.h: 33410: extern volatile __bit INT3R3 @ (((unsigned) &RPINR28_29)*8) + 3;
[; ;pic18f85j94.h: 33412: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f85j94.h: 33414: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f85j94.h: 33416: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f85j94.h: 33418: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f85j94.h: 33420: extern volatile __bit INTLVL0 @ (((unsigned) &DMACON2)*8) + 0;
[; ;pic18f85j94.h: 33422: extern volatile __bit INTLVL1 @ (((unsigned) &DMACON2)*8) + 1;
[; ;pic18f85j94.h: 33424: extern volatile __bit INTLVL2 @ (((unsigned) &DMACON2)*8) + 2;
[; ;pic18f85j94.h: 33426: extern volatile __bit INTLVL3 @ (((unsigned) &DMACON2)*8) + 3;
[; ;pic18f85j94.h: 33428: extern volatile __bit IOC0R0 @ (((unsigned) &RPINR18_19)*8) + 0;
[; ;pic18f85j94.h: 33430: extern volatile __bit IOC0R1 @ (((unsigned) &RPINR18_19)*8) + 1;
[; ;pic18f85j94.h: 33432: extern volatile __bit IOC0R2 @ (((unsigned) &RPINR18_19)*8) + 2;
[; ;pic18f85j94.h: 33434: extern volatile __bit IOC0R3 @ (((unsigned) &RPINR18_19)*8) + 3;
[; ;pic18f85j94.h: 33436: extern volatile __bit IOC1R0 @ (((unsigned) &RPINR18_19)*8) + 4;
[; ;pic18f85j94.h: 33438: extern volatile __bit IOC1R1 @ (((unsigned) &RPINR18_19)*8) + 5;
[; ;pic18f85j94.h: 33440: extern volatile __bit IOC1R2 @ (((unsigned) &RPINR18_19)*8) + 6;
[; ;pic18f85j94.h: 33442: extern volatile __bit IOC1R3 @ (((unsigned) &RPINR18_19)*8) + 7;
[; ;pic18f85j94.h: 33444: extern volatile __bit IOC2R0 @ (((unsigned) &RPINR20_21)*8) + 0;
[; ;pic18f85j94.h: 33446: extern volatile __bit IOC2R1 @ (((unsigned) &RPINR20_21)*8) + 1;
[; ;pic18f85j94.h: 33448: extern volatile __bit IOC2R2 @ (((unsigned) &RPINR20_21)*8) + 2;
[; ;pic18f85j94.h: 33450: extern volatile __bit IOC2R3 @ (((unsigned) &RPINR20_21)*8) + 3;
[; ;pic18f85j94.h: 33452: extern volatile __bit IOC3R0 @ (((unsigned) &RPINR20_21)*8) + 4;
[; ;pic18f85j94.h: 33454: extern volatile __bit IOC3R1 @ (((unsigned) &RPINR20_21)*8) + 5;
[; ;pic18f85j94.h: 33456: extern volatile __bit IOC3R2 @ (((unsigned) &RPINR20_21)*8) + 6;
[; ;pic18f85j94.h: 33458: extern volatile __bit IOC3R3 @ (((unsigned) &RPINR20_21)*8) + 7;
[; ;pic18f85j94.h: 33460: extern volatile __bit IOC4R0 @ (((unsigned) &RPINR22_23)*8) + 0;
[; ;pic18f85j94.h: 33462: extern volatile __bit IOC4R1 @ (((unsigned) &RPINR22_23)*8) + 1;
[; ;pic18f85j94.h: 33464: extern volatile __bit IOC4R2 @ (((unsigned) &RPINR22_23)*8) + 2;
[; ;pic18f85j94.h: 33466: extern volatile __bit IOC4R3 @ (((unsigned) &RPINR22_23)*8) + 3;
[; ;pic18f85j94.h: 33468: extern volatile __bit IOC5R0 @ (((unsigned) &RPINR22_23)*8) + 4;
[; ;pic18f85j94.h: 33470: extern volatile __bit IOC5R1 @ (((unsigned) &RPINR22_23)*8) + 5;
[; ;pic18f85j94.h: 33472: extern volatile __bit IOC5R2 @ (((unsigned) &RPINR22_23)*8) + 6;
[; ;pic18f85j94.h: 33474: extern volatile __bit IOC5R3 @ (((unsigned) &RPINR22_23)*8) + 7;
[; ;pic18f85j94.h: 33476: extern volatile __bit IOC6R0 @ (((unsigned) &RPINR24_25)*8) + 0;
[; ;pic18f85j94.h: 33478: extern volatile __bit IOC6R1 @ (((unsigned) &RPINR24_25)*8) + 1;
[; ;pic18f85j94.h: 33480: extern volatile __bit IOC6R2 @ (((unsigned) &RPINR24_25)*8) + 2;
[; ;pic18f85j94.h: 33482: extern volatile __bit IOC6R3 @ (((unsigned) &RPINR24_25)*8) + 3;
[; ;pic18f85j94.h: 33484: extern volatile __bit IOC7R0 @ (((unsigned) &RPINR24_25)*8) + 4;
[; ;pic18f85j94.h: 33486: extern volatile __bit IOC7R1 @ (((unsigned) &RPINR24_25)*8) + 5;
[; ;pic18f85j94.h: 33488: extern volatile __bit IOC7R2 @ (((unsigned) &RPINR24_25)*8) + 6;
[; ;pic18f85j94.h: 33490: extern volatile __bit IOC7R3 @ (((unsigned) &RPINR24_25)*8) + 7;
[; ;pic18f85j94.h: 33492: extern volatile __bit IOCF0 @ (((unsigned) &IOCF)*8) + 0;
[; ;pic18f85j94.h: 33494: extern volatile __bit IOCF1 @ (((unsigned) &IOCF)*8) + 1;
[; ;pic18f85j94.h: 33496: extern volatile __bit IOCF2 @ (((unsigned) &IOCF)*8) + 2;
[; ;pic18f85j94.h: 33498: extern volatile __bit IOCF3 @ (((unsigned) &IOCF)*8) + 3;
[; ;pic18f85j94.h: 33500: extern volatile __bit IOCF4 @ (((unsigned) &IOCF)*8) + 4;
[; ;pic18f85j94.h: 33502: extern volatile __bit IOCF5 @ (((unsigned) &IOCF)*8) + 5;
[; ;pic18f85j94.h: 33504: extern volatile __bit IOCF6 @ (((unsigned) &IOCF)*8) + 6;
[; ;pic18f85j94.h: 33506: extern volatile __bit IOCF7 @ (((unsigned) &IOCF)*8) + 7;
[; ;pic18f85j94.h: 33508: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f85j94.h: 33510: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f85j94.h: 33512: extern volatile __bit IOCIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f85j94.h: 33514: extern volatile __bit IOCMD @ (((unsigned) &PMD4)*8) + 3;
[; ;pic18f85j94.h: 33516: extern volatile __bit IOCN0 @ (((unsigned) &IOCN)*8) + 0;
[; ;pic18f85j94.h: 33518: extern volatile __bit IOCN1 @ (((unsigned) &IOCN)*8) + 1;
[; ;pic18f85j94.h: 33520: extern volatile __bit IOCN2 @ (((unsigned) &IOCN)*8) + 2;
[; ;pic18f85j94.h: 33522: extern volatile __bit IOCN3 @ (((unsigned) &IOCN)*8) + 3;
[; ;pic18f85j94.h: 33524: extern volatile __bit IOCN4 @ (((unsigned) &IOCN)*8) + 4;
[; ;pic18f85j94.h: 33526: extern volatile __bit IOCN5 @ (((unsigned) &IOCN)*8) + 5;
[; ;pic18f85j94.h: 33528: extern volatile __bit IOCN6 @ (((unsigned) &IOCN)*8) + 6;
[; ;pic18f85j94.h: 33530: extern volatile __bit IOCN7 @ (((unsigned) &IOCN)*8) + 7;
[; ;pic18f85j94.h: 33532: extern volatile __bit IOCP0 @ (((unsigned) &IOCP)*8) + 0;
[; ;pic18f85j94.h: 33534: extern volatile __bit IOCP1 @ (((unsigned) &IOCP)*8) + 1;
[; ;pic18f85j94.h: 33536: extern volatile __bit IOCP2 @ (((unsigned) &IOCP)*8) + 2;
[; ;pic18f85j94.h: 33538: extern volatile __bit IOCP3 @ (((unsigned) &IOCP)*8) + 3;
[; ;pic18f85j94.h: 33540: extern volatile __bit IOCP4 @ (((unsigned) &IOCP)*8) + 4;
[; ;pic18f85j94.h: 33542: extern volatile __bit IOCP5 @ (((unsigned) &IOCP)*8) + 5;
[; ;pic18f85j94.h: 33544: extern volatile __bit IOCP6 @ (((unsigned) &IOCP)*8) + 6;
[; ;pic18f85j94.h: 33546: extern volatile __bit IOCP7 @ (((unsigned) &IOCP)*8) + 7;
[; ;pic18f85j94.h: 33548: extern volatile __bit IOLOCK @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f85j94.h: 33550: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f85j94.h: 33552: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON3)*8) + 0;
[; ;pic18f85j94.h: 33554: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON3)*8) + 1;
[; ;pic18f85j94.h: 33556: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON3)*8) + 2;
[; ;pic18f85j94.h: 33558: extern volatile __bit IRNG0 @ (((unsigned) &CTMUCON2)*8) + 0;
[; ;pic18f85j94.h: 33560: extern volatile __bit IRNG1 @ (((unsigned) &CTMUCON2)*8) + 1;
[; ;pic18f85j94.h: 33562: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f85j94.h: 33564: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUCON2)*8) + 2;
[; ;pic18f85j94.h: 33566: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUCON2)*8) + 3;
[; ;pic18f85j94.h: 33568: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUCON2)*8) + 4;
[; ;pic18f85j94.h: 33570: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUCON2)*8) + 5;
[; ;pic18f85j94.h: 33572: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUCON2)*8) + 6;
[; ;pic18f85j94.h: 33574: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUCON2)*8) + 7;
[; ;pic18f85j94.h: 33576: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f85j94.h: 33578: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f85j94.h: 33580: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f85j94.h: 33582: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f85j94.h: 33584: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f85j94.h: 33586: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f85j94.h: 33588: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f85j94.h: 33590: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f85j94.h: 33592: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f85j94.h: 33594: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f85j94.h: 33596: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f85j94.h: 33598: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f85j94.h: 33600: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f85j94.h: 33602: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f85j94.h: 33604: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f85j94.h: 33606: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f85j94.h: 33608: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f85j94.h: 33610: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f85j94.h: 33612: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f85j94.h: 33614: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f85j94.h: 33616: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f85j94.h: 33618: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f85j94.h: 33620: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f85j94.h: 33622: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f85j94.h: 33624: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f85j94.h: 33626: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f85j94.h: 33628: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f85j94.h: 33630: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f85j94.h: 33632: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f85j94.h: 33634: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f85j94.h: 33636: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f85j94.h: 33638: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f85j94.h: 33640: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f85j94.h: 33642: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f85j94.h: 33644: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f85j94.h: 33646: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f85j94.h: 33648: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f85j94.h: 33650: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f85j94.h: 33652: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f85j94.h: 33654: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f85j94.h: 33656: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f85j94.h: 33658: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f85j94.h: 33660: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f85j94.h: 33662: extern volatile __bit LATE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f85j94.h: 33664: extern volatile __bit LATE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f85j94.h: 33666: extern volatile __bit LATE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f85j94.h: 33668: extern volatile __bit LATE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f85j94.h: 33670: extern volatile __bit LATE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f85j94.h: 33672: extern volatile __bit LATF2 @ (((unsigned) &LATF)*8) + 2;
[; ;pic18f85j94.h: 33674: extern volatile __bit LATF3 @ (((unsigned) &LATF)*8) + 3;
[; ;pic18f85j94.h: 33676: extern volatile __bit LATF4 @ (((unsigned) &LATF)*8) + 4;
[; ;pic18f85j94.h: 33678: extern volatile __bit LATF5 @ (((unsigned) &LATF)*8) + 5;
[; ;pic18f85j94.h: 33680: extern volatile __bit LATF6 @ (((unsigned) &LATF)*8) + 6;
[; ;pic18f85j94.h: 33682: extern volatile __bit LATF7 @ (((unsigned) &LATF)*8) + 7;
[; ;pic18f85j94.h: 33684: extern volatile __bit LATG0 @ (((unsigned) &LATG)*8) + 0;
[; ;pic18f85j94.h: 33686: extern volatile __bit LATG1 @ (((unsigned) &LATG)*8) + 1;
[; ;pic18f85j94.h: 33688: extern volatile __bit LATG2 @ (((unsigned) &LATG)*8) + 2;
[; ;pic18f85j94.h: 33690: extern volatile __bit LATG3 @ (((unsigned) &LATG)*8) + 3;
[; ;pic18f85j94.h: 33692: extern volatile __bit LATG4 @ (((unsigned) &LATG)*8) + 4;
[; ;pic18f85j94.h: 33694: extern volatile __bit LATH0 @ (((unsigned) &LATH)*8) + 0;
[; ;pic18f85j94.h: 33696: extern volatile __bit LATH1 @ (((unsigned) &LATH)*8) + 1;
[; ;pic18f85j94.h: 33698: extern volatile __bit LATH2 @ (((unsigned) &LATH)*8) + 2;
[; ;pic18f85j94.h: 33700: extern volatile __bit LATH3 @ (((unsigned) &LATH)*8) + 3;
[; ;pic18f85j94.h: 33702: extern volatile __bit LATH4 @ (((unsigned) &LATH)*8) + 4;
[; ;pic18f85j94.h: 33704: extern volatile __bit LATH5 @ (((unsigned) &LATH)*8) + 5;
[; ;pic18f85j94.h: 33706: extern volatile __bit LATH6 @ (((unsigned) &LATH)*8) + 6;
[; ;pic18f85j94.h: 33708: extern volatile __bit LATH7 @ (((unsigned) &LATH)*8) + 7;
[; ;pic18f85j94.h: 33710: extern volatile __bit LATJ0 @ (((unsigned) &LATJ)*8) + 0;
[; ;pic18f85j94.h: 33712: extern volatile __bit LATJ1 @ (((unsigned) &LATJ)*8) + 1;
[; ;pic18f85j94.h: 33714: extern volatile __bit LATJ2 @ (((unsigned) &LATJ)*8) + 2;
[; ;pic18f85j94.h: 33716: extern volatile __bit LATJ3 @ (((unsigned) &LATJ)*8) + 3;
[; ;pic18f85j94.h: 33718: extern volatile __bit LATJ4 @ (((unsigned) &LATJ)*8) + 4;
[; ;pic18f85j94.h: 33720: extern volatile __bit LATJ5 @ (((unsigned) &LATJ)*8) + 5;
[; ;pic18f85j94.h: 33722: extern volatile __bit LATJ6 @ (((unsigned) &LATJ)*8) + 6;
[; ;pic18f85j94.h: 33724: extern volatile __bit LATJ7 @ (((unsigned) &LATJ)*8) + 7;
[; ;pic18f85j94.h: 33726: extern volatile __bit LATVP0 @ (((unsigned) &LATVP)*8) + 0;
[; ;pic18f85j94.h: 33728: extern volatile __bit LATVP1 @ (((unsigned) &LATVP)*8) + 1;
[; ;pic18f85j94.h: 33730: extern volatile __bit LATVP2 @ (((unsigned) &LATVP)*8) + 2;
[; ;pic18f85j94.h: 33732: extern volatile __bit LATVP3 @ (((unsigned) &LATVP)*8) + 3;
[; ;pic18f85j94.h: 33734: extern volatile __bit LATVP4 @ (((unsigned) &LATVP)*8) + 4;
[; ;pic18f85j94.h: 33736: extern volatile __bit LATVP5 @ (((unsigned) &LATVP)*8) + 5;
[; ;pic18f85j94.h: 33738: extern volatile __bit LATVP6 @ (((unsigned) &LATVP)*8) + 6;
[; ;pic18f85j94.h: 33740: extern volatile __bit LATVP7 @ (((unsigned) &LATVP)*8) + 7;
[; ;pic18f85j94.h: 33742: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f85j94.h: 33744: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f85j94.h: 33746: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f85j94.h: 33748: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f85j94.h: 33750: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f85j94.h: 33752: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f85j94.h: 33754: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f85j94.h: 33756: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f85j94.h: 33758: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f85j94.h: 33760: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f85j94.h: 33762: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f85j94.h: 33764: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f85j94.h: 33766: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f85j94.h: 33768: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f85j94.h: 33770: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f85j94.h: 33772: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f85j94.h: 33774: extern volatile __bit LCDA @ (((unsigned) &LCDPS)*8) + 5;
[; ;pic18f85j94.h: 33776: extern volatile __bit LCDCST0 @ (((unsigned) &LCDREF)*8) + 3;
[; ;pic18f85j94.h: 33778: extern volatile __bit LCDCST1 @ (((unsigned) &LCDREF)*8) + 4;
[; ;pic18f85j94.h: 33780: extern volatile __bit LCDCST2 @ (((unsigned) &LCDREF)*8) + 5;
[; ;pic18f85j94.h: 33782: extern volatile __bit LCDEN @ (((unsigned) &LCDCON)*8) + 7;
[; ;pic18f85j94.h: 33784: extern volatile __bit LCDIE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f85j94.h: 33786: extern volatile __bit LCDIF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f85j94.h: 33788: extern volatile __bit LCDIP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f85j94.h: 33790: extern volatile __bit LCDIRE @ (((unsigned) &LCDREF)*8) + 7;
[; ;pic18f85j94.h: 33792: extern volatile __bit LCDMD @ (((unsigned) &PMD3)*8) + 3;
[; ;pic18f85j94.h: 33794: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f85j94.h: 33796: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f85j94.h: 33798: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f85j94.h: 33800: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f85j94.h: 33802: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f85j94.h: 33804: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f85j94.h: 33806: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f85j94.h: 33808: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f85j94.h: 33810: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f85j94.h: 33812: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f85j94.h: 33814: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f85j94.h: 33816: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f85j94.h: 33818: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f85j94.h: 33820: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f85j94.h: 33822: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f85j94.h: 33824: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f85j94.h: 33826: extern volatile __bit LF2 @ (((unsigned) &LATF)*8) + 2;
[; ;pic18f85j94.h: 33828: extern volatile __bit LF3 @ (((unsigned) &LATF)*8) + 3;
[; ;pic18f85j94.h: 33830: extern volatile __bit LF4 @ (((unsigned) &LATF)*8) + 4;
[; ;pic18f85j94.h: 33832: extern volatile __bit LF5 @ (((unsigned) &LATF)*8) + 5;
[; ;pic18f85j94.h: 33834: extern volatile __bit LF6 @ (((unsigned) &LATF)*8) + 6;
[; ;pic18f85j94.h: 33836: extern volatile __bit LF7 @ (((unsigned) &LATF)*8) + 7;
[; ;pic18f85j94.h: 33838: extern volatile __bit LG0 @ (((unsigned) &LATG)*8) + 0;
[; ;pic18f85j94.h: 33840: extern volatile __bit LG1 @ (((unsigned) &LATG)*8) + 1;
[; ;pic18f85j94.h: 33842: extern volatile __bit LG2 @ (((unsigned) &LATG)*8) + 2;
[; ;pic18f85j94.h: 33844: extern volatile __bit LG3 @ (((unsigned) &LATG)*8) + 3;
[; ;pic18f85j94.h: 33846: extern volatile __bit LG4 @ (((unsigned) &LATG)*8) + 4;
[; ;pic18f85j94.h: 33848: extern volatile __bit LH0 @ (((unsigned) &LATH)*8) + 0;
[; ;pic18f85j94.h: 33850: extern volatile __bit LH1 @ (((unsigned) &LATH)*8) + 1;
[; ;pic18f85j94.h: 33852: extern volatile __bit LH2 @ (((unsigned) &LATH)*8) + 2;
[; ;pic18f85j94.h: 33854: extern volatile __bit LH3 @ (((unsigned) &LATH)*8) + 3;
[; ;pic18f85j94.h: 33856: extern volatile __bit LH4 @ (((unsigned) &LATH)*8) + 4;
[; ;pic18f85j94.h: 33858: extern volatile __bit LH5 @ (((unsigned) &LATH)*8) + 5;
[; ;pic18f85j94.h: 33860: extern volatile __bit LH6 @ (((unsigned) &LATH)*8) + 6;
[; ;pic18f85j94.h: 33862: extern volatile __bit LH7 @ (((unsigned) &LATH)*8) + 7;
[; ;pic18f85j94.h: 33864: extern volatile __bit LJ0 @ (((unsigned) &LATJ)*8) + 0;
[; ;pic18f85j94.h: 33866: extern volatile __bit LJ1 @ (((unsigned) &LATJ)*8) + 1;
[; ;pic18f85j94.h: 33868: extern volatile __bit LJ2 @ (((unsigned) &LATJ)*8) + 2;
[; ;pic18f85j94.h: 33870: extern volatile __bit LJ3 @ (((unsigned) &LATJ)*8) + 3;
[; ;pic18f85j94.h: 33872: extern volatile __bit LJ4 @ (((unsigned) &LATJ)*8) + 4;
[; ;pic18f85j94.h: 33874: extern volatile __bit LJ5 @ (((unsigned) &LATJ)*8) + 5;
[; ;pic18f85j94.h: 33876: extern volatile __bit LJ6 @ (((unsigned) &LATJ)*8) + 6;
[; ;pic18f85j94.h: 33878: extern volatile __bit LJ7 @ (((unsigned) &LATJ)*8) + 7;
[; ;pic18f85j94.h: 33880: extern volatile __bit LMUX0 @ (((unsigned) &LCDCON)*8) + 0;
[; ;pic18f85j94.h: 33882: extern volatile __bit LMUX1 @ (((unsigned) &LCDCON)*8) + 1;
[; ;pic18f85j94.h: 33884: extern volatile __bit LMUX2 @ (((unsigned) &LCDCON)*8) + 2;
[; ;pic18f85j94.h: 33886: extern volatile __bit LOCK @ (((unsigned) &OSCCON2)*8) + 5;
[; ;pic18f85j94.h: 33888: extern volatile __bit LP0 @ (((unsigned) &LCDPS)*8) + 0;
[; ;pic18f85j94.h: 33890: extern volatile __bit LP1 @ (((unsigned) &LCDPS)*8) + 1;
[; ;pic18f85j94.h: 33892: extern volatile __bit LP2 @ (((unsigned) &LCDPS)*8) + 2;
[; ;pic18f85j94.h: 33894: extern volatile __bit LP3 @ (((unsigned) &LCDPS)*8) + 3;
[; ;pic18f85j94.h: 33896: extern volatile __bit LPENA @ (((unsigned) &ADCON5H)*8) + 6;
[; ;pic18f85j94.h: 33898: extern volatile __bit LRLAP0 @ (((unsigned) &LCDRL)*8) + 6;
[; ;pic18f85j94.h: 33900: extern volatile __bit LRLAP1 @ (((unsigned) &LCDRL)*8) + 7;
[; ;pic18f85j94.h: 33902: extern volatile __bit LRLAT0 @ (((unsigned) &LCDRL)*8) + 0;
[; ;pic18f85j94.h: 33904: extern volatile __bit LRLAT1 @ (((unsigned) &LCDRL)*8) + 1;
[; ;pic18f85j94.h: 33906: extern volatile __bit LRLAT2 @ (((unsigned) &LCDRL)*8) + 2;
[; ;pic18f85j94.h: 33908: extern volatile __bit LRLBP0 @ (((unsigned) &LCDRL)*8) + 4;
[; ;pic18f85j94.h: 33910: extern volatile __bit LRLBP1 @ (((unsigned) &LCDRL)*8) + 5;
[; ;pic18f85j94.h: 33912: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f85j94.h: 33914: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f85j94.h: 33916: extern volatile __bit LVDMD @ (((unsigned) &PMD4)*8) + 2;
[; ;pic18f85j94.h: 33918: extern volatile __bit MDBIT @ (((unsigned) &MDCON)*8) + 0;
[; ;pic18f85j94.h: 33920: extern volatile __bit MDCH0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic18f85j94.h: 33922: extern volatile __bit MDCH1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic18f85j94.h: 33924: extern volatile __bit MDCH2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic18f85j94.h: 33926: extern volatile __bit MDCH3 @ (((unsigned) &MDCARH)*8) + 3;
[; ;pic18f85j94.h: 33928: extern volatile __bit MDCHODIS @ (((unsigned) &MDCARH)*8) + 7;
[; ;pic18f85j94.h: 33930: extern volatile __bit MDCHPOL @ (((unsigned) &MDCARH)*8) + 6;
[; ;pic18f85j94.h: 33932: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCARH)*8) + 5;
[; ;pic18f85j94.h: 33934: extern volatile __bit MDCIN1R0 @ (((unsigned) &RPINR30_31)*8) + 0;
[; ;pic18f85j94.h: 33936: extern volatile __bit MDCIN1R1 @ (((unsigned) &RPINR30_31)*8) + 1;
[; ;pic18f85j94.h: 33938: extern volatile __bit MDCIN1R2 @ (((unsigned) &RPINR30_31)*8) + 2;
[; ;pic18f85j94.h: 33940: extern volatile __bit MDCIN1R3 @ (((unsigned) &RPINR30_31)*8) + 3;
[; ;pic18f85j94.h: 33942: extern volatile __bit MDCIN2R0 @ (((unsigned) &RPINR30_31)*8) + 4;
[; ;pic18f85j94.h: 33944: extern volatile __bit MDCIN2R1 @ (((unsigned) &RPINR30_31)*8) + 5;
[; ;pic18f85j94.h: 33946: extern volatile __bit MDCIN2R2 @ (((unsigned) &RPINR30_31)*8) + 6;
[; ;pic18f85j94.h: 33948: extern volatile __bit MDCIN2R3 @ (((unsigned) &RPINR30_31)*8) + 7;
[; ;pic18f85j94.h: 33950: extern volatile __bit MDCL0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic18f85j94.h: 33952: extern volatile __bit MDCL1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic18f85j94.h: 33954: extern volatile __bit MDCL2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic18f85j94.h: 33956: extern volatile __bit MDCL3 @ (((unsigned) &MDCARL)*8) + 3;
[; ;pic18f85j94.h: 33958: extern volatile __bit MDCLODIS @ (((unsigned) &MDCARL)*8) + 7;
[; ;pic18f85j94.h: 33960: extern volatile __bit MDCLPOL @ (((unsigned) &MDCARL)*8) + 6;
[; ;pic18f85j94.h: 33962: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCARL)*8) + 5;
[; ;pic18f85j94.h: 33964: extern volatile __bit MDEN @ (((unsigned) &MDCON)*8) + 7;
[; ;pic18f85j94.h: 33966: extern volatile __bit MDMINR0 @ (((unsigned) &RPINR28_29)*8) + 4;
[; ;pic18f85j94.h: 33968: extern volatile __bit MDMINR1 @ (((unsigned) &RPINR28_29)*8) + 5;
[; ;pic18f85j94.h: 33970: extern volatile __bit MDMINR2 @ (((unsigned) &RPINR28_29)*8) + 6;
[; ;pic18f85j94.h: 33972: extern volatile __bit MDMINR3 @ (((unsigned) &RPINR28_29)*8) + 7;
[; ;pic18f85j94.h: 33974: extern volatile __bit MDO @ (((unsigned) &MDCON)*8) + 3;
[; ;pic18f85j94.h: 33976: extern volatile __bit MDOE @ (((unsigned) &MDCON)*8) + 6;
[; ;pic18f85j94.h: 33978: extern volatile __bit MDOPOL @ (((unsigned) &MDCON)*8) + 4;
[; ;pic18f85j94.h: 33980: extern volatile __bit MDSLR @ (((unsigned) &MDCON)*8) + 5;
[; ;pic18f85j94.h: 33982: extern volatile __bit MDSODIS @ (((unsigned) &MDSRC)*8) + 7;
[; ;pic18f85j94.h: 33984: extern volatile __bit MDSRC0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic18f85j94.h: 33986: extern volatile __bit MDSRC1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic18f85j94.h: 33988: extern volatile __bit MDSRC2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic18f85j94.h: 33990: extern volatile __bit MDSRC3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic18f85j94.h: 33992: extern volatile __bit MODE12 @ (((unsigned) &ADCON1H)*8) + 2;
[; ;pic18f85j94.h: 33994: extern volatile __bit MODE13 @ (((unsigned) &LCDREG)*8) + 2;
[; ;pic18f85j94.h: 33996: extern volatile __bit MODMD @ (((unsigned) &PMD3)*8) + 7;
[; ;pic18f85j94.h: 33998: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f85j94.h: 34000: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f85j94.h: 34002: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f85j94.h: 34004: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f85j94.h: 34006: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f85j94.h: 34008: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f85j94.h: 34010: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f85j94.h: 34012: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f85j94.h: 34014: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f85j94.h: 34016: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f85j94.h: 34018: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f85j94.h: 34020: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f85j94.h: 34022: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f85j94.h: 34024: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f85j94.h: 34026: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f85j94.h: 34028: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f85j94.h: 34030: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f85j94.h: 34032: extern volatile __bit NOSC0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f85j94.h: 34034: extern volatile __bit NOSC1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f85j94.h: 34036: extern volatile __bit NOSC2 @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f85j94.h: 34038: extern volatile __bit NOT_ADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f85j94.h: 34040: extern volatile __bit NOT_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f85j94.h: 34042: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f85j94.h: 34044: extern volatile __bit NOT_CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f85j94.h: 34046: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f85j94.h: 34048: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f85j94.h: 34050: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f85j94.h: 34052: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f85j94.h: 34054: extern volatile __bit NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f85j94.h: 34056: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f85j94.h: 34058: extern volatile __bit NOT_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f85j94.h: 34060: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f85j94.h: 34062: extern volatile __bit NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f85j94.h: 34064: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f85j94.h: 34066: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f85j94.h: 34068: extern volatile __bit NOT_WRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f85j94.h: 34070: extern volatile __bit NOT_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f85j94.h: 34072: extern volatile __bit NVCFG0 @ (((unsigned) &ADCON2H)*8) + 5;
[; ;pic18f85j94.h: 34074: extern volatile __bit OBF @ (((unsigned) &PSPCON)*8) + 6;
[; ;pic18f85j94.h: 34076: extern volatile __bit OFFCAL @ (((unsigned) &ADCON2H)*8) + 4;
[; ;pic18f85j94.h: 34078: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f85j94.h: 34080: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f85j94.h: 34082: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f85j94.h: 34084: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f85j94.h: 34086: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f85j94.h: 34088: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f85j94.h: 34090: extern volatile __bit P1DC02 @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f85j94.h: 34092: extern volatile __bit P1DC0CON @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f85j94.h: 34094: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f85j94.h: 34096: extern volatile __bit P1DC12 @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f85j94.h: 34098: extern volatile __bit P1DC1CON @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f85j94.h: 34100: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f85j94.h: 34102: extern volatile __bit P1DC22 @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f85j94.h: 34104: extern volatile __bit P1DC2CON @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f85j94.h: 34106: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f85j94.h: 34108: extern volatile __bit P1DC32 @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f85j94.h: 34110: extern volatile __bit P1DC3CON @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f85j94.h: 34112: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f85j94.h: 34114: extern volatile __bit P1DC42 @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f85j94.h: 34116: extern volatile __bit P1DC4CON @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f85j94.h: 34118: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f85j94.h: 34120: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f85j94.h: 34122: extern volatile __bit P1DC62 @ (((unsigned) &PSTR1CON)*8) + 6;
[; ;pic18f85j94.h: 34124: extern volatile __bit P1DC6CON @ (((unsigned) &PSTR1CON)*8) + 6;
[; ;pic18f85j94.h: 34126: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f85j94.h: 34128: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f85j94.h: 34130: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f85j94.h: 34132: extern volatile __bit P2DC0 @ (((unsigned) &ECCP2DEL)*8) + 0;
[; ;pic18f85j94.h: 34134: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f85j94.h: 34136: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f85j94.h: 34138: extern volatile __bit P2DC1 @ (((unsigned) &ECCP2DEL)*8) + 1;
[; ;pic18f85j94.h: 34140: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f85j94.h: 34142: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f85j94.h: 34144: extern volatile __bit P2DC2 @ (((unsigned) &ECCP2DEL)*8) + 2;
[; ;pic18f85j94.h: 34146: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f85j94.h: 34148: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f85j94.h: 34150: extern volatile __bit P2DC3 @ (((unsigned) &ECCP2DEL)*8) + 3;
[; ;pic18f85j94.h: 34152: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f85j94.h: 34154: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f85j94.h: 34156: extern volatile __bit P2DC4 @ (((unsigned) &ECCP2DEL)*8) + 4;
[; ;pic18f85j94.h: 34158: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f85j94.h: 34160: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f85j94.h: 34162: extern volatile __bit P2DC5 @ (((unsigned) &ECCP2DEL)*8) + 5;
[; ;pic18f85j94.h: 34164: extern volatile __bit P2DC6 @ (((unsigned) &ECCP2DEL)*8) + 6;
[; ;pic18f85j94.h: 34166: extern volatile __bit P2DC62 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f85j94.h: 34168: extern volatile __bit P2DC6CON @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f85j94.h: 34170: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f85j94.h: 34172: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f85j94.h: 34174: extern volatile __bit P2RSEN @ (((unsigned) &ECCP2DEL)*8) + 7;
[; ;pic18f85j94.h: 34176: extern volatile __bit P3DC0 @ (((unsigned) &ECCP3DEL)*8) + 0;
[; ;pic18f85j94.h: 34178: extern volatile __bit P3DC02 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f85j94.h: 34180: extern volatile __bit P3DC0CON @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f85j94.h: 34182: extern volatile __bit P3DC1 @ (((unsigned) &ECCP3DEL)*8) + 1;
[; ;pic18f85j94.h: 34184: extern volatile __bit P3DC12 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f85j94.h: 34186: extern volatile __bit P3DC1CON @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f85j94.h: 34188: extern volatile __bit P3DC2 @ (((unsigned) &ECCP3DEL)*8) + 2;
[; ;pic18f85j94.h: 34190: extern volatile __bit P3DC22 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f85j94.h: 34192: extern volatile __bit P3DC2CON @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f85j94.h: 34194: extern volatile __bit P3DC3 @ (((unsigned) &ECCP3DEL)*8) + 3;
[; ;pic18f85j94.h: 34196: extern volatile __bit P3DC32 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f85j94.h: 34198: extern volatile __bit P3DC3CON @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f85j94.h: 34200: extern volatile __bit P3DC4 @ (((unsigned) &ECCP3DEL)*8) + 4;
[; ;pic18f85j94.h: 34202: extern volatile __bit P3DC42 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f85j94.h: 34204: extern volatile __bit P3DC4CON @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f85j94.h: 34206: extern volatile __bit P3DC5 @ (((unsigned) &ECCP3DEL)*8) + 5;
[; ;pic18f85j94.h: 34208: extern volatile __bit P3DC6 @ (((unsigned) &ECCP3DEL)*8) + 6;
[; ;pic18f85j94.h: 34210: extern volatile __bit P3DC62 @ (((unsigned) &PSTR3CON)*8) + 6;
[; ;pic18f85j94.h: 34212: extern volatile __bit P3DC6CON @ (((unsigned) &PSTR3CON)*8) + 6;
[; ;pic18f85j94.h: 34214: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f85j94.h: 34216: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f85j94.h: 34218: extern volatile __bit P3RSEN @ (((unsigned) &ECCP3DEL)*8) + 7;
[; ;pic18f85j94.h: 34220: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f85j94.h: 34222: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f85j94.h: 34224: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f85j94.h: 34226: extern volatile __bit PB1 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f85j94.h: 34228: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f85j94.h: 34230: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f85j94.h: 34232: extern volatile __bit PB3 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f85j94.h: 34234: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f85j94.h: 34236: extern volatile __bit PBIO0R0 @ (((unsigned) &RPINR46_47)*8) + 0;
[; ;pic18f85j94.h: 34238: extern volatile __bit PBIO0R1 @ (((unsigned) &RPINR46_47)*8) + 1;
[; ;pic18f85j94.h: 34240: extern volatile __bit PBIO0R2 @ (((unsigned) &RPINR46_47)*8) + 2;
[; ;pic18f85j94.h: 34242: extern volatile __bit PBIO0R3 @ (((unsigned) &RPINR46_47)*8) + 3;
[; ;pic18f85j94.h: 34244: extern volatile __bit PBIO1R0 @ (((unsigned) &RPINR46_47)*8) + 4;
[; ;pic18f85j94.h: 34246: extern volatile __bit PBIO1R1 @ (((unsigned) &RPINR46_47)*8) + 5;
[; ;pic18f85j94.h: 34248: extern volatile __bit PBIO1R2 @ (((unsigned) &RPINR46_47)*8) + 6;
[; ;pic18f85j94.h: 34250: extern volatile __bit PBIO1R3 @ (((unsigned) &RPINR46_47)*8) + 7;
[; ;pic18f85j94.h: 34252: extern volatile __bit PBIO2R0 @ (((unsigned) &RPINR48_49)*8) + 0;
[; ;pic18f85j94.h: 34254: extern volatile __bit PBIO2R1 @ (((unsigned) &RPINR48_49)*8) + 1;
[; ;pic18f85j94.h: 34256: extern volatile __bit PBIO2R2 @ (((unsigned) &RPINR48_49)*8) + 2;
[; ;pic18f85j94.h: 34258: extern volatile __bit PBIO2R3 @ (((unsigned) &RPINR48_49)*8) + 3;
[; ;pic18f85j94.h: 34260: extern volatile __bit PBIO3R0 @ (((unsigned) &RPINR48_49)*8) + 4;
[; ;pic18f85j94.h: 34262: extern volatile __bit PBIO3R1 @ (((unsigned) &RPINR48_49)*8) + 5;
[; ;pic18f85j94.h: 34264: extern volatile __bit PBIO3R2 @ (((unsigned) &RPINR48_49)*8) + 6;
[; ;pic18f85j94.h: 34266: extern volatile __bit PBIO3R3 @ (((unsigned) &RPINR48_49)*8) + 7;
[; ;pic18f85j94.h: 34268: extern volatile __bit PBIO4R0 @ (((unsigned) &RPINR50_51)*8) + 0;
[; ;pic18f85j94.h: 34270: extern volatile __bit PBIO4R1 @ (((unsigned) &RPINR50_51)*8) + 1;
[; ;pic18f85j94.h: 34272: extern volatile __bit PBIO4R2 @ (((unsigned) &RPINR50_51)*8) + 2;
[; ;pic18f85j94.h: 34274: extern volatile __bit PBIO4R3 @ (((unsigned) &RPINR50_51)*8) + 3;
[; ;pic18f85j94.h: 34276: extern volatile __bit PBIO5R0 @ (((unsigned) &RPINR50_51)*8) + 4;
[; ;pic18f85j94.h: 34278: extern volatile __bit PBIO5R1 @ (((unsigned) &RPINR50_51)*8) + 5;
[; ;pic18f85j94.h: 34280: extern volatile __bit PBIO5R2 @ (((unsigned) &RPINR50_51)*8) + 6;
[; ;pic18f85j94.h: 34282: extern volatile __bit PBIO5R3 @ (((unsigned) &RPINR50_51)*8) + 7;
[; ;pic18f85j94.h: 34284: extern volatile __bit PBIO6R0 @ (((unsigned) &RPINR52_53)*8) + 0;
[; ;pic18f85j94.h: 34286: extern volatile __bit PBIO6R1 @ (((unsigned) &RPINR52_53)*8) + 1;
[; ;pic18f85j94.h: 34288: extern volatile __bit PBIO6R2 @ (((unsigned) &RPINR52_53)*8) + 2;
[; ;pic18f85j94.h: 34290: extern volatile __bit PBIO6R3 @ (((unsigned) &RPINR52_53)*8) + 3;
[; ;pic18f85j94.h: 34292: extern volatile __bit PBIO7R0 @ (((unsigned) &RPINR52_53)*8) + 4;
[; ;pic18f85j94.h: 34294: extern volatile __bit PBIO7R1 @ (((unsigned) &RPINR52_53)*8) + 5;
[; ;pic18f85j94.h: 34296: extern volatile __bit PBIO7R2 @ (((unsigned) &RPINR52_53)*8) + 6;
[; ;pic18f85j94.h: 34298: extern volatile __bit PBIO7R3 @ (((unsigned) &RPINR52_53)*8) + 7;
[; ;pic18f85j94.h: 34300: extern volatile __bit PC1 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f85j94.h: 34302: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f85j94.h: 34304: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f85j94.h: 34306: extern volatile __bit PC3 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f85j94.h: 34308: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f85j94.h: 34310: extern volatile __bit PCFG10 @ (((unsigned) &ANCON1)*8) + 2;
[; ;pic18f85j94.h: 34312: extern volatile __bit PCFG11 @ (((unsigned) &ANCON1)*8) + 3;
[; ;pic18f85j94.h: 34314: extern volatile __bit PCFG12 @ (((unsigned) &ANCON1)*8) + 4;
[; ;pic18f85j94.h: 34316: extern volatile __bit PCFG13 @ (((unsigned) &ANCON1)*8) + 5;
[; ;pic18f85j94.h: 34318: extern volatile __bit PCFG14 @ (((unsigned) &ANCON1)*8) + 6;
[; ;pic18f85j94.h: 34320: extern volatile __bit PCFG15 @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f85j94.h: 34322: extern volatile __bit PCFG16 @ (((unsigned) &ANCON2)*8) + 0;
[; ;pic18f85j94.h: 34324: extern volatile __bit PCFG17 @ (((unsigned) &ANCON2)*8) + 1;
[; ;pic18f85j94.h: 34326: extern volatile __bit PCFG18 @ (((unsigned) &ANCON2)*8) + 2;
[; ;pic18f85j94.h: 34328: extern volatile __bit PCFG19 @ (((unsigned) &ANCON2)*8) + 3;
[; ;pic18f85j94.h: 34330: extern volatile __bit PCFG20 @ (((unsigned) &ANCON2)*8) + 4;
[; ;pic18f85j94.h: 34332: extern volatile __bit PCFG21 @ (((unsigned) &ANCON2)*8) + 5;
[; ;pic18f85j94.h: 34334: extern volatile __bit PCFG22 @ (((unsigned) &ANCON2)*8) + 6;
[; ;pic18f85j94.h: 34336: extern volatile __bit PCFG23 @ (((unsigned) &ANCON2)*8) + 7;
[; ;pic18f85j94.h: 34338: extern volatile __bit PCFG8 @ (((unsigned) &ANCON1)*8) + 0;
[; ;pic18f85j94.h: 34340: extern volatile __bit PCFG9 @ (((unsigned) &ANCON1)*8) + 1;
[; ;pic18f85j94.h: 34342: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f85j94.h: 34344: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f85j94.h: 34346: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f85j94.h: 34348: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f85j94.h: 34350: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f85j94.h: 34352: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f85j94.h: 34354: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f85j94.h: 34356: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f85j94.h: 34358: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f85j94.h: 34360: extern volatile __bit PLLEN @ (((unsigned) &OSCCON4)*8) + 5;
[; ;pic18f85j94.h: 34362: extern volatile __bit PMPTTL @ (((unsigned) &PADCFG1)*8) + 0;
[; ;pic18f85j94.h: 34364: extern volatile __bit PMSLP @ (((unsigned) &RCON4)*8) + 0;
[; ;pic18f85j94.h: 34366: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f85j94.h: 34368: extern volatile __bit POSCEN @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f85j94.h: 34370: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f85j94.h: 34372: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f85j94.h: 34374: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f85j94.h: 34376: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f85j94.h: 34378: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f85j94.h: 34380: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f85j94.h: 34382: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f85j94.h: 34384: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f85j94.h: 34386: extern volatile __bit PSPMD @ (((unsigned) &PMD3)*8) + 2;
[; ;pic18f85j94.h: 34388: extern volatile __bit PSPMODE @ (((unsigned) &PSPCON)*8) + 4;
[; ;pic18f85j94.h: 34390: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f85j94.h: 34392: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f85j94.h: 34394: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f85j94.h: 34396: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f85j94.h: 34398: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f85j94.h: 34400: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f85j94.h: 34402: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f85j94.h: 34404: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f85j94.h: 34406: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f85j94.h: 34408: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f85j94.h: 34410: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f85j94.h: 34412: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f85j94.h: 34414: extern volatile __bit PUMPEN @ (((unsigned) &ADCON3H)*8) + 5;
[; ;pic18f85j94.h: 34416: extern volatile __bit PVCFG0 @ (((unsigned) &ADCON2H)*8) + 6;
[; ;pic18f85j94.h: 34418: extern volatile __bit PVCFG1 @ (((unsigned) &ADCON2H)*8) + 7;
[; ;pic18f85j94.h: 34420: extern volatile __bit PWCCPRE @ (((unsigned) &RTCCON2)*8) + 5;
[; ;pic18f85j94.h: 34422: extern volatile __bit PWCEN @ (((unsigned) &RTCCON2)*8) + 7;
[; ;pic18f85j94.h: 34424: extern volatile __bit PWCPOL @ (((unsigned) &RTCCON2)*8) + 6;
[; ;pic18f85j94.h: 34426: extern volatile __bit PWCSPRE @ (((unsigned) &RTCCON2)*8) + 4;
[; ;pic18f85j94.h: 34428: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f85j94.h: 34430: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f85j94.h: 34432: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f85j94.h: 34434: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f85j94.h: 34436: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f85j94.h: 34438: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f85j94.h: 34440: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f85j94.h: 34442: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f85j94.h: 34444: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f85j94.h: 34446: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f85j94.h: 34448: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f85j94.h: 34450: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f85j94.h: 34452: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f85j94.h: 34454: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f85j94.h: 34456: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f85j94.h: 34458: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f85j94.h: 34460: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f85j94.h: 34462: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f85j94.h: 34464: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f85j94.h: 34466: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f85j94.h: 34468: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f85j94.h: 34470: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f85j94.h: 34472: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f85j94.h: 34474: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f85j94.h: 34476: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f85j94.h: 34478: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f85j94.h: 34480: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f85j94.h: 34482: extern volatile __bit RC3IE @ (((unsigned) &PIE6)*8) + 5;
[; ;pic18f85j94.h: 34484: extern volatile __bit RC3IF @ (((unsigned) &PIR6)*8) + 5;
[; ;pic18f85j94.h: 34486: extern volatile __bit RC3IP @ (((unsigned) &IPR6)*8) + 5;
[; ;pic18f85j94.h: 34488: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f85j94.h: 34490: extern volatile __bit RC4IE @ (((unsigned) &PIE6)*8) + 7;
[; ;pic18f85j94.h: 34492: extern volatile __bit RC4IF @ (((unsigned) &PIR6)*8) + 7;
[; ;pic18f85j94.h: 34494: extern volatile __bit RC4IP @ (((unsigned) &IPR6)*8) + 7;
[; ;pic18f85j94.h: 34496: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f85j94.h: 34498: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f85j94.h: 34500: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f85j94.h: 34502: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f85j94.h: 34504: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f85j94.h: 34506: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f85j94.h: 34508: extern volatile __bit RC93 @ (((unsigned) &RCSTA3)*8) + 6;
[; ;pic18f85j94.h: 34510: extern volatile __bit RC94 @ (((unsigned) &RCSTA4)*8) + 6;
[; ;pic18f85j94.h: 34512: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f85j94.h: 34514: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f85j94.h: 34516: extern volatile __bit RCD83 @ (((unsigned) &RCSTA3)*8) + 0;
[; ;pic18f85j94.h: 34518: extern volatile __bit RCD84 @ (((unsigned) &RCSTA4)*8) + 0;
[; ;pic18f85j94.h: 34520: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f85j94.h: 34522: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f85j94.h: 34524: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f85j94.h: 34526: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f85j94.h: 34528: extern volatile __bit RCIDL3 @ (((unsigned) &BAUDCON3)*8) + 6;
[; ;pic18f85j94.h: 34530: extern volatile __bit RCIDL4 @ (((unsigned) &BAUDCON4)*8) + 6;
[; ;pic18f85j94.h: 34532: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f85j94.h: 34534: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f85j94.h: 34536: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f85j94.h: 34538: extern volatile __bit RCMT3 @ (((unsigned) &BAUDCON3)*8) + 6;
[; ;pic18f85j94.h: 34540: extern volatile __bit RCMT4 @ (((unsigned) &BAUDCON4)*8) + 6;
[; ;pic18f85j94.h: 34542: extern volatile __bit RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f85j94.h: 34544: extern volatile __bit RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f85j94.h: 34546: extern volatile __bit RD161 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f85j94.h: 34548: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f85j94.h: 34550: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f85j94.h: 34552: extern volatile __bit RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f85j94.h: 34554: extern volatile __bit RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f85j94.h: 34556: extern volatile __bit RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f85j94.h: 34558: extern volatile __bit RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f85j94.h: 34560: extern volatile __bit RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f85j94.h: 34562: extern volatile __bit RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f85j94.h: 34564: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f85j94.h: 34566: extern volatile __bit RDPU @ (((unsigned) &PADCFG1)*8) + 7;
[; ;pic18f85j94.h: 34568: extern volatile __bit RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f85j94.h: 34570: extern volatile __bit RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f85j94.h: 34572: extern volatile __bit RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f85j94.h: 34574: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f85j94.h: 34576: extern volatile __bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f85j94.h: 34578: extern volatile __bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f85j94.h: 34580: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f85j94.h: 34582: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f85j94.h: 34584: extern volatile __bit READ_WRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f85j94.h: 34586: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f85j94.h: 34588: extern volatile __bit REFO1MD @ (((unsigned) &PMD3)*8) + 1;
[; ;pic18f85j94.h: 34590: extern volatile __bit REFO2MD @ (((unsigned) &PMD3)*8) + 0;
[; ;pic18f85j94.h: 34592: extern volatile __bit RELEASE @ (((unsigned) &DSCONL)*8) + 0;
[; ;pic18f85j94.h: 34594: extern volatile __bit REPU @ (((unsigned) &PADCFG1)*8) + 6;
[; ;pic18f85j94.h: 34596: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f85j94.h: 34598: extern volatile __bit RF2 @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f85j94.h: 34600: extern volatile __bit RF3 @ (((unsigned) &PORTF)*8) + 3;
[; ;pic18f85j94.h: 34602: extern volatile __bit RF4 @ (((unsigned) &PORTF)*8) + 4;
[; ;pic18f85j94.h: 34604: extern volatile __bit RF5 @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f85j94.h: 34606: extern volatile __bit RF6 @ (((unsigned) &PORTF)*8) + 6;
[; ;pic18f85j94.h: 34608: extern volatile __bit RF7 @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f85j94.h: 34610: extern volatile __bit RFPU @ (((unsigned) &PADCFG1)*8) + 5;
[; ;pic18f85j94.h: 34612: extern volatile __bit RG0 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f85j94.h: 34614: extern volatile __bit RG1 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f85j94.h: 34616: extern volatile __bit RG2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f85j94.h: 34618: extern volatile __bit RG3 @ (((unsigned) &PORTG)*8) + 3;
[; ;pic18f85j94.h: 34620: extern volatile __bit RG4 @ (((unsigned) &PORTG)*8) + 4;
[; ;pic18f85j94.h: 34622: extern volatile __bit RGPU @ (((unsigned) &PADCFG1)*8) + 4;
[; ;pic18f85j94.h: 34624: extern volatile __bit RH0 @ (((unsigned) &PORTH)*8) + 0;
[; ;pic18f85j94.h: 34626: extern volatile __bit RH1 @ (((unsigned) &PORTH)*8) + 1;
[; ;pic18f85j94.h: 34628: extern volatile __bit RH2 @ (((unsigned) &PORTH)*8) + 2;
[; ;pic18f85j94.h: 34630: extern volatile __bit RH3 @ (((unsigned) &PORTH)*8) + 3;
[; ;pic18f85j94.h: 34632: extern volatile __bit RH4 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f85j94.h: 34634: extern volatile __bit RH5 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f85j94.h: 34636: extern volatile __bit RH6 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f85j94.h: 34638: extern volatile __bit RH7 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f85j94.h: 34640: extern volatile __bit RHPU @ (((unsigned) &PADCFG1)*8) + 3;
[; ;pic18f85j94.h: 34642: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f85j94.h: 34644: extern volatile __bit RJ0 @ (((unsigned) &PORTJ)*8) + 0;
[; ;pic18f85j94.h: 34646: extern volatile __bit RJ1 @ (((unsigned) &PORTJ)*8) + 1;
[; ;pic18f85j94.h: 34648: extern volatile __bit RJ2 @ (((unsigned) &PORTJ)*8) + 2;
[; ;pic18f85j94.h: 34650: extern volatile __bit RJ3 @ (((unsigned) &PORTJ)*8) + 3;
[; ;pic18f85j94.h: 34652: extern volatile __bit RJ4 @ (((unsigned) &PORTJ)*8) + 4;
[; ;pic18f85j94.h: 34654: extern volatile __bit RJ5 @ (((unsigned) &PORTJ)*8) + 5;
[; ;pic18f85j94.h: 34656: extern volatile __bit RJ6 @ (((unsigned) &PORTJ)*8) + 6;
[; ;pic18f85j94.h: 34658: extern volatile __bit RJ7 @ (((unsigned) &PORTJ)*8) + 7;
[; ;pic18f85j94.h: 34660: extern volatile __bit RKPU @ (((unsigned) &PADCFG1)*8) + 1;
[; ;pic18f85j94.h: 34662: extern volatile __bit RLPU @ (((unsigned) &PADCFG1)*8) + 0;
[; ;pic18f85j94.h: 34664: extern volatile __bit RPO0R0 @ (((unsigned) &RPOR0_1)*8) + 0;
[; ;pic18f85j94.h: 34666: extern volatile __bit RPO0R1 @ (((unsigned) &RPOR0_1)*8) + 1;
[; ;pic18f85j94.h: 34668: extern volatile __bit RPO0R2 @ (((unsigned) &RPOR0_1)*8) + 2;
[; ;pic18f85j94.h: 34670: extern volatile __bit RPO0R3 @ (((unsigned) &RPOR0_1)*8) + 3;
[; ;pic18f85j94.h: 34672: extern volatile __bit RPO10R0 @ (((unsigned) &RPOR10_11)*8) + 0;
[; ;pic18f85j94.h: 34674: extern volatile __bit RPO10R1 @ (((unsigned) &RPOR10_11)*8) + 1;
[; ;pic18f85j94.h: 34676: extern volatile __bit RPO10R2 @ (((unsigned) &RPOR10_11)*8) + 2;
[; ;pic18f85j94.h: 34678: extern volatile __bit RPO10R3 @ (((unsigned) &RPOR10_11)*8) + 3;
[; ;pic18f85j94.h: 34680: extern volatile __bit RPO11R0 @ (((unsigned) &RPOR10_11)*8) + 4;
[; ;pic18f85j94.h: 34682: extern volatile __bit RPO11R1 @ (((unsigned) &RPOR10_11)*8) + 5;
[; ;pic18f85j94.h: 34684: extern volatile __bit RPO11R2 @ (((unsigned) &RPOR10_11)*8) + 6;
[; ;pic18f85j94.h: 34686: extern volatile __bit RPO11R3 @ (((unsigned) &RPOR10_11)*8) + 7;
[; ;pic18f85j94.h: 34688: extern volatile __bit RPO12R0 @ (((unsigned) &RPOR12_13)*8) + 0;
[; ;pic18f85j94.h: 34690: extern volatile __bit RPO12R1 @ (((unsigned) &RPOR12_13)*8) + 1;
[; ;pic18f85j94.h: 34692: extern volatile __bit RPO12R2 @ (((unsigned) &RPOR12_13)*8) + 2;
[; ;pic18f85j94.h: 34694: extern volatile __bit RPO12R3 @ (((unsigned) &RPOR12_13)*8) + 3;
[; ;pic18f85j94.h: 34696: extern volatile __bit RPO13R0 @ (((unsigned) &RPOR12_13)*8) + 4;
[; ;pic18f85j94.h: 34698: extern volatile __bit RPO13R1 @ (((unsigned) &RPOR12_13)*8) + 5;
[; ;pic18f85j94.h: 34700: extern volatile __bit RPO13R2 @ (((unsigned) &RPOR12_13)*8) + 6;
[; ;pic18f85j94.h: 34702: extern volatile __bit RPO13R3 @ (((unsigned) &RPOR12_13)*8) + 7;
[; ;pic18f85j94.h: 34704: extern volatile __bit RPO14R0 @ (((unsigned) &RPOR14_15)*8) + 0;
[; ;pic18f85j94.h: 34706: extern volatile __bit RPO14R1 @ (((unsigned) &RPOR14_15)*8) + 1;
[; ;pic18f85j94.h: 34708: extern volatile __bit RPO14R2 @ (((unsigned) &RPOR14_15)*8) + 2;
[; ;pic18f85j94.h: 34710: extern volatile __bit RPO14R3 @ (((unsigned) &RPOR14_15)*8) + 3;
[; ;pic18f85j94.h: 34712: extern volatile __bit RPO15R0 @ (((unsigned) &RPOR14_15)*8) + 4;
[; ;pic18f85j94.h: 34714: extern volatile __bit RPO15R1 @ (((unsigned) &RPOR14_15)*8) + 5;
[; ;pic18f85j94.h: 34716: extern volatile __bit RPO15R2 @ (((unsigned) &RPOR14_15)*8) + 6;
[; ;pic18f85j94.h: 34718: extern volatile __bit RPO15R3 @ (((unsigned) &RPOR14_15)*8) + 7;
[; ;pic18f85j94.h: 34720: extern volatile __bit RPO16R0 @ (((unsigned) &RPOR16_17)*8) + 0;
[; ;pic18f85j94.h: 34722: extern volatile __bit RPO16R1 @ (((unsigned) &RPOR16_17)*8) + 1;
[; ;pic18f85j94.h: 34724: extern volatile __bit RPO16R2 @ (((unsigned) &RPOR16_17)*8) + 2;
[; ;pic18f85j94.h: 34726: extern volatile __bit RPO16R3 @ (((unsigned) &RPOR16_17)*8) + 3;
[; ;pic18f85j94.h: 34728: extern volatile __bit RPO17R0 @ (((unsigned) &RPOR16_17)*8) + 4;
[; ;pic18f85j94.h: 34730: extern volatile __bit RPO17R1 @ (((unsigned) &RPOR16_17)*8) + 5;
[; ;pic18f85j94.h: 34732: extern volatile __bit RPO17R2 @ (((unsigned) &RPOR16_17)*8) + 6;
[; ;pic18f85j94.h: 34734: extern volatile __bit RPO17R3 @ (((unsigned) &RPOR16_17)*8) + 7;
[; ;pic18f85j94.h: 34736: extern volatile __bit RPO18R0 @ (((unsigned) &RPOR18_19)*8) + 0;
[; ;pic18f85j94.h: 34738: extern volatile __bit RPO18R1 @ (((unsigned) &RPOR18_19)*8) + 1;
[; ;pic18f85j94.h: 34740: extern volatile __bit RPO18R2 @ (((unsigned) &RPOR18_19)*8) + 2;
[; ;pic18f85j94.h: 34742: extern volatile __bit RPO18R3 @ (((unsigned) &RPOR18_19)*8) + 3;
[; ;pic18f85j94.h: 34744: extern volatile __bit RPO19R0 @ (((unsigned) &RPOR18_19)*8) + 4;
[; ;pic18f85j94.h: 34746: extern volatile __bit RPO19R1 @ (((unsigned) &RPOR18_19)*8) + 5;
[; ;pic18f85j94.h: 34748: extern volatile __bit RPO19R2 @ (((unsigned) &RPOR18_19)*8) + 6;
[; ;pic18f85j94.h: 34750: extern volatile __bit RPO19R3 @ (((unsigned) &RPOR18_19)*8) + 7;
[; ;pic18f85j94.h: 34752: extern volatile __bit RPO1R0 @ (((unsigned) &RPOR0_1)*8) + 4;
[; ;pic18f85j94.h: 34754: extern volatile __bit RPO1R1 @ (((unsigned) &RPOR0_1)*8) + 5;
[; ;pic18f85j94.h: 34756: extern volatile __bit RPO1R2 @ (((unsigned) &RPOR0_1)*8) + 6;
[; ;pic18f85j94.h: 34758: extern volatile __bit RPO1R3 @ (((unsigned) &RPOR0_1)*8) + 7;
[; ;pic18f85j94.h: 34760: extern volatile __bit RPO20R0 @ (((unsigned) &RPOR20_21)*8) + 0;
[; ;pic18f85j94.h: 34762: extern volatile __bit RPO20R1 @ (((unsigned) &RPOR20_21)*8) + 1;
[; ;pic18f85j94.h: 34764: extern volatile __bit RPO20R2 @ (((unsigned) &RPOR20_21)*8) + 2;
[; ;pic18f85j94.h: 34766: extern volatile __bit RPO20R3 @ (((unsigned) &RPOR20_21)*8) + 3;
[; ;pic18f85j94.h: 34768: extern volatile __bit RPO21R0 @ (((unsigned) &RPOR20_21)*8) + 4;
[; ;pic18f85j94.h: 34770: extern volatile __bit RPO21R1 @ (((unsigned) &RPOR20_21)*8) + 5;
[; ;pic18f85j94.h: 34772: extern volatile __bit RPO21R2 @ (((unsigned) &RPOR20_21)*8) + 6;
[; ;pic18f85j94.h: 34774: extern volatile __bit RPO21R3 @ (((unsigned) &RPOR20_21)*8) + 7;
[; ;pic18f85j94.h: 34776: extern volatile __bit RPO22R0 @ (((unsigned) &RPOR22_23)*8) + 0;
[; ;pic18f85j94.h: 34778: extern volatile __bit RPO22R1 @ (((unsigned) &RPOR22_23)*8) + 1;
[; ;pic18f85j94.h: 34780: extern volatile __bit RPO22R2 @ (((unsigned) &RPOR22_23)*8) + 2;
[; ;pic18f85j94.h: 34782: extern volatile __bit RPO22R3 @ (((unsigned) &RPOR22_23)*8) + 3;
[; ;pic18f85j94.h: 34784: extern volatile __bit RPO23R0 @ (((unsigned) &RPOR22_23)*8) + 4;
[; ;pic18f85j94.h: 34786: extern volatile __bit RPO23R1 @ (((unsigned) &RPOR22_23)*8) + 5;
[; ;pic18f85j94.h: 34788: extern volatile __bit RPO23R2 @ (((unsigned) &RPOR22_23)*8) + 6;
[; ;pic18f85j94.h: 34790: extern volatile __bit RPO23R3 @ (((unsigned) &RPOR22_23)*8) + 7;
[; ;pic18f85j94.h: 34792: extern volatile __bit RPO24R0 @ (((unsigned) &RPOR24_25)*8) + 0;
[; ;pic18f85j94.h: 34794: extern volatile __bit RPO24R1 @ (((unsigned) &RPOR24_25)*8) + 1;
[; ;pic18f85j94.h: 34796: extern volatile __bit RPO24R2 @ (((unsigned) &RPOR24_25)*8) + 2;
[; ;pic18f85j94.h: 34798: extern volatile __bit RPO24R3 @ (((unsigned) &RPOR24_25)*8) + 3;
[; ;pic18f85j94.h: 34800: extern volatile __bit RPO25R0 @ (((unsigned) &RPOR24_25)*8) + 4;
[; ;pic18f85j94.h: 34802: extern volatile __bit RPO25R1 @ (((unsigned) &RPOR24_25)*8) + 5;
[; ;pic18f85j94.h: 34804: extern volatile __bit RPO25R2 @ (((unsigned) &RPOR24_25)*8) + 6;
[; ;pic18f85j94.h: 34806: extern volatile __bit RPO25R3 @ (((unsigned) &RPOR24_25)*8) + 7;
[; ;pic18f85j94.h: 34808: extern volatile __bit RPO26R0 @ (((unsigned) &RPOR26_27)*8) + 0;
[; ;pic18f85j94.h: 34810: extern volatile __bit RPO26R1 @ (((unsigned) &RPOR26_27)*8) + 1;
[; ;pic18f85j94.h: 34812: extern volatile __bit RPO26R2 @ (((unsigned) &RPOR26_27)*8) + 2;
[; ;pic18f85j94.h: 34814: extern volatile __bit RPO26R3 @ (((unsigned) &RPOR26_27)*8) + 3;
[; ;pic18f85j94.h: 34816: extern volatile __bit RPO27R0 @ (((unsigned) &RPOR26_27)*8) + 4;
[; ;pic18f85j94.h: 34818: extern volatile __bit RPO27R1 @ (((unsigned) &RPOR26_27)*8) + 5;
[; ;pic18f85j94.h: 34820: extern volatile __bit RPO27R2 @ (((unsigned) &RPOR26_27)*8) + 6;
[; ;pic18f85j94.h: 34822: extern volatile __bit RPO27R3 @ (((unsigned) &RPOR26_27)*8) + 7;
[; ;pic18f85j94.h: 34824: extern volatile __bit RPO28R0 @ (((unsigned) &RPOR28_29)*8) + 0;
[; ;pic18f85j94.h: 34826: extern volatile __bit RPO28R1 @ (((unsigned) &RPOR28_29)*8) + 1;
[; ;pic18f85j94.h: 34828: extern volatile __bit RPO28R2 @ (((unsigned) &RPOR28_29)*8) + 2;
[; ;pic18f85j94.h: 34830: extern volatile __bit RPO28R3 @ (((unsigned) &RPOR28_29)*8) + 3;
[; ;pic18f85j94.h: 34832: extern volatile __bit RPO29R0 @ (((unsigned) &RPOR28_29)*8) + 4;
[; ;pic18f85j94.h: 34834: extern volatile __bit RPO29R1 @ (((unsigned) &RPOR28_29)*8) + 5;
[; ;pic18f85j94.h: 34836: extern volatile __bit RPO29R2 @ (((unsigned) &RPOR28_29)*8) + 6;
[; ;pic18f85j94.h: 34838: extern volatile __bit RPO29R3 @ (((unsigned) &RPOR28_29)*8) + 7;
[; ;pic18f85j94.h: 34840: extern volatile __bit RPO2R0 @ (((unsigned) &RPOR2_3)*8) + 0;
[; ;pic18f85j94.h: 34842: extern volatile __bit RPO2R1 @ (((unsigned) &RPOR2_3)*8) + 1;
[; ;pic18f85j94.h: 34844: extern volatile __bit RPO2R2 @ (((unsigned) &RPOR2_3)*8) + 2;
[; ;pic18f85j94.h: 34846: extern volatile __bit RPO2R3 @ (((unsigned) &RPOR2_3)*8) + 3;
[; ;pic18f85j94.h: 34848: extern volatile __bit RPO30R0 @ (((unsigned) &RPOR30_31)*8) + 0;
[; ;pic18f85j94.h: 34850: extern volatile __bit RPO30R1 @ (((unsigned) &RPOR30_31)*8) + 1;
[; ;pic18f85j94.h: 34852: extern volatile __bit RPO30R2 @ (((unsigned) &RPOR30_31)*8) + 2;
[; ;pic18f85j94.h: 34854: extern volatile __bit RPO30R3 @ (((unsigned) &RPOR30_31)*8) + 3;
[; ;pic18f85j94.h: 34856: extern volatile __bit RPO31R0 @ (((unsigned) &RPOR30_31)*8) + 4;
[; ;pic18f85j94.h: 34858: extern volatile __bit RPO31R1 @ (((unsigned) &RPOR30_31)*8) + 5;
[; ;pic18f85j94.h: 34860: extern volatile __bit RPO31R2 @ (((unsigned) &RPOR30_31)*8) + 6;
[; ;pic18f85j94.h: 34862: extern volatile __bit RPO31R3 @ (((unsigned) &RPOR30_31)*8) + 7;
[; ;pic18f85j94.h: 34864: extern volatile __bit RPO32R0 @ (((unsigned) &RPOR32_33)*8) + 0;
[; ;pic18f85j94.h: 34866: extern volatile __bit RPO32R1 @ (((unsigned) &RPOR32_33)*8) + 1;
[; ;pic18f85j94.h: 34868: extern volatile __bit RPO32R2 @ (((unsigned) &RPOR32_33)*8) + 2;
[; ;pic18f85j94.h: 34870: extern volatile __bit RPO32R3 @ (((unsigned) &RPOR32_33)*8) + 3;
[; ;pic18f85j94.h: 34872: extern volatile __bit RPO33R0 @ (((unsigned) &RPOR32_33)*8) + 4;
[; ;pic18f85j94.h: 34874: extern volatile __bit RPO33R1 @ (((unsigned) &RPOR32_33)*8) + 5;
[; ;pic18f85j94.h: 34876: extern volatile __bit RPO33R2 @ (((unsigned) &RPOR32_33)*8) + 6;
[; ;pic18f85j94.h: 34878: extern volatile __bit RPO33R3 @ (((unsigned) &RPOR32_33)*8) + 7;
[; ;pic18f85j94.h: 34880: extern volatile __bit RPO34R0 @ (((unsigned) &RPOR34_35)*8) + 0;
[; ;pic18f85j94.h: 34882: extern volatile __bit RPO34R1 @ (((unsigned) &RPOR34_35)*8) + 1;
[; ;pic18f85j94.h: 34884: extern volatile __bit RPO34R2 @ (((unsigned) &RPOR34_35)*8) + 2;
[; ;pic18f85j94.h: 34886: extern volatile __bit RPO34R3 @ (((unsigned) &RPOR34_35)*8) + 3;
[; ;pic18f85j94.h: 34888: extern volatile __bit RPO35R0 @ (((unsigned) &RPOR34_35)*8) + 4;
[; ;pic18f85j94.h: 34890: extern volatile __bit RPO35R1 @ (((unsigned) &RPOR34_35)*8) + 5;
[; ;pic18f85j94.h: 34892: extern volatile __bit RPO35R2 @ (((unsigned) &RPOR34_35)*8) + 6;
[; ;pic18f85j94.h: 34894: extern volatile __bit RPO35R3 @ (((unsigned) &RPOR34_35)*8) + 7;
[; ;pic18f85j94.h: 34896: extern volatile __bit RPO36R0 @ (((unsigned) &RPOR36_37)*8) + 0;
[; ;pic18f85j94.h: 34898: extern volatile __bit RPO36R1 @ (((unsigned) &RPOR36_37)*8) + 1;
[; ;pic18f85j94.h: 34900: extern volatile __bit RPO36R2 @ (((unsigned) &RPOR36_37)*8) + 2;
[; ;pic18f85j94.h: 34902: extern volatile __bit RPO36R3 @ (((unsigned) &RPOR36_37)*8) + 3;
[; ;pic18f85j94.h: 34904: extern volatile __bit RPO37R0 @ (((unsigned) &RPOR36_37)*8) + 4;
[; ;pic18f85j94.h: 34906: extern volatile __bit RPO37R1 @ (((unsigned) &RPOR36_37)*8) + 5;
[; ;pic18f85j94.h: 34908: extern volatile __bit RPO37R2 @ (((unsigned) &RPOR36_37)*8) + 6;
[; ;pic18f85j94.h: 34910: extern volatile __bit RPO37R3 @ (((unsigned) &RPOR36_37)*8) + 7;
[; ;pic18f85j94.h: 34912: extern volatile __bit RPO38R0 @ (((unsigned) &RPOR38_39)*8) + 0;
[; ;pic18f85j94.h: 34914: extern volatile __bit RPO38R1 @ (((unsigned) &RPOR38_39)*8) + 1;
[; ;pic18f85j94.h: 34916: extern volatile __bit RPO38R2 @ (((unsigned) &RPOR38_39)*8) + 2;
[; ;pic18f85j94.h: 34918: extern volatile __bit RPO38R3 @ (((unsigned) &RPOR38_39)*8) + 3;
[; ;pic18f85j94.h: 34920: extern volatile __bit RPO39R0 @ (((unsigned) &RPOR38_39)*8) + 4;
[; ;pic18f85j94.h: 34922: extern volatile __bit RPO39R1 @ (((unsigned) &RPOR38_39)*8) + 5;
[; ;pic18f85j94.h: 34924: extern volatile __bit RPO39R2 @ (((unsigned) &RPOR38_39)*8) + 6;
[; ;pic18f85j94.h: 34926: extern volatile __bit RPO39R3 @ (((unsigned) &RPOR38_39)*8) + 7;
[; ;pic18f85j94.h: 34928: extern volatile __bit RPO3R0 @ (((unsigned) &RPOR2_3)*8) + 4;
[; ;pic18f85j94.h: 34930: extern volatile __bit RPO3R1 @ (((unsigned) &RPOR2_3)*8) + 5;
[; ;pic18f85j94.h: 34932: extern volatile __bit RPO3R2 @ (((unsigned) &RPOR2_3)*8) + 6;
[; ;pic18f85j94.h: 34934: extern volatile __bit RPO3R3 @ (((unsigned) &RPOR2_3)*8) + 7;
[; ;pic18f85j94.h: 34936: extern volatile __bit RPO40R0 @ (((unsigned) &RPOR40_41)*8) + 0;
[; ;pic18f85j94.h: 34938: extern volatile __bit RPO40R1 @ (((unsigned) &RPOR40_41)*8) + 1;
[; ;pic18f85j94.h: 34940: extern volatile __bit RPO40R2 @ (((unsigned) &RPOR40_41)*8) + 2;
[; ;pic18f85j94.h: 34942: extern volatile __bit RPO40R3 @ (((unsigned) &RPOR40_41)*8) + 3;
[; ;pic18f85j94.h: 34944: extern volatile __bit RPO41R0 @ (((unsigned) &RPOR40_41)*8) + 4;
[; ;pic18f85j94.h: 34946: extern volatile __bit RPO41R1 @ (((unsigned) &RPOR40_41)*8) + 5;
[; ;pic18f85j94.h: 34948: extern volatile __bit RPO41R2 @ (((unsigned) &RPOR40_41)*8) + 6;
[; ;pic18f85j94.h: 34950: extern volatile __bit RPO41R3 @ (((unsigned) &RPOR40_41)*8) + 7;
[; ;pic18f85j94.h: 34952: extern volatile __bit RPO42R0 @ (((unsigned) &RPOR42_43)*8) + 0;
[; ;pic18f85j94.h: 34954: extern volatile __bit RPO42R1 @ (((unsigned) &RPOR42_43)*8) + 1;
[; ;pic18f85j94.h: 34956: extern volatile __bit RPO42R2 @ (((unsigned) &RPOR42_43)*8) + 2;
[; ;pic18f85j94.h: 34958: extern volatile __bit RPO42R3 @ (((unsigned) &RPOR42_43)*8) + 3;
[; ;pic18f85j94.h: 34960: extern volatile __bit RPO43R0 @ (((unsigned) &RPOR42_43)*8) + 4;
[; ;pic18f85j94.h: 34962: extern volatile __bit RPO43R1 @ (((unsigned) &RPOR42_43)*8) + 5;
[; ;pic18f85j94.h: 34964: extern volatile __bit RPO43R2 @ (((unsigned) &RPOR42_43)*8) + 6;
[; ;pic18f85j94.h: 34966: extern volatile __bit RPO43R3 @ (((unsigned) &RPOR42_43)*8) + 7;
[; ;pic18f85j94.h: 34968: extern volatile __bit RPO44R0 @ (((unsigned) &RPOR44_45)*8) + 0;
[; ;pic18f85j94.h: 34970: extern volatile __bit RPO44R1 @ (((unsigned) &RPOR44_45)*8) + 1;
[; ;pic18f85j94.h: 34972: extern volatile __bit RPO44R2 @ (((unsigned) &RPOR44_45)*8) + 2;
[; ;pic18f85j94.h: 34974: extern volatile __bit RPO44R3 @ (((unsigned) &RPOR44_45)*8) + 3;
[; ;pic18f85j94.h: 34976: extern volatile __bit RPO45R0 @ (((unsigned) &RPOR44_45)*8) + 4;
[; ;pic18f85j94.h: 34978: extern volatile __bit RPO45R1 @ (((unsigned) &RPOR44_45)*8) + 5;
[; ;pic18f85j94.h: 34980: extern volatile __bit RPO45R2 @ (((unsigned) &RPOR44_45)*8) + 6;
[; ;pic18f85j94.h: 34982: extern volatile __bit RPO45R3 @ (((unsigned) &RPOR44_45)*8) + 7;
[; ;pic18f85j94.h: 34984: extern volatile __bit RPO46R0 @ (((unsigned) &RPOR46)*8) + 0;
[; ;pic18f85j94.h: 34986: extern volatile __bit RPO46R1 @ (((unsigned) &RPOR46)*8) + 1;
[; ;pic18f85j94.h: 34988: extern volatile __bit RPO46R2 @ (((unsigned) &RPOR46)*8) + 2;
[; ;pic18f85j94.h: 34990: extern volatile __bit RPO46R3 @ (((unsigned) &RPOR46)*8) + 3;
[; ;pic18f85j94.h: 34992: extern volatile __bit RPO4R0 @ (((unsigned) &RPOR4_5)*8) + 0;
[; ;pic18f85j94.h: 34994: extern volatile __bit RPO4R1 @ (((unsigned) &RPOR4_5)*8) + 1;
[; ;pic18f85j94.h: 34996: extern volatile __bit RPO4R2 @ (((unsigned) &RPOR4_5)*8) + 2;
[; ;pic18f85j94.h: 34998: extern volatile __bit RPO4R3 @ (((unsigned) &RPOR4_5)*8) + 3;
[; ;pic18f85j94.h: 35000: extern volatile __bit RPO5R0 @ (((unsigned) &RPOR4_5)*8) + 4;
[; ;pic18f85j94.h: 35002: extern volatile __bit RPO5R1 @ (((unsigned) &RPOR4_5)*8) + 5;
[; ;pic18f85j94.h: 35004: extern volatile __bit RPO5R2 @ (((unsigned) &RPOR4_5)*8) + 6;
[; ;pic18f85j94.h: 35006: extern volatile __bit RPO5R3 @ (((unsigned) &RPOR4_5)*8) + 7;
[; ;pic18f85j94.h: 35008: extern volatile __bit RPO6R0 @ (((unsigned) &RPOR6_7)*8) + 0;
[; ;pic18f85j94.h: 35010: extern volatile __bit RPO6R1 @ (((unsigned) &RPOR6_7)*8) + 1;
[; ;pic18f85j94.h: 35012: extern volatile __bit RPO6R2 @ (((unsigned) &RPOR6_7)*8) + 2;
[; ;pic18f85j94.h: 35014: extern volatile __bit RPO6R3 @ (((unsigned) &RPOR6_7)*8) + 3;
[; ;pic18f85j94.h: 35016: extern volatile __bit RPO7R0 @ (((unsigned) &RPOR6_7)*8) + 4;
[; ;pic18f85j94.h: 35018: extern volatile __bit RPO7R1 @ (((unsigned) &RPOR6_7)*8) + 5;
[; ;pic18f85j94.h: 35020: extern volatile __bit RPO7R2 @ (((unsigned) &RPOR6_7)*8) + 6;
[; ;pic18f85j94.h: 35022: extern volatile __bit RPO7R3 @ (((unsigned) &RPOR6_7)*8) + 7;
[; ;pic18f85j94.h: 35024: extern volatile __bit RPO8R0 @ (((unsigned) &RPOR8_9)*8) + 0;
[; ;pic18f85j94.h: 35026: extern volatile __bit RPO8R1 @ (((unsigned) &RPOR8_9)*8) + 1;
[; ;pic18f85j94.h: 35028: extern volatile __bit RPO8R2 @ (((unsigned) &RPOR8_9)*8) + 2;
[; ;pic18f85j94.h: 35030: extern volatile __bit RPO8R3 @ (((unsigned) &RPOR8_9)*8) + 3;
[; ;pic18f85j94.h: 35032: extern volatile __bit RPO9R0 @ (((unsigned) &RPOR8_9)*8) + 4;
[; ;pic18f85j94.h: 35034: extern volatile __bit RPO9R1 @ (((unsigned) &RPOR8_9)*8) + 5;
[; ;pic18f85j94.h: 35036: extern volatile __bit RPO9R2 @ (((unsigned) &RPOR8_9)*8) + 6;
[; ;pic18f85j94.h: 35038: extern volatile __bit RPO9R3 @ (((unsigned) &RPOR8_9)*8) + 7;
[; ;pic18f85j94.h: 35040: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f85j94.h: 35042: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f85j94.h: 35044: extern volatile __bit RTCCIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f85j94.h: 35046: extern volatile __bit RTCCIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f85j94.h: 35048: extern volatile __bit RTCCIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f85j94.h: 35050: extern volatile __bit RTCCLKSEL0 @ (((unsigned) &RTCCON2)*8) + 2;
[; ;pic18f85j94.h: 35052: extern volatile __bit RTCCLKSEL1 @ (((unsigned) &RTCCON2)*8) + 3;
[; ;pic18f85j94.h: 35054: extern volatile __bit RTCCMD @ (((unsigned) &PMD3)*8) + 4;
[; ;pic18f85j94.h: 35056: extern volatile __bit RTCEN @ (((unsigned) &RTCCON1)*8) + 7;
[; ;pic18f85j94.h: 35058: extern volatile __bit RTCOE @ (((unsigned) &RTCCON1)*8) + 2;
[; ;pic18f85j94.h: 35060: extern volatile __bit RTCPTR0 @ (((unsigned) &RTCCON1)*8) + 0;
[; ;pic18f85j94.h: 35062: extern volatile __bit RTCPTR1 @ (((unsigned) &RTCCON1)*8) + 1;
[; ;pic18f85j94.h: 35064: extern volatile __bit RTCSECSEL0 @ (((unsigned) &RTCCON2)*8) + 0;
[; ;pic18f85j94.h: 35066: extern volatile __bit RTCSECSEL1 @ (((unsigned) &RTCCON2)*8) + 1;
[; ;pic18f85j94.h: 35068: extern volatile __bit RTCSYNC @ (((unsigned) &RTCCON1)*8) + 4;
[; ;pic18f85j94.h: 35070: extern volatile __bit RTCWDIS @ (((unsigned) &DSCONH)*8) + 0;
[; ;pic18f85j94.h: 35072: extern volatile __bit RTCWREN @ (((unsigned) &RTCCON1)*8) + 5;
[; ;pic18f85j94.h: 35074: extern volatile __bit RVP0 @ (((unsigned) &PORTVP)*8) + 0;
[; ;pic18f85j94.h: 35076: extern volatile __bit RVP1 @ (((unsigned) &PORTVP)*8) + 1;
[; ;pic18f85j94.h: 35078: extern volatile __bit RVP2 @ (((unsigned) &PORTVP)*8) + 2;
[; ;pic18f85j94.h: 35080: extern volatile __bit RVP3 @ (((unsigned) &PORTVP)*8) + 3;
[; ;pic18f85j94.h: 35082: extern volatile __bit RVP4 @ (((unsigned) &PORTVP)*8) + 4;
[; ;pic18f85j94.h: 35084: extern volatile __bit RVP5 @ (((unsigned) &PORTVP)*8) + 5;
[; ;pic18f85j94.h: 35086: extern volatile __bit RVP6 @ (((unsigned) &PORTVP)*8) + 6;
[; ;pic18f85j94.h: 35088: extern volatile __bit RVP7 @ (((unsigned) &PORTVP)*8) + 7;
[; ;pic18f85j94.h: 35090: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f85j94.h: 35092: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f85j94.h: 35094: extern volatile __bit RXADDR0 @ (((unsigned) &RXADDRL)*8) + 0;
[; ;pic18f85j94.h: 35096: extern volatile __bit RXADDR1 @ (((unsigned) &RXADDRL)*8) + 1;
[; ;pic18f85j94.h: 35098: extern volatile __bit RXADDR10 @ (((unsigned) &RXADDRH)*8) + 2;
[; ;pic18f85j94.h: 35100: extern volatile __bit RXADDR11 @ (((unsigned) &RXADDRH)*8) + 3;
[; ;pic18f85j94.h: 35102: extern volatile __bit RXADDR2 @ (((unsigned) &RXADDRL)*8) + 2;
[; ;pic18f85j94.h: 35104: extern volatile __bit RXADDR3 @ (((unsigned) &RXADDRL)*8) + 3;
[; ;pic18f85j94.h: 35106: extern volatile __bit RXADDR4 @ (((unsigned) &RXADDRL)*8) + 4;
[; ;pic18f85j94.h: 35108: extern volatile __bit RXADDR5 @ (((unsigned) &RXADDRL)*8) + 5;
[; ;pic18f85j94.h: 35110: extern volatile __bit RXADDR6 @ (((unsigned) &RXADDRL)*8) + 6;
[; ;pic18f85j94.h: 35112: extern volatile __bit RXADDR7 @ (((unsigned) &RXADDRL)*8) + 7;
[; ;pic18f85j94.h: 35114: extern volatile __bit RXADDR8 @ (((unsigned) &RXADDRH)*8) + 0;
[; ;pic18f85j94.h: 35116: extern volatile __bit RXADDR9 @ (((unsigned) &RXADDRH)*8) + 1;
[; ;pic18f85j94.h: 35118: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f85j94.h: 35120: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f85j94.h: 35122: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f85j94.h: 35124: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f85j94.h: 35126: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f85j94.h: 35128: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f85j94.h: 35130: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f85j94.h: 35132: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f85j94.h: 35134: extern volatile __bit RXDTP3 @ (((unsigned) &BAUDCON3)*8) + 5;
[; ;pic18f85j94.h: 35136: extern volatile __bit RXDTP4 @ (((unsigned) &BAUDCON4)*8) + 5;
[; ;pic18f85j94.h: 35138: extern volatile __bit RXINC @ (((unsigned) &DMACON1)*8) + 4;
[; ;pic18f85j94.h: 35140: extern volatile __bit R_NOT_W1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f85j94.h: 35142: extern volatile __bit R_NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f85j94.h: 35144: extern volatile __bit R_W1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f85j94.h: 35146: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f85j94.h: 35148: extern volatile __bit R_nW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f85j94.h: 35150: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f85j94.h: 35152: extern volatile __bit S00C0 @ (((unsigned) &LCDDATA0)*8) + 0;
[; ;pic18f85j94.h: 35154: extern volatile __bit S00C1 @ (((unsigned) &LCDDATA8)*8) + 0;
[; ;pic18f85j94.h: 35156: extern volatile __bit S00C2 @ (((unsigned) &LCDDATA16)*8) + 0;
[; ;pic18f85j94.h: 35158: extern volatile __bit S00C3 @ (((unsigned) &LCDDATA24)*8) + 0;
[; ;pic18f85j94.h: 35160: extern volatile __bit S00C4 @ (((unsigned) &LCDDATA32)*8) + 0;
[; ;pic18f85j94.h: 35162: extern volatile __bit S00C5 @ (((unsigned) &LCDDATA40)*8) + 0;
[; ;pic18f85j94.h: 35164: extern volatile __bit S00C6 @ (((unsigned) &LCDDATA48)*8) + 0;
[; ;pic18f85j94.h: 35166: extern volatile __bit S00C7 @ (((unsigned) &LCDDATA56)*8) + 0;
[; ;pic18f85j94.h: 35168: extern volatile __bit S01C0 @ (((unsigned) &LCDDATA0)*8) + 1;
[; ;pic18f85j94.h: 35170: extern volatile __bit S01C1 @ (((unsigned) &LCDDATA8)*8) + 1;
[; ;pic18f85j94.h: 35172: extern volatile __bit S01C2 @ (((unsigned) &LCDDATA16)*8) + 1;
[; ;pic18f85j94.h: 35174: extern volatile __bit S01C3 @ (((unsigned) &LCDDATA24)*8) + 1;
[; ;pic18f85j94.h: 35176: extern volatile __bit S01C4 @ (((unsigned) &LCDDATA32)*8) + 1;
[; ;pic18f85j94.h: 35178: extern volatile __bit S01C5 @ (((unsigned) &LCDDATA40)*8) + 1;
[; ;pic18f85j94.h: 35180: extern volatile __bit S01C6 @ (((unsigned) &LCDDATA48)*8) + 1;
[; ;pic18f85j94.h: 35182: extern volatile __bit S01C7 @ (((unsigned) &LCDDATA56)*8) + 1;
[; ;pic18f85j94.h: 35184: extern volatile __bit S02C0 @ (((unsigned) &LCDDATA0)*8) + 2;
[; ;pic18f85j94.h: 35186: extern volatile __bit S02C1 @ (((unsigned) &LCDDATA8)*8) + 2;
[; ;pic18f85j94.h: 35188: extern volatile __bit S02C2 @ (((unsigned) &LCDDATA16)*8) + 2;
[; ;pic18f85j94.h: 35190: extern volatile __bit S02C3 @ (((unsigned) &LCDDATA24)*8) + 2;
[; ;pic18f85j94.h: 35192: extern volatile __bit S02C4 @ (((unsigned) &LCDDATA32)*8) + 2;
[; ;pic18f85j94.h: 35194: extern volatile __bit S02C5 @ (((unsigned) &LCDDATA40)*8) + 2;
[; ;pic18f85j94.h: 35196: extern volatile __bit S02C6 @ (((unsigned) &LCDDATA48)*8) + 2;
[; ;pic18f85j94.h: 35198: extern volatile __bit S02C7 @ (((unsigned) &LCDDATA56)*8) + 2;
[; ;pic18f85j94.h: 35200: extern volatile __bit S03C0 @ (((unsigned) &LCDDATA0)*8) + 3;
[; ;pic18f85j94.h: 35202: extern volatile __bit S03C1 @ (((unsigned) &LCDDATA8)*8) + 3;
[; ;pic18f85j94.h: 35204: extern volatile __bit S03C2 @ (((unsigned) &LCDDATA16)*8) + 3;
[; ;pic18f85j94.h: 35206: extern volatile __bit S03C3 @ (((unsigned) &LCDDATA24)*8) + 3;
[; ;pic18f85j94.h: 35208: extern volatile __bit S03C4 @ (((unsigned) &LCDDATA32)*8) + 3;
[; ;pic18f85j94.h: 35210: extern volatile __bit S03C5 @ (((unsigned) &LCDDATA40)*8) + 3;
[; ;pic18f85j94.h: 35212: extern volatile __bit S03C6 @ (((unsigned) &LCDDATA48)*8) + 3;
[; ;pic18f85j94.h: 35214: extern volatile __bit S03C7 @ (((unsigned) &LCDDATA56)*8) + 3;
[; ;pic18f85j94.h: 35216: extern volatile __bit S04C0 @ (((unsigned) &LCDDATA0)*8) + 4;
[; ;pic18f85j94.h: 35218: extern volatile __bit S04C1 @ (((unsigned) &LCDDATA8)*8) + 4;
[; ;pic18f85j94.h: 35220: extern volatile __bit S04C2 @ (((unsigned) &LCDDATA16)*8) + 4;
[; ;pic18f85j94.h: 35222: extern volatile __bit S04C3 @ (((unsigned) &LCDDATA24)*8) + 4;
[; ;pic18f85j94.h: 35224: extern volatile __bit S04C4 @ (((unsigned) &LCDDATA32)*8) + 4;
[; ;pic18f85j94.h: 35226: extern volatile __bit S04C5 @ (((unsigned) &LCDDATA40)*8) + 4;
[; ;pic18f85j94.h: 35228: extern volatile __bit S04C6 @ (((unsigned) &LCDDATA48)*8) + 4;
[; ;pic18f85j94.h: 35230: extern volatile __bit S04C7 @ (((unsigned) &LCDDATA56)*8) + 4;
[; ;pic18f85j94.h: 35232: extern volatile __bit S05C0 @ (((unsigned) &LCDDATA0)*8) + 5;
[; ;pic18f85j94.h: 35234: extern volatile __bit S05C1 @ (((unsigned) &LCDDATA8)*8) + 5;
[; ;pic18f85j94.h: 35236: extern volatile __bit S05C2 @ (((unsigned) &LCDDATA16)*8) + 5;
[; ;pic18f85j94.h: 35238: extern volatile __bit S05C3 @ (((unsigned) &LCDDATA24)*8) + 5;
[; ;pic18f85j94.h: 35240: extern volatile __bit S05C4 @ (((unsigned) &LCDDATA32)*8) + 5;
[; ;pic18f85j94.h: 35242: extern volatile __bit S05C5 @ (((unsigned) &LCDDATA40)*8) + 5;
[; ;pic18f85j94.h: 35244: extern volatile __bit S05C6 @ (((unsigned) &LCDDATA48)*8) + 5;
[; ;pic18f85j94.h: 35246: extern volatile __bit S05C7 @ (((unsigned) &LCDDATA56)*8) + 5;
[; ;pic18f85j94.h: 35248: extern volatile __bit S06C0 @ (((unsigned) &LCDDATA0)*8) + 6;
[; ;pic18f85j94.h: 35250: extern volatile __bit S06C1 @ (((unsigned) &LCDDATA8)*8) + 6;
[; ;pic18f85j94.h: 35252: extern volatile __bit S06C2 @ (((unsigned) &LCDDATA16)*8) + 6;
[; ;pic18f85j94.h: 35254: extern volatile __bit S06C3 @ (((unsigned) &LCDDATA24)*8) + 6;
[; ;pic18f85j94.h: 35256: extern volatile __bit S06C4 @ (((unsigned) &LCDDATA32)*8) + 6;
[; ;pic18f85j94.h: 35258: extern volatile __bit S06C5 @ (((unsigned) &LCDDATA40)*8) + 6;
[; ;pic18f85j94.h: 35260: extern volatile __bit S06C6 @ (((unsigned) &LCDDATA48)*8) + 6;
[; ;pic18f85j94.h: 35262: extern volatile __bit S06C7 @ (((unsigned) &LCDDATA56)*8) + 6;
[; ;pic18f85j94.h: 35264: extern volatile __bit S07C0 @ (((unsigned) &LCDDATA0)*8) + 7;
[; ;pic18f85j94.h: 35266: extern volatile __bit S07C1 @ (((unsigned) &LCDDATA8)*8) + 7;
[; ;pic18f85j94.h: 35268: extern volatile __bit S07C2 @ (((unsigned) &LCDDATA16)*8) + 7;
[; ;pic18f85j94.h: 35270: extern volatile __bit S07C3 @ (((unsigned) &LCDDATA24)*8) + 7;
[; ;pic18f85j94.h: 35272: extern volatile __bit S07C4 @ (((unsigned) &LCDDATA32)*8) + 7;
[; ;pic18f85j94.h: 35274: extern volatile __bit S07C5 @ (((unsigned) &LCDDATA40)*8) + 7;
[; ;pic18f85j94.h: 35276: extern volatile __bit S07C6 @ (((unsigned) &LCDDATA48)*8) + 7;
[; ;pic18f85j94.h: 35278: extern volatile __bit S07C7 @ (((unsigned) &LCDDATA56)*8) + 7;
[; ;pic18f85j94.h: 35280: extern volatile __bit S08C0 @ (((unsigned) &LCDDATA1)*8) + 0;
[; ;pic18f85j94.h: 35282: extern volatile __bit S08C1 @ (((unsigned) &LCDDATA9)*8) + 0;
[; ;pic18f85j94.h: 35284: extern volatile __bit S08C2 @ (((unsigned) &LCDDATA17)*8) + 0;
[; ;pic18f85j94.h: 35286: extern volatile __bit S08C3 @ (((unsigned) &LCDDATA25)*8) + 0;
[; ;pic18f85j94.h: 35288: extern volatile __bit S08C4 @ (((unsigned) &LCDDATA33)*8) + 0;
[; ;pic18f85j94.h: 35290: extern volatile __bit S08C5 @ (((unsigned) &LCDDATA41)*8) + 0;
[; ;pic18f85j94.h: 35292: extern volatile __bit S08C6 @ (((unsigned) &LCDDATA49)*8) + 0;
[; ;pic18f85j94.h: 35294: extern volatile __bit S08C7 @ (((unsigned) &LCDDATA57)*8) + 0;
[; ;pic18f85j94.h: 35296: extern volatile __bit S09C0 @ (((unsigned) &LCDDATA1)*8) + 1;
[; ;pic18f85j94.h: 35298: extern volatile __bit S09C1 @ (((unsigned) &LCDDATA9)*8) + 1;
[; ;pic18f85j94.h: 35300: extern volatile __bit S09C2 @ (((unsigned) &LCDDATA17)*8) + 1;
[; ;pic18f85j94.h: 35302: extern volatile __bit S09C3 @ (((unsigned) &LCDDATA25)*8) + 1;
[; ;pic18f85j94.h: 35304: extern volatile __bit S09C4 @ (((unsigned) &LCDDATA33)*8) + 1;
[; ;pic18f85j94.h: 35306: extern volatile __bit S09C5 @ (((unsigned) &LCDDATA41)*8) + 1;
[; ;pic18f85j94.h: 35308: extern volatile __bit S09C6 @ (((unsigned) &LCDDATA49)*8) + 1;
[; ;pic18f85j94.h: 35310: extern volatile __bit S09C7 @ (((unsigned) &LCDDATA57)*8) + 1;
[; ;pic18f85j94.h: 35312: extern volatile __bit S10C0 @ (((unsigned) &LCDDATA1)*8) + 2;
[; ;pic18f85j94.h: 35314: extern volatile __bit S10C1 @ (((unsigned) &LCDDATA9)*8) + 2;
[; ;pic18f85j94.h: 35316: extern volatile __bit S10C2 @ (((unsigned) &LCDDATA17)*8) + 2;
[; ;pic18f85j94.h: 35318: extern volatile __bit S10C3 @ (((unsigned) &LCDDATA25)*8) + 2;
[; ;pic18f85j94.h: 35320: extern volatile __bit S10C4 @ (((unsigned) &LCDDATA33)*8) + 2;
[; ;pic18f85j94.h: 35322: extern volatile __bit S10C5 @ (((unsigned) &LCDDATA41)*8) + 2;
[; ;pic18f85j94.h: 35324: extern volatile __bit S10C6 @ (((unsigned) &LCDDATA49)*8) + 2;
[; ;pic18f85j94.h: 35326: extern volatile __bit S10C7 @ (((unsigned) &LCDDATA57)*8) + 2;
[; ;pic18f85j94.h: 35328: extern volatile __bit S11C0 @ (((unsigned) &LCDDATA1)*8) + 3;
[; ;pic18f85j94.h: 35330: extern volatile __bit S11C1 @ (((unsigned) &LCDDATA9)*8) + 3;
[; ;pic18f85j94.h: 35332: extern volatile __bit S11C2 @ (((unsigned) &LCDDATA17)*8) + 3;
[; ;pic18f85j94.h: 35334: extern volatile __bit S11C3 @ (((unsigned) &LCDDATA25)*8) + 3;
[; ;pic18f85j94.h: 35336: extern volatile __bit S11C4 @ (((unsigned) &LCDDATA33)*8) + 3;
[; ;pic18f85j94.h: 35338: extern volatile __bit S11C5 @ (((unsigned) &LCDDATA41)*8) + 3;
[; ;pic18f85j94.h: 35340: extern volatile __bit S11C6 @ (((unsigned) &LCDDATA49)*8) + 3;
[; ;pic18f85j94.h: 35342: extern volatile __bit S11C7 @ (((unsigned) &LCDDATA57)*8) + 3;
[; ;pic18f85j94.h: 35344: extern volatile __bit S12C0 @ (((unsigned) &LCDDATA1)*8) + 4;
[; ;pic18f85j94.h: 35346: extern volatile __bit S12C1 @ (((unsigned) &LCDDATA9)*8) + 4;
[; ;pic18f85j94.h: 35348: extern volatile __bit S12C2 @ (((unsigned) &LCDDATA17)*8) + 4;
[; ;pic18f85j94.h: 35350: extern volatile __bit S12C3 @ (((unsigned) &LCDDATA25)*8) + 4;
[; ;pic18f85j94.h: 35352: extern volatile __bit S12C4 @ (((unsigned) &LCDDATA33)*8) + 4;
[; ;pic18f85j94.h: 35354: extern volatile __bit S12C5 @ (((unsigned) &LCDDATA41)*8) + 4;
[; ;pic18f85j94.h: 35356: extern volatile __bit S12C6 @ (((unsigned) &LCDDATA49)*8) + 4;
[; ;pic18f85j94.h: 35358: extern volatile __bit S12C7 @ (((unsigned) &LCDDATA57)*8) + 4;
[; ;pic18f85j94.h: 35360: extern volatile __bit S13C0 @ (((unsigned) &LCDDATA1)*8) + 5;
[; ;pic18f85j94.h: 35362: extern volatile __bit S13C1 @ (((unsigned) &LCDDATA9)*8) + 5;
[; ;pic18f85j94.h: 35364: extern volatile __bit S13C2 @ (((unsigned) &LCDDATA17)*8) + 5;
[; ;pic18f85j94.h: 35366: extern volatile __bit S13C3 @ (((unsigned) &LCDDATA25)*8) + 5;
[; ;pic18f85j94.h: 35368: extern volatile __bit S13C4 @ (((unsigned) &LCDDATA33)*8) + 5;
[; ;pic18f85j94.h: 35370: extern volatile __bit S13C5 @ (((unsigned) &LCDDATA41)*8) + 5;
[; ;pic18f85j94.h: 35372: extern volatile __bit S13C6 @ (((unsigned) &LCDDATA49)*8) + 5;
[; ;pic18f85j94.h: 35374: extern volatile __bit S13C7 @ (((unsigned) &LCDDATA57)*8) + 5;
[; ;pic18f85j94.h: 35376: extern volatile __bit S14C0 @ (((unsigned) &LCDDATA1)*8) + 6;
[; ;pic18f85j94.h: 35378: extern volatile __bit S14C1 @ (((unsigned) &LCDDATA9)*8) + 6;
[; ;pic18f85j94.h: 35380: extern volatile __bit S14C2 @ (((unsigned) &LCDDATA17)*8) + 6;
[; ;pic18f85j94.h: 35382: extern volatile __bit S14C3 @ (((unsigned) &LCDDATA25)*8) + 6;
[; ;pic18f85j94.h: 35384: extern volatile __bit S14C4 @ (((unsigned) &LCDDATA33)*8) + 6;
[; ;pic18f85j94.h: 35386: extern volatile __bit S14C5 @ (((unsigned) &LCDDATA41)*8) + 6;
[; ;pic18f85j94.h: 35388: extern volatile __bit S14C6 @ (((unsigned) &LCDDATA49)*8) + 6;
[; ;pic18f85j94.h: 35390: extern volatile __bit S14C7 @ (((unsigned) &LCDDATA57)*8) + 6;
[; ;pic18f85j94.h: 35392: extern volatile __bit S15C0 @ (((unsigned) &LCDDATA1)*8) + 7;
[; ;pic18f85j94.h: 35394: extern volatile __bit S15C1 @ (((unsigned) &LCDDATA9)*8) + 7;
[; ;pic18f85j94.h: 35396: extern volatile __bit S15C2 @ (((unsigned) &LCDDATA17)*8) + 7;
[; ;pic18f85j94.h: 35398: extern volatile __bit S15C3 @ (((unsigned) &LCDDATA25)*8) + 7;
[; ;pic18f85j94.h: 35400: extern volatile __bit S15C4 @ (((unsigned) &LCDDATA33)*8) + 7;
[; ;pic18f85j94.h: 35402: extern volatile __bit S15C5 @ (((unsigned) &LCDDATA41)*8) + 7;
[; ;pic18f85j94.h: 35404: extern volatile __bit S15C6 @ (((unsigned) &LCDDATA49)*8) + 7;
[; ;pic18f85j94.h: 35406: extern volatile __bit S15C7 @ (((unsigned) &LCDDATA57)*8) + 7;
[; ;pic18f85j94.h: 35408: extern volatile __bit S16C0 @ (((unsigned) &LCDDATA2)*8) + 0;
[; ;pic18f85j94.h: 35410: extern volatile __bit S16C1 @ (((unsigned) &LCDDATA10)*8) + 0;
[; ;pic18f85j94.h: 35412: extern volatile __bit S16C2 @ (((unsigned) &LCDDATA18)*8) + 0;
[; ;pic18f85j94.h: 35414: extern volatile __bit S16C3 @ (((unsigned) &LCDDATA26)*8) + 0;
[; ;pic18f85j94.h: 35416: extern volatile __bit S16C4 @ (((unsigned) &LCDDATA34)*8) + 0;
[; ;pic18f85j94.h: 35418: extern volatile __bit S16C5 @ (((unsigned) &LCDDATA42)*8) + 0;
[; ;pic18f85j94.h: 35420: extern volatile __bit S16C6 @ (((unsigned) &LCDDATA50)*8) + 0;
[; ;pic18f85j94.h: 35422: extern volatile __bit S16C7 @ (((unsigned) &LCDDATA58)*8) + 0;
[; ;pic18f85j94.h: 35424: extern volatile __bit S17C0 @ (((unsigned) &LCDDATA2)*8) + 1;
[; ;pic18f85j94.h: 35426: extern volatile __bit S17C1 @ (((unsigned) &LCDDATA10)*8) + 1;
[; ;pic18f85j94.h: 35428: extern volatile __bit S17C2 @ (((unsigned) &LCDDATA18)*8) + 1;
[; ;pic18f85j94.h: 35430: extern volatile __bit S17C3 @ (((unsigned) &LCDDATA26)*8) + 1;
[; ;pic18f85j94.h: 35432: extern volatile __bit S17C4 @ (((unsigned) &LCDDATA34)*8) + 1;
[; ;pic18f85j94.h: 35434: extern volatile __bit S17C5 @ (((unsigned) &LCDDATA42)*8) + 1;
[; ;pic18f85j94.h: 35436: extern volatile __bit S17C6 @ (((unsigned) &LCDDATA50)*8) + 1;
[; ;pic18f85j94.h: 35438: extern volatile __bit S17C7 @ (((unsigned) &LCDDATA58)*8) + 1;
[; ;pic18f85j94.h: 35440: extern volatile __bit S18C0 @ (((unsigned) &LCDDATA2)*8) + 2;
[; ;pic18f85j94.h: 35442: extern volatile __bit S18C1 @ (((unsigned) &LCDDATA10)*8) + 2;
[; ;pic18f85j94.h: 35444: extern volatile __bit S18C2 @ (((unsigned) &LCDDATA18)*8) + 2;
[; ;pic18f85j94.h: 35446: extern volatile __bit S18C3 @ (((unsigned) &LCDDATA26)*8) + 2;
[; ;pic18f85j94.h: 35448: extern volatile __bit S18C4 @ (((unsigned) &LCDDATA34)*8) + 2;
[; ;pic18f85j94.h: 35450: extern volatile __bit S18C5 @ (((unsigned) &LCDDATA42)*8) + 2;
[; ;pic18f85j94.h: 35452: extern volatile __bit S18C6 @ (((unsigned) &LCDDATA50)*8) + 2;
[; ;pic18f85j94.h: 35454: extern volatile __bit S18C7 @ (((unsigned) &LCDDATA58)*8) + 2;
[; ;pic18f85j94.h: 35456: extern volatile __bit S19C0 @ (((unsigned) &LCDDATA2)*8) + 3;
[; ;pic18f85j94.h: 35458: extern volatile __bit S19C1 @ (((unsigned) &LCDDATA10)*8) + 3;
[; ;pic18f85j94.h: 35460: extern volatile __bit S19C2 @ (((unsigned) &LCDDATA18)*8) + 3;
[; ;pic18f85j94.h: 35462: extern volatile __bit S19C3 @ (((unsigned) &LCDDATA26)*8) + 3;
[; ;pic18f85j94.h: 35464: extern volatile __bit S19C4 @ (((unsigned) &LCDDATA34)*8) + 3;
[; ;pic18f85j94.h: 35466: extern volatile __bit S19C5 @ (((unsigned) &LCDDATA42)*8) + 3;
[; ;pic18f85j94.h: 35468: extern volatile __bit S19C6 @ (((unsigned) &LCDDATA50)*8) + 3;
[; ;pic18f85j94.h: 35470: extern volatile __bit S19C7 @ (((unsigned) &LCDDATA58)*8) + 3;
[; ;pic18f85j94.h: 35472: extern volatile __bit S20C0 @ (((unsigned) &LCDDATA2)*8) + 4;
[; ;pic18f85j94.h: 35474: extern volatile __bit S20C1 @ (((unsigned) &LCDDATA10)*8) + 4;
[; ;pic18f85j94.h: 35476: extern volatile __bit S20C2 @ (((unsigned) &LCDDATA18)*8) + 4;
[; ;pic18f85j94.h: 35478: extern volatile __bit S20C3 @ (((unsigned) &LCDDATA26)*8) + 4;
[; ;pic18f85j94.h: 35480: extern volatile __bit S20C4 @ (((unsigned) &LCDDATA34)*8) + 4;
[; ;pic18f85j94.h: 35482: extern volatile __bit S20C5 @ (((unsigned) &LCDDATA42)*8) + 4;
[; ;pic18f85j94.h: 35484: extern volatile __bit S20C6 @ (((unsigned) &LCDDATA50)*8) + 4;
[; ;pic18f85j94.h: 35486: extern volatile __bit S20C7 @ (((unsigned) &LCDDATA58)*8) + 4;
[; ;pic18f85j94.h: 35488: extern volatile __bit S21C0 @ (((unsigned) &LCDDATA2)*8) + 5;
[; ;pic18f85j94.h: 35490: extern volatile __bit S21C1 @ (((unsigned) &LCDDATA10)*8) + 5;
[; ;pic18f85j94.h: 35492: extern volatile __bit S21C2 @ (((unsigned) &LCDDATA18)*8) + 5;
[; ;pic18f85j94.h: 35494: extern volatile __bit S21C3 @ (((unsigned) &LCDDATA26)*8) + 5;
[; ;pic18f85j94.h: 35496: extern volatile __bit S21C4 @ (((unsigned) &LCDDATA34)*8) + 5;
[; ;pic18f85j94.h: 35498: extern volatile __bit S21C5 @ (((unsigned) &LCDDATA42)*8) + 5;
[; ;pic18f85j94.h: 35500: extern volatile __bit S21C6 @ (((unsigned) &LCDDATA50)*8) + 5;
[; ;pic18f85j94.h: 35502: extern volatile __bit S21C7 @ (((unsigned) &LCDDATA58)*8) + 5;
[; ;pic18f85j94.h: 35504: extern volatile __bit S22C0 @ (((unsigned) &LCDDATA2)*8) + 6;
[; ;pic18f85j94.h: 35506: extern volatile __bit S22C1 @ (((unsigned) &LCDDATA10)*8) + 6;
[; ;pic18f85j94.h: 35508: extern volatile __bit S22C2 @ (((unsigned) &LCDDATA18)*8) + 6;
[; ;pic18f85j94.h: 35510: extern volatile __bit S22C3 @ (((unsigned) &LCDDATA26)*8) + 6;
[; ;pic18f85j94.h: 35512: extern volatile __bit S22C4 @ (((unsigned) &LCDDATA34)*8) + 6;
[; ;pic18f85j94.h: 35514: extern volatile __bit S22C5 @ (((unsigned) &LCDDATA42)*8) + 6;
[; ;pic18f85j94.h: 35516: extern volatile __bit S22C6 @ (((unsigned) &LCDDATA50)*8) + 6;
[; ;pic18f85j94.h: 35518: extern volatile __bit S22C7 @ (((unsigned) &LCDDATA58)*8) + 6;
[; ;pic18f85j94.h: 35520: extern volatile __bit S23C0 @ (((unsigned) &LCDDATA2)*8) + 7;
[; ;pic18f85j94.h: 35522: extern volatile __bit S23C1 @ (((unsigned) &LCDDATA10)*8) + 7;
[; ;pic18f85j94.h: 35524: extern volatile __bit S23C2 @ (((unsigned) &LCDDATA18)*8) + 7;
[; ;pic18f85j94.h: 35526: extern volatile __bit S23C3 @ (((unsigned) &LCDDATA26)*8) + 7;
[; ;pic18f85j94.h: 35528: extern volatile __bit S23C4 @ (((unsigned) &LCDDATA34)*8) + 7;
[; ;pic18f85j94.h: 35530: extern volatile __bit S23C5 @ (((unsigned) &LCDDATA42)*8) + 7;
[; ;pic18f85j94.h: 35532: extern volatile __bit S23C6 @ (((unsigned) &LCDDATA50)*8) + 7;
[; ;pic18f85j94.h: 35534: extern volatile __bit S23C7 @ (((unsigned) &LCDDATA58)*8) + 7;
[; ;pic18f85j94.h: 35536: extern volatile __bit S24C0 @ (((unsigned) &LCDDATA3)*8) + 0;
[; ;pic18f85j94.h: 35538: extern volatile __bit S24C1 @ (((unsigned) &LCDDATA11)*8) + 0;
[; ;pic18f85j94.h: 35540: extern volatile __bit S24C2 @ (((unsigned) &LCDDATA19)*8) + 0;
[; ;pic18f85j94.h: 35542: extern volatile __bit S24C3 @ (((unsigned) &LCDDATA27)*8) + 0;
[; ;pic18f85j94.h: 35544: extern volatile __bit S24C4 @ (((unsigned) &LCDDATA35)*8) + 0;
[; ;pic18f85j94.h: 35546: extern volatile __bit S24C5 @ (((unsigned) &LCDDATA43)*8) + 0;
[; ;pic18f85j94.h: 35548: extern volatile __bit S24C6 @ (((unsigned) &LCDDATA51)*8) + 0;
[; ;pic18f85j94.h: 35550: extern volatile __bit S24C7 @ (((unsigned) &LCDDATA59)*8) + 0;
[; ;pic18f85j94.h: 35552: extern volatile __bit S25C0 @ (((unsigned) &LCDDATA3)*8) + 1;
[; ;pic18f85j94.h: 35554: extern volatile __bit S25C1 @ (((unsigned) &LCDDATA11)*8) + 1;
[; ;pic18f85j94.h: 35556: extern volatile __bit S25C2 @ (((unsigned) &LCDDATA19)*8) + 1;
[; ;pic18f85j94.h: 35558: extern volatile __bit S25C3 @ (((unsigned) &LCDDATA27)*8) + 1;
[; ;pic18f85j94.h: 35560: extern volatile __bit S25C4 @ (((unsigned) &LCDDATA35)*8) + 1;
[; ;pic18f85j94.h: 35562: extern volatile __bit S25C5 @ (((unsigned) &LCDDATA43)*8) + 1;
[; ;pic18f85j94.h: 35564: extern volatile __bit S25C6 @ (((unsigned) &LCDDATA51)*8) + 1;
[; ;pic18f85j94.h: 35566: extern volatile __bit S25C7 @ (((unsigned) &LCDDATA59)*8) + 1;
[; ;pic18f85j94.h: 35568: extern volatile __bit S26C0 @ (((unsigned) &LCDDATA3)*8) + 2;
[; ;pic18f85j94.h: 35570: extern volatile __bit S26C1 @ (((unsigned) &LCDDATA11)*8) + 2;
[; ;pic18f85j94.h: 35572: extern volatile __bit S26C2 @ (((unsigned) &LCDDATA19)*8) + 2;
[; ;pic18f85j94.h: 35574: extern volatile __bit S26C3 @ (((unsigned) &LCDDATA27)*8) + 2;
[; ;pic18f85j94.h: 35576: extern volatile __bit S26C4 @ (((unsigned) &LCDDATA35)*8) + 2;
[; ;pic18f85j94.h: 35578: extern volatile __bit S26C5 @ (((unsigned) &LCDDATA43)*8) + 2;
[; ;pic18f85j94.h: 35580: extern volatile __bit S26C6 @ (((unsigned) &LCDDATA51)*8) + 2;
[; ;pic18f85j94.h: 35582: extern volatile __bit S26C7 @ (((unsigned) &LCDDATA59)*8) + 2;
[; ;pic18f85j94.h: 35584: extern volatile __bit S27C0 @ (((unsigned) &LCDDATA3)*8) + 3;
[; ;pic18f85j94.h: 35586: extern volatile __bit S27C1 @ (((unsigned) &LCDDATA11)*8) + 3;
[; ;pic18f85j94.h: 35588: extern volatile __bit S27C2 @ (((unsigned) &LCDDATA19)*8) + 3;
[; ;pic18f85j94.h: 35590: extern volatile __bit S27C3 @ (((unsigned) &LCDDATA27)*8) + 3;
[; ;pic18f85j94.h: 35592: extern volatile __bit S27C4 @ (((unsigned) &LCDDATA35)*8) + 3;
[; ;pic18f85j94.h: 35594: extern volatile __bit S27C5 @ (((unsigned) &LCDDATA43)*8) + 3;
[; ;pic18f85j94.h: 35596: extern volatile __bit S27C6 @ (((unsigned) &LCDDATA51)*8) + 3;
[; ;pic18f85j94.h: 35598: extern volatile __bit S27C7 @ (((unsigned) &LCDDATA59)*8) + 3;
[; ;pic18f85j94.h: 35600: extern volatile __bit S28C0 @ (((unsigned) &LCDDATA3)*8) + 4;
[; ;pic18f85j94.h: 35602: extern volatile __bit S28C1 @ (((unsigned) &LCDDATA11)*8) + 4;
[; ;pic18f85j94.h: 35604: extern volatile __bit S28C2 @ (((unsigned) &LCDDATA19)*8) + 4;
[; ;pic18f85j94.h: 35606: extern volatile __bit S28C3 @ (((unsigned) &LCDDATA27)*8) + 4;
[; ;pic18f85j94.h: 35608: extern volatile __bit S28C4 @ (((unsigned) &LCDDATA35)*8) + 4;
[; ;pic18f85j94.h: 35610: extern volatile __bit S28C5 @ (((unsigned) &LCDDATA43)*8) + 4;
[; ;pic18f85j94.h: 35612: extern volatile __bit S28C6 @ (((unsigned) &LCDDATA51)*8) + 4;
[; ;pic18f85j94.h: 35614: extern volatile __bit S28C7 @ (((unsigned) &LCDDATA59)*8) + 4;
[; ;pic18f85j94.h: 35616: extern volatile __bit S29C0 @ (((unsigned) &LCDDATA3)*8) + 5;
[; ;pic18f85j94.h: 35618: extern volatile __bit S29C1 @ (((unsigned) &LCDDATA11)*8) + 5;
[; ;pic18f85j94.h: 35620: extern volatile __bit S29C2 @ (((unsigned) &LCDDATA19)*8) + 5;
[; ;pic18f85j94.h: 35622: extern volatile __bit S29C3 @ (((unsigned) &LCDDATA27)*8) + 5;
[; ;pic18f85j94.h: 35624: extern volatile __bit S29C4 @ (((unsigned) &LCDDATA35)*8) + 5;
[; ;pic18f85j94.h: 35626: extern volatile __bit S29C5 @ (((unsigned) &LCDDATA43)*8) + 5;
[; ;pic18f85j94.h: 35628: extern volatile __bit S29C6 @ (((unsigned) &LCDDATA51)*8) + 5;
[; ;pic18f85j94.h: 35630: extern volatile __bit S29C7 @ (((unsigned) &LCDDATA59)*8) + 5;
[; ;pic18f85j94.h: 35632: extern volatile __bit S30C0 @ (((unsigned) &LCDDATA3)*8) + 6;
[; ;pic18f85j94.h: 35634: extern volatile __bit S30C1 @ (((unsigned) &LCDDATA11)*8) + 6;
[; ;pic18f85j94.h: 35636: extern volatile __bit S30C2 @ (((unsigned) &LCDDATA19)*8) + 6;
[; ;pic18f85j94.h: 35638: extern volatile __bit S30C3 @ (((unsigned) &LCDDATA27)*8) + 6;
[; ;pic18f85j94.h: 35640: extern volatile __bit S30C4 @ (((unsigned) &LCDDATA35)*8) + 6;
[; ;pic18f85j94.h: 35642: extern volatile __bit S30C5 @ (((unsigned) &LCDDATA43)*8) + 6;
[; ;pic18f85j94.h: 35644: extern volatile __bit S30C6 @ (((unsigned) &LCDDATA51)*8) + 6;
[; ;pic18f85j94.h: 35646: extern volatile __bit S30C7 @ (((unsigned) &LCDDATA59)*8) + 6;
[; ;pic18f85j94.h: 35648: extern volatile __bit S31C0 @ (((unsigned) &LCDDATA3)*8) + 7;
[; ;pic18f85j94.h: 35650: extern volatile __bit S31C1 @ (((unsigned) &LCDDATA11)*8) + 7;
[; ;pic18f85j94.h: 35652: extern volatile __bit S31C2 @ (((unsigned) &LCDDATA19)*8) + 7;
[; ;pic18f85j94.h: 35654: extern volatile __bit S31C3 @ (((unsigned) &LCDDATA27)*8) + 7;
[; ;pic18f85j94.h: 35656: extern volatile __bit S31C4 @ (((unsigned) &LCDDATA35)*8) + 7;
[; ;pic18f85j94.h: 35658: extern volatile __bit S31C5 @ (((unsigned) &LCDDATA43)*8) + 7;
[; ;pic18f85j94.h: 35660: extern volatile __bit S31C6 @ (((unsigned) &LCDDATA51)*8) + 7;
[; ;pic18f85j94.h: 35662: extern volatile __bit S31C7 @ (((unsigned) &LCDDATA59)*8) + 7;
[; ;pic18f85j94.h: 35664: extern volatile __bit S32C0 @ (((unsigned) &LCDDATA4)*8) + 0;
[; ;pic18f85j94.h: 35666: extern volatile __bit S32C1 @ (((unsigned) &LCDDATA12)*8) + 0;
[; ;pic18f85j94.h: 35668: extern volatile __bit S32C2 @ (((unsigned) &LCDDATA20)*8) + 0;
[; ;pic18f85j94.h: 35670: extern volatile __bit S32C3 @ (((unsigned) &LCDDATA28)*8) + 0;
[; ;pic18f85j94.h: 35672: extern volatile __bit S32C4 @ (((unsigned) &LCDDATA36)*8) + 0;
[; ;pic18f85j94.h: 35674: extern volatile __bit S32C5 @ (((unsigned) &LCDDATA44)*8) + 0;
[; ;pic18f85j94.h: 35676: extern volatile __bit S32C6 @ (((unsigned) &LCDDATA52)*8) + 0;
[; ;pic18f85j94.h: 35678: extern volatile __bit S32C7 @ (((unsigned) &LCDDATA60)*8) + 0;
[; ;pic18f85j94.h: 35680: extern volatile __bit S33C0 @ (((unsigned) &LCDDATA4)*8) + 1;
[; ;pic18f85j94.h: 35682: extern volatile __bit S33C1 @ (((unsigned) &LCDDATA12)*8) + 1;
[; ;pic18f85j94.h: 35684: extern volatile __bit S33C2 @ (((unsigned) &LCDDATA20)*8) + 1;
[; ;pic18f85j94.h: 35686: extern volatile __bit S33C3 @ (((unsigned) &LCDDATA28)*8) + 1;
[; ;pic18f85j94.h: 35688: extern volatile __bit S33C4 @ (((unsigned) &LCDDATA36)*8) + 1;
[; ;pic18f85j94.h: 35690: extern volatile __bit S33C5 @ (((unsigned) &LCDDATA44)*8) + 1;
[; ;pic18f85j94.h: 35692: extern volatile __bit S33C6 @ (((unsigned) &LCDDATA52)*8) + 1;
[; ;pic18f85j94.h: 35694: extern volatile __bit S33C7 @ (((unsigned) &LCDDATA60)*8) + 1;
[; ;pic18f85j94.h: 35696: extern volatile __bit S34C0 @ (((unsigned) &LCDDATA4)*8) + 2;
[; ;pic18f85j94.h: 35698: extern volatile __bit S34C1 @ (((unsigned) &LCDDATA12)*8) + 2;
[; ;pic18f85j94.h: 35700: extern volatile __bit S34C2 @ (((unsigned) &LCDDATA20)*8) + 2;
[; ;pic18f85j94.h: 35702: extern volatile __bit S34C3 @ (((unsigned) &LCDDATA28)*8) + 2;
[; ;pic18f85j94.h: 35704: extern volatile __bit S34C4 @ (((unsigned) &LCDDATA36)*8) + 2;
[; ;pic18f85j94.h: 35706: extern volatile __bit S34C5 @ (((unsigned) &LCDDATA44)*8) + 2;
[; ;pic18f85j94.h: 35708: extern volatile __bit S34C6 @ (((unsigned) &LCDDATA52)*8) + 2;
[; ;pic18f85j94.h: 35710: extern volatile __bit S34C7 @ (((unsigned) &LCDDATA60)*8) + 2;
[; ;pic18f85j94.h: 35712: extern volatile __bit S35C0 @ (((unsigned) &LCDDATA4)*8) + 3;
[; ;pic18f85j94.h: 35714: extern volatile __bit S35C1 @ (((unsigned) &LCDDATA12)*8) + 3;
[; ;pic18f85j94.h: 35716: extern volatile __bit S35C2 @ (((unsigned) &LCDDATA20)*8) + 3;
[; ;pic18f85j94.h: 35718: extern volatile __bit S35C3 @ (((unsigned) &LCDDATA28)*8) + 3;
[; ;pic18f85j94.h: 35720: extern volatile __bit S35C4 @ (((unsigned) &LCDDATA36)*8) + 3;
[; ;pic18f85j94.h: 35722: extern volatile __bit S35C5 @ (((unsigned) &LCDDATA44)*8) + 3;
[; ;pic18f85j94.h: 35724: extern volatile __bit S35C6 @ (((unsigned) &LCDDATA52)*8) + 3;
[; ;pic18f85j94.h: 35726: extern volatile __bit S35C7 @ (((unsigned) &LCDDATA60)*8) + 3;
[; ;pic18f85j94.h: 35728: extern volatile __bit S36C0 @ (((unsigned) &LCDDATA4)*8) + 4;
[; ;pic18f85j94.h: 35730: extern volatile __bit S36C1 @ (((unsigned) &LCDDATA12)*8) + 4;
[; ;pic18f85j94.h: 35732: extern volatile __bit S36C2 @ (((unsigned) &LCDDATA20)*8) + 4;
[; ;pic18f85j94.h: 35734: extern volatile __bit S36C3 @ (((unsigned) &LCDDATA28)*8) + 4;
[; ;pic18f85j94.h: 35736: extern volatile __bit S36C4 @ (((unsigned) &LCDDATA36)*8) + 4;
[; ;pic18f85j94.h: 35738: extern volatile __bit S36C5 @ (((unsigned) &LCDDATA44)*8) + 4;
[; ;pic18f85j94.h: 35740: extern volatile __bit S36C6 @ (((unsigned) &LCDDATA52)*8) + 4;
[; ;pic18f85j94.h: 35742: extern volatile __bit S36C7 @ (((unsigned) &LCDDATA60)*8) + 4;
[; ;pic18f85j94.h: 35744: extern volatile __bit S37C0 @ (((unsigned) &LCDDATA4)*8) + 5;
[; ;pic18f85j94.h: 35746: extern volatile __bit S37C1 @ (((unsigned) &LCDDATA12)*8) + 5;
[; ;pic18f85j94.h: 35748: extern volatile __bit S37C2 @ (((unsigned) &LCDDATA20)*8) + 5;
[; ;pic18f85j94.h: 35750: extern volatile __bit S37C3 @ (((unsigned) &LCDDATA28)*8) + 5;
[; ;pic18f85j94.h: 35752: extern volatile __bit S37C4 @ (((unsigned) &LCDDATA36)*8) + 5;
[; ;pic18f85j94.h: 35754: extern volatile __bit S37C5 @ (((unsigned) &LCDDATA44)*8) + 5;
[; ;pic18f85j94.h: 35756: extern volatile __bit S37C6 @ (((unsigned) &LCDDATA52)*8) + 5;
[; ;pic18f85j94.h: 35758: extern volatile __bit S37C7 @ (((unsigned) &LCDDATA60)*8) + 5;
[; ;pic18f85j94.h: 35760: extern volatile __bit S38C0 @ (((unsigned) &LCDDATA4)*8) + 6;
[; ;pic18f85j94.h: 35762: extern volatile __bit S38C1 @ (((unsigned) &LCDDATA12)*8) + 6;
[; ;pic18f85j94.h: 35764: extern volatile __bit S38C2 @ (((unsigned) &LCDDATA20)*8) + 6;
[; ;pic18f85j94.h: 35766: extern volatile __bit S38C3 @ (((unsigned) &LCDDATA28)*8) + 6;
[; ;pic18f85j94.h: 35768: extern volatile __bit S38C4 @ (((unsigned) &LCDDATA36)*8) + 6;
[; ;pic18f85j94.h: 35770: extern volatile __bit S38C5 @ (((unsigned) &LCDDATA44)*8) + 6;
[; ;pic18f85j94.h: 35772: extern volatile __bit S38C6 @ (((unsigned) &LCDDATA52)*8) + 6;
[; ;pic18f85j94.h: 35774: extern volatile __bit S38C7 @ (((unsigned) &LCDDATA60)*8) + 6;
[; ;pic18f85j94.h: 35776: extern volatile __bit S39C0 @ (((unsigned) &LCDDATA4)*8) + 7;
[; ;pic18f85j94.h: 35778: extern volatile __bit S39C1 @ (((unsigned) &LCDDATA12)*8) + 7;
[; ;pic18f85j94.h: 35780: extern volatile __bit S39C2 @ (((unsigned) &LCDDATA20)*8) + 7;
[; ;pic18f85j94.h: 35782: extern volatile __bit S39C3 @ (((unsigned) &LCDDATA28)*8) + 7;
[; ;pic18f85j94.h: 35784: extern volatile __bit S39C4 @ (((unsigned) &LCDDATA36)*8) + 7;
[; ;pic18f85j94.h: 35786: extern volatile __bit S39C5 @ (((unsigned) &LCDDATA44)*8) + 7;
[; ;pic18f85j94.h: 35788: extern volatile __bit S39C6 @ (((unsigned) &LCDDATA52)*8) + 7;
[; ;pic18f85j94.h: 35790: extern volatile __bit S39C7 @ (((unsigned) &LCDDATA60)*8) + 7;
[; ;pic18f85j94.h: 35792: extern volatile __bit S40C0 @ (((unsigned) &LCDDATA5)*8) + 0;
[; ;pic18f85j94.h: 35794: extern volatile __bit S40C1 @ (((unsigned) &LCDDATA13)*8) + 0;
[; ;pic18f85j94.h: 35796: extern volatile __bit S40C15 @ (((unsigned) &LCDDATA5)*8) + 0;
[; ;pic18f85j94.h: 35798: extern volatile __bit S40C2 @ (((unsigned) &LCDDATA21)*8) + 0;
[; ;pic18f85j94.h: 35800: extern volatile __bit S40C3 @ (((unsigned) &LCDDATA29)*8) + 0;
[; ;pic18f85j94.h: 35802: extern volatile __bit S40C4 @ (((unsigned) &LCDDATA37)*8) + 0;
[; ;pic18f85j94.h: 35804: extern volatile __bit S40C5 @ (((unsigned) &LCDDATA45)*8) + 0;
[; ;pic18f85j94.h: 35806: extern volatile __bit S40C6 @ (((unsigned) &LCDDATA53)*8) + 0;
[; ;pic18f85j94.h: 35808: extern volatile __bit S40C7 @ (((unsigned) &LCDDATA61)*8) + 0;
[; ;pic18f85j94.h: 35810: extern volatile __bit S41C0 @ (((unsigned) &LCDDATA5)*8) + 1;
[; ;pic18f85j94.h: 35812: extern volatile __bit S41C1 @ (((unsigned) &LCDDATA13)*8) + 1;
[; ;pic18f85j94.h: 35814: extern volatile __bit S41C2 @ (((unsigned) &LCDDATA21)*8) + 1;
[; ;pic18f85j94.h: 35816: extern volatile __bit S41C3 @ (((unsigned) &LCDDATA29)*8) + 1;
[; ;pic18f85j94.h: 35818: extern volatile __bit S41C4 @ (((unsigned) &LCDDATA37)*8) + 1;
[; ;pic18f85j94.h: 35820: extern volatile __bit S41C5 @ (((unsigned) &LCDDATA45)*8) + 1;
[; ;pic18f85j94.h: 35822: extern volatile __bit S41C6 @ (((unsigned) &LCDDATA53)*8) + 1;
[; ;pic18f85j94.h: 35824: extern volatile __bit S41C7 @ (((unsigned) &LCDDATA61)*8) + 1;
[; ;pic18f85j94.h: 35826: extern volatile __bit S42C0 @ (((unsigned) &LCDDATA5)*8) + 2;
[; ;pic18f85j94.h: 35828: extern volatile __bit S42C1 @ (((unsigned) &LCDDATA13)*8) + 2;
[; ;pic18f85j94.h: 35830: extern volatile __bit S42C2 @ (((unsigned) &LCDDATA21)*8) + 2;
[; ;pic18f85j94.h: 35832: extern volatile __bit S42C3 @ (((unsigned) &LCDDATA29)*8) + 2;
[; ;pic18f85j94.h: 35834: extern volatile __bit S42C4 @ (((unsigned) &LCDDATA37)*8) + 2;
[; ;pic18f85j94.h: 35836: extern volatile __bit S42C5 @ (((unsigned) &LCDDATA45)*8) + 2;
[; ;pic18f85j94.h: 35838: extern volatile __bit S42C6 @ (((unsigned) &LCDDATA53)*8) + 2;
[; ;pic18f85j94.h: 35840: extern volatile __bit S42C7 @ (((unsigned) &LCDDATA61)*8) + 2;
[; ;pic18f85j94.h: 35842: extern volatile __bit S43C0 @ (((unsigned) &LCDDATA5)*8) + 3;
[; ;pic18f85j94.h: 35844: extern volatile __bit S43C1 @ (((unsigned) &LCDDATA13)*8) + 3;
[; ;pic18f85j94.h: 35846: extern volatile __bit S43C2 @ (((unsigned) &LCDDATA21)*8) + 3;
[; ;pic18f85j94.h: 35848: extern volatile __bit S43C3 @ (((unsigned) &LCDDATA29)*8) + 3;
[; ;pic18f85j94.h: 35850: extern volatile __bit S43C4 @ (((unsigned) &LCDDATA37)*8) + 3;
[; ;pic18f85j94.h: 35852: extern volatile __bit S43C5 @ (((unsigned) &LCDDATA45)*8) + 3;
[; ;pic18f85j94.h: 35854: extern volatile __bit S43C6 @ (((unsigned) &LCDDATA53)*8) + 3;
[; ;pic18f85j94.h: 35856: extern volatile __bit S43C7 @ (((unsigned) &LCDDATA61)*8) + 3;
[; ;pic18f85j94.h: 35858: extern volatile __bit S44C0 @ (((unsigned) &LCDDATA5)*8) + 4;
[; ;pic18f85j94.h: 35860: extern volatile __bit S44C1 @ (((unsigned) &LCDDATA13)*8) + 4;
[; ;pic18f85j94.h: 35862: extern volatile __bit S44C2 @ (((unsigned) &LCDDATA21)*8) + 4;
[; ;pic18f85j94.h: 35864: extern volatile __bit S44C3 @ (((unsigned) &LCDDATA29)*8) + 4;
[; ;pic18f85j94.h: 35866: extern volatile __bit S44C4 @ (((unsigned) &LCDDATA37)*8) + 4;
[; ;pic18f85j94.h: 35868: extern volatile __bit S44C5 @ (((unsigned) &LCDDATA45)*8) + 4;
[; ;pic18f85j94.h: 35870: extern volatile __bit S44C6 @ (((unsigned) &LCDDATA53)*8) + 4;
[; ;pic18f85j94.h: 35872: extern volatile __bit S44C7 @ (((unsigned) &LCDDATA61)*8) + 4;
[; ;pic18f85j94.h: 35874: extern volatile __bit S45C0 @ (((unsigned) &LCDDATA5)*8) + 5;
[; ;pic18f85j94.h: 35876: extern volatile __bit S45C1 @ (((unsigned) &LCDDATA13)*8) + 5;
[; ;pic18f85j94.h: 35878: extern volatile __bit S45C2 @ (((unsigned) &LCDDATA21)*8) + 5;
[; ;pic18f85j94.h: 35880: extern volatile __bit S45C3 @ (((unsigned) &LCDDATA29)*8) + 5;
[; ;pic18f85j94.h: 35882: extern volatile __bit S45C4 @ (((unsigned) &LCDDATA37)*8) + 5;
[; ;pic18f85j94.h: 35884: extern volatile __bit S45C5 @ (((unsigned) &LCDDATA45)*8) + 5;
[; ;pic18f85j94.h: 35886: extern volatile __bit S45C6 @ (((unsigned) &LCDDATA53)*8) + 5;
[; ;pic18f85j94.h: 35888: extern volatile __bit S45C7 @ (((unsigned) &LCDDATA61)*8) + 5;
[; ;pic18f85j94.h: 35890: extern volatile __bit S46C0 @ (((unsigned) &LCDDATA5)*8) + 6;
[; ;pic18f85j94.h: 35892: extern volatile __bit S46C1 @ (((unsigned) &LCDDATA13)*8) + 6;
[; ;pic18f85j94.h: 35894: extern volatile __bit S46C2 @ (((unsigned) &LCDDATA21)*8) + 6;
[; ;pic18f85j94.h: 35896: extern volatile __bit S46C3 @ (((unsigned) &LCDDATA29)*8) + 6;
[; ;pic18f85j94.h: 35898: extern volatile __bit S46C4 @ (((unsigned) &LCDDATA37)*8) + 6;
[; ;pic18f85j94.h: 35900: extern volatile __bit S46C5 @ (((unsigned) &LCDDATA45)*8) + 6;
[; ;pic18f85j94.h: 35902: extern volatile __bit S46C6 @ (((unsigned) &LCDDATA53)*8) + 6;
[; ;pic18f85j94.h: 35904: extern volatile __bit S46C7 @ (((unsigned) &LCDDATA61)*8) + 6;
[; ;pic18f85j94.h: 35906: extern volatile __bit S47C0 @ (((unsigned) &LCDDATA5)*8) + 7;
[; ;pic18f85j94.h: 35908: extern volatile __bit S47C1 @ (((unsigned) &LCDDATA13)*8) + 7;
[; ;pic18f85j94.h: 35910: extern volatile __bit S47C2 @ (((unsigned) &LCDDATA21)*8) + 7;
[; ;pic18f85j94.h: 35912: extern volatile __bit S47C3 @ (((unsigned) &LCDDATA29)*8) + 7;
[; ;pic18f85j94.h: 35914: extern volatile __bit S47C4 @ (((unsigned) &LCDDATA37)*8) + 7;
[; ;pic18f85j94.h: 35916: extern volatile __bit S47C5 @ (((unsigned) &LCDDATA45)*8) + 7;
[; ;pic18f85j94.h: 35918: extern volatile __bit S47C6 @ (((unsigned) &LCDDATA53)*8) + 7;
[; ;pic18f85j94.h: 35920: extern volatile __bit S47C7 @ (((unsigned) &LCDDATA61)*8) + 7;
[; ;pic18f85j94.h: 35922: extern volatile __bit S48C0 @ (((unsigned) &LCDDATA6)*8) + 0;
[; ;pic18f85j94.h: 35924: extern volatile __bit S48C1 @ (((unsigned) &LCDDATA14)*8) + 0;
[; ;pic18f85j94.h: 35926: extern volatile __bit S48C2 @ (((unsigned) &LCDDATA22)*8) + 0;
[; ;pic18f85j94.h: 35928: extern volatile __bit S48C3 @ (((unsigned) &LCDDATA30)*8) + 0;
[; ;pic18f85j94.h: 35930: extern volatile __bit S48C4 @ (((unsigned) &LCDDATA38)*8) + 0;
[; ;pic18f85j94.h: 35932: extern volatile __bit S48C5 @ (((unsigned) &LCDDATA46)*8) + 0;
[; ;pic18f85j94.h: 35934: extern volatile __bit S48C6 @ (((unsigned) &LCDDATA54)*8) + 0;
[; ;pic18f85j94.h: 35936: extern volatile __bit S48C7 @ (((unsigned) &LCDDATA62)*8) + 0;
[; ;pic18f85j94.h: 35938: extern volatile __bit S49C0 @ (((unsigned) &LCDDATA6)*8) + 1;
[; ;pic18f85j94.h: 35940: extern volatile __bit S49C1 @ (((unsigned) &LCDDATA14)*8) + 1;
[; ;pic18f85j94.h: 35942: extern volatile __bit S49C2 @ (((unsigned) &LCDDATA22)*8) + 1;
[; ;pic18f85j94.h: 35944: extern volatile __bit S49C3 @ (((unsigned) &LCDDATA30)*8) + 1;
[; ;pic18f85j94.h: 35946: extern volatile __bit S49C4 @ (((unsigned) &LCDDATA38)*8) + 1;
[; ;pic18f85j94.h: 35948: extern volatile __bit S49C5 @ (((unsigned) &LCDDATA46)*8) + 1;
[; ;pic18f85j94.h: 35950: extern volatile __bit S49C6 @ (((unsigned) &LCDDATA54)*8) + 1;
[; ;pic18f85j94.h: 35952: extern volatile __bit S49C7 @ (((unsigned) &LCDDATA62)*8) + 1;
[; ;pic18f85j94.h: 35954: extern volatile __bit S50C0 @ (((unsigned) &LCDDATA6)*8) + 2;
[; ;pic18f85j94.h: 35956: extern volatile __bit S50C1 @ (((unsigned) &LCDDATA14)*8) + 2;
[; ;pic18f85j94.h: 35958: extern volatile __bit S50C2 @ (((unsigned) &LCDDATA22)*8) + 2;
[; ;pic18f85j94.h: 35960: extern volatile __bit S50C3 @ (((unsigned) &LCDDATA30)*8) + 2;
[; ;pic18f85j94.h: 35962: extern volatile __bit S50C4 @ (((unsigned) &LCDDATA38)*8) + 2;
[; ;pic18f85j94.h: 35964: extern volatile __bit S50C5 @ (((unsigned) &LCDDATA46)*8) + 2;
[; ;pic18f85j94.h: 35966: extern volatile __bit S50C6 @ (((unsigned) &LCDDATA54)*8) + 2;
[; ;pic18f85j94.h: 35968: extern volatile __bit S50C7 @ (((unsigned) &LCDDATA62)*8) + 2;
[; ;pic18f85j94.h: 35970: extern volatile __bit S51C0 @ (((unsigned) &LCDDATA6)*8) + 3;
[; ;pic18f85j94.h: 35972: extern volatile __bit S51C1 @ (((unsigned) &LCDDATA14)*8) + 3;
[; ;pic18f85j94.h: 35974: extern volatile __bit S51C2 @ (((unsigned) &LCDDATA22)*8) + 3;
[; ;pic18f85j94.h: 35976: extern volatile __bit S51C3 @ (((unsigned) &LCDDATA30)*8) + 3;
[; ;pic18f85j94.h: 35978: extern volatile __bit S51C4 @ (((unsigned) &LCDDATA38)*8) + 3;
[; ;pic18f85j94.h: 35980: extern volatile __bit S51C5 @ (((unsigned) &LCDDATA46)*8) + 3;
[; ;pic18f85j94.h: 35982: extern volatile __bit S51C6 @ (((unsigned) &LCDDATA54)*8) + 3;
[; ;pic18f85j94.h: 35984: extern volatile __bit S51C7 @ (((unsigned) &LCDDATA62)*8) + 3;
[; ;pic18f85j94.h: 35986: extern volatile __bit S52C0 @ (((unsigned) &LCDDATA6)*8) + 4;
[; ;pic18f85j94.h: 35988: extern volatile __bit S52C1 @ (((unsigned) &LCDDATA14)*8) + 4;
[; ;pic18f85j94.h: 35990: extern volatile __bit S52C2 @ (((unsigned) &LCDDATA22)*8) + 4;
[; ;pic18f85j94.h: 35992: extern volatile __bit S52C3 @ (((unsigned) &LCDDATA30)*8) + 4;
[; ;pic18f85j94.h: 35994: extern volatile __bit S52C4 @ (((unsigned) &LCDDATA38)*8) + 4;
[; ;pic18f85j94.h: 35996: extern volatile __bit S52C5 @ (((unsigned) &LCDDATA46)*8) + 4;
[; ;pic18f85j94.h: 35998: extern volatile __bit S52C6 @ (((unsigned) &LCDDATA54)*8) + 4;
[; ;pic18f85j94.h: 36000: extern volatile __bit S52C7 @ (((unsigned) &LCDDATA62)*8) + 4;
[; ;pic18f85j94.h: 36002: extern volatile __bit S53C0 @ (((unsigned) &LCDDATA6)*8) + 5;
[; ;pic18f85j94.h: 36004: extern volatile __bit S53C1 @ (((unsigned) &LCDDATA14)*8) + 5;
[; ;pic18f85j94.h: 36006: extern volatile __bit S53C2 @ (((unsigned) &LCDDATA22)*8) + 5;
[; ;pic18f85j94.h: 36008: extern volatile __bit S53C3 @ (((unsigned) &LCDDATA30)*8) + 5;
[; ;pic18f85j94.h: 36010: extern volatile __bit S53C4 @ (((unsigned) &LCDDATA38)*8) + 5;
[; ;pic18f85j94.h: 36012: extern volatile __bit S53C5 @ (((unsigned) &LCDDATA46)*8) + 5;
[; ;pic18f85j94.h: 36014: extern volatile __bit S53C6 @ (((unsigned) &LCDDATA54)*8) + 5;
[; ;pic18f85j94.h: 36016: extern volatile __bit S53C7 @ (((unsigned) &LCDDATA62)*8) + 5;
[; ;pic18f85j94.h: 36018: extern volatile __bit S54C0 @ (((unsigned) &LCDDATA6)*8) + 6;
[; ;pic18f85j94.h: 36020: extern volatile __bit S54C1 @ (((unsigned) &LCDDATA14)*8) + 6;
[; ;pic18f85j94.h: 36022: extern volatile __bit S54C2 @ (((unsigned) &LCDDATA22)*8) + 6;
[; ;pic18f85j94.h: 36024: extern volatile __bit S54C3 @ (((unsigned) &LCDDATA30)*8) + 6;
[; ;pic18f85j94.h: 36026: extern volatile __bit S54C4 @ (((unsigned) &LCDDATA38)*8) + 6;
[; ;pic18f85j94.h: 36028: extern volatile __bit S54C5 @ (((unsigned) &LCDDATA46)*8) + 6;
[; ;pic18f85j94.h: 36030: extern volatile __bit S54C6 @ (((unsigned) &LCDDATA54)*8) + 6;
[; ;pic18f85j94.h: 36032: extern volatile __bit S54C7 @ (((unsigned) &LCDDATA62)*8) + 6;
[; ;pic18f85j94.h: 36034: extern volatile __bit S55C0 @ (((unsigned) &LCDDATA6)*8) + 7;
[; ;pic18f85j94.h: 36036: extern volatile __bit S55C1 @ (((unsigned) &LCDDATA14)*8) + 7;
[; ;pic18f85j94.h: 36038: extern volatile __bit S55C2 @ (((unsigned) &LCDDATA22)*8) + 7;
[; ;pic18f85j94.h: 36040: extern volatile __bit S55C3 @ (((unsigned) &LCDDATA30)*8) + 7;
[; ;pic18f85j94.h: 36042: extern volatile __bit S55C4 @ (((unsigned) &LCDDATA38)*8) + 7;
[; ;pic18f85j94.h: 36044: extern volatile __bit S55C5 @ (((unsigned) &LCDDATA46)*8) + 7;
[; ;pic18f85j94.h: 36046: extern volatile __bit S55C6 @ (((unsigned) &LCDDATA54)*8) + 7;
[; ;pic18f85j94.h: 36048: extern volatile __bit S55C7 @ (((unsigned) &LCDDATA62)*8) + 7;
[; ;pic18f85j94.h: 36050: extern volatile __bit S56C0 @ (((unsigned) &LCDDATA7)*8) + 0;
[; ;pic18f85j94.h: 36052: extern volatile __bit S56C1 @ (((unsigned) &LCDDATA15)*8) + 0;
[; ;pic18f85j94.h: 36054: extern volatile __bit S56C2 @ (((unsigned) &LCDDATA23)*8) + 0;
[; ;pic18f85j94.h: 36056: extern volatile __bit S56C3 @ (((unsigned) &LCDDATA31)*8) + 0;
[; ;pic18f85j94.h: 36058: extern volatile __bit S56C4 @ (((unsigned) &LCDDATA39)*8) + 0;
[; ;pic18f85j94.h: 36060: extern volatile __bit S56C5 @ (((unsigned) &LCDDATA47)*8) + 0;
[; ;pic18f85j94.h: 36062: extern volatile __bit S56C6 @ (((unsigned) &LCDDATA55)*8) + 0;
[; ;pic18f85j94.h: 36064: extern volatile __bit S56C7 @ (((unsigned) &LCDDATA63)*8) + 0;
[; ;pic18f85j94.h: 36066: extern volatile __bit S57C0 @ (((unsigned) &LCDDATA7)*8) + 1;
[; ;pic18f85j94.h: 36068: extern volatile __bit S57C1 @ (((unsigned) &LCDDATA15)*8) + 1;
[; ;pic18f85j94.h: 36070: extern volatile __bit S57C2 @ (((unsigned) &LCDDATA23)*8) + 1;
[; ;pic18f85j94.h: 36072: extern volatile __bit S57C3 @ (((unsigned) &LCDDATA31)*8) + 1;
[; ;pic18f85j94.h: 36074: extern volatile __bit S57C4 @ (((unsigned) &LCDDATA39)*8) + 1;
[; ;pic18f85j94.h: 36076: extern volatile __bit S57C5 @ (((unsigned) &LCDDATA47)*8) + 1;
[; ;pic18f85j94.h: 36078: extern volatile __bit S57C6 @ (((unsigned) &LCDDATA55)*8) + 1;
[; ;pic18f85j94.h: 36080: extern volatile __bit S57C7 @ (((unsigned) &LCDDATA63)*8) + 1;
[; ;pic18f85j94.h: 36082: extern volatile __bit S58C0 @ (((unsigned) &LCDDATA7)*8) + 2;
[; ;pic18f85j94.h: 36084: extern volatile __bit S58C1 @ (((unsigned) &LCDDATA15)*8) + 2;
[; ;pic18f85j94.h: 36086: extern volatile __bit S58C2 @ (((unsigned) &LCDDATA23)*8) + 2;
[; ;pic18f85j94.h: 36088: extern volatile __bit S58C3 @ (((unsigned) &LCDDATA31)*8) + 2;
[; ;pic18f85j94.h: 36090: extern volatile __bit S58C4 @ (((unsigned) &LCDDATA39)*8) + 2;
[; ;pic18f85j94.h: 36092: extern volatile __bit S58C5 @ (((unsigned) &LCDDATA47)*8) + 2;
[; ;pic18f85j94.h: 36094: extern volatile __bit S58C6 @ (((unsigned) &LCDDATA55)*8) + 2;
[; ;pic18f85j94.h: 36096: extern volatile __bit S58C7 @ (((unsigned) &LCDDATA63)*8) + 2;
[; ;pic18f85j94.h: 36098: extern volatile __bit S59C0 @ (((unsigned) &LCDDATA7)*8) + 3;
[; ;pic18f85j94.h: 36100: extern volatile __bit S59C1 @ (((unsigned) &LCDDATA15)*8) + 3;
[; ;pic18f85j94.h: 36102: extern volatile __bit S59C2 @ (((unsigned) &LCDDATA23)*8) + 3;
[; ;pic18f85j94.h: 36104: extern volatile __bit S59C3 @ (((unsigned) &LCDDATA31)*8) + 3;
[; ;pic18f85j94.h: 36106: extern volatile __bit S59C4 @ (((unsigned) &LCDDATA39)*8) + 3;
[; ;pic18f85j94.h: 36108: extern volatile __bit S59C5 @ (((unsigned) &LCDDATA47)*8) + 3;
[; ;pic18f85j94.h: 36110: extern volatile __bit S59C6 @ (((unsigned) &LCDDATA55)*8) + 3;
[; ;pic18f85j94.h: 36112: extern volatile __bit S59C7 @ (((unsigned) &LCDDATA63)*8) + 3;
[; ;pic18f85j94.h: 36114: extern volatile __bit S60C0 @ (((unsigned) &LCDDATA7)*8) + 4;
[; ;pic18f85j94.h: 36116: extern volatile __bit S60C1 @ (((unsigned) &LCDDATA15)*8) + 4;
[; ;pic18f85j94.h: 36118: extern volatile __bit S60C2 @ (((unsigned) &LCDDATA23)*8) + 4;
[; ;pic18f85j94.h: 36120: extern volatile __bit S60C3 @ (((unsigned) &LCDDATA31)*8) + 4;
[; ;pic18f85j94.h: 36122: extern volatile __bit S60C4 @ (((unsigned) &LCDDATA39)*8) + 4;
[; ;pic18f85j94.h: 36124: extern volatile __bit S60C5 @ (((unsigned) &LCDDATA47)*8) + 4;
[; ;pic18f85j94.h: 36126: extern volatile __bit S60C6 @ (((unsigned) &LCDDATA55)*8) + 4;
[; ;pic18f85j94.h: 36128: extern volatile __bit S60C7 @ (((unsigned) &LCDDATA63)*8) + 4;
[; ;pic18f85j94.h: 36130: extern volatile __bit S61C0 @ (((unsigned) &LCDDATA7)*8) + 5;
[; ;pic18f85j94.h: 36132: extern volatile __bit S61C1 @ (((unsigned) &LCDDATA15)*8) + 5;
[; ;pic18f85j94.h: 36134: extern volatile __bit S61C2 @ (((unsigned) &LCDDATA23)*8) + 5;
[; ;pic18f85j94.h: 36136: extern volatile __bit S61C3 @ (((unsigned) &LCDDATA31)*8) + 5;
[; ;pic18f85j94.h: 36138: extern volatile __bit S61C4 @ (((unsigned) &LCDDATA39)*8) + 5;
[; ;pic18f85j94.h: 36140: extern volatile __bit S61C5 @ (((unsigned) &LCDDATA47)*8) + 5;
[; ;pic18f85j94.h: 36142: extern volatile __bit S61C6 @ (((unsigned) &LCDDATA55)*8) + 5;
[; ;pic18f85j94.h: 36144: extern volatile __bit S61C7 @ (((unsigned) &LCDDATA63)*8) + 5;
[; ;pic18f85j94.h: 36146: extern volatile __bit S62C0 @ (((unsigned) &LCDDATA7)*8) + 6;
[; ;pic18f85j94.h: 36148: extern volatile __bit S62C1 @ (((unsigned) &LCDDATA15)*8) + 6;
[; ;pic18f85j94.h: 36150: extern volatile __bit S62C2 @ (((unsigned) &LCDDATA23)*8) + 6;
[; ;pic18f85j94.h: 36152: extern volatile __bit S62C3 @ (((unsigned) &LCDDATA31)*8) + 6;
[; ;pic18f85j94.h: 36154: extern volatile __bit S62C4 @ (((unsigned) &LCDDATA39)*8) + 6;
[; ;pic18f85j94.h: 36156: extern volatile __bit S62C5 @ (((unsigned) &LCDDATA47)*8) + 6;
[; ;pic18f85j94.h: 36158: extern volatile __bit S62C6 @ (((unsigned) &LCDDATA55)*8) + 6;
[; ;pic18f85j94.h: 36160: extern volatile __bit S62C7 @ (((unsigned) &LCDDATA63)*8) + 6;
[; ;pic18f85j94.h: 36162: extern volatile __bit S63C0 @ (((unsigned) &LCDDATA7)*8) + 7;
[; ;pic18f85j94.h: 36164: extern volatile __bit S63C1 @ (((unsigned) &LCDDATA15)*8) + 7;
[; ;pic18f85j94.h: 36166: extern volatile __bit S63C2 @ (((unsigned) &LCDDATA23)*8) + 7;
[; ;pic18f85j94.h: 36168: extern volatile __bit S63C3 @ (((unsigned) &LCDDATA31)*8) + 7;
[; ;pic18f85j94.h: 36170: extern volatile __bit S63C4 @ (((unsigned) &LCDDATA39)*8) + 7;
[; ;pic18f85j94.h: 36172: extern volatile __bit S63C5 @ (((unsigned) &LCDDATA47)*8) + 7;
[; ;pic18f85j94.h: 36174: extern volatile __bit S63C6 @ (((unsigned) &LCDDATA55)*8) + 7;
[; ;pic18f85j94.h: 36176: extern volatile __bit S63C7 @ (((unsigned) &LCDDATA63)*8) + 7;
[; ;pic18f85j94.h: 36178: extern volatile __bit SAMC0 @ (((unsigned) &ADCON3H)*8) + 0;
[; ;pic18f85j94.h: 36180: extern volatile __bit SAMC1 @ (((unsigned) &ADCON3H)*8) + 1;
[; ;pic18f85j94.h: 36182: extern volatile __bit SAMC2 @ (((unsigned) &ADCON3H)*8) + 2;
[; ;pic18f85j94.h: 36184: extern volatile __bit SAMC3 @ (((unsigned) &ADCON3H)*8) + 3;
[; ;pic18f85j94.h: 36186: extern volatile __bit SAMC4 @ (((unsigned) &ADCON3H)*8) + 4;
[; ;pic18f85j94.h: 36188: extern volatile __bit SAMP @ (((unsigned) &ADCON1L)*8) + 1;
[; ;pic18f85j94.h: 36190: extern volatile __bit SCK1R0 @ (((unsigned) &RPINR8_9)*8) + 0;
[; ;pic18f85j94.h: 36192: extern volatile __bit SCK1R1 @ (((unsigned) &RPINR8_9)*8) + 1;
[; ;pic18f85j94.h: 36194: extern volatile __bit SCK1R2 @ (((unsigned) &RPINR8_9)*8) + 2;
[; ;pic18f85j94.h: 36196: extern volatile __bit SCK1R3 @ (((unsigned) &RPINR8_9)*8) + 3;
[; ;pic18f85j94.h: 36198: extern volatile __bit SCK2R0 @ (((unsigned) &RPINR10_11)*8) + 4;
[; ;pic18f85j94.h: 36200: extern volatile __bit SCK2R1 @ (((unsigned) &RPINR10_11)*8) + 5;
[; ;pic18f85j94.h: 36202: extern volatile __bit SCK2R2 @ (((unsigned) &RPINR10_11)*8) + 6;
[; ;pic18f85j94.h: 36204: extern volatile __bit SCK2R3 @ (((unsigned) &RPINR10_11)*8) + 7;
[; ;pic18f85j94.h: 36206: extern volatile __bit SCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f85j94.h: 36208: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f85j94.h: 36210: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f85j94.h: 36212: extern volatile __bit SCKP3 @ (((unsigned) &BAUDCON3)*8) + 4;
[; ;pic18f85j94.h: 36214: extern volatile __bit SCKP4 @ (((unsigned) &BAUDCON4)*8) + 4;
[; ;pic18f85j94.h: 36216: extern volatile __bit SCS @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f85j94.h: 36218: extern volatile __bit SDI1R0 @ (((unsigned) &RPINR8_9)*8) + 4;
[; ;pic18f85j94.h: 36220: extern volatile __bit SDI1R1 @ (((unsigned) &RPINR8_9)*8) + 5;
[; ;pic18f85j94.h: 36222: extern volatile __bit SDI1R2 @ (((unsigned) &RPINR8_9)*8) + 6;
[; ;pic18f85j94.h: 36224: extern volatile __bit SDI1R3 @ (((unsigned) &RPINR8_9)*8) + 7;
[; ;pic18f85j94.h: 36226: extern volatile __bit SDI2R0 @ (((unsigned) &RPINR12_13)*8) + 0;
[; ;pic18f85j94.h: 36228: extern volatile __bit SDI2R1 @ (((unsigned) &RPINR12_13)*8) + 1;
[; ;pic18f85j94.h: 36230: extern volatile __bit SDI2R2 @ (((unsigned) &RPINR12_13)*8) + 2;
[; ;pic18f85j94.h: 36232: extern volatile __bit SDI2R3 @ (((unsigned) &RPINR12_13)*8) + 3;
[; ;pic18f85j94.h: 36234: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f85j94.h: 36236: extern volatile __bit SE00 @ (((unsigned) &LCDSE0)*8) + 0;
[; ;pic18f85j94.h: 36238: extern volatile __bit SE01 @ (((unsigned) &LCDSE0)*8) + 1;
[; ;pic18f85j94.h: 36240: extern volatile __bit SE02 @ (((unsigned) &LCDSE0)*8) + 2;
[; ;pic18f85j94.h: 36242: extern volatile __bit SE03 @ (((unsigned) &LCDSE0)*8) + 3;
[; ;pic18f85j94.h: 36244: extern volatile __bit SE04 @ (((unsigned) &LCDSE0)*8) + 4;
[; ;pic18f85j94.h: 36246: extern volatile __bit SE05 @ (((unsigned) &LCDSE0)*8) + 5;
[; ;pic18f85j94.h: 36248: extern volatile __bit SE06 @ (((unsigned) &LCDSE0)*8) + 6;
[; ;pic18f85j94.h: 36250: extern volatile __bit SE07 @ (((unsigned) &LCDSE0)*8) + 7;
[; ;pic18f85j94.h: 36252: extern volatile __bit SE08 @ (((unsigned) &LCDSE1)*8) + 0;
[; ;pic18f85j94.h: 36254: extern volatile __bit SE09 @ (((unsigned) &LCDSE1)*8) + 1;
[; ;pic18f85j94.h: 36256: extern volatile __bit SE10 @ (((unsigned) &LCDSE1)*8) + 2;
[; ;pic18f85j94.h: 36258: extern volatile __bit SE11 @ (((unsigned) &LCDSE1)*8) + 3;
[; ;pic18f85j94.h: 36260: extern volatile __bit SE12 @ (((unsigned) &LCDSE1)*8) + 4;
[; ;pic18f85j94.h: 36262: extern volatile __bit SE13 @ (((unsigned) &LCDSE1)*8) + 5;
[; ;pic18f85j94.h: 36264: extern volatile __bit SE14 @ (((unsigned) &LCDSE1)*8) + 6;
[; ;pic18f85j94.h: 36266: extern volatile __bit SE15 @ (((unsigned) &LCDSE1)*8) + 7;
[; ;pic18f85j94.h: 36268: extern volatile __bit SE16 @ (((unsigned) &LCDSE2)*8) + 0;
[; ;pic18f85j94.h: 36270: extern volatile __bit SE17 @ (((unsigned) &LCDSE2)*8) + 1;
[; ;pic18f85j94.h: 36272: extern volatile __bit SE18 @ (((unsigned) &LCDSE2)*8) + 2;
[; ;pic18f85j94.h: 36274: extern volatile __bit SE19 @ (((unsigned) &LCDSE2)*8) + 3;
[; ;pic18f85j94.h: 36276: extern volatile __bit SE20 @ (((unsigned) &LCDSE2)*8) + 4;
[; ;pic18f85j94.h: 36278: extern volatile __bit SE21 @ (((unsigned) &LCDSE2)*8) + 5;
[; ;pic18f85j94.h: 36280: extern volatile __bit SE22 @ (((unsigned) &LCDSE2)*8) + 6;
[; ;pic18f85j94.h: 36282: extern volatile __bit SE23 @ (((unsigned) &LCDSE2)*8) + 7;
[; ;pic18f85j94.h: 36284: extern volatile __bit SE24 @ (((unsigned) &LCDSE3)*8) + 0;
[; ;pic18f85j94.h: 36286: extern volatile __bit SE25 @ (((unsigned) &LCDSE3)*8) + 1;
[; ;pic18f85j94.h: 36288: extern volatile __bit SE26 @ (((unsigned) &LCDSE3)*8) + 2;
[; ;pic18f85j94.h: 36290: extern volatile __bit SE27 @ (((unsigned) &LCDSE3)*8) + 3;
[; ;pic18f85j94.h: 36292: extern volatile __bit SE28 @ (((unsigned) &LCDSE3)*8) + 4;
[; ;pic18f85j94.h: 36294: extern volatile __bit SE29 @ (((unsigned) &LCDSE3)*8) + 5;
[; ;pic18f85j94.h: 36296: extern volatile __bit SE30 @ (((unsigned) &LCDSE3)*8) + 6;
[; ;pic18f85j94.h: 36298: extern volatile __bit SE31 @ (((unsigned) &LCDSE3)*8) + 7;
[; ;pic18f85j94.h: 36300: extern volatile __bit SE32 @ (((unsigned) &LCDSE4)*8) + 0;
[; ;pic18f85j94.h: 36302: extern volatile __bit SE33 @ (((unsigned) &LCDSE4)*8) + 1;
[; ;pic18f85j94.h: 36304: extern volatile __bit SE34 @ (((unsigned) &LCDSE4)*8) + 2;
[; ;pic18f85j94.h: 36306: extern volatile __bit SE35 @ (((unsigned) &LCDSE4)*8) + 3;
[; ;pic18f85j94.h: 36308: extern volatile __bit SE36 @ (((unsigned) &LCDSE4)*8) + 4;
[; ;pic18f85j94.h: 36310: extern volatile __bit SE37 @ (((unsigned) &LCDSE4)*8) + 5;
[; ;pic18f85j94.h: 36312: extern volatile __bit SE38 @ (((unsigned) &LCDSE4)*8) + 6;
[; ;pic18f85j94.h: 36314: extern volatile __bit SE39 @ (((unsigned) &LCDSE4)*8) + 7;
[; ;pic18f85j94.h: 36316: extern volatile __bit SE40 @ (((unsigned) &LCDSE5)*8) + 0;
[; ;pic18f85j94.h: 36318: extern volatile __bit SE41 @ (((unsigned) &LCDSE5)*8) + 1;
[; ;pic18f85j94.h: 36320: extern volatile __bit SE42 @ (((unsigned) &LCDSE5)*8) + 2;
[; ;pic18f85j94.h: 36322: extern volatile __bit SE43 @ (((unsigned) &LCDSE5)*8) + 3;
[; ;pic18f85j94.h: 36324: extern volatile __bit SE44 @ (((unsigned) &LCDSE5)*8) + 4;
[; ;pic18f85j94.h: 36326: extern volatile __bit SE45 @ (((unsigned) &LCDSE5)*8) + 5;
[; ;pic18f85j94.h: 36328: extern volatile __bit SE46 @ (((unsigned) &LCDSE5)*8) + 6;
[; ;pic18f85j94.h: 36330: extern volatile __bit SE47 @ (((unsigned) &LCDSE5)*8) + 7;
[; ;pic18f85j94.h: 36332: extern volatile __bit SE48 @ (((unsigned) &LCDSE6)*8) + 0;
[; ;pic18f85j94.h: 36334: extern volatile __bit SE49 @ (((unsigned) &LCDSE6)*8) + 1;
[; ;pic18f85j94.h: 36336: extern volatile __bit SE50 @ (((unsigned) &LCDSE6)*8) + 2;
[; ;pic18f85j94.h: 36338: extern volatile __bit SE51 @ (((unsigned) &LCDSE6)*8) + 3;
[; ;pic18f85j94.h: 36340: extern volatile __bit SE52 @ (((unsigned) &LCDSE6)*8) + 4;
[; ;pic18f85j94.h: 36342: extern volatile __bit SE53 @ (((unsigned) &LCDSE6)*8) + 5;
[; ;pic18f85j94.h: 36344: extern volatile __bit SE54 @ (((unsigned) &LCDSE6)*8) + 6;
[; ;pic18f85j94.h: 36346: extern volatile __bit SE55 @ (((unsigned) &LCDSE6)*8) + 7;
[; ;pic18f85j94.h: 36348: extern volatile __bit SE56 @ (((unsigned) &LCDSE7)*8) + 0;
[; ;pic18f85j94.h: 36350: extern volatile __bit SE57 @ (((unsigned) &LCDSE7)*8) + 1;
[; ;pic18f85j94.h: 36352: extern volatile __bit SE58 @ (((unsigned) &LCDSE7)*8) + 2;
[; ;pic18f85j94.h: 36354: extern volatile __bit SE59 @ (((unsigned) &LCDSE7)*8) + 3;
[; ;pic18f85j94.h: 36356: extern volatile __bit SE60 @ (((unsigned) &LCDSE7)*8) + 4;
[; ;pic18f85j94.h: 36358: extern volatile __bit SE61 @ (((unsigned) &LCDSE7)*8) + 5;
[; ;pic18f85j94.h: 36360: extern volatile __bit SE62 @ (((unsigned) &LCDSE7)*8) + 6;
[; ;pic18f85j94.h: 36362: extern volatile __bit SE63 @ (((unsigned) &LCDSE7)*8) + 7;
[; ;pic18f85j94.h: 36364: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f85j94.h: 36366: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f85j94.h: 36368: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f85j94.h: 36370: extern volatile __bit SLPEN @ (((unsigned) &LCDCON)*8) + 6;
[; ;pic18f85j94.h: 36372: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f85j94.h: 36374: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f85j94.h: 36376: extern volatile __bit SMPI0 @ (((unsigned) &ADCON2L)*8) + 2;
[; ;pic18f85j94.h: 36378: extern volatile __bit SMPI1 @ (((unsigned) &ADCON2L)*8) + 3;
[; ;pic18f85j94.h: 36380: extern volatile __bit SMPI2 @ (((unsigned) &ADCON2L)*8) + 4;
[; ;pic18f85j94.h: 36382: extern volatile __bit SMPI3 @ (((unsigned) &ADCON2L)*8) + 5;
[; ;pic18f85j94.h: 36384: extern volatile __bit SMPI4 @ (((unsigned) &ADCON2L)*8) + 6;
[; ;pic18f85j94.h: 36386: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f85j94.h: 36388: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f85j94.h: 36390: extern volatile __bit SOSCEN1 @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f85j94.h: 36392: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f85j94.h: 36394: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f85j94.h: 36396: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic18f85j94.h: 36398: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f85j94.h: 36400: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f85j94.h: 36402: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f85j94.h: 36404: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f85j94.h: 36406: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f85j94.h: 36408: extern volatile __bit SPI1MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f85j94.h: 36410: extern volatile __bit SPI2MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f85j94.h: 36412: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f85j94.h: 36414: extern volatile __bit SRETEN @ (((unsigned) &RCON4)*8) + 4;
[; ;pic18f85j94.h: 36416: extern volatile __bit SS1R0 @ (((unsigned) &RPINR10_11)*8) + 0;
[; ;pic18f85j94.h: 36418: extern volatile __bit SS1R1 @ (((unsigned) &RPINR10_11)*8) + 1;
[; ;pic18f85j94.h: 36420: extern volatile __bit SS1R2 @ (((unsigned) &RPINR10_11)*8) + 2;
[; ;pic18f85j94.h: 36422: extern volatile __bit SS1R3 @ (((unsigned) &RPINR10_11)*8) + 3;
[; ;pic18f85j94.h: 36424: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f85j94.h: 36426: extern volatile __bit SS2R0 @ (((unsigned) &RPINR12_13)*8) + 4;
[; ;pic18f85j94.h: 36428: extern volatile __bit SS2R1 @ (((unsigned) &RPINR12_13)*8) + 5;
[; ;pic18f85j94.h: 36430: extern volatile __bit SS2R2 @ (((unsigned) &RPINR12_13)*8) + 6;
[; ;pic18f85j94.h: 36432: extern volatile __bit SS2R3 @ (((unsigned) &RPINR12_13)*8) + 7;
[; ;pic18f85j94.h: 36434: extern volatile __bit SSCON0 @ (((unsigned) &DMACON1)*8) + 6;
[; ;pic18f85j94.h: 36436: extern volatile __bit SSCON1 @ (((unsigned) &DMACON1)*8) + 7;
[; ;pic18f85j94.h: 36438: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f85j94.h: 36440: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f85j94.h: 36442: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f85j94.h: 36444: extern volatile __bit SSP1MD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f85j94.h: 36446: extern volatile __bit SSP1OD @ (((unsigned) &ODCON1)*8) + 0;
[; ;pic18f85j94.h: 36448: extern volatile __bit SSP2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f85j94.h: 36450: extern volatile __bit SSP2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f85j94.h: 36452: extern volatile __bit SSP2IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f85j94.h: 36454: extern volatile __bit SSP2MD @ (((unsigned) &PMD1)*8) + 1;
[; ;pic18f85j94.h: 36456: extern volatile __bit SSP2OD @ (((unsigned) &ODCON1)*8) + 1;
[; ;pic18f85j94.h: 36458: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f85j94.h: 36460: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f85j94.h: 36462: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f85j94.h: 36464: extern volatile __bit SSPM012 @ (((unsigned) &LCDDATA12)*8) + 0;
[; ;pic18f85j94.h: 36466: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f85j94.h: 36468: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f85j94.h: 36470: extern volatile __bit SSPM112 @ (((unsigned) &LCDDATA12)*8) + 1;
[; ;pic18f85j94.h: 36472: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f85j94.h: 36474: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f85j94.h: 36476: extern volatile __bit SSPM212 @ (((unsigned) &LCDDATA12)*8) + 2;
[; ;pic18f85j94.h: 36478: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f85j94.h: 36480: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f85j94.h: 36482: extern volatile __bit SSPM312 @ (((unsigned) &LCDDATA12)*8) + 3;
[; ;pic18f85j94.h: 36484: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f85j94.h: 36486: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f85j94.h: 36488: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f85j94.h: 36490: extern volatile __bit SSRC0 @ (((unsigned) &ADCON1L)*8) + 4;
[; ;pic18f85j94.h: 36492: extern volatile __bit SSRC1 @ (((unsigned) &ADCON1L)*8) + 5;
[; ;pic18f85j94.h: 36494: extern volatile __bit SSRC2 @ (((unsigned) &ADCON1L)*8) + 6;
[; ;pic18f85j94.h: 36496: extern volatile __bit SSRC3 @ (((unsigned) &ADCON1L)*8) + 7;
[; ;pic18f85j94.h: 36498: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f85j94.h: 36500: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f85j94.h: 36502: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f85j94.h: 36504: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f85j94.h: 36506: extern volatile __bit STKERR @ (((unsigned) &RCON3)*8) + 7;
[; ;pic18f85j94.h: 36508: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f85j94.h: 36510: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f85j94.h: 36512: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f85j94.h: 36514: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f85j94.h: 36516: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f85j94.h: 36518: extern volatile __bit STRA1 @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f85j94.h: 36520: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f85j94.h: 36522: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f85j94.h: 36524: extern volatile __bit STRB1 @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f85j94.h: 36526: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f85j94.h: 36528: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f85j94.h: 36530: extern volatile __bit STRC1 @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f85j94.h: 36532: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f85j94.h: 36534: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f85j94.h: 36536: extern volatile __bit STRD1 @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f85j94.h: 36538: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f85j94.h: 36540: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f85j94.h: 36542: extern volatile __bit STRSYNC1 @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f85j94.h: 36544: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f85j94.h: 36546: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f85j94.h: 36548: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f85j94.h: 36550: extern volatile __bit SWDTEN @ (((unsigned) &RCON2)*8) + 5;
[; ;pic18f85j94.h: 36552: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f85j94.h: 36554: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f85j94.h: 36556: extern volatile __bit T0CKIR0 @ (((unsigned) &RPINR38_39)*8) + 4;
[; ;pic18f85j94.h: 36558: extern volatile __bit T0CKIR1 @ (((unsigned) &RPINR38_39)*8) + 5;
[; ;pic18f85j94.h: 36560: extern volatile __bit T0CKIR2 @ (((unsigned) &RPINR38_39)*8) + 6;
[; ;pic18f85j94.h: 36562: extern volatile __bit T0CKIR3 @ (((unsigned) &RPINR38_39)*8) + 7;
[; ;pic18f85j94.h: 36564: extern volatile __bit T0CS0 @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f85j94.h: 36566: extern volatile __bit T0CS1 @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f85j94.h: 36568: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f85j94.h: 36570: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f85j94.h: 36572: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f85j94.h: 36574: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f85j94.h: 36576: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f85j94.h: 36578: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f85j94.h: 36580: extern volatile __bit T1CKIR0 @ (((unsigned) &RPINR40_41)*8) + 4;
[; ;pic18f85j94.h: 36582: extern volatile __bit T1CKIR1 @ (((unsigned) &RPINR40_41)*8) + 5;
[; ;pic18f85j94.h: 36584: extern volatile __bit T1CKIR2 @ (((unsigned) &RPINR40_41)*8) + 6;
[; ;pic18f85j94.h: 36586: extern volatile __bit T1CKIR3 @ (((unsigned) &RPINR40_41)*8) + 7;
[; ;pic18f85j94.h: 36588: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f85j94.h: 36590: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f85j94.h: 36592: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f85j94.h: 36594: extern volatile __bit T1GGO_NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f85j94.h: 36596: extern volatile __bit T1GGO_nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f85j94.h: 36598: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f85j94.h: 36600: extern volatile __bit T1GR0 @ (((unsigned) &RPINR40_41)*8) + 0;
[; ;pic18f85j94.h: 36602: extern volatile __bit T1GR1 @ (((unsigned) &RPINR40_41)*8) + 1;
[; ;pic18f85j94.h: 36604: extern volatile __bit T1GR2 @ (((unsigned) &RPINR40_41)*8) + 2;
[; ;pic18f85j94.h: 36606: extern volatile __bit T1GR3 @ (((unsigned) &RPINR40_41)*8) + 3;
[; ;pic18f85j94.h: 36608: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f85j94.h: 36610: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f85j94.h: 36612: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f85j94.h: 36614: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f85j94.h: 36616: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f85j94.h: 36618: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f85j94.h: 36620: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f85j94.h: 36622: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f85j94.h: 36624: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f85j94.h: 36626: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f85j94.h: 36628: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f85j94.h: 36630: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f85j94.h: 36632: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f85j94.h: 36634: extern volatile __bit T3CKIR0 @ (((unsigned) &RPINR42_43)*8) + 4;
[; ;pic18f85j94.h: 36636: extern volatile __bit T3CKIR1 @ (((unsigned) &RPINR42_43)*8) + 5;
[; ;pic18f85j94.h: 36638: extern volatile __bit T3CKIR2 @ (((unsigned) &RPINR42_43)*8) + 6;
[; ;pic18f85j94.h: 36640: extern volatile __bit T3CKIR3 @ (((unsigned) &RPINR42_43)*8) + 7;
[; ;pic18f85j94.h: 36642: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f85j94.h: 36644: extern volatile __bit T3CKPS019 @ (((unsigned) &LCDDATA19)*8) + 4;
[; ;pic18f85j94.h: 36646: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f85j94.h: 36648: extern volatile __bit T3CKPS119 @ (((unsigned) &LCDDATA19)*8) + 5;
[; ;pic18f85j94.h: 36650: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f85j94.h: 36652: extern volatile __bit T3GGO_NOT_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f85j94.h: 36654: extern volatile __bit T3GGO_nT3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f85j94.h: 36656: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f85j94.h: 36658: extern volatile __bit T3GR0 @ (((unsigned) &RPINR42_43)*8) + 0;
[; ;pic18f85j94.h: 36660: extern volatile __bit T3GR1 @ (((unsigned) &RPINR42_43)*8) + 1;
[; ;pic18f85j94.h: 36662: extern volatile __bit T3GR2 @ (((unsigned) &RPINR42_43)*8) + 2;
[; ;pic18f85j94.h: 36664: extern volatile __bit T3GR3 @ (((unsigned) &RPINR42_43)*8) + 3;
[; ;pic18f85j94.h: 36666: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f85j94.h: 36668: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f85j94.h: 36670: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f85j94.h: 36672: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f85j94.h: 36674: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f85j94.h: 36676: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f85j94.h: 36678: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f85j94.h: 36680: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f85j94.h: 36682: extern volatile __bit T4CKPS016 @ (((unsigned) &LCDDATA16)*8) + 0;
[; ;pic18f85j94.h: 36684: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f85j94.h: 36686: extern volatile __bit T4CKPS116 @ (((unsigned) &LCDDATA16)*8) + 1;
[; ;pic18f85j94.h: 36688: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f85j94.h: 36690: extern volatile __bit T4OUTPS016 @ (((unsigned) &LCDDATA16)*8) + 3;
[; ;pic18f85j94.h: 36692: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f85j94.h: 36694: extern volatile __bit T4OUTPS116 @ (((unsigned) &LCDDATA16)*8) + 4;
[; ;pic18f85j94.h: 36696: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f85j94.h: 36698: extern volatile __bit T4OUTPS216 @ (((unsigned) &LCDDATA16)*8) + 5;
[; ;pic18f85j94.h: 36700: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f85j94.h: 36702: extern volatile __bit T4OUTPS316 @ (((unsigned) &LCDDATA16)*8) + 6;
[; ;pic18f85j94.h: 36704: extern volatile __bit T5CKIR0 @ (((unsigned) &RPINR44_45)*8) + 4;
[; ;pic18f85j94.h: 36706: extern volatile __bit T5CKIR1 @ (((unsigned) &RPINR44_45)*8) + 5;
[; ;pic18f85j94.h: 36708: extern volatile __bit T5CKIR2 @ (((unsigned) &RPINR44_45)*8) + 6;
[; ;pic18f85j94.h: 36710: extern volatile __bit T5CKIR3 @ (((unsigned) &RPINR44_45)*8) + 7;
[; ;pic18f85j94.h: 36712: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f85j94.h: 36714: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f85j94.h: 36716: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f85j94.h: 36718: extern volatile __bit T5GGO_NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f85j94.h: 36720: extern volatile __bit T5GGO_nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f85j94.h: 36722: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f85j94.h: 36724: extern volatile __bit T5GR0 @ (((unsigned) &RPINR44_45)*8) + 0;
[; ;pic18f85j94.h: 36726: extern volatile __bit T5GR1 @ (((unsigned) &RPINR44_45)*8) + 1;
[; ;pic18f85j94.h: 36728: extern volatile __bit T5GR2 @ (((unsigned) &RPINR44_45)*8) + 2;
[; ;pic18f85j94.h: 36730: extern volatile __bit T5GR3 @ (((unsigned) &RPINR44_45)*8) + 3;
[; ;pic18f85j94.h: 36732: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f85j94.h: 36734: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18f85j94.h: 36736: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18f85j94.h: 36738: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f85j94.h: 36740: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f85j94.h: 36742: extern volatile __bit T5OSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f85j94.h: 36744: extern volatile __bit T5RD16 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f85j94.h: 36746: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f85j94.h: 36748: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f85j94.h: 36750: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f85j94.h: 36752: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f85j94.h: 36754: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f85j94.h: 36756: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f85j94.h: 36758: extern volatile __bit T8CKPS0 @ (((unsigned) &T8CON)*8) + 0;
[; ;pic18f85j94.h: 36760: extern volatile __bit T8CKPS1 @ (((unsigned) &T8CON)*8) + 1;
[; ;pic18f85j94.h: 36762: extern volatile __bit T8OUTPS0 @ (((unsigned) &T8CON)*8) + 3;
[; ;pic18f85j94.h: 36764: extern volatile __bit T8OUTPS1 @ (((unsigned) &T8CON)*8) + 4;
[; ;pic18f85j94.h: 36766: extern volatile __bit T8OUTPS2 @ (((unsigned) &T8CON)*8) + 5;
[; ;pic18f85j94.h: 36768: extern volatile __bit T8OUTPS3 @ (((unsigned) &T8CON)*8) + 6;
[; ;pic18f85j94.h: 36770: extern volatile __bit TGEN @ (((unsigned) &CTMUCON1)*8) + 4;
[; ;pic18f85j94.h: 36772: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f85j94.h: 36774: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f85j94.h: 36776: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f85j94.h: 36778: extern volatile __bit TMR0MD @ (((unsigned) &PMD2)*8) + 0;
[; ;pic18f85j94.h: 36780: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f85j94.h: 36782: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f85j94.h: 36784: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f85j94.h: 36786: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f85j94.h: 36788: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f85j94.h: 36790: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f85j94.h: 36792: extern volatile __bit TMR1GIP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f85j94.h: 36794: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f85j94.h: 36796: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f85j94.h: 36798: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f85j94.h: 36800: extern volatile __bit TMR1MD @ (((unsigned) &PMD2)*8) + 1;
[; ;pic18f85j94.h: 36802: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f85j94.h: 36804: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f85j94.h: 36806: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f85j94.h: 36808: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f85j94.h: 36810: extern volatile __bit TMR2MD @ (((unsigned) &PMD2)*8) + 2;
[; ;pic18f85j94.h: 36812: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f85j94.h: 36814: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f85j94.h: 36816: extern volatile __bit TMR3CS019 @ (((unsigned) &LCDDATA19)*8) + 6;
[; ;pic18f85j94.h: 36818: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f85j94.h: 36820: extern volatile __bit TMR3CS119 @ (((unsigned) &LCDDATA19)*8) + 7;
[; ;pic18f85j94.h: 36822: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f85j94.h: 36824: extern volatile __bit TMR3GIE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f85j94.h: 36826: extern volatile __bit TMR3GIF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f85j94.h: 36828: extern volatile __bit TMR3GIP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f85j94.h: 36830: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f85j94.h: 36832: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f85j94.h: 36834: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f85j94.h: 36836: extern volatile __bit TMR3MD @ (((unsigned) &PMD2)*8) + 3;
[; ;pic18f85j94.h: 36838: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f85j94.h: 36840: extern volatile __bit TMR4IE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f85j94.h: 36842: extern volatile __bit TMR4IF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f85j94.h: 36844: extern volatile __bit TMR4IP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f85j94.h: 36846: extern volatile __bit TMR4MD @ (((unsigned) &PMD2)*8) + 4;
[; ;pic18f85j94.h: 36848: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f85j94.h: 36850: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f85j94.h: 36852: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f85j94.h: 36854: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f85j94.h: 36856: extern volatile __bit TMR5GIE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f85j94.h: 36858: extern volatile __bit TMR5GIF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f85j94.h: 36860: extern volatile __bit TMR5GIP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f85j94.h: 36862: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f85j94.h: 36864: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f85j94.h: 36866: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f85j94.h: 36868: extern volatile __bit TMR5MD @ (((unsigned) &PMD2)*8) + 5;
[; ;pic18f85j94.h: 36870: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f85j94.h: 36872: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f85j94.h: 36874: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f85j94.h: 36876: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f85j94.h: 36878: extern volatile __bit TMR6MD @ (((unsigned) &PMD2)*8) + 6;
[; ;pic18f85j94.h: 36880: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f85j94.h: 36882: extern volatile __bit TMR8IE @ (((unsigned) &PIE5)*8) + 4;
[; ;pic18f85j94.h: 36884: extern volatile __bit TMR8IF @ (((unsigned) &PIR5)*8) + 4;
[; ;pic18f85j94.h: 36886: extern volatile __bit TMR8IP @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f85j94.h: 36888: extern volatile __bit TMR8MD @ (((unsigned) &PMD2)*8) + 7;
[; ;pic18f85j94.h: 36890: extern volatile __bit TMR8ON @ (((unsigned) &T8CON)*8) + 2;
[; ;pic18f85j94.h: 36892: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f85j94.h: 36894: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f85j94.h: 36896: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f85j94.h: 36898: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f85j94.h: 36900: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f85j94.h: 36902: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f85j94.h: 36904: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f85j94.h: 36906: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f85j94.h: 36908: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f85j94.h: 36910: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f85j94.h: 36912: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f85j94.h: 36914: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f85j94.h: 36916: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f85j94.h: 36918: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f85j94.h: 36920: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f85j94.h: 36922: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f85j94.h: 36924: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f85j94.h: 36926: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f85j94.h: 36928: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f85j94.h: 36930: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f85j94.h: 36932: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f85j94.h: 36934: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f85j94.h: 36936: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f85j94.h: 36938: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f85j94.h: 36940: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f85j94.h: 36942: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f85j94.h: 36944: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f85j94.h: 36946: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f85j94.h: 36948: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f85j94.h: 36950: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f85j94.h: 36952: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f85j94.h: 36954: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f85j94.h: 36956: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f85j94.h: 36958: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f85j94.h: 36960: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f85j94.h: 36962: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f85j94.h: 36964: extern volatile __bit TRISE3 @ (((unsigned) &TRISE)*8) + 3;
[; ;pic18f85j94.h: 36966: extern volatile __bit TRISE4 @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f85j94.h: 36968: extern volatile __bit TRISE5 @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f85j94.h: 36970: extern volatile __bit TRISE6 @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f85j94.h: 36972: extern volatile __bit TRISE7 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f85j94.h: 36974: extern volatile __bit TRISF2 @ (((unsigned) &TRISF)*8) + 2;
[; ;pic18f85j94.h: 36976: extern volatile __bit TRISF3 @ (((unsigned) &TRISF)*8) + 3;
[; ;pic18f85j94.h: 36978: extern volatile __bit TRISF4 @ (((unsigned) &TRISF)*8) + 4;
[; ;pic18f85j94.h: 36980: extern volatile __bit TRISF5 @ (((unsigned) &TRISF)*8) + 5;
[; ;pic18f85j94.h: 36982: extern volatile __bit TRISF6 @ (((unsigned) &TRISF)*8) + 6;
[; ;pic18f85j94.h: 36984: extern volatile __bit TRISF7 @ (((unsigned) &TRISF)*8) + 7;
[; ;pic18f85j94.h: 36986: extern volatile __bit TRISG0 @ (((unsigned) &TRISG)*8) + 0;
[; ;pic18f85j94.h: 36988: extern volatile __bit TRISG1 @ (((unsigned) &TRISG)*8) + 1;
[; ;pic18f85j94.h: 36990: extern volatile __bit TRISG2 @ (((unsigned) &TRISG)*8) + 2;
[; ;pic18f85j94.h: 36992: extern volatile __bit TRISG3 @ (((unsigned) &TRISG)*8) + 3;
[; ;pic18f85j94.h: 36994: extern volatile __bit TRISG4 @ (((unsigned) &TRISG)*8) + 4;
[; ;pic18f85j94.h: 36996: extern volatile __bit TRISH0 @ (((unsigned) &TRISH)*8) + 0;
[; ;pic18f85j94.h: 36998: extern volatile __bit TRISH1 @ (((unsigned) &TRISH)*8) + 1;
[; ;pic18f85j94.h: 37000: extern volatile __bit TRISH2 @ (((unsigned) &TRISH)*8) + 2;
[; ;pic18f85j94.h: 37002: extern volatile __bit TRISH3 @ (((unsigned) &TRISH)*8) + 3;
[; ;pic18f85j94.h: 37004: extern volatile __bit TRISH4 @ (((unsigned) &TRISH)*8) + 4;
[; ;pic18f85j94.h: 37006: extern volatile __bit TRISH5 @ (((unsigned) &TRISH)*8) + 5;
[; ;pic18f85j94.h: 37008: extern volatile __bit TRISH6 @ (((unsigned) &TRISH)*8) + 6;
[; ;pic18f85j94.h: 37010: extern volatile __bit TRISH7 @ (((unsigned) &TRISH)*8) + 7;
[; ;pic18f85j94.h: 37012: extern volatile __bit TRISJ0 @ (((unsigned) &TRISJ)*8) + 0;
[; ;pic18f85j94.h: 37014: extern volatile __bit TRISJ1 @ (((unsigned) &TRISJ)*8) + 1;
[; ;pic18f85j94.h: 37016: extern volatile __bit TRISJ2 @ (((unsigned) &TRISJ)*8) + 2;
[; ;pic18f85j94.h: 37018: extern volatile __bit TRISJ3 @ (((unsigned) &TRISJ)*8) + 3;
[; ;pic18f85j94.h: 37020: extern volatile __bit TRISJ4 @ (((unsigned) &TRISJ)*8) + 4;
[; ;pic18f85j94.h: 37022: extern volatile __bit TRISJ5 @ (((unsigned) &TRISJ)*8) + 5;
[; ;pic18f85j94.h: 37024: extern volatile __bit TRISJ6 @ (((unsigned) &TRISJ)*8) + 6;
[; ;pic18f85j94.h: 37026: extern volatile __bit TRISJ7 @ (((unsigned) &TRISJ)*8) + 7;
[; ;pic18f85j94.h: 37028: extern volatile __bit TRISVP0 @ (((unsigned) &TRISVP)*8) + 0;
[; ;pic18f85j94.h: 37030: extern volatile __bit TRISVP1 @ (((unsigned) &TRISVP)*8) + 1;
[; ;pic18f85j94.h: 37032: extern volatile __bit TRISVP2 @ (((unsigned) &TRISVP)*8) + 2;
[; ;pic18f85j94.h: 37034: extern volatile __bit TRISVP3 @ (((unsigned) &TRISVP)*8) + 3;
[; ;pic18f85j94.h: 37036: extern volatile __bit TRISVP4 @ (((unsigned) &TRISVP)*8) + 4;
[; ;pic18f85j94.h: 37038: extern volatile __bit TRISVP5 @ (((unsigned) &TRISVP)*8) + 5;
[; ;pic18f85j94.h: 37040: extern volatile __bit TRISVP6 @ (((unsigned) &TRISVP)*8) + 6;
[; ;pic18f85j94.h: 37042: extern volatile __bit TRISVP7 @ (((unsigned) &TRISVP)*8) + 7;
[; ;pic18f85j94.h: 37044: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f85j94.h: 37046: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f85j94.h: 37048: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f85j94.h: 37050: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f85j94.h: 37052: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f85j94.h: 37054: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f85j94.h: 37056: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f85j94.h: 37058: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f85j94.h: 37060: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f85j94.h: 37062: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f85j94.h: 37064: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f85j94.h: 37066: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f85j94.h: 37068: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f85j94.h: 37070: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f85j94.h: 37072: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f85j94.h: 37074: extern volatile __bit TX3IE @ (((unsigned) &PIE6)*8) + 4;
[; ;pic18f85j94.h: 37076: extern volatile __bit TX3IF @ (((unsigned) &PIR6)*8) + 4;
[; ;pic18f85j94.h: 37078: extern volatile __bit TX3IP @ (((unsigned) &IPR6)*8) + 4;
[; ;pic18f85j94.h: 37080: extern volatile __bit TX4IE @ (((unsigned) &PIE6)*8) + 6;
[; ;pic18f85j94.h: 37082: extern volatile __bit TX4IF @ (((unsigned) &PIR6)*8) + 6;
[; ;pic18f85j94.h: 37084: extern volatile __bit TX4IP @ (((unsigned) &IPR6)*8) + 6;
[; ;pic18f85j94.h: 37086: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f85j94.h: 37088: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f85j94.h: 37090: extern volatile __bit TX8_93 @ (((unsigned) &TXSTA3)*8) + 6;
[; ;pic18f85j94.h: 37092: extern volatile __bit TX8_94 @ (((unsigned) &TXSTA4)*8) + 6;
[; ;pic18f85j94.h: 37094: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f85j94.h: 37096: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f85j94.h: 37098: extern volatile __bit TXADDR0 @ (((unsigned) &TXADDRL)*8) + 0;
[; ;pic18f85j94.h: 37100: extern volatile __bit TXADDR1 @ (((unsigned) &TXADDRL)*8) + 1;
[; ;pic18f85j94.h: 37102: extern volatile __bit TXADDR10 @ (((unsigned) &TXADDRH)*8) + 2;
[; ;pic18f85j94.h: 37104: extern volatile __bit TXADDR11 @ (((unsigned) &TXADDRH)*8) + 3;
[; ;pic18f85j94.h: 37106: extern volatile __bit TXADDR2 @ (((unsigned) &TXADDRL)*8) + 2;
[; ;pic18f85j94.h: 37108: extern volatile __bit TXADDR3 @ (((unsigned) &TXADDRL)*8) + 3;
[; ;pic18f85j94.h: 37110: extern volatile __bit TXADDR4 @ (((unsigned) &TXADDRL)*8) + 4;
[; ;pic18f85j94.h: 37112: extern volatile __bit TXADDR5 @ (((unsigned) &TXADDRL)*8) + 5;
[; ;pic18f85j94.h: 37114: extern volatile __bit TXADDR6 @ (((unsigned) &TXADDRL)*8) + 6;
[; ;pic18f85j94.h: 37116: extern volatile __bit TXADDR7 @ (((unsigned) &TXADDRL)*8) + 7;
[; ;pic18f85j94.h: 37118: extern volatile __bit TXADDR8 @ (((unsigned) &TXADDRH)*8) + 0;
[; ;pic18f85j94.h: 37120: extern volatile __bit TXADDR9 @ (((unsigned) &TXADDRH)*8) + 1;
[; ;pic18f85j94.h: 37122: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f85j94.h: 37124: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f85j94.h: 37126: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f85j94.h: 37128: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f85j94.h: 37130: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f85j94.h: 37132: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f85j94.h: 37134: extern volatile __bit TXBUF0 @ (((unsigned) &TXBUF)*8) + 0;
[; ;pic18f85j94.h: 37136: extern volatile __bit TXBUF1 @ (((unsigned) &TXBUF)*8) + 1;
[; ;pic18f85j94.h: 37138: extern volatile __bit TXBUF2 @ (((unsigned) &TXBUF)*8) + 2;
[; ;pic18f85j94.h: 37140: extern volatile __bit TXBUF3 @ (((unsigned) &TXBUF)*8) + 3;
[; ;pic18f85j94.h: 37142: extern volatile __bit TXBUF4 @ (((unsigned) &TXBUF)*8) + 4;
[; ;pic18f85j94.h: 37144: extern volatile __bit TXBUF5 @ (((unsigned) &TXBUF)*8) + 5;
[; ;pic18f85j94.h: 37146: extern volatile __bit TXBUF6 @ (((unsigned) &TXBUF)*8) + 6;
[; ;pic18f85j94.h: 37148: extern volatile __bit TXBUF7 @ (((unsigned) &TXBUF)*8) + 7;
[; ;pic18f85j94.h: 37150: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f85j94.h: 37152: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f85j94.h: 37154: extern volatile __bit TXCKP3 @ (((unsigned) &BAUDCON3)*8) + 4;
[; ;pic18f85j94.h: 37156: extern volatile __bit TXCKP4 @ (((unsigned) &BAUDCON4)*8) + 4;
[; ;pic18f85j94.h: 37158: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f85j94.h: 37160: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f85j94.h: 37162: extern volatile __bit TXD83 @ (((unsigned) &TXSTA3)*8) + 0;
[; ;pic18f85j94.h: 37164: extern volatile __bit TXD84 @ (((unsigned) &TXSTA4)*8) + 0;
[; ;pic18f85j94.h: 37166: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f85j94.h: 37168: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f85j94.h: 37170: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f85j94.h: 37172: extern volatile __bit TXINC @ (((unsigned) &DMACON1)*8) + 5;
[; ;pic18f85j94.h: 37174: extern volatile __bit TXMMD @ (((unsigned) &PMD3)*8) + 7;
[; ;pic18f85j94.h: 37176: extern volatile __bit U1RXR0 @ (((unsigned) &RPINR0_1)*8) + 0;
[; ;pic18f85j94.h: 37178: extern volatile __bit U1RXR1 @ (((unsigned) &RPINR0_1)*8) + 1;
[; ;pic18f85j94.h: 37180: extern volatile __bit U1RXR2 @ (((unsigned) &RPINR0_1)*8) + 2;
[; ;pic18f85j94.h: 37182: extern volatile __bit U1RXR3 @ (((unsigned) &RPINR0_1)*8) + 3;
[; ;pic18f85j94.h: 37184: extern volatile __bit U1TXR0 @ (((unsigned) &RPINR0_1)*8) + 4;
[; ;pic18f85j94.h: 37186: extern volatile __bit U1TXR1 @ (((unsigned) &RPINR0_1)*8) + 5;
[; ;pic18f85j94.h: 37188: extern volatile __bit U1TXR2 @ (((unsigned) &RPINR0_1)*8) + 6;
[; ;pic18f85j94.h: 37190: extern volatile __bit U1TXR3 @ (((unsigned) &RPINR0_1)*8) + 7;
[; ;pic18f85j94.h: 37192: extern volatile __bit U2RXR0 @ (((unsigned) &RPINR2_3)*8) + 0;
[; ;pic18f85j94.h: 37194: extern volatile __bit U2RXR1 @ (((unsigned) &RPINR2_3)*8) + 1;
[; ;pic18f85j94.h: 37196: extern volatile __bit U2RXR2 @ (((unsigned) &RPINR2_3)*8) + 2;
[; ;pic18f85j94.h: 37198: extern volatile __bit U2RXR3 @ (((unsigned) &RPINR2_3)*8) + 3;
[; ;pic18f85j94.h: 37200: extern volatile __bit U2TXR0 @ (((unsigned) &RPINR2_3)*8) + 4;
[; ;pic18f85j94.h: 37202: extern volatile __bit U2TXR1 @ (((unsigned) &RPINR2_3)*8) + 5;
[; ;pic18f85j94.h: 37204: extern volatile __bit U2TXR2 @ (((unsigned) &RPINR2_3)*8) + 6;
[; ;pic18f85j94.h: 37206: extern volatile __bit U2TXR3 @ (((unsigned) &RPINR2_3)*8) + 7;
[; ;pic18f85j94.h: 37208: extern volatile __bit U3RXR0 @ (((unsigned) &RPINR4_5)*8) + 0;
[; ;pic18f85j94.h: 37210: extern volatile __bit U3RXR1 @ (((unsigned) &RPINR4_5)*8) + 1;
[; ;pic18f85j94.h: 37212: extern volatile __bit U3RXR2 @ (((unsigned) &RPINR4_5)*8) + 2;
[; ;pic18f85j94.h: 37214: extern volatile __bit U3RXR3 @ (((unsigned) &RPINR4_5)*8) + 3;
[; ;pic18f85j94.h: 37216: extern volatile __bit U3TXR0 @ (((unsigned) &RPINR4_5)*8) + 4;
[; ;pic18f85j94.h: 37218: extern volatile __bit U3TXR1 @ (((unsigned) &RPINR4_5)*8) + 5;
[; ;pic18f85j94.h: 37220: extern volatile __bit U3TXR2 @ (((unsigned) &RPINR4_5)*8) + 6;
[; ;pic18f85j94.h: 37222: extern volatile __bit U3TXR3 @ (((unsigned) &RPINR4_5)*8) + 7;
[; ;pic18f85j94.h: 37224: extern volatile __bit U4RXR0 @ (((unsigned) &RPINR6_7)*8) + 0;
[; ;pic18f85j94.h: 37226: extern volatile __bit U4RXR1 @ (((unsigned) &RPINR6_7)*8) + 1;
[; ;pic18f85j94.h: 37228: extern volatile __bit U4RXR2 @ (((unsigned) &RPINR6_7)*8) + 2;
[; ;pic18f85j94.h: 37230: extern volatile __bit U4RXR3 @ (((unsigned) &RPINR6_7)*8) + 3;
[; ;pic18f85j94.h: 37232: extern volatile __bit U4TXR0 @ (((unsigned) &RPINR6_7)*8) + 4;
[; ;pic18f85j94.h: 37234: extern volatile __bit U4TXR1 @ (((unsigned) &RPINR6_7)*8) + 5;
[; ;pic18f85j94.h: 37236: extern volatile __bit U4TXR2 @ (((unsigned) &RPINR6_7)*8) + 6;
[; ;pic18f85j94.h: 37238: extern volatile __bit U4TXR3 @ (((unsigned) &RPINR6_7)*8) + 7;
[; ;pic18f85j94.h: 37240: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f85j94.h: 37242: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f85j94.h: 37244: extern volatile __bit UART1MD @ (((unsigned) &PMD1)*8) + 2;
[; ;pic18f85j94.h: 37246: extern volatile __bit UART2MD @ (((unsigned) &PMD1)*8) + 3;
[; ;pic18f85j94.h: 37248: extern volatile __bit UART3MD @ (((unsigned) &PMD1)*8) + 4;
[; ;pic18f85j94.h: 37250: extern volatile __bit UART4MD @ (((unsigned) &PMD1)*8) + 5;
[; ;pic18f85j94.h: 37252: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f85j94.h: 37254: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f85j94.h: 37256: extern volatile __bit ULPWDIS @ (((unsigned) &DSCONL)*8) + 2;
[; ;pic18f85j94.h: 37258: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f85j94.h: 37260: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f85j94.h: 37262: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f85j94.h: 37264: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f85j94.h: 37266: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f85j94.h: 37268: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f85j94.h: 37270: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f85j94.h: 37272: extern volatile __bit USART1OD @ (((unsigned) &ODCON1)*8) + 2;
[; ;pic18f85j94.h: 37274: extern volatile __bit USART2OD @ (((unsigned) &ODCON1)*8) + 3;
[; ;pic18f85j94.h: 37276: extern volatile __bit USART3OD @ (((unsigned) &ODCON1)*8) + 4;
[; ;pic18f85j94.h: 37278: extern volatile __bit USART4OD @ (((unsigned) &ODCON1)*8) + 5;
[; ;pic18f85j94.h: 37280: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f85j94.h: 37282: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f85j94.h: 37284: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f85j94.h: 37286: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f85j94.h: 37288: extern volatile __bit USBMD @ (((unsigned) &PMD4)*8) + 4;
[; ;pic18f85j94.h: 37290: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f85j94.h: 37292: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f85j94.h: 37294: extern volatile __bit VBAT @ (((unsigned) &RCON3)*8) + 0;
[; ;pic18f85j94.h: 37296: extern volatile __bit VBG2EN @ (((unsigned) &ANCFG)*8) + 1;
[; ;pic18f85j94.h: 37298: extern volatile __bit VBG6EN @ (((unsigned) &ANCFG)*8) + 2;
[; ;pic18f85j94.h: 37300: extern volatile __bit VBGEN @ (((unsigned) &ANCFG)*8) + 0;
[; ;pic18f85j94.h: 37302: extern volatile __bit VBPOR @ (((unsigned) &RCON3)*8) + 1;
[; ;pic18f85j94.h: 37304: extern volatile __bit VDDBOR @ (((unsigned) &RCON3)*8) + 3;
[; ;pic18f85j94.h: 37306: extern volatile __bit VDDPOR @ (((unsigned) &RCON3)*8) + 2;
[; ;pic18f85j94.h: 37308: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f85j94.h: 37310: extern volatile __bit VLCD1PE @ (((unsigned) &LCDREF)*8) + 0;
[; ;pic18f85j94.h: 37312: extern volatile __bit VLCD2PE @ (((unsigned) &LCDREF)*8) + 1;
[; ;pic18f85j94.h: 37314: extern volatile __bit VLCD3PE @ (((unsigned) &LCDREF)*8) + 2;
[; ;pic18f85j94.h: 37316: extern volatile __bit WA @ (((unsigned) &LCDPS)*8) + 4;
[; ;pic18f85j94.h: 37318: extern volatile __bit WAIT0 @ (((unsigned) &MEMCON)*8) + 4;
[; ;pic18f85j94.h: 37320: extern volatile __bit WAIT1 @ (((unsigned) &MEMCON)*8) + 5;
[; ;pic18f85j94.h: 37322: extern volatile __bit WAITB0 @ (((unsigned) &RTCVALH)*8) + 6;
[; ;pic18f85j94.h: 37324: extern volatile __bit WAITB1 @ (((unsigned) &RTCVALH)*8) + 7;
[; ;pic18f85j94.h: 37326: extern volatile __bit WAITE0 @ (((unsigned) &RTCVALH)*8) + 0;
[; ;pic18f85j94.h: 37328: extern volatile __bit WAITE1 @ (((unsigned) &RTCVALH)*8) + 1;
[; ;pic18f85j94.h: 37330: extern volatile __bit WAITM0 @ (((unsigned) &RTCVALH)*8) + 2;
[; ;pic18f85j94.h: 37332: extern volatile __bit WAITM1 @ (((unsigned) &RTCVALH)*8) + 3;
[; ;pic18f85j94.h: 37334: extern volatile __bit WAITM2 @ (((unsigned) &RTCVALH)*8) + 4;
[; ;pic18f85j94.h: 37336: extern volatile __bit WAITM3 @ (((unsigned) &RTCVALH)*8) + 5;
[; ;pic18f85j94.h: 37338: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f85j94.h: 37340: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f85j94.h: 37342: extern volatile __bit WERR @ (((unsigned) &LCDCON)*8) + 5;
[; ;pic18f85j94.h: 37344: extern volatile __bit WFT @ (((unsigned) &LCDPS)*8) + 7;
[; ;pic18f85j94.h: 37346: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic18f85j94.h: 37348: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic18f85j94.h: 37350: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic18f85j94.h: 37352: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic18f85j94.h: 37354: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic18f85j94.h: 37356: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic18f85j94.h: 37358: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic18f85j94.h: 37360: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic18f85j94.h: 37362: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f85j94.h: 37364: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f85j94.h: 37366: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f85j94.h: 37368: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f85j94.h: 37370: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f85j94.h: 37372: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f85j94.h: 37374: extern volatile __bit WUE3 @ (((unsigned) &BAUDCON3)*8) + 1;
[; ;pic18f85j94.h: 37376: extern volatile __bit WUE4 @ (((unsigned) &BAUDCON4)*8) + 1;
[; ;pic18f85j94.h: 37378: extern volatile __bit WWPROG @ (((unsigned) &EECON1)*8) + 5;
[; ;pic18f85j94.h: 37380: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f85j94.h: 37382: extern volatile __bit nADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f85j94.h: 37384: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f85j94.h: 37386: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f85j94.h: 37388: extern volatile __bit nCM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f85j94.h: 37390: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f85j94.h: 37392: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f85j94.h: 37394: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f85j94.h: 37396: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f85j94.h: 37398: extern volatile __bit nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f85j94.h: 37400: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f85j94.h: 37402: extern volatile __bit nT3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f85j94.h: 37404: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f85j94.h: 37406: extern volatile __bit nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f85j94.h: 37408: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f85j94.h: 37410: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f85j94.h: 37412: extern volatile __bit nWRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f85j94.h: 37414: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;global.h: 56: void interruptInit(void);
[; ;global.h: 57: void systemInit(void);
[; ;global.h: 58: int ADC_Read(int channel);
[; ;global.h: 59: void updateLEDs(void);
[; ;global.h: 60: void killLEDs(void);
[; ;global.h: 61: void I2C1_Write_EEPROM(char memValue, char value);
[; ;global.h: 62: void I2C1_Page_Write_EEPROM(int slot, int *data[], int bytes);
[; ;global.h: 63: void I2C1_Block_Read_EERPOM(int slot, int *data[], int bytes);
[; ;global.h: 64: char I2C1_Read_EEPROM(char devAddr, char memValue);
[; ;global.h: 65: void I2C1_Write_DigiPot(char value);
[; ;global.h: 66: void readInterval(int select);
[; ;global.h: 67: void tapLED(void);
[; ;global.h: 68: void flashLED(void);
[; ;global.h: 69: void checkSwitches(void);
[; ;global.h: 70: void serviceSwitches(void);
[; ;global.h: 71: void startupSequence(void);
[; ;global.h: 72: void sendParam(void);
[; ;global.h: 73: void processTaps(void);
[; ;global.h: 74: void updatePresetLEDs(int psNum);
[; ;global.h: 75: void updateLineLEDs(int lineA, int lineB, int lineC);
[; ;global.h: 76: int readToggle(int target);
[; ;global.h: 77: int absVal(int val);
[; ;global.h: 78: void presetCtrl(int slot);
"80 global.h
[v _intA `i ~T0 @X0 1 e ]
[i _intA
-> 0 `i
]
[; ;global.h: 80: int intA = 0;
"81
[v _intB `i ~T0 @X0 1 e ]
[i _intB
-> 0 `i
]
[; ;global.h: 81: int intB = 0;
"82
[v _intC `i ~T0 @X0 1 e ]
[i _intC
-> 0 `i
]
[; ;global.h: 82: int intC = 0;
"83
[v _swX `i ~T0 @X0 1 e ]
[i _swX
-> 1 `i
]
[; ;global.h: 83: int swX = 1;
"84
[v _shiftAction `i ~T0 @X0 1 e ]
[i _shiftAction
-> 0 `i
]
[; ;global.h: 84: int shiftAction = 0;
"87
[v _switch1 `i ~T0 @X0 1 e ]
[i _switch1
-> 0 `i
]
[; ;global.h: 87: int switch1 = 0;
"88
[v _switch2 `i ~T0 @X0 1 e ]
[i _switch2
-> 0 `i
]
[; ;global.h: 88: int switch2 = 0;
"89
[v _switch3 `i ~T0 @X0 1 e ]
[i _switch3
-> 0 `i
]
[; ;global.h: 89: int switch3 = 0;
"90
[v _switch4 `i ~T0 @X0 1 e ]
[i _switch4
-> 0 `i
]
[; ;global.h: 90: int switch4 = 0;
"91
[v _switch5 `i ~T0 @X0 1 e ]
[i _switch5
-> 0 `i
]
[; ;global.h: 91: int switch5 = 0;
"92
[v _fsw1 `i ~T0 @X0 1 e ]
[i _fsw1
-> 0 `i
]
[; ;global.h: 92: int fsw1 = 0;
"93
[v _fsw2 `i ~T0 @X0 1 e ]
[i _fsw2
-> 0 `i
]
[; ;global.h: 93: int fsw2 = 0;
"94
[v _bounceCount `i ~T0 @X0 1 e ]
[i _bounceCount
-> 0 `i
]
[; ;global.h: 94: int bounceCount = 0;
"96
[v _muxADC `i ~T0 @X0 1 e ]
[i _muxADC
-> 0 `i
]
[; ;global.h: 96: int muxADC = 0;
"98
[v _bypass `i ~T0 @X0 1 e ]
[i _bypass
-> 0 `i
]
[; ;global.h: 98: int bypass = 0;
"99
[v _preset `i ~T0 @X0 1 e ]
[i _preset
-> 0 `i
]
[; ;global.h: 99: int preset = 0;
"100
[v _targPreset `i ~T0 @X0 1 e ]
[i _targPreset
-> 0 `i
]
[; ;global.h: 100: int targPreset = 0;
"101
[v _presetPend `i ~T0 @X0 1 e ]
[i _presetPend
-> 0 `i
]
[; ;global.h: 101: int presetPend = 0;
"102
[v _savePend `i ~T0 @X0 1 e ]
[i _savePend
-> 0 `i
]
[; ;global.h: 102: int savePend = 0;
"103
[v _slotUsed `i ~T0 @X0 1 e ]
[i _slotUsed
-> 0 `i
]
[; ;global.h: 103: int slotUsed = 0;
"104
[v _pFlashCount `i ~T0 @X0 1 e ]
[i _pFlashCount
-> 0 `i
]
[; ;global.h: 104: int pFlashCount = 0;
"105
[v _pFlash `i ~T0 @X0 1 e ]
[i _pFlash
-> 0 `i
]
[; ;global.h: 105: int pFlash = 0;
"107
[v _bypMode `i ~T0 @X0 1 e ]
[i _bypMode
-> 1 `i
]
[; ;global.h: 107: int bypMode = 1;
"110
[v _tapFlash `i ~T0 @X0 1 e ]
[i _tapFlash
-> 0 `i
]
[; ;global.h: 110: int tapFlash = 0;
"111
[v _tapOnTime `i ~T0 @X0 1 e ]
[i _tapOnTime
-> 5 `i
]
[; ;global.h: 111: int tapOnTime = 5;
"112
[v _tapDispCount `i ~T0 @X0 1 e ]
[i _tapDispCount
-> 0 `i
]
[; ;global.h: 112: int tapDispCount = 0;
"113
[v _currentTapTime `i ~T0 @X0 1 e ]
[i _currentTapTime
-> 500 `i
]
[; ;global.h: 113: int currentTapTime = 500;
"114
[v _armFlashCount `i ~T0 @X0 1 e ]
[i _armFlashCount
-> 0 `i
]
[; ;global.h: 114: int armFlashCount = 0;
"115
[v _armFlash `i ~T0 @X0 1 e ]
[i _armFlash
-> 0 `i
]
[; ;global.h: 115: int armFlash = 0;
"116
[v _armFlashToggle `i ~T0 @X0 1 e ]
[i _armFlashToggle
-> 0 `i
]
[; ;global.h: 116: int armFlashToggle = 0;
"119
[v _parameter `i ~T0 @X0 -> 12 `i e ]
[; ;global.h: 119: int parameter[12];
"121
[v _shift `i ~T0 @X0 1 e ]
[i _shift
-> 0 `i
]
[; ;global.h: 121: int shift = 0;
"122
[v _armA `i ~T0 @X0 1 e ]
[i _armA
-> 0 `i
]
[; ;global.h: 122: int armA = 0;
"123
[v _armB `i ~T0 @X0 1 e ]
[i _armB
-> 0 `i
]
[; ;global.h: 123: int armB = 0;
"124
[v _armC `i ~T0 @X0 1 e ]
[i _armC
-> 0 `i
]
[; ;global.h: 124: int armC = 0;
"125
[v _linesArmed `i ~T0 @X0 1 e ]
[i _linesArmed
-> 0 `i
]
[; ;global.h: 125: int linesArmed = 0;
"127
[v _dataTarget `i ~T0 @X0 1 e ]
[i _dataTarget
-> 0 `i
]
[; ;global.h: 127: int dataTarget = 0;
"128
[v _dataPtr `*i ~T0 @X0 1 e ]
[; ;global.h: 128: int *dataPtr;
"130
[v _fbkA `i ~T0 @X0 1 e ]
[i _fbkA
-> 0 `i
]
[; ;global.h: 130: int fbkA = 0;
"131
[v _lvlA `i ~T0 @X0 1 e ]
[i _lvlA
-> 0 `i
]
[; ;global.h: 131: int lvlA = 0;
"132
[v _timeA `i ~T0 @X0 1 e ]
[i _timeA
-> 0 `i
]
[; ;global.h: 132: int timeA = 0;
"134
[v _fbkB `i ~T0 @X0 1 e ]
[i _fbkB
-> 0 `i
]
[; ;global.h: 134: int fbkB = 0;
"135
[v _lvlB `i ~T0 @X0 1 e ]
[i _lvlB
-> 0 `i
]
[; ;global.h: 135: int lvlB = 0;
"136
[v _timeB `i ~T0 @X0 1 e ]
[i _timeB
-> 0 `i
]
[; ;global.h: 136: int timeB = 0;
"138
[v _fbkC `i ~T0 @X0 1 e ]
[i _fbkC
-> 0 `i
]
[; ;global.h: 138: int fbkC = 0;
"139
[v _lvlC `i ~T0 @X0 1 e ]
[i _lvlC
-> 0 `i
]
[; ;global.h: 139: int lvlC = 0;
"140
[v _timeC `i ~T0 @X0 1 e ]
[i _timeC
-> 0 `i
]
[; ;global.h: 140: int timeC = 0;
"143
[v _tapTimeCount `i ~T0 @X0 1 e ]
[i _tapTimeCount
-> 0 `i
]
[; ;global.h: 143: int tapTimeCount = 0;
"144
[v _tapPrev `i ~T0 @X0 1 e ]
[i _tapPrev
-> 0 `i
]
[; ;global.h: 144: int tapPrev = 0;
"145
[v _tapAccum `l ~T0 @X0 1 e ]
[i _tapAccum
-> -> 0 `i `l
]
[; ;global.h: 145: long int tapAccum = 0;
"146
[v _tap `i ~T0 @X0 1 e ]
[i _tap
-> 0 `i
]
[; ;global.h: 146: int tap = 0;
"147
[v _tapTime `i ~T0 @X0 1 e ]
[i _tapTime
-> 0 `i
]
[; ;global.h: 147: int tapTime = 0;
"148
[v _newTempo `i ~T0 @X0 1 e ]
[i _newTempo
-> 0 `i
]
[; ;global.h: 148: int newTempo = 0;
"149
[v _timeoutCount `i ~T0 @X0 1 e ]
[i _timeoutCount
-> 0 `i
]
[; ;global.h: 149: int timeoutCount = 0;
"151
[v _setupComplete `i ~T0 @X0 1 e ]
[i _setupComplete
-> 0 `i
]
[; ;global.h: 151: int setupComplete = 0;
"152
[v _sync `i ~T0 @X0 1 e ]
[i _sync
-> 0 `i
]
[; ;global.h: 152: int sync = 0;
"16 systemConfig.c
[v _setupTMR0 `(v ~T0 @X0 1 ef ]
"17
{
[; ;systemConfig.c: 16: void setupTMR0(void)
[; ;systemConfig.c: 17: {
[e :U _setupTMR0 ]
[f ]
[; ;systemConfig.c: 18: T0CONbits.TMR0ON = 0x0;
"18
[e = . . _T0CONbits 0 4 -> -> 0 `i `uc ]
[; ;systemConfig.c: 19: T0CONbits.T08BIT = 0x1;
"19
[e = . . _T0CONbits 0 3 -> -> 1 `i `uc ]
[; ;systemConfig.c: 20: T0CONbits.T0CS = 0x1;
"20
[e = . . _T0CONbits 0 2 -> -> 1 `i `uc ]
[; ;systemConfig.c: 21: T0CONbits.PSA = 0x0;
"21
[e = . . _T0CONbits 0 1 -> -> 0 `i `uc ]
[; ;systemConfig.c: 22: T0CONbits.T0PS = 0x6;
"22
[e = . . _T0CONbits 0 0 -> -> 6 `i `uc ]
[; ;systemConfig.c: 23: }
"23
[e :UE 1420 ]
}
"25
[v _setupTMR1 `(v ~T0 @X0 1 ef ]
"26
{
[; ;systemConfig.c: 25: void setupTMR1(void)
[; ;systemConfig.c: 26: {
[e :U _setupTMR1 ]
[f ]
[; ;systemConfig.c: 27: T1CONbits.TMR1ON = 0x0;
"27
[e = . . _T1CONbits 1 0 -> -> 0 `i `uc ]
[; ;systemConfig.c: 28: T1CONbits.TMR1CS = 0x0;
"28
[e = . . _T1CONbits 1 5 -> -> 0 `i `uc ]
[; ;systemConfig.c: 29: T1CONbits.TCKPS = 0x3;
"29
[e = . . _T1CONbits 1 4 -> -> 3 `i `uc ]
[; ;systemConfig.c: 30: T1CONbits.RD16 = 0x1;
"30
[e = . . _T1CONbits 1 1 -> -> 1 `i `uc ]
[; ;systemConfig.c: 31: }
"31
[e :UE 1421 ]
}
"34
[v _setupTMR2 `(v ~T0 @X0 1 ef ]
"35
{
[; ;systemConfig.c: 34: void setupTMR2(void)
[; ;systemConfig.c: 35: {
[e :U _setupTMR2 ]
[f ]
[; ;systemConfig.c: 37: T2CONbits.TMR2ON = 0x0;
"37
[e = . . _T2CONbits 0 1 -> -> 0 `i `uc ]
[; ;systemConfig.c: 38: T2CONbits.T2CKPS = 0x3;
"38
[e = . . _T2CONbits 0 0 -> -> 3 `i `uc ]
[; ;systemConfig.c: 39: T2CONbits.T2OUTPS = 0x1;
"39
[e = . . _T2CONbits 0 2 -> -> 1 `i `uc ]
[; ;systemConfig.c: 40: }
"40
[e :UE 1422 ]
}
"43
[v _setupTMR4 `(v ~T0 @X0 1 ef ]
"44
{
[; ;systemConfig.c: 43: void setupTMR4(void)
[; ;systemConfig.c: 44: {
[e :U _setupTMR4 ]
[f ]
[; ;systemConfig.c: 46: T4CONbits.TMR4ON = 0x0;
"46
[e = . . _T4CONbits 0 1 -> -> 0 `i `uc ]
[; ;systemConfig.c: 47: T4CONbits.T4CKPS = 0x3;
"47
[e = . . _T4CONbits 0 0 -> -> 3 `i `uc ]
[; ;systemConfig.c: 48: T4CONbits.T4OUTPS = 0x1;
"48
[e = . . _T4CONbits 0 2 -> -> 1 `i `uc ]
[; ;systemConfig.c: 49: }
"49
[e :UE 1423 ]
}
"52
[v _clockSwitch `(v ~T0 @X0 1 ef ]
"53
{
[; ;systemConfig.c: 52: void clockSwitch(void)
[; ;systemConfig.c: 53: {
[e :U _clockSwitch ]
[f ]
[; ;systemConfig.c: 54: OSCCON4bits.PLLEN = 0x1;
"54
[e = . . _OSCCON4bits 0 1 -> -> 1 `i `uc ]
[; ;systemConfig.c: 55: OSCCON3bits.IRCF = 0x1;
"55
[e = . . _OSCCON3bits 0 0 -> -> 1 `i `uc ]
[; ;systemConfig.c: 56: OSCCON2bits.CLKLOCK = 0x0;
"56
[e = . . _OSCCON2bits 0 7 -> -> 0 `i `uc ]
[; ;systemConfig.c: 57: OSCCONbits.NOSC = 0x1;
"57
[e = . . _OSCCONbits 0 0 -> -> 1 `i `uc ]
[; ;systemConfig.c: 59: while(OSCCONbits.COSC != 0x1);
"59
[e $U 1425  ]
[e :U 1426 ]
[e :U 1425 ]
[e $ != -> . . _OSCCONbits 0 2 `i -> 1 `i 1426  ]
[e :U 1427 ]
[; ;systemConfig.c: 60: while (!OSCCON2bits.LOCK);
"60
[e $U 1428  ]
[e :U 1429 ]
[e :U 1428 ]
[e $ ! != -> . . _OSCCON2bits 0 5 `i -> -> -> 0 `i `Vuc `i 1429  ]
[e :U 1430 ]
[; ;systemConfig.c: 61: }
"61
[e :UE 1424 ]
}
"63
[v _setupPWM `(v ~T0 @X0 1 ef ]
"64
{
[; ;systemConfig.c: 63: void setupPWM(void)
[; ;systemConfig.c: 64: {
[e :U _setupPWM ]
[f ]
[; ;systemConfig.c: 65: PR2 = 0xFF;
"65
[e = _PR2 -> -> 255 `i `uc ]
[; ;systemConfig.c: 66: CCPR4L = 0x0A;
"66
[e = _CCPR4L -> -> 10 `i `uc ]
[; ;systemConfig.c: 67: CCP4CONbits.DC4B = 0x4;
"67
[e = . . _CCP4CONbits 0 1 -> -> 4 `i `uc ]
[; ;systemConfig.c: 68: CCP4CONbits.CCP4M = 0xFF;
"68
[e = . . _CCP4CONbits 0 0 -> -> 255 `i `uc ]
[; ;systemConfig.c: 69: CCPTMRS1bits.C4TSEL = 0x00;
"69
[e = . . _CCPTMRS1bits 0 0 -> -> 0 `i `uc ]
[; ;systemConfig.c: 70: TRISCbits.TRISC2 = 0;
"70
[e = . . _TRISCbits 0 2 -> -> 0 `i `uc ]
[; ;systemConfig.c: 71: CCPR4H = 0x00;
"71
[e = _CCPR4H -> -> 0 `i `uc ]
[; ;systemConfig.c: 72: T2CON = 0x01;
"72
[e = _T2CON -> -> 1 `i `uc ]
[; ;systemConfig.c: 73: TMR2ON = 1;
"73
[e = _TMR2ON -> -> 1 `i `b ]
[; ;systemConfig.c: 74: }
"74
[e :UE 1431 ]
}
"76
[v _setupI2C1 `(v ~T0 @X0 1 ef ]
"77
{
[; ;systemConfig.c: 76: void setupI2C1(void)
[; ;systemConfig.c: 77: {
[e :U _setupI2C1 ]
[f ]
[; ;systemConfig.c: 78: SSP1CON1bits.SSPEN = 0x0;
"78
[e = . . _SSP1CON1bits 0 2 -> -> 0 `i `uc ]
[; ;systemConfig.c: 80: TRISCbits.TRISC3 = 0x1;
"80
[e = . . _TRISCbits 0 3 -> -> 1 `i `uc ]
[; ;systemConfig.c: 81: TRISCbits.TRISC4 = 0x1;
"81
[e = . . _TRISCbits 0 4 -> -> 1 `i `uc ]
[; ;systemConfig.c: 84: SSP1ADD = 0x13;
"84
[e = _SSP1ADD -> -> 19 `i `uc ]
[; ;systemConfig.c: 85: SSP1CON1bits.SSPM = 0x8;
"85
[e = . . _SSP1CON1bits 0 0 -> -> 8 `i `uc ]
[; ;systemConfig.c: 87: SSP1BUF = 0x00;
"87
[e = _SSP1BUF -> -> 0 `i `uc ]
[; ;systemConfig.c: 89: SSP1CON1bits.SSPEN = 0x1;
"89
[e = . . _SSP1CON1bits 0 2 -> -> 1 `i `uc ]
[; ;systemConfig.c: 90: }
"90
[e :UE 1432 ]
}
"92
[v _setupI2C2 `(v ~T0 @X0 1 ef ]
"93
{
[; ;systemConfig.c: 92: void setupI2C2(void)
[; ;systemConfig.c: 93: {
[e :U _setupI2C2 ]
[f ]
[; ;systemConfig.c: 94: SSP2CON1bits.SSPEN = 0x0;
"94
[e = . . _SSP2CON1bits 0 2 -> -> 0 `i `uc ]
[; ;systemConfig.c: 96: TRISDbits.TRISD5 = 0x1;
"96
[e = . . _TRISDbits 0 5 -> -> 1 `i `uc ]
[; ;systemConfig.c: 97: TRISDbits.TRISD6 = 0x1;
"97
[e = . . _TRISDbits 0 6 -> -> 1 `i `uc ]
[; ;systemConfig.c: 100: SSP2CON1bits.SSPM = 0x9;
"100
[e = . . _SSP2CON1bits 0 0 -> -> 9 `i `uc ]
[; ;systemConfig.c: 103: SSP2ADD = 0b10100000;
"103
[e = _SSP2ADD -> -> 160 `i `uc ]
[; ;systemConfig.c: 104: SSP2MSK = 0b11000000;
"104
[e = _SSP2MSK -> -> 192 `i `uc ]
[; ;systemConfig.c: 105: SSP2CON1bits.SSPM = 0x6;
"105
[e = . . _SSP2CON1bits 0 0 -> -> 6 `i `uc ]
[; ;systemConfig.c: 107: SSP2CON1bits.CKP = 0x1;
"107
[e = . . _SSP2CON1bits 0 1 -> -> 1 `i `uc ]
[; ;systemConfig.c: 108: SSP2CON2bits.SEN = 0x1;
"108
[e = . . _SSP2CON2bits 0 0 -> -> 1 `i `uc ]
[; ;systemConfig.c: 109: SSP2CON2bits.GCEN = 0x0;
"109
[e = . . _SSP2CON2bits 0 7 -> -> 0 `i `uc ]
[; ;systemConfig.c: 110: SSP2CON3bits.SCIE = 0x0;
"110
[e = . . _SSP2CON3bits 0 5 -> -> 0 `i `uc ]
[; ;systemConfig.c: 112: SSP2BUF = 0x00;
"112
[e = _SSP2BUF -> -> 0 `i `uc ]
[; ;systemConfig.c: 113: SSP2CON1bits.SSPEN = 0x1;
"113
[e = . . _SSP2CON1bits 0 2 -> -> 1 `i `uc ]
[; ;systemConfig.c: 114: }
"114
[e :UE 1433 ]
}
"116
[v _setupADC `(v ~T0 @X0 1 ef ]
"117
{
[; ;systemConfig.c: 116: void setupADC(void)
[; ;systemConfig.c: 117: {
[e :U _setupADC ]
[f ]
[; ;systemConfig.c: 118: ADCON1Hbits.ADON = 0;
"118
[e = . . _ADCON1Hbits 0 3 -> -> 0 `i `uc ]
[; ;systemConfig.c: 119: ADCON1Hbits.MODE12 = 1;
"119
[e = . . _ADCON1Hbits 0 1 -> -> 1 `i `uc ]
[; ;systemConfig.c: 120: ADCON1Hbits.FORM = 0;
"120
[e = . . _ADCON1Hbits 0 0 -> -> 0 `i `uc ]
[; ;systemConfig.c: 121: ADCON1Lbits.SSRC = 0;
"121
[e = . . _ADCON1Lbits 0 4 -> -> 0 `i `uc ]
[; ;systemConfig.c: 122: ADCON1Lbits.ASAM = 0;
"122
[e = . . _ADCON1Lbits 0 2 -> -> 0 `i `uc ]
[; ;systemConfig.c: 124: ADCON2Hbits.PVCFG = 0;
"124
[e = . . _ADCON2Hbits 0 5 -> -> 0 `i `uc ]
[; ;systemConfig.c: 125: ADCON2Hbits.NVCFG0 = 0;
"125
[e = . . _ADCON2Hbits 0 4 -> -> 0 `i `uc ]
[; ;systemConfig.c: 126: ADCON2Hbits.BUFREGEN = 1;
"126
[e = . . _ADCON2Hbits 0 2 -> -> 1 `i `uc ]
[; ;systemConfig.c: 128: ADCON3Hbits.ADRC = 0;
"128
[e = . . _ADCON3Hbits 0 3 -> -> 0 `i `uc ]
[; ;systemConfig.c: 129: ADCON3Hbits.PUMPEN = 0;
"129
[e = . . _ADCON3Hbits 0 1 -> -> 0 `i `uc ]
[; ;systemConfig.c: 130: ADCON3Lbits.ADCS = 0x20;
"130
[e = . . _ADCON3Lbits 0 0 -> -> 32 `i `uc ]
[; ;systemConfig.c: 132: ADCON5Hbits.ASENA = 0;
"132
[e = . . _ADCON5Hbits 0 4 -> -> 0 `i `uc ]
[; ;systemConfig.c: 133: ADCHS0Lbits.CH0SA = 0;
"133
[e = . . _ADCHS0Lbits 0 0 -> -> 0 `i `uc ]
[; ;systemConfig.c: 134: ADCHS0Lbits.CH0NA = 0;
"134
[e = . . _ADCHS0Lbits 0 1 -> -> 0 `i `uc ]
[; ;systemConfig.c: 137: CM1CONbits.CON = 0;
"137
[e = . . _CM1CONbits 0 5 -> -> 0 `i `uc ]
[; ;systemConfig.c: 138: CM2CONbits.CON = 0;
"138
[e = . . _CM2CONbits 0 5 -> -> 0 `i `uc ]
[; ;systemConfig.c: 139: CM3CONbits.CON = 0;
"139
[e = . . _CM3CONbits 0 5 -> -> 0 `i `uc ]
[; ;systemConfig.c: 141: ANCON1bits.ANSEL0 = 1;
"141
[e = . . _ANCON1bits 0 0 -> -> 1 `i `uc ]
[; ;systemConfig.c: 142: ANCON1bits.ANSEL1 = 1;
"142
[e = . . _ANCON1bits 0 1 -> -> 1 `i `uc ]
[; ;systemConfig.c: 143: ANCON1bits.ANSEL2 = 1;
"143
[e = . . _ANCON1bits 0 2 -> -> 1 `i `uc ]
[; ;systemConfig.c: 144: ANCON1bits.ANSEL3 = 1;
"144
[e = . . _ANCON1bits 0 3 -> -> 1 `i `uc ]
[; ;systemConfig.c: 145: ANCON1bits.ANSEL4 = 1;
"145
[e = . . _ANCON1bits 0 4 -> -> 1 `i `uc ]
[; ;systemConfig.c: 146: ANCON1bits.ANSEL5 = 1;
"146
[e = . . _ANCON1bits 0 5 -> -> 1 `i `uc ]
[; ;systemConfig.c: 147: ANCON2bits.ANSEL11 = 1;
"147
[e = . . _ANCON2bits 0 3 -> -> 1 `i `uc ]
[; ;systemConfig.c: 148: ANCON1bits.ANSEL7 = 1;
"148
[e = . . _ANCON1bits 0 7 -> -> 1 `i `uc ]
[; ;systemConfig.c: 149: ANCON2bits.ANSEL8 = 1;
"149
[e = . . _ANCON2bits 0 0 -> -> 1 `i `uc ]
[; ;systemConfig.c: 150: ANCON3bits.ANSEL22 = 1;
"150
[e = . . _ANCON3bits 0 6 -> -> 1 `i `uc ]
[; ;systemConfig.c: 152: TRISAbits.TRISA0 = 1;
"152
[e = . . _TRISAbits 0 0 -> -> 1 `i `uc ]
[; ;systemConfig.c: 153: TRISAbits.TRISA1 = 1;
"153
[e = . . _TRISAbits 0 1 -> -> 1 `i `uc ]
[; ;systemConfig.c: 154: TRISAbits.TRISA2 = 1;
"154
[e = . . _TRISAbits 0 2 -> -> 1 `i `uc ]
[; ;systemConfig.c: 155: TRISAbits.TRISA3 = 1;
"155
[e = . . _TRISAbits 0 3 -> -> 1 `i `uc ]
[; ;systemConfig.c: 156: TRISAbits.TRISA5 = 1;
"156
[e = . . _TRISAbits 0 5 -> -> 1 `i `uc ]
[; ;systemConfig.c: 157: TRISFbits.TRISF7 = 1;
"157
[e = . . _TRISFbits 0 6 -> -> 1 `i `uc ]
[; ;systemConfig.c: 158: TRISAbits.TRISA4 = 1;
"158
[e = . . _TRISAbits 0 4 -> -> 1 `i `uc ]
[; ;systemConfig.c: 159: TRISHbits.TRISH6 = 1;
"159
[e = . . _TRISHbits 0 6 -> -> 1 `i `uc ]
[; ;systemConfig.c: 160: TRISGbits.TRISG0 = 1;
"160
[e = . . _TRISGbits 0 0 -> -> 1 `i `uc ]
[; ;systemConfig.c: 161: TRISCbits.TRISC2 = 1;
"161
[e = . . _TRISCbits 0 2 -> -> 1 `i `uc ]
[; ;systemConfig.c: 162: }
"162
[e :UE 1434 ]
}
"164
[v _mapPeripheralPins `(v ~T0 @X0 1 ef ]
"165
{
[; ;systemConfig.c: 164: void mapPeripheralPins(void)
[; ;systemConfig.c: 165: {
[e :U _mapPeripheralPins ]
[f ]
[; ;systemConfig.c: 167: OSCCON = (OSCCON & 0x5F);
"167
[e = _OSCCON -> & -> _OSCCON `i -> 95 `i `uc ]
[; ;systemConfig.c: 168: RPINR20_21bits.IOC3R = 0x9;
"168
[e = . . _RPINR20_21bits 0 1 -> -> 9 `i `uc ]
[; ;systemConfig.c: 169: RPINR20_21bits.IOC2R = 0xA;
"169
[e = . . _RPINR20_21bits 0 0 -> -> 10 `i `uc ]
[; ;systemConfig.c: 170: RPINR24_25bits.IOC6R = 0x8;
"170
[e = . . _RPINR24_25bits 0 0 -> -> 8 `i `uc ]
[; ;systemConfig.c: 171: RPINR18_19bits.IOC1R = 0x5;
"171
[e = . . _RPINR18_19bits 0 1 -> -> 5 `i `uc ]
[; ;systemConfig.c: 172: RPINR24_25bits.IOC7R = 0xA;
"172
[e = . . _RPINR24_25bits 0 1 -> -> 10 `i `uc ]
[; ;systemConfig.c: 173: RPINR22_23bits.IOC4R = 0x6;
"173
[e = . . _RPINR22_23bits 0 0 -> -> 6 `i `uc ]
[; ;systemConfig.c: 174: RPINR22_23bits.IOC5R = 0x8;
"174
[e = . . _RPINR22_23bits 0 1 -> -> 8 `i `uc ]
[; ;systemConfig.c: 175: OSCCON = (OSCCON | 0x40);
"175
[e = _OSCCON -> | -> _OSCCON `i -> 64 `i `uc ]
[; ;systemConfig.c: 176: }
"176
[e :UE 1435 ]
}
"178
[v _disableLCD `(v ~T0 @X0 1 ef ]
"179
{
[; ;systemConfig.c: 178: void disableLCD(void)
[; ;systemConfig.c: 179: {
[e :U _disableLCD ]
[f ]
[; ;systemConfig.c: 180: LCDCONbits.LCDEN = 0;
"180
[e = . . _LCDCONbits 0 4 -> -> 0 `i `uc ]
[; ;systemConfig.c: 181: LCDCONbits.LMUX = 0x0;
"181
[e = . . _LCDCONbits 0 0 -> -> 0 `i `uc ]
[; ;systemConfig.c: 183: LCDSE0 = 0x00;
"183
[e = _LCDSE0 -> -> 0 `i `uc ]
[; ;systemConfig.c: 184: LCDSE1 = 0x00;
"184
[e = _LCDSE1 -> -> 0 `i `uc ]
[; ;systemConfig.c: 185: LCDSE2 = 0x00;
"185
[e = _LCDSE2 -> -> 0 `i `uc ]
[; ;systemConfig.c: 186: LCDSE3 = 0x00;
"186
[e = _LCDSE3 -> -> 0 `i `uc ]
[; ;systemConfig.c: 187: LCDSE4 = 0x00;
"187
[e = _LCDSE4 -> -> 0 `i `uc ]
[; ;systemConfig.c: 188: LCDSE5 = 0x00;
"188
[e = _LCDSE5 -> -> 0 `i `uc ]
[; ;systemConfig.c: 189: LCDSE6 = 0x00;
"189
[e = _LCDSE6 -> -> 0 `i `uc ]
[; ;systemConfig.c: 190: LCDSE7 = 0x00;
"190
[e = _LCDSE7 -> -> 0 `i `uc ]
[; ;systemConfig.c: 191: }
"191
[e :UE 1436 ]
}
"193
[v _interfaceInit `(v ~T0 @X0 1 ef ]
"194
{
[; ;systemConfig.c: 193: void interfaceInit(void)
[; ;systemConfig.c: 194: {
[e :U _interfaceInit ]
[f ]
[; ;systemConfig.c: 196: MEMCONbits.EBDIS = 1;
"196
[e = . . _MEMCONbits 0 4 -> -> 1 `i `uc ]
[; ;systemConfig.c: 197: UCONbits.USBEN = 0;
"197
[e = . . _UCONbits 0 3 -> -> 0 `i `uc ]
[; ;systemConfig.c: 200: OSCCON2bits.SOSCGO = 0;
"200
[e = . . _OSCCON2bits 0 1 -> -> 0 `i `uc ]
[; ;systemConfig.c: 201: T1CONbits.SOSCEN = 0;
"201
[e = . . _T1CONbits 1 3 -> -> 0 `i `uc ]
[; ;systemConfig.c: 202: T3CONbits.SOSCEN = 0;
"202
[e = . . _T3CONbits 1 3 -> -> 0 `i `uc ]
[; ;systemConfig.c: 203: T5CONbits.SOSCEN = 0;
"203
[e = . . _T5CONbits 1 3 -> -> 0 `i `uc ]
[; ;systemConfig.c: 208: ANCON2bits.ANSEL12 = 0;
"208
[e = . . _ANCON2bits 0 4 -> -> 0 `i `uc ]
[; ;systemConfig.c: 209: TRISGbits.TRISG1 = 1;
"209
[e = . . _TRISGbits 0 1 -> -> 1 `i `uc ]
[; ;systemConfig.c: 210: PADCFG1bits.RGPU = 1;
"210
[e = . . _PADCFG1bits 0 4 -> -> 1 `i `uc ]
[; ;systemConfig.c: 212: ANCON2bits.ANSEL13 = 0;
"212
[e = . . _ANCON2bits 0 5 -> -> 0 `i `uc ]
[; ;systemConfig.c: 213: TRISGbits.TRISG2 = 1;
"213
[e = . . _TRISGbits 0 2 -> -> 1 `i `uc ]
[; ;systemConfig.c: 215: TRISEbits.TRISE6 = 1;
"215
[e = . . _TRISEbits 0 6 -> -> 1 `i `uc ]
[; ;systemConfig.c: 217: TRISDbits.TRISD1 = 1;
"217
[e = . . _TRISDbits 0 1 -> -> 1 `i `uc ]
[; ;systemConfig.c: 218: PADCFG1bits.RDPU = 1;
"218
[e = . . _PADCFG1bits 0 7 -> -> 1 `i `uc ]
[; ;systemConfig.c: 220: ANCON2bits.ANSEL14 = 0;
"220
[e = . . _ANCON2bits 0 6 -> -> 0 `i `uc ]
[; ;systemConfig.c: 221: TRISGbits.TRISG3 = 1;
"221
[e = . . _TRISGbits 0 3 -> -> 1 `i `uc ]
[; ;systemConfig.c: 223: PADCFG1bits.REPU = 1;
"223
[e = . . _PADCFG1bits 0 6 -> -> 1 `i `uc ]
[; ;systemConfig.c: 224: TRISDbits.TRISD4 = 1;
"224
[e = . . _TRISDbits 0 4 -> -> 1 `i `uc ]
[; ;systemConfig.c: 225: TRISEbits.TRISE3 = 1;
"225
[e = . . _TRISEbits 0 3 -> -> 1 `i `uc ]
[; ;systemConfig.c: 228: TRISEbits.TRISE0 = 0;
"228
[e = . . _TRISEbits 0 0 -> -> 0 `i `uc ]
[; ;systemConfig.c: 229: TRISDbits.TRISD2 = 0;
"229
[e = . . _TRISDbits 0 2 -> -> 0 `i `uc ]
[; ;systemConfig.c: 232: TRISEbits.TRISE1 = 0;
"232
[e = . . _TRISEbits 0 1 -> -> 0 `i `uc ]
[; ;systemConfig.c: 233: ANCON3bits.ANSEL17 = 0;
"233
[e = . . _ANCON3bits 0 1 -> -> 0 `i `uc ]
[; ;systemConfig.c: 234: TRISHbits.TRISH1 = 0;
"234
[e = . . _TRISHbits 0 1 -> -> 0 `i `uc ]
[; ;systemConfig.c: 237: TRISDbits.TRISD0 = 0;
"237
[e = . . _TRISDbits 0 0 -> -> 0 `i `uc ]
[; ;systemConfig.c: 238: TRISEbits.TRISE7 = 0;
"238
[e = . . _TRISEbits 0 7 -> -> 0 `i `uc ]
[; ;systemConfig.c: 239: TRISEbits.TRISE5 = 0;
"239
[e = . . _TRISEbits 0 5 -> -> 0 `i `uc ]
[; ;systemConfig.c: 240: TRISEbits.TRISE4 = 0;
"240
[e = . . _TRISEbits 0 4 -> -> 0 `i `uc ]
[; ;systemConfig.c: 241: ANCON3bits.ANSEL18 = 0;
"241
[e = . . _ANCON3bits 0 2 -> -> 0 `i `uc ]
[; ;systemConfig.c: 242: TRISHbits.TRISH2 = 0;
"242
[e = . . _TRISHbits 0 2 -> -> 0 `i `uc ]
[; ;systemConfig.c: 245: ANCON1bits.ANSEL6 = 0;
"245
[e = . . _ANCON1bits 0 6 -> -> 0 `i `uc ]
[; ;systemConfig.c: 246: TRISFbits.TRISF2 = 0;
"246
[e = . . _TRISFbits 0 1 -> -> 0 `i `uc ]
[; ;systemConfig.c: 247: ANCON3bits.ANSEL23 = 0;
"247
[e = . . _ANCON3bits 0 7 -> -> 0 `i `uc ]
[; ;systemConfig.c: 248: TRISHbits.TRISH7 = 0;
"248
[e = . . _TRISHbits 0 7 -> -> 0 `i `uc ]
[; ;systemConfig.c: 251: ANCON2bits.ANSEL10 = 0;
"251
[e = . . _ANCON2bits 0 2 -> -> 0 `i `uc ]
[; ;systemConfig.c: 252: TRISFbits.TRISF6 = 0;
"252
[e = . . _TRISFbits 0 5 -> -> 0 `i `uc ]
[; ;systemConfig.c: 253: ANCON2bits.ANSEL9 = 0;
"253
[e = . . _ANCON2bits 0 1 -> -> 0 `i `uc ]
[; ;systemConfig.c: 254: TRISFbits.TRISF5 = 0;
"254
[e = . . _TRISFbits 0 4 -> -> 0 `i `uc ]
[; ;systemConfig.c: 257: ANCON3bits.ANSEL16 = 0;
"257
[e = . . _ANCON3bits 0 0 -> -> 0 `i `uc ]
[; ;systemConfig.c: 258: TRISHbits.TRISH0 = 0;
"258
[e = . . _TRISHbits 0 0 -> -> 0 `i `uc ]
[; ;systemConfig.c: 259: TRISGbits.TRISG4 = 0;
"259
[e = . . _TRISGbits 0 4 -> -> 0 `i `uc ]
[; ;systemConfig.c: 260: ANCON2bits.ANSEL15 = 0;
"260
[e = . . _ANCON2bits 0 7 -> -> 0 `i `uc ]
[; ;systemConfig.c: 263: TRISCbits.TRISC7 = 1;
"263
[e = . . _TRISCbits 0 7 -> -> 1 `i `uc ]
[; ;systemConfig.c: 264: TRISJbits.TRISJ4 = 1;
"264
[e = . . _TRISJbits 0 4 -> -> 1 `i `uc ]
[; ;systemConfig.c: 265: TRISJbits.TRISJ5 = 1;
"265
[e = . . _TRISJbits 0 5 -> -> 1 `i `uc ]
[; ;systemConfig.c: 268: TRISCbits.TRISC1 = 1;
"268
[e = . . _TRISCbits 0 1 -> -> 1 `i `uc ]
[; ;systemConfig.c: 269: TRISCbits.TRISC0 = 1;
"269
[e = . . _TRISCbits 0 0 -> -> 1 `i `uc ]
[; ;systemConfig.c: 270: TRISCbits.TRISC6 = 1;
"270
[e = . . _TRISCbits 0 6 -> -> 1 `i `uc ]
[; ;systemConfig.c: 273: ANCON3bits.ANSEL21 = 0;
"273
[e = . . _ANCON3bits 0 5 -> -> 0 `i `uc ]
[; ;systemConfig.c: 274: ANCON3bits.ANSEL20 = 0;
"274
[e = . . _ANCON3bits 0 4 -> -> 0 `i `uc ]
[; ;systemConfig.c: 275: TRISFbits.TRISF3 = 1;
"275
[e = . . _TRISFbits 0 2 -> -> 1 `i `uc ]
[; ;systemConfig.c: 276: TRISHbits.TRISH5 = 1;
"276
[e = . . _TRISHbits 0 5 -> -> 1 `i `uc ]
[; ;systemConfig.c: 277: TRISHbits.TRISH4 = 1;
"277
[e = . . _TRISHbits 0 4 -> -> 1 `i `uc ]
[; ;systemConfig.c: 280: TRISBbits.TRISB5 = 0;
"280
[e = . . _TRISBbits 0 5 -> -> 0 `i `uc ]
[; ;systemConfig.c: 281: TRISDbits.TRISD3 = 0;
"281
[e = . . _TRISDbits 0 3 -> -> 0 `i `uc ]
[; ;systemConfig.c: 282: LATB5 = 1;
"282
[e = _LATB5 -> -> 1 `i `b ]
[; ;systemConfig.c: 283: LATD3 = 0;
"283
[e = _LATD3 -> -> 0 `i `b ]
[; ;systemConfig.c: 286: TRISJbits.TRISJ0 = 1;
"286
[e = . . _TRISJbits 0 0 -> -> 1 `i `uc ]
[; ;systemConfig.c: 287: TRISJbits.TRISJ1 = 1;
"287
[e = . . _TRISJbits 0 1 -> -> 1 `i `uc ]
[; ;systemConfig.c: 288: TRISDbits.TRISD7 = 1;
"288
[e = . . _TRISDbits 0 7 -> -> 1 `i `uc ]
[; ;systemConfig.c: 289: }
"289
[e :UE 1437 ]
}
"291
[v _interruptInit `(v ~T0 @X0 1 ef ]
"292
{
[; ;systemConfig.c: 291: void interruptInit(void)
[; ;systemConfig.c: 292: {
[e :U _interruptInit ]
[f ]
[; ;systemConfig.c: 293: INTCONbits.T0IE = 0x1;
"293
[e = . . _INTCONbits 1 5 -> -> 1 `i `uc ]
[; ;systemConfig.c: 294: PIE1bits.TMR1IE = 0x1;
"294
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
[; ;systemConfig.c: 295: PIE1bits.TMR2IE = 0x1;
"295
[e = . . _PIE1bits 0 1 -> -> 1 `i `uc ]
[; ;systemConfig.c: 296: PIE2bits.TMR3IE = 0x1;
"296
[e = . . _PIE2bits 0 1 -> -> 1 `i `uc ]
[; ;systemConfig.c: 297: PIE5bits.TMR4IE = 0x1;
"297
[e = . . _PIE5bits 0 0 -> -> 1 `i `uc ]
[; ;systemConfig.c: 299: PIE2bits.SSP2IE = 0x1;
"299
[e = . . _PIE2bits 0 6 -> -> 1 `i `uc ]
[; ;systemConfig.c: 301: INTCONbits.IOCIE = 0x1;
"301
[e = . . _INTCONbits 0 3 -> -> 1 `i `uc ]
[; ;systemConfig.c: 302: IOCNbits.IOCN1 = 0x1;
"302
[e = . . _IOCNbits 0 1 -> -> 1 `i `uc ]
[; ;systemConfig.c: 303: IOCNbits.IOCN2 = 0x1;
"303
[e = . . _IOCNbits 0 2 -> -> 1 `i `uc ]
[; ;systemConfig.c: 304: IOCNbits.IOCN3 = 0x1;
"304
[e = . . _IOCNbits 0 3 -> -> 1 `i `uc ]
[; ;systemConfig.c: 305: IOCNbits.IOCN4 = 0x1;
"305
[e = . . _IOCNbits 0 4 -> -> 1 `i `uc ]
[; ;systemConfig.c: 306: IOCNbits.IOCN5 = 0x1;
"306
[e = . . _IOCNbits 0 5 -> -> 1 `i `uc ]
[; ;systemConfig.c: 307: IOCNbits.IOCN6 = 0x1;
"307
[e = . . _IOCNbits 0 6 -> -> 1 `i `uc ]
[; ;systemConfig.c: 308: IOCNbits.IOCN7 = 0x1;
"308
[e = . . _IOCNbits 0 7 -> -> 1 `i `uc ]
[; ;systemConfig.c: 310: INTCONbits.PEIE = 0x1;
"310
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;systemConfig.c: 311: INTCONbits.GIE = 0x1;
"311
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;systemConfig.c: 312: }
"312
[e :UE 1438 ]
}
"314
[v _defaultLED `(v ~T0 @X0 1 ef ]
"315
{
[; ;systemConfig.c: 314: void defaultLED(void)
[; ;systemConfig.c: 315: {
[e :U _defaultLED ]
[f ]
[; ;systemConfig.c: 316: LATH7 = 1;
"316
[e = _LATH7 -> -> 1 `i `b ]
[; ;systemConfig.c: 317: LATF2 = 1;
"317
[e = _LATF2 -> -> 1 `i `b ]
[; ;systemConfig.c: 318: LATF5 = 1;
"318
[e = _LATF5 -> -> 1 `i `b ]
[; ;systemConfig.c: 319: LATF6 = 1;
"319
[e = _LATF6 -> -> 1 `i `b ]
[; ;systemConfig.c: 320: LATG4 = 1;
"320
[e = _LATG4 -> -> 1 `i `b ]
[; ;systemConfig.c: 321: LATH0 = 1;
"321
[e = _LATH0 -> -> 1 `i `b ]
[; ;systemConfig.c: 322: LATD0 = 1;
"322
[e = _LATD0 -> -> 1 `i `b ]
[; ;systemConfig.c: 323: LATE7 = 1;
"323
[e = _LATE7 -> -> 1 `i `b ]
[; ;systemConfig.c: 324: LATE5 = 1;
"324
[e = _LATE5 -> -> 1 `i `b ]
[; ;systemConfig.c: 325: LATE4 = 1;
"325
[e = _LATE4 -> -> 1 `i `b ]
[; ;systemConfig.c: 326: LATH2 = 1;
"326
[e = _LATH2 -> -> 1 `i `b ]
[; ;systemConfig.c: 327: }
"327
[e :UE 1439 ]
}
"329
[v _bypassSetup `(v ~T0 @X0 1 ef ]
"330
{
[; ;systemConfig.c: 329: void bypassSetup(void)
[; ;systemConfig.c: 330: {
[e :U _bypassSetup ]
[f ]
[; ;systemConfig.c: 331: LATB5 = 1;
"331
[e = _LATB5 -> -> 1 `i `b ]
[; ;systemConfig.c: 332: LATD3 = 1;
"332
[e = _LATD3 -> -> 1 `i `b ]
[; ;systemConfig.c: 333: LATE1 = 1;
"333
[e = _LATE1 -> -> 1 `i `b ]
[; ;systemConfig.c: 334: LATH1 = 0;
"334
[e = _LATH1 -> -> 0 `i `b ]
[; ;systemConfig.c: 335: LATD2 = 0;
"335
[e = _LATD2 -> -> 0 `i `b ]
[; ;systemConfig.c: 336: }
"336
[e :UE 1440 ]
}
"338
[v _systemInit `(v ~T0 @X0 1 ef ]
"339
{
[; ;systemConfig.c: 338: void systemInit(void)
[; ;systemConfig.c: 339: {
[e :U _systemInit ]
[f ]
[; ;systemConfig.c: 340: clockSwitch();
"340
[e ( _clockSwitch ..  ]
[; ;systemConfig.c: 342: setupTMR0();
"342
[e ( _setupTMR0 ..  ]
[; ;systemConfig.c: 343: setupTMR1();
"343
[e ( _setupTMR1 ..  ]
[; ;systemConfig.c: 344: setupTMR2();
"344
[e ( _setupTMR2 ..  ]
[; ;systemConfig.c: 345: setupTMR4();
"345
[e ( _setupTMR4 ..  ]
[; ;systemConfig.c: 347: setupI2C1();
"347
[e ( _setupI2C1 ..  ]
[; ;systemConfig.c: 348: setupI2C2();
"348
[e ( _setupI2C2 ..  ]
[; ;systemConfig.c: 350: setupADC();
"350
[e ( _setupADC ..  ]
[; ;systemConfig.c: 353: mapPeripheralPins();
"353
[e ( _mapPeripheralPins ..  ]
[; ;systemConfig.c: 354: interfaceInit();
"354
[e ( _interfaceInit ..  ]
[; ;systemConfig.c: 355: bypassSetup();
"355
[e ( _bypassSetup ..  ]
[; ;systemConfig.c: 356: killLEDs();
"356
[e ( _killLEDs ..  ]
[; ;systemConfig.c: 357: startupSequence();
"357
[e ( _startupSequence ..  ]
[; ;systemConfig.c: 358: defaultLED();
"358
[e ( _defaultLED ..  ]
[; ;systemConfig.c: 359: killLEDs();
"359
[e ( _killLEDs ..  ]
[; ;systemConfig.c: 360: bypassSetup();
"360
[e ( _bypassSetup ..  ]
[; ;systemConfig.c: 361: interruptInit();
"361
[e ( _interruptInit ..  ]
[; ;systemConfig.c: 362: }
"362
[e :UE 1441 ]
}
