// SPDX-License-Identifier: BSD-3-Clause
/*
 * Clock drivers for Qualcomm SDM845
 *
 * (C) Copyright 2017 Jorge Ramirez Ortiz <jorge.ramirez-ortiz@linaro.org>
 * (C) Copyright 2021 Dzmitry Sankouski <dsankouski@gmail.com>
 *
 * Based on Little Kernel driver, simplified
 */

#include <common.h>
#include <clk-uclass.h>
#include <dm.h>
#include <linux/delay.h>
#include <errno.h>
#include <asm/io.h>
#include <linux/bitops.h>

#include <clk/qcom.h>
#include <dt-bindings/clock/qcom,gcc-sdm845.h>

#define F(f, s, h, m, n) { (f), (s), (2 * (h) - 1), (m), (n) }

struct freq_tbl {
	uint freq;
	uint src;
	u8 pre_div;
	u16 m;
	u16 n;
};

static const struct freq_tbl ftbl_gcc_qupv3_wrap0_s0_clk_src[] = {
	F(7372800, CFG_CLK_SRC_GPLL0_EVEN, 1, 384, 15625),
	F(14745600, CFG_CLK_SRC_GPLL0_EVEN, 1, 768, 15625),
	F(19200000, CFG_CLK_SRC_CXO, 1, 0, 0),
	F(29491200, CFG_CLK_SRC_GPLL0_EVEN, 1, 1536, 15625),
	F(32000000, CFG_CLK_SRC_GPLL0_EVEN, 1, 8, 75),
	F(48000000, CFG_CLK_SRC_GPLL0_EVEN, 1, 4, 25),
	F(64000000, CFG_CLK_SRC_GPLL0_EVEN, 1, 16, 75),
	F(80000000, CFG_CLK_SRC_GPLL0_EVEN, 1, 4, 15),
	F(96000000, CFG_CLK_SRC_GPLL0_EVEN, 1, 8, 25),
	F(100000000, CFG_CLK_SRC_GPLL0_EVEN, 3, 0, 0),
	F(102400000, CFG_CLK_SRC_GPLL0_EVEN, 1, 128, 375),
	F(112000000, CFG_CLK_SRC_GPLL0_EVEN, 1, 28, 75),
	F(117964800, CFG_CLK_SRC_GPLL0_EVEN, 1, 6144, 15625),
	F(120000000, CFG_CLK_SRC_GPLL0_EVEN, 2.5, 0, 0),
	F(128000000, CFG_CLK_SRC_GPLL0, 1, 16, 75),
	{ }
};

static const struct bcr_regs uart2_regs = {
	.cfg_rcgr = SE9_UART_APPS_CFG_RCGR,
	.cmd_rcgr = SE9_UART_APPS_CMD_RCGR,
	.M = SE9_UART_APPS_M,
	.N = SE9_UART_APPS_N,
	.D = SE9_UART_APPS_D,
};

const struct freq_tbl *qcom_find_freq(const struct freq_tbl *f, uint rate)
{
	if (!f)
		return NULL;

	if (!f->freq)
		return f;

	for (; f->freq; f++)
		if (rate <= f->freq)
			return f;

	/* Default to our fastest rate */
	return f - 1;
}

ulong msm_set_rate(struct clk *clk, ulong rate)
{
	struct qcom_cc_priv *priv = dev_get_priv(clk->dev);
	const struct freq_tbl *freq;

	switch (clk->id) {
	case GCC_QUPV3_WRAP1_S1_CLK: /*UART2*/
		freq = qcom_find_freq(ftbl_gcc_qupv3_wrap0_s0_clk_src, rate);
		clk_rcg_set_rate_mnd(priv->base, &uart2_regs,
						freq->pre_div, freq->m, freq->n, freq->src);

		return 0;
	default:
		return 0;
	}
}

static void gdsc_enable(phys_addr_t gdscr)
{
	uint32_t val;

	val = readl(gdscr);
	writel(val & ~0x1, gdscr);
	udelay(100);
}

static const struct simple_clk sdm845_clks[] = {
	[GCC_AGGRE_NOC_PCIE_TBU_CLK]		= { 0x90014, 0x00000001, "GCC_AGGRE_NOC_PCIE_TBU_CLK" },
	[GCC_AGGRE_UFS_CARD_AXI_CLK]		= { 0x82028, 0x00000001, "GCC_AGGRE_UFS_CARD_AXI_CLK" },
	[GCC_AGGRE_UFS_PHY_AXI_CLK]		= { 0x82024, 0x00000001, "GCC_AGGRE_UFS_PHY_AXI_CLK" },
	[GCC_AGGRE_USB3_PRIM_AXI_CLK]		= { 0x8201c, 0x00000001, "GCC_AGGRE_USB3_PRIM_AXI_CLK" },
	[GCC_AGGRE_USB3_SEC_AXI_CLK]		= { 0x82020, 0x00000001, "GCC_AGGRE_USB3_SEC_AXI_CLK" },
	[GCC_BOOT_ROM_AHB_CLK]			= { 0x52004, 0x00000400, "GCC_BOOT_ROM_AHB_CLK" },
	[GCC_CAMERA_AHB_CLK]			= { 0x0b008, 0x00000001, "GCC_CAMERA_AHB_CLK" },
	[GCC_CAMERA_AXI_CLK]			= { 0x0b020, 0x00000001, "GCC_CAMERA_AXI_CLK" },
	[GCC_CAMERA_XO_CLK]			= { 0x0b02c, 0x00000001, "GCC_CAMERA_XO_CLK" },
	[GCC_CE1_AHB_CLK]			= { 0x52004, 0x00000008, "GCC_CE1_AHB_CLK" },
	[GCC_CE1_AXI_CLK]			= { 0x52004, 0x00000010, "GCC_CE1_AXI_CLK" },
	[GCC_CE1_CLK]				= { 0x52004, 0x00000020, "GCC_CE1_CLK" },
	[GCC_CFG_NOC_USB3_PRIM_AXI_CLK]		= { 0x0502c, 0x00000001, "GCC_CFG_NOC_USB3_PRIM_AXI_CLK" },
	[GCC_CFG_NOC_USB3_SEC_AXI_CLK]		= { 0x05030, 0x00000001, "GCC_CFG_NOC_USB3_SEC_AXI_CLK" },
	[GCC_CPUSS_AHB_CLK]			= { 0x52004, 0x00200000, "GCC_CPUSS_AHB_CLK" },
	[GCC_CPUSS_RBCPR_CLK]			= { 0x48008, 0x00000001, "GCC_CPUSS_RBCPR_CLK" },
	[GCC_DDRSS_GPU_AXI_CLK]			= { 0x44038, 0x00000001, "GCC_DDRSS_GPU_AXI_CLK" },
	[GCC_DISP_AHB_CLK]			= { 0x0b00c, 0x00000001, "GCC_DISP_AHB_CLK" },
	[GCC_DISP_AXI_CLK]			= { 0x0b024, 0x00000001, "GCC_DISP_AXI_CLK" },
	[GCC_DISP_GPLL0_CLK_SRC]		= { 0x52004, 0x00040000, "GCC_DISP_GPLL0_CLK_SRC" },
	[GCC_DISP_GPLL0_DIV_CLK_SRC]		= { 0x52004, 0x00080000, "GCC_DISP_GPLL0_DIV_CLK_SRC" },
	[GCC_DISP_XO_CLK]			= { 0x0b030, 0x00000001, "GCC_DISP_XO_CLK" },
	[GCC_GP1_CLK]				= { 0x64000, 0x00000001, "GCC_GP1_CLK" },
	[GCC_GP2_CLK]				= { 0x65000, 0x00000001, "GCC_GP2_CLK" },
	[GCC_GP3_CLK]				= { 0x66000, 0x00000001, "GCC_GP3_CLK" },
	[GCC_GPU_CFG_AHB_CLK]			= { 0x71004, 0x00000001, "GCC_GPU_CFG_AHB_CLK" },
	[GCC_GPU_GPLL0_CLK_SRC]			= { 0x52004, 0x00008000, "GCC_GPU_GPLL0_CLK_SRC" },
	[GCC_GPU_GPLL0_DIV_CLK_SRC]		= { 0x52004, 0x00010000, "GCC_GPU_GPLL0_DIV_CLK_SRC" },
	[GCC_GPU_MEMNOC_GFX_CLK]		= { 0x7100c, 0x00000001, "GCC_GPU_MEMNOC_GFX_CLK" },
	[GCC_GPU_SNOC_DVM_GFX_CLK]		= { 0x71018, 0x00000001, "GCC_GPU_SNOC_DVM_GFX_CLK" },
	[GCC_MSS_AXIS2_CLK]			= { 0x8a008, 0x00000001, "GCC_MSS_AXIS2_CLK" },
	[GCC_MSS_CFG_AHB_CLK]			= { 0x8a000, 0x00000001, "GCC_MSS_CFG_AHB_CLK" },
	[GCC_MSS_GPLL0_DIV_CLK_SRC]		= { 0x52004, 0x00020000, "GCC_MSS_GPLL0_DIV_CLK_SRC" },
	[GCC_MSS_MFAB_AXIS_CLK]			= { 0x8a004, 0x00000001, "GCC_MSS_MFAB_AXIS_CLK" },
	[GCC_MSS_Q6_MEMNOC_AXI_CLK]		= { 0x8a154, 0x00000001, "GCC_MSS_Q6_MEMNOC_AXI_CLK" },
	[GCC_MSS_SNOC_AXI_CLK]			= { 0x8a150, 0x00000001, "GCC_MSS_SNOC_AXI_CLK" },
	[GCC_PCIE_0_AUX_CLK]			= { 0x5200c, 0x00000008, "GCC_PCIE_0_AUX_CLK" },
	[GCC_PCIE_0_CFG_AHB_CLK]		= { 0x5200c, 0x00000004, "GCC_PCIE_0_CFG_AHB_CLK" },
	[GCC_PCIE_0_CLKREF_CLK]			= { 0x8c00c, 0x00000001, "GCC_PCIE_0_CLKREF_CLK" },
	[GCC_PCIE_0_MSTR_AXI_CLK]		= { 0x5200c, 0x00000002, "GCC_PCIE_0_MSTR_AXI_CLK" },
	[GCC_PCIE_0_PIPE_CLK]			= { 0x5200c, 0x00000010, "GCC_PCIE_0_PIPE_CLK" },
	[GCC_PCIE_0_SLV_AXI_CLK]		= { 0x5200c, 0x00000001, "GCC_PCIE_0_SLV_AXI_CLK" },
	[GCC_PCIE_0_SLV_Q2A_AXI_CLK]		= { 0x5200c, 0x00000020, "GCC_PCIE_0_SLV_Q2A_AXI_CLK" },
	[GCC_PCIE_1_AUX_CLK]			= { 0x52004, 0x20000000, "GCC_PCIE_1_AUX_CLK" },
	[GCC_PCIE_1_CFG_AHB_CLK]		= { 0x52004, 0x10000000, "GCC_PCIE_1_CFG_AHB_CLK" },
	[GCC_PCIE_1_CLKREF_CLK]			= { 0x8c02c, 0x00000001, "GCC_PCIE_1_CLKREF_CLK" },
	[GCC_PCIE_1_MSTR_AXI_CLK]		= { 0x52004, 0x08000000, "GCC_PCIE_1_MSTR_AXI_CLK" },
	[GCC_PCIE_1_PIPE_CLK]			= { 0x52004, 0x40000000, "GCC_PCIE_1_PIPE_CLK" },
	[GCC_PCIE_1_SLV_AXI_CLK]		= { 0x52004, 0x04000000, "GCC_PCIE_1_SLV_AXI_CLK" },
	[GCC_PCIE_1_SLV_Q2A_AXI_CLK]		= { 0x52004, 0x02000000, "GCC_PCIE_1_SLV_Q2A_AXI_CLK" },
	[GCC_PCIE_PHY_AUX_CLK]			= { 0x6f004, 0x00000001, "GCC_PCIE_PHY_AUX_CLK" },
	[GCC_PCIE_PHY_REFGEN_CLK]		= { 0x6f02c, 0x00000001, "GCC_PCIE_PHY_REFGEN_CLK" },
	[GCC_PDM2_CLK]				= { 0x3300c, 0x00000001, "GCC_PDM2_CLK" },
	[GCC_PDM_AHB_CLK]			= { 0x33004, 0x00000001, "GCC_PDM_AHB_CLK" },
	[GCC_PDM_XO4_CLK]			= { 0x33008, 0x00000001, "GCC_PDM_XO4_CLK" },
	[GCC_PRNG_AHB_CLK]			= { 0x52004, 0x00002000, "GCC_PRNG_AHB_CLK" },
	[GCC_QMIP_CAMERA_AHB_CLK]		= { 0x0b014, 0x00000001, "GCC_QMIP_CAMERA_AHB_CLK" },
	[GCC_QMIP_DISP_AHB_CLK]			= { 0x0b018, 0x00000001, "GCC_QMIP_DISP_AHB_CLK" },
	[GCC_QMIP_VIDEO_AHB_CLK]		= { 0x0b010, 0x00000001, "GCC_QMIP_VIDEO_AHB_CLK" },
	[GCC_QUPV3_WRAP0_S0_CLK]		= { 0x5200c, 0x00000400, "GCC_QUPV3_WRAP0_S0_CLK" },
	[GCC_QUPV3_WRAP0_S1_CLK]		= { 0x5200c, 0x00000800, "GCC_QUPV3_WRAP0_S1_CLK" },
	[GCC_QUPV3_WRAP0_S2_CLK]		= { 0x5200c, 0x00001000, "GCC_QUPV3_WRAP0_S2_CLK" },
	[GCC_QUPV3_WRAP0_S3_CLK]		= { 0x5200c, 0x00002000, "GCC_QUPV3_WRAP0_S3_CLK" },
	[GCC_QUPV3_WRAP0_S4_CLK]		= { 0x5200c, 0x00004000, "GCC_QUPV3_WRAP0_S4_CLK" },
	[GCC_QUPV3_WRAP0_S5_CLK]		= { 0x5200c, 0x00008000, "GCC_QUPV3_WRAP0_S5_CLK" },
	[GCC_QUPV3_WRAP0_S6_CLK]		= { 0x5200c, 0x00010000, "GCC_QUPV3_WRAP0_S6_CLK" },
	[GCC_QUPV3_WRAP0_S7_CLK]		= { 0x5200c, 0x00020000, "GCC_QUPV3_WRAP0_S7_CLK" },
	[GCC_QUPV3_WRAP1_S0_CLK]		= { 0x5200c, 0x00400000, "GCC_QUPV3_WRAP1_S0_CLK" },
	[GCC_QUPV3_WRAP1_S1_CLK]		= { 0x5200c, 0x00800000, "GCC_QUPV3_WRAP1_S1_CLK" },
	[GCC_QUPV3_WRAP1_S3_CLK]		= { 0x5200c, 0x02000000, "GCC_QUPV3_WRAP1_S3_CLK" },
	[GCC_QUPV3_WRAP1_S4_CLK]		= { 0x5200c, 0x04000000, "GCC_QUPV3_WRAP1_S4_CLK" },
	[GCC_QUPV3_WRAP1_S5_CLK]		= { 0x5200c, 0x08000000, "GCC_QUPV3_WRAP1_S5_CLK" },
	[GCC_QUPV3_WRAP1_S6_CLK]		= { 0x5200c, 0x10000000, "GCC_QUPV3_WRAP1_S6_CLK" },
	[GCC_QUPV3_WRAP1_S7_CLK]		= { 0x5200c, 0x20000000, "GCC_QUPV3_WRAP1_S7_CLK" },
	[GCC_QUPV3_WRAP_0_M_AHB_CLK]		= { 0x5200c, 0x00000040, "GCC_QUPV3_WRAP_0_M_AHB_CLK" },
	[GCC_QUPV3_WRAP_0_S_AHB_CLK]		= { 0x5200c, 0x00000080, "GCC_QUPV3_WRAP_0_S_AHB_CLK" },
	[GCC_QUPV3_WRAP_1_M_AHB_CLK]		= { 0x5200c, 0x00100000, "GCC_QUPV3_WRAP_1_M_AHB_CLK" },
	[GCC_QUPV3_WRAP_1_S_AHB_CLK]		= { 0x5200c, 0x00200000, "GCC_QUPV3_WRAP_1_S_AHB_CLK" },
	[GCC_SDCC2_AHB_CLK]			= { 0x14008, 0x00000001, "GCC_SDCC2_AHB_CLK" },
	[GCC_SDCC2_APPS_CLK]			= { 0x14004, 0x00000001, "GCC_SDCC2_APPS_CLK" },
	[GCC_SDCC4_AHB_CLK]			= { 0x16008, 0x00000001, "GCC_SDCC4_AHB_CLK" },
	[GCC_SDCC4_APPS_CLK]			= { 0x16004, 0x00000001, "GCC_SDCC4_APPS_CLK" },
	[GCC_SYS_NOC_CPUSS_AHB_CLK]		= { 0x52004, 0x00000001, "GCC_SYS_NOC_CPUSS_AHB_CLK" },
	[GCC_TSIF_AHB_CLK]			= { 0x36004, 0x00000001, "GCC_TSIF_AHB_CLK" },
	[GCC_TSIF_INACTIVITY_TIMERS_CLK]	= { 0x3600c, 0x00000001, "GCC_TSIF_INACTIVITY_TIMERS_CLK" },
	[GCC_TSIF_REF_CLK]			= { 0x36008, 0x00000001, "GCC_TSIF_REF_CLK" },
	[GCC_UFS_CARD_AHB_CLK]			= { 0x75010, 0x00000001, "GCC_UFS_CARD_AHB_CLK" },
	[GCC_UFS_CARD_AXI_CLK]			= { 0x7500c, 0x00000001, "GCC_UFS_CARD_AXI_CLK" },
	[GCC_UFS_CARD_CLKREF_CLK]		= { 0x8c004, 0x00000001, "GCC_UFS_CARD_CLKREF_CLK" },
	[GCC_UFS_CARD_ICE_CORE_CLK]		= { 0x75058, 0x00000001, "GCC_UFS_CARD_ICE_CORE_CLK" },
	[GCC_UFS_CARD_PHY_AUX_CLK]		= { 0x7508c, 0x00000001, "GCC_UFS_CARD_PHY_AUX_CLK" },
	[GCC_UFS_CARD_RX_SYMBOL_0_CLK]		= { 0x75018, 0x00000001, "GCC_UFS_CARD_RX_SYMBOL_0_CLK" },
	[GCC_UFS_CARD_RX_SYMBOL_1_CLK]		= { 0x750a8, 0x00000001, "GCC_UFS_CARD_RX_SYMBOL_1_CLK" },
	[GCC_UFS_CARD_TX_SYMBOL_0_CLK]		= { 0x75014, 0x00000001, "GCC_UFS_CARD_TX_SYMBOL_0_CLK" },
	[GCC_UFS_CARD_UNIPRO_CORE_CLK]		= { 0x75054, 0x00000001, "GCC_UFS_CARD_UNIPRO_CORE_CLK" },
	[GCC_UFS_MEM_CLKREF_CLK]		= { 0x8c000, 0x00000001, "GCC_UFS_MEM_CLKREF_CLK" },
	[GCC_UFS_PHY_AHB_CLK]			= { 0x77010, 0x00000001, "GCC_UFS_PHY_AHB_CLK" },
	[GCC_UFS_PHY_AXI_CLK]			= { 0x7700c, 0x00000001, "GCC_UFS_PHY_AXI_CLK" },
	[GCC_UFS_PHY_ICE_CORE_CLK]		= { 0x77058, 0x00000001, "GCC_UFS_PHY_ICE_CORE_CLK" },
	[GCC_UFS_PHY_PHY_AUX_CLK]		= { 0x7708c, 0x00000001, "GCC_UFS_PHY_PHY_AUX_CLK" },
	[GCC_UFS_PHY_RX_SYMBOL_0_CLK]		= { 0x77018, 0x00000001, "GCC_UFS_PHY_RX_SYMBOL_0_CLK" },
	[GCC_UFS_PHY_RX_SYMBOL_1_CLK]		= { 0x770a8, 0x00000001, "GCC_UFS_PHY_RX_SYMBOL_1_CLK" },
	[GCC_UFS_PHY_TX_SYMBOL_0_CLK]		= { 0x77014, 0x00000001, "GCC_UFS_PHY_TX_SYMBOL_0_CLK" },
	[GCC_UFS_PHY_UNIPRO_CORE_CLK]		= { 0x77054, 0x00000001, "GCC_UFS_PHY_UNIPRO_CORE_CLK" },
	[GCC_USB30_PRIM_MASTER_CLK]		= { 0x0f00c, 0x00000001, "GCC_USB30_PRIM_MASTER_CLK" },
	[GCC_USB30_PRIM_MOCK_UTMI_CLK]		= { 0x0f014, 0x00000001, "GCC_USB30_PRIM_MOCK_UTMI_CLK" },
	[GCC_USB30_PRIM_SLEEP_CLK]		= { 0x0f010, 0x00000001, "GCC_USB30_PRIM_SLEEP_CLK" },
	[GCC_USB30_SEC_MASTER_CLK]		= { 0x1000c, 0x00000001, "GCC_USB30_SEC_MASTER_CLK" },
	[GCC_USB30_SEC_MOCK_UTMI_CLK]		= { 0x10014, 0x00000001, "GCC_USB30_SEC_MOCK_UTMI_CLK" },
	[GCC_USB30_SEC_SLEEP_CLK]		= { 0x10010, 0x00000001, "GCC_USB30_SEC_SLEEP_CLK" },
	[GCC_USB3_PRIM_CLKREF_CLK]		= { 0x8c008, 0x00000001, "GCC_USB3_PRIM_CLKREF_CLK" },
	[GCC_USB3_PRIM_PHY_AUX_CLK]		= { 0x0f04c, 0x00000001, "GCC_USB3_PRIM_PHY_AUX_CLK" },
	[GCC_USB3_PRIM_PHY_COM_AUX_CLK]		= { 0x0f050, 0x00000001, "GCC_USB3_PRIM_PHY_COM_AUX_CLK" },
	[GCC_USB3_PRIM_PHY_PIPE_CLK]		= { 0x0f054, 0x00000001, "GCC_USB3_PRIM_PHY_PIPE_CLK" },
	[GCC_USB3_SEC_CLKREF_CLK]		= { 0x8c028, 0x00000001, "GCC_USB3_SEC_CLKREF_CLK" },
	[GCC_USB3_SEC_PHY_AUX_CLK]		= { 0x1004c, 0x00000001, "GCC_USB3_SEC_PHY_AUX_CLK" },
	[GCC_USB3_SEC_PHY_PIPE_CLK]		= { 0x10054, 0x00000001, "GCC_USB3_SEC_PHY_PIPE_CLK" },
	[GCC_USB3_SEC_PHY_COM_AUX_CLK]		= { 0x10050, 0x00000001, "GCC_USB3_SEC_PHY_COM_AUX_CLK" },
	[GCC_USB_PHY_CFG_AHB2PHY_CLK]		= { 0x6a004, 0x00000001, "GCC_USB_PHY_CFG_AHB2PHY_CLK" },
	[GCC_VIDEO_AHB_CLK]			= { 0x0b004, 0x00000001, "GCC_VIDEO_AHB_CLK" },
	[GCC_VIDEO_AXI_CLK]			= { 0x0b01c, 0x00000001, "GCC_VIDEO_AXI_CLK" },
	[GCC_VIDEO_XO_CLK]			= { 0x0b028, 0x00000001, "GCC_VIDEO_XO_CLK" },
	[GCC_GPU_IREF_CLK]			= { 0x8c010, 0x00000001, "GCC_GPU_IREF_CLK" },
	[GCC_APC_VS_CLK]			= { 0x7a050, 0x00000001, "GCC_APC_VS_CLK" },
	[GCC_GPU_VS_CLK]			= { 0x7a04c, 0x00000001, "GCC_GPU_VS_CLK" },
	[GCC_MSS_VS_CLK]			= { 0x7a048, 0x00000001, "GCC_MSS_VS_CLK" },
	[GCC_VDDA_VS_CLK]			= { 0x7a00c, 0x00000001, "GCC_VDDA_VS_CLK" },
	[GCC_VDDCX_VS_CLK]			= { 0x7a004, 0x00000001, "GCC_VDDCX_VS_CLK" },
	[GCC_VDDMX_VS_CLK]			= { 0x7a008, 0x00000001, "GCC_VDDMX_VS_CLK" },
	[GCC_VS_CTRL_AHB_CLK]			= { 0x7a014, 0x00000001, "GCC_VS_CTRL_AHB_CLK" },
	[GCC_VS_CTRL_CLK]			= { 0x7a010, 0x00000001, "GCC_VS_CTRL_CLK" },
	[GCC_CPUSS_DVM_BUS_CLK]			= { 0x48190, 0x00000001, "GCC_CPUSS_DVM_BUS_CLK" },
};

int msm_enable(struct clk *clk)
{
	struct qcom_cc_priv *priv = dev_get_priv(clk->dev);
	debug("%s: clk %s\n", __func__, sdm845_clks[clk->id].name);

	switch (clk->id) {
	case GCC_USB30_SEC_MASTER_CLK:
		gdsc_enable(priv->base + USB30_SEC_GDSCR);
		clk_enable_simple(priv, GCC_USB3_SEC_PHY_AUX_CLK);

		clk_enable_simple(priv, GCC_USB3_SEC_CLKREF_CLK);
		clk_enable_simple(priv, GCC_USB3_SEC_PHY_COM_AUX_CLK);
		break;
	}

	clk_enable_simple(priv, clk->id);

	return 0;
}

static const struct qcom_reset_map sdm845_gcc_resets[] = {
	[GCC_MMSS_BCR] = { 0xb000, "GCC_MMSS_BCR" },
	[GCC_PCIE_0_BCR] = { 0x6b000, "GCC_PCIE_0_BCR" },
	[GCC_PCIE_1_BCR] = { 0x8d000, "GCC_PCIE_1_BCR" },
	[GCC_PCIE_PHY_BCR] = { 0x6f000, "GCC_PCIE_PHY_BCR" },
	[GCC_PDM_BCR] = { 0x33000, "GCC_PDM_BCR" },
	[GCC_PRNG_BCR] = { 0x34000, "GCC_PRNG_BCR" },
	[GCC_QUPV3_WRAPPER_0_BCR] = { 0x17000, "GCC_QUPV3_WRAPPER_0_BCR" },
	[GCC_QUPV3_WRAPPER_1_BCR] = { 0x18000, "GCC_QUPV3_WRAPPER_1_BCR" },
	[GCC_QUSB2PHY_PRIM_BCR] = { 0x12000, "GCC_QUSB2PHY_PRIM_BCR" },
	[GCC_QUSB2PHY_SEC_BCR] = { 0x12004, "GCC_QUSB2PHY_SEC_BCR" },
	[GCC_SDCC2_BCR] = { 0x14000, "GCC_SDCC2_BCR" },
	[GCC_SDCC4_BCR] = { 0x16000, "GCC_SDCC4_BCR" },
	[GCC_TSIF_BCR] = { 0x36000, "GCC_TSIF_BCR" },
	[GCC_UFS_CARD_BCR] = { 0x75000, "GCC_UFS_CARD_BCR" },
	[GCC_UFS_PHY_BCR] = { 0x77000, "GCC_UFS_PHY_BCR" },
	[GCC_USB30_PRIM_BCR] = { 0xf000, "GCC_USB30_PRIM_BCR" },
	[GCC_USB30_SEC_BCR] = { 0x10000, "GCC_USB30_SEC_BCR" },
	[GCC_USB3_PHY_PRIM_BCR] = { 0x50000, "GCC_USB3_PHY_PRIM_BCR" },
	[GCC_USB3PHY_PHY_PRIM_BCR] = { 0x50004, "GCC_USB3PHY_PHY_PRIM_BCR" },
	[GCC_USB3_DP_PHY_PRIM_BCR] = { 0x50008, "GCC_USB3_DP_PHY_PRIM_BCR" },
	[GCC_USB3_PHY_SEC_BCR] = { 0x5000c, "GCC_USB3_PHY_SEC_BCR" },
	[GCC_USB3PHY_PHY_SEC_BCR] = { 0x50010, "GCC_USB3PHY_PHY_SEC_BCR" },
	[GCC_USB3_DP_PHY_SEC_BCR] = { 0x50014, "GCC_USB3_DP_PHY_SEC_BCR" },
	[GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x6a000, "GCC_USB_PHY_CFG_AHB2PHY_BCR" },
	[GCC_PCIE_0_PHY_BCR] = { 0x6c01c, "GCC_PCIE_0_PHY_BCR" },
	[GCC_PCIE_1_PHY_BCR] = { 0x8e01c, "GCC_PCIE_1_PHY_BCR" },
};

static const struct qcom_cc_data qcs404_gcc_data = {
	.resets = sdm845_gcc_resets,
	.num_resets = ARRAY_SIZE(sdm845_gcc_resets),
	.clks = sdm845_clks,
	.num_clks = ARRAY_SIZE(sdm845_clks),
};


static const struct udevice_id gcc_sdm845_of_match[] = {
	{
		.compatible = "qcom,gcc-sdm845",
		.data = (ulong)&qcs404_gcc_data,
	},
	{ }
};

U_BOOT_DRIVER(gcc_sdm845) = {
	.name		= "gcc_sdm845",
	.id		= UCLASS_NOP,
	.of_match	= gcc_sdm845_of_match,
	.bind		= qcom_cc_bind,
	.flags		= DM_FLAG_PRE_RELOC,
};
