# 16-bit-Serial-in-Serial-out-FIFO-Shift-Register
This is a VLSI project which aims to design a 16 bit FIFO shift register that can perform both right and left shifting. Cadence tools and EDA Playground are used to simulate and optimize the design.
