<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>OSLSR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">OSLSR_EL1, OS Lock Status Register</h1><p>The OSLSR_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides the status of the OS Lock.</p>
      <h2>Configuration</h2><p>AArch64 System register OSLSR_EL1 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-dbgoslsr.html">DBGOSLSR[31:0]
            </a>.
          </p><h2>Attributes</h2>
            <p>OSLSR_EL1 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The OSLSR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="28"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#OSLM1_3">OSLM[1]</a></td><td class="lr" colspan="1"><a href="#nTT_2">nTT</a></td><td class="lr" colspan="1"><a href="#OSLK_1">OSLK</a></td><td class="lr" colspan="1"><a href="#OSLM0_0">OSLM[0]</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:4]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="OSLM1_3">OSLM[1], bit [3]
              </h4>
          
  <p>This field is bit[1] of OSLM[1:0].</p>
<p>OS lock model implemented. Identifies the form of OS save and restore mechanism implemented.</p>

          <table class="valuetable"><tr><th>OSLM</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>OS Lock not implemented.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>OS Lock implemented.</p>
</td></tr></table>
            
  <p>All other values are reserved. In an Armv8 implementation the value <span class="binarynumber">0b00</span> is not permitted.</p>
<p>The OSLM field is split as follows:</p>
<ul>
<li>OSLM[1] is OSLSR_EL1[3].
</li><li>OSLM[0] is OSLSR_EL1[0].
</li></ul>

          <h4 id="nTT_2">nTT, bit [2]
              </h4>
          
  <p>Not 32-bit access. This bit is always RAZ. It indicates that a 32-bit access is needed to write the key to the OS Lock Access Register.</p>

          
            
  

          <h4 id="OSLK_1">OSLK, bit [1]
              </h4>
          
  <p>OS Lock Status.</p>

          <table class="valuetable"><tr><th>OSLK</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>OS Lock unlocked.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>OS Lock locked.</p>
</td></tr></table>
            
  <p>The OS Lock is locked and unlocked by writing to the OS Lock Access Register.</p>

          <p>The following resets apply:</p><ul><li><p>On a Cold reset, this field resets to <span class="binarynumber">1</span>.
</p></li><li><p>On a Warm reset, the value of this field is unchanged.</p></li></ul><h4 id="OSLM0_0">OSLM[0], bit [0]
              </h4>
          
  <p>This field is bit[0] of OSLM[1:0].</p>
<p>See OSLM[1] for the field description.</p>

          
            
  

          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the OSLSR_EL1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, OSLSR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b000</td><td>0b0001</td><td>0b0001</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.OSLSR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.&lt;TDE,TDOSA&gt; != '00' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDOSA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return OSLSR_EL1;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDOSA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return OSLSR_EL1;
elsif PSTATE.EL == EL3 then
    return OSLSR_EL1;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
