From vireshk  Fri Jun 21 22:10:57 2024
Delivered-To: viresh.kumar@linaro.org
Received: from pop.gmail.com [74.125.130.108] 	by vireshk-i7 with POP3 (fetchmail-6.4.2) 	for <vireshk@localhost> (single-drop); Fri, 21 Jun 2024 22:10:57 +0530 (IST)
Received: by 2002:a05:7208:420b:b0:86:fb06:ab4c with SMTP id u11csp468469rbf;         Fri, 21 Jun 2024 09:39:49 -0700 (PDT)
X-Forwarded-Encrypted: i=2; AJvYcCV7nVjmD+jgr3YzSkOy9PO7p5lJI68beFvKn3yxWzk1zX9RDvhRhyD4kASyBPegUnZUuNvpJM7fb6z52xJhPkzTMP1Fa3U9xQ==
X-Google-Smtp-Source: AGHT+IGUR5GvHVCJ6rEczUHBdXaywCTKBLIuPqjSGkWgk3+MbZoFJNY2HxTQmMcVhhAPFHqKv5uf
X-Received: by 2002:a05:6808:2205:b0:3d2:4728:a05e with SMTP id 5614622812f47-3d51baf8e0dmr9122508b6e.44.1718987989225;         Fri, 21 Jun 2024 09:39:49 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1718987989; cv=none;         d=google.com; s=arc-20160816;         b=c2A95iXOiWYxTPMEEEnJ1+OpNEFjR30gM5x3SyH8wni0wKMqPtHYpGlz47UeWtGE4S          oeeA8SMnijbDjP7EO9OKEpzdnJxRC6Didk4ldx5e8+DAIi1wig3pWjJmdxZIjkWDpiyG          yv4LWwTSkL5IPQf82/Bb3+XyQeo5iAYkzPPZy2eRfpwqxi1zRugZkTzJoxpGH25NT08t          4BrljSlkpQWZVNxK759d3tnKh9wN1nQ9qdwYk0FW/FbUQ1SBLGaJBJfAaWH9P+lA2Eji          I/drHnntYijH5PWguWc07B3bF9GIx/5Gfc313XvoGDDpcviidPKo83lL7BuMWSCqSu9P          sD+w==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;         h=cc:to:in-reply-to:references:message-id:content-transfer-encoding          :mime-version:subject:date:from:dkim-signature;         bh=CdtJfuvLrKhatXcKZWW64Ah4iW+aNtZqKKEFcmNnBEA=;         fh=OQ0yLa2N5IRyEXlB/Qogleae9tQRMZrxxyoyAg1PFsg=;         b=Urlb55DGip2GWDatgW0wH/HhROXnwMNK+v1mQG4i/NbZzlNbEh5dWCbqO67Di7KmrL          xN9/G+INtKmprlCaQaBGdEEaSbcAULwuHsLWNMd6nh7ni/FV4qyThvB0ncca3PWQN4X4          cRNFmjh0CRndHj54ufOGvkgu4i0TBcwOA2fbt/zPlt6dCS+v1wTC5PUY3HEhQZf+rhVu          eIBjzHUlSz3L8iPZNpmTKH6MCumiANqUswjDH6VGhobusGhyp7DFxP5l64WXc8bBgH96          G2NYjO39VtGQCYzxbIMBj1kOOjTwCg7XsPNq0UzCcoqemmow6HUPNkVFQLh2xdVHCX8g          ZaDg==;         dara=google.com
ARC-Authentication-Results: i=1; mx.google.com;        dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=vBba+t2S;        spf=pass (google.com: domain of bb@ti.com designates 198.47.23.249 as permitted sender) smtp.mailfrom=bb@ti.com;        dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com
Return-Path: <bb@ti.com>
Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com. [198.47.23.249])         by mx.google.com with ESMTPS id 5614622812f47-3d5344d0960si734367b6e.66.2024.06.21.09.39.49         for <viresh.kumar@linaro.org>         (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128);         Fri, 21 Jun 2024 09:39:49 -0700 (PDT)
Received-SPF: pass (google.com: domain of bb@ti.com designates 198.47.23.249 as permitted sender) client-ip=198.47.23.249;
Authentication-Results: mx.google.com;        dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=vBba+t2S;        spf=pass (google.com: domain of bb@ti.com designates 198.47.23.249 as permitted sender) smtp.mailfrom=bb@ti.com;        dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com
Received: from fllv0034.itg.ti.com ([10.64.40.246]) 	by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 45LGdkGL051113; 	Fri, 21 Jun 2024 11:39:46 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; 	s=ti-com-17Q1; t=1718987986; 	bh=CdtJfuvLrKhatXcKZWW64Ah4iW+aNtZqKKEFcmNnBEA=; 	h=From:Date:Subject:References:In-Reply-To:To:CC; 	b=vBba+t2SE5HlJWPBqDRvfFF1kmGXdxdR/WXvW5q9uCMUerkyyCOs/e68HxIQ6Dh2y 	 va+Y0EIgtRrREXAxL4gCB5NUSJ4APg8nsqh70R5nMCukyZ96kILNsVcO0TaOHvH6r+ 	 ldRvDDvtgmwmjA7AhWemgA0ODv2ag4br4JJ31TwI=
Received: from DFLE115.ent.ti.com (dfle115.ent.ti.com [10.64.6.36]) 	by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 45LGdkil085569 	(version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); 	Fri, 21 Jun 2024 11:39:46 -0500
Received: from DFLE106.ent.ti.com (10.64.6.27) by DFLE115.ent.ti.com  (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2,  cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Fri, 21  Jun 2024 11:39:46 -0500
Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DFLE106.ent.ti.com  (10.64.6.27) with Microsoft SMTP Server (version=TLS1_2,  cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via  Frontend Transport; Fri, 21 Jun 2024 11:39:46 -0500
Received: from localhost (bb.dhcp.ti.com [128.247.81.12]) 	by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 45LGdkJV057980; 	Fri, 21 Jun 2024 11:39:46 -0500
From: Bryan Brattlof <bb@ti.com>
Date: Fri, 21 Jun 2024 11:39:38 -0500
Subject: [PATCH v3 2/5] cpufreq: ti: update OPP table for AM62Px SoCs
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-ID: <20240621-ti-opp-updates-v3-2-d857be6dac8b@ti.com>
References: <20240621-ti-opp-updates-v3-0-d857be6dac8b@ti.com>
In-Reply-To: <20240621-ti-opp-updates-v3-0-d857be6dac8b@ti.com>
To: "Rafael J. Wysocki" <rafael@kernel.org>,         Viresh Kumar 	<viresh.kumar@linaro.org>, Lee Jones <lee@kernel.org>,         Rob Herring 	<robh@kernel.org>,         Krzysztof Kozlowski <krzk+dt@kernel.org>,         Conor Dooley 	<conor+dt@kernel.org>, Nishanth Menon <nm@ti.com>,         Vignesh Raghavendra 	<vigneshr@ti.com>,         Tero Kristo <kristo@kernel.org>
CC: Vibhore Vardhan <vibhore@ti.com>, <linux-pm@vger.kernel.org>,         <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,         <linux-arm-kernel@lists.infradead.org>, Bryan Brattlof <bb@ti.com>,         Dhruva  Gole <d-gole@ti.com>
X-Mailer: b4 0.13.0
X-Developer-Signature: v=1; a=openpgp-sha256; l=2681; i=bb@ti.com;  h=from:subject:message-id; bh=OnjgNJDFxiPKZgZGyPgGQPGW1SV4Zx/0dKqTvtZJ1N0=;  b=owNCWmg5MUFZJlNZoUljNAAAaf////7ffrt3/n7+9tJvXzSOr9t39b5//cs3fL/7yfbZ/++wA  Rs2gxQAA0AyPUDQAAMgaAZABoABoAAGQDQ0B6gA2oNMQAGjQPU009EbTJqIAaaDQDQyZAaAAAxq  ZNND1AGgGTTQGQZDCG1D0IDQ0aBkMgaA0eoDQGgBgyg000aDEaADTJiaNA00MhoAA0wgGQDJhBo  AyAA0MTQAaBpo0GajRoyZMgAQJzh5Sv10QZIFFR1dBizrHgGlWSJ/JQGj0FiiZG1OC04yJAGFO5  4yg7PVk6cFz5DoGuqyi2ep/UtqoAhw/jpLtQWuDNVcsPHlzzGJYLKzD2QhAhSXem8b3qFyQloir  MFGBZAPeo8CZvshdRcwnPC/zt88nwCYA+rFCIEyjDRoPuDXEsJuyRrOM2JZc3rxpOKWGSlH0JaN  vwtTfUG0kCE2FwG9QmOLDh9UpJHx85Hu6S4ZOn4SAvCm8aIrmAqnxws+ncwD5ELNlgOyXLVRn8z  y5LDvkg2ZHAH/aPpgGOI9uP2Wsr0E7dvIFCtVYawi9dFf7JDQ0y5jzXOtRsPNctEFvLEU9puBK9  EWNAM/uSaFDMdoMJPoPoG0DTMNq+QRQ0cwLvp4abDBMnV6dKUyQx6v7sByGJhi9kqSQisJkICiw  IVIUZ/xdyRThQkKFJYzQA==
X-Developer-Key: i=bb@ti.com; a=openpgp;  fpr=D3D177E40A38DF4D1853FEEF41B90D5D71D56CE0
X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180
Status: RO
Content-Length: 2601
Lines: 80

More speed grades for the AM62Px SoC family have been defined which
unfortunately no longer align with the AM62x table. So create a new
table with these new speed grades defined for the AM62Px

Reviewed-by: Dhruva Gole <d-gole@ti.com>
Signed-off-by: Bryan Brattlof <bb@ti.com>
---
 drivers/cpufreq/ti-cpufreq.c | 35 ++++++++++++++++++++++++++++++++++-
 1 file changed, 34 insertions(+), 1 deletion(-)

diff --git a/drivers/cpufreq/ti-cpufreq.c b/drivers/cpufreq/ti-cpufreq.c
index 51cac31f776f5..49ee25cc4a105 100644
--- a/drivers/cpufreq/ti-cpufreq.c
+++ b/drivers/cpufreq/ti-cpufreq.c
@@ -69,6 +69,13 @@ enum {
 #define AM62A7_SUPPORT_R_MPU_OPP		BIT(1)
 #define AM62A7_SUPPORT_V_MPU_OPP		BIT(2)
 
+#define AM62P5_EFUSE_O_MPU_OPP			15
+#define AM62P5_EFUSE_S_MPU_OPP			19
+#define AM62P5_EFUSE_U_MPU_OPP			21
+
+#define AM62P5_SUPPORT_O_MPU_OPP		BIT(0)
+#define AM62P5_SUPPORT_U_MPU_OPP		BIT(2)
+
 #define VERSION_COUNT				2
 
 struct ti_cpufreq_data;
@@ -134,6 +141,23 @@ static unsigned long omap3_efuse_xlate(struct ti_cpufreq_data *opp_data,
 	return BIT(efuse);
 }
 
+static unsigned long am62p5_efuse_xlate(struct ti_cpufreq_data *opp_data,
+					unsigned long efuse)
+{
+	unsigned long calculated_efuse = AM62P5_SUPPORT_O_MPU_OPP;
+
+	switch (efuse) {
+	case AM62P5_EFUSE_U_MPU_OPP:
+	case AM62P5_EFUSE_S_MPU_OPP:
+		calculated_efuse |= AM62P5_SUPPORT_U_MPU_OPP;
+		fallthrough;
+	case AM62P5_EFUSE_O_MPU_OPP:
+		calculated_efuse |= AM62P5_SUPPORT_O_MPU_OPP;
+	}
+
+	return calculated_efuse;
+}
+
 static unsigned long am62a7_efuse_xlate(struct ti_cpufreq_data *opp_data,
 					unsigned long efuse)
 {
@@ -291,6 +315,15 @@ static struct ti_cpufreq_soc_data am62a7_soc_data = {
 	.multi_regulator = false,
 };
 
+static struct ti_cpufreq_soc_data am62p5_soc_data = {
+	.efuse_xlate = am62p5_efuse_xlate,
+	.efuse_offset = 0x0,
+	.efuse_mask = 0x07c0,
+	.efuse_shift = 0x6,
+	.rev_offset = 0x0014,
+	.multi_regulator = false,
+};
+
 /**
  * ti_cpufreq_get_efuse() - Parse and return efuse value present on SoC
  * @opp_data: pointer to ti_cpufreq_data context
@@ -395,7 +428,7 @@ static const struct of_device_id ti_cpufreq_of_match[] = {
 	{ .compatible = "ti,omap36xx", .data = &omap36xx_soc_data, },
 	{ .compatible = "ti,am625", .data = &am625_soc_data, },
 	{ .compatible = "ti,am62a7", .data = &am62a7_soc_data, },
-	{ .compatible = "ti,am62p5", .data = &am625_soc_data, },
+	{ .compatible = "ti,am62p5", .data = &am62p5_soc_data, },
 	/* legacy */
 	{ .compatible = "ti,omap3430", .data = &omap34xx_soc_data, },
 	{ .compatible = "ti,omap3630", .data = &omap36xx_soc_data, },

-- 
2.45.2

