#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Oct 11 12:40:28 2017
# Process ID: 14014
# Current directory: /media/ad/Area51/workspace/col215_prac_lab/lab8
# Command line: vivado
# Log file: /media/ad/Area51/workspace/col215_prac_lab/lab8/vivado.log
# Journal file: /media/ad/Area51/workspace/col215_prac_lab/lab8/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5876.715 ; gain = 69.293 ; free physical = 2911 ; free virtual = 13540
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:79]
ERROR: [VRFC 10-664] expression has 4 elements ; expected 2 [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:82]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab8_elevator_control in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 13:00:13 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source lab8_elevator_control.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-4707] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 13:00:27 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-4707] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top lift1_controller [current_fileset]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 13:03:55 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_elevator_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
ERROR: [VRFC 10-1412] syntax error near = [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:146]
ERROR: [VRFC 10-1471] type error near door_op ; current type state; expected type  void [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:146]
ERROR: [VRFC 10-1504] unit lift1_controller_arc ignored due to previous errors [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:133]
INFO: [VRFC 10-307] analyzing entity lift2_controller
ERROR: [VRFC 10-1504] unit lift2_controller ignored due to previous errors [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:169]
INFO: [VRFC 10-240] VHDL file /media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 13:16:40 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_elevator_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {1 0ns}
run 10 us
add_wave {{/lab8_elevator_control/l1_control/status}} 
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 13:20:29 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_elevator_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {1 0ns}
run 10 us
add_wave {{/lab8_elevator_control/l1_control/status}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 13:50:54 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_elevator_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/lab8_elevator_control/up_request} -radix hex {1111 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '1111': Object size 4 does not match size of given value 1111.
add_force {/lab8_elevator_control/up_request} -radix bin {1111 0ns}
run 10 us
add_force {/lab8_elevator_control/up_request} -radix hex {0000 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
add_force {/lab8_elevator_control/reset} -radix hex {1 0ns}
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
set_property top lift1_controller [current_fileset]
set_property source_mgmt_mode DisplayOnly [current_project]
set_property top request_handler [current_fileset]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
ERROR: [VRFC 10-718] formal port <clk> does not exist in entity <request_handler>.  Please compare the definition of block <request_handler> to its component declaration and its instantion to detect the mismatch. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab8_elevator_control in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
ERROR: [VRFC 10-718] formal port <clk> does not exist in entity <lift1_controller>.  Please compare the definition of block <lift1_controller> to its component declaration and its instantion to detect the mismatch. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:69]
ERROR: [VRFC 10-718] formal port <l1_request_status> does not exist in entity <lift1_controller>.  Please compare the definition of block <lift1_controller> to its component declaration and its instantion to detect the mismatch. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:78]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab8_elevator_control in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
ERROR: [VRFC 10-718] formal port <l1_request_status> does not exist in entity <lift1_controller>.  Please compare the definition of block <lift1_controller> to its component declaration and its instantion to detect the mismatch. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:78]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab8_elevator_control in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
ERROR: [VRFC 10-716] formal port request_status of mode out cannot be associated with actual port request_status of mode in [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:78]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab8_elevator_control in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
ERROR: [VRFC 10-718] formal port <request_status> does not exist in entity <lift2_controller>.  Please compare the definition of block <lift2_controller> to its component declaration and its instantion to detect the mismatch. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:93]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab8_elevator_control in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
ERROR: [VRFC 10-91] request_status is not declared [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:401]
ERROR: [VRFC 10-1504] unit lift2_controller ignored due to previous errors [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:390]
INFO: [VRFC 10-240] VHDL file /media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.enum_package
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 23:07:04 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 6004.504 ; gain = 0.000 ; free physical = 2148 ; free virtual = 12202
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_elevator_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 6004.504 ; gain = 0.000 ; free physical = 2141 ; free virtual = 12201
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {1 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.enum_package
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 23:09:03 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_elevator_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/lab8_elevator_control/reset} -radix hex {1 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.enum_package
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:05 . Memory (MB): peak = 224.844 ; gain = 0.000 ; free physical = 2132 ; free virtual = 12184
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 23:10:59 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6004.504 ; gain = 0.000 ; free physical = 2181 ; free virtual = 12233
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_elevator_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 6004.504 ; gain = 0.000 ; free physical = 2176 ; free virtual = 12233
add_force {/lab8_elevator_control/reset} -radix hex {1 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.enum_package
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 23:13:43 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_elevator_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/lab8_elevator_control/reset} -radix hex {1 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.enum_package
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 23:14:41 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_elevator_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/lab8_elevator_control/reset} -radix hex {1 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
run 10 us
add_wave {{/lab8_elevator_control/req_handle}} 
add_wave {{/lab8_elevator_control/req_handle}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.enum_package
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 23:20:16 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_elevator_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/lab8_elevator_control/up_request} -radix hex {1 0ns}
run 10 us
add_force {/lab8_elevator_control/up_request} -radix hex {0 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {1 0ns}
run 10 us
add_force {/lab8_elevator_control/up_request[0]} -radix hex {1 0ns}
run 10 us
add_force {/lab8_elevator_control/up_request[0]} -radix hex {0 0ns}
run 10 us
add_force {/lab8_elevator_control/down_request} -radix hex {0 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {1 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
run 10 us
add_force {/lab8_elevator_control/down_request[3]} -radix hex {1 0ns}
run 10 us
run 10 us
add_force {/lab8_elevator_control/down_request[3]} -radix hex {0 0ns}
run 10 us
add_force {/lab8_elevator_control/req_handle/l1_currentfloor} -radix bin {11 0ns}
run 10 us
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Wed Oct 11 23:28:55 2017] Launched synth_1...
Run output will be captured here: /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.runs/synth_1/runme.log
[Wed Oct 11 23:28:55 2017] Launched impl_2...
Run output will be captured here: /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.runs/impl_2/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Oct 11 23:34:17 2017] Launched synth_1...
Run output will be captured here: /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.enum_package
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 23:36:48 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_elevator_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
ERROR: [VRFC 10-1412] syntax error near if [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:207]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:208]
ERROR: [VRFC 10-1412] syntax error near if [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:211]
ERROR: [VRFC 10-1504] unit request_handler_arc ignored due to previous errors [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:137]
INFO: [VRFC 10-307] analyzing entity lift1_controller
ERROR: [VRFC 10-1504] unit lift1_controller ignored due to previous errors [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:289]
INFO: [VRFC 10-240] VHDL file /media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.enum_package
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 23:48:19 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_elevator_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/lab8_elevator_control/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 6048.105 ; gain = 0.000 ; free physical = 931 ; free virtual = 11609
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {1 0ns}
run 10 us
add_force {/lab8_elevator_control/reset} -radix hex {0 0ns}
force36
run 10 us
add_force {/lab8_elevator_control/down_request[0]} -radix hex {0 0ns}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab8_elevator_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
xvhdl -m64 --relax -prj lab8_elevator_control_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6d5b8dacf7fb42d9b4e998341f34289a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot lab8_elevator_control_behav xil_defaultlib.lab8_elevator_control -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] seven_segment_diplay remains a black-box since it has no binding entity [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator.vhd:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.enum_package
Compiling architecture request_handler_arc of entity xil_defaultlib.request_handler [request_handler_default]
Compiling architecture lift1_controller_arc of entity xil_defaultlib.lift1_controller [lift1_controller_default]
Compiling architecture lift2_controller_arc of entity xil_defaultlib.lift2_controller [lift2_controller_default]
Compiling architecture arc of entity xil_defaultlib.lab8_elevator_control
Built simulation snapshot lab8_elevator_control_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav/xsim.dir/lab8_elevator_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 23:53:01 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_elevator_control_behav -key {Behavioral:sim_1:Functional:lab8_elevator_control} -tclbatch {lab8_elevator_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab8_elevator_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_elevator_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/lab8_elevator_control/down_request[3]} -radix hex {0 0ns}
run 10 us
add_force {/lab8_elevator_control/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run all
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 6072.172 ; gain = 0.000 ; free physical = 144 ; free virtual = 11556
run 10 us
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6072.172 ; gain = 0.000 ; free physical = 149 ; free virtual = 11587
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:48 ; elapsed = 00:00:07 . Memory (MB): peak = 6072.172 ; gain = 0.000 ; free physical = 739 ; free virtual = 11292
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 02:50:01 2017...
