-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_kernel_max_pool is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    act_mem : IN STD_LOGIC_VECTOR (63 downto 0);
    in_base_addr : IN STD_LOGIC_VECTOR (31 downto 0);
    out_base_addr : IN STD_LOGIC_VECTOR (31 downto 0);
    nif : IN STD_LOGIC_VECTOR (31 downto 0);
    noy : IN STD_LOGIC_VECTOR (31 downto 0);
    nox : IN STD_LOGIC_VECTOR (31 downto 0);
    stride : IN STD_LOGIC_VECTOR (31 downto 0);
    pad : IN STD_LOGIC_VECTOR (31 downto 0);
    max_pool_en : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2957_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2957_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2957_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2957_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2957_p_ce : OUT STD_LOGIC );
end;


architecture behav of conv_kernel_max_pool is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal max_pool_en_read_read_fu_58_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln410_fu_142_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln410_reg_319 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul35_fu_148_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul35_reg_325 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mul_ln410_1_fu_158_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal mul_ln410_1_reg_331 : STD_LOGIC_VECTOR (95 downto 0);
    signal add26_fu_168_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add26_reg_336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add36_fu_174_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add36_reg_341 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln435_fu_179_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln435_reg_346 : STD_LOGIC_VECTOR (31 downto 0);
    signal brmerge_mid132_fu_195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_mid132_reg_351 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge46_mid144_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge46_mid144_reg_356 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge49_mid156_fu_251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge49_mid156_reg_361 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_366 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_start : STD_LOGIC;
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_done : STD_LOGIC;
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_idle : STD_LOGIC;
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_ready : STD_LOGIC;
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_grp_fu_371_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_grp_fu_371_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_grp_fu_371_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_grp_fu_371_p_ce : STD_LOGIC;
    signal grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln410_fu_134_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln410_1_fu_138_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln410_fu_142_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln410_fu_142_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln410_1_fu_158_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln410_1_fu_158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul25_fu_164_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp22_mid124_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp27_mid126_fu_189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_202_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_1_fu_217_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp125_fu_227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp22_2_mid148_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp27_2_mid150_fu_245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_fu_258_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_371_ce : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal mul_ln410_1_fu_158_p00 : STD_LOGIC_VECTOR (95 downto 0);
    signal mul_ln410_1_fu_158_p10 : STD_LOGIC_VECTOR (95 downto 0);
    signal mul_ln410_fu_142_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln410_fu_142_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component conv_kernel_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        noy : IN STD_LOGIC_VECTOR (31 downto 0);
        stride : IN STD_LOGIC_VECTOR (31 downto 0);
        pad : IN STD_LOGIC_VECTOR (31 downto 0);
        add26 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln410_1 : IN STD_LOGIC_VECTOR (95 downto 0);
        out_base_addr : IN STD_LOGIC_VECTOR (31 downto 0);
        act_mem : IN STD_LOGIC_VECTOR (63 downto 0);
        add36 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln410 : IN STD_LOGIC_VECTOR (63 downto 0);
        brmerge_mid132 : IN STD_LOGIC_VECTOR (0 downto 0);
        brmerge46_mid144 : IN STD_LOGIC_VECTOR (0 downto 0);
        brmerge49_mid156 : IN STD_LOGIC_VECTOR (0 downto 0);
        nox : IN STD_LOGIC_VECTOR (31 downto 0);
        icmp_ln422_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        mul35 : IN STD_LOGIC_VECTOR (31 downto 0);
        sub_ln435 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_371_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_371_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_371_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_371_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_371_p_ce : OUT STD_LOGIC );
    end component;


    component conv_kernel_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component conv_kernel_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_kernel_mul_32ns_64ns_96_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (95 downto 0) );
    end component;


    component conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112 : component conv_kernel_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_start,
        ap_done => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_done,
        ap_idle => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_idle,
        ap_ready => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_ready,
        m_axi_gmem0_AWVALID => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
        m_axi_gmem0_RID => m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM => m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP => m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID => m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => m_axi_gmem0_BRESP,
        m_axi_gmem0_BID => m_axi_gmem0_BID,
        m_axi_gmem0_BUSER => m_axi_gmem0_BUSER,
        noy => noy,
        stride => stride,
        pad => pad,
        add26 => add26_reg_336,
        mul_ln410_1 => mul_ln410_1_reg_331,
        out_base_addr => out_base_addr,
        act_mem => act_mem,
        add36 => add36_reg_341,
        mul_ln410 => mul_ln410_reg_319,
        brmerge_mid132 => brmerge_mid132_reg_351,
        brmerge46_mid144 => brmerge46_mid144_reg_356,
        brmerge49_mid156 => brmerge49_mid156_reg_361,
        nox => nox,
        icmp_ln422_1 => icmp_ln422_reg_366,
        mul35 => mul35_reg_325,
        sub_ln435 => sub_ln435_reg_346,
        grp_fu_371_p_din0 => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_grp_fu_371_p_din0,
        grp_fu_371_p_din1 => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_grp_fu_371_p_din1,
        grp_fu_371_p_opcode => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_grp_fu_371_p_opcode,
        grp_fu_371_p_dout0 => grp_fu_2957_p_dout0,
        grp_fu_371_p_ce => grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_grp_fu_371_p_ce);

    mul_32ns_32ns_64_1_1_U375 : component conv_kernel_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln410_fu_142_p0,
        din1 => mul_ln410_fu_142_p1,
        dout => mul_ln410_fu_142_p2);

    mul_32s_32s_32_1_1_U376 : component conv_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => stride,
        din1 => nox,
        dout => mul35_fu_148_p2);

    mul_32ns_64ns_96_1_1_U377 : component conv_kernel_mul_32ns_64ns_96_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 64,
        dout_WIDTH => 96)
    port map (
        din0 => mul_ln410_1_fu_158_p0,
        din1 => mul_ln410_1_fu_158_p1,
        dout => mul_ln410_1_fu_158_p2);

    mul_32s_32s_32_1_1_U378 : component conv_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => stride,
        din1 => noy,
        dout => mul25_fu_164_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_ready = ap_const_logic_1)) then 
                    grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add26_reg_336 <= add26_fu_168_p2;
                add36_reg_341 <= add36_fu_174_p2;
                brmerge46_mid144_reg_356 <= brmerge46_mid144_fu_233_p2;
                brmerge49_mid156_reg_361 <= brmerge49_mid156_fu_251_p2;
                brmerge_mid132_reg_351 <= brmerge_mid132_fu_195_p2;
                icmp_ln422_reg_366 <= icmp_ln422_fu_258_p2;
                sub_ln435_reg_346 <= sub_ln435_fu_179_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                mul35_reg_325 <= mul35_fu_148_p2;
                mul_ln410_1_reg_331 <= mul_ln410_1_fu_158_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((max_pool_en = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                mul_ln410_reg_319 <= mul_ln410_fu_142_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, max_pool_en, max_pool_en_read_read_fu_58_p2, ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (max_pool_en_read_read_fu_58_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((ap_start = ap_const_logic_1) and (max_pool_en = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add26_fu_168_p2 <= std_logic_vector(unsigned(mul25_fu_164_p2) + unsigned(pad));
    add36_fu_174_p2 <= std_logic_vector(unsigned(mul35_reg_325) + unsigned(pad));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(max_pool_en, grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((max_pool_en = ap_const_lv1_1) and (grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge46_mid144_fu_233_p2 <= (icmp_fu_211_p2 or icmp125_fu_227_p2);
    brmerge49_mid156_fu_251_p2 <= (cmp27_2_mid150_fu_245_p2 or cmp22_2_mid148_fu_240_p2);
    brmerge_mid132_fu_195_p2 <= (cmp27_mid126_fu_189_p2 or cmp22_mid124_fu_184_p2);
    cmp22_2_mid148_fu_240_p2 <= "1" when (unsigned(pad) > unsigned(ap_const_lv32_2)) else "0";
    cmp22_mid124_fu_184_p2 <= "0" when (pad = ap_const_lv32_0) else "1";
    cmp27_2_mid150_fu_245_p2 <= "1" when (unsigned(add26_fu_168_p2) < unsigned(ap_const_lv32_3)) else "0";
    cmp27_mid126_fu_189_p2 <= "1" when (add26_fu_168_p2 = ap_const_lv32_0) else "0";
    grp_fu_2957_p_ce <= grp_fu_371_ce;
    grp_fu_2957_p_din0 <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_grp_fu_371_p_din0;
    grp_fu_2957_p_din1 <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_grp_fu_371_p_din1;
    grp_fu_2957_p_opcode <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_grp_fu_371_p_opcode;

    grp_fu_371_ce_assign_proc : process(grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_grp_fu_371_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_371_ce <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_grp_fu_371_p_ce;
        else 
            grp_fu_371_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_start <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_ap_start_reg;
    icmp125_fu_227_p2 <= "1" when (tmp_1_fu_217_p4 = ap_const_lv31_0) else "0";
    icmp_fu_211_p2 <= "0" when (tmp_fu_202_p4 = ap_const_lv31_0) else "1";
    icmp_ln422_fu_258_p0 <= nox;
    icmp_ln422_fu_258_p2 <= "1" when (icmp_ln422_fu_258_p0 = ap_const_lv32_0) else "0";
    m_axi_gmem0_ARADDR <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARADDR;
    m_axi_gmem0_ARBURST <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARBURST;
    m_axi_gmem0_ARCACHE <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARCACHE;
    m_axi_gmem0_ARID <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARID;
    m_axi_gmem0_ARLEN <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARLEN;
    m_axi_gmem0_ARLOCK <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARLOCK;
    m_axi_gmem0_ARPROT <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARPROT;
    m_axi_gmem0_ARQOS <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARQOS;
    m_axi_gmem0_ARREGION <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARREGION;
    m_axi_gmem0_ARSIZE <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARSIZE;
    m_axi_gmem0_ARUSER <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARUSER;

    m_axi_gmem0_ARVALID_assign_proc : process(max_pool_en, ap_CS_fsm_state3, grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARVALID, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((max_pool_en = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            m_axi_gmem0_ARVALID <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_ARVALID;
        else 
            m_axi_gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_AWADDR <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWADDR;
    m_axi_gmem0_AWBURST <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWBURST;
    m_axi_gmem0_AWCACHE <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWCACHE;
    m_axi_gmem0_AWID <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWID;
    m_axi_gmem0_AWLEN <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWLEN;
    m_axi_gmem0_AWLOCK <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWLOCK;
    m_axi_gmem0_AWPROT <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWPROT;
    m_axi_gmem0_AWQOS <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWQOS;
    m_axi_gmem0_AWREGION <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWREGION;
    m_axi_gmem0_AWSIZE <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWSIZE;
    m_axi_gmem0_AWUSER <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWUSER;

    m_axi_gmem0_AWVALID_assign_proc : process(max_pool_en, ap_CS_fsm_state3, grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWVALID, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((max_pool_en = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            m_axi_gmem0_AWVALID <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_AWVALID;
        else 
            m_axi_gmem0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem0_BREADY_assign_proc : process(max_pool_en, ap_CS_fsm_state3, grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_BREADY, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((max_pool_en = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            m_axi_gmem0_BREADY <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_BREADY;
        else 
            m_axi_gmem0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem0_RREADY_assign_proc : process(max_pool_en, ap_CS_fsm_state3, grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_RREADY, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((max_pool_en = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            m_axi_gmem0_RREADY <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_RREADY;
        else 
            m_axi_gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_WDATA <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WDATA;
    m_axi_gmem0_WID <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WID;
    m_axi_gmem0_WLAST <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WLAST;
    m_axi_gmem0_WSTRB <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WSTRB;
    m_axi_gmem0_WUSER <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WUSER;

    m_axi_gmem0_WVALID_assign_proc : process(max_pool_en, ap_CS_fsm_state3, grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WVALID, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((max_pool_en = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            m_axi_gmem0_WVALID <= grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112_m_axi_gmem0_WVALID;
        else 
            m_axi_gmem0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_en_read_read_fu_58_p2 <= max_pool_en;
    mul_ln410_1_fu_158_p0 <= mul_ln410_1_fu_158_p00(32 - 1 downto 0);
    mul_ln410_1_fu_158_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(nif),96));
    mul_ln410_1_fu_158_p1 <= mul_ln410_1_fu_158_p10(64 - 1 downto 0);
    mul_ln410_1_fu_158_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln410_reg_319),96));
    mul_ln410_fu_142_p0 <= mul_ln410_fu_142_p00(32 - 1 downto 0);
    mul_ln410_fu_142_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln410_fu_134_p0),64));
    mul_ln410_fu_142_p1 <= mul_ln410_fu_142_p10(32 - 1 downto 0);
    mul_ln410_fu_142_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln410_1_fu_138_p0),64));
    sub_ln435_fu_179_p2 <= std_logic_vector(unsigned(in_base_addr) - unsigned(pad));
    tmp_1_fu_217_p4 <= add26_fu_168_p2(31 downto 1);
    tmp_fu_202_p4 <= pad(31 downto 1);
    zext_ln410_1_fu_138_p0 <= nox;
    zext_ln410_fu_134_p0 <= noy;
end behav;
