always @(posedge areset or posedge clk) begin
    if (areset) begin
        q <= 4'b0;
    end else if (load) begin
        q <= data;
    end else if (ena) begin
        q <= {1'b0, q[3:1]};
    end else begin
        q <= q;
    end
end
endmodule