// Seed: 1126556528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  output wire id_30;
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout tri0 id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = -1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input supply1 id_2,
    input wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    output uwire id_6,
    output supply0 id_7,
    input tri id_8,
    input supply0 id_9,
    output uwire id_10,
    input supply0 id_11
    , id_16,
    output wor id_12,
    input wand id_13,
    input supply1 id_14
);
  assign id_1 = ~id_11;
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_16,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_16,
      id_16,
      id_17,
      id_17,
      id_16,
      id_16,
      id_18,
      id_16,
      id_18,
      id_18,
      id_16,
      id_17,
      id_16,
      id_17,
      id_18,
      id_16,
      id_17,
      id_16,
      id_18,
      id_17,
      id_17,
      id_16
  );
  wire id_19;
endmodule
