# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lhnRISC621_v_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2 {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:22 on Sep 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v 
# -- Compiling module lhnRISC621_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	lhnRISC621_v
# End time: 09:46:22 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2 {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_ir2assembly_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:22 on Sep 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_ir2assembly_v.v 
# -- Compiling module lhn_ir2assembly_v
# 
# Top level modules:
# 	lhn_ir2assembly_v
# End time: 09:46:22 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2 {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_mm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:22 on Sep 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_mm.v 
# -- Compiling module lhn_mm
# 
# Top level modules:
# 	lhn_mm
# End time: 09:46:22 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2 {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:22 on Sep 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v_tb.v 
# -- Compiling module lhnRISC621_v_tb
# 
# Top level modules:
# 	lhnRISC621_v_tb
# End time: 09:46:22 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  lhnRISC621_v_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" lhnRISC621_v_tb 
# Start time: 09:46:22 on Sep 19,2022
# Loading work.lhnRISC621_v_tb
# Loading work.lhnRISC621_v
# Loading work.lhn_mm
# Loading altera_mf_ver.altsyncram
# Loading work.lhn_ir2assembly_v
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v(88): [PCDPC] - Port size (16) does not match connection size (14) for port 'IR'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_ir2assembly_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/IWdecode File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_ir2assembly_v.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do reload.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:06 on Sep 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Long Nguyen/Documents/RIT/RIT_Fall_22/DCS/Lab_2" C:/Users/Long Nguyen/Documents/RIT/RIT_Fall_22/DCS/Lab_2/lhnRISC621_v.v 
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/Long Nguyen/Documents/RIT/RIT_Fall_22/DCS/Lab_2/lhnRISC621_v.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:47:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./reload.do line 1
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Long\ Nguyen/Documents/RIT/RIT_Fall_22/DCS/Lab_2 {C:/Users/Long Nguyen/Documents/RIT/RIT_Fall_22/DCS/La..."
do reload.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:40 on Sep 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v 
# -- Compiling module lhnRISC621_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	lhnRISC621_v
# End time: 09:51:40 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:40 on Sep 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_ir2assembly_v.v 
# -- Compiling module lhn_ir2assembly_v
# 
# Top level modules:
# 	lhn_ir2assembly_v
# End time: 09:51:40 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:40 on Sep 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_mm.v 
# -- Compiling module lhn_mm
# 
# Top level modules:
# 	lhn_mm
# End time: 09:51:41 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:41 on Sep 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v_tb.v 
# -- Compiling module lhnRISC621_v_tb
# 
# Top level modules:
# 	lhnRISC621_v_tb
# End time: 09:51:41 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.lhnRISC621_v_tb
# Loading work.lhnRISC621_v
# Loading work.lhn_mm
# Loading work.lhn_ir2assembly_v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhnRISC621_v.v(88): [PCDPC] - Port size (16) does not match connection size (14) for port 'IR'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_ir2assembly_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhnRISC621_v_tb/dut/IWdecode File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_2/lhn_ir2assembly_v.v
# End time: 11:41:26 on Sep 19,2022, Elapsed time: 1:55:04
# Errors: 4, Warnings: 3
