Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sun Nov 23 23:06:52 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/FIR_Cascade_v2_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[20]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.819ns (11.666%)  route 6.201ns (88.334%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.421     7.097    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/A[20]
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/CLK
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X0Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[20])
                                                     -0.515     9.505    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 0.819ns (11.661%)  route 6.204ns (88.339%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.424     7.100    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/A[21]
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/CLK
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X0Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[21])
                                                     -0.508     9.512    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.819ns (11.698%)  route 6.182ns (88.302%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.402     7.078    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/A[29]
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/CLK
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X0Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.522     9.498    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.498    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 0.819ns (11.753%)  route 6.150ns (88.247%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.369     7.046    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/A[23]
    DSP48E2_X1Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/CLK
    DSP48E2_X1Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X1Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[23])
                                                     -0.541     9.479    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.479    
                         arrival time                          -7.046    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 0.819ns (11.755%)  route 6.148ns (88.245%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.368     7.044    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/A[25]
    DSP48E2_X1Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/CLK
    DSP48E2_X1Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X1Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[25])
                                                     -0.540     9.480    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[22]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 0.819ns (11.689%)  route 6.187ns (88.311%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.407     7.083    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/A[22]
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/CLK
    DSP48E2_X0Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X0Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[22])
                                                     -0.486     9.534    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.534    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_68_reg/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 0.819ns (11.767%)  route 6.141ns (88.233%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.361     7.037    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_68_reg/A[15]
    DSP48E2_X1Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_68_reg/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_68_reg/CLK
    DSP48E2_X1Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_68_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X1Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.526     9.494    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_68_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.494    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST/A[20]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 0.819ns (11.757%)  route 6.147ns (88.243%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.367     7.043    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/A[20]
    DSP48E2_X0Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/CLK
    DSP48E2_X0Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X0Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[20])
                                                     -0.515     9.505    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST/A[21]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 0.819ns (11.747%)  route 6.153ns (88.253%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.373     7.049    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/A[21]
    DSP48E2_X0Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/CLK
    DSP48E2_X0Y33        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X0Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[21])
                                                     -0.508     9.512    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_42_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[24]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 0.819ns (11.786%)  route 6.130ns (88.214%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y79        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.276     0.353 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=4, routed)           0.730     1.083    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/D[7]
    SLICE_X4Y182         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     1.272 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11/O
                         net (fo=1, routed)           0.021     1.293    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11_n_0
    SLICE_X4Y182         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.468 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.498    bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2_n_0
    SLICE_X4Y183         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.179     1.677 r  bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1/O[7]
                         net (fo=1486, routed)        5.349     7.026    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/A[24]
    DSP48E2_X1Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.055    10.055    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/CLK
    DSP48E2_X1Y32        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X1Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[24])
                                                     -0.531     9.489    bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  2.463    




