#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb875407a50 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0x7fb87541b950_0 .net "Q", 7 0, L_0x7fb87541bb80;  1 drivers
v0x7fb87541ba00_0 .var "ck", 0 0;
v0x7fb87541bab0_0 .var "in", 7 0;
S_0x7fb875406770 .scope module, "inst0" "PipelineRegister" 2 22, 3 1 0, S_0x7fb875407a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /OUTPUT 8 "Q";
L_0x7fb87541bb80 .functor BUFZ 8, v0x7fb87541b850_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb875407bc0_0 .net "CK", 0 0, v0x7fb87541ba00_0;  1 drivers
v0x7fb87541b6e0_0 .net "D", 7 0, v0x7fb87541bab0_0;  1 drivers
v0x7fb87541b790_0 .net "Q", 7 0, L_0x7fb87541bb80;  alias, 1 drivers
v0x7fb87541b850_0 .var "q", 7 0;
E_0x7fb87540b360 .event posedge, v0x7fb875407bc0_0;
    .scope S_0x7fb875406770;
T_0 ;
    %wait E_0x7fb87540b360;
    %load/vec4 v0x7fb87541b6e0_0;
    %assign/vec4 v0x7fb87541b850_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb875407a50;
T_1 ;
    %vpi_call 2 8 "$dumpfile", "PipelineRegister.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb875407a50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb87541ba00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb87541bab0_0, 0;
    %delay 10, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fb875407a50;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x7fb87541ba00_0;
    %inv;
    %assign/vec4 v0x7fb87541ba00_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb875407a50;
T_3 ;
    %wait E_0x7fb87540b360;
    %load/vec4 v0x7fb87541bab0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fb87541bab0_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_pr.v";
    "./PipelineRegister.v";
