Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "E:/SEM2/SSC/project-repo/uni-digital-oscilloscope/oscTopTest_isim_beh.exe" -prj "E:/SEM2/SSC/project-repo/uni-digital-oscilloscope/oscTopTest_beh.prj" "work.oscTopTest" 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/SEM2/SSC/project-repo/uni-digital-oscilloscope/vga_ctrl.vhd" into library work
Parsing VHDL file "E:/SEM2/SSC/project-repo/uni-digital-oscilloscope/sampler.vhd" into library work
Parsing VHDL file "E:/SEM2/SSC/project-repo/uni-digital-oscilloscope/randgen.vhd" into library work
Parsing VHDL file "E:/SEM2/SSC/project-repo/uni-digital-oscilloscope/mux2to1.vhd" into library work
Parsing VHDL file "E:/SEM2/SSC/project-repo/uni-digital-oscilloscope/d_latch.vhd" into library work
Parsing VHDL file "E:/SEM2/SSC/project-repo/uni-digital-oscilloscope/comm.vhd" into library work
Parsing VHDL file "E:/SEM2/SSC/project-repo/uni-digital-oscilloscope/cmp.vhd" into library work
Parsing VHDL file "E:/SEM2/SSC/project-repo/uni-digital-oscilloscope/oscTop.vhd" into library work
Parsing VHDL file "E:/SEM2/SSC/project-repo/uni-digital-oscilloscope/oscTopTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 119848 KB
Fuse CPU Usage: 264 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity comm [comm_default]
Compiling architecture behavioral of entity sampler [sampler_default]
Compiling architecture behavioral of entity randgen [randgen_default]
Compiling architecture behavioral of entity vga_ctrl [vga_ctrl_default]
Compiling architecture behavioral of entity cmp [cmp_default]
Compiling architecture behavioral of entity mux2to1 [\mux2to1(8)\]
Compiling architecture behavioral of entity d_latch [d_latch_default]
Compiling architecture behavioral of entity oscTop [osctop_default]
Compiling architecture behavior of entity osctoptest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable E:/SEM2/SSC/project-repo/uni-digital-oscilloscope/oscTopTest_isim_beh.exe
Fuse Memory Usage: 137640 KB
Fuse CPU Usage: 468 ms
