Synthesizing design: scheduling_logic.sv

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

            Version G-2012.06 for RHEL64 -- May 30, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
dc_shell> dc_shell> Running PRESTO HDLC
Searching for ./scheduling_logic.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/scheduling_logic.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/scheduling_logic.sv
Searching for ./source/scheduling_logic.sv
Compiling source file ./source/scheduling_logic.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/dw_foundation.sldb'
1
dc_shell> Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| scheduling_logic/141 |   16   |    1    |      4       | N  |
| scheduling_logic/194 |   16   |    1    |      4       | N  |
| scheduling_logic/194 |   16   |    1    |      4       | N  |
===============================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'scheduling_logic'.
1
dc_shell> dc_shell> 1
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.0 |     *     |
| Licensed DW Building Blocks        | G-2012.06-DWBB_201206.0 |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'scheduling_logic'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'scheduling_logic' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'scheduling_logic'
  Mapping 'scheduling_logic'

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
    0:00:01   55197.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'

  Optimization Complete
  ---------------------
1
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> Writing verilog file '/home/ecegrid/a/mg76/ece337/ProjectScheduler/mapped/scheduling_logic.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
dc_shell> 
Script Done

dc_shell> 
Checking Design

dc_shell> 1
dc_shell> 
Thank you...
Done


