git clone --depth 1 --no-tags https://github.com/codevenktures/myCPU.git f:/verilog_sva_gh_scraper/data/full_repos/727578706
git clone --depth 1 --no-tags https://github.com/EthChil/SV_AOC_23.git f:/verilog_sva_gh_scraper/data/full_repos/725902633
git clone --depth 1 --no-tags https://github.com/June611/Systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/720417519
git clone --depth 1 --no-tags https://github.com/KaiRoy/ece571-riscv-sv-conversion.git f:/verilog_sva_gh_scraper/data/full_repos/719843198
git clone --depth 1 --no-tags https://github.com/ani171/Adder_layered_tb.git f:/verilog_sva_gh_scraper/data/full_repos/729511942
git clone --depth 1 --no-tags https://github.com/SirSdyro/ProjetoFinal-LCL.git f:/verilog_sva_gh_scraper/data/full_repos/726553653
git clone --depth 1 --no-tags https://github.com/varunghat/atmt-assignment-5.git f:/verilog_sva_gh_scraper/data/full_repos/730348362
git clone --depth 1 --no-tags https://github.com/dachariy/Vend2.git f:/verilog_sva_gh_scraper/data/full_repos/730865236
git clone --depth 1 --no-tags https://github.com/yassinelkashef/Systolic-Matrix-Multiplier-3x3.git f:/verilog_sva_gh_scraper/data/full_repos/719714154
git clone --depth 1 --no-tags https://github.com/Samcooper01/551PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/728282695
git clone --depth 1 --no-tags https://github.com/AnuragMalwee/spmm_gh.git f:/verilog_sva_gh_scraper/data/full_repos/725793335
git clone --depth 1 --no-tags https://github.com/rgantonio/snitch_cluster_rebase.git f:/verilog_sva_gh_scraper/data/full_repos/731057128
git clone --depth 1 --no-tags https://github.com/shrutigarg914/SIFTPGA.git f:/verilog_sva_gh_scraper/data/full_repos/716341727
git clone --depth 1 --no-tags https://github.com/dubeyvin12070089/tutorial_git_github.git f:/verilog_sva_gh_scraper/data/full_repos/730824908
git clone --depth 1 --no-tags https://github.com/AyanaAlemayehu/FPGA-QRCode-Reader.git f:/verilog_sva_gh_scraper/data/full_repos/718888265
git clone --depth 1 --no-tags https://github.com/jgr1024/240D_softmax.git f:/verilog_sva_gh_scraper/data/full_repos/732239984
git clone --depth 1 --no-tags https://github.com/ChungKee/Ayschronous_FIFO_Assertion_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/727547486
git clone --depth 1 --no-tags https://github.com/YKengo1224/rab4-submit.git f:/verilog_sva_gh_scraper/data/full_repos/722870348
git clone --depth 1 --no-tags https://github.com/AnastasiaKurakina/laboratory-works-computer-aided-design-systems.git f:/verilog_sva_gh_scraper/data/full_repos/717109289
git clone --depth 1 --no-tags https://github.com/TheGreatGitsby/rtl_blocks.git f:/verilog_sva_gh_scraper/data/full_repos/732416264
git clone --depth 1 --no-tags https://github.com/AtharvaPan265/DSD_LAB4.git f:/verilog_sva_gh_scraper/data/full_repos/718955711
git clone --depth 1 --no-tags https://github.com/basilm4r0/haraka-s-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/731665087
git clone --depth 1 --no-tags https://github.com/Juan-Gg/cva6_labs_1.git f:/verilog_sva_gh_scraper/data/full_repos/727699498
git clone --depth 1 --no-tags https://github.com/AzazHassankhan/VerilogUtilitySuite.git f:/verilog_sva_gh_scraper/data/full_repos/731753144
git clone --depth 1 --no-tags https://github.com/astrakhov-design/FRRD.git f:/verilog_sva_gh_scraper/data/full_repos/726586763
git clone --depth 1 --no-tags https://github.com/cristiancristea00/fv-project.git f:/verilog_sva_gh_scraper/data/full_repos/719732772
git clone --depth 1 --no-tags https://github.com/Katanehh/ece385.git f:/verilog_sva_gh_scraper/data/full_repos/717709436
git clone --depth 1 --no-tags https://github.com/Konf/audio_synth_practice.git f:/verilog_sva_gh_scraper/data/full_repos/716055448
git clone --depth 1 --no-tags https://github.com/Ali-Mokhtar02/Parameterized-UART-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/717747577
git clone --depth 1 --no-tags https://github.com/Ankit7595/APB-Memory-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/718161872
git clone --depth 1 --no-tags https://github.com/PrabhatChowdhary/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/718514170
git clone --depth 1 --no-tags https://github.com/C1ndyJS/ArqCompu_IS614_UTP.git f:/verilog_sva_gh_scraper/data/full_repos/720619501
git clone --depth 1 --no-tags https://github.com/CalgaryISH/DAC_2024.git f:/verilog_sva_gh_scraper/data/full_repos/719383322
git clone --depth 1 --no-tags https://github.com/PrabhatChowdhary/SystemVerilog-verification.git f:/verilog_sva_gh_scraper/data/full_repos/720480978
git clone --depth 1 --no-tags https://github.com/sid-anand98/Verification-of-UART-in-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/722319085
git clone --depth 1 --no-tags https://github.com/Taranehhhhhhhh/Lab-6-.git f:/verilog_sva_gh_scraper/data/full_repos/720548455
git clone --depth 1 --no-tags https://github.com/verificationcodewithpriya/UVM-TB-for-DUAL-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/724156523
git clone --depth 1 --no-tags https://github.com/01sharanshetty/FIFO_UVM_FINAL_WITH_SUBSCRIBER_EDA-QUESTA.git f:/verilog_sva_gh_scraper/data/full_repos/726469634
git clone --depth 1 --no-tags https://github.com/SinsIsHere/gcm.git f:/verilog_sva_gh_scraper/data/full_repos/721701513
git clone --depth 1 --no-tags https://github.com/AfifSiddiqi/RV32I-Pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/727364095
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/Systolic-Array.git f:/verilog_sva_gh_scraper/data/full_repos/729347350
git clone --depth 1 --no-tags https://github.com/alokvishwa10/Design-and-Verification-of-SPI-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/727988719
git clone --depth 1 --no-tags https://github.com/AnastasiaKurakina/LR2_SAPR.git f:/verilog_sva_gh_scraper/data/full_repos/729807686
git clone --depth 1 --no-tags https://github.com/yiniwa/atmt_2023_assignment5.git f:/verilog_sva_gh_scraper/data/full_repos/730680290
git clone --depth 1 --no-tags https://github.com/ibrahim11235/UVM-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/730950808
git clone --depth 1 --no-tags https://github.com/3bdumhrous/ITI-Graduation-Project.git f:/verilog_sva_gh_scraper/data/full_repos/731133028
git clone --depth 1 --no-tags https://github.com/SV-UVM-Enthusiast/UVM_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/719057895
git clone --depth 1 --no-tags https://github.com/I-am-MIN/verilog-2023.git f:/verilog_sva_gh_scraper/data/full_repos/717761201
git clone --depth 1 --no-tags https://github.com/MicRaj/DSDCoursework.git f:/verilog_sva_gh_scraper/data/full_repos/724187966
git clone --depth 1 --no-tags https://github.com/RaviduHM99/RoXXon-MVM.git f:/verilog_sva_gh_scraper/data/full_repos/730736022
git clone --depth 1 --no-tags https://github.com/flowlikee/smallcode.git f:/verilog_sva_gh_scraper/data/full_repos/724951051
git clone --depth 1 --no-tags https://github.com/HanaYuki399/Bf_16_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/728182932
git clone --depth 1 --no-tags https://github.com/MobinaMhr/Computer-Aided-Design-F2024.git f:/verilog_sva_gh_scraper/data/full_repos/725185643
git clone --depth 1 --no-tags https://github.com/The-Chairman/MESTPro.git f:/verilog_sva_gh_scraper/data/full_repos/718665043
git clone --depth 1 --no-tags https://github.com/Shuregg/spi-master-example.git f:/verilog_sva_gh_scraper/data/full_repos/726382394
git clone --depth 1 --no-tags https://github.com/HipEx15/Verilog_FIFO_LIFO.git f:/verilog_sva_gh_scraper/data/full_repos/718090010
git clone --depth 1 --no-tags https://github.com/rodrigo-breia-lopes/rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/719317626
git clone --depth 1 --no-tags https://github.com/tiziberto/proyectoarqui.git f:/verilog_sva_gh_scraper/data/full_repos/719782005
git clone --depth 1 --no-tags https://github.com/verificationcodewithpriya/SYNCHRONOUS-FIFO-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/721268120
git clone --depth 1 --no-tags https://github.com/PurvinTalati/RP2040-Verilog-Design.git f:/verilog_sva_gh_scraper/data/full_repos/719849663
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/ex5-Lab2-Intro-to-Computing.git f:/verilog_sva_gh_scraper/data/full_repos/723268368
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/ex4-Lab2-Intro-to-Computing.git f:/verilog_sva_gh_scraper/data/full_repos/723267742
git clone --depth 1 --no-tags https://github.com/aravChamp/bkupNachi2.git f:/verilog_sva_gh_scraper/data/full_repos/724693604
git clone --depth 1 --no-tags https://github.com/shoaibahmed1085/CRCU.git f:/verilog_sva_gh_scraper/data/full_repos/724946985
git clone --depth 1 --no-tags https://github.com/alokvishwa10/Design-and-Verification-of-UART-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/727990583
git clone --depth 1 --no-tags https://github.com/peacewang017/RISC-V_CPU-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/716618114
git clone --depth 1 --no-tags https://github.com/mansithakare123/GaussianSampler.git f:/verilog_sva_gh_scraper/data/full_repos/724826468
git clone --depth 1 --no-tags https://github.com/KING-VA/Bringup-EE194.git f:/verilog_sva_gh_scraper/data/full_repos/729992841
git clone --depth 1 --no-tags https://github.com/TipsterTrickster/ECE275PongProject.git f:/verilog_sva_gh_scraper/data/full_repos/721313988
git clone --depth 1 --no-tags https://github.com/lightcharm/SPI_master.git f:/verilog_sva_gh_scraper/data/full_repos/729610594
git clone --depth 1 --no-tags https://github.com/nic-day/Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/719294132
git clone --depth 1 --no-tags https://github.com/ayesha-akhter/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/730334043
git clone --depth 1 --no-tags https://github.com/jayanta1996/axis_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/726191279
git clone --depth 1 --no-tags https://github.com/vishalvp123/Interview-Question-on-duty-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/727559059
git clone --depth 1 --no-tags https://github.com/Kevin-Caldwell/SimpleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/718860543
git clone --depth 1 --no-tags https://github.com/sjb565/Fpgesture-controlled-video-enhancement.git f:/verilog_sva_gh_scraper/data/full_repos/731832867
git clone --depth 1 --no-tags https://github.com/WittenYeh/RUC-Core.git f:/verilog_sva_gh_scraper/data/full_repos/726793019
git clone --depth 1 --no-tags https://github.com/flipnoteman/6502_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/727452369
git clone --depth 1 --no-tags https://github.com/OYounis/RiVET.git f:/verilog_sva_gh_scraper/data/full_repos/717552495
git clone --depth 1 --no-tags https://github.com/jesseVernallis/simplified_sha256.git f:/verilog_sva_gh_scraper/data/full_repos/722314760
git clone --depth 1 --no-tags https://github.com/mladenilic23/FV.git f:/verilog_sva_gh_scraper/data/full_repos/722563032
git clone --depth 1 --no-tags https://github.com/ncppd/snitch-u280.git f:/verilog_sva_gh_scraper/data/full_repos/724168955
git clone --depth 1 --no-tags https://github.com/mingo99/CU33.git f:/verilog_sva_gh_scraper/data/full_repos/719459412
git clone --depth 1 --no-tags https://github.com/MahdiNoori2003/Computer-Aided-Design-Course.git f:/verilog_sva_gh_scraper/data/full_repos/731506683
git clone --depth 1 --no-tags https://github.com/guanning03/ComputerOrganizationLab.git f:/verilog_sva_gh_scraper/data/full_repos/718421976
git clone --depth 1 --no-tags https://github.com/JulietaStorino/Computer-Architecture-FaMAF.git f:/verilog_sva_gh_scraper/data/full_repos/727374577
git clone --depth 1 --no-tags https://github.com/blavin3/verilator-testing.git f:/verilog_sva_gh_scraper/data/full_repos/729504993
git clone --depth 1 --no-tags https://github.com/victoriousll/APB.git f:/verilog_sva_gh_scraper/data/full_repos/719042400
git clone --depth 1 --no-tags https://github.com/SanjaySivalingam/Matrix-Multiplication-with-a-Systolic-Array-Design.git f:/verilog_sva_gh_scraper/data/full_repos/731359893
git clone --depth 1 --no-tags https://github.com/AustinY2430/FPGA-Based-TPU.git f:/verilog_sva_gh_scraper/data/full_repos/721352084
git clone --depth 1 --no-tags https://github.com/mmohiudd-m/8_bit_adder_sv.git f:/verilog_sva_gh_scraper/data/full_repos/719385920
git clone --depth 1 --no-tags https://github.com/sihun-chae/uvm-adder.git f:/verilog_sva_gh_scraper/data/full_repos/720654434
git clone --depth 1 --no-tags https://github.com/joonjae/UVM-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/718619927
git clone --depth 1 --no-tags https://github.com/jayasuriya1998/N_bit-_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/721772232
git clone --depth 1 --no-tags https://github.com/mohamedtarek54/Memory_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/722017861
git clone --depth 1 --no-tags https://github.com/sid-anand98/Verification-of-UART-Protocol-in-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/722329680
git clone --depth 1 --no-tags https://github.com/chandankumar1320/VotingMachine_project.git f:/verilog_sva_gh_scraper/data/full_repos/722545031
git clone --depth 1 --no-tags https://github.com/flaviens/verilator-b6.git f:/verilog_sva_gh_scraper/data/full_repos/725155272
git clone --depth 1 --no-tags https://github.com/joacomelli/Practicas-Sistemas-Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/725717939
git clone --depth 1 --no-tags https://github.com/Michael-Henson/Project.git f:/verilog_sva_gh_scraper/data/full_repos/716303788
