Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Dec 22 16:09:16 2021
| Host         : ivanarhipych-HP-Notebook running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file polynomial3_control_sets_placed.rpt
| Design       : polynomial3
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             258 |           85 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             165 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | is_ready_IBUF          | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | result[1]              | reset_IBUF       |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | result[3]              | reset_IBUF       |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG | multOp__1_i_3_n_0      |                  |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | multOp__3_i_2_n_0      |                  |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | multOp_i_1_n_0         |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | result[0]              | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | result[2]              | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | result[4]              | reset_IBUF       |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | result[5]              | reset_IBUF       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | multOp__1_i_1_n_0      |                  |               23 |             96 |         4.17 |
|  clk_IBUF_BUFG | poly[0][4][31]_i_1_n_0 |                  |               49 |            128 |         2.61 |
+----------------+------------------------+------------------+------------------+----------------+--------------+


