/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  reg [26:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [35:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [17:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_17z;
  wire [31:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_2z[4] & celloutsig_0_4z[1]);
  assign celloutsig_0_6z = !(celloutsig_0_5z ? in_data[85] : celloutsig_0_4z[3]);
  assign celloutsig_0_9z = !(celloutsig_0_0z ? in_data[14] : celloutsig_0_5z);
  assign celloutsig_0_18z = !(celloutsig_0_9z ? celloutsig_0_7z[7] : celloutsig_0_15z);
  assign celloutsig_0_0z = ~((in_data[54] | in_data[22]) & (in_data[12] | in_data[94]));
  assign celloutsig_0_5z = ~(celloutsig_0_1z ^ celloutsig_0_0z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[4] ^ in_data[142]);
  assign celloutsig_0_20z = { celloutsig_0_13z[4:1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z } + { celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_1_6z = in_data[129:120] <= { in_data[161:154], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_3z = ! { in_data[48:41], celloutsig_0_0z };
  assign celloutsig_0_1z = ! in_data[52:38];
  assign celloutsig_1_13z = { celloutsig_1_0z[4:3], celloutsig_1_5z } < celloutsig_1_0z[4:2];
  assign celloutsig_1_19z = { celloutsig_1_12z[16:7], celloutsig_1_2z, celloutsig_1_17z } < { in_data[103:101], celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_10z = { celloutsig_0_2z[5:2], celloutsig_0_1z, celloutsig_0_9z } < { in_data[12:8], celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[113:110] < { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_12z = { in_data[110:101], celloutsig_1_9z, celloutsig_1_8z } % { 1'h1, in_data[122:109], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_2z[5:0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z } % { 1'h1, celloutsig_0_2z[11:5], celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_12z[16:2] % { 1'h1, celloutsig_0_2z[13:2], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_2z[12:0], celloutsig_0_1z, celloutsig_0_1z } * { celloutsig_0_4z[6:1], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_14z[4:2], celloutsig_0_10z } * { celloutsig_0_19z[8:6], celloutsig_0_5z };
  assign celloutsig_1_4z = celloutsig_1_3z[4:2] * in_data[112:110];
  assign celloutsig_1_9z = celloutsig_1_5z ? celloutsig_1_3z[4:1] : { celloutsig_1_7z, 1'h0, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_4z = celloutsig_0_2z[5] ? { celloutsig_0_2z[9:6], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } : { celloutsig_0_2z[7:6], 1'h0, celloutsig_0_2z[4:3], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[102] ? in_data[101:96] : in_data[168:163];
  assign celloutsig_1_8z = celloutsig_1_7z ? celloutsig_1_3z[4:1] : in_data[121:118];
  assign celloutsig_1_10z = { in_data[180:177], celloutsig_1_1z } != { in_data[189:186], celloutsig_1_5z };
  assign celloutsig_0_2z = - in_data[27:13];
  assign celloutsig_1_17z = ~ celloutsig_1_0z[2:0];
  assign celloutsig_1_2z = in_data[162] & in_data[181];
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z } >> { celloutsig_1_12z[12:2], celloutsig_1_17z, celloutsig_1_12z };
  assign celloutsig_0_13z = celloutsig_0_12z[14:10] >> { celloutsig_0_11z[6:3], celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_18z } >> { in_data[72:38], celloutsig_0_6z };
  assign celloutsig_1_3z = { celloutsig_1_0z[4:1], celloutsig_1_2z } ~^ in_data[106:102];
  assign celloutsig_0_15z = ~((celloutsig_0_11z[0] & celloutsig_0_9z) | celloutsig_0_6z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z[3] & in_data[117]) | celloutsig_1_3z[4]);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_12z = 27'h0000000;
    else if (!clkin_data[0]) celloutsig_0_12z = { in_data[23], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z };
  assign { out_data[159:128], out_data[96], out_data[38:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
