// Seed: 2240356113
module module_0;
  assign module_1.id_5 = 0;
  wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input wor id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri0 id_5,
    input wand id_6,
    output tri1 id_7,
    input supply0 id_8,
    output logic id_9
);
  always begin : LABEL_0
    if (1) id_9 <= 1 == 1'b0;
  end
  initial $clog2(52);
  ;
  logic id_11 = 1;
  struct packed {
    logic   id_12;
    logic   id_13;
    logic   id_14;
    logic   id_15;
    logic   id_16;
    logic   id_17;
    logic   id_18;
    integer id_19;
  } id_20;
  module_0 modCall_1 ();
  wire id_21;
endmodule
