<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>kern/arch/mips/locore/exception-mips1.S</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.5.7' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<a id='TOP' name='TOP'></a><h2 class='header'><a href='../mains.html'>root</a>/<a href='../files/732.html'>kern</a>/<a href='../files/733.html'>arch</a>/<a href='../files/734.html'>mips</a>/<a href='../files/737.html'>locore</a>/exception-mips1.S</h2>
<em class='comment'>/* [&lt;][&gt;][^][v][top]<a href='#BOTTOM'>[bottom]</a><a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
<hr />
<pre>
<a id='L1' name='L1'></a>   1 <em class='comment'>/*</em>
<a id='L2' name='L2'></a>   2 <em class='comment'> * Copyright (c) 2000, 2001, 2002, 2003, 2004, 2005, 2008, 2009</em>
<a id='L3' name='L3'></a>   3 <em class='comment'> *      The President and Fellows of Harvard College.</em>
<a id='L4' name='L4'></a>   4 <em class='comment'> *</em>
<a id='L5' name='L5'></a>   5 <em class='comment'> * Redistribution and use in source and binary forms, with or without</em>
<a id='L6' name='L6'></a>   6 <em class='comment'> * modification, are permitted provided that the following conditions</em>
<a id='L7' name='L7'></a>   7 <em class='comment'> * are met:</em>
<a id='L8' name='L8'></a>   8 <em class='comment'> * 1. Redistributions of source code must retain the above copyright</em>
<a id='L9' name='L9'></a>   9 <em class='comment'> *    notice, this list of conditions and the following disclaimer.</em>
<a id='L10' name='L10'></a>  10 <em class='comment'> * 2. Redistributions in binary form must reproduce the above copyright</em>
<a id='L11' name='L11'></a>  11 <em class='comment'> *    notice, this list of conditions and the following disclaimer in the</em>
<a id='L12' name='L12'></a>  12 <em class='comment'> *    documentation and/or other materials provided with the distribution.</em>
<a id='L13' name='L13'></a>  13 <em class='comment'> * 3. Neither the name of the University nor the names of its contributors</em>
<a id='L14' name='L14'></a>  14 <em class='comment'> *    may be used to endorse or promote products derived from this software</em>
<a id='L15' name='L15'></a>  15 <em class='comment'> *    without specific prior written permission.</em>
<a id='L16' name='L16'></a>  16 <em class='comment'> *</em>
<a id='L17' name='L17'></a>  17 <em class='comment'> * THIS SOFTWARE IS PROVIDED BY THE UNIVERSITY AND CONTRIBUTORS ``AS IS'' AND</em>
<a id='L18' name='L18'></a>  18 <em class='comment'> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</em>
<a id='L19' name='L19'></a>  19 <em class='comment'> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</em>
<a id='L20' name='L20'></a>  20 <em class='comment'> * ARE DISCLAIMED.  IN NO EVENT SHALL THE UNIVERSITY OR CONTRIBUTORS BE LIABLE</em>
<a id='L21' name='L21'></a>  21 <em class='comment'> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</em>
<a id='L22' name='L22'></a>  22 <em class='comment'> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</em>
<a id='L23' name='L23'></a>  23 <em class='comment'> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</em>
<a id='L24' name='L24'></a>  24 <em class='comment'> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</em>
<a id='L25' name='L25'></a>  25 <em class='comment'> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</em>
<a id='L26' name='L26'></a>  26 <em class='comment'> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</em>
<a id='L27' name='L27'></a>  27 <em class='comment'> * SUCH DAMAGE.</em>
<a id='L28' name='L28'></a>  28 <em class='comment'> */</em>
<a id='L29' name='L29'></a>  29 
<a id='L30' name='L30'></a>  30 <em class='sharp'>#include</em> &lt;<a href='47.html'>kern/mips/regdefs.h</a>&gt;
<a id='L31' name='L31'></a>  31 <em class='sharp'>#include</em> &lt;<a href='52.html'>mips/specialreg.h</a>&gt;
<a id='L32' name='L32'></a>  32 
<a id='L33' name='L33'></a>  33 <em class='comment'>/*</em>
<a id='L34' name='L34'></a>  34 <em class='comment'> * Entry points for exceptions.</em>
<a id='L35' name='L35'></a>  35 <em class='comment'> *</em>
<a id='L36' name='L36'></a>  36 <em class='comment'> * MIPS-1 (r2000/r3000) style exception handling, with the "rfe"</em>
<a id='L37' name='L37'></a>  37 <em class='comment'> * instruction rather than "eret", and the three sets of status bits.</em>
<a id='L38' name='L38'></a>  38 <em class='comment'> */</em>
<a id='L39' name='L39'></a>  39 
<a id='L40' name='L40'></a>  40 
<a id='L41' name='L41'></a>  41    <em class='comment'>/*</em>
<a id='L42' name='L42'></a>  42 <em class='comment'>    * Do not allow the assembler to use $1 (at), because we need to be</em>
<a id='L43' name='L43'></a>  43 <em class='comment'>    * able to save it.</em>
<a id='L44' name='L44'></a>  44 <em class='comment'>    */</em>
<a id='L45' name='L45'></a>  45    .set noat
<a id='L46' name='L46'></a>  46    .set noreorder
<a id='L47' name='L47'></a>  47 
<a id='L48' name='L48'></a>  48 <em class='comment'>/*</em>
<a id='L49' name='L49'></a>  49 <em class='comment'> * UTLB exception handler.</em>
<a id='L50' name='L50'></a>  50 <em class='comment'> *</em>
<a id='L51' name='L51'></a>  51 <em class='comment'> * This code is copied to address 0x80000000, where the MIPS processor</em>
<a id='L52' name='L52'></a>  52 <em class='comment'> * automatically invokes it.</em>
<a id='L53' name='L53'></a>  53 <em class='comment'> *</em>
<a id='L54' name='L54'></a>  54 <em class='comment'> * To avoid colliding with the other exception code, it must not</em>
<a id='L55' name='L55'></a>  55 <em class='comment'> * exceed 128 bytes (32 instructions).</em>
<a id='L56' name='L56'></a>  56 <em class='comment'> *</em>
<a id='L57' name='L57'></a>  57 <em class='comment'> * This is the special entry point for the fast-path TLB refill for</em>
<a id='L58' name='L58'></a>  58 <em class='comment'> * faults in the user address space. We don't implement fast-path TLB</em>
<a id='L59' name='L59'></a>  59 <em class='comment'> * refill by default. Note that if you do, you either need to make</em>
<a id='L60' name='L60'></a>  60 <em class='comment'> * sure the refill code doesn't fault or write extra code in</em>
<a id='L61' name='L61'></a>  61 <em class='comment'> * common_exception to tidy up after such faults.</em>
<a id='L62' name='L62'></a>  62 <em class='comment'> */</em>
<a id='L63' name='L63'></a>  63 
<a id='L64' name='L64'></a>  64    .text
<a id='L65' name='L65'></a>  65    .globl mips_utlb_handler
<a id='L66' name='L66'></a>  66    .type mips_utlb_handler,@function
<a id='L67' name='L67'></a>  67    .ent mips_utlb_handler
<a id='L68' name='L68'></a>  68 mips_utlb_handler:
<a id='L69' name='L69'></a>  69    j common_exception           <em class='comment'>/* Don't need to do anything special */</em>
<a id='L70' name='L70'></a>  70    nop                          <em class='comment'>/* Delay slot */</em>
<a id='L71' name='L71'></a>  71    .globl mips_utlb_end
<a id='L72' name='L72'></a>  72 mips_utlb_end:
<a id='L73' name='L73'></a>  73    .end mips_utlb_handler
<a id='L74' name='L74'></a>  74 
<a id='L75' name='L75'></a>  75 <em class='comment'>/*</em>
<a id='L76' name='L76'></a>  76 <em class='comment'> * General exception handler.</em>
<a id='L77' name='L77'></a>  77 <em class='comment'> *</em>
<a id='L78' name='L78'></a>  78 <em class='comment'> * This code is copied to address 0x80000080, where</em>
<a id='L79' name='L79'></a>  79 <em class='comment'> * the MIPS processor automatically invokes it.</em>
<a id='L80' name='L80'></a>  80 <em class='comment'> */</em>
<a id='L81' name='L81'></a>  81 
<a id='L82' name='L82'></a>  82    .text
<a id='L83' name='L83'></a>  83    .globl mips_general_handler
<a id='L84' name='L84'></a>  84    .type mips_general_handler,@function
<a id='L85' name='L85'></a>  85    .ent mips_general_handler
<a id='L86' name='L86'></a>  86 mips_general_handler:
<a id='L87' name='L87'></a>  87    j common_exception           <em class='comment'>/* Don't need to do anything special */</em>
<a id='L88' name='L88'></a>  88    nop                          <em class='comment'>/* Delay slot */</em>
<a id='L89' name='L89'></a>  89    .globl mips_general_end
<a id='L90' name='L90'></a>  90 mips_general_end:
<a id='L91' name='L91'></a>  91    .end mips_general_handler
<a id='L92' name='L92'></a>  92 
<a id='L93' name='L93'></a>  93    <em class='comment'>/* This keeps gdb from conflating common_exception and mips_general_end */</em>
<a id='L94' name='L94'></a>  94    nop                          <em class='comment'>/* padding */</em>
<a id='L95' name='L95'></a>  95 
<a id='L96' name='L96'></a>  96 
<a id='L97' name='L97'></a>  97 <em class='comment'>/*</em>
<a id='L98' name='L98'></a>  98 <em class='comment'> * Shared exception code for both handlers.</em>
<a id='L99' name='L99'></a>  99 <em class='comment'> */</em>
<a id='L100' name='L100'></a> 100 
<a id='L101' name='L101'></a> 101    .text
<a id='L102' name='L102'></a> 102    .type common_exception,@function
<a id='L103' name='L103'></a> 103    .ent common_exception
<a id='L104' name='L104'></a> 104    .cfi_startproc
<a id='L105' name='L105'></a> 105    .cfi_signal_frame
<a id='L106' name='L106'></a> 106 common_exception:
<a id='L107' name='L107'></a> 107    mfc0 k0, c0_status           <em class='comment'>/* Get status register */</em>
<a id='L108' name='L108'></a> 108    andi k0, k0, CST_KUp         <em class='comment'>/* Check the we-were-in-user-mode bit */</em>
<a id='L109' name='L109'></a> 109    beq  k0, $0, 1f              <em class='comment'>/* If clear, from kernel, already have stack */</em>
<a id='L110' name='L110'></a> 110    nop                          <em class='comment'>/* delay slot */</em>
<a id='L111' name='L111'></a> 111 
<a id='L112' name='L112'></a> 112    <em class='comment'>/* Coming from user mode - find kernel stack */</em>
<a id='L113' name='L113'></a> 113    mfc0 k1, c0_context          <em class='comment'>/* we keep the CPU number here */</em>
<a id='L114' name='L114'></a> 114    srl k1, k1, CTX_PTBASESHIFT  <em class='comment'>/* shift it to get just the CPU number */</em>
<a id='L115' name='L115'></a> 115    sll k1, k1, 2                <em class='comment'>/* shift it back to make an array index */</em>
<a id='L116' name='L116'></a> 116    lui k0, %hi(cpustacks)       <em class='comment'>/* get base address of cpustacks[] */</em>
<a id='L117' name='L117'></a> 117    addu k0, k0, k1              <em class='comment'>/* index it */</em>
<a id='L118' name='L118'></a> 118    move k1, sp                  <em class='comment'>/* Save previous stack pointer in k1 */</em>
<a id='L119' name='L119'></a> 119    b 2f                         <em class='comment'>/* Skip to common code */</em>
<a id='L120' name='L120'></a> 120    lw sp, %lo(cpustacks)(k0)    <em class='comment'>/* Load kernel stack pointer (in delay slot) */</em>
<a id='L121' name='L121'></a> 121 1:
<a id='L122' name='L122'></a> 122    <em class='comment'>/* Coming from kernel mode - just save previous stuff */</em>
<a id='L123' name='L123'></a> 123    move k1, sp                  <em class='comment'>/* Save previous stack in k1 (delay slot) */</em>
<a id='L124' name='L124'></a> 124 2:
<a id='L125' name='L125'></a> 125    <em class='comment'>/*</em>
<a id='L126' name='L126'></a> 126 <em class='comment'>    * At this point:</em>
<a id='L127' name='L127'></a> 127 <em class='comment'>    *      Interrupts are off. (The processor did this for us.)</em>
<a id='L128' name='L128'></a> 128 <em class='comment'>    *      k0 contains the value for curthread, to go into s7.</em>
<a id='L129' name='L129'></a> 129 <em class='comment'>    *      k1 contains the old stack pointer.</em>
<a id='L130' name='L130'></a> 130 <em class='comment'>    *      sp points into the kernel stack.</em>
<a id='L131' name='L131'></a> 131 <em class='comment'>    *      All other registers are untouched.</em>
<a id='L132' name='L132'></a> 132 <em class='comment'>    */</em>
<a id='L133' name='L133'></a> 133 
<a id='L134' name='L134'></a> 134    <em class='comment'>/*</em>
<a id='L135' name='L135'></a> 135 <em class='comment'>    * Allocate stack space for 35 words to hold the trap frame,</em>
<a id='L136' name='L136'></a> 136 <em class='comment'>    * plus four more words for a minimal argument block, plus</em>
<a id='L137' name='L137'></a> 137 <em class='comment'>    * one more for proper (64-bit) stack alignment.</em>
<a id='L138' name='L138'></a> 138 <em class='comment'>    */</em>
<a id='L139' name='L139'></a> 139    addi sp, sp, -160
<a id='L140' name='L140'></a> 140    .cfi_def_cfa sp, 0
<a id='L141' name='L141'></a> 141 
<a id='L142' name='L142'></a> 142    <em class='comment'>/*</em>
<a id='L143' name='L143'></a> 143 <em class='comment'>    * Save general registers.</em>
<a id='L144' name='L144'></a> 144 <em class='comment'>    * We exclude k0/k1, which the kernel is free to clobber (and which</em>
<a id='L145' name='L145'></a> 145 <em class='comment'>    * we already have clobbered), and $0, whose value is fixed.</em>
<a id='L146' name='L146'></a> 146 <em class='comment'>    *</em>
<a id='L147' name='L147'></a> 147 <em class='comment'>    * The order here must match mips/include/trapframe.h.</em>
<a id='L148' name='L148'></a> 148 <em class='comment'>    *</em>
<a id='L149' name='L149'></a> 149 <em class='comment'>    * gdb uses the .cfi_offset assembler directives inserted below to</em>
<a id='L150' name='L150'></a> 150 <em class='comment'>    * to figure out where each register is stored. Since we've marked</em>
<a id='L151' name='L151'></a> 151 <em class='comment'>    * this function as a "signal handler" with the .cfi_signal_frame</em>
<a id='L152' name='L152'></a> 152 <em class='comment'>    * directive, gdb won't complain about the fact that the stack</em>
<a id='L153' name='L153'></a> 153 <em class='comment'>    * is noncontiguous (if we're coming from userland).</em>
<a id='L154' name='L154'></a> 154 <em class='comment'>    *</em>
<a id='L155' name='L155'></a> 155 <em class='comment'>    * We also play a trick with the return address: we mark the ra</em>
<a id='L156' name='L156'></a> 156 <em class='comment'>    * register as stored to the stack normally and then mark the</em>
<a id='L157' name='L157'></a> 157 <em class='comment'>    * return address for *this* function as being in the k1 register</em>
<a id='L158' name='L158'></a> 158 <em class='comment'>    * using the .cfi_return_column directive. gdb is then able to</em>
<a id='L159' name='L159'></a> 159 <em class='comment'>    * recognize that the ra we've stored here is the return address</em>
<a id='L160' name='L160'></a> 160 <em class='comment'>    * for the function that was executing when this exception was</em>
<a id='L161' name='L161'></a> 161 <em class='comment'>    * taken.</em>
<a id='L162' name='L162'></a> 162 <em class='comment'>    *</em>
<a id='L163' name='L163'></a> 163 <em class='comment'>    * All of the cfi (call frame information) material is compiled</em>
<a id='L164' name='L164'></a> 164 <em class='comment'>    * into the .eh_frame section of the compiled kernel.</em>
<a id='L165' name='L165'></a> 165 <em class='comment'>    */</em>
<a id='L166' name='L166'></a> 166    sw s8, 148(sp)       <em class='comment'>/* save s8 */</em>
<a id='L167' name='L167'></a> 167    .cfi_offset s8, 148
<a id='L168' name='L168'></a> 168    sw k1, 144(sp)       <em class='comment'>/* real saved sp */</em>
<a id='L169' name='L169'></a> 169    .cfi_offset sp, 144
<a id='L170' name='L170'></a> 170    sw gp, 140(sp)       <em class='comment'>/* save gp */</em>
<a id='L171' name='L171'></a> 171    nop                  <em class='comment'>/* delay slot for store */</em>
<a id='L172' name='L172'></a> 172    .cfi_offset gp, 140
<a id='L173' name='L173'></a> 173 
<a id='L174' name='L174'></a> 174    .cfi_return_column k1
<a id='L175' name='L175'></a> 175    mfc0 k1, c0_epc      <em class='comment'>/* Copr.0 reg 13 == PC for exception */</em>
<a id='L176' name='L176'></a> 176    sw k1, 152(sp)       <em class='comment'>/* real saved PC */</em>
<a id='L177' name='L177'></a> 177    .cfi_offset k1, 152
<a id='L178' name='L178'></a> 178 
<a id='L179' name='L179'></a> 179    sw t9, 136(sp)
<a id='L180' name='L180'></a> 180    .cfi_offset t9, 136
<a id='L181' name='L181'></a> 181    sw t8, 132(sp)
<a id='L182' name='L182'></a> 182    .cfi_offset t8, 132
<a id='L183' name='L183'></a> 183    sw s7, 128(sp)
<a id='L184' name='L184'></a> 184    .cfi_offset s7, 128
<a id='L185' name='L185'></a> 185    sw s6, 124(sp)
<a id='L186' name='L186'></a> 186    .cfi_offset s6, 124
<a id='L187' name='L187'></a> 187    sw s5, 120(sp)
<a id='L188' name='L188'></a> 188    .cfi_offset s5, 120
<a id='L189' name='L189'></a> 189    sw s4, 116(sp)
<a id='L190' name='L190'></a> 190    .cfi_offset s4, 116
<a id='L191' name='L191'></a> 191    sw s3, 112(sp)
<a id='L192' name='L192'></a> 192    .cfi_offset s3, 112
<a id='L193' name='L193'></a> 193    sw s2, 108(sp)
<a id='L194' name='L194'></a> 194    .cfi_offset s2, 108
<a id='L195' name='L195'></a> 195    sw s1, 104(sp)
<a id='L196' name='L196'></a> 196    .cfi_offset s1, 104
<a id='L197' name='L197'></a> 197    sw s0, 100(sp)
<a id='L198' name='L198'></a> 198    .cfi_offset s0, 100
<a id='L199' name='L199'></a> 199    sw t7, 96(sp)
<a id='L200' name='L200'></a> 200    .cfi_offset t7, 96
<a id='L201' name='L201'></a> 201    sw t6, 92(sp)
<a id='L202' name='L202'></a> 202    .cfi_offset t6, 92
<a id='L203' name='L203'></a> 203    sw t5, 88(sp)
<a id='L204' name='L204'></a> 204    .cfi_offset t5, 88
<a id='L205' name='L205'></a> 205    sw t4, 84(sp)
<a id='L206' name='L206'></a> 206    .cfi_offset t4, 84
<a id='L207' name='L207'></a> 207    sw t3, 80(sp)
<a id='L208' name='L208'></a> 208    .cfi_offset t3, 80
<a id='L209' name='L209'></a> 209    sw t2, 76(sp)
<a id='L210' name='L210'></a> 210    .cfi_offset t2, 76
<a id='L211' name='L211'></a> 211    sw t1, 72(sp)
<a id='L212' name='L212'></a> 212    .cfi_offset t1, 72
<a id='L213' name='L213'></a> 213    sw t0, 68(sp)
<a id='L214' name='L214'></a> 214    .cfi_offset t0, 68
<a id='L215' name='L215'></a> 215    sw a3, 64(sp)
<a id='L216' name='L216'></a> 216    .cfi_offset a3, 64
<a id='L217' name='L217'></a> 217    sw a2, 60(sp)
<a id='L218' name='L218'></a> 218    .cfi_offset a2, 60
<a id='L219' name='L219'></a> 219    sw a1, 56(sp)
<a id='L220' name='L220'></a> 220    .cfi_offset a1, 56
<a id='L221' name='L221'></a> 221    sw a0, 52(sp)
<a id='L222' name='L222'></a> 222    .cfi_offset a0, 52
<a id='L223' name='L223'></a> 223    sw v1, 48(sp)
<a id='L224' name='L224'></a> 224    .cfi_offset v1, 48
<a id='L225' name='L225'></a> 225    sw v0, 44(sp)
<a id='L226' name='L226'></a> 226    .cfi_offset v0, 44
<a id='L227' name='L227'></a> 227    sw AT, 40(sp)
<a id='L228' name='L228'></a> 228    .cfi_offset AT, 40
<a id='L229' name='L229'></a> 229 
<a id='L230' name='L230'></a> 230    sw ra, 36(sp)
<a id='L231' name='L231'></a> 231    .cfi_offset ra, 36
<a id='L232' name='L232'></a> 232 
<a id='L233' name='L233'></a> 233    <em class='comment'>/*</em>
<a id='L234' name='L234'></a> 234 <em class='comment'>    * Save special registers.</em>
<a id='L235' name='L235'></a> 235 <em class='comment'>    */</em>
<a id='L236' name='L236'></a> 236    mfhi t0
<a id='L237' name='L237'></a> 237    mflo t1
<a id='L238' name='L238'></a> 238    sw t0, 32(sp)
<a id='L239' name='L239'></a> 239    sw t1, 28(sp)
<a id='L240' name='L240'></a> 240 
<a id='L241' name='L241'></a> 241    <em class='comment'>/*</em>
<a id='L242' name='L242'></a> 242 <em class='comment'>    * Save remaining exception context information.</em>
<a id='L243' name='L243'></a> 243 <em class='comment'>    */</em>
<a id='L244' name='L244'></a> 244 
<a id='L245' name='L245'></a> 245    mfc0 t2, c0_status            <em class='comment'>/* Copr.0 reg 11 == status */</em>
<a id='L246' name='L246'></a> 246    sw   t2, 20(sp)
<a id='L247' name='L247'></a> 247    mfc0 t3, c0_vaddr             <em class='comment'>/* Copr.0 reg 8 == faulting vaddr */</em>
<a id='L248' name='L248'></a> 248    sw   t3, 16(sp)
<a id='L249' name='L249'></a> 249    mfc0 t4, c0_cause
<a id='L250' name='L250'></a> 250    sw   t4, 24(sp)               <em class='comment'>/* Copr.0 reg 13 == exception cause */</em>
<a id='L251' name='L251'></a> 251 
<a id='L252' name='L252'></a> 252    <em class='comment'>/*</em>
<a id='L253' name='L253'></a> 253 <em class='comment'>    * Load the curthread register if coming from user mode.</em>
<a id='L254' name='L254'></a> 254 <em class='comment'>    */</em>
<a id='L255' name='L255'></a> 255    andi k0, t2, CST_KUp         <em class='comment'>/* Check the we-were-in-user-mode bit */</em>
<a id='L256' name='L256'></a> 256    beq  k0, $0, 3f              <em class='comment'>/* If clear, were in kernel, skip ahead */</em>
<a id='L257' name='L257'></a> 257    nop                          <em class='comment'>/* delay slot */</em>
<a id='L258' name='L258'></a> 258 
<a id='L259' name='L259'></a> 259    mfc0 k1, c0_context          <em class='comment'>/* we keep the CPU number here */</em>
<a id='L260' name='L260'></a> 260    srl k1, k1, CTX_PTBASESHIFT  <em class='comment'>/* shift it to get just the CPU number */</em>
<a id='L261' name='L261'></a> 261    sll k1, k1, 2                <em class='comment'>/* shift it back to make an array index */</em>
<a id='L262' name='L262'></a> 262    lui k0, %hi(cputhreads)      <em class='comment'>/* get base address of cputhreads[] */</em>
<a id='L263' name='L263'></a> 263    addu k0, k0, k1              <em class='comment'>/* index it */</em>
<a id='L264' name='L264'></a> 264    lw s7, %lo(cputhreads)(k0)   <em class='comment'>/* Load curthread value */</em>
<a id='L265' name='L265'></a> 265 3:
<a id='L266' name='L266'></a> 266 
<a id='L267' name='L267'></a> 267    <em class='comment'>/*</em>
<a id='L268' name='L268'></a> 268 <em class='comment'>    * Load the kernel GP value.</em>
<a id='L269' name='L269'></a> 269 <em class='comment'>    */</em>
<a id='L270' name='L270'></a> 270    la gp, _gp
<a id='L271' name='L271'></a> 271 
<a id='L272' name='L272'></a> 272    <em class='comment'>/*</em>
<a id='L273' name='L273'></a> 273 <em class='comment'>    * Prepare to call mips_trap(struct trapframe *)</em>
<a id='L274' name='L274'></a> 274 <em class='comment'>    */</em>
<a id='L275' name='L275'></a> 275 
<a id='L276' name='L276'></a> 276    addiu a0, sp, 16             <em class='comment'>/* set argument - pointer to the trapframe */</em>
<a id='L277' name='L277'></a> 277    jal mips_trap                <em class='comment'>/* call it */</em>
<a id='L278' name='L278'></a> 278    nop                          <em class='comment'>/* delay slot */</em>
<a id='L279' name='L279'></a> 279 
<a id='L280' name='L280'></a> 280    <em class='comment'>/*</em>
<a id='L281' name='L281'></a> 281 <em class='comment'>    * Now restore stuff and return from the exception.</em>
<a id='L282' name='L282'></a> 282 <em class='comment'>    * Interrupts should be off.</em>
<a id='L283' name='L283'></a> 283 <em class='comment'>    */</em>
<a id='L284' name='L284'></a> 284 exception_return:
<a id='L285' name='L285'></a> 285 
<a id='L286' name='L286'></a> 286    <em class='comment'>/*     16(sp)                   no need to restore tf_vaddr */</em>
<a id='L287' name='L287'></a> 287    lw t0, 20(sp)                <em class='comment'>/* load status register value into t0 */</em>
<a id='L288' name='L288'></a> 288    nop                          <em class='comment'>/* load delay slot */</em>
<a id='L289' name='L289'></a> 289    mtc0 t0, c0_status           <em class='comment'>/* store it back to coprocessor 0 */</em>
<a id='L290' name='L290'></a> 290    <em class='comment'>/*     24(sp)                   no need to restore tf_cause */</em>
<a id='L291' name='L291'></a> 291 
<a id='L292' name='L292'></a> 292    <em class='comment'>/* restore special registers */</em>
<a id='L293' name='L293'></a> 293    lw t1, 28(sp)
<a id='L294' name='L294'></a> 294    lw t0, 32(sp)
<a id='L295' name='L295'></a> 295    mtlo t1
<a id='L296' name='L296'></a> 296    mthi t0
<a id='L297' name='L297'></a> 297 
<a id='L298' name='L298'></a> 298    <em class='comment'>/* load the general registers */</em>
<a id='L299' name='L299'></a> 299    lw ra, 36(sp)
<a id='L300' name='L300'></a> 300 
<a id='L301' name='L301'></a> 301    lw AT, 40(sp)
<a id='L302' name='L302'></a> 302    lw v0, 44(sp)
<a id='L303' name='L303'></a> 303    lw v1, 48(sp)
<a id='L304' name='L304'></a> 304    lw a0, 52(sp)
<a id='L305' name='L305'></a> 305    lw a1, 56(sp)
<a id='L306' name='L306'></a> 306    lw a2, 60(sp)
<a id='L307' name='L307'></a> 307    lw a3, 64(sp)
<a id='L308' name='L308'></a> 308    lw t0, 68(sp)
<a id='L309' name='L309'></a> 309    lw t1, 72(sp)
<a id='L310' name='L310'></a> 310    lw t2, 76(sp)
<a id='L311' name='L311'></a> 311    lw t3, 80(sp)
<a id='L312' name='L312'></a> 312    lw t4, 84(sp)
<a id='L313' name='L313'></a> 313    lw t5, 88(sp)
<a id='L314' name='L314'></a> 314    lw t6, 92(sp)
<a id='L315' name='L315'></a> 315    lw t7, 96(sp)
<a id='L316' name='L316'></a> 316    lw s0, 100(sp)
<a id='L317' name='L317'></a> 317    lw s1, 104(sp)
<a id='L318' name='L318'></a> 318    lw s2, 108(sp)
<a id='L319' name='L319'></a> 319    lw s3, 112(sp)
<a id='L320' name='L320'></a> 320    lw s4, 116(sp)
<a id='L321' name='L321'></a> 321    lw s5, 120(sp)
<a id='L322' name='L322'></a> 322    lw s6, 124(sp)
<a id='L323' name='L323'></a> 323    lw s7, 128(sp)
<a id='L324' name='L324'></a> 324    lw t8, 132(sp)
<a id='L325' name='L325'></a> 325    lw t9, 136(sp)
<a id='L326' name='L326'></a> 326    lw gp, 140(sp)               <em class='comment'>/* restore gp */</em>
<a id='L327' name='L327'></a> 327    <em class='comment'>/*     144(sp)                  stack pointer - below */</em>
<a id='L328' name='L328'></a> 328    lw s8, 148(sp)               <em class='comment'>/* restore s8 */</em>
<a id='L329' name='L329'></a> 329    lw k1, 152(sp)               <em class='comment'>/* fetch exception return PC into k1 */</em>
<a id='L330' name='L330'></a> 330 
<a id='L331' name='L331'></a> 331    lw sp, 144(sp)               <em class='comment'>/* fetch saved sp (must be last) */</em>
<a id='L332' name='L332'></a> 332 
<a id='L333' name='L333'></a> 333    <em class='comment'>/* done */</em>
<a id='L334' name='L334'></a> 334    jr k1                        <em class='comment'>/* jump back */</em>
<a id='L335' name='L335'></a> 335    rfe                          <em class='comment'>/* in delay slot */</em>
<a id='L336' name='L336'></a> 336    .cfi_endproc
<a id='L337' name='L337'></a> 337    .end common_exception
<a id='L338' name='L338'></a> 338 
<a id='L339' name='L339'></a> 339 <em class='comment'>/*</em>
<a id='L340' name='L340'></a> 340 <em class='comment'> * Code to enter user mode for the first time.</em>
<a id='L341' name='L341'></a> 341 <em class='comment'> * Does not return.</em>
<a id='L342' name='L342'></a> 342 <em class='comment'> *</em>
<a id='L343' name='L343'></a> 343 <em class='comment'> * This is called from mips_usermode().</em>
<a id='L344' name='L344'></a> 344 <em class='comment'> * Interrupts on this processor should be off.</em>
<a id='L345' name='L345'></a> 345 <em class='comment'> */</em>
<a id='L346' name='L346'></a> 346 
<a id='L347' name='L347'></a> 347    .text
<a id='L348' name='L348'></a> 348    .globl asm_usermode
<a id='L349' name='L349'></a> 349    .type asm_usermode,@function
<a id='L350' name='L350'></a> 350    .ent asm_usermode
<a id='L351' name='L351'></a> 351 asm_usermode:
<a id='L352' name='L352'></a> 352    <em class='comment'>/*</em>
<a id='L353' name='L353'></a> 353 <em class='comment'>    * a0 is the address of a trapframe to use for exception "return".</em>
<a id='L354' name='L354'></a> 354 <em class='comment'>    * It's allocated on our stack.</em>
<a id='L355' name='L355'></a> 355 <em class='comment'>    *</em>
<a id='L356' name='L356'></a> 356 <em class='comment'>    * Move it to the stack pointer - we don't need the actual stack</em>
<a id='L357' name='L357'></a> 357 <em class='comment'>    * position any more. (When we come back from usermode, cpustacks[]</em>
<a id='L358' name='L358'></a> 358 <em class='comment'>    * will be used to reinitialize our stack pointer, and that was</em>
<a id='L359' name='L359'></a> 359 <em class='comment'>    * set by mips_usermode.)</em>
<a id='L360' name='L360'></a> 360 <em class='comment'>    *</em>
<a id='L361' name='L361'></a> 361 <em class='comment'>    * Then just jump to the exception return code above.</em>
<a id='L362' name='L362'></a> 362 <em class='comment'>    */</em>
<a id='L363' name='L363'></a> 363 
<a id='L364' name='L364'></a> 364    j exception_return
<a id='L365' name='L365'></a> 365    addiu sp, a0, -16            <em class='comment'>/* in delay slot */</em>
<a id='L366' name='L366'></a> 366    .end asm_usermode
</pre>
<hr />
<a id='BOTTOM' name='BOTTOM'></a>
<em class='comment'>/* [&lt;][&gt;][^][v]<a href='#TOP'>[top]</a>[bottom]<a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
</body>
</html>
