// Seed: 551644627
`timescale 1ps / 1 ps
`define pp_1 0
module module_0 (
    output id_0
);
  logic id_2;
  logic id_3;
  assign id_0 = id_1;
endmodule
