// Seed: 1815637594
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output uwire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_2 = 0;
  input wire id_2;
  inout wire id_1;
  assign id_12 = ~(id_22) ? -1 * id_20 : -1'b0;
endmodule
module module_1 #(
    parameter id_5 = 32'd31
) (
    input wire id_0,
    output tri0 id_1,
    input wand id_2,
    input wire id_3,
    input supply0 id_4,
    input supply1 _id_5,
    input supply1 id_6,
    input uwire id_7
);
  logic [id_5 : -1] id_9;
  initial $clog2(85);
  ;
  assign id_9 = 1 == 1'b0;
  tri1 id_10 = -1'd0;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_10,
      id_9,
      id_10,
      id_10,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10
  );
endmodule
