Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 11 14:59:14 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stop_watch_top_control_sets_placed.rpt
| Design       : stop_watch_top
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------+---------------------------+------------------+----------------+--------------+
|       Clock Signal       |      Enable Signal      |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-------------------------+---------------------------+------------------+----------------+--------------+
|  tick_gen0/TICK_reg_0[0] |                         |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG           |                         |                           |                4 |              5 |         1.25 |
|  CLK_IBUF_BUFG           | stop_watch0/tick_sec    | stop_watch0/clear         |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG           | tick_gen0/E[0]          |                           |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG           | tick_gen0/TICK_reg_0[0] | stop_watch0/cnt_clr       |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG           |                         | tick_gen0/CNT[31]_i_1_n_0 |                9 |             32 |         3.56 |
+--------------------------+-------------------------+---------------------------+------------------+----------------+--------------+


