

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Dec  6 06:53:44 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    3|  128012|    4|  128013|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+--------+--------+--------+--------+---------+
        |                                  |                       |     Latency     |     Interval    | Pipeline|
        |             Instance             |         Module        |   min  |   max  |   min  |   max  |   Type  |
        +----------------------------------+-----------------------+--------+--------+--------+--------+---------+
        |grp_dut_calc_svd_fu_134           |dut_calc_svd           |     327|     327|     327|     327|   none  |
        |grp_dut_update_off_diag_r_fu_142  |dut_update_off_diag_r  |    1584|    1584|    1584|    1584|   none  |
        |grp_dut_backproj_fu_150           |dut_backproj           |   64010|   64010|   64010|   64010|   none  |
        |grp_dut_matmul_fu_158             |dut_matmul             |  128009|  128009|  128009|  128009|   none  |
        +----------------------------------+-----------------------+--------+--------+--------+--------+---------+

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_svd_calc_off_c  |  684|  684|        19|          6|          1|   112|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    437|
|FIFO             |        -|      -|       -|      -|
|Instance         |        1|     51|   11374|  16300|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    185|
|Register         |        -|      -|     452|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        1|     51|   11826|  16923|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     23|      11|     31|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+------+-------+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF  |  LUT  |
    +--------------------------------------+----------------------------------+---------+-------+------+-------+
    |grp_dut_backproj_fu_150               |dut_backproj                      |        0|      5|   636|   1002|
    |grp_dut_calc_svd_fu_134               |dut_calc_svd                      |        0|     31|  8727|  12703|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U40  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|   205|    390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U41   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|   143|    321|
    |grp_dut_matmul_fu_158                 |dut_matmul                        |        1|      5|   544|    937|
    |grp_dut_update_off_diag_r_fu_142      |dut_update_off_diag_r             |        0|      5|  1119|    947|
    +--------------------------------------+----------------------------------+---------+-------+------+-------+
    |Total                                 |                                  |        1|     51| 11374|  16300|
    +--------------------------------------+----------------------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |indvar_flatten_next_fu_322_p2  |     +    |      0|  0|    7|           7|           1|
    |sh_assign_fu_209_p2            |     +    |      0|  0|    9|           8|           9|
    |p_Val2_8_i_i_fu_303_p2         |     -    |      0|  0|   32|           1|          32|
    |tmp_18_i_i_fu_223_p2           |     -    |      0|  0|    8|           7|           8|
    |ap_sig_131                     |    and   |      0|  0|    1|           1|           1|
    |ap_sig_165                     |    and   |      0|  0|    1|           1|           1|
    |exitcond_flatten_fu_316_p2     |   icmp   |      0|  0|    3|           7|           6|
    |tmp_20_i_i_fu_262_p2           |   lshr   |      0|  0|   63|          24|          24|
    |ap_sig_143                     |    or    |      0|  0|    1|           1|           1|
    |p_Val2_3_fu_296_p3             |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_309_p3             |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_233_p3          |  select  |      0|  0|    9|           1|           9|
    |tmp_22_i_i_fu_268_p2           |    shl   |      0|  0|  239|          78|          78|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0|  437|         138|         234|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   6|         12|    1|         12|
    |ap_reg_ppiten_pp0_it3         |   1|          2|    1|          2|
    |grp_fu_166_p0                 |  32|          3|   32|         96|
    |grp_fu_166_p1                 |  32|          3|   32|         96|
    |grp_fu_170_p0                 |  32|          5|   32|        160|
    |grp_fu_170_p1                 |  32|          3|   32|         96|
    |indvar_flatten_phi_fu_127_p4  |   7|          2|    7|         14|
    |indvar_flatten_reg_123        |   7|          2|    7|         14|
    |strm_in_V_blk_n               |   1|          2|    1|          2|
    |strm_in_V_read                |   1|          6|    1|          6|
    |strm_out_V_blk_n              |   1|          2|    1|          2|
    |strm_out_V_din                |  32|          5|   32|        160|
    |strm_out_V_write              |   1|          6|    1|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 185|         53|  180|        666|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |  11|   0|   11|          0|
    |ap_reg_grp_dut_backproj_fu_150_ap_start           |   1|   0|    1|          0|
    |ap_reg_grp_dut_calc_svd_fu_134_ap_start           |   1|   0|    1|          0|
    |ap_reg_grp_dut_matmul_fu_158_ap_start             |   1|   0|    1|          0|
    |ap_reg_grp_dut_update_off_diag_r_fu_142_ap_start  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                             |   1|   0|    1|          0|
    |exitcond_flatten_reg_353                          |   1|   0|    1|          0|
    |indvar_flatten_next_reg_357                       |   7|   0|    7|          0|
    |indvar_flatten_reg_123                            |   7|   0|    7|          0|
    |isNeg_reg_338                                     |   1|   0|    1|          0|
    |loc_V_1_reg_333                                   |  23|   0|   23|          0|
    |p_Result_s_reg_328                                |   1|   0|    1|          0|
    |p_Val2_5_reg_349                                  |  32|   0|   32|          0|
    |reg_174                                           |  32|   0|   32|          0|
    |sh_assign_1_reg_343                               |   9|   0|    9|          0|
    |tmp_33_reg_362                                    |  32|   0|   32|          0|
    |tmp_34_reg_367                                    |  32|   0|   32|          0|
    |tmp_35_reg_372                                    |  32|   0|   32|          0|
    |tmp_36_reg_377                                    |  32|   0|   32|          0|
    |tmp_37_reg_382                                    |  32|   0|   32|          0|
    |tmp_38_reg_387                                    |  32|   0|   32|          0|
    |tmp_3_i7_i_reg_407                                |  32|   0|   32|          0|
    |tmp_3_i_i_reg_397                                 |  32|   0|   32|          0|
    |tmp_i6_i_reg_402                                  |  32|   0|   32|          0|
    |tmp_i_i_16_reg_392                                |  32|   0|   32|          0|
    |exitcond_flatten_reg_353                          |   0|   1|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 452|   1|  453|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

