[General]
ARRAY_DISPLAY_LIMIT=512
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=2147483647
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=0
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=0
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=0
OBJECT_NAME_COLUMN_WIDTH=148
OBJECT_VALUE_COLUMN_WIDTH=80
OBJECT_DATA_TYPE_COLUMN_WIDTH=60
[Object Radixes]
RADIX_0=unsigned /TB_final/UUT/CONTROL_UNIT/LATENCY;
RADIX_1=unsigned /TB_final/UUT/CONVOLUTORE/PIXEL12/pix_1;
RADIX_2=unsigned /TB_final/UUT/CONVOLUTORE/PIXEL12/pix_0;
RADIX_3=unsigned /TB_final/UUT/CONVOLUTORE/PIXEL12/PIXEL_IN;
RADIX_4=dec /TB_final/UUT/CONVOLUTORE/PIXEL12/Pout;
RADIX_5=dec /TB_final/UUT/CONVOLUTORE/SOMMA_FINALE/PP4;
RADIX_6=dec /TB_final/UUT/CONVOLUTORE/PIXEL11/Pout;
RADIX_7=unsigned /TB_final/UUT/CONVOLUTORE/PIXEL11/PIXEL_IN;
