git clone --depth 1 --no-tags https://github.com/phaneeshwar/State-Machine-based-Digital-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329952518
git clone --depth 1 --no-tags https://github.com/chofinn/tetris-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329826691
git clone --depth 1 --no-tags https://github.com/WinterGreen17/MiniPipelinedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328544407
git clone --depth 1 --no-tags https://github.com/williamtien23/FPGA-DE10_LITE-PRNG_LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328812257
git clone --depth 1 --no-tags https://github.com/dyddnekt1/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328960577
git clone --depth 1 --no-tags https://github.com/vrbprog/Key-Leds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330129111
git clone --depth 1 --no-tags https://github.com/ocebenzer/BU2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330133810
git clone --depth 1 --no-tags https://github.com/JuliaLWang8/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321828781
git clone --depth 1 --no-tags https://github.com/SHEELE41/VerilogHDL-Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325412089
git clone --depth 1 --no-tags https://github.com/nPeeech/TD44TANGPriMER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328284946
git clone --depth 1 --no-tags https://github.com/aryanxoxo/portfolio-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328903498
git clone --depth 1 --no-tags https://github.com/Dustinnvn/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328900702
git clone --depth 1 --no-tags https://github.com/coronadocx/ECE-411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328029193
git clone --depth 1 --no-tags https://github.com/littleExamTeam/AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326865484
git clone --depth 1 --no-tags https://github.com/rockcaensor/Analyzer_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329690279
git clone --depth 1 --no-tags https://github.com/Zavxoz/Cryptography.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329721783
git clone --depth 1 --no-tags https://github.com/wanlingliao/Logical-Designed_Group7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329642585
git clone --depth 1 --no-tags https://github.com/scott306lr/NYCU_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330442947
git clone --depth 1 --no-tags https://github.com/areezvisram/Verilog-Combo-Lock-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330470890
git clone --depth 1 --no-tags https://github.com/AdityaNG/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329194706
git clone --depth 1 --no-tags https://github.com/deva0310/LED-BLINKING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326759663
git clone --depth 1 --no-tags https://github.com/Komalika-minkstas/MIPS32_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330354119
git clone --depth 1 --no-tags https://github.com/gabyLong/CS-M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326858221
git clone --depth 1 --no-tags https://github.com/diamond2nv/Basys3Uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327045107
git clone --depth 1 --no-tags https://github.com/zleggett/RISC-Z_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326841505
git clone --depth 1 --no-tags https://github.com/darpanchoudhary/RISC_MIPS32-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327414372
git clone --depth 1 --no-tags https://github.com/108062237/final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327407203
git clone --depth 1 --no-tags https://github.com/Yaduvanshi05Bhupendra/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329535029
git clone --depth 1 --no-tags https://github.com/samidhm/MIPS_Pipelined_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329876566
git clone --depth 1 --no-tags https://github.com/AndreMerendeira/soc-sem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329896531
git clone --depth 1 --no-tags https://github.com/caojason/Torch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330768768
git clone --depth 1 --no-tags https://github.com/lubro-crypto/Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322593540
git clone --depth 1 --no-tags https://github.com/LungHuiWu/Computer-Architecture-Final-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326127118
git clone --depth 1 --no-tags https://github.com/xyftw/PianoTile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324684220
git clone --depth 1 --no-tags https://github.com/asaljalilvand/RISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324662691
git clone --depth 1 --no-tags https://github.com/vegaluisjose/reticle-regress.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326236488
git clone --depth 1 --no-tags https://github.com/lhx6355/advance_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324378105
git clone --depth 1 --no-tags https://github.com/GhiathAjam/SPI_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324141277
git clone --depth 1 --no-tags https://github.com/abisubramanya27/EE2003_Assgn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324485375
git clone --depth 1 --no-tags https://github.com/ICzhijia/ZYNQ_RGB88_YCbCr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325217152
git clone --depth 1 --no-tags https://github.com/yunz0926/COSE221.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325032863
git clone --depth 1 --no-tags https://github.com/Art-007/Traffic-light-using-Verilog-and-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326277227
git clone --depth 1 --no-tags https://github.com/bianyuanop/swjtu-2019CS-DC-finalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323323431
git clone --depth 1 --no-tags https://github.com/YuviniVelasquez/hdl_one_layer_neural_network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323453403
git clone --depth 1 --no-tags https://github.com/zzzDavid/HW-Resource-Est.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323254281
git clone --depth 1 --no-tags https://github.com/flyingoverclouds/flocs-ulx3s-samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321932968
git clone --depth 1 --no-tags https://github.com/VinhTA-Computer-Master/VerilogHDL-RippleCarryAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321842249
git clone --depth 1 --no-tags https://github.com/vardhan2000/Digital_Design_Assignment_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323038707
git clone --depth 1 --no-tags https://github.com/PengMacro/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323615076
git clone --depth 1 --no-tags https://github.com/InvincibleJuggernaut/Synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323602299
git clone --depth 1 --no-tags https://github.com/REdTOrta/32-bit-MIPS-processor-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323902585
git clone --depth 1 --no-tags https://github.com/lucasblanco31/TP4-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323937698
git clone --depth 1 --no-tags https://github.com/sou-sugiura/ASCA32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324089539
git clone --depth 1 --no-tags https://github.com/virobot/HDL-Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328270820
git clone --depth 1 --no-tags https://github.com/roberto-dibella-polito/isa-lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327750935
git clone --depth 1 --no-tags https://github.com/recepgemalmaz/Fb_Cpu_RTL_Tasarim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328403890
git clone --depth 1 --no-tags https://github.com/25Aditya25/IITB-Risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328580224
git clone --depth 1 --no-tags https://github.com/18520597-DiemNgoc/MIPS32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328173722
git clone --depth 1 --no-tags https://github.com/efframia/traffic-lights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328315802
git clone --depth 1 --no-tags https://github.com/Taster98/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330032049
git clone --depth 1 --no-tags https://github.com/coronadocx/ECE-385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327781558
git clone --depth 1 --no-tags https://github.com/arjenroodselaar/bazel_yosys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327841084
git clone --depth 1 --no-tags https://github.com/hussain-abbas-06228/FPGA_Snake_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330576674
git clone --depth 1 --no-tags https://github.com/neginkheirmand/LogicalDesign_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330477737
git clone --depth 1 --no-tags https://github.com/XcodeRole/Multi-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324352187
git clone --depth 1 --no-tags https://github.com/2019320106Leejaeseo/single-cycle-mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324024243
git clone --depth 1 --no-tags https://github.com/kyle-one/multi_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324094235
git clone --depth 1 --no-tags https://github.com/Er-Darshil/Fifo-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324732845
git clone --depth 1 --no-tags https://github.com/ArudaKawa/FB-CPU-RTL-Tasarimi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329290419
git clone --depth 1 --no-tags https://github.com/Vinitha14/Scoreboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329426934
git clone --depth 1 --no-tags https://github.com/natanlaurett/processador-8-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329939117
git clone --depth 1 --no-tags https://github.com/cuneytbalci/fb_cpu_verilog_rtl_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329902910
git clone --depth 1 --no-tags https://github.com/kakbydima/COTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326420609
git clone --depth 1 --no-tags https://github.com/zht111/toy_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326198322
git clone --depth 1 --no-tags https://github.com/Elena-knfr/Digital_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326452284
git clone --depth 1 --no-tags https://github.com/mohamr01/Mips-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327112413
git clone --depth 1 --no-tags https://github.com/johnt1838/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327262746
git clone --depth 1 --no-tags https://github.com/Abhinand20/Secure-AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328456059
git clone --depth 1 --no-tags https://github.com/ARui-tw/LED-Cube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328190624
git clone --depth 1 --no-tags https://github.com/erik-fox/ExpandableDaisyChainArbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327436887
git clone --depth 1 --no-tags https://github.com/Khaled-Pr/Count_the_number_of_ones_for_8bit_Input.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326503166
git clone --depth 1 --no-tags https://github.com/ChNgineer/ECE253.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328274513
git clone --depth 1 --no-tags https://github.com/Maryambayati/32bit-MIPS-Pipelined-processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328347085
git clone --depth 1 --no-tags https://github.com/jslee6091/AI_RTL_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328924157
git clone --depth 1 --no-tags https://github.com/saramkhalaf/MotionEstimator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328556979
git clone --depth 1 --no-tags https://github.com/VijayMeena701/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328656205
git clone --depth 1 --no-tags https://github.com/howardchou0302/CAFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325544632
git clone --depth 1 --no-tags https://github.com/Chen-Yu-Chang/Multicycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323221872
git clone --depth 1 --no-tags https://github.com/abhishek2002228/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325014565
git clone --depth 1 --no-tags https://github.com/Floppies/tp3_arqcomp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324836958
git clone --depth 1 --no-tags https://github.com/Nimausfi/Mux_4_to_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325582507
git clone --depth 1 --no-tags https://github.com/SunzeY/CPU_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326104848
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/memory_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322397250
git clone --depth 1 --no-tags https://github.com/CompoTypo/SimpleALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322125510
git clone --depth 1 --no-tags https://github.com/AmalPrabhashwara/FPGA-based-power-quality-enhancer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322264206
git clone --depth 1 --no-tags https://github.com/GokuGhoul/Embd-iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322675567
git clone --depth 1 --no-tags https://github.com/JhianRamos/ProyectoDigital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321857158
git clone --depth 1 --no-tags https://github.com/Jeremyngu123/Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329781686
