module or2_if(
    input a,
    input b,
    output y
    );
    
    reg y;
    
    always@(a, b) begin
    if(a==0 & b==0) y=0;
    else y=1;
    end
    
endmodule
