# TCL-Learning-for-Synthesis-Timing-Analysis-Open-Source-Tools
This repository documents my TCL scripting journey for synthesis and timing analysis using open-source tools like Yosys and OpenTimer on Ubuntu. It includes insights from the VLSI System Design (VSD) TCL Workshop and shares scripts, notes, and practical experiences in digital design automation.

# DAY 1, I have Setup the Lab and I have Learned about the few basics things of TCL today,



