--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/ise147/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml FCNN_top_unit.twx FCNN_top_unit.ncd -o
FCNN_top_unit.twr FCNN_top_unit.pcf -ucf FCNN_top_unit.ucf

Design file:              FCNN_top_unit.ncd
Physical constraint file: FCNN_top_unit.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_I_clk = PERIOD TIMEGRP "I_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57065294 paths analyzed, 14957 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.121ns.
--------------------------------------------------------------------------------

Paths for end point SubNeurone_L1_1/Mmult_mult_d<12> (DSP48_X1Y6.A2), 81325 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<12> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      13.098ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (1.267 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.CMUX    Tshcko                0.463   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y21.B4       net (fanout=7)        0.553   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y21.P2       Tdspdo_B_P_MULT       2.690   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    SLICE_X32Y55.C2      net (fanout=2)        1.016   O_W_N_1<2>
    SLICE_X32Y55.C       Tilo                  0.097   I_read_W_l1<6>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1_SW0
    SLICE_X33Y55.A3      net (fanout=1)        0.479   N01
    SLICE_X33Y55.A       Tilo                  0.097   I_read_W_l1<7>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1
    SLICE_X33Y56.D1      net (fanout=11)       0.671   O_W_N_1[10]_PWR_8_o_LessThan_13_o
    SLICE_X33Y56.D       Tilo                  0.097   I_read_W_l1<1>
                                                       Mmux_I_read_W_l131
    SLICE_X0Y6.B2        net (fanout=1723)     3.655   I_read_W_l1<1>
    SLICE_X0Y6.B         Tilo                  0.097   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES45
                                                       Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES451
    SLICE_X0Y7.A1        net (fanout=1)        0.749   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES45
    SLICE_X0Y7.A         Tilo                  0.097   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES42
                                                       Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES561_9
    SLICE_X7Y8.D2        net (fanout=1)        0.805   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES561_9
    SLICE_X7Y8.CMUX      Topdc                 0.408   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES55
                                                       Ram_W_1_1_L1[12].lut/_n0007<2>_inv1_F
                                                       Ram_W_1_1_L1[12].lut/_n0007<2>_inv1
    DSP48_X1Y6.A2        net (fanout=1)        0.870   Ram_W_1_1/L1[12].lut/_n0007<2>
    DSP48_X1Y6.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<12>
                                                       SubNeurone_L1_1/Mmult_mult_d<12>
    -------------------------------------------------  ---------------------------
    Total                                     13.098ns (4.300ns logic, 8.798ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<12> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      13.028ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (1.267 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.CMUX    Tshcko                0.463   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y21.B4       net (fanout=7)        0.553   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y21.P1       Tdspdo_B_P_MULT       2.690   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    SLICE_X32Y55.C3      net (fanout=2)        0.946   O_W_N_1<1>
    SLICE_X32Y55.C       Tilo                  0.097   I_read_W_l1<6>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1_SW0
    SLICE_X33Y55.A3      net (fanout=1)        0.479   N01
    SLICE_X33Y55.A       Tilo                  0.097   I_read_W_l1<7>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1
    SLICE_X33Y56.D1      net (fanout=11)       0.671   O_W_N_1[10]_PWR_8_o_LessThan_13_o
    SLICE_X33Y56.D       Tilo                  0.097   I_read_W_l1<1>
                                                       Mmux_I_read_W_l131
    SLICE_X0Y6.B2        net (fanout=1723)     3.655   I_read_W_l1<1>
    SLICE_X0Y6.B         Tilo                  0.097   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES45
                                                       Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES451
    SLICE_X0Y7.A1        net (fanout=1)        0.749   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES45
    SLICE_X0Y7.A         Tilo                  0.097   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES42
                                                       Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES561_9
    SLICE_X7Y8.D2        net (fanout=1)        0.805   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES561_9
    SLICE_X7Y8.CMUX      Topdc                 0.408   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES55
                                                       Ram_W_1_1_L1[12].lut/_n0007<2>_inv1_F
                                                       Ram_W_1_1_L1[12].lut/_n0007<2>_inv1
    DSP48_X1Y6.A2        net (fanout=1)        0.870   Ram_W_1_1/L1[12].lut/_n0007<2>
    DSP48_X1Y6.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<12>
                                                       SubNeurone_L1_1/Mmult_mult_d<12>
    -------------------------------------------------  ---------------------------
    Total                                     13.028ns (4.300ns logic, 8.728ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_3 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<12> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      13.024ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (1.267 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_3 to SubNeurone_L1_1/Mmult_mult_d<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.AQ      Tcko                  0.393   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_3
    DSP48_X2Y21.B3       net (fanout=8)        0.549   Counter_L1_1/Counter_40/temp_value<3>
    DSP48_X2Y21.P2       Tdspdo_B_P_MULT       2.690   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    SLICE_X32Y55.C2      net (fanout=2)        1.016   O_W_N_1<2>
    SLICE_X32Y55.C       Tilo                  0.097   I_read_W_l1<6>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1_SW0
    SLICE_X33Y55.A3      net (fanout=1)        0.479   N01
    SLICE_X33Y55.A       Tilo                  0.097   I_read_W_l1<7>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1
    SLICE_X33Y56.D1      net (fanout=11)       0.671   O_W_N_1[10]_PWR_8_o_LessThan_13_o
    SLICE_X33Y56.D       Tilo                  0.097   I_read_W_l1<1>
                                                       Mmux_I_read_W_l131
    SLICE_X0Y6.B2        net (fanout=1723)     3.655   I_read_W_l1<1>
    SLICE_X0Y6.B         Tilo                  0.097   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES45
                                                       Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES451
    SLICE_X0Y7.A1        net (fanout=1)        0.749   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES45
    SLICE_X0Y7.A         Tilo                  0.097   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES42
                                                       Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES561_9
    SLICE_X7Y8.D2        net (fanout=1)        0.805   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES561_9
    SLICE_X7Y8.CMUX      Topdc                 0.408   Ram_W_1_1_L1[12].lut/Mram_C_LUT_SAMPLES55
                                                       Ram_W_1_1_L1[12].lut/_n0007<2>_inv1_F
                                                       Ram_W_1_1_L1[12].lut/_n0007<2>_inv1
    DSP48_X1Y6.A2        net (fanout=1)        0.870   Ram_W_1_1/L1[12].lut/_n0007<2>
    DSP48_X1Y6.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<12>
                                                       SubNeurone_L1_1/Mmult_mult_d<12>
    -------------------------------------------------  ---------------------------
    Total                                     13.024ns (4.230ns logic, 8.794ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point SubNeurone_L1_1/Mmult_mult_d<11> (DSP48_X1Y5.A16), 81325 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<11> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      12.821ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (1.269 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.CMUX    Tshcko                0.463   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y21.B4       net (fanout=7)        0.553   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y21.P2       Tdspdo_B_P_MULT       2.690   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    SLICE_X32Y55.C2      net (fanout=2)        1.016   O_W_N_1<2>
    SLICE_X32Y55.C       Tilo                  0.097   I_read_W_l1<6>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1_SW0
    SLICE_X33Y55.A3      net (fanout=1)        0.479   N01
    SLICE_X33Y55.A       Tilo                  0.097   I_read_W_l1<7>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1
    SLICE_X33Y56.D1      net (fanout=11)       0.671   O_W_N_1[10]_PWR_8_o_LessThan_13_o
    SLICE_X33Y56.D       Tilo                  0.097   I_read_W_l1<1>
                                                       Mmux_I_read_W_l131
    SLICE_X8Y3.C4        net (fanout=1723)     3.462   I_read_W_l1<1>
    SLICE_X8Y3.C         Tilo                  0.097   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES70
                                                       Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES721
    SLICE_X9Y4.A2        net (fanout=1)        0.686   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES72
    SLICE_X9Y4.A         Tilo                  0.097   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES62
                                                       Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X9Y5.D1        net (fanout=2)        0.601   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X9Y5.CMUX      Topdc                 0.408   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES92
                                                       Ram_W_1_1_L1[11].lut/_n0007<4>_inv1_F
                                                       Ram_W_1_1_L1[11].lut/_n0007<4>_inv1
    DSP48_X1Y5.A16       net (fanout=21)       1.053   Ram_W_1_1/L1[11].lut/_n0007<4>
    DSP48_X1Y5.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<11>
                                                       SubNeurone_L1_1/Mmult_mult_d<11>
    -------------------------------------------------  ---------------------------
    Total                                     12.821ns (4.300ns logic, 8.521ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<11> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      12.751ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (1.269 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.CMUX    Tshcko                0.463   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y21.B4       net (fanout=7)        0.553   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y21.P1       Tdspdo_B_P_MULT       2.690   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    SLICE_X32Y55.C3      net (fanout=2)        0.946   O_W_N_1<1>
    SLICE_X32Y55.C       Tilo                  0.097   I_read_W_l1<6>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1_SW0
    SLICE_X33Y55.A3      net (fanout=1)        0.479   N01
    SLICE_X33Y55.A       Tilo                  0.097   I_read_W_l1<7>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1
    SLICE_X33Y56.D1      net (fanout=11)       0.671   O_W_N_1[10]_PWR_8_o_LessThan_13_o
    SLICE_X33Y56.D       Tilo                  0.097   I_read_W_l1<1>
                                                       Mmux_I_read_W_l131
    SLICE_X8Y3.C4        net (fanout=1723)     3.462   I_read_W_l1<1>
    SLICE_X8Y3.C         Tilo                  0.097   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES70
                                                       Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES721
    SLICE_X9Y4.A2        net (fanout=1)        0.686   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES72
    SLICE_X9Y4.A         Tilo                  0.097   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES62
                                                       Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X9Y5.D1        net (fanout=2)        0.601   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X9Y5.CMUX      Topdc                 0.408   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES92
                                                       Ram_W_1_1_L1[11].lut/_n0007<4>_inv1_F
                                                       Ram_W_1_1_L1[11].lut/_n0007<4>_inv1
    DSP48_X1Y5.A16       net (fanout=21)       1.053   Ram_W_1_1/L1[11].lut/_n0007<4>
    DSP48_X1Y5.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<11>
                                                       SubNeurone_L1_1/Mmult_mult_d<11>
    -------------------------------------------------  ---------------------------
    Total                                     12.751ns (4.300ns logic, 8.451ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_3 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<11> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      12.747ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (1.269 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_3 to SubNeurone_L1_1/Mmult_mult_d<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.AQ      Tcko                  0.393   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_3
    DSP48_X2Y21.B3       net (fanout=8)        0.549   Counter_L1_1/Counter_40/temp_value<3>
    DSP48_X2Y21.P2       Tdspdo_B_P_MULT       2.690   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    SLICE_X32Y55.C2      net (fanout=2)        1.016   O_W_N_1<2>
    SLICE_X32Y55.C       Tilo                  0.097   I_read_W_l1<6>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1_SW0
    SLICE_X33Y55.A3      net (fanout=1)        0.479   N01
    SLICE_X33Y55.A       Tilo                  0.097   I_read_W_l1<7>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1
    SLICE_X33Y56.D1      net (fanout=11)       0.671   O_W_N_1[10]_PWR_8_o_LessThan_13_o
    SLICE_X33Y56.D       Tilo                  0.097   I_read_W_l1<1>
                                                       Mmux_I_read_W_l131
    SLICE_X8Y3.C4        net (fanout=1723)     3.462   I_read_W_l1<1>
    SLICE_X8Y3.C         Tilo                  0.097   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES70
                                                       Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES721
    SLICE_X9Y4.A2        net (fanout=1)        0.686   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES72
    SLICE_X9Y4.A         Tilo                  0.097   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES62
                                                       Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X9Y5.D1        net (fanout=2)        0.601   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X9Y5.CMUX      Topdc                 0.408   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES92
                                                       Ram_W_1_1_L1[11].lut/_n0007<4>_inv1_F
                                                       Ram_W_1_1_L1[11].lut/_n0007<4>_inv1
    DSP48_X1Y5.A16       net (fanout=21)       1.053   Ram_W_1_1/L1[11].lut/_n0007<4>
    DSP48_X1Y5.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<11>
                                                       SubNeurone_L1_1/Mmult_mult_d<11>
    -------------------------------------------------  ---------------------------
    Total                                     12.747ns (4.230ns logic, 8.517ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point SubNeurone_L1_1/Mmult_mult_d<11> (DSP48_X1Y5.A17), 81325 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<11> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      12.821ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (1.269 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.CMUX    Tshcko                0.463   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y21.B4       net (fanout=7)        0.553   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y21.P2       Tdspdo_B_P_MULT       2.690   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    SLICE_X32Y55.C2      net (fanout=2)        1.016   O_W_N_1<2>
    SLICE_X32Y55.C       Tilo                  0.097   I_read_W_l1<6>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1_SW0
    SLICE_X33Y55.A3      net (fanout=1)        0.479   N01
    SLICE_X33Y55.A       Tilo                  0.097   I_read_W_l1<7>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1
    SLICE_X33Y56.D1      net (fanout=11)       0.671   O_W_N_1[10]_PWR_8_o_LessThan_13_o
    SLICE_X33Y56.D       Tilo                  0.097   I_read_W_l1<1>
                                                       Mmux_I_read_W_l131
    SLICE_X8Y3.C4        net (fanout=1723)     3.462   I_read_W_l1<1>
    SLICE_X8Y3.C         Tilo                  0.097   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES70
                                                       Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES721
    SLICE_X9Y4.A2        net (fanout=1)        0.686   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES72
    SLICE_X9Y4.A         Tilo                  0.097   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES62
                                                       Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X9Y5.D1        net (fanout=2)        0.601   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X9Y5.CMUX      Topdc                 0.408   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES92
                                                       Ram_W_1_1_L1[11].lut/_n0007<4>_inv1_F
                                                       Ram_W_1_1_L1[11].lut/_n0007<4>_inv1
    DSP48_X1Y5.A17       net (fanout=21)       1.053   Ram_W_1_1/L1[11].lut/_n0007<4>
    DSP48_X1Y5.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<11>
                                                       SubNeurone_L1_1/Mmult_mult_d<11>
    -------------------------------------------------  ---------------------------
    Total                                     12.821ns (4.300ns logic, 8.521ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<11> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      12.751ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (1.269 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.CMUX    Tshcko                0.463   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y21.B4       net (fanout=7)        0.553   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y21.P1       Tdspdo_B_P_MULT       2.690   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    SLICE_X32Y55.C3      net (fanout=2)        0.946   O_W_N_1<1>
    SLICE_X32Y55.C       Tilo                  0.097   I_read_W_l1<6>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1_SW0
    SLICE_X33Y55.A3      net (fanout=1)        0.479   N01
    SLICE_X33Y55.A       Tilo                  0.097   I_read_W_l1<7>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1
    SLICE_X33Y56.D1      net (fanout=11)       0.671   O_W_N_1[10]_PWR_8_o_LessThan_13_o
    SLICE_X33Y56.D       Tilo                  0.097   I_read_W_l1<1>
                                                       Mmux_I_read_W_l131
    SLICE_X8Y3.C4        net (fanout=1723)     3.462   I_read_W_l1<1>
    SLICE_X8Y3.C         Tilo                  0.097   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES70
                                                       Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES721
    SLICE_X9Y4.A2        net (fanout=1)        0.686   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES72
    SLICE_X9Y4.A         Tilo                  0.097   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES62
                                                       Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X9Y5.D1        net (fanout=2)        0.601   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X9Y5.CMUX      Topdc                 0.408   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES92
                                                       Ram_W_1_1_L1[11].lut/_n0007<4>_inv1_F
                                                       Ram_W_1_1_L1[11].lut/_n0007<4>_inv1
    DSP48_X1Y5.A17       net (fanout=21)       1.053   Ram_W_1_1/L1[11].lut/_n0007<4>
    DSP48_X1Y5.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<11>
                                                       SubNeurone_L1_1/Mmult_mult_d<11>
    -------------------------------------------------  ---------------------------
    Total                                     12.751ns (4.300ns logic, 8.451ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_3 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<11> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      12.747ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (1.269 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_3 to SubNeurone_L1_1/Mmult_mult_d<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.AQ      Tcko                  0.393   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_3
    DSP48_X2Y21.B3       net (fanout=8)        0.549   Counter_L1_1/Counter_40/temp_value<3>
    DSP48_X2Y21.P2       Tdspdo_B_P_MULT       2.690   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    SLICE_X32Y55.C2      net (fanout=2)        1.016   O_W_N_1<2>
    SLICE_X32Y55.C       Tilo                  0.097   I_read_W_l1<6>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1_SW0
    SLICE_X33Y55.A3      net (fanout=1)        0.479   N01
    SLICE_X33Y55.A       Tilo                  0.097   I_read_W_l1<7>
                                                       O_W_N_1[10]_PWR_8_o_LessThan_13_o1
    SLICE_X33Y56.D1      net (fanout=11)       0.671   O_W_N_1[10]_PWR_8_o_LessThan_13_o
    SLICE_X33Y56.D       Tilo                  0.097   I_read_W_l1<1>
                                                       Mmux_I_read_W_l131
    SLICE_X8Y3.C4        net (fanout=1723)     3.462   I_read_W_l1<1>
    SLICE_X8Y3.C         Tilo                  0.097   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES70
                                                       Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES721
    SLICE_X9Y4.A2        net (fanout=1)        0.686   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES72
    SLICE_X9Y4.A         Tilo                  0.097   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES62
                                                       Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X9Y5.D1        net (fanout=2)        0.601   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X9Y5.CMUX      Topdc                 0.408   Ram_W_1_1_L1[11].lut/Mram_C_LUT_SAMPLES92
                                                       Ram_W_1_1_L1[11].lut/_n0007<4>_inv1_F
                                                       Ram_W_1_1_L1[11].lut/_n0007<4>_inv1
    DSP48_X1Y5.A17       net (fanout=21)       1.053   Ram_W_1_1/L1[11].lut/_n0007<4>
    DSP48_X1Y5.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<11>
                                                       SubNeurone_L1_1/Mmult_mult_d<11>
    -------------------------------------------------  ---------------------------
    Total                                     12.747ns (4.230ns logic, 8.517ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_I_clk = PERIOD TIMEGRP "I_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Ram_I/Mram_mem10_RAMA (SLICE_X34Y47.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CreateWord_1/Reg_I/R1[21].reg_shifted/O_value_6 (FF)
  Destination:          Ram_I/Mram_mem10_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (0.828 - 0.558)
  Source Clock:         I_clk_BUFGP rising at 20.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CreateWord_1/Reg_I/R1[21].reg_shifted/O_value_6 to Ram_I/Mram_mem10_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y50.CQ      Tcko                  0.141   CreateWord_1/Reg_I/R1[21].reg_shifted/O_value<7>
                                                       CreateWord_1/Reg_I/R1[21].reg_shifted/O_value_6
    SLICE_X34Y47.AI      net (fanout=2)        0.279   CreateWord_1/Reg_I/R1[21].reg_shifted/O_value<6>
    SLICE_X34Y47.CLK     Tdh         (-Th)     0.147   Ram_I/_n0009<59>
                                                       Ram_I/Mram_mem10_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (-0.006ns logic, 0.279ns route)
                                                       (-2.2% logic, 102.2% route)

--------------------------------------------------------------------------------

Paths for end point NeuronCombinator_2/SR_reg_129 (SLICE_X93Y100.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               NeuronCombinator_2/SR_reg_121 (FF)
  Destination:          NeuronCombinator_2/SR_reg_129 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.352ns (0.908 - 0.556)
  Source Clock:         I_clk_BUFGP rising at 20.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: NeuronCombinator_2/SR_reg_121 to NeuronCombinator_2/SR_reg_129
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y96.BQ      Tcko                  0.164   NeuronCombinator_2/SR_reg<123>
                                                       NeuronCombinator_2/SR_reg_121
    SLICE_X93Y100.BX     net (fanout=2)        0.257   NeuronCombinator_2/SR_reg<121>
    SLICE_X93Y100.CLK    Tckdi       (-Th)     0.066   NeuronCombinator_2/SR_reg<131>
                                                       NeuronCombinator_2/SR_reg_129
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.098ns logic, 0.257ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point CreateWord_1/Reg_I/R1[21].reg_shifted/O_value_0 (SLICE_X37Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CreateWord_1/Reg_I/R1[22].reg_shifted/O_value_0 (FF)
  Destination:          CreateWord_1/Reg_I/R1[21].reg_shifted/O_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (0.827 - 0.557)
  Source Clock:         I_clk_BUFGP rising at 20.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CreateWord_1/Reg_I/R1[22].reg_shifted/O_value_0 to CreateWord_1/Reg_I/R1[21].reg_shifted/O_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y53.AQ      Tcko                  0.141   CreateWord_1/Reg_I/R1[22].reg_shifted/O_value<3>
                                                       CreateWord_1/Reg_I/R1[22].reg_shifted/O_value_0
    SLICE_X37Y49.AX      net (fanout=2)        0.209   CreateWord_1/Reg_I/R1[22].reg_shifted/O_value<0>
    SLICE_X37Y49.CLK     Tckdi       (-Th)     0.070   CreateWord_1/Reg_I/R1[21].reg_shifted/O_value<3>
                                                       CreateWord_1/Reg_I/R1[21].reg_shifted/O_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.071ns logic, 0.209ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_I_clk = PERIOD TIMEGRP "I_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: Ram_I/_n0009<101>/CLK
  Logical resource: Ram_I/Mram_mem17_RAMA/CLK
  Location pin: SLICE_X16Y24.CLK
  Clock network: I_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.900ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.050ns (Tmpw)
  Physical resource: Ram_I/_n0009<101>/CLK
  Logical resource: Ram_I/Mram_mem17_RAMA/CLK
  Location pin: SLICE_X16Y24.CLK
  Clock network: I_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: Ram_I/_n0009<101>/CLK
  Logical resource: Ram_I/Mram_mem17_RAMA_D1/CLK
  Location pin: SLICE_X16Y24.CLK
  Clock network: I_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock I_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I_clk          |   13.121|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 57065294 paths, 0 nets, and 26580 connections

Design statistics:
   Minimum period:  13.121ns{1}   (Maximum frequency:  76.214MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 19 20:59:37 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 862 MB



