<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RUR_NatsuRobo2022: C:/stm32/workspace/NatsuRobo2022/Sugoroku/lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dfsdm.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RUR_NatsuRobo2022
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_414748e41037e74ddb9551ca5eeaf77a.html">NatsuRobo2022</a></li><li class="navelem"><a class="el" href="dir_e8400f7ba17cec6ba04b9ed800c6a70d.html">Sugoroku</a></li><li class="navelem"><a class="el" href="dir_efaa1192ba9feabeb1f2c2d54a007975.html">lib</a></li><li class="navelem"><a class="el" href="dir_3c0a9bf22cb82149662be5730f37751e.html">STM32F4xx_StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_85129cd0b4a922475d03bbe787856d92.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_dfsdm.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__dfsdm_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__dfsdm_8h.html">stm32f4xx_dfsdm.h</a>&quot;</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a>&quot;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#if defined(STM32F412xG)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/* External variables --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/* Private defines -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define CHCFGR_INIT_CLEAR_MASK               (uint32_t) 0xFFFE0F10</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="keywordtype">void</span> DFSDM_DeInit(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>{</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="comment">/* Enable LPTx reset state */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <a class="code hl_function" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(RCC_APB2Periph_DFSDM, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <a class="code hl_function" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(RCC_APB2Periph_DFSDM, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>}</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="keywordtype">void</span> DFSDM_TransceiverInit(DFSDM_Channel_TypeDef* DFSDM_Channelx, DFSDM_TransceiverInitTypeDef* DFSDM_TransceiverInitStruct)</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>{</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    uint32_t tmpreg1 = 0;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    uint32_t tmpreg2 = 0;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_CHANNEL(DFSDM_Channelx));</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_INTERFACE(DFSDM_TransceiverInitStruct-&gt;DFSDM_Interface));    </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_Input_MODE(DFSDM_TransceiverInitStruct-&gt;DFSDM_Input));</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_Redirection_STATE(DFSDM_TransceiverInitStruct-&gt;DFSDM_Redirection));</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_PACK_MODE(DFSDM_TransceiverInitStruct-&gt;DFSDM_PackingMode));    </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_CLOCK(DFSDM_TransceiverInitStruct-&gt;DFSDM_Clock));</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_DATA_RIGHT_BIT_SHIFT(DFSDM_TransceiverInitStruct-&gt;DFSDM_DataRightShift));</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_OFFSET(DFSDM_TransceiverInitStruct-&gt;DFSDM_Offset));</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_CLK_DETECTOR_STATE(DFSDM_TransceiverInitStruct-&gt;DFSDM_CLKAbsenceDetector));</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_SC_DETECTOR_STATE(DFSDM_TransceiverInitStruct-&gt;DFSDM_ShortCircuitDetector));</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="comment">/* Get the DFSDM Channelx CHCFGR1 value */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    tmpreg1 = DFSDM_Channelx-&gt;CHCFGR1;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <span class="comment">/* Clear SITP, CKABEN, SCDEN and SPICKSEL bits */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    tmpreg1 &amp;= CHCFGR_INIT_CLEAR_MASK;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <span class="comment">/* Set or Reset SITP bits according to DFSDM_Interface value */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <span class="comment">/* Set or Reset SPICKSEL bits according to DFSDM_Clock value */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="comment">/* Set or Reset DATMPX bits according to DFSDM_InputMode value */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="comment">/* Set or Reset CHINSEL bits according to DFSDM_Redirection value */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="comment">/* Set or Reset DATPACK bits according to DFSDM_PackingMode value */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="comment">/* Set or Reset CKABEN bit according to DFSDM_CLKAbsenceDetector value */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <span class="comment">/* Set or Reset SCDEN bit according to DFSDM_ShortCircuitDetector value */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    tmpreg1 |= (DFSDM_TransceiverInitStruct-&gt;DFSDM_Interface |</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>                DFSDM_TransceiverInitStruct-&gt;DFSDM_Clock |</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                DFSDM_TransceiverInitStruct-&gt;DFSDM_Input |</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>                DFSDM_TransceiverInitStruct-&gt;DFSDM_Redirection |</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>                DFSDM_TransceiverInitStruct-&gt;DFSDM_PackingMode |</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                DFSDM_TransceiverInitStruct-&gt;DFSDM_CLKAbsenceDetector |</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                DFSDM_TransceiverInitStruct-&gt;DFSDM_ShortCircuitDetector);</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <span class="comment">/* Write to DFSDM Channelx CHCFGR1R */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    DFSDM_Channelx-&gt;CHCFGR1 = tmpreg1;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <span class="comment">/* Get the DFSDM Channelx CHCFGR2 value */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    tmpreg2 = DFSDM_Channelx-&gt;CHCFGR2;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <span class="comment">/* Clear DTRBS and OFFSET bits */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    tmpreg2 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga63ce7c4229cb5c8593ecdb946e241960">DFSDM_CHCFGR2_DTRBS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a5a863edf94aab965cadfb5efb41e83">DFSDM_CHCFGR2_OFFSET</a>);</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="comment">/* Set or Reset DTRBS bits according to DFSDM_DataRightShift value */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <span class="comment">/* Set or Reset OFFSET bits according to DFSDM_Offset value */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    tmpreg2 |= (((DFSDM_TransceiverInitStruct-&gt;DFSDM_DataRightShift) &lt;&lt;3 ) |</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>                ((DFSDM_TransceiverInitStruct-&gt;DFSDM_Offset) &lt;&lt;8 ));</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    <span class="comment">/* Write to DFSDM Channelx CHCFGR1R */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    DFSDM_Channelx-&gt;CHCFGR2 = tmpreg2;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>}</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="keywordtype">void</span> DFSDM_TransceiverStructInit(DFSDM_TransceiverInitTypeDef* DFSDM_TransceiverInitStruct)</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>{</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="comment">/* SPI with rising edge to strobe data is selected as default serial interface */</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    DFSDM_TransceiverInitStruct-&gt;DFSDM_Interface = DFSDM_Interface_SPI_FallingEdge;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <span class="comment">/* Clock coming from internal DFSDM_CKOUT output is selected as default serial clock */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    DFSDM_TransceiverInitStruct-&gt;DFSDM_Clock = DFSDM_Clock_Internal;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    <span class="comment">/* No data right bit-shift is selected as default data right bit-shift */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    DFSDM_TransceiverInitStruct-&gt;DFSDM_DataRightShift = 0x0;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="comment">/* No offset is selected as default offset */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    DFSDM_TransceiverInitStruct-&gt;DFSDM_Offset = 0x0;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <span class="comment">/* Clock Absence Detector is Enabled as default state */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    DFSDM_TransceiverInitStruct-&gt;DFSDM_CLKAbsenceDetector = DFSDM_CLKAbsenceDetector_Enable;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>}</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="keywordtype">void</span> DFSDM_FilterInit(DFSDM_TypeDef* DFSDMx, DFSDM_FilterInitTypeDef* DFSDM_FilterInitStruct)</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>{</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    uint32_t tmpreg1 = 0;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_SINC_ORDER(DFSDM_FilterInitStruct-&gt;DFSDM_SincOrder));</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_SINC_OVRSMPL_RATIO(DFSDM_FilterInitStruct-&gt;DFSDM_FilterOversamplingRatio));</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_INTG_OVRSMPL_RATIO(DFSDM_FilterInitStruct-&gt;DFSDM_IntegratorOversamplingRatio));</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <span class="comment">/* Get the DFSDMx FCR value */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    tmpreg1 = DFSDMx-&gt;FLTFCR;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <span class="comment">/* Clear FORD, FOSR and IOSR bits */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    tmpreg1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga91433a380778edd3d7ea1d051e81a62a">DFSDM_FLTFCR_FORD</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f06d2770c0ebe51576fa82820483454">DFSDM_FLTFCR_FOSR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8128b32ae58ba065c9edb1d9e9531c6f">DFSDM_FLTFCR_IOSR</a>);</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <span class="comment">/* Set or Reset FORD bits according to DFSDM_SincOrder value */</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <span class="comment">/* Set or Reset FOSR bits according to DFSDM_FilterOversamplingRatio value */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <span class="comment">/* Set or Reset IOSR bits according to DFSDM_IntegratorOversamplingRatio value */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    tmpreg1 |= (DFSDM_FilterInitStruct-&gt;DFSDM_SincOrder |</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>               ((DFSDM_FilterInitStruct-&gt;DFSDM_FilterOversamplingRatio -1) &lt;&lt; 16) |</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>               (DFSDM_FilterInitStruct-&gt;DFSDM_IntegratorOversamplingRatio -1));</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <span class="comment">/* Write to DFSDMx FCR */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    DFSDMx-&gt;FLTFCR = tmpreg1;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>}</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="keywordtype">void</span> DFSDM_FilterStructInit(DFSDM_FilterInitTypeDef* DFSDM_FilterInitStruct)</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>{</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <span class="comment">/* Order = 3 is selected as default sinc order */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    DFSDM_FilterInitStruct-&gt;DFSDM_SincOrder = DFSDM_SincOrder_Sinc3;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <span class="comment">/* Ratio = 64 is selected as default oversampling ratio */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    DFSDM_FilterInitStruct-&gt;DFSDM_FilterOversamplingRatio  = 64 ;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <span class="comment">/* Ratio = 4 is selected as default integrator oversampling ratio */</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    DFSDM_FilterInitStruct-&gt;DFSDM_IntegratorOversamplingRatio = 4;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>}</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="keywordtype">void</span> DFSDM_Cmd(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>{</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  {</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    <span class="comment">/* Set the ENABLE bit */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>    DFSDM1_Channel0 -&gt; CHCFGR1 |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad01643e1b9fdae24a6e4a21200a123e6">DFSDM_CHCFGR1_DFSDMEN</a>;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  }</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  {</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <span class="comment">/* Reset the ENABLE bit */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    DFSDM1_Channel0 -&gt; CHCFGR1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad01643e1b9fdae24a6e4a21200a123e6">DFSDM_CHCFGR1_DFSDMEN</a>);</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  }</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>}</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="keywordtype">void</span> DFSDM_ChannelCmd(DFSDM_Channel_TypeDef* DFSDM_Channelx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>{</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_CHANNEL(DFSDM_Channelx));</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  {</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    <span class="comment">/* Set the ENABLE bit */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    DFSDM_Channelx-&gt;CHCFGR1 |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaced1f34e12333509a41e0420e11f47c3">DFSDM_CHCFGR1_CHEN</a>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  }</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  {</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    <span class="comment">/* Reset the ENABLE bit */</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    DFSDM_Channelx-&gt;CHCFGR1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaced1f34e12333509a41e0420e11f47c3">DFSDM_CHCFGR1_CHEN</a>);</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  }</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>}</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="keywordtype">void</span> DFSDM_FilterCmd(DFSDM_TypeDef* DFSDMx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>{</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  {</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    <span class="comment">/* Set the ENABLE bit */</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>    DFSDMx-&gt;FLTCR1 |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga423ecc4eddc6b34c15fa994850bf708d">DFSDM_FLTCR1_DFEN</a>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  }</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  {</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>    <span class="comment">/* Reset the ENABLE bit */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>    DFSDMx-&gt;FLTCR1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga423ecc4eddc6b34c15fa994850bf708d">DFSDM_FLTCR1_DFEN</a>);</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  }</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>}</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="keywordtype">void</span> DFSDM_ConfigClkOutputDivider(uint32_t DFSDM_ClkOutDivision)</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>{</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>    uint32_t tmpreg1 = 0;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_CLOCK_OUT_DIVIDER(DFSDM_ClkOutDivision));</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>    <span class="comment">/* Get the DFSDM_Channel0 CHCFGR1 value */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>    tmpreg1 = DFSDM1_Channel0 -&gt; CHCFGR1;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    <span class="comment">/* Clear the CKOUTDIV bits */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>    tmpreg1 &amp;= (uint32_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf06aaca33a4f9803b8f4a0715ad3a400">DFSDM_CHCFGR1_CKOUTDIV</a>);</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>    <span class="comment">/* Set or Reset the CKOUTDIV bits */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    tmpreg1 |= (uint32_t)((DFSDM_ClkOutDivision - 1) &lt;&lt; 16);</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>    <span class="comment">/* Write to DFSDM Channel0 CHCFGR1 */</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>    DFSDM1_Channel0 -&gt; CHCFGR1 = tmpreg1;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>}</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="keywordtype">void</span> DFSDM_ConfigClkOutputSource(uint32_t DFSDM_ClkOutSource)</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>{</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    uint32_t tmpreg1 = 0;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_CLOCK_OUT_SOURCE(DFSDM_ClkOutSource));</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    <span class="comment">/* Get the DFSDM_Channel0 CHCFGR1 value */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    tmpreg1 = DFSDM1_Channel0 -&gt; CHCFGR1;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    <span class="comment">/* Clear the CKOUTSRC bit */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    tmpreg1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga19d9ddb99bfc5103f56ebd76b7003c0b">DFSDM_CHCFGR1_CKOUTSRC</a>);</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <span class="comment">/* Set or Reset the CKOUTSRC bit */</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    tmpreg1 |= DFSDM_ClkOutSource;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>    <span class="comment">/* Write to DFSDM Channel0 CHCFGR1 */</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    DFSDM1_Channel0 -&gt; CHCFGR1 = tmpreg1;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>}</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="keywordtype">void</span> DFSDM_ConfigBRKAnalogWatchDog(DFSDM_Channel_TypeDef* DFSDM_Channelx, uint32_t DFSDM_SCDBreak_i, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>{</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_CHANNEL(DFSDM_Channelx));</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_SCD_BREAK_SIGNAL(DFSDM_SCDBreak_i));</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  {</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    <span class="comment">/* Set the BKSCD[i] bit */</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>     DFSDM_Channelx -&gt; CHAWSCDR |= DFSDM_SCDBreak_i;</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  }</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  {</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>    <span class="comment">/* Reset the BKSCD[i] bit */</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>    DFSDM_Channelx -&gt; CHAWSCDR &amp;= ~(DFSDM_SCDBreak_i);</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  }</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>}</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="keywordtype">void</span> DFSDM_ConfigBRKShortCircuitDetector(DFSDM_Channel_TypeDef* DFSDM_Channelx, uint32_t DFSDM_SCDBreak_i, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>{</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_CHANNEL(DFSDM_Channelx));</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_SCD_BREAK_SIGNAL(DFSDM_SCDBreak_i));</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  {</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    <span class="comment">/* Set the BKSCD[i] bit */</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>     DFSDM_Channelx -&gt; CHAWSCDR |= DFSDM_SCDBreak_i;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  }</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  {</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    <span class="comment">/* Reset the BKSCD[i] bit */</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    DFSDM_Channelx -&gt; CHAWSCDR &amp;= ~(DFSDM_SCDBreak_i);</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  }</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>}</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="keywordtype">void</span> DFSDM_ConfigShortCircuitThreshold(DFSDM_Channel_TypeDef* DFSDM_Channelx, uint32_t DFSDM_SCDThreshold)</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>{</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    uint32_t tmpreg1 = 0;</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_CHANNEL(DFSDM_Channelx));</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_CSD_THRESHOLD_VALUE(DFSDM_SCDThreshold));</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span> </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>    <span class="comment">/* Get the DFSDM_Channelx AWSCDR value */</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>    tmpreg1 = DFSDM_Channelx -&gt; CHAWSCDR;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    <span class="comment">/* Clear the SCDT bits */</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>    tmpreg1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1b5bd00a908d74debd89428f0959bd03">DFSDM_CHAWSCDR_SCDT</a>);</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>    <span class="comment">/* Set or Reset the SCDT bits */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>    tmpreg1 |= DFSDM_SCDThreshold;</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    <span class="comment">/* Write to DFSDM Channelx AWSCDR */</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    DFSDM_Channelx -&gt; CHAWSCDR = tmpreg1;</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>}</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="keywordtype">void</span> DFSDM_ConfigAnalogWatchdog(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_AWDChannelx, uint32_t DFSDM_AWDFastMode)</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>{</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  uint32_t tmpreg1 = 0;</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  uint32_t tmpreg2 = 0;</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_AWD_CHANNEL(DFSDM_AWDChannelx));</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_AWD_MODE(DFSDM_AWDFastMode));</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <span class="comment">/* Get the DFSDMx CR2 value */</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  tmpreg1 = DFSDMx -&gt; FLTCR2;</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <span class="comment">/* Clear the AWDCH bits */</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  tmpreg1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga19bd17ef9448e6495d84f898a9b8f90f">DFSDM_FLTCR2_AWDCH</a>);</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <span class="comment">/* Set or Reset the AWDCH bits */</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  tmpreg1 |= DFSDM_AWDChannelx;</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  <span class="comment">/* Write to DFSDMx CR2 Register */</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  DFSDMx -&gt; FLTCR2 |= tmpreg1;</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <span class="comment">/* Get the DFSDMx CR1 value */</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  tmpreg2 = DFSDMx-&gt;FLTCR1;</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <span class="comment">/* Clear the AWFSEL bit */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  tmpreg2 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaafdd462a56f4759072952dcf6fdd0a0c">DFSDM_FLTCR1_AWFSEL</a>);</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  <span class="comment">/* Set or Reset the AWFSEL bit */</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  tmpreg2 |= DFSDM_AWDFastMode;</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  <span class="comment">/* Write to DFSDMx CR1 Register */</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  DFSDMx-&gt;FLTCR1 = tmpreg2;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>}</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="keywordtype">void</span> DFSDM_SelectExtremesDetectorChannel(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_ExtremChannelx)</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>{</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  uint32_t tmpreg1 = 0;</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_EXTREM_CHANNEL(DFSDM_ExtremChannelx));</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  <span class="comment">/* Get the DFSDMx CR2 value */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  tmpreg1 = DFSDMx -&gt; FLTCR2;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <span class="comment">/* Clear the EXCH bits */</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  tmpreg1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a1a13644cd06762ad4451c2dd29923d">DFSDM_FLTCR2_EXCH</a>);</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <span class="comment">/* Set or Reset the AWDCH bits */</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  tmpreg1 |= DFSDM_ExtremChannelx;</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <span class="comment">/* Write to DFSDMx CR2 Register */</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  DFSDMx -&gt; FLTCR2 = tmpreg1;</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>}</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>int32_t DFSDM_GetRegularConversionData(DFSDM_TypeDef* DFSDMx)</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>{</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  uint32_t reg = 0;</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  int32_t  value = 0;</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  <span class="comment">/* Get value of data register for regular channel */</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  reg = DFSDMx -&gt; FLTRDATAR;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  <span class="comment">/* Extract conversion value */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  value = ((int32_t)((reg &amp; 0xFFFFFF00) &gt;&gt; 8));</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  <span class="comment">/* Return the conversion result */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  <span class="keywordflow">return</span>  value;</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>}</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>int32_t DFSDM_GetInjectedConversionData(DFSDM_TypeDef* DFSDMx)</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>{</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  uint32_t reg = 0;</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  int32_t  value = 0;</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  <span class="comment">/* Get value of data register for regular channel */</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  reg = DFSDMx -&gt; FLTJDATAR;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  <span class="comment">/* Extract conversion value */</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>  value = ((int32_t)((reg &amp; 0xFFFFFF00) &gt;&gt; 8));</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>  </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <span class="comment">/* Return the conversion result */</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  <span class="keywordflow">return</span>  value;</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>}</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>int32_t DFSDM_GetMaxValue(DFSDM_TypeDef* DFSDMx)</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>{</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <span class="comment">/* Return the highest converted value */</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <span class="keywordflow">return</span>  (((int32_t)(DFSDMx -&gt; FLTEXMAX)) &gt;&gt; 8);</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>}</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>int32_t DFSDM_GetMinValue(DFSDM_TypeDef* DFSDMx)</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>{</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  <span class="comment">/* Return the lowest conversion value */</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  <span class="keywordflow">return</span>  (((int32_t)(DFSDMx -&gt;FLTEXMIN )) &gt;&gt; 8);</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>}</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span> </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>int32_t DFSDM_GetMaxValueChannel(DFSDM_TypeDef* DFSDMx)</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>{</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <span class="comment">/* Return the highest converted value */</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <span class="keywordflow">return</span>  ((DFSDMx -&gt; FLTEXMAX) &amp; (~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd2a135d52cd00623d77280160610107">DFSDM_FLTEXMAX_EXMAXCH</a>));</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>}</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>int32_t DFSDM_GetMinValueChannel(DFSDM_TypeDef* DFSDMx)</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>{</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <span class="comment">/* Return the lowest converted value */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  <span class="keywordflow">return</span>  ((DFSDMx -&gt; FLTEXMIN) &amp; (~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf588faa4a8fa60c29431030ccfd4f601">DFSDM_FLTEXMIN_EXMINCH</a>));</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>}</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>uint32_t DFSDM_GetConversionTime(DFSDM_TypeDef* DFSDMx)</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>{</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <span class="comment">/* Return the lowest converted value */</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <span class="keywordflow">return</span>  ((DFSDMx -&gt; FLTCNVTIMR &gt;&gt; 4) &amp; 0x0FFFFFFF);</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>}</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="keywordtype">void</span> DFSDM_ConfigAWDFilter(DFSDM_Channel_TypeDef* DFSDM_Channelx, uint32_t DFSDM_AWDSincOrder, uint32_t DFSDM_AWDSincOverSampleRatio)</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>{</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>    uint32_t tmpreg1 = 0;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_CHANNEL(DFSDM_Channelx));</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_AWD_SINC_ORDER(DFSDM_AWDSincOrder));</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_AWD_OVRSMPL_RATIO(DFSDM_AWDSincOverSampleRatio));</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>    <span class="comment">/* Get the DFSDM_Channelx CHAWSCDR value */</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    tmpreg1 = DFSDM_Channelx -&gt; CHAWSCDR;</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>    <span class="comment">/* Clear the FORD and FOSR bits */</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>    tmpreg1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacc422e62db991d6b8a9e85a60c13d869">DFSDM_CHAWSCDR_AWFORD</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4189ea28ed783a22d4479308380e3fa8">DFSDM_CHAWSCDR_AWFOSR</a>);</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>    <span class="comment">/* Set or Reset the SCDT bits */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>    tmpreg1 |= (DFSDM_AWDSincOrder | ((DFSDM_AWDSincOverSampleRatio -1) &lt;&lt; 16)) ;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    <span class="comment">/* Write to DFSDM Channelx CHAWSCDR */</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>    DFSDM_Channelx -&gt; CHAWSCDR = tmpreg1;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>}</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>uint32_t DFSDM_GetAWDConversionValue(DFSDM_Channel_TypeDef* DFSDM_Channelx)</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>{</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_CHANNEL(DFSDM_Channelx));</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <span class="comment">/* Return the last analog watchdog filter conversion value */</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <span class="keywordflow">return</span>  DFSDM_Channelx -&gt; CHWDATAR;</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>}</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="keywordtype">void</span> DFSDM_SetAWDThreshold(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_HighThreshold, uint32_t DFSDM_LowThreshold)</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>{</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    uint32_t tmpreg1 = 0;</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    uint32_t tmpreg2 = 0;</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_HIGH_THRESHOLD(DFSDM_HighThreshold));</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_LOW_THRESHOLD(DFSDM_LowThreshold));</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span> </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    <span class="comment">/* Get the DFSDMx AWHTR value */</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    tmpreg1 = DFSDMx -&gt; FLTAWHTR;</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>    <span class="comment">/* Clear the AWHT bits */</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>    tmpreg1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7c544e94da40907dc8a12f31fef5127d">DFSDM_FLTAWHTR_AWHT</a>);</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>    <span class="comment">/* Set or Reset the AWHT bits */</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>    tmpreg1 |= (DFSDM_HighThreshold  &lt;&lt; 8 );</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span> </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>    <span class="comment">/* Write to DFSDMx AWHTR Register */</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>    DFSDMx -&gt; FLTAWHTR = tmpreg1;</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>    <span class="comment">/* Get the DFSDMx AWLTR value */</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>    tmpreg2 = DFSDMx -&gt; FLTAWLTR;</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>    <span class="comment">/* Clear the AWLTR bits */</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>    tmpreg2 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabb2ee6dffc9b12b173b4e7e8f7e3e931">DFSDM_FLTAWLTR_AWLT</a>);</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>    <span class="comment">/* Set or Reset the AWLTR bits */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>    tmpreg2 |= (DFSDM_LowThreshold  &lt;&lt; 8 );</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>    <span class="comment">/* Write to DFSDMx AWLTR Register */</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>    DFSDMx -&gt; FLTAWLTR = tmpreg2;</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>}</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="keywordtype">void</span> DFSDM_SelectInjectedChannel(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_InjectedChannelx)</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>{</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  uint32_t tmpreg1 = 0;</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_INJECT_CHANNEL(DFSDM_InjectedChannelx));</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  <span class="comment">/* Get the DFSDMx JCHGR value */</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  tmpreg1 = DFSDMx -&gt; FLTJCHGR;</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  <span class="comment">/* Clear the JCHGR bits */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  tmpreg1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabf4b96059d73144172cf2340b6619dd7">DFSDM_FLTJCHGR_JCHG</a>);</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <span class="comment">/* Set or Reset the JCHGR bits */</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  tmpreg1 |= DFSDM_InjectedChannelx;</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  <span class="comment">/* Write to DFSDMx JCHGR Register */</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  DFSDMx -&gt; FLTJCHGR |= tmpreg1;</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>}</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="keywordtype">void</span> DFSDM_SelectRegularChannel(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_RegularChannelx)</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>{</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>  uint32_t tmpreg1 = 0;</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span> </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_REGULAR_CHANNEL(DFSDM_RegularChannelx));</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  <span class="comment">/* Get the DFSDMx CR1 value */</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  tmpreg1 = DFSDMx -&gt; FLTCR1;</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  <span class="comment">/* Clear the RCH bits */</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  tmpreg1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a337800ee02a94301bff8989f867c9b">DFSDM_FLTCR1_RCH</a>);</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  <span class="comment">/* Set or Reset the RCH bits */</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  tmpreg1 |= DFSDM_RegularChannelx;</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span> </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  <span class="comment">/* Write to DFSDMx CR1 Register */</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  DFSDMx -&gt; FLTCR1 = tmpreg1;</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>}</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="keywordtype">void</span> DFSDM_StartSoftwareInjectedConversion(DFSDM_TypeDef* DFSDMx)</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>{</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>  <span class="comment">/* Write 1 to DFSDMx CR1 RSWSTAR bit */</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  DFSDMx -&gt; FLTCR1 |=  <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad4fbc194f6878cb1810b86848c53d588">DFSDM_FLTCR1_JSWSTART</a>;</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>}</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="keywordtype">void</span> DFSDM_StartSoftwareRegularConversion(DFSDM_TypeDef* DFSDMx)</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>{</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  <span class="comment">/* Write 1 to DFSDMx CR1 RSWSTAR bit */</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  DFSDMx -&gt; FLTCR1 |=  <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9380339b702b5de8ba81b8e5a35f4ce">DFSDM_FLTCR1_RSWSTART</a>;</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>}</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span> </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="keywordtype">void</span> DFSDM_ConfigInjectedTrigger(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_Trigger, uint32_t DFSDM_TriggerEdge)</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>{</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>  uint32_t tmpreg1 = 0;</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span> </div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>  <span class="keywordflow">if</span> (DFSDMx == DFSDM0)</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>  {</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM0_INJ_TRIGGER(DFSDM_Trigger));</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  }</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  {</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM1_INJ_TRIGGER(DFSDM_Trigger));</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  }</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_TRIGGER_EDGE(DFSDM_TriggerEdge));</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  <span class="comment">/* Get the DFSDMx CR1 value */</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>  tmpreg1 = DFSDMx -&gt; FLTCR1;</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span> </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>  <span class="comment">/* Clear the JEXTSEL &amp; JEXTEN bits */</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>  tmpreg1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58de73c06e689135c3645bc5fbd7f1bf">DFSDM_FLTCR1_JEXTSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga790186025b6086595574861cbb4a7be6">DFSDM_FLTCR1_JEXTEN</a>);</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>  <span class="comment">/* Set or Reset the JEXTSEL &amp; JEXTEN bits */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>  tmpreg1 |= (DFSDM_Trigger | DFSDM_TriggerEdge);</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span> </div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>  <span class="comment">/* Write to DFSDMx CR1 Register */</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  DFSDMx -&gt; FLTCR1 = tmpreg1;</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>}</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="keywordtype">void</span> DFSDM_SynchronousFilter0InjectedStart(DFSDM_TypeDef* DFSDMx)</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>{</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_SYNC_FILTER(DFSDMx));</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span> </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  <span class="comment">/* Write 1 to DFSDMx CR1 JSYNC bit */</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  DFSDMx -&gt; FLTCR1 |=  <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16dd2807004f72158df0ab76f5d71cdf">DFSDM_FLTCR1_JSYNC</a>;</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>}</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="keywordtype">void</span> DFSDM_SynchronousFilter0RegularStart(DFSDM_TypeDef* DFSDMx)</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>{</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_SYNC_FILTER(DFSDMx));</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span> </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  <span class="comment">/* Write 1 to DFSDMx CR1 RSYNC bit */</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>  DFSDMx -&gt; FLTCR1 |=  <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga444f7086b0d5aed04d1786e6e01509f3">DFSDM_FLTCR1_RSYNC</a>;</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>}</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="keywordtype">void</span> DFSDM_RegularContinuousModeCmd(DFSDM_TypeDef* DFSDMx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>{</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span> </div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span> <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  {</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>    <span class="comment">/* Enable the RCONT bit */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>    DFSDMx -&gt; FLTCR1 |=  <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf7443f54c7b9002fa10bec57635baae0">DFSDM_FLTCR1_RCONT</a>;</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  }</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  {</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>    <span class="comment">/* Disable the RCONT bit */</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>    DFSDMx -&gt; FLTCR1 &amp;=  ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf7443f54c7b9002fa10bec57635baae0">DFSDM_FLTCR1_RCONT</a>);</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  }</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>}</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="keywordtype">void</span> DFSDM_FastModeCmd(DFSDM_TypeDef* DFSDMx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>{</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  {</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>    <span class="comment">/* Enable the FAST bit */</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>    DFSDMx -&gt; FLTCR1 |=  <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1b26a11d686215c40b86124618c4e1d6">DFSDM_FLTCR1_FAST</a>;</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>  }</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  {</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>    <span class="comment">/* Disable the FAST bit */</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>    DFSDMx -&gt; FLTCR1 &amp;=  ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1b26a11d686215c40b86124618c4e1d6">DFSDM_FLTCR1_FAST</a>);</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  }</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>}</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="keywordtype">void</span> DFSDM_SelectInjectedConversionMode(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_InjectConvMode)</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>{</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_INJ_CONV_MODE(DFSDM_InjectConvMode));</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  <span class="comment">/* Clear the JSCAN bit */</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  DFSDMx -&gt; FLTCR1 &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga529b30384947f752a33dcad4c42996b4">DFSDM_FLTCR1_JSCAN</a>);</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span> </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  <span class="comment">/* Write to DFSDMx CR1 Register */</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  DFSDMx -&gt; FLTCR1 |= DFSDM_InjectConvMode;</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>}</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span> </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="keywordtype">void</span> DFSDM_DMATransferConfig(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_DMAConversionMode, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>{</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_CONVERSION_MODE(DFSDM_DMAConversionMode));</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span> </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  {</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    <span class="comment">/* Enable the JDMAEN or RDMAEN bit */</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>    DFSDMx -&gt; FLTCR1 |=  (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8fe0de7b362971df2a458926ee30b50b">DFSDM_FLTCR1_JDMAEN</a> &lt;&lt; DFSDM_DMAConversionMode) ;</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  }</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>  {</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>    <span class="comment">/* Disable the JDMAEN or RDMAEN bit */</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    DFSDMx -&gt; FLTCR1 &amp;=  ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8fe0de7b362971df2a458926ee30b50b">DFSDM_FLTCR1_JDMAEN</a> &lt;&lt; DFSDM_DMAConversionMode);</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  }</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>}</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="keywordtype">void</span> DFSDM_ITConfig(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_IT, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span> {</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_IT(DFSDM_IT));</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span> </div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>  {</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>    <span class="comment">/* Enable the Interrupt sources */</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>    DFSDMx-&gt;FLTCR2 |= DFSDM_IT;</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  }</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  {</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>    <span class="comment">/* Disable the Interrupt sources */</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>    DFSDMx-&gt;FLTCR2 &amp;= ~(DFSDM_IT);</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>  }</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>}</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span> </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="keywordtype">void</span> DFSDM_ITClockAbsenceCmd(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span> {</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>  {</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>    <span class="comment">/* Enable the Interrupt source */</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>    DFSDM0-&gt;FLTCR2 |= DFSDM_IT_CKAB;</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  }</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>  {</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>    <span class="comment">/* Disable the Interrupt source */</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>    DFSDM0-&gt;FLTCR2 &amp;= ~(DFSDM_IT_CKAB);</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  }</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>}</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span> </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="keywordtype">void</span> DFSDM_ITShortCircuitDetectorCmd(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span> {</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span> </div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>  {</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>    <span class="comment">/* Enable the Interrupt source */</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>    DFSDM0-&gt;FLTCR2 |= DFSDM_IT_SCD;</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  }</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>  {</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>    <span class="comment">/* Disable the Interrupt source */</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>    DFSDM0-&gt;FLTCR2 &amp;= ~(DFSDM_IT_SCD);</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>  }</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>}</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span> </div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> DFSDM_GetFlagStatus(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_FLAG)</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>{</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_FLAG(DFSDM_FLAG));</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span> </div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  <span class="keywordflow">if</span> ((DFSDMx-&gt;FLTISR &amp; DFSDM_FLAG) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a> )</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>  {</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>  }</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>  {</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>  }</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>}</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span> </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> DFSDM_GetClockAbsenceFlagStatus(uint32_t DFSDM_FLAG_CLKAbsence)</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>{</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span> </div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_CLK_ABS_FLAG(DFSDM_FLAG_CLKAbsence));</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span> </div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>  <span class="keywordflow">if</span> ((DFSDM0-&gt;FLTISR &amp; DFSDM_FLAG_CLKAbsence) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>  {</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>  }</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>  {</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>  }</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>}</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span> </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> DFSDM_GetShortCircuitFlagStatus(uint32_t DFSDM_FLAG_SCD)</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>{</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_SCD_FLAG(DFSDM_FLAG_SCD));</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span> </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  <span class="keywordflow">if</span> ((DFSDM0-&gt;FLTISR &amp; DFSDM_FLAG_SCD) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>  {</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>  }</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>  {</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>  }</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>}</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span> </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> DFSDM_GetWatchdogFlagStatus(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_AWDChannelx, uint8_t DFSDM_Threshold)</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>{</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span> </div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>  <span class="comment">/* Check the parameters */</span>  </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_Threshold(DFSDM_Threshold));</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_AWD_CHANNEL(DFSDM_AWDChannelx));</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span> </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>  <span class="keywordflow">if</span> ((DFSDMx-&gt;FLTAWSR &amp; ((DFSDM_AWDChannelx &gt;&gt; 16) &lt;&lt; DFSDM_Threshold) ) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>  {</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>  }</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>  {</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>  }</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>}</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span> </div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="keywordtype">void</span> DFSDM_ClearFlag(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_CLEARF)</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>{</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_CLEAR_FLAG(DFSDM_CLEARF));</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span> </div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>  <span class="comment">/* Clear the pending Flag Bit */</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>  DFSDMx-&gt;FLTICR |= DFSDM_CLEARF;</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>}</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="keywordtype">void</span> DFSDM_ClearClockAbsenceFlag(uint32_t DFSDM_CLEARF_CLKAbsence)</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>{</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_CLK_ABS_CLEARF(DFSDM_CLEARF_CLKAbsence));</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span> </div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>  <span class="comment">/* Clear the IT pending Flag Bit */</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>  DFSDM0-&gt;FLTICR |= DFSDM_CLEARF_CLKAbsence;</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>}</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span> </div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="keywordtype">void</span> DFSDM_ClearShortCircuitFlag(uint32_t DFSDM_CLEARF_SCD)</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>{</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_SCD_CHANNEL_FLAG(DFSDM_CLEARF_SCD));</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span> </div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  <span class="comment">/* Clear the pending Flag Bit */</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  DFSDM0-&gt;FLTICR |= DFSDM_CLEARF_SCD;</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>}</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span> </div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="keywordtype">void</span> DFSDM_ClearAnalogWatchdogFlag(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_AWDChannelx, uint8_t DFSDM_Threshold)</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>{</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));  </div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_Threshold(DFSDM_Threshold));</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_AWD_CHANNEL(DFSDM_AWDChannelx));</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span> </div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>  <span class="keywordflow">if</span> ((DFSDMx-&gt;FLTAWSR &amp; ((DFSDM_AWDChannelx &gt;&gt; 16) &lt;&lt; DFSDM_Threshold) ) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span> </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  <span class="comment">/* Clear the pending Flag Bit */</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>  DFSDMx-&gt;FLTAWCFR |= (DFSDM_AWDChannelx &gt;&gt; 16) &lt;&lt; DFSDM_Threshold;</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>}</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span> </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> DFSDM_GetITStatus(DFSDM_TypeDef* DFSDMx, uint32_t DFSDM_IT)</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>{</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>  uint32_t itstatus = 0x0, itenable = 0x0;</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span> </div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_ALL_FILTER(DFSDMx));</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_IT(DFSDM_IT));</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span> </div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>  <span class="comment">/* Get the Interrupt Status bit value */</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>  itstatus = DFSDMx-&gt;FLTISR &amp; DFSDM_IT;</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span> </div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>  <span class="comment">/* Check if the Interrupt is enabled */</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  itenable = DFSDMx-&gt;FLTCR2 &amp; DFSDM_IT;</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>  <span class="keywordflow">if</span> ((itstatus != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) &amp;&amp; (itenable != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>))</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>  {</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>  }</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>  {</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>  }</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>}</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span> </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> DFSDM_GetClockAbsenceITStatus(uint32_t DFSDM_IT_CLKAbsence)</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>{</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>  uint32_t itstatus = 0x0, itenable = 0x0;</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span> </div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_CLK_ABS_IT(DFSDM_IT_CLKAbsence));</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span> </div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>  <span class="comment">/* Get the Interrupt Status bit value */</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>  itstatus = DFSDM0-&gt;FLTISR &amp; DFSDM_IT_CLKAbsence;</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span> </div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>  <span class="comment">/* Check if the Interrupt is enabled */</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>  itenable = DFSDM0-&gt;FLTCR2 &amp; DFSDM_IT_CKAB;</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span> </div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>  <span class="keywordflow">if</span> ((itstatus != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) &amp;&amp; (itenable != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>))</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>  {</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>  }</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>  {</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>  }</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>}</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span> </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> DFSDM_GetGetShortCircuitITStatus(uint32_t DFSDM_IT_SCR)</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>{</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>  uint32_t itstatus = 0x0, itenable = 0x0;</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span> </div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DFSDM_SCD_IT(DFSDM_IT_SCR));</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span> </div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>  <span class="comment">/* Get the Interrupt Status bit value */</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>  itstatus = DFSDM0-&gt;FLTISR &amp; DFSDM_IT_SCR;</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span> </div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>  <span class="comment">/* Check if the Interrupt is enabled */</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>  itenable = DFSDM0-&gt;FLTCR2 &amp; DFSDM_IT_SCD;</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span> </div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  <span class="keywordflow">if</span> ((itstatus != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) &amp;&amp; (itenable != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>))</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>  {</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>  }</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>  {</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>  }</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>}</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span> </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span> </div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___exported__types_html_ga39d4411201fb731279ad5a409b2b80d7"><div class="ttname"><a href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="agroup___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00778">stm32f4xx.h:778</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdeci">@ SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdeci">@ ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdeci">@ DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f06d2770c0ebe51576fa82820483454"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f06d2770c0ebe51576fa82820483454">DFSDM_FLTFCR_FOSR</a></div><div class="ttdeci">#define DFSDM_FLTFCR_FOSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04360">stm32f4xx.h:4360</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16dd2807004f72158df0ab76f5d71cdf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16dd2807004f72158df0ab76f5d71cdf">DFSDM_FLTCR1_JSYNC</a></div><div class="ttdeci">#define DFSDM_FLTCR1_JSYNC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04320">stm32f4xx.h:4320</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga19bd17ef9448e6495d84f898a9b8f90f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga19bd17ef9448e6495d84f898a9b8f90f">DFSDM_FLTCR2_AWDCH</a></div><div class="ttdeci">#define DFSDM_FLTCR2_AWDCH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04325">stm32f4xx.h:4325</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga19d9ddb99bfc5103f56ebd76b7003c0b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga19d9ddb99bfc5103f56ebd76b7003c0b">DFSDM_CHCFGR1_CKOUTSRC</a></div><div class="ttdeci">#define DFSDM_CHCFGR1_CKOUTSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04263">stm32f4xx.h:4263</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1a1a13644cd06762ad4451c2dd29923d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a1a13644cd06762ad4451c2dd29923d">DFSDM_FLTCR2_EXCH</a></div><div class="ttdeci">#define DFSDM_FLTCR2_EXCH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04326">stm32f4xx.h:4326</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1b26a11d686215c40b86124618c4e1d6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1b26a11d686215c40b86124618c4e1d6">DFSDM_FLTCR1_FAST</a></div><div class="ttdeci">#define DFSDM_FLTCR1_FAST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04305">stm32f4xx.h:4305</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1b5bd00a908d74debd89428f0959bd03"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1b5bd00a908d74debd89428f0959bd03">DFSDM_CHAWSCDR_SCDT</a></div><div class="ttdeci">#define DFSDM_CHAWSCDR_SCDT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04292">stm32f4xx.h:4292</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4189ea28ed783a22d4479308380e3fa8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4189ea28ed783a22d4479308380e3fa8">DFSDM_CHAWSCDR_AWFOSR</a></div><div class="ttdeci">#define DFSDM_CHAWSCDR_AWFOSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04290">stm32f4xx.h:4290</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga423ecc4eddc6b34c15fa994850bf708d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga423ecc4eddc6b34c15fa994850bf708d">DFSDM_FLTCR1_DFEN</a></div><div class="ttdeci">#define DFSDM_FLTCR1_DFEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04322">stm32f4xx.h:4322</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga444f7086b0d5aed04d1786e6e01509f3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga444f7086b0d5aed04d1786e6e01509f3">DFSDM_FLTCR1_RSYNC</a></div><div class="ttdeci">#define DFSDM_FLTCR1_RSYNC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04308">stm32f4xx.h:4308</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga529b30384947f752a33dcad4c42996b4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga529b30384947f752a33dcad4c42996b4">DFSDM_FLTCR1_JSCAN</a></div><div class="ttdeci">#define DFSDM_FLTCR1_JSCAN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04319">stm32f4xx.h:4319</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga58de73c06e689135c3645bc5fbd7f1bf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga58de73c06e689135c3645bc5fbd7f1bf">DFSDM_FLTCR1_JEXTSEL</a></div><div class="ttdeci">#define DFSDM_FLTCR1_JEXTSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04314">stm32f4xx.h:4314</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga63ce7c4229cb5c8593ecdb946e241960"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga63ce7c4229cb5c8593ecdb946e241960">DFSDM_CHCFGR2_DTRBS</a></div><div class="ttdeci">#define DFSDM_CHCFGR2_DTRBS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04284">stm32f4xx.h:4284</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6a337800ee02a94301bff8989f867c9b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6a337800ee02a94301bff8989f867c9b">DFSDM_FLTCR1_RCH</a></div><div class="ttdeci">#define DFSDM_FLTCR1_RCH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04306">stm32f4xx.h:4306</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga790186025b6086595574861cbb4a7be6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga790186025b6086595574861cbb4a7be6">DFSDM_FLTCR1_JEXTEN</a></div><div class="ttdeci">#define DFSDM_FLTCR1_JEXTEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04311">stm32f4xx.h:4311</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7c544e94da40907dc8a12f31fef5127d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7c544e94da40907dc8a12f31fef5127d">DFSDM_FLTAWHTR_AWHT</a></div><div class="ttdeci">#define DFSDM_FLTAWHTR_AWHT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04373">stm32f4xx.h:4373</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8128b32ae58ba065c9edb1d9e9531c6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8128b32ae58ba065c9edb1d9e9531c6f">DFSDM_FLTFCR_IOSR</a></div><div class="ttdeci">#define DFSDM_FLTFCR_IOSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04361">stm32f4xx.h:4361</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8fe0de7b362971df2a458926ee30b50b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8fe0de7b362971df2a458926ee30b50b">DFSDM_FLTCR1_JDMAEN</a></div><div class="ttdeci">#define DFSDM_FLTCR1_JDMAEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04318">stm32f4xx.h:4318</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga91433a380778edd3d7ea1d051e81a62a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga91433a380778edd3d7ea1d051e81a62a">DFSDM_FLTFCR_FORD</a></div><div class="ttdeci">#define DFSDM_FLTFCR_FORD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04356">stm32f4xx.h:4356</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9a5a863edf94aab965cadfb5efb41e83"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a5a863edf94aab965cadfb5efb41e83">DFSDM_CHCFGR2_OFFSET</a></div><div class="ttdeci">#define DFSDM_CHCFGR2_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04283">stm32f4xx.h:4283</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaafdd462a56f4759072952dcf6fdd0a0c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaafdd462a56f4759072952dcf6fdd0a0c">DFSDM_FLTCR1_AWFSEL</a></div><div class="ttdeci">#define DFSDM_FLTCR1_AWFSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04304">stm32f4xx.h:4304</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9380339b702b5de8ba81b8e5a35f4ce"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9380339b702b5de8ba81b8e5a35f4ce">DFSDM_FLTCR1_RSWSTART</a></div><div class="ttdeci">#define DFSDM_FLTCR1_RSWSTART</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04310">stm32f4xx.h:4310</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabb2ee6dffc9b12b173b4e7e8f7e3e931"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabb2ee6dffc9b12b173b4e7e8f7e3e931">DFSDM_FLTAWLTR_AWLT</a></div><div class="ttdeci">#define DFSDM_FLTAWLTR_AWLT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04377">stm32f4xx.h:4377</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabf4b96059d73144172cf2340b6619dd7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabf4b96059d73144172cf2340b6619dd7">DFSDM_FLTJCHGR_JCHG</a></div><div class="ttdeci">#define DFSDM_FLTJCHGR_JCHG</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04353">stm32f4xx.h:4353</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacc422e62db991d6b8a9e85a60c13d869"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc422e62db991d6b8a9e85a60c13d869">DFSDM_CHAWSCDR_AWFORD</a></div><div class="ttdeci">#define DFSDM_CHAWSCDR_AWFORD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04287">stm32f4xx.h:4287</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaced1f34e12333509a41e0420e11f47c3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaced1f34e12333509a41e0420e11f47c3">DFSDM_CHCFGR1_CHEN</a></div><div class="ttdeci">#define DFSDM_CHCFGR1_CHEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04272">stm32f4xx.h:4272</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad01643e1b9fdae24a6e4a21200a123e6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad01643e1b9fdae24a6e4a21200a123e6">DFSDM_CHCFGR1_DFSDMEN</a></div><div class="ttdeci">#define DFSDM_CHCFGR1_DFSDMEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04262">stm32f4xx.h:4262</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad4fbc194f6878cb1810b86848c53d588"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad4fbc194f6878cb1810b86848c53d588">DFSDM_FLTCR1_JSWSTART</a></div><div class="ttdeci">#define DFSDM_FLTCR1_JSWSTART</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04321">stm32f4xx.h:4321</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadd2a135d52cd00623d77280160610107"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadd2a135d52cd00623d77280160610107">DFSDM_FLTEXMAX_EXMAXCH</a></div><div class="ttdeci">#define DFSDM_FLTEXMAX_EXMAXCH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04390">stm32f4xx.h:4390</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf06aaca33a4f9803b8f4a0715ad3a400"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf06aaca33a4f9803b8f4a0715ad3a400">DFSDM_CHCFGR1_CKOUTDIV</a></div><div class="ttdeci">#define DFSDM_CHCFGR1_CKOUTDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04264">stm32f4xx.h:4264</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf588faa4a8fa60c29431030ccfd4f601"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf588faa4a8fa60c29431030ccfd4f601">DFSDM_FLTEXMIN_EXMINCH</a></div><div class="ttdeci">#define DFSDM_FLTEXMIN_EXMINCH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04394">stm32f4xx.h:4394</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf7443f54c7b9002fa10bec57635baae0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf7443f54c7b9002fa10bec57635baae0">DFSDM_FLTCR1_RCONT</a></div><div class="ttdeci">#define DFSDM_FLTCR1_RCONT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04309">stm32f4xx.h:4309</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_gad94553850ac07106a27ee85fec37efdf"><div class="ttname"><a href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases High Speed APB (APB2) peripheral reset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02309">stm32f4xx_rcc.c:2309</a></div></div>
<div class="ttc" id="astm32f4xx__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__conf_8h_source.html#l00074">stm32f4xx_conf.h:74</a></div></div>
<div class="ttc" id="astm32f4xx__dfsdm_8h_html"><div class="ttname"><a href="stm32f4xx__dfsdm_8h.html">stm32f4xx_dfsdm.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the DFSDM firmware library.</div></div>
<div class="ttc" id="astm32f4xx__rcc_8h_html"><div class="ttname"><a href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
