// Seed: 1754179073
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_7 = 0;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_5[-1];
  wire id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd34
) (
    input  wor  id_0,
    output tri0 id_1,
    input  wand _id_2
);
  logic [7:0] id_4;
  assign id_4 = id_4[id_2 : 1];
  logic id_5 = 1, id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_5,
      id_5,
      id_4,
      id_5,
      id_6,
      id_6,
      id_5,
      id_7,
      id_7
  );
endmodule
