

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu Aug  8 20:04:06 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp3_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.289|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  403|  403|  403|  403|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  401|  401|         3|          1|          1|   400|    yes   |
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    340|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    102|    -|
|Register         |        -|      -|      92|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      92|    442|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_fu_292_p2     |     *    |      0|  0|  13|           4|           3|
    |add_ln10_fu_204_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln13_fu_379_p2       |     +    |      0|  0|  15|           1|           6|
    |add_ln1494_1_fu_328_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_2_fu_349_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln1494_3_fu_367_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_fu_310_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln203_1_fu_442_p2    |     +    |      0|  0|   8|           6|           6|
    |add_ln203_2_fu_456_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln203_fu_410_p2      |     +    |      0|  0|   8|           6|           6|
    |c_fu_373_p2              |     +    |      0|  0|  12|           1|           3|
    |f_fu_210_p2              |     +    |      0|  0|  15|           1|           5|
    |r_fu_260_p2              |     +    |      0|  0|  12|           1|           3|
    |and_ln29_fu_254_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_198_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln13_fu_216_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln1494_1_fu_465_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_2_fu_479_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_3_fu_493_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_fu_420_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln16_fu_248_p2      |   icmp   |      0|  0|   9|           3|           3|
    |or_ln27_fu_339_p2        |    or    |      0|  0|   4|           4|           1|
    |or_ln36_fu_266_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_V_d0        |  select  |      0|  0|  14|           1|          14|
    |select_ln13_fu_385_p3    |  select  |      0|  0|   6|           1|           1|
    |select_ln29_1_fu_471_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_2_fu_485_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_4_fu_222_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln29_5_fu_230_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln29_fu_426_p3    |  select  |      0|  0|  13|           1|          13|
    |select_ln36_1_fu_280_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln36_fu_272_p3    |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_242_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 340|         170|         214|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_158_p4  |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_180_p4  |   9|          2|    3|          6|
    |c_0_reg_187                   |   9|          2|    3|          6|
    |f_0_reg_154                   |   9|          2|    5|         10|
    |indvar_flatten13_reg_143      |   9|          2|    9|         18|
    |indvar_flatten_reg_165        |   9|          2|    6|         12|
    |r_0_reg_176                   |   9|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 102|         22|   37|         76|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln1494_3_reg_549             |  12|   0|   12|          0|
    |add_ln203_2_reg_584              |  10|   0|   10|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |c_0_reg_187                      |   3|   0|    3|          0|
    |f_0_reg_154                      |   5|   0|    5|          0|
    |icmp_ln10_reg_512                |   1|   0|    1|          0|
    |icmp_ln10_reg_512_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten13_reg_143         |   9|   0|    9|          0|
    |indvar_flatten_reg_165           |   6|   0|    6|          0|
    |r_0_reg_176                      |   3|   0|    3|          0|
    |select_ln29_5_reg_521            |   5|   0|    5|          0|
    |select_ln29_reg_569              |  13|   0|   13|          0|
    |select_ln36_1_reg_532            |   3|   0|    3|          0|
    |select_ln36_reg_527              |   3|   0|    3|          0|
    |zext_ln1494_3_reg_539            |  12|   0|   64|         52|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  92|   0|  144|         52|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|conv_out_0_V_address0    | out |   11|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_ce0         | out |    1|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_q0          |  in |   14|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_address1    | out |   11|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_ce1         | out |    1|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_q1          |  in |   14|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_1_V_address0    | out |   10|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_ce0         | out |    1|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_q0          |  in |   14|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_address1    | out |   10|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_ce1         | out |    1|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_q1          |  in |   14|  ap_memory |  conv_out_1_V  |     array    |
|max_pool_out_V_address0  | out |    9|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_ce0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_we0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_d0        | out |   14|  ap_memory | max_pool_out_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

