\doxysubsubsubsection{SYSCFG Exported Macros}
\hypertarget{group___s_y_s_c_f_g___exported___macros}{}\label{group___s_y_s_c_f_g___exported___macros}\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga7d84ff8c28a8a139a2e970c0e9703115}{\+\_\+\+\_\+\+HAL\+\_\+\+GET\+\_\+\+PENDING\+\_\+\+IT}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$IT\+\_\+\+LINE\+\_\+\+SR\mbox{[}((\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+) $>$$>$ 0x18U)\mbox{]} \& ((\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+) \& 0x00\+FFFFFF))
\begin{DoxyCompactList}\small\item\em ISR wrapper check. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga9500619e1ec21659bd32b1dfecd5afc1}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FLASH}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae844133af99402c342767b0406cb874d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE}})
\begin{DoxyCompactList}\small\item\em Main Flash memory mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga59782d94690fd538b25def536c81c3ed}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SYSTEMFLASH}}()~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae844133af99402c342767b0406cb874d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc84f4abe53c4d2516ab017626477817}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}})
\begin{DoxyCompactList}\small\item\em System Flash memory mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga86d36fdb1571fd56ffeecfaed80c6805}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SRAM}}()~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae844133af99402c342767b0406cb874d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51c3dbda77acf522defca9e8b8801a3}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}}\texorpdfstring{$\vert$}{|}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc84f4abe53c4d2516ab017626477817}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}}))
\begin{DoxyCompactList}\small\item\em Embedded SRAM mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga0e71eb2b553f1a7b8172710184a89caa}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+BOOT\+\_\+\+MODE}}()~\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae844133af99402c342767b0406cb874d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE}})
\begin{DoxyCompactList}\small\item\em Return the boot mode as configured by user. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_gab24317e13f473c7c93771ac11ad893c3}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+ECC\+\_\+\+LOCK}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}})
\begin{DoxyCompactList}\small\item\em SYSCFG Break ECC lock. Enable and lock the connection of Flash ECC error connection to TIM1 Break input. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_gaf8339b79c4009bcc95d2582b990d56ec}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+LOCKUP\+\_\+\+LOCK}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}})
\begin{DoxyCompactList}\small\item\em SYSCFG Break Cortex-\/\+M0+ Lockup lock. Enables and locks the connection of Cortex-\/\+M0+ LOCKUP (Hardfault) output to TIM1/15/16/17 Break input. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_gac689c750434ae295da2e2d620a399262}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+SRAMPARITY\+\_\+\+LOCK}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}})
\begin{DoxyCompactList}\small\item\em SYSCFG Break SRAM PARITY lock Enables and locks the SRAM\+\_\+\+PARITY error signal with Break Input of TIMER1/15/16/17. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_gab3fd5c52e58af5f6746de4a8accebe4f}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+RAM\+\_\+\+PARITYCHECK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2 \texorpdfstring{$\vert$}{|}= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}})
\begin{DoxyCompactList}\small\item\em Parity check on RAM disable macro. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga78c5423e17aa4c8cda0872ca3003e71c}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+CLEAR\+\_\+\+FLAG}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}})
\begin{DoxyCompactList}\small\item\em Set the PEF bit to clear the SRAM Parity Error Flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga61181f4b4955f17858475485f8cd366c}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Fast-\/mode Plus driving capability enable/disable macros. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga5f20cbc8ad78101d527209003dc014f2}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga7a4a5add516a37c06fc6aff8abfc7fcd}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+PENDING\+\_\+\+IT}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)~  (\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$IT\+\_\+\+LINE\+\_\+\+SR\mbox{[}((\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+) $>$$>$ 0x18U)\mbox{]} \& ((\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+) \& 0x00\+FFFFFFU))
\begin{DoxyCompactList}\small\item\em ISR wrapper check. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga1c22b551078a6d6320be612046797834}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+IRDA\+\_\+\+ENV\+\_\+\+SELECTION}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em selection of the modulation envelope signal macro, using bits \mbox{[}7\+:6\mbox{]} of SYSCFG\+\_\+\+CFGR1 register \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga2a6e3111893107673904d9cb1aad253b}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+IRDA\+\_\+\+ENV\+\_\+\+SELECTION}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR1) \& 0x000000\+C0U)
\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga2968b3544f3e968630833d10eeb23d96}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+IRDA\+\_\+\+OUT\+\_\+\+POLARITY\+\_\+\+SELECTION}}(\+\_\+\+\_\+\+SEL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em IROut Polarity Selection, using bit\mbox{[}5\mbox{]} of SYSCFG\+\_\+\+CFGR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga0cb1201b6fd6edb681da6e1505cc6f66}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+POLARITY}}()~\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7177e17b6fc0241514b6667d318fe9}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL}})
\begin{DoxyCompactList}\small\item\em Return the IROut Polarity mode as configured by user. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga3b1b9b75d7e98ba9890379f09bf7ef0b}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+BREAK\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Break input to TIM1/15/16/17 capability enable/disable macros. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros_ga046406cfa2083f72aa3ee71141a6532e}{\+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+BREAK\+\_\+\+\_\+)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga7d84ff8c28a8a139a2e970c0e9703115}\label{group___s_y_s_c_f_g___exported___macros_ga7d84ff8c28a8a139a2e970c0e9703115} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_GET\_PENDING\_IT@{\_\_HAL\_GET\_PENDING\_IT}}
\index{\_\_HAL\_GET\_PENDING\_IT@{\_\_HAL\_GET\_PENDING\_IT}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_GET\_PENDING\_IT}{\_\_HAL\_GET\_PENDING\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+GET\+\_\+\+PENDING\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$IT\+\_\+\+LINE\+\_\+\+SR\mbox{[}((\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+) $>$$>$ 0x18U)\mbox{]} \& ((\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+) \& 0x00\+FFFFFF))}



ISR wrapper check. 

\begin{DoxyNote}{Note}
Allow to determine interrupt source per line. 
\end{DoxyNote}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga046406cfa2083f72aa3ee71141a6532e}\label{group___s_y_s_c_f_g___exported___macros_ga046406cfa2083f72aa3ee71141a6532e} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_BREAK\_DISABLE@{\_\_HAL\_SYSCFG\_BREAK\_DISABLE}}
\index{\_\_HAL\_SYSCFG\_BREAK\_DISABLE@{\_\_HAL\_SYSCFG\_BREAK\_DISABLE}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_BREAK\_DISABLE}{\_\_HAL\_SYSCFG\_BREAK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+DISABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+BREAK\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\mbox{\hyperlink{stm32g0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___s_y_s_c_f_g___private___macros_ga123b29e8d38b29577a004e3b0f97d624}{IS\_SYSCFG\_BREAK\_CONFIG}}((\_\_BREAK\_\_)));\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/>CFGR2,\ (\_\_BREAK\_\_));\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_gab24317e13f473c7c93771ac11ad893c3}\label{group___s_y_s_c_f_g___exported___macros_gab24317e13f473c7c93771ac11ad893c3} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_BREAK\_ECC\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_ECC\_LOCK}}
\index{\_\_HAL\_SYSCFG\_BREAK\_ECC\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_ECC\_LOCK}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_BREAK\_ECC\_LOCK}{\_\_HAL\_SYSCFG\_BREAK\_ECC\_LOCK}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+ECC\+\_\+\+LOCK(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}})}



SYSCFG Break ECC lock. Enable and lock the connection of Flash ECC error connection to TIM1 Break input. 

\begin{DoxyNote}{Note}
The selected configuration is locked and can be unlocked only by system reset. 
\end{DoxyNote}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga3b1b9b75d7e98ba9890379f09bf7ef0b}\label{group___s_y_s_c_f_g___exported___macros_ga3b1b9b75d7e98ba9890379f09bf7ef0b} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_BREAK\_ENABLE@{\_\_HAL\_SYSCFG\_BREAK\_ENABLE}}
\index{\_\_HAL\_SYSCFG\_BREAK\_ENABLE@{\_\_HAL\_SYSCFG\_BREAK\_ENABLE}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_BREAK\_ENABLE}{\_\_HAL\_SYSCFG\_BREAK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+BREAK\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\mbox{\hyperlink{stm32g0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___s_y_s_c_f_g___private___macros_ga123b29e8d38b29577a004e3b0f97d624}{IS\_SYSCFG\_BREAK\_CONFIG}}((\_\_BREAK\_\_)));\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/>CFGR2,\ (\_\_BREAK\_\_));\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Break input to TIM1/15/16/17 capability enable/disable macros. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+BREAK\+\_\+\+\_\+} & This parameter can be a value of \doxylink{group___s_y_s_c_f_g___break}{Break} \\
\hline
\end{DoxyParams}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_gaf8339b79c4009bcc95d2582b990d56ec}\label{group___s_y_s_c_f_g___exported___macros_gaf8339b79c4009bcc95d2582b990d56ec} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_BREAK\_LOCKUP\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_LOCKUP\_LOCK}}
\index{\_\_HAL\_SYSCFG\_BREAK\_LOCKUP\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_LOCKUP\_LOCK}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_BREAK\_LOCKUP\_LOCK}{\_\_HAL\_SYSCFG\_BREAK\_LOCKUP\_LOCK}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+LOCKUP\+\_\+\+LOCK(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}})}



SYSCFG Break Cortex-\/\+M0+ Lockup lock. Enables and locks the connection of Cortex-\/\+M0+ LOCKUP (Hardfault) output to TIM1/15/16/17 Break input. 

\begin{DoxyNote}{Note}
The selected configuration is locked and can be unlocked only by system reset. 
\end{DoxyNote}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_gac689c750434ae295da2e2d620a399262}\label{group___s_y_s_c_f_g___exported___macros_gac689c750434ae295da2e2d620a399262} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_BREAK\_SRAMPARITY\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_SRAMPARITY\_LOCK}}
\index{\_\_HAL\_SYSCFG\_BREAK\_SRAMPARITY\_LOCK@{\_\_HAL\_SYSCFG\_BREAK\_SRAMPARITY\_LOCK}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_BREAK\_SRAMPARITY\_LOCK}{\_\_HAL\_SYSCFG\_BREAK\_SRAMPARITY\_LOCK}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+BREAK\+\_\+\+SRAMPARITY\+\_\+\+LOCK(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}})}



SYSCFG Break SRAM PARITY lock Enables and locks the SRAM\+\_\+\+PARITY error signal with Break Input of TIMER1/15/16/17. 

\begin{DoxyNote}{Note}
The selected configuration is locked and can only be unlocked by system reset 
\end{DoxyNote}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga78c5423e17aa4c8cda0872ca3003e71c}\label{group___s_y_s_c_f_g___exported___macros_ga78c5423e17aa4c8cda0872ca3003e71c} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_CLEAR\_FLAG@{\_\_HAL\_SYSCFG\_CLEAR\_FLAG}}
\index{\_\_HAL\_SYSCFG\_CLEAR\_FLAG@{\_\_HAL\_SYSCFG\_CLEAR\_FLAG}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_CLEAR\_FLAG}{\_\_HAL\_SYSCFG\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}})}



Set the PEF bit to clear the SRAM Parity Error Flag. 

\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga5f20cbc8ad78101d527209003dc014f2}\label{group___s_y_s_c_f_g___exported___macros_ga5f20cbc8ad78101d527209003dc014f2} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE@{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE}}
\index{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE@{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE}{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+DISABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\mbox{\hyperlink{stm32g0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___s_y_s_c_f_g___private___macros_ga2d44c67961ec9f4feecec777364c13a0}{IS\_SYSCFG\_FASTMODEPLUS}}((\_\_FASTMODEPLUS\_\_)));\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/>CFGR1,\ (\_\_FASTMODEPLUS\_\_));\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga61181f4b4955f17858475485f8cd366c}\label{group___s_y_s_c_f_g___exported___macros_ga61181f4b4955f17858475485f8cd366c} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE@{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE}}
\index{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE@{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE}{\_\_HAL\_SYSCFG\_FASTMODEPLUS\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+FASTMODEPLUS\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\mbox{\hyperlink{stm32g0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___s_y_s_c_f_g___private___macros_ga2d44c67961ec9f4feecec777364c13a0}{IS\_SYSCFG\_FASTMODEPLUS}}((\_\_FASTMODEPLUS\_\_)));\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/>CFGR1,\ (\_\_FASTMODEPLUS\_\_));\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Fast-\/mode Plus driving capability enable/disable macros. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FASTMODEPLUS\+\_\+\+\_\+} & This parameter can be a value of \doxylink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o}{Fast mode Plus on GPIO} \\
\hline
\end{DoxyParams}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga0e71eb2b553f1a7b8172710184a89caa}\label{group___s_y_s_c_f_g___exported___macros_ga0e71eb2b553f1a7b8172710184a89caa} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE@{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}}
\index{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE@{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}{\_\_HAL\_SYSCFG\_GET\_BOOT\_MODE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+BOOT\+\_\+\+MODE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae844133af99402c342767b0406cb874d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE}})}



Return the boot mode as configured by user. 


\begin{DoxyRetVals}{Return values}
{\em The} & boot mode as configured by user. The returned value can be one of the following values \doxylink{group___s_y_s_c_f_g___boot_mode}{Boot Mode} \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga2a6e3111893107673904d9cb1aad253b}\label{group___s_y_s_c_f_g___exported___macros_ga2a6e3111893107673904d9cb1aad253b} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_GET\_IRDA\_ENV\_SELECTION@{\_\_HAL\_SYSCFG\_GET\_IRDA\_ENV\_SELECTION}}
\index{\_\_HAL\_SYSCFG\_GET\_IRDA\_ENV\_SELECTION@{\_\_HAL\_SYSCFG\_GET\_IRDA\_ENV\_SELECTION}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_GET\_IRDA\_ENV\_SELECTION}{\_\_HAL\_SYSCFG\_GET\_IRDA\_ENV\_SELECTION}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+IRDA\+\_\+\+ENV\+\_\+\+SELECTION(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR1) \& 0x000000\+C0U)}

\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga7a4a5add516a37c06fc6aff8abfc7fcd}\label{group___s_y_s_c_f_g___exported___macros_ga7a4a5add516a37c06fc6aff8abfc7fcd} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_GET\_PENDING\_IT@{\_\_HAL\_SYSCFG\_GET\_PENDING\_IT}}
\index{\_\_HAL\_SYSCFG\_GET\_PENDING\_IT@{\_\_HAL\_SYSCFG\_GET\_PENDING\_IT}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_GET\_PENDING\_IT}{\_\_HAL\_SYSCFG\_GET\_PENDING\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+PENDING\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  (\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$IT\+\_\+\+LINE\+\_\+\+SR\mbox{[}((\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+) $>$$>$ 0x18U)\mbox{]} \& ((\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+) \& 0x00\+FFFFFFU))}



ISR wrapper check. 

\begin{DoxyNote}{Note}
Allow to determine interrupt source per line. 
\end{DoxyNote}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga0cb1201b6fd6edb681da6e1505cc6f66}\label{group___s_y_s_c_f_g___exported___macros_ga0cb1201b6fd6edb681da6e1505cc6f66} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_GET\_POLARITY@{\_\_HAL\_SYSCFG\_GET\_POLARITY}}
\index{\_\_HAL\_SYSCFG\_GET\_POLARITY@{\_\_HAL\_SYSCFG\_GET\_POLARITY}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_GET\_POLARITY}{\_\_HAL\_SYSCFG\_GET\_POLARITY}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+GET\+\_\+\+POLARITY(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7177e17b6fc0241514b6667d318fe9}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL}})}



Return the IROut Polarity mode as configured by user. 


\begin{DoxyRetVals}{Return values}
{\em The} & IROut polarity as configured by user. The returned value can be one of \doxylink{group___h_a_l___i_r___p_o_l___s_e_l}{IR output polarity selection} \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga1c22b551078a6d6320be612046797834}\label{group___s_y_s_c_f_g___exported___macros_ga1c22b551078a6d6320be612046797834} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_IRDA\_ENV\_SELECTION@{\_\_HAL\_SYSCFG\_IRDA\_ENV\_SELECTION}}
\index{\_\_HAL\_SYSCFG\_IRDA\_ENV\_SELECTION@{\_\_HAL\_SYSCFG\_IRDA\_ENV\_SELECTION}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_IRDA\_ENV\_SELECTION}{\_\_HAL\_SYSCFG\_IRDA\_ENV\_SELECTION}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+IRDA\+\_\+\+ENV\+\_\+\+SELECTION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\mbox{\hyperlink{stm32g0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___s_y_s_c_f_g___private___macros_ga782e6d930c80255039b3aaad70890718}{IS\_HAL\_SYSCFG\_IRDA\_ENV\_SEL}}((\_\_SOURCE\_\_)));\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60f9d9a19609cd9f8720a0b07335045}{SYSCFG\_CFGR1\_IR\_MOD}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/>CFGR1,\ (\_\_SOURCE\_\_));\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


selection of the modulation envelope signal macro, using bits \mbox{[}7\+:6\mbox{]} of SYSCFG\+\_\+\+CFGR1 register 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+} & This parameter can be a value of \doxylink{group___h_a_l___i_r___e_n_v___s_e_l}{IR Modulation Envelope signal selection} \\
\hline
\end{DoxyParams}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga2968b3544f3e968630833d10eeb23d96}\label{group___s_y_s_c_f_g___exported___macros_ga2968b3544f3e968630833d10eeb23d96} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_IRDA\_OUT\_POLARITY\_SELECTION@{\_\_HAL\_SYSCFG\_IRDA\_OUT\_POLARITY\_SELECTION}}
\index{\_\_HAL\_SYSCFG\_IRDA\_OUT\_POLARITY\_SELECTION@{\_\_HAL\_SYSCFG\_IRDA\_OUT\_POLARITY\_SELECTION}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_IRDA\_OUT\_POLARITY\_SELECTION}{\_\_HAL\_SYSCFG\_IRDA\_OUT\_POLARITY\_SELECTION}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+IRDA\+\_\+\+OUT\+\_\+\+POLARITY\+\_\+\+SELECTION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SEL\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \mbox{\hyperlink{stm32g0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___s_y_s_c_f_g___private___macros_gaf1f673d4fd68fa7b19334f5350e442d8}{IS\_HAL\_SYSCFG\_IRDA\_POL\_SEL}}((\_\_SEL\_\_)));\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7177e17b6fc0241514b6667d318fe9}{SYSCFG\_CFGR1\_IR\_POL}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/>CFGR1,(\_\_SEL\_\_));\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


IROut Polarity Selection, using bit\mbox{[}5\mbox{]} of SYSCFG\+\_\+\+CFGR1 register. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SEL\+\_\+\+\_\+} & This parameter can be a value of \doxylink{group___h_a_l___i_r___p_o_l___s_e_l}{IR output polarity selection} \\
\hline
\end{DoxyParams}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_gab3fd5c52e58af5f6746de4a8accebe4f}\label{group___s_y_s_c_f_g___exported___macros_gab3fd5c52e58af5f6746de4a8accebe4f} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_RAM\_PARITYCHECK\_DISABLE@{\_\_HAL\_SYSCFG\_RAM\_PARITYCHECK\_DISABLE}}
\index{\_\_HAL\_SYSCFG\_RAM\_PARITYCHECK\_DISABLE@{\_\_HAL\_SYSCFG\_RAM\_PARITYCHECK\_DISABLE}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_RAM\_PARITYCHECK\_DISABLE}{\_\_HAL\_SYSCFG\_RAM\_PARITYCHECK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+RAM\+\_\+\+PARITYCHECK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR2 \texorpdfstring{$\vert$}{|}= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}})}



Parity check on RAM disable macro. 

\begin{DoxyNote}{Note}
Disabling the parity check on RAM locks the configuration bit. To re-\/enable the parity check on RAM perform a system reset. 
\end{DoxyNote}
\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga9500619e1ec21659bd32b1dfecd5afc1}\label{group___s_y_s_c_f_g___exported___macros_ga9500619e1ec21659bd32b1dfecd5afc1} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH}}
\index{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH}{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FLASH(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae844133af99402c342767b0406cb874d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE}})}



Main Flash memory mapped at 0x00000000. 

\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga86d36fdb1571fd56ffeecfaed80c6805}\label{group___s_y_s_c_f_g___exported___macros_ga86d36fdb1571fd56ffeecfaed80c6805} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM}}
\index{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM}{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SRAM(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae844133af99402c342767b0406cb874d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51c3dbda77acf522defca9e8b8801a3}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}}\texorpdfstring{$\vert$}{|}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc84f4abe53c4d2516ab017626477817}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}}))}



Embedded SRAM mapped at 0x00000000. 

\Hypertarget{group___s_y_s_c_f_g___exported___macros_ga59782d94690fd538b25def536c81c3ed}\label{group___s_y_s_c_f_g___exported___macros_ga59782d94690fd538b25def536c81c3ed} 
\index{SYSCFG Exported Macros@{SYSCFG Exported Macros}!\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH}}
\index{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH}!SYSCFG Exported Macros@{SYSCFG Exported Macros}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH}{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SYSTEMFLASH(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/$>$CFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae844133af99402c342767b0406cb874d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc84f4abe53c4d2516ab017626477817}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}})}



System Flash memory mapped at 0x00000000. 

