Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed May 29 23:14:36 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    483.366        0.000                      0                  776        0.016        0.000                      0                  776        4.500        0.000                       0                   283  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        500.000         2.000           
emu_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       483.366        0.000                      0                  529        0.203        0.000                      0                  529        4.500        0.000                       0                   165  
emu_clk_pin       491.398        0.000                      0                   63        0.016        0.000                      0                   63        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       485.150        0.000                      0                  548        0.128        0.000                      0                  548  
dut_clk_pin   emu_clk_pin       489.510        0.000                      0                   33        0.043        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  emu_clk_pin        dut_clk_pin            495.192        0.000                      0                  135        0.205        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        dut_clk_pin                 
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      483.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             483.366ns  (required time - arrival time)
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        15.705ns  (logic 4.405ns (28.048%)  route 11.300ns (71.952%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 504.960 - 500.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.671     5.263    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.135 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.200    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.625 r  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           2.121    10.746    DI_M[7]
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.870 r  _0505_/O
                         net (fo=10, routed)          1.929    12.799    _0016_[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.152    12.951 r  _0665_/O
                         net (fo=1, routed)           0.436    13.387    _0340_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.326    13.713 f  _0663_/O
                         net (fo=1, routed)           0.645    14.359    _0341_[2]
    SLICE_X5Y100         LUT3 (Prop_lut3_I2_O)        0.150    14.509 r  _0658_/O
                         net (fo=5, routed)           1.722    16.230    _0164_[2]
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.356    16.586 r  _1094_/O
                         net (fo=16, routed)          4.382    20.968    _Address[7]
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.547   504.960    u_cpu.clk
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.180   505.139    
                         clock uncertainty           -0.035   505.104    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.770   504.334    Memory.0.6.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.334    
                         arrival time                         -20.968    
  -------------------------------------------------------------------
                         slack                                483.366    

Slack (MET) :             483.700ns  (required time - arrival time)
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.lower/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        15.367ns  (logic 4.405ns (28.665%)  route 10.962ns (71.335%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.671     5.263    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.135 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.200    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.625 r  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           2.121    10.746    DI_M[7]
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.870 r  _0505_/O
                         net (fo=10, routed)          1.929    12.799    _0016_[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.152    12.951 r  _0665_/O
                         net (fo=1, routed)           0.436    13.387    _0340_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.326    13.713 f  _0663_/O
                         net (fo=1, routed)           0.645    14.359    _0341_[2]
    SLICE_X5Y100         LUT3 (Prop_lut3_I2_O)        0.150    14.509 r  _0658_/O
                         net (fo=5, routed)           1.722    16.230    _0164_[2]
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.356    16.586 r  _1094_/O
                         net (fo=16, routed)          4.044    20.630    _Address[7]
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.543   504.956    u_cpu.clk
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.180   505.135    
                         clock uncertainty           -0.035   505.100    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.770   504.330    Memory.0.6.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.330    
                         arrival time                         -20.630    
  -------------------------------------------------------------------
                         slack                                483.700    

Slack (MET) :             484.033ns  (required time - arrival time)
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.3.genblk1.genblk1.upper/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        15.029ns  (logic 4.405ns (29.310%)  route 10.624ns (70.690%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.671     5.263    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.135 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.200    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.625 r  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           2.121    10.746    DI_M[7]
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.870 r  _0505_/O
                         net (fo=10, routed)          1.929    12.799    _0016_[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.152    12.951 r  _0665_/O
                         net (fo=1, routed)           0.436    13.387    _0340_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.326    13.713 f  _0663_/O
                         net (fo=1, routed)           0.645    14.359    _0341_[2]
    SLICE_X5Y100         LUT3 (Prop_lut3_I2_O)        0.150    14.509 r  _0658_/O
                         net (fo=5, routed)           1.722    16.230    _0164_[2]
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.356    16.586 r  _1094_/O
                         net (fo=16, routed)          3.706    20.292    _Address[7]
    RAMB36_X0Y25         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.538   504.951    u_cpu.clk
    RAMB36_X0Y25         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.180   505.130    
                         clock uncertainty           -0.035   505.095    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.770   504.325    Memory.0.3.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.325    
                         arrival time                         -20.292    
  -------------------------------------------------------------------
                         slack                                484.033    

Slack (MET) :             484.368ns  (required time - arrival time)
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.3.genblk1.genblk1.lower/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        14.691ns  (logic 4.405ns (29.984%)  route 10.286ns (70.016%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 504.948 - 500.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.671     5.263    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.135 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.200    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.625 r  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           2.121    10.746    DI_M[7]
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.870 r  _0505_/O
                         net (fo=10, routed)          1.929    12.799    _0016_[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.152    12.951 r  _0665_/O
                         net (fo=1, routed)           0.436    13.387    _0340_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.326    13.713 f  _0663_/O
                         net (fo=1, routed)           0.645    14.359    _0341_[2]
    SLICE_X5Y100         LUT3 (Prop_lut3_I2_O)        0.150    14.509 r  _0658_/O
                         net (fo=5, routed)           1.722    16.230    _0164_[2]
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.356    16.586 r  _1094_/O
                         net (fo=16, routed)          3.368    19.954    _Address[7]
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.535   504.948    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.180   505.127    
                         clock uncertainty           -0.035   505.092    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.770   504.322    Memory.0.3.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.322    
                         arrival time                         -19.954    
  -------------------------------------------------------------------
                         slack                                484.368    

Slack (MET) :             484.641ns  (required time - arrival time)
  Source:                 Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        14.514ns  (logic 4.146ns (28.566%)  route 10.368ns (71.434%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 504.960 - 500.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.667     5.260    u_cpu.clk
    RAMB36_X0Y22         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.132 r  Memory.0.5.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.197    Memory.0.5.genblk1.genblk1.CAS_A
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.622 r  Memory.0.5.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.616    10.238    DI_M[5]
    SLICE_X12Y103        LUT5 (Prop_lut5_I0_O)        0.124    10.362 r  _0583_/O
                         net (fo=10, routed)          1.417    11.779    _0453_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124    11.903 r  _0649_/O
                         net (fo=1, routed)           0.665    12.568    _0336_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    12.692 f  _0647_/O
                         net (fo=1, routed)           1.166    13.858    _0337_[2]
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.154    14.012 r  _0642_/O
                         net (fo=5, routed)           0.864    14.875    _0164_[0]
    SLICE_X9Y99          LUT3 (Prop_lut3_I1_O)        0.323    15.198 r  _1092_/O
                         net (fo=16, routed)          4.575    19.773    _Address[5]
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.547   504.960    u_cpu.clk
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.259   505.219    
                         clock uncertainty           -0.035   505.183    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.769   504.414    Memory.0.6.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.414    
                         arrival time                         -19.773    
  -------------------------------------------------------------------
                         slack                                484.641    

Slack (MET) :             484.668ns  (required time - arrival time)
  Source:                 Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1352_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        15.237ns  (logic 6.481ns (42.534%)  route 8.756ns (57.466%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 504.999 - 500.000 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.675     5.267    u_cpu.clk
    RAMB36_X1Y18         RAMB36E1                                     r  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.139 r  Memory.0.0.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.204    Memory.0.0.genblk1.genblk1.CAS_A
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.629 f  Memory.0.0.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           2.391    11.021    DI_M[0]
    SLICE_X13Y100        LUT5 (Prop_lut5_I1_O)        0.124    11.145 f  _0500_/O
                         net (fo=9, routed)           1.623    12.768    _0322_[3]
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.124    12.892 r  _0815_/O
                         net (fo=3, routed)           0.722    13.615    _0403_[0]
    SLICE_X1Y106         LUT3 (Prop_lut3_I1_O)        0.150    13.765 r  _0809_/O
                         net (fo=3, routed)           0.879    14.643    _0076_[6]
    SLICE_X0Y106         LUT5 (Prop_lut5_I4_O)        0.332    14.975 r  _1128_/O
                         net (fo=1, routed)           0.000    14.975    _0148_
    SLICE_X0Y106         MUXF7 (Prop_muxf7_I0_O)      0.212    15.187 r  _1130_/O
                         net (fo=1, routed)           0.816    16.003    _0253_[0]
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    16.815 r  _1196_/CO[3]
                         net (fo=1, routed)           0.000    16.815    _0252_[3]
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.034 r  _1197_/O[0]
                         net (fo=1, routed)           0.645    17.680    _0255_[4]
    SLICE_X4Y107         LUT6 (Prop_lut6_I2_O)        0.295    17.975 r  _1171_/O
                         net (fo=2, routed)           0.770    18.744    u_cpu.u_ALU8.temp_HC
    SLICE_X3Y105         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    19.357 r  _1194_/O[1]
                         net (fo=2, routed)           0.844    20.201    _0251_[1]
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.303    20.504 r  _1172_/O
                         net (fo=1, routed)           0.000    20.504    _0214_
    SLICE_X4Y105         FDCE                                         r  _1352_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.587   504.999    u_cpu.clk
    SLICE_X4Y105         FDCE                                         r  _1352_/C
                         clock pessimism              0.180   505.179    
                         clock uncertainty           -0.035   505.144    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)        0.029   505.173    _1352_
  -------------------------------------------------------------------
                         required time                        505.173    
                         arrival time                         -20.504    
  -------------------------------------------------------------------
                         slack                                484.668    

Slack (MET) :             484.711ns  (required time - arrival time)
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.5.genblk1.genblk1.upper/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        14.353ns  (logic 4.405ns (30.690%)  route 9.948ns (69.310%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.671     5.263    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.135 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.200    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.625 r  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           2.121    10.746    DI_M[7]
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.870 r  _0505_/O
                         net (fo=10, routed)          1.929    12.799    _0016_[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.152    12.951 r  _0665_/O
                         net (fo=1, routed)           0.436    13.387    _0340_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.326    13.713 f  _0663_/O
                         net (fo=1, routed)           0.645    14.359    _0341_[2]
    SLICE_X5Y100         LUT3 (Prop_lut3_I2_O)        0.150    14.509 r  _0658_/O
                         net (fo=5, routed)           1.722    16.230    _0164_[2]
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.356    16.586 r  _1094_/O
                         net (fo=16, routed)          3.030    19.616    _Address[7]
    RAMB36_X0Y23         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.upper/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.540   504.953    u_cpu.clk
    RAMB36_X0Y23         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.180   505.132    
                         clock uncertainty           -0.035   505.097    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.770   504.327    Memory.0.5.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.327    
                         arrival time                         -19.616    
  -------------------------------------------------------------------
                         slack                                484.711    

Slack (MET) :             484.904ns  (required time - arrival time)
  Source:                 Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        14.176ns  (logic 4.146ns (29.247%)  route 10.030ns (70.753%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.667     5.260    u_cpu.clk
    RAMB36_X0Y22         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.132 r  Memory.0.5.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.197    Memory.0.5.genblk1.genblk1.CAS_A
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.622 r  Memory.0.5.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.616    10.238    DI_M[5]
    SLICE_X12Y103        LUT5 (Prop_lut5_I0_O)        0.124    10.362 r  _0583_/O
                         net (fo=10, routed)          1.417    11.779    _0453_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124    11.903 r  _0649_/O
                         net (fo=1, routed)           0.665    12.568    _0336_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    12.692 f  _0647_/O
                         net (fo=1, routed)           1.166    13.858    _0337_[2]
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.154    14.012 r  _0642_/O
                         net (fo=5, routed)           0.864    14.875    _0164_[0]
    SLICE_X9Y99          LUT3 (Prop_lut3_I1_O)        0.323    15.198 r  _1092_/O
                         net (fo=16, routed)          4.237    19.435    _Address[5]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.552   504.964    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.180   505.144    
                         clock uncertainty           -0.035   505.109    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.769   504.340    Memory.0.7.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.340    
                         arrival time                         -19.435    
  -------------------------------------------------------------------
                         slack                                484.904    

Slack (MET) :             484.975ns  (required time - arrival time)
  Source:                 Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.lower/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        14.176ns  (logic 4.146ns (29.247%)  route 10.030ns (70.753%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.667     5.260    u_cpu.clk
    RAMB36_X0Y22         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.132 r  Memory.0.5.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.197    Memory.0.5.genblk1.genblk1.CAS_A
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.622 r  Memory.0.5.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.616    10.238    DI_M[5]
    SLICE_X12Y103        LUT5 (Prop_lut5_I0_O)        0.124    10.362 r  _0583_/O
                         net (fo=10, routed)          1.417    11.779    _0453_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124    11.903 r  _0649_/O
                         net (fo=1, routed)           0.665    12.568    _0336_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    12.692 f  _0647_/O
                         net (fo=1, routed)           1.166    13.858    _0337_[2]
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.154    14.012 r  _0642_/O
                         net (fo=5, routed)           0.864    14.875    _0164_[0]
    SLICE_X9Y99          LUT3 (Prop_lut3_I1_O)        0.323    15.198 r  _1092_/O
                         net (fo=16, routed)          4.237    19.435    _Address[5]
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.543   504.956    u_cpu.clk
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.259   505.215    
                         clock uncertainty           -0.035   505.179    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.769   504.410    Memory.0.6.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.410    
                         arrival time                         -19.435    
  -------------------------------------------------------------------
                         slack                                484.975    

Slack (MET) :             485.054ns  (required time - arrival time)
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.5.genblk1.genblk1.lower/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        14.015ns  (logic 4.405ns (31.430%)  route 9.610ns (68.570%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 504.957 - 500.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.671     5.263    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.135 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.200    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.625 r  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           2.121    10.746    DI_M[7]
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.870 r  _0505_/O
                         net (fo=10, routed)          1.929    12.799    _0016_[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.152    12.951 r  _0665_/O
                         net (fo=1, routed)           0.436    13.387    _0340_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.326    13.713 f  _0663_/O
                         net (fo=1, routed)           0.645    14.359    _0341_[2]
    SLICE_X5Y100         LUT3 (Prop_lut3_I2_O)        0.150    14.509 r  _0658_/O
                         net (fo=5, routed)           1.722    16.230    _0164_[2]
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.356    16.586 r  _1094_/O
                         net (fo=16, routed)          2.692    19.278    _Address[7]
    RAMB36_X0Y22         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.545   504.957    u_cpu.clk
    RAMB36_X0Y22         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.180   505.137    
                         clock uncertainty           -0.035   505.102    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.770   504.332    Memory.0.5.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.332    
                         arrival time                         -19.278    
  -------------------------------------------------------------------
                         slack                                485.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 _1245_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1351_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.295ns (49.057%)  route 0.306ns (50.943%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.604     1.513    u_cpu.clk
    SLICE_X4Y99          FDCE                                         r  _1245_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  _1245_/Q
                         net (fo=5, routed)           0.210     1.864    _0016_[3]
    SLICE_X5Y102         LUT5 (Prop_lut5_I0_O)        0.045     1.909 r  _0805_/O
                         net (fo=1, routed)           0.097     2.006    _0457_[4]
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.045     2.051 r  _0804_/O
                         net (fo=1, routed)           0.000     2.051    _0236_[15]
    SLICE_X6Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.115 r  _1191_/O[3]
                         net (fo=1, routed)           0.000     2.115    _0237_[15]
    SLICE_X6Y103         FDCE                                         r  _1351_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.867     2.023    u_cpu.clk
    SLICE_X6Y103         FDCE                                         r  _1351_/C
                         clock pessimism             -0.245     1.777    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.134     1.911    _1351_
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _1328_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1328_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1328_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1328_/Q
                         net (fo=1, routed)           0.109     1.762    _0222_[2]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  _1183_/O[2]
                         net (fo=1, routed)           0.000     1.873    _0223_[2]
    SLICE_X89Y101        FDRE                                         r  _1328_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.873     2.029    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1328_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1328_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 _1360_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1410_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.680%)  route 0.230ns (55.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.598     1.508    u_cpu.clk
    SLICE_X3Y105         FDCE                                         r  _1360_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  _1360_/Q
                         net (fo=12, routed)          0.230     1.879    _0070_[4]
    SLICE_X6Y107         LUT5 (Prop_lut5_I1_O)        0.045     1.924 r  _1121_/O
                         net (fo=1, routed)           0.000     1.924    _0184_
    SLICE_X6Y107         FDCE                                         r  _1410_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.866     2.022    u_cpu.clk
    SLICE_X6Y107         FDCE                                         r  _1410_/C
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y107         FDCE (Hold_fdce_C_D)         0.120     1.663    _1410_
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 _1329_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1329_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1329_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1329_/Q
                         net (fo=2, routed)           0.120     1.773    _0222_[3]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  _1183_/O[3]
                         net (fo=1, routed)           0.000     1.881    _0223_[3]
    SLICE_X89Y101        FDRE                                         r  _1329_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.873     2.029    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1329_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1329_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 _1439_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1379_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.297%)  route 0.191ns (50.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.597     1.507    u_cpu.clk
    SLICE_X3Y108         FDCE                                         r  _1439_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  _1439_/Q
                         net (fo=3, routed)           0.191     1.839    u_cpu.adc_sbc
    SLICE_X1Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.884 r  _1124_/O
                         net (fo=1, routed)           0.000     1.884    _0186_
    SLICE_X1Y108         FDCE                                         r  _1379_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.870     2.025    u_cpu.clk
    SLICE_X1Y108         FDCE                                         r  _1379_/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.091     1.614    _1379_
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 _1452_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1408_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.723%)  route 0.203ns (49.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.568     1.478    u_cpu.clk
    SLICE_X8Y109         FDCE                                         r  _1452_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDCE (Prop_fdce_C_Q)         0.164     1.642 f  _1452_/Q
                         net (fo=2, routed)           0.203     1.845    u_cpu.cli
    SLICE_X8Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.890 r  _1175_/O
                         net (fo=1, routed)           0.000     1.890    _0182_
    SLICE_X8Y108         FDCE                                         r  _1408_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.839     1.994    u_cpu.clk
    SLICE_X8Y108         FDCE                                         r  _1408_/C
                         clock pessimism             -0.500     1.494    
    SLICE_X8Y108         FDCE (Hold_fdce_C_D)         0.120     1.614    _1408_
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 _1454_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1409_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.411%)  route 0.198ns (51.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.596     1.506    u_cpu.clk
    SLICE_X7Y109         FDCE                                         r  _1454_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.141     1.647 f  _1454_/Q
                         net (fo=2, routed)           0.198     1.845    u_cpu.cld
    SLICE_X7Y108         LUT5 (Prop_lut5_I0_O)        0.045     1.890 r  _1120_/O
                         net (fo=1, routed)           0.000     1.890    _0181_
    SLICE_X7Y108         FDCE                                         r  _1409_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.866     2.022    u_cpu.clk
    SLICE_X7Y108         FDCE                                         r  _1409_/C
                         clock pessimism             -0.500     1.522    
    SLICE_X7Y108         FDCE (Hold_fdce_C_D)         0.091     1.613    _1409_
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 _1347_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1347_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.598     1.508    u_cpu.clk
    SLICE_X6Y102         FDCE                                         r  _1347_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  _1347_/Q
                         net (fo=4, routed)           0.161     1.833    _0332_[0]
    SLICE_X6Y102         LUT5 (Prop_lut5_I2_O)        0.045     1.878 r  _0792_/O
                         net (fo=1, routed)           0.000     1.878    _0236_[11]
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.942 r  _1190_/O[3]
                         net (fo=1, routed)           0.000     1.942    _0237_[11]
    SLICE_X6Y102         FDCE                                         r  _1347_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.868     2.024    u_cpu.clk
    SLICE_X6Y102         FDCE                                         r  _1347_/C
                         clock pessimism             -0.516     1.508    
    SLICE_X6Y102         FDCE (Hold_fdce_C_D)         0.134     1.642    _1347_
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 _1326_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1326_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1326_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 f  _1326_/Q
                         net (fo=1, routed)           0.156     1.809    counter[0]
    SLICE_X89Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  _1181_/O
                         net (fo=1, routed)           0.000     1.854    _0222_[0]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.924 r  _1183_/O[0]
                         net (fo=1, routed)           0.000     1.924    _0223_[0]
    SLICE_X89Y101        FDRE                                         r  _1326_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.873     2.029    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1326_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1326_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 _1327_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1327_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1327_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1327_/Q
                         net (fo=1, routed)           0.164     1.817    _0222_[1]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.927 r  _1183_/O[1]
                         net (fo=1, routed)           0.000     1.927    _0223_[1]
    SLICE_X89Y101        FDRE                                         r  _1327_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.873     2.029    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1327_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1327_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X1Y18  Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X1Y19  Memory.0.0.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y20  Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y21  Memory.0.1.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y18  Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y19  Memory.0.2.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y24  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y25  Memory.0.3.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y16  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X0Y17  Memory.0.4.genblk1.genblk1.upper/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X9Y101  _1238_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X9Y101  _1238_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X6Y99   _1239_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X6Y99   _1239_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X6Y99   _1240_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X6Y99   _1240_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X6Y99   _1241_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X6Y99   _1241_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X7Y102  _1242_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X7Y102  _1242_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y101  _1238_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y101  _1238_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y99   _1239_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y99   _1239_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y99   _1240_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y99   _1240_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y99   _1241_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y99   _1241_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102  _1242_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102  _1242_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      491.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             491.398ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1315_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 0.982ns (11.731%)  route 7.389ns (88.269%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 505.034 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.758     9.470    _0096_[6]
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.124     9.594 r  _0583_/O
                         net (fo=10, routed)          1.417    11.010    _0453_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124    11.134 r  _0649_/O
                         net (fo=1, routed)           0.665    11.800    _0336_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    11.924 f  _0647_/O
                         net (fo=1, routed)           1.166    13.089    _0337_[2]
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.154    13.243 r  _0642_/O
                         net (fo=5, routed)           0.383    13.626    _0164_[0]
    SLICE_X2Y98          FDRE                                         r  _1315_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.606   505.034    _0273_
    SLICE_X2Y98          FDRE                                         r  _1315_/C
                         clock pessimism              0.259   505.294    
                         clock uncertainty           -0.035   505.258    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)       -0.234   505.024    _1315_
  -------------------------------------------------------------------
                         required time                        505.024    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                491.398    

Slack (MET) :             491.818ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1307_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 1.056ns (13.012%)  route 7.059ns (86.988%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.758     9.470    _0096_[6]
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.124     9.594 r  _0583_/O
                         net (fo=10, routed)          1.415    11.009    _0453_[1]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150    11.159 r  _0688_/O
                         net (fo=1, routed)           0.636    11.795    _0333_[5]
    SLICE_X7Y101         LUT6 (Prop_lut6_I5_O)        0.326    12.121 r  _0687_/O
                         net (fo=4, routed)           1.250    13.371    _0334_[3]
    SLICE_X4Y98          FDRE                                         r  _1307_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X4Y98          FDRE                                         r  _1307_/C
                         clock pessimism              0.259   505.292    
                         clock uncertainty           -0.035   505.256    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.067   505.189    _1307_
  -------------------------------------------------------------------
                         required time                        505.189    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                491.818    

Slack (MET) :             491.982ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1305_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.974ns  (logic 0.828ns (10.384%)  route 7.146ns (89.616%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.236     8.948    _0096_[6]
    SLICE_X12Y104        LUT5 (Prop_lut5_I4_O)        0.124     9.072 r  _0546_/O
                         net (fo=9, routed)           1.835    10.907    _0320_[3]
    SLICE_X6Y104         LUT2 (Prop_lut2_I1_O)        0.124    11.031 r  _0685_/O
                         net (fo=1, routed)           1.019    12.050    _0332_[5]
    SLICE_X6Y99          LUT6 (Prop_lut6_I5_O)        0.124    12.174 r  _0684_/O
                         net (fo=4, routed)           1.056    13.230    _0334_[2]
    SLICE_X5Y98          FDRE                                         r  _1305_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X5Y98          FDRE                                         r  _1305_/C
                         clock pessimism              0.259   505.292    
                         clock uncertainty           -0.035   505.256    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.045   505.211    _1305_
  -------------------------------------------------------------------
                         required time                        505.211    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                491.982    

Slack (MET) :             492.236ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1313_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 0.828ns (10.749%)  route 6.875ns (89.251%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.236     8.948    _0096_[6]
    SLICE_X12Y104        LUT5 (Prop_lut5_I4_O)        0.124     9.072 r  _0546_/O
                         net (fo=9, routed)           2.253    11.325    _0320_[3]
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.124    11.449 f  _0541_/O
                         net (fo=1, routed)           0.582    12.031    _0321_[1]
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124    12.155 r  _0537_/O
                         net (fo=4, routed)           0.803    12.959    AB[3]
    SLICE_X4Y98          FDRE                                         r  _1313_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X4Y98          FDRE                                         r  _1313_/C
                         clock pessimism              0.259   505.292    
                         clock uncertainty           -0.035   505.256    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.061   505.195    _1313_
  -------------------------------------------------------------------
                         required time                        505.195    
                         arrival time                         -12.959    
  -------------------------------------------------------------------
                         slack                                492.236    

Slack (MET) :             492.394ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1317_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 1.208ns (16.463%)  route 6.130ns (83.537%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         2.410     8.121    _0096_[6]
    SLICE_X12Y101        LUT5 (Prop_lut5_I4_O)        0.124     8.245 r  _0505_/O
                         net (fo=10, routed)          1.929    10.174    _0016_[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.152    10.326 r  _0665_/O
                         net (fo=1, routed)           0.436    10.763    _0340_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.326    11.089 f  _0663_/O
                         net (fo=1, routed)           0.645    11.734    _0341_[2]
    SLICE_X5Y100         LUT3 (Prop_lut3_I2_O)        0.150    11.884 r  _0658_/O
                         net (fo=5, routed)           0.709    12.593    _0164_[2]
    SLICE_X4Y97          FDRE                                         r  _1317_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X4Y97          FDRE                                         r  _1317_/C
                         clock pessimism              0.259   505.292    
                         clock uncertainty           -0.035   505.256    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)       -0.269   504.987    _1317_
  -------------------------------------------------------------------
                         required time                        504.987    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                492.394    

Slack (MET) :             493.365ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1304_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 1.062ns (16.144%)  route 5.516ns (83.856%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         2.101     7.812    _0096_[6]
    SLICE_X10Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.936 r  _0641_/O
                         net (fo=9, routed)           1.717     9.653    _0342_[2]
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.150     9.803 r  _0682_/O
                         net (fo=1, routed)           0.266    10.069    _0331_[3]
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.332    10.401 r  _0680_/O
                         net (fo=4, routed)           1.433    11.834    _0334_[1]
    SLICE_X5Y98          FDRE                                         r  _1304_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X5Y98          FDRE                                         r  _1304_/C
                         clock pessimism              0.259   505.292    
                         clock uncertainty           -0.035   505.256    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.058   505.198    _1304_
  -------------------------------------------------------------------
                         required time                        505.198    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                493.365    

Slack (MET) :             493.768ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1308_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 0.704ns (11.444%)  route 5.448ns (88.556%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         2.332     8.043    _0096_[6]
    SLICE_X10Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.167 r  _0512_/O
                         net (fo=14, routed)          1.500     9.667    _0281_[5]
    SLICE_X5Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.791 r  _0511_/O
                         net (fo=4, routed)           1.616    11.407    AB[14]
    SLICE_X4Y98          FDRE                                         r  _1308_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X4Y98          FDRE                                         r  _1308_/C
                         clock pessimism              0.259   505.292    
                         clock uncertainty           -0.035   505.256    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.081   505.175    _1308_
  -------------------------------------------------------------------
                         required time                        505.175    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                493.768    

Slack (MET) :             494.250ns  (required time - arrival time)
  Source:                 _1207_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1303_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 0.890ns (15.829%)  route 4.732ns (84.171%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.630     5.238    _0273_
    SLICE_X12Y103        FDRE                                         r  _1207_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.518     5.756 r  _1207_/Q
                         net (fo=2, routed)           1.311     7.067    DI_P[1]
    SLICE_X12Y103        LUT5 (Prop_lut5_I1_O)        0.124     7.191 r  _0486_/O
                         net (fo=9, routed)           1.958     9.150    _0318_[3]
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     9.274 r  _0677_/O
                         net (fo=1, routed)           0.149     9.423    _0330_[3]
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.124     9.547 r  _0675_/O
                         net (fo=4, routed)           1.314    10.861    _0334_[0]
    SLICE_X7Y99          FDRE                                         r  _1303_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X7Y99          FDRE                                         r  _1303_/C
                         clock pessimism              0.180   505.213    
                         clock uncertainty           -0.035   505.177    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)       -0.067   505.110    _1303_
  -------------------------------------------------------------------
                         required time                        505.110    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                494.250    

Slack (MET) :             494.271ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1312_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.823ns (15.126%)  route 4.618ns (84.874%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         2.101     7.812    _0096_[6]
    SLICE_X10Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.936 r  _0641_/O
                         net (fo=9, routed)           1.340     9.276    _0342_[2]
    SLICE_X4Y100         LUT6 (Prop_lut6_I2_O)        0.124     9.400 f  _0635_/O
                         net (fo=1, routed)           0.488     9.888    _0343_[2]
    SLICE_X4Y100         LUT3 (Prop_lut3_I2_O)        0.119    10.007 r  _0629_/O
                         net (fo=5, routed)           0.690    10.697    _0164_[4]
    SLICE_X4Y97          FDRE                                         r  _1312_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X4Y97          FDRE                                         r  _1312_/C
                         clock pessimism              0.259   505.292    
                         clock uncertainty           -0.035   505.256    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)       -0.289   504.967    _1312_
  -------------------------------------------------------------------
                         required time                        504.967    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                494.271    

Slack (MET) :             494.340ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1309_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.921ns (16.997%)  route 4.497ns (83.003%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         2.410     8.121    _0096_[6]
    SLICE_X12Y101        LUT5 (Prop_lut5_I4_O)        0.124     8.245 r  _0505_/O
                         net (fo=10, routed)          1.537     9.783    _0016_[4]
    SLICE_X5Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.907 r  _0501_/O
                         net (fo=1, routed)           0.000     9.907    _0017_
    SLICE_X5Y99          MUXF7 (Prop_muxf7_I1_O)      0.217    10.124 r  _0502_/O
                         net (fo=4, routed)           0.550    10.674    AB[15]
    SLICE_X4Y97          FDRE                                         r  _1309_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X4Y97          FDRE                                         r  _1309_/C
                         clock pessimism              0.259   505.292    
                         clock uncertainty           -0.035   505.256    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)       -0.242   505.014    _1309_
  -------------------------------------------------------------------
                         required time                        505.014    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                494.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 _1267_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1213_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.697%)  route 0.205ns (59.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X11Y99         FDRE                                         r  _1267_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _1267_/Q
                         net (fo=1, routed)           0.205     1.848    stimIn[1][7]
    SLICE_X11Y100        FDRE                                         r  _1213_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X11Y100        FDRE                                         r  _1213_/C
                         clock pessimism             -0.246     1.766    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.066     1.832    _1213_
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 _1259_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1205_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.148ns (49.409%)  route 0.152ns (50.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X12Y98         FDRE                                         r  _1259_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.148     1.649 r  _1259_/Q
                         net (fo=1, routed)           0.152     1.801    stimIn[0][5]
    SLICE_X13Y100        FDRE                                         r  _1205_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X13Y100        FDRE                                         r  _1205_/C
                         clock pessimism             -0.246     1.766    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.016     1.782    _1205_
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 _1260_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1206_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.664%)  route 0.224ns (61.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X11Y99         FDRE                                         r  _1260_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _1260_/Q
                         net (fo=1, routed)           0.224     1.866    stimIn[1][0]
    SLICE_X13Y100        FDRE                                         r  _1206_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X13Y100        FDRE                                         r  _1206_/C
                         clock pessimism             -0.246     1.766    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.066     1.832    _1206_
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 _1256_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1202_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.918%)  route 0.227ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X12Y98         FDRE                                         r  _1256_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _1256_/Q
                         net (fo=1, routed)           0.227     1.892    stimIn[0][2]
    SLICE_X12Y102        FDRE                                         r  _1202_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X12Y102        FDRE                                         r  _1202_/C
                         clock pessimism             -0.246     1.766    
    SLICE_X12Y102        FDRE (Hold_fdre_C_D)         0.059     1.825    _1202_
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 _1255_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1201_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.262%)  route 0.233ns (58.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X12Y98         FDRE                                         r  _1255_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _1255_/Q
                         net (fo=1, routed)           0.233     1.899    stimIn[0][1]
    SLICE_X12Y103        FDRE                                         r  _1201_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.840     2.011    _0273_
    SLICE_X12Y103        FDRE                                         r  _1201_/C
                         clock pessimism             -0.246     1.765    
    SLICE_X12Y103        FDRE (Hold_fdre_C_D)         0.059     1.824    _1201_
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 _1261_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1207_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.555%)  route 0.261ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X12Y99         FDRE                                         r  _1261_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _1261_/Q
                         net (fo=1, routed)           0.261     1.926    stimIn[1][1]
    SLICE_X12Y103        FDRE                                         r  _1207_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.840     2.011    _0273_
    SLICE_X12Y103        FDRE                                         r  _1207_/C
                         clock pessimism             -0.246     1.765    
    SLICE_X12Y103        FDRE (Hold_fdre_C_D)         0.052     1.817    _1207_
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 _1269_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1215_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X11Y97         FDRE                                         r  _1269_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _1269_/Q
                         net (fo=1, routed)           0.115     1.757    stimIn[2][1]
    SLICE_X9Y98          FDRE                                         r  _1215_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.847     2.018    _0273_
    SLICE_X9Y98          FDRE                                         r  _1215_/C
                         clock pessimism             -0.480     1.538    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.070     1.608    _1215_
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 _1318_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1294_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X13Y101        FDRE                                         r  _1318_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _1318_/Q
                         net (fo=1, routed)           0.101     1.737    _0385_[0]
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.782 r  _0901_/O
                         net (fo=1, routed)           0.000     1.782    _0259_[0]
    SLICE_X14Y101        FDRE                                         r  _1294_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X14Y101        FDRE                                         r  _1294_/C
                         clock pessimism             -0.500     1.511    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.120     1.631    _1294_
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 _1268_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1214_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X15Y98         FDRE                                         r  _1268_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _1268_/Q
                         net (fo=1, routed)           0.099     1.741    stimIn[2][0]
    SLICE_X13Y98         FDRE                                         r  _1214_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.847     2.018    _0273_
    SLICE_X13Y98         FDRE                                         r  _1214_/C
                         clock pessimism             -0.501     1.517    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.072     1.589    _1214_
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 _1265_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1211_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.610%)  route 0.324ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X12Y99         FDRE                                         r  _1265_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _1265_/Q
                         net (fo=1, routed)           0.324     1.989    stimIn[1][5]
    SLICE_X12Y103        FDRE                                         r  _1211_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.840     2.011    _0273_
    SLICE_X12Y103        FDRE                                         r  _1211_/C
                         clock pessimism             -0.246     1.765    
    SLICE_X12Y103        FDRE (Hold_fdre_C_D)         0.063     1.828    _1211_
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _1198_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X13Y98    _1200_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y103   _1201_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y102   _1202_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X13Y98    _1203_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X13Y98    _1204_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X13Y100   _1205_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X13Y100   _1206_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y103   _1207_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X11Y100   _1208_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y98    _1200_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y98    _1200_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y103   _1201_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y103   _1201_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y102   _1202_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y102   _1202_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y98    _1203_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y98    _1203_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y98    _1204_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y98    _1204_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y98    _1200_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y98    _1200_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103   _1201_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103   _1201_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102   _1202_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102   _1202_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y98    _1203_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y98    _1203_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y98    _1204_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y98    _1204_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      485.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             485.150ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        13.750ns  (logic 1.305ns (9.491%)  route 12.445ns (90.509%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 504.960 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.758     9.470    _0096_[6]
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.124     9.594 r  _0583_/O
                         net (fo=10, routed)          1.417    11.010    _0453_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124    11.134 r  _0649_/O
                         net (fo=1, routed)           0.665    11.800    _0336_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    11.924 f  _0647_/O
                         net (fo=1, routed)           1.166    13.089    _0337_[2]
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.154    13.243 r  _0642_/O
                         net (fo=5, routed)           0.864    14.107    _0164_[0]
    SLICE_X9Y99          LUT3 (Prop_lut3_I1_O)        0.323    14.430 r  _1092_/O
                         net (fo=16, routed)          4.575    19.005    _Address[5]
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.547   504.960    u_cpu.clk
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.960    
                         clock uncertainty           -0.035   504.924    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.769   504.155    Memory.0.6.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.155    
                         arrival time                         -19.005    
  -------------------------------------------------------------------
                         slack                                485.150    

Slack (MET) :             485.484ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.lower/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        13.412ns  (logic 1.305ns (9.730%)  route 12.107ns (90.270%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.758     9.470    _0096_[6]
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.124     9.594 r  _0583_/O
                         net (fo=10, routed)          1.417    11.010    _0453_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124    11.134 r  _0649_/O
                         net (fo=1, routed)           0.665    11.800    _0336_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    11.924 f  _0647_/O
                         net (fo=1, routed)           1.166    13.089    _0337_[2]
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.154    13.243 r  _0642_/O
                         net (fo=5, routed)           0.864    14.107    _0164_[0]
    SLICE_X9Y99          LUT3 (Prop_lut3_I1_O)        0.323    14.430 r  _1092_/O
                         net (fo=16, routed)          4.237    18.667    _Address[5]
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.543   504.956    u_cpu.clk
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.920    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.769   504.151    Memory.0.6.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.151    
                         arrival time                         -18.667    
  -------------------------------------------------------------------
                         slack                                485.484    

Slack (MET) :             485.493ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        13.412ns  (logic 1.305ns (9.730%)  route 12.107ns (90.270%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.758     9.470    _0096_[6]
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.124     9.594 r  _0583_/O
                         net (fo=10, routed)          1.417    11.010    _0453_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124    11.134 r  _0649_/O
                         net (fo=1, routed)           0.665    11.800    _0336_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    11.924 f  _0647_/O
                         net (fo=1, routed)           1.166    13.089    _0337_[2]
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.154    13.243 r  _0642_/O
                         net (fo=5, routed)           0.864    14.107    _0164_[0]
    SLICE_X9Y99          LUT3 (Prop_lut3_I1_O)        0.323    14.430 r  _1092_/O
                         net (fo=16, routed)          4.237    18.667    _Address[5]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.552   504.964    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.964    
                         clock uncertainty           -0.035   504.929    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.769   504.160    Memory.0.7.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.160    
                         arrival time                         -18.667    
  -------------------------------------------------------------------
                         slack                                485.493    

Slack (MET) :             485.595ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        13.507ns  (logic 1.180ns (8.736%)  route 12.327ns (91.264%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 504.960 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.758     9.470    _0096_[6]
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.124     9.594 r  _0583_/O
                         net (fo=10, routed)          1.415    11.009    _0453_[1]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150    11.159 r  _0688_/O
                         net (fo=1, routed)           0.636    11.795    _0333_[5]
    SLICE_X7Y101         LUT6 (Prop_lut6_I5_O)        0.326    12.121 r  _0687_/O
                         net (fo=4, routed)           2.418    14.539    _0334_[3]
    SLICE_X11Y98         LUT3 (Prop_lut3_I1_O)        0.124    14.663 r  _1100_/O
                         net (fo=16, routed)          4.100    18.763    _Address[13]
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.547   504.960    u_cpu.clk
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.960    
                         clock uncertainty           -0.035   504.924    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   504.358    Memory.0.6.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.358    
                         arrival time                         -18.763    
  -------------------------------------------------------------------
                         slack                                485.595    

Slack (MET) :             485.651ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        13.456ns  (logic 1.180ns (8.769%)  route 12.276ns (91.231%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 504.964 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.758     9.470    _0096_[6]
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.124     9.594 r  _0583_/O
                         net (fo=10, routed)          1.415    11.009    _0453_[1]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150    11.159 r  _0688_/O
                         net (fo=1, routed)           0.636    11.795    _0333_[5]
    SLICE_X7Y101         LUT6 (Prop_lut6_I5_O)        0.326    12.121 r  _0687_/O
                         net (fo=4, routed)           2.418    14.539    _0334_[3]
    SLICE_X11Y98         LUT3 (Prop_lut3_I1_O)        0.124    14.663 r  _1100_/O
                         net (fo=16, routed)          4.049    18.711    _Address[13]
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.552   504.964    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.964    
                         clock uncertainty           -0.035   504.929    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   504.363    Memory.0.7.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.363    
                         arrival time                         -18.711    
  -------------------------------------------------------------------
                         slack                                485.651    

Slack (MET) :             485.810ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        13.088ns  (logic 1.564ns (11.950%)  route 11.524ns (88.050%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 504.960 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         2.410     8.121    _0096_[6]
    SLICE_X12Y101        LUT5 (Prop_lut5_I4_O)        0.124     8.245 r  _0505_/O
                         net (fo=10, routed)          1.929    10.174    _0016_[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.152    10.326 r  _0665_/O
                         net (fo=1, routed)           0.436    10.763    _0340_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.326    11.089 f  _0663_/O
                         net (fo=1, routed)           0.645    11.734    _0341_[2]
    SLICE_X5Y100         LUT3 (Prop_lut3_I2_O)        0.150    11.884 r  _0658_/O
                         net (fo=5, routed)           1.722    13.606    _0164_[2]
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.356    13.962 r  _1094_/O
                         net (fo=16, routed)          4.382    18.344    _Address[7]
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.547   504.960    u_cpu.clk
    RAMB36_X0Y27         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.960    
                         clock uncertainty           -0.035   504.924    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.770   504.154    Memory.0.6.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.154    
                         arrival time                         -18.344    
  -------------------------------------------------------------------
                         slack                                485.810    

Slack (MET) :             485.817ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.3.genblk1.genblk1.upper/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        13.074ns  (logic 1.305ns (9.982%)  route 11.769ns (90.018%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 504.951 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.758     9.470    _0096_[6]
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.124     9.594 r  _0583_/O
                         net (fo=10, routed)          1.417    11.010    _0453_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124    11.134 r  _0649_/O
                         net (fo=1, routed)           0.665    11.800    _0336_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    11.924 f  _0647_/O
                         net (fo=1, routed)           1.166    13.089    _0337_[2]
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.154    13.243 r  _0642_/O
                         net (fo=5, routed)           0.864    14.107    _0164_[0]
    SLICE_X9Y99          LUT3 (Prop_lut3_I1_O)        0.323    14.430 r  _1092_/O
                         net (fo=16, routed)          3.899    18.329    _Address[5]
    RAMB36_X0Y25         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.538   504.951    u_cpu.clk
    RAMB36_X0Y25         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.951    
                         clock uncertainty           -0.035   504.915    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.769   504.146    Memory.0.3.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.146    
                         arrival time                         -18.329    
  -------------------------------------------------------------------
                         slack                                485.817    

Slack (MET) :             485.834ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        13.074ns  (logic 1.305ns (9.982%)  route 11.769ns (90.018%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 504.967 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.758     9.470    _0096_[6]
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.124     9.594 r  _0583_/O
                         net (fo=10, routed)          1.417    11.010    _0453_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124    11.134 r  _0649_/O
                         net (fo=1, routed)           0.665    11.800    _0336_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    11.924 f  _0647_/O
                         net (fo=1, routed)           1.166    13.089    _0337_[2]
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.154    13.243 r  _0642_/O
                         net (fo=5, routed)           0.864    14.107    _0164_[0]
    SLICE_X9Y99          LUT3 (Prop_lut3_I1_O)        0.323    14.430 r  _1092_/O
                         net (fo=16, routed)          3.899    18.329    _Address[5]
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.555   504.967    u_cpu.clk
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.967    
                         clock uncertainty           -0.035   504.932    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.769   504.163    Memory.0.7.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.163    
                         arrival time                         -18.329    
  -------------------------------------------------------------------
                         slack                                485.834    

Slack (MET) :             485.929ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.lower/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        13.169ns  (logic 1.180ns (8.960%)  route 11.989ns (91.040%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.758     9.470    _0096_[6]
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.124     9.594 r  _0583_/O
                         net (fo=10, routed)          1.415    11.009    _0453_[1]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150    11.159 r  _0688_/O
                         net (fo=1, routed)           0.636    11.795    _0333_[5]
    SLICE_X7Y101         LUT6 (Prop_lut6_I5_O)        0.326    12.121 r  _0687_/O
                         net (fo=4, routed)           2.418    14.539    _0334_[3]
    SLICE_X11Y98         LUT3 (Prop_lut3_I1_O)        0.124    14.663 r  _1100_/O
                         net (fo=16, routed)          3.762    18.425    _Address[13]
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.543   504.956    u_cpu.clk
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.920    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   504.354    Memory.0.6.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.354    
                         arrival time                         -18.425    
  -------------------------------------------------------------------
                         slack                                485.929    

Slack (MET) :             485.992ns  (required time - arrival time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 1.180ns (8.995%)  route 11.938ns (91.005%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 504.967 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.758     9.470    _0096_[6]
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.124     9.594 r  _0583_/O
                         net (fo=10, routed)          1.415    11.009    _0453_[1]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150    11.159 r  _0688_/O
                         net (fo=1, routed)           0.636    11.795    _0333_[5]
    SLICE_X7Y101         LUT6 (Prop_lut6_I5_O)        0.326    12.121 r  _0687_/O
                         net (fo=4, routed)           2.418    14.539    _0334_[3]
    SLICE_X11Y98         LUT3 (Prop_lut3_I1_O)        0.124    14.663 r  _1100_/O
                         net (fo=16, routed)          3.711    18.373    _Address[13]
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.555   504.967    u_cpu.clk
    RAMB36_X0Y15         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.967    
                         clock uncertainty           -0.035   504.932    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   504.366    Memory.0.7.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.366    
                         arrival time                         -18.373    
  -------------------------------------------------------------------
                         slack                                485.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 _1236_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.lower/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.190ns (20.619%)  route 0.731ns (79.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X9Y98          FDRE                                         r  _1236_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _1236_/Q
                         net (fo=1, routed)           0.139     1.781    Mem_Emu_Din[6]
    SLICE_X9Y98          LUT3 (Prop_lut3_I0_O)        0.049     1.830 r  _1109_/O
                         net (fo=2, routed)           0.592     2.423    Memory.0.6.DI_A[0]
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.875     2.030    u_cpu.clk
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.035     2.066    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.229     2.295    Memory.0.6.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 _1209_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1424_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.209ns (26.558%)  route 0.578ns (73.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X12Y102        FDRE                                         r  _1209_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _1209_/Q
                         net (fo=2, routed)           0.578     2.237    DI_P[3]
    SLICE_X12Y104        LUT5 (Prop_lut5_I1_O)        0.045     2.282 r  _0546_/O
                         net (fo=9, routed)           0.000     2.282    _0320_[3]
    SLICE_X12Y104        FDCE                                         r  _1424_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.840     1.995    u_cpu.clk
    SLICE_X12Y104        FDCE                                         r  _1424_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X12Y104        FDCE (Hold_fdce_C_D)         0.121     2.151    _1424_
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 _1233_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.3.genblk1.genblk1.lower/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.183ns (18.439%)  route 0.809ns (81.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X13Y100        FDRE                                         r  _1233_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _1233_/Q
                         net (fo=1, routed)           0.216     1.853    Mem_Emu_Din[3]
    SLICE_X13Y100        LUT3 (Prop_lut3_I0_O)        0.042     1.895 r  _1106_/O
                         net (fo=2, routed)           0.593     2.488    Memory.0.3.DI_A[0]
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.867     2.022    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.035     2.058    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.234     2.292    Memory.0.3.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1426_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.209ns (25.447%)  route 0.612ns (74.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.569     1.494    _0273_
    SLICE_X12Y103        FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.164     1.658 r  _1211_/Q
                         net (fo=2, routed)           0.201     1.859    DI_P[5]
    SLICE_X12Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.904 r  _0583_/O
                         net (fo=10, routed)          0.411     2.316    _0453_[1]
    SLICE_X12Y104        FDCE                                         r  _1426_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.840     1.995    u_cpu.clk
    SLICE_X12Y104        FDCE                                         r  _1426_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X12Y104        FDCE (Hold_fdce_C_D)         0.063     2.093    _1426_
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 _1211_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1417_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.209ns (24.845%)  route 0.632ns (75.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.569     1.494    _0273_
    SLICE_X12Y103        FDRE                                         r  _1211_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.164     1.658 r  _1211_/Q
                         net (fo=2, routed)           0.201     1.859    DI_P[5]
    SLICE_X12Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.904 r  _0583_/O
                         net (fo=10, routed)          0.431     2.335    _0453_[1]
    SLICE_X11Y107        FDRE                                         r  _1417_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.839     1.994    u_cpu.clk
    SLICE_X11Y107        FDRE                                         r  _1417_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X11Y107        FDRE (Hold_fdre_C_D)         0.070     2.099    _1417_
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1344_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.467%)  route 0.666ns (82.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _1203_/Q
                         net (fo=102, routed)         0.666     2.308    _0096_[6]
    SLICE_X6Y102         FDCE                                         r  _1344_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.868     2.024    u_cpu.clk
    SLICE_X6Y102         FDCE                                         r  _1344_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X6Y102         FDCE (Hold_fdce_C_CE)       -0.016     2.043    _1344_
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1345_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.467%)  route 0.666ns (82.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _1203_/Q
                         net (fo=102, routed)         0.666     2.308    _0096_[6]
    SLICE_X6Y102         FDCE                                         r  _1345_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.868     2.024    u_cpu.clk
    SLICE_X6Y102         FDCE                                         r  _1345_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X6Y102         FDCE (Hold_fdce_C_CE)       -0.016     2.043    _1345_
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1346_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.467%)  route 0.666ns (82.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _1203_/Q
                         net (fo=102, routed)         0.666     2.308    _0096_[6]
    SLICE_X6Y102         FDCE                                         r  _1346_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.868     2.024    u_cpu.clk
    SLICE_X6Y102         FDCE                                         r  _1346_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X6Y102         FDCE (Hold_fdce_C_CE)       -0.016     2.043    _1346_
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1347_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.467%)  route 0.666ns (82.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _1203_/Q
                         net (fo=102, routed)         0.666     2.308    _0096_[6]
    SLICE_X6Y102         FDCE                                         r  _1347_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.868     2.024    u_cpu.clk
    SLICE_X6Y102         FDCE                                         r  _1347_/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.035     2.059    
    SLICE_X6Y102         FDCE (Hold_fdce_C_CE)       -0.016     2.043    _1347_
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 _1202_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1463_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.164ns (18.459%)  route 0.724ns (81.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X12Y102        FDRE                                         r  _1202_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _1202_/Q
                         net (fo=2, routed)           0.724     2.384    _0438_[1]
    SLICE_X12Y104        FDCE                                         r  _1463_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.840     1.995    u_cpu.clk
    SLICE_X12Y104        FDCE                                         r  _1463_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X12Y104        FDCE (Hold_fdce_C_D)         0.063     2.093    _1463_
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      489.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             489.510ns  (required time - arrival time)
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1317_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 4.049ns (40.674%)  route 5.906ns (59.326%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.671     5.263    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.135 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.200    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.625 r  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           2.121    10.746    DI_M[7]
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.870 r  _0505_/O
                         net (fo=10, routed)          1.929    12.799    _0016_[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.152    12.951 r  _0665_/O
                         net (fo=1, routed)           0.436    13.387    _0340_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.326    13.713 f  _0663_/O
                         net (fo=1, routed)           0.645    14.359    _0341_[2]
    SLICE_X5Y100         LUT3 (Prop_lut3_I2_O)        0.150    14.509 r  _0658_/O
                         net (fo=5, routed)           0.709    15.218    _0164_[2]
    SLICE_X4Y97          FDRE                                         r  _1317_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X4Y97          FDRE                                         r  _1317_/C
                         clock pessimism              0.000   505.032    
                         clock uncertainty           -0.035   504.997    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)       -0.269   504.728    _1317_
  -------------------------------------------------------------------
                         required time                        504.728    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                                489.510    

Slack (MET) :             489.755ns  (required time - arrival time)
  Source:                 _1330_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1324_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.998ns  (logic 2.175ns (21.755%)  route 7.823ns (78.245%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 505.034 - 500.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.626     5.218    u_cpu.clk
    SLICE_X12Y112        FDCE                                         r  _1330_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDCE (Prop_fdce_C_Q)         0.478     5.696 r  _1330_/Q
                         net (fo=97, routed)          3.785     9.481    _0052_[2]
    SLICE_X8Y104         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575    10.056 r  _1184_/CO[3]
                         net (fo=1, routed)           0.000    10.056    _0225_[3]
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.275 f  _1185_/O[0]
                         net (fo=1, routed)           0.328    10.603    _0227_[4]
    SLICE_X10Y104        LUT6 (Prop_lut6_I2_O)        0.295    10.898 r  _1044_/O
                         net (fo=9, routed)           0.607    11.505    _0344_[5]
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    11.629 f  _1065_/O
                         net (fo=1, routed)           1.395    13.024    _0346_[2]
    SLICE_X5Y102         LUT3 (Prop_lut3_I2_O)        0.152    13.176 f  _1064_/O
                         net (fo=1, routed)           0.700    13.876    _0396_[5]
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.332    14.208 r  _1063_/O
                         net (fo=2, routed)           1.007    15.216    DO[6]
    SLICE_X2Y98          FDRE                                         r  _1324_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.606   505.034    _0273_
    SLICE_X2Y98          FDRE                                         r  _1324_/C
                         clock pessimism              0.000   505.034    
                         clock uncertainty           -0.035   504.999    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)       -0.028   504.971    _1324_
  -------------------------------------------------------------------
                         required time                        504.971    
                         arrival time                         -15.216    
  -------------------------------------------------------------------
                         slack                                489.755    

Slack (MET) :             490.009ns  (required time - arrival time)
  Source:                 _1330_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1318_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 2.169ns (22.555%)  route 7.447ns (77.445%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 504.937 - 500.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.626     5.218    u_cpu.clk
    SLICE_X12Y112        FDCE                                         r  _1330_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDCE (Prop_fdce_C_Q)         0.478     5.696 r  _1330_/Q
                         net (fo=97, routed)          3.785     9.481    _0052_[2]
    SLICE_X8Y104         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575    10.056 r  _1184_/CO[3]
                         net (fo=1, routed)           0.000    10.056    _0225_[3]
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.275 f  _1185_/O[0]
                         net (fo=1, routed)           0.328    10.603    _0227_[4]
    SLICE_X10Y104        LUT6 (Prop_lut6_I2_O)        0.295    10.898 r  _1044_/O
                         net (fo=9, routed)           0.921    11.819    _0344_[5]
    SLICE_X5Y104         LUT6 (Prop_lut6_I5_O)        0.124    11.943 f  _1046_/O
                         net (fo=1, routed)           0.800    12.743    _0345_[2]
    SLICE_X5Y102         LUT3 (Prop_lut3_I2_O)        0.152    12.895 f  _1045_/O
                         net (fo=1, routed)           0.560    13.455    _0391_[5]
    SLICE_X1Y101         LUT6 (Prop_lut6_I5_O)        0.326    13.781 r  _1040_/O
                         net (fo=2, routed)           1.054    14.835    DO[0]
    SLICE_X13Y101        FDRE                                         r  _1318_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.509   504.937    _0273_
    SLICE_X13Y101        FDRE                                         r  _1318_/C
                         clock pessimism              0.000   504.937    
                         clock uncertainty           -0.035   504.901    
    SLICE_X13Y101        FDRE (Setup_fdre_C_D)       -0.058   504.843    _1318_
  -------------------------------------------------------------------
                         required time                        504.843    
                         arrival time                         -14.835    
  -------------------------------------------------------------------
                         slack                                490.009    

Slack (MET) :             490.325ns  (required time - arrival time)
  Source:                 Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1305_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 3.669ns (39.114%)  route 5.711ns (60.886%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.654     5.247    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.119 r  Memory.0.3.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.184    Memory.0.3.genblk1.genblk1.CAS_A
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.609 r  Memory.0.3.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.736    10.345    DI_M[3]
    SLICE_X12Y104        LUT5 (Prop_lut5_I0_O)        0.124    10.469 r  _0546_/O
                         net (fo=9, routed)           1.835    12.304    _0320_[3]
    SLICE_X6Y104         LUT2 (Prop_lut2_I1_O)        0.124    12.428 r  _0685_/O
                         net (fo=1, routed)           1.019    13.447    _0332_[5]
    SLICE_X6Y99          LUT6 (Prop_lut6_I5_O)        0.124    13.571 r  _0684_/O
                         net (fo=4, routed)           1.056    14.627    _0334_[2]
    SLICE_X5Y98          FDRE                                         r  _1305_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X5Y98          FDRE                                         r  _1305_/C
                         clock pessimism              0.000   505.032    
                         clock uncertainty           -0.035   504.997    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.045   504.952    _1305_
  -------------------------------------------------------------------
                         required time                        504.952    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                490.325    

Slack (MET) :             490.370ns  (required time - arrival time)
  Source:                 Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1315_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 3.823ns (41.851%)  route 5.312ns (58.149%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 505.034 - 500.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.667     5.260    u_cpu.clk
    RAMB36_X0Y22         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.132 r  Memory.0.5.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.197    Memory.0.5.genblk1.genblk1.CAS_A
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.622 r  Memory.0.5.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.616    10.238    DI_M[5]
    SLICE_X12Y103        LUT5 (Prop_lut5_I0_O)        0.124    10.362 r  _0583_/O
                         net (fo=10, routed)          1.417    11.779    _0453_[1]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124    11.903 r  _0649_/O
                         net (fo=1, routed)           0.665    12.568    _0336_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.124    12.692 f  _0647_/O
                         net (fo=1, routed)           1.166    13.858    _0337_[2]
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.154    14.012 r  _0642_/O
                         net (fo=5, routed)           0.383    14.395    _0164_[0]
    SLICE_X2Y98          FDRE                                         r  _1315_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.606   505.034    _0273_
    SLICE_X2Y98          FDRE                                         r  _1315_/C
                         clock pessimism              0.000   505.034    
                         clock uncertainty           -0.035   504.999    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)       -0.234   504.765    _1315_
  -------------------------------------------------------------------
                         required time                        504.765    
                         arrival time                         -14.395    
  -------------------------------------------------------------------
                         slack                                490.370    

Slack (MET) :             490.486ns  (required time - arrival time)
  Source:                 _1330_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1322_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 1.815ns (19.704%)  route 7.396ns (80.296%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.626     5.218    u_cpu.clk
    SLICE_X12Y112        FDCE                                         r  _1330_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDCE (Prop_fdce_C_Q)         0.478     5.696 r  _1330_/Q
                         net (fo=97, routed)          3.785     9.481    _0052_[2]
    SLICE_X8Y104         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575    10.056 r  _1184_/CO[3]
                         net (fo=1, routed)           0.000    10.056    _0225_[3]
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.275 f  _1185_/O[0]
                         net (fo=1, routed)           0.328    10.603    _0227_[4]
    SLICE_X10Y104        LUT6 (Prop_lut6_I2_O)        0.295    10.898 r  _1044_/O
                         net (fo=9, routed)           1.261    12.159    _0344_[5]
    SLICE_X7Y103         LUT6 (Prop_lut6_I1_O)        0.124    12.283 f  _1058_/O
                         net (fo=1, routed)           0.859    13.142    _0390_[4]
    SLICE_X3Y103         LUT5 (Prop_lut5_I4_O)        0.124    13.266 r  _1057_/O
                         net (fo=2, routed)           1.163    14.430    DO[4]
    SLICE_X7Y99          FDRE                                         r  _1322_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X7Y99          FDRE                                         r  _1322_/C
                         clock pessimism              0.000   505.032    
                         clock uncertainty           -0.035   504.997    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)       -0.081   504.916    _1322_
  -------------------------------------------------------------------
                         required time                        504.916    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                490.486    

Slack (MET) :             490.498ns  (required time - arrival time)
  Source:                 _1330_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1323_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 1.815ns (19.612%)  route 7.440ns (80.388%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 505.034 - 500.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.626     5.218    u_cpu.clk
    SLICE_X12Y112        FDCE                                         r  _1330_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDCE (Prop_fdce_C_Q)         0.478     5.696 r  _1330_/Q
                         net (fo=97, routed)          3.785     9.481    _0052_[2]
    SLICE_X8Y104         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575    10.056 r  _1184_/CO[3]
                         net (fo=1, routed)           0.000    10.056    _0225_[3]
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.275 f  _1185_/O[0]
                         net (fo=1, routed)           0.328    10.603    _0227_[4]
    SLICE_X10Y104        LUT6 (Prop_lut6_I2_O)        0.295    10.898 r  _1044_/O
                         net (fo=9, routed)           1.440    12.338    _0344_[5]
    SLICE_X7Y103         LUT6 (Prop_lut6_I0_O)        0.124    12.462 f  _1061_/O
                         net (fo=1, routed)           1.268    13.730    _0392_[5]
    SLICE_X1Y100         LUT6 (Prop_lut6_I5_O)        0.124    13.854 r  _1060_/O
                         net (fo=2, routed)           0.619    14.473    DO[5]
    SLICE_X2Y98          FDRE                                         r  _1323_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.606   505.034    _0273_
    SLICE_X2Y98          FDRE                                         r  _1323_/C
                         clock pessimism              0.000   505.034    
                         clock uncertainty           -0.035   504.999    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)       -0.028   504.971    _1323_
  -------------------------------------------------------------------
                         required time                        504.971    
                         arrival time                         -14.473    
  -------------------------------------------------------------------
                         slack                                490.498    

Slack (MET) :             490.580ns  (required time - arrival time)
  Source:                 Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1313_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 3.669ns (40.277%)  route 5.441ns (59.723%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.654     5.247    u_cpu.clk
    RAMB36_X0Y24         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.119 r  Memory.0.3.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.184    Memory.0.3.genblk1.genblk1.CAS_A
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.609 r  Memory.0.3.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           1.736    10.345    DI_M[3]
    SLICE_X12Y104        LUT5 (Prop_lut5_I0_O)        0.124    10.469 r  _0546_/O
                         net (fo=9, routed)           2.253    12.723    _0320_[3]
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.124    12.847 f  _0541_/O
                         net (fo=1, routed)           0.582    13.429    _0321_[1]
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124    13.553 r  _0537_/O
                         net (fo=4, routed)           0.803    14.356    AB[3]
    SLICE_X4Y98          FDRE                                         r  _1313_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X4Y98          FDRE                                         r  _1313_/C
                         clock pessimism              0.000   505.032    
                         clock uncertainty           -0.035   504.997    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.061   504.936    _1313_
  -------------------------------------------------------------------
                         required time                        504.936    
                         arrival time                         -14.356    
  -------------------------------------------------------------------
                         slack                                490.580    

Slack (MET) :             490.586ns  (required time - arrival time)
  Source:                 _1330_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1321_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 1.815ns (19.955%)  route 7.280ns (80.045%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 505.016 - 500.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.626     5.218    u_cpu.clk
    SLICE_X12Y112        FDCE                                         r  _1330_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDCE (Prop_fdce_C_Q)         0.478     5.696 r  _1330_/Q
                         net (fo=97, routed)          3.785     9.481    _0052_[2]
    SLICE_X8Y104         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575    10.056 r  _1184_/CO[3]
                         net (fo=1, routed)           0.000    10.056    _0225_[3]
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.275 r  _1185_/O[0]
                         net (fo=1, routed)           0.328    10.603    _0227_[4]
    SLICE_X10Y104        LUT6 (Prop_lut6_I2_O)        0.295    10.898 f  _1044_/O
                         net (fo=9, routed)           1.110    12.008    _0344_[5]
    SLICE_X5Y103         LUT3 (Prop_lut3_I0_O)        0.124    12.132 r  _1041_/O
                         net (fo=8, routed)           1.186    13.318    _0371_[4]
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.124    13.442 r  _1054_/O
                         net (fo=2, routed)           0.872    14.314    DO[3]
    SLICE_X4Y100         FDRE                                         r  _1321_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.588   505.016    _0273_
    SLICE_X4Y100         FDRE                                         r  _1321_/C
                         clock pessimism              0.000   505.016    
                         clock uncertainty           -0.035   504.980    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)       -0.081   504.899    _1321_
  -------------------------------------------------------------------
                         required time                        504.899    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                490.586    

Slack (MET) :             490.648ns  (required time - arrival time)
  Source:                 Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1308_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 3.545ns (39.338%)  route 5.467ns (60.662%))
  Logic Levels:           3  (LUT5=2 RAMB36E1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 505.032 - 500.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.664     5.257    u_cpu.clk
    RAMB36_X0Y26         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.129 r  Memory.0.6.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.194    Memory.0.6.genblk1.genblk1.CAS_A
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.619 r  Memory.0.6.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           2.285    10.904    DI_M[6]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.124    11.028 r  _0512_/O
                         net (fo=14, routed)          1.500    12.528    _0281_[5]
    SLICE_X5Y103         LUT5 (Prop_lut5_I2_O)        0.124    12.652 r  _0511_/O
                         net (fo=4, routed)           1.616    14.268    AB[14]
    SLICE_X4Y98          FDRE                                         r  _1308_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1494_/O
                         net (fo=1, routed)           1.920   503.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1198_/O
                         net (fo=117, routed)         1.604   505.032    _0273_
    SLICE_X4Y98          FDRE                                         r  _1308_/C
                         clock pessimism              0.000   505.032    
                         clock uncertainty           -0.035   504.997    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.081   504.916    _1308_
  -------------------------------------------------------------------
                         required time                        504.916    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                490.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 _1245_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1309_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.251ns (40.651%)  route 0.366ns (59.349%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.604     1.513    u_cpu.clk
    SLICE_X4Y99          FDCE                                         r  _1245_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  _1245_/Q
                         net (fo=5, routed)           0.161     1.816    _0016_[3]
    SLICE_X5Y99          LUT6 (Prop_lut6_I3_O)        0.045     1.861 r  _0501_/O
                         net (fo=1, routed)           0.000     1.861    _0017_
    SLICE_X5Y99          MUXF7 (Prop_muxf7_I1_O)      0.065     1.926 r  _0502_/O
                         net (fo=4, routed)           0.205     2.131    AB[15]
    SLICE_X4Y97          FDRE                                         r  _1309_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.875     2.046    _0273_
    SLICE_X4Y97          FDRE                                         r  _1309_/C
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.081    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.007     2.088    _1309_
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 _1369_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1316_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.231ns (32.488%)  route 0.480ns (67.512%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.598     1.508    u_cpu.clk
    SLICE_X5Y100         FDCE                                         r  _1369_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  _1369_/Q
                         net (fo=2, routed)           0.072     1.720    _0338_[3]
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.045     1.765 f  _0655_/O
                         net (fo=1, routed)           0.218     1.983    _0339_[2]
    SLICE_X4Y100         LUT3 (Prop_lut3_I2_O)        0.045     2.028 r  _0650_/O
                         net (fo=5, routed)           0.191     2.219    _0164_[1]
    SLICE_X2Y98          FDRE                                         r  _1316_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.878     2.049    _0273_
    SLICE_X2Y98          FDRE                                         r  _1316_/C
                         clock pessimism              0.000     2.049    
                         clock uncertainty            0.035     2.084    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.052     2.136    _1316_
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 _1398_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1320_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.296ns (39.806%)  route 0.448ns (60.194%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.599     1.509    u_cpu.clk
    SLICE_X3Y100         FDCE                                         r  _1398_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  _1398_/Q
                         net (fo=1, routed)           0.158     1.808    u_cpu.AXYS[0][2]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.043     1.851 r  _0632_/O
                         net (fo=2, routed)           0.100     1.951    _0394_[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I0_O)        0.112     2.063 r  _1051_/O
                         net (fo=2, routed)           0.189     2.252    DO[2]
    SLICE_X4Y97          FDRE                                         r  _1320_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.875     2.046    _0273_
    SLICE_X4Y97          FDRE                                         r  _1320_/C
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.081    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.072     2.153    _1320_
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 _1344_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1302_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.209ns (28.869%)  route 0.515ns (71.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.598     1.508    u_cpu.clk
    SLICE_X6Y102         FDCE                                         r  _1344_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  _1344_/Q
                         net (fo=4, routed)           0.325     1.996    _0326_[1]
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.045     2.041 r  _0666_/O
                         net (fo=4, routed)           0.190     2.231    AB[8]
    SLICE_X13Y101        FDRE                                         r  _1302_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.841     2.012    _0273_
    SLICE_X13Y101        FDRE                                         r  _1302_/C
                         clock pessimism              0.000     2.012    
                         clock uncertainty            0.035     2.047    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.066     2.113    _1302_
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 _1395_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1325_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.271ns (34.515%)  route 0.514ns (65.485%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.599     1.509    u_cpu.clk
    SLICE_X3Y101         FDCE                                         r  _1395_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.128     1.637 r  _1395_/Q
                         net (fo=1, routed)           0.138     1.775    u_cpu.AXYS[1][7]
    SLICE_X3Y101         LUT2 (Prop_lut2_I1_O)        0.098     1.873 r  _0659_/O
                         net (fo=3, routed)           0.191     2.064    _0289_[3]
    SLICE_X4Y101         LUT6 (Prop_lut6_I3_O)        0.045     2.109 r  _1066_/O
                         net (fo=2, routed)           0.184     2.294    DO[7]
    SLICE_X4Y98          FDRE                                         r  _1325_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.875     2.046    _0273_
    SLICE_X4Y98          FDRE                                         r  _1325_/C
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.081    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.072     2.153    _1325_
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 _1376_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1323_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.300%)  route 0.584ns (69.700%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.599     1.509    u_cpu.clk
    SLICE_X2Y100         FDCE                                         r  _1376_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164     1.673 r  _1376_/Q
                         net (fo=1, routed)           0.221     1.894    u_cpu.AXYS[3][5]
    SLICE_X2Y100         LUT2 (Prop_lut2_I1_O)        0.045     1.939 r  _0645_/O
                         net (fo=2, routed)           0.136     2.075    _0287_[1]
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.045     2.120 r  _1060_/O
                         net (fo=2, routed)           0.227     2.347    DO[5]
    SLICE_X2Y98          FDRE                                         r  _1323_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.878     2.049    _0273_
    SLICE_X2Y98          FDRE                                         r  _1323_/C
                         clock pessimism              0.000     2.049    
                         clock uncertainty            0.035     2.084    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.063     2.147    _1323_
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 _1389_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1319_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.302ns (36.176%)  route 0.533ns (63.824%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.598     1.508    u_cpu.clk
    SLICE_X4Y102         FDCE                                         r  _1389_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  _1389_/Q
                         net (fo=2, routed)           0.228     1.877    _0319_[0]
    SLICE_X4Y103         LUT2 (Prop_lut2_I1_O)        0.049     1.926 r  _0819_/O
                         net (fo=2, routed)           0.080     2.005    _0377_[1]
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.112     2.117 r  _1048_/O
                         net (fo=2, routed)           0.225     2.342    DO[1]
    SLICE_X7Y100         FDRE                                         r  _1319_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.868     2.040    _0273_
    SLICE_X7Y100         FDRE                                         r  _1319_/C
                         clock pessimism              0.000     2.040    
                         clock uncertainty            0.035     2.075    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.066     2.141    _1319_
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 _1392_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1314_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.190ns (23.729%)  route 0.611ns (76.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.598     1.508    u_cpu.clk
    SLICE_X4Y102         FDCE                                         r  _1392_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  _1392_/Q
                         net (fo=2, routed)           0.341     1.989    _0328_[0]
    SLICE_X8Y101         LUT3 (Prop_lut3_I0_O)        0.049     2.038 r  _0527_/O
                         net (fo=4, routed)           0.270     2.308    _0334_[4]
    SLICE_X8Y97          FDRE                                         r  _1314_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.847     2.018    _0273_
    SLICE_X8Y97          FDRE                                         r  _1314_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)        -0.005     2.048    _1314_
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 _1374_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1321_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.362ns (39.196%)  route 0.562ns (60.804%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.599     1.509    u_cpu.clk
    SLICE_X2Y102         FDCE                                         r  _1374_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.164     1.673 r  _1374_/Q
                         net (fo=1, routed)           0.116     1.789    u_cpu.AXYS[3][3]
    SLICE_X2Y102         MUXF7 (Prop_muxf7_S_O)       0.090     1.879 r  _0540_/O
                         net (fo=2, routed)           0.150     2.028    _0371_[3]
    SLICE_X2Y101         LUT6 (Prop_lut6_I3_O)        0.108     2.136 r  _1054_/O
                         net (fo=2, routed)           0.296     2.432    DO[3]
    SLICE_X4Y100         FDRE                                         r  _1321_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.868     2.040    _0273_
    SLICE_X4Y100         FDRE                                         r  _1321_/C
                         clock pessimism              0.000     2.040    
                         clock uncertainty            0.035     2.075    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.066     2.141    _1321_
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Memory.0.2.genblk1.genblk1.upper/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1248_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.585ns (63.755%)  route 0.333ns (36.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.618     1.528    u_cpu.clk
    RAMB36_X0Y19         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.upper/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.113 r  Memory.0.2.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           0.333     2.445    DI_M[2]
    SLICE_X5Y97          FDRE                                         r  _1248_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.875     2.046    _0273_
    SLICE_X5Y97          FDRE                                         r  _1248_/C
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.081    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.070     2.151    _1248_
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      495.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             495.192ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1243_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.456ns (11.090%)  route 3.656ns (88.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 f  _1200_/Q
                         net (fo=136, routed)         3.656     9.367    _0437_[0]
    SLICE_X5Y100         FDCE                                         f  _1243_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X5Y100         FDCE                                         r  _1243_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X5Y100         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1243_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                495.192    

Slack (MET) :             495.192ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1369_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.456ns (11.090%)  route 3.656ns (88.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 f  _1200_/Q
                         net (fo=136, routed)         3.656     9.367    _0437_[0]
    SLICE_X5Y100         FDCE                                         f  _1369_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X5Y100         FDCE                                         r  _1369_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X5Y100         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1369_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                495.192    

Slack (MET) :             495.192ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1370_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.456ns (11.090%)  route 3.656ns (88.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 f  _1200_/Q
                         net (fo=136, routed)         3.656     9.367    _0437_[0]
    SLICE_X5Y100         FDCE                                         f  _1370_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X5Y100         FDCE                                         r  _1370_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X5Y100         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1370_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                495.192    

Slack (MET) :             495.194ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1398_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.456ns (11.089%)  route 3.656ns (88.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 505.002 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 f  _1200_/Q
                         net (fo=136, routed)         3.656     9.368    _0437_[0]
    SLICE_X3Y100         FDCE                                         f  _1398_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.590   505.002    u_cpu.clk
    SLICE_X3Y100         FDCE                                         r  _1398_/C
                         clock pessimism              0.000   505.002    
                         clock uncertainty           -0.035   504.967    
    SLICE_X3Y100         FDCE (Recov_fdce_C_CLR)     -0.405   504.562    _1398_
  -------------------------------------------------------------------
                         required time                        504.562    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                495.194    

Slack (MET) :             495.194ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1403_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.456ns (11.089%)  route 3.656ns (88.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 505.002 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 f  _1200_/Q
                         net (fo=136, routed)         3.656     9.368    _0437_[0]
    SLICE_X3Y100         FDCE                                         f  _1403_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.590   505.002    u_cpu.clk
    SLICE_X3Y100         FDCE                                         r  _1403_/C
                         clock pessimism              0.000   505.002    
                         clock uncertainty           -0.035   504.967    
    SLICE_X3Y100         FDCE (Recov_fdce_C_CLR)     -0.405   504.562    _1403_
  -------------------------------------------------------------------
                         required time                        504.562    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                495.194    

Slack (MET) :             495.280ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1373_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.456ns (11.089%)  route 3.656ns (88.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 505.002 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 f  _1200_/Q
                         net (fo=136, routed)         3.656     9.368    _0437_[0]
    SLICE_X2Y100         FDCE                                         f  _1373_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.590   505.002    u_cpu.clk
    SLICE_X2Y100         FDCE                                         r  _1373_/C
                         clock pessimism              0.000   505.002    
                         clock uncertainty           -0.035   504.967    
    SLICE_X2Y100         FDCE (Recov_fdce_C_CLR)     -0.319   504.648    _1373_
  -------------------------------------------------------------------
                         required time                        504.648    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                495.280    

Slack (MET) :             495.280ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1376_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.456ns (11.089%)  route 3.656ns (88.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 505.002 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 f  _1200_/Q
                         net (fo=136, routed)         3.656     9.368    _0437_[0]
    SLICE_X2Y100         FDCE                                         f  _1376_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.590   505.002    u_cpu.clk
    SLICE_X2Y100         FDCE                                         r  _1376_/C
                         clock pessimism              0.000   505.002    
                         clock uncertainty           -0.035   504.967    
    SLICE_X2Y100         FDCE (Recov_fdce_C_CLR)     -0.319   504.648    _1376_
  -------------------------------------------------------------------
                         required time                        504.648    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                495.280    

Slack (MET) :             495.293ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1389_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.456ns (11.367%)  route 3.556ns (88.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 f  _1200_/Q
                         net (fo=136, routed)         3.556     9.267    _0437_[0]
    SLICE_X4Y102         FDCE                                         f  _1389_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X4Y102         FDCE                                         r  _1389_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X4Y102         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1389_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                495.293    

Slack (MET) :             495.293ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1391_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.456ns (11.367%)  route 3.556ns (88.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 f  _1200_/Q
                         net (fo=136, routed)         3.556     9.267    _0437_[0]
    SLICE_X4Y102         FDCE                                         f  _1391_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X4Y102         FDCE                                         r  _1391_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X4Y102         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1391_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                495.293    

Slack (MET) :             495.293ns  (required time - arrival time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1392_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.456ns (11.367%)  route 3.556ns (88.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 505.000 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 f  _1200_/Q
                         net (fo=136, routed)         3.556     9.267    _0437_[0]
    SLICE_X4Y102         FDCE                                         f  _1392_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1493_/O
                         net (fo=1, routed)           1.920   503.321    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1199_/O
                         net (fo=164, routed)         1.588   505.000    u_cpu.clk
    SLICE_X4Y102         FDCE                                         r  _1392_/C
                         clock pessimism              0.000   505.000    
                         clock uncertainty           -0.035   504.965    
    SLICE_X4Y102         FDCE (Recov_fdce_C_CLR)     -0.405   504.560    _1392_
  -------------------------------------------------------------------
                         required time                        504.560    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                495.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1423_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.093%)  route 0.527ns (78.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  _1200_/Q
                         net (fo=136, routed)         0.527     2.170    _0437_[0]
    SLICE_X10Y100        FDCE                                         f  _1423_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.841     1.996    u_cpu.clk
    SLICE_X10Y100        FDCE                                         r  _1423_/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.035     2.031    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.964    _1423_
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1427_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.093%)  route 0.527ns (78.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  _1200_/Q
                         net (fo=136, routed)         0.527     2.170    _0437_[0]
    SLICE_X10Y100        FDCE                                         f  _1427_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.841     1.996    u_cpu.clk
    SLICE_X10Y100        FDCE                                         r  _1427_/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.035     2.031    
    SLICE_X10Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.964    _1427_
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1462_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.613%)  route 0.543ns (79.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  _1200_/Q
                         net (fo=136, routed)         0.543     2.185    _0437_[0]
    SLICE_X11Y104        FDCE                                         f  _1462_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.840     1.995    u_cpu.clk
    SLICE_X11Y104        FDCE                                         r  _1462_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X11Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.938    _1462_
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1422_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.438%)  route 0.624ns (81.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  _1200_/Q
                         net (fo=136, routed)         0.624     2.266    _0437_[0]
    SLICE_X12Y104        FDCE                                         f  _1422_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.840     1.995    u_cpu.clk
    SLICE_X12Y104        FDCE                                         r  _1422_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X12Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.963    _1422_
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1424_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.438%)  route 0.624ns (81.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  _1200_/Q
                         net (fo=136, routed)         0.624     2.266    _0437_[0]
    SLICE_X12Y104        FDCE                                         f  _1424_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.840     1.995    u_cpu.clk
    SLICE_X12Y104        FDCE                                         r  _1424_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X12Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.963    _1424_
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1426_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.438%)  route 0.624ns (81.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  _1200_/Q
                         net (fo=136, routed)         0.624     2.266    _0437_[0]
    SLICE_X12Y104        FDCE                                         f  _1426_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.840     1.995    u_cpu.clk
    SLICE_X12Y104        FDCE                                         r  _1426_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X12Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.963    _1426_
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1463_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.438%)  route 0.624ns (81.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  _1200_/Q
                         net (fo=136, routed)         0.624     2.266    _0437_[0]
    SLICE_X12Y104        FDCE                                         f  _1463_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.840     1.995    u_cpu.clk
    SLICE_X12Y104        FDCE                                         r  _1463_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X12Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.963    _1463_
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1367_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.679%)  route 0.657ns (82.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  _1200_/Q
                         net (fo=136, routed)         0.657     2.299    _0437_[0]
    SLICE_X9Y102         FDCE                                         f  _1367_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.841     1.996    u_cpu.clk
    SLICE_X9Y102         FDCE                                         r  _1367_/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.035     2.031    
    SLICE_X9Y102         FDCE (Remov_fdce_C_CLR)     -0.092     1.939    _1367_
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1421_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.086%)  route 0.684ns (82.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  _1200_/Q
                         net (fo=136, routed)         0.684     2.326    _0437_[0]
    SLICE_X12Y100        FDCE                                         f  _1421_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.841     1.996    u_cpu.clk
    SLICE_X12Y100        FDCE                                         r  _1421_/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.035     2.031    
    SLICE_X12Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.964    _1421_
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 _1200_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1425_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.086%)  route 0.684ns (82.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X13Y98         FDRE                                         r  _1200_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  _1200_/Q
                         net (fo=136, routed)         0.684     2.326    _0437_[0]
    SLICE_X12Y100        FDCE                                         f  _1425_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1493_/O
                         net (fo=1, routed)           0.699     1.126    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1199_/O
                         net (fo=164, routed)         0.841     1.996    u_cpu.clk
    SLICE_X12Y100        FDCE                                         r  _1425_/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.035     2.031    
    SLICE_X12Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.964    _1425_
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.362    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dut_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.233ns  (logic 8.299ns (43.148%)  route 10.934ns (56.852%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.671     5.263    u_cpu.clk
    RAMB36_X0Y14         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.135 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.200    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.625 f  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=3, routed)           2.121    10.746    DI_M[7]
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.870 f  _0505_/O
                         net (fo=10, routed)          1.929    12.799    _0016_[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.152    12.951 f  _0665_/O
                         net (fo=1, routed)           0.436    13.387    _0340_[4]
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.326    13.713 r  _0663_/O
                         net (fo=1, routed)           0.645    14.359    _0341_[2]
    SLICE_X5Y100         LUT3 (Prop_lut3_I2_O)        0.150    14.509 f  _0658_/O
                         net (fo=5, routed)           1.184    15.693    _0164_[2]
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.332    16.025 r  _1164_/O
                         net (fo=1, routed)           0.000    16.025    _0165_
    SLICE_X8Y98          MUXF7 (Prop_muxf7_I0_O)      0.209    16.234 r  _1165_/O
                         net (fo=1, routed)           4.553    20.787    _0215_
    F3                   OBUF (Prop_obuf_I_O)         3.709    24.496 r  _1491_/O
                         net (fo=0)                   0.000    24.496    IO_Req
    F3                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1329_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.986ns (70.458%)  route 1.671ns (29.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1493_/O
                         net (fo=1, routed)           2.025     3.496    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1199_/O
                         net (fo=164, routed)         1.717     5.309    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1329_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1329_/Q
                         net (fo=2, routed)           1.671     7.436    _0222_[3]
    H5                   OBUF (Prop_obuf_I_O)         3.530    10.966 r  _1492_/O
                         net (fo=0)                   0.000    10.966    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1329_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.372ns (80.223%)  route 0.338ns (19.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.clk
    SLICE_X89Y101        FDRE                                         r  _1329_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1329_/Q
                         net (fo=2, routed)           0.338     1.991    _0222_[3]
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.221 r  _1492_/O
                         net (fo=0)                   0.000     3.221    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1293_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.363ns  (logic 1.553ns (46.192%)  route 1.810ns (53.808%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1493_/O
                         net (fo=1, routed)           0.644     0.884    _0257_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1199_/O
                         net (fo=164, routed)         0.576     1.485    u_cpu.clk
    SLICE_X8Y98          FDRE                                         r  _1293_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  _1293_/Q
                         net (fo=16, routed)          0.128     1.778    _0164_[6]
    SLICE_X8Y98          MUXF7 (Prop_muxf7_S_O)       0.090     1.868 r  _1165_/O
                         net (fo=1, routed)           1.681     3.549    _0215_
    F3                   OBUF (Prop_obuf_I_O)         1.299     4.848 r  _1491_/O
                         net (fo=0)                   0.000     4.848    IO_Req
    F3                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1203_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.867ns  (logic 5.222ns (29.224%)  route 12.646ns (70.776%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.647     5.256    _0273_
    SLICE_X13Y98         FDRE                                         r  _1203_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _1203_/Q
                         net (fo=102, routed)         3.758     9.470    _0096_[6]
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.124     9.594 f  _0583_/O
                         net (fo=10, routed)          1.415    11.009    _0453_[1]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.150    11.159 f  _0688_/O
                         net (fo=1, routed)           0.636    11.795    _0333_[5]
    SLICE_X7Y101         LUT6 (Prop_lut6_I5_O)        0.326    12.121 f  _0687_/O
                         net (fo=4, routed)           1.920    14.041    _0334_[3]
    SLICE_X9Y98          LUT6 (Prop_lut6_I3_O)        0.124    14.165 r  _0735_/O
                         net (fo=2, routed)           0.363    14.528    _0164_[5]
    SLICE_X8Y98          LUT6 (Prop_lut6_I5_O)        0.124    14.652 r  _1164_/O
                         net (fo=1, routed)           0.000    14.652    _0165_
    SLICE_X8Y98          MUXF7 (Prop_muxf7_I0_O)      0.209    14.861 r  _1165_/O
                         net (fo=1, routed)           4.553    19.414    _0215_
    F3                   OBUF (Prop_obuf_I_O)         3.709    23.123 r  _1491_/O
                         net (fo=0)                   0.000    23.123    IO_Req
    F3                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1294_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.024ns  (logic 4.052ns (57.691%)  route 2.972ns (42.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.631     5.239    _0273_
    SLICE_X14Y101        FDRE                                         r  _1294_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.518     5.757 r  _1294_/Q
                         net (fo=1, routed)           2.972     8.729    _0272_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    12.264 r  _1483_/O
                         net (fo=0)                   0.000    12.264    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1295_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.511ns  (logic 4.002ns (61.465%)  route 2.509ns (38.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.708     5.316    _0273_
    SLICE_X4Y103         FDRE                                         r  _1295_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  _1295_/Q
                         net (fo=2, routed)           2.509     8.281    _0272_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    11.827 r  _1484_/O
                         net (fo=0)                   0.000    11.827    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1297_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.446ns  (logic 3.995ns (61.971%)  route 2.452ns (38.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.726     5.335    _0273_
    SLICE_X3Y98          FDRE                                         r  _1297_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     5.791 r  _1297_/Q
                         net (fo=2, routed)           2.452     8.242    _0272_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    11.781 r  _1486_/O
                         net (fo=0)                   0.000    11.781    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1296_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.433ns  (logic 3.994ns (62.085%)  route 2.439ns (37.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.726     5.335    _0273_
    SLICE_X3Y97          FDRE                                         r  _1296_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     5.791 r  _1296_/Q
                         net (fo=2, routed)           2.439     8.230    _0272_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    11.768 r  _1485_/O
                         net (fo=0)                   0.000    11.768    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1298_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.943ns  (logic 4.054ns (68.210%)  route 1.889ns (31.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.725     5.334    _0273_
    SLICE_X6Y98          FDRE                                         r  _1298_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518     5.852 r  _1298_/Q
                         net (fo=2, routed)           1.889     7.741    _0272_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.276 r  _1487_/O
                         net (fo=0)                   0.000    11.276    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1301_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.870ns  (logic 3.988ns (67.941%)  route 1.882ns (32.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.726     5.335    _0273_
    SLICE_X3Y97          FDRE                                         r  _1301_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     5.791 r  _1301_/Q
                         net (fo=2, routed)           1.882     7.672    _0272_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.205 r  _1490_/O
                         net (fo=0)                   0.000    11.205    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1300_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.720ns  (logic 3.991ns (69.776%)  route 1.729ns (30.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.726     5.335    _0273_
    SLICE_X3Y99          FDRE                                         r  _1300_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.791 r  _1300_/Q
                         net (fo=2, routed)           1.729     7.519    _0272_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.055 r  _1489_/O
                         net (fo=0)                   0.000    11.055    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1299_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 3.992ns (69.621%)  route 1.742ns (30.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1494_/O
                         net (fo=1, routed)           2.025     3.512    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1198_/O
                         net (fo=117, routed)         1.708     5.316    _0273_
    SLICE_X4Y103         FDRE                                         r  _1299_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  _1299_/Q
                         net (fo=2, routed)           1.742     7.514    _0272_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.049 r  _1488_/O
                         net (fo=0)                   0.000    11.049    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1299_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.377ns (79.021%)  route 0.366ns (20.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.597     1.522    _0273_
    SLICE_X4Y103         FDRE                                         r  _1299_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _1299_/Q
                         net (fo=2, routed)           0.366     2.029    _0272_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.265 r  _1488_/O
                         net (fo=0)                   0.000     3.265    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1300_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.377ns (79.283%)  route 0.360ns (20.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.605     1.530    _0273_
    SLICE_X3Y99          FDRE                                         r  _1300_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.671 r  _1300_/Q
                         net (fo=2, routed)           0.360     2.031    _0272_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.267 r  _1489_/O
                         net (fo=0)                   0.000     3.267    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1301_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.374ns (76.043%)  route 0.433ns (23.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.605     1.530    _0273_
    SLICE_X3Y97          FDRE                                         r  _1301_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.671 r  _1301_/Q
                         net (fo=2, routed)           0.433     2.104    _0272_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.337 r  _1490_/O
                         net (fo=0)                   0.000     3.337    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1298_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.400ns (76.834%)  route 0.422ns (23.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.604     1.529    _0273_
    SLICE_X6Y98          FDRE                                         r  _1298_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.693 r  _1298_/Q
                         net (fo=2, routed)           0.422     2.115    _0272_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.352 r  _1487_/O
                         net (fo=0)                   0.000     3.352    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1297_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.381ns (67.774%)  route 0.657ns (32.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.605     1.530    _0273_
    SLICE_X3Y98          FDRE                                         r  _1297_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.671 r  _1297_/Q
                         net (fo=2, routed)           0.657     2.328    _0272_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.567 r  _1486_/O
                         net (fo=0)                   0.000     3.567    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1296_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.380ns (67.674%)  route 0.659ns (32.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.605     1.530    _0273_
    SLICE_X3Y97          FDRE                                         r  _1296_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.671 r  _1296_/Q
                         net (fo=2, routed)           0.659     2.330    _0272_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.569 r  _1485_/O
                         net (fo=0)                   0.000     3.569    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1295_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.388ns (65.870%)  route 0.719ns (34.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.597     1.522    _0273_
    SLICE_X4Y103         FDRE                                         r  _1295_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  _1295_/Q
                         net (fo=2, routed)           0.719     2.382    _0272_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.629 r  _1484_/O
                         net (fo=0)                   0.000     3.629    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1294_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.399ns (59.690%)  route 0.945ns (40.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.570     1.495    _0273_
    SLICE_X14Y101        FDRE                                         r  _1294_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _1294_/Q
                         net (fo=1, routed)           0.945     2.604    _0272_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.839 r  _1483_/O
                         net (fo=0)                   0.000     3.839    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1210_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.803ns  (logic 1.818ns (37.864%)  route 2.984ns (62.136%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1494_/O
                         net (fo=1, routed)           0.644     0.899    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1198_/O
                         net (fo=117, routed)         0.576     1.501    _0273_
    SLICE_X14Y99         FDRE                                         r  _1210_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _1210_/Q
                         net (fo=2, routed)           0.334     1.999    DI_P[4]
    SLICE_X12Y100        LUT5 (Prop_lut5_I1_O)        0.045     2.044 r  _0520_/O
                         net (fo=8, routed)           0.245     2.289    _0276_[2]
    SLICE_X9Y101         LUT6 (Prop_lut6_I3_O)        0.045     2.334 f  _0532_/O
                         net (fo=1, routed)           0.221     2.556    _0328_[1]
    SLICE_X8Y101         LUT3 (Prop_lut3_I1_O)        0.045     2.601 r  _0527_/O
                         net (fo=4, routed)           0.377     2.977    _0334_[4]
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.113     3.090 r  _0735_/O
                         net (fo=2, routed)           0.126     3.216    _0164_[5]
    SLICE_X8Y98          LUT6 (Prop_lut6_I5_O)        0.045     3.261 r  _1164_/O
                         net (fo=1, routed)           0.000     3.261    _0165_
    SLICE_X8Y98          MUXF7 (Prop_muxf7_I0_O)      0.062     3.323 r  _1165_/O
                         net (fo=1, routed)           1.681     5.004    _0215_
    F3                   OBUF (Prop_obuf_I_O)         1.299     6.304 r  _1491_/O
                         net (fo=0)                   0.000     6.304    IO_Req
    F3                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1281_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.251ns  (logic 1.901ns (20.554%)  route 7.350ns (79.446%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1496_/O
                         net (fo=47, routed)          4.742     6.242    _0427_[1]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  _0705_/O
                         net (fo=3, routed)           0.891     7.257    _0428_[0]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.381 r  _1167_/O
                         net (fo=2, routed)           0.708     8.089    _0429_[0]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.153     8.242 r  _1166_/O
                         net (fo=8, routed)           1.009     9.251    _0219_
    SLICE_X8Y99          FDRE                                         r  _1281_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1494_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1198_/O
                         net (fo=117, routed)         1.525     4.953    _0273_
    SLICE_X8Y99          FDRE                                         r  _1281_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1269_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.144ns  (logic 2.124ns (23.233%)  route 7.020ns (76.767%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1496_/O
                         net (fo=47, routed)          4.742     6.242    _0427_[1]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  _0705_/O
                         net (fo=3, routed)           0.891     7.257    _0428_[0]
    SLICE_X12Y100        LUT2 (Prop_lut2_I1_O)        0.146     7.403 r  _1169_/O
                         net (fo=3, routed)           0.744     8.147    _0430_[2]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.354     8.501 r  _1170_/O
                         net (fo=8, routed)           0.643     9.144    _0218_
    SLICE_X11Y97         FDRE                                         r  _1269_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1494_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1198_/O
                         net (fo=117, routed)         1.528     4.956    _0273_
    SLICE_X11Y97         FDRE                                         r  _1269_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1270_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.144ns  (logic 2.124ns (23.233%)  route 7.020ns (76.767%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1496_/O
                         net (fo=47, routed)          4.742     6.242    _0427_[1]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  _0705_/O
                         net (fo=3, routed)           0.891     7.257    _0428_[0]
    SLICE_X12Y100        LUT2 (Prop_lut2_I1_O)        0.146     7.403 r  _1169_/O
                         net (fo=3, routed)           0.744     8.147    _0430_[2]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.354     8.501 r  _1170_/O
                         net (fo=8, routed)           0.643     9.144    _0218_
    SLICE_X11Y97         FDRE                                         r  _1270_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1494_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1198_/O
                         net (fo=117, routed)         1.528     4.956    _0273_
    SLICE_X11Y97         FDRE                                         r  _1270_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1271_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.144ns  (logic 2.124ns (23.233%)  route 7.020ns (76.767%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1496_/O
                         net (fo=47, routed)          4.742     6.242    _0427_[1]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  _0705_/O
                         net (fo=3, routed)           0.891     7.257    _0428_[0]
    SLICE_X12Y100        LUT2 (Prop_lut2_I1_O)        0.146     7.403 r  _1169_/O
                         net (fo=3, routed)           0.744     8.147    _0430_[2]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.354     8.501 r  _1170_/O
                         net (fo=8, routed)           0.643     9.144    _0218_
    SLICE_X11Y97         FDRE                                         r  _1271_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1494_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1198_/O
                         net (fo=117, routed)         1.528     4.956    _0273_
    SLICE_X11Y97         FDRE                                         r  _1271_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1272_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.144ns  (logic 2.124ns (23.233%)  route 7.020ns (76.767%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1496_/O
                         net (fo=47, routed)          4.742     6.242    _0427_[1]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  _0705_/O
                         net (fo=3, routed)           0.891     7.257    _0428_[0]
    SLICE_X12Y100        LUT2 (Prop_lut2_I1_O)        0.146     7.403 r  _1169_/O
                         net (fo=3, routed)           0.744     8.147    _0430_[2]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.354     8.501 r  _1170_/O
                         net (fo=8, routed)           0.643     9.144    _0218_
    SLICE_X11Y97         FDRE                                         r  _1272_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1494_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1198_/O
                         net (fo=117, routed)         1.528     4.956    _0273_
    SLICE_X11Y97         FDRE                                         r  _1272_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1273_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.144ns  (logic 2.124ns (23.233%)  route 7.020ns (76.767%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1496_/O
                         net (fo=47, routed)          4.742     6.242    _0427_[1]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  _0705_/O
                         net (fo=3, routed)           0.891     7.257    _0428_[0]
    SLICE_X12Y100        LUT2 (Prop_lut2_I1_O)        0.146     7.403 r  _1169_/O
                         net (fo=3, routed)           0.744     8.147    _0430_[2]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.354     8.501 r  _1170_/O
                         net (fo=8, routed)           0.643     9.144    _0218_
    SLICE_X11Y97         FDRE                                         r  _1273_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1494_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1198_/O
                         net (fo=117, routed)         1.528     4.956    _0273_
    SLICE_X11Y97         FDRE                                         r  _1273_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1274_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.144ns  (logic 2.124ns (23.233%)  route 7.020ns (76.767%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1496_/O
                         net (fo=47, routed)          4.742     6.242    _0427_[1]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  _0705_/O
                         net (fo=3, routed)           0.891     7.257    _0428_[0]
    SLICE_X12Y100        LUT2 (Prop_lut2_I1_O)        0.146     7.403 r  _1169_/O
                         net (fo=3, routed)           0.744     8.147    _0430_[2]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.354     8.501 r  _1170_/O
                         net (fo=8, routed)           0.643     9.144    _0218_
    SLICE_X11Y97         FDRE                                         r  _1274_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1494_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1198_/O
                         net (fo=117, routed)         1.528     4.956    _0273_
    SLICE_X11Y97         FDRE                                         r  _1274_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1275_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.144ns  (logic 2.124ns (23.233%)  route 7.020ns (76.767%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1496_/O
                         net (fo=47, routed)          4.742     6.242    _0427_[1]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  _0705_/O
                         net (fo=3, routed)           0.891     7.257    _0428_[0]
    SLICE_X12Y100        LUT2 (Prop_lut2_I1_O)        0.146     7.403 r  _1169_/O
                         net (fo=3, routed)           0.744     8.147    _0430_[2]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.354     8.501 r  _1170_/O
                         net (fo=8, routed)           0.643     9.144    _0218_
    SLICE_X11Y97         FDRE                                         r  _1275_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1494_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1198_/O
                         net (fo=117, routed)         1.528     4.956    _0273_
    SLICE_X11Y97         FDRE                                         r  _1275_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1279_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.093ns  (logic 1.901ns (20.912%)  route 7.191ns (79.088%))
  Logic Levels:           4  (IBUF=1 LUT2=3)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1496_/O
                         net (fo=47, routed)          4.742     6.242    _0427_[1]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  _0705_/O
                         net (fo=3, routed)           0.891     7.257    _0428_[0]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.381 r  _1167_/O
                         net (fo=2, routed)           0.708     8.089    _0429_[0]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.153     8.242 r  _1166_/O
                         net (fo=8, routed)           0.851     9.093    _0219_
    SLICE_X9Y96          FDRE                                         r  _1279_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1494_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1198_/O
                         net (fo=117, routed)         1.524     4.952    _0273_
    SLICE_X9Y96          FDRE                                         r  _1279_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1287_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.093ns  (logic 2.124ns (23.365%)  route 6.968ns (76.635%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        4.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _1496_/O
                         net (fo=47, routed)          4.742     6.242    _0427_[1]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.366 r  _0705_/O
                         net (fo=3, routed)           0.891     7.257    _0428_[0]
    SLICE_X12Y100        LUT2 (Prop_lut2_I1_O)        0.146     7.403 r  _1169_/O
                         net (fo=3, routed)           0.747     8.150    _0430_[2]
    SLICE_X12Y99         LUT3 (Prop_lut3_I2_O)        0.354     8.504 r  _1168_/O
                         net (fo=8, routed)           0.589     9.093    _0220_
    SLICE_X13Y99         FDRE                                         r  _1287_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1494_/O
                         net (fo=1, routed)           1.920     3.337    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1198_/O
                         net (fo=117, routed)         1.525     4.953    _0273_
    SLICE_X13Y99         FDRE                                         r  _1287_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _1278_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.292ns (23.154%)  route 0.968ns (76.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _1477_/O
                         net (fo=5, routed)           0.968     1.259    _0271_[2]
    SLICE_X9Y97          FDRE                                         r  _1278_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.847     2.018    _0273_
    SLICE_X9Y97          FDRE                                         r  _1278_/C

Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _1270_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.292ns (23.150%)  route 0.968ns (76.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _1477_/O
                         net (fo=5, routed)           0.968     1.259    _0271_[2]
    SLICE_X11Y97         FDRE                                         r  _1270_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.847     2.018    _0273_
    SLICE_X11Y97         FDRE                                         r  _1270_/C

Slack:                    inf
  Source:                 Din_emu[6]
                            (input port)
  Destination:            _1282_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.270ns (21.399%)  route 0.991ns (78.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Din_emu[6] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _1481_/O
                         net (fo=4, routed)           0.991     1.260    _0271_[6]
    SLICE_X9Y97          FDRE                                         r  _1282_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.847     2.018    _0273_
    SLICE_X9Y97          FDRE                                         r  _1282_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _1277_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.283ns (22.217%)  route 0.991ns (77.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1476_/O
                         net (fo=5, routed)           0.991     1.274    _0271_[1]
    SLICE_X9Y97          FDRE                                         r  _1277_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.847     2.018    _0273_
    SLICE_X9Y97          FDRE                                         r  _1277_/C

Slack:                    inf
  Source:                 Din_emu[6]
                            (input port)
  Destination:            _1274_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.270ns (21.156%)  route 1.005ns (78.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Din_emu[6] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _1481_/O
                         net (fo=4, routed)           1.005     1.275    _0271_[6]
    SLICE_X11Y97         FDRE                                         r  _1274_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.847     2.018    _0273_
    SLICE_X11Y97         FDRE                                         r  _1274_/C

Slack:                    inf
  Source:                 Din_emu[7]
                            (input port)
  Destination:            _1283_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.266ns (20.785%)  route 1.015ns (79.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  Din_emu[7] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[7]
    U13                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  _1482_/O
                         net (fo=4, routed)           1.015     1.281    _0271_[7]
    SLICE_X11Y96         FDRE                                         r  _1283_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.846     2.017    _0273_
    SLICE_X11Y96         FDRE                                         r  _1283_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _1285_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.283ns (22.003%)  route 1.003ns (77.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1476_/O
                         net (fo=5, routed)           1.003     1.286    _0271_[1]
    SLICE_X10Y98         FDRE                                         r  _1285_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.847     2.018    _0273_
    SLICE_X10Y98         FDRE                                         r  _1285_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _1269_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.283ns (21.775%)  route 1.017ns (78.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _1476_/O
                         net (fo=5, routed)           1.017     1.300    _0271_[1]
    SLICE_X11Y97         FDRE                                         r  _1269_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.847     2.018    _0273_
    SLICE_X11Y97         FDRE                                         r  _1269_/C

Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _1262_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.292ns (22.074%)  route 1.029ns (77.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _1477_/O
                         net (fo=5, routed)           1.029     1.321    _0271_[2]
    SLICE_X11Y99         FDRE                                         r  _1262_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.847     2.018    _0273_
    SLICE_X11Y99         FDRE                                         r  _1262_/C

Slack:                    inf
  Source:                 Din_emu[3]
                            (input port)
  Destination:            _1279_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.282ns (21.165%)  route 1.049ns (78.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Din_emu[3] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _1478_/O
                         net (fo=5, routed)           1.049     1.331    _0271_[3]
    SLICE_X9Y96          FDRE                                         r  _1279_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1494_/O
                         net (fo=1, routed)           0.699     1.142    _0256_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1198_/O
                         net (fo=117, routed)         0.846     2.017    _0273_
    SLICE_X9Y96          FDRE                                         r  _1279_/C





