# wig: verilog test cases: verimap
#
# date: 20060410: warp verilog modules for testing purposes
#

# Enable the default wrapper: fixed values:
MIXCFG output.generate.verimap.modules	ALL
MIXCFG output.generate.verimap.sigvalue sig_08=1,inst_a[ab]/sig_0.?=some_val,0

# MIXCFG output.generate.arch leaf
# MIXCFG output.generate.conf leaf
# MIXCFG output.generate.enty leaf
# By default: Generate deltas to last run
MIXCFG output.generate.delta 1

# MIXCFG macro.%VERILOG_TIMESCALE% `timescale 1ns / 1ps
# MIXCFG macro.%VERILOG_DEFINES% // No `defines in this module
# Split output into files
MIXCFG outarch ARCH
MIXCFG outenty ENTY
MIXCFG outconf CONF

# testcase checks:
MIXCFG log.limit.test.__E_ADD_PORTSIG_BRANCH 2
MIXCFG log.limit.test.__E_UNSPLICE_PORT 1
MIXCFG log.limit.test.__E_MAPVERI 10
MIXCFG log.limit.test.__E_ 13

#!End
