<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>/home/gtbldadm/nightlybuilds/mmwave_sdk/ti/common/sys_common_xwr16xx_dss.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sys_common_xwr16xx_dss.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sys__common__xwr16xx__dss_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef SYS_COMMON_XWR16XX_DSS_H</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SYS_COMMON_XWR16XX_DSS_H</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if (defined(SOC_XWR16XX) &amp;&amp; defined(SUBSYS_DSS) )</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * DSS - Memory Map - Defined in XWR16xx TRM</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> ************************************************************************/</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* DSP Memory */</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga57ac92c8769450c80928666eb4d3c7ef">   60</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_L1D_BASE_ADDRESS            0x00F00000U    </span><span class="comment">/* L1 Data memory space: 0x00F0:0000-0x00F0:7FFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaca86f85df55e319cf7a12ac2fbbc56ae">   61</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_L1D_SIZE                    0x8000U        </span><span class="comment">/* Size: 32KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga89d7160ef4838e54e06c7ef2c47fbe65">   62</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_L1P_BASE_ADDRESS            0x00E00000U    </span><span class="comment">/* L1 Program memory space: 0x00E0:0000-0x00E0:7FFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab02faa9e732e4e2463bb37c64f397e5d">   63</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_L1P_SIZE                    0x8000U        </span><span class="comment">/* Size: 32KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga656b9b82e3d86dad7a92bb0cda8f7ee8">   64</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_L2_UMAP0_BASE_ADDRESS       0x00800000U    </span><span class="comment">/* L2 UMAP0 RAM space: 0x0080:0000-0x0081:FFFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga476ac0513848d91366c4cda6d3958a97">   65</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_L2_UMAP0_SIZE               0x20000U       </span><span class="comment">/* Size: 128KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga044d24e8a1c5faa425bb498d4627e330">   66</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_L2_UMAP1_BASE_ADDRESS       0x007E0000U    </span><span class="comment">/* L2 UMAP1 RAM space: 0x007E:0000-0x007F:FFFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2cd7e8f596024beaedddea5c0b7b22bd">   67</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_L2_UMAP1_SIZE               0x20000U       </span><span class="comment">/* Size: 128KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* EDMA Memory */</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7f676cf6d955e02d94fdf555400980c4">   70</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_EDMA_TPCC0_BASE_ADDRESS     0x02010000U    </span><span class="comment">/* EDMA TPCC0 memory space: 0x0201:0000-0x0201:3FFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3f4fed995afddb83ce72de822511d981">   71</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_EDMA_TPCC1_BASE_ADDRESS     0x020A0000U    </span><span class="comment">/* EDMA TPCC1 memory space: 0x020A:0000-0x020A:3FFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0185fa44b536458509633830314c7119">   72</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_EDMA_TPTC0_BASE_ADDRESS     0x02000000U    </span><span class="comment">/* EDMA TPTC0 memory space: 0x0200:0000-0x0200:03FF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga327887995b465837249e44e6710ab133">   73</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_EDMA_TPTC1_BASE_ADDRESS     0x02000800U    </span><span class="comment">/* EDMA TPTC1 memory space: 0x0200:0800-0x0200:0BFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaeaf45c41c4437039a6b72eae2e99c343">   74</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_EDMA_TPTC2_BASE_ADDRESS     0x02090000U    </span><span class="comment">/* EDMA TPTC2 memory space: 0x0209:0000-0x0209:03FF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaaea6125298cc3fc623238ee4d9aab3be">   75</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_EDMA_TPTC3_BASE_ADDRESS     0x02090400U    </span><span class="comment">/* EDMA TPTC3 memory space: 0x0209:0400-0x0209:07FF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* CC0 defines */</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3deb92d44a9c9c497f1e6c4fe5c81e07">   78</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_BASE_ADDRESS           SOC_XWR16XX_DSS_EDMA_TPCC0_BASE_ADDRESS</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga96038a3b3348d575f0a98012c0e43462">   79</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC0_BASE_ADDRESS       SOC_XWR16XX_DSS_EDMA_TPTC0_BASE_ADDRESS</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4b0b6cbb95e201d4b3a79564015c7f7c">   80</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC1_BASE_ADDRESS       SOC_XWR16XX_DSS_EDMA_TPTC1_BASE_ADDRESS</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* CC1 defines */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6c01863c115d2d8bb1c22f382af74b0b">   83</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_BASE_ADDRESS           SOC_XWR16XX_DSS_EDMA_TPCC1_BASE_ADDRESS</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaea5b6b6c3f2d1398c6950966ba231130">   84</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_TC0_BASE_ADDRESS       SOC_XWR16XX_DSS_EDMA_TPTC2_BASE_ADDRESS</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga09399b85a110fc78acc6637cff6de5b1">   85</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_TC1_BASE_ADDRESS       SOC_XWR16XX_DSS_EDMA_TPTC3_BASE_ADDRESS</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* DSS Controller Register */</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga05a05bb05be657b75f02c6305cf6416e">   88</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_DSSREG_BASE_ADDRESS         0x02000400U    </span><span class="comment">/* DSS Controller Registers memroy space: 0x0200:0400-0x0200:07FF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaeb62082005e1f4c280eaf7ae475f6320">   89</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_DSSREG2_BASE_ADDRESS        0x02000C00U    </span><span class="comment">/* DSS Controller2 Registers memroy space: 0x0200:0C00-0x0200:0FFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0c915f0465743b6ec61800dff4d4d167">   90</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSP_ICFG_BASE_ADDRESS           0x01800000U    </span><span class="comment">/* DSP (C674) Megamodule base address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaa007568aab14c29adaaf8582a9f4c886">   91</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_GPCFG_BASE_ADDRESS          0x05FFF800U    </span><span class="comment">/* GPCFG Registers memroy space: 0x05FF:F800 - 0x05FF:FBFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* System Memory */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga8137c384d1bd22374afedf8f65798b2e">   94</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_L3RAM_BASE_ADDRESS          0x20000000U    </span><span class="comment">/* L3 shared memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6c76ef2d5003152328d71695f98d2c1a">   95</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_L3RAM_SIZE                  MMWAVE_L3RAM_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE       </span><span class="comment">/* Size of L3 RAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1a6cbfe58f769001de3ab15e62ca58e1">   96</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_ADCBUF_BASE_ADDRESS         0x21000000U    </span><span class="comment">/* ADC buffer memroy space: 0x2100:0000-0x2100:07FC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga744e1276ee0e11790d389540d5f2d34a">   97</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_ADCBUF_SIZE                 0x8000U        </span><span class="comment">/* Size: 32KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga654a0550ac2a4bd947db56e2d76e4a35">   98</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_CHIRPINFO_BASE_ADDRESS      0x21028000U    </span><span class="comment">/* Chirp INFO memroy space: 0x2102:8000-0x2102:9FFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga573bb00fc1bae9158d651f5be8827beb">   99</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_CHIRPINFO_SIZE              0x2000U        </span><span class="comment">/* Size: 8KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0fef95e12c57be333e0d27e0a7b92936">  100</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_HSRAM_BASE_ADDRESS          0x21080000U    </span><span class="comment">/* HS-RAM shared memory : 0x2108:0000-2108:7FFC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga29513f0a9ed3c4cfaa351877c71270f3">  101</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_HSRAM_SIZE                  0x8000U        </span><span class="comment">/* Size: 32KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* System Peripheral Registers */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* RTI */</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga193f81392b5c9294c6ca7fa455a58a06">  105</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_RTIA_BASE_ADDRESS           0x02020000U</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab7386d906eaf3e6ffe7f54ec68094eed">  106</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_RTIB_BASE_ADDRESS           0x020F0000U</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* SCI */</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga31ba9c979197fb0a690a7d41554969ff">  109</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_SCI_BASE_ADDRESS            0x02030000U</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* STC */</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab024feca69bf3de438e1f4dffb46e565">  112</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_STC_BASE_ADDRESS            0x02040000U</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* VIN */</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf9bf285aea9e10ac0f6bca633ab96ac7">  115</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_VIN_BASE_ADDRESS            0x02050000U</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* CBUFF */</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga616ff7f5bebd3af573850e583bcf87a0">  118</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_CBUFF_BASE_ADDRESS          0x02070000U</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* ESM */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga300ede836097d41eab66c7001f828168">  121</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_ESM_BASE_ADDRESS            0x020D0000U</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* RCM */</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab79f6b8baf8fdef1fe5fb3c83bd0c3a2">  124</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_RCM_BASE_ADDRESS            0x05FFFF00U</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* TOP RCM */</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaca9320254bdc53ccbc33084d94662040">  127</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_TOP_RCM_BASE_ADDRESS        0x05FFE100U</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* CRC */</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gacd10a21e60ba392ad6d8f9ec59d01b81">  130</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_CRC_BASE_ADDRESS            0x22000000U</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* MailBox */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/*Next 4 defines: DSS mailbox base addresses to communicate with MSS*/</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gabc017d5a564c2b117c0627f9045e3926">  134</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_MBOX_DSS_MSS_REG_BASE_ADDRESS            0x04608300U</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga53699018a893a5b7e3539b0df24f167c">  135</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_MBOX_DSS_MSS_MEM_BASE_ADDRESS            0x50605000U</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga8ad26fb8e91eec67034c20c93e13360c">  136</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_MBOX_MSS_DSS_REG_BASE_ADDRESS            0x04608400U</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaea43e145ff198b005559acc3ec2e4593">  137</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_MBOX_MSS_DSS_MEM_BASE_ADDRESS            0x50604000U</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/*Next 4 defines: DSS mailbox base addresses to communicate with BSS*/</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga70664d5926c352e012d413dfd6b826ef">  139</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_MBOX_DSS_BSS_REG_BASE_ADDRESS            0x04608100U</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4bb114f225e5929b645d68aa96c84cfb">  140</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_MBOX_DSS_BSS_MEM_BASE_ADDRESS            0x50607000U</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1041feb2388568b3ad3563af32ef4bde">  141</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_MBOX_BSS_DSS_REG_BASE_ADDRESS            0x04608200U</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4228d3089685d228592ad25791269871">  142</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_MBOX_BSS_DSS_MEM_BASE_ADDRESS            0x50606000U</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; <span class="comment">//SOC_XWR16XX_MSS_BASE_ADDRESS</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * DSS - C674x INTC Interrupt Mapping</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> ************************************************************************/</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* EVT0: INT controller, output of event combiner 0, for events 1-31 */</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2c6c2a10e02922a6beca429fc4f09886">  155</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT0                      (0U)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* EVT1: INT controller, output of event combiner 0, for events 32-63 */</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8dac804d057d9b10f0ad388611302694">  157</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT1                      (1U)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* EVT2: INT controller, output of event combiner 0, for events 64-95 */</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga21d7b73d1e5b99ebf239cdb6d8b34d24">  159</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT2                      (2U)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* EVT3: INT controller, output of event combiner 0, for events 96-127 */</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6138adbc79d5431e684c59ae432ed445">  161</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT3                      (3U)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* IDMAINTx From EMC */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga214d287f9deb6815d20030612355193b">  164</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_IDMAINT0                    (13U)    </span><span class="comment">/* IDMA channel 0 interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadc29c38f2dcf3ef43ce02798cfcc89c4">  165</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_IDMAINT1                    (14U)    </span><span class="comment">/* IDMA channel 1 interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* Events for different IP Modules */</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2c95511573b08e6afc0d4dd202ad573c">  168</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC0_IRQ_DONE        (16U)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1f82eb422b1867127019c11f0a17b110">  169</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC0_IRQ_ERR         (17U)</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6abeea869b83a65669f25dc88146ee86">  170</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC1_IRQ_DONE        (18U)</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga28730319520092fc3dce37b2e4fc83a1">  171</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC1_IRQ_ERR         (19U)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa535d15e6a33d84d8b3d231ebdb3b324">  172</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_TPCC0_IRQ_DONE        (20U)</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac08566366122195bdf7dd4f7c4c509cb">  173</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_TPCC0_IRQ_ERR         (21U)</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga39978bc55f97fdc33d02053d4612e9ba">  174</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_CBUFF_IRQ             (22U)</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga592f34da6540580ede6229b6279705f1">  175</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_CBUFF_ERR_INTR        (24U)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* The following 3 interrupts share the same interrupt event */</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2265c0d57e0d85030373f464da8bb904">  178</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_FRAME_START           (26U)</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacd1dc39ff0ae477d70c3aedf347a0083">  179</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT0            (26U)</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8d8a31fea5490cd2cd57155dc18c0ffd">  180</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT39           (26U)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* The following 3 interrupts share the same interrupt event */</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga79faff4f36ef76d0dcf7542a5a43195a">  183</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_CHIRP_AVAIL           (27U)</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4a550cf1b7827298ad4b43febc345ece">  184</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT2            (27U)</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga381a817a241465558a1e0e4e3306dcfc">  185</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT43           (27U)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab0fede50cbf9a1ed6c6123bb132e7b35">  187</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_HW_ACC_PARAM_DONE (29U)</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaeb0d8e6a182df83ae67bf136e689b63">  188</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_HW_ACC_DONE           (30U)</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga18f8ba1ca6043ec3b7b1b3de0ca3b5d4">  189</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_HW_ACC_ERR            (31U)</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaccd2073571cdd8e773f2769e1590320b">  190</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_ESM_LOW_PRIORITY  (32U)</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5bb4ce6cde425ada585249cd3f37864e">  191</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_MCRC                  (33U)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4c77e9bbf2d6770c66bed2407a425635">  193</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_PROG_FILT_ERR         (34U)</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga40845a3a1cbb491baff286f6ab5c5b1e">  194</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_GEM_WAKEUP_FROM_DFT (35U)</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga55500f539736c4c42f2c1a03b10aab7a">  195</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_GEM_STC_DONE          (36U)</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6e949a77494b0f0031393eb02df8b84a">  196</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_PBIST_DONE            (37U)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa301937b0b7f706a160a072fdf8026d9">  198</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT8            (46U)</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae4e08addd546bb413127db6dba9502c0">  199</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT4            (47U)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1f94bac6f3c72732076bde809671b95d">  201</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_MSS_SW0_INT           (58U)</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga58df50ac3bb69e6381fa722125963376">  202</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_MSS_SW1_INT           (59U)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab57f15dbdc2b848d497d965de32f9046">  204</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT5            (60U)</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabc13d466de8cea6c330547db856f4112">  205</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT6            (61U)</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf10a2a20093a87308ee7875eaaabbc98">  206</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_BSS_SW1_INT           (62U)</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga733ea600d26f1905955d22c47766f04f">  207</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_BSS_SW2_INT           (63U)</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad9e6803954c0f0b0efe9d89759e3a5ff">  208</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC2_IRQ_DONE        (64U)</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaabeb2f1937c459761b060785984784fa">  209</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC2_IRQ_ERR         (65U)</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa57d94564c9641f556e4980704448edc">  210</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC3_IRQ_DONE        (66U)</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga75b1f4936d08c182fe5775eb70d430b0">  211</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC3_IRQ_ERR         (67U)</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaee249f5c1d811d1c2889182d0b98f187">  212</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_TPCC1_IRQ_DONE        (68U)</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga98af7db783ae75dfc710e1e3f9fe096a">  213</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_TPCC1_IRQ_ERR         (69U)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* The following 3 interrupts share the same interrupt event */</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadc602957c6ced7a94d916b60c7ff2969">  216</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_ADC_DATA_VALID        (70U)</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafe294673dabcf3ce23066b2601f9f9b4">  217</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT3            (70U)</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa2ce42c4effdf13ec57c064df0856498">  218</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT44           (70U)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3d7a718a093aa93393408f98422cc3b5">  220</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_UART_REQ0             (71U)</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac273ca7a103809611c209d5d79bdf946">  221</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_UART_REQ1             (72U)</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3f1e79df9e950217e1136eb2b04f283e">  222</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI0_OVERFLOW_0       (73U)</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga157e53e3d43c70d5406606c29c3e9a2a">  223</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI0_OVERFLOW_1       (74U)</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3c84bd659fb45f956eb218c3d90b54a4">  224</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI0_0                (75U)</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga07a3eab8e0b7ce11ced72b292a249f3c">  225</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI0_1                (76U)</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0d9d67e30f506e4c58f27795409b1abd">  226</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI0_2                (77U)</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2375707615659318385925ee05aef322">  227</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI0_3                (78U)</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad4e4ada32918b2f5effe66a528175a4c">  228</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI1_OVERFLOW_0       (79U)</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga75b62322dc950175f109ec34aeb6c669">  229</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI1_OVERFLOW_1       (80U)</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf652fcbbb039e355fb834381c0fd5ac7">  230</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI1_0                (81U)</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1be2da918f441d3309fc885df296cf08">  231</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI1_1                (82U)</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadaffda807c4e0efaf5f20ba842f3c87f">  232</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI1_2                (83U)</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7189acc13effa1b1f89b39b13de6e388">  233</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI1_3                (84U)</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafbfe19412af0da4615c7fc00c7835c19">  234</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_MBOX_DSS_BSS_BOX_FULL       (85U)</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae061bcc720c6a8d9bec7599ad4abda78">  235</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_MBOX_DSS_BSS_BOX_EMPTY  (86U)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga476f4985d01013b3a7bb7f0e7050e27f">  236</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_GPIO_0                (87U)</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad28330849e1fada5390060e310818579">  237</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_GPIO_1                (88U)</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9b93e21498c2cafc4d5a91ef93a81f17">  238</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_GPIO_2                (89U)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9bbc6ed38ff97944729d302bf72af032">  239</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_GPIO_3                (90U)</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga04ecca770b9757902ca795f4d3ccf8dd">  240</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_MBOX_DSS_MSS_BOX_FULL       (91U)</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0c44b302c1d6561bdb86568da85cb0e2">  241</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_MBOX_DSS_MSS_BOX_EMPTY  (92U)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* The following 3 interrupts share the same interrupt event */</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6ec8519234852fd2e9225f3db6b8ff7a">  244</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_LOGICAL_FRAME_START (93U)</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabc27f70d0c63dad13a1a24eb00da3903">  245</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT1            (93U)</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga49fab0390b2bf8c0b6dae7a6d453ffa8">  246</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT40           (93U)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga696c661de6146360e31fef6cfe26f674">  248</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT7            (94U)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/* C674x INT System Megamodule Events */</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga778637726e4566d1098b7c922dac84fb">  251</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_INTERR                (96U)       </span><span class="comment">/* Dropped CPU interrupt event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaa263551e769a30cdca91d1736eae770">  252</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_EMC_IDMAERR           (97U)       </span><span class="comment">/* Invalid IDMA parameters */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/* C674x INT System Megamodule Events */</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga463e39a3e938acf9babf6cd5e438d9e1">  255</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_PMC_ED                (113U)      </span><span class="comment">/* L1P Parity Error interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga71227ea229b1efb2b1c114f642f97d6f">  256</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_UMC_ED1               (116U)      </span><span class="comment">/* L2 ECC Single Error Correction */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae6758ed07c8c9a7599f378470e4207c1">  257</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_UMC_ED2               (117U)      </span><span class="comment">/* L2 ECC Double Error Detection */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga07809e73a363909f170dfd2d9b8bbd7f">  258</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_PDC_INT               (118U)      </span><span class="comment">/* PDC sleep interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9cf5f4de2e7540717cbd7d34cff5c3f0">  259</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_SYS_CMPA              (119U)      </span><span class="comment">/* SYS CPU memory protection fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga530a98455fd41122ffcc34fd347a2c62">  260</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_L1P_CMPA              (120U)      </span><span class="comment">/* L1P CPU memory protection fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae35f5c48b1618dc80d207869dc541188">  261</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_L1P_DMPA              (121U)      </span><span class="comment">/* L1P DMA memory protection fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaeaab842b6c6e155766c46805c4526077">  262</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_L1D_CMPA              (122U)      </span><span class="comment">/* L1D CPU memory protection fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacede0fc8b8777e9f77585c1c36b99de2">  263</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_L1D_DMPA              (123U)      </span><span class="comment">/* L1D DMA memory protection fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5f149c7d19b047cf4dda6ecc7371cb5d">  264</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_L2_CMPA               (124U)      </span><span class="comment">/* L2 CPU memory protection fault*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga943fbb3a87790e02cdd8d34d72e3835e">  265</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_L2_DMPA               (125U)      </span><span class="comment">/* L2 DMA memory protection fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae2f707cf2dfd94a3f2711457b70f161b">  266</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_EMC_CMPA              (126U)      </span><span class="comment">/* EMC CPU memory protection fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga51cd09ac7d89cd18e6bb4d0bd6cbc1bf">  267</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_INTC_EVENT_EMC_BUSERR            (127U)      </span><span class="comment">/* EMC_BUSERR EMC Bus error interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; <span class="comment">//SOC_XWR16XX_DSS_INTERRUPTS_MAP</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> * DSS ESM Interrupt mapping</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> * DSS - ESM Interrupt mapping</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> ***********************************************************************/</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* Group 1 Errors */</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#af851f0e794f97b129238413492c8b64c">  278</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_DSP_L1P_PARITY_ERR_ESM                (56U)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a0129974499bf9c1047c9518f051f5c05">  279</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_MSS2DSS_MB_REPAIR_ERR_ESM             (55U)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a55169a280995fdfcfaa682febcd7ec05">  280</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_MSS2DSS_MB_FATAL_ERR_ESM              (54U)</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#ad7556175463bb73ce8cbef79a01dcaf2">  281</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_DSS2MSS_MB_REPAIR_ERR_ESM             (53U)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#aa02b0b6070fb1dd8501588dc79c996bf">  282</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_DSS2MSS_MB_FATAL_ERR_ESM              (52U)</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a5420e8840073e18f0908c493ae87f8de">  283</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_BSS2DSS_MB_REPAIR_ERR_ESM             (51U)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a3332f70c9637cbd2ac1b0281413d2a13">  284</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_DSS2BSS_MB_REPAIR_ERR_ESM             (50U)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a355836e4da5b774b4968e2b6f0cd2c97">  285</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_BSS2DSS_MB_FATAL_ERR_ESM              (49U)</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#aba9aa82a57044b46c900f9983b11128b">  286</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_DSS2BSS_MB_FATAL_ERR_ESM              (48U)</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a97ee76033d375ed2944f9cf7a4ae6efc">  287</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_CFG_MSTID_MPU_ERR_ESM                 (31U)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a09e10877d219cbe2386b79f979605ca9">  289</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_DATA_TXFR_RAM_ECC_FATAL_ERR_ESM        (28U)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#afb7fd1fa74c4706449e3fd638a9d1d62">  290</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_DATA_TXFR_RAM_ECC_REPAIR_ERR_ESM        (27U)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a6398d24b9c2bb8c4725d8c12dca47366">  292</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_STC_ERR_ESM                           (26U)</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#af0e03f80408d17845a83308b3e3c51b3">  293</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSP_L2RAM_ECC_REPAIR_ERR_ESM              (25U)</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#ac21a297d513e3b59c52b686472c38a9b">  294</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_HSRAM1_ECC_FATAL_ERR_ESM              (24U)</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a5275fc66bb6542b222f29112694dc297">  295</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_HSRAM1_ECC_REPAIR_ERR_ESM             (23U)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a04ff4b4925ec8c97063186cb8bdd69ca">  296</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_ADCBUF_PONG_FATAL_ERR_ESM             (18U)</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a0fb626ab5dbbe15508597c3a4e04f29b">  297</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_ADCBUF_PONG_ECC_REPAIR_ERR_ESM        (17U)</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a2ec1d539a6971e072e6f614781ef01fe">  298</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_ADCBUF_PING_FATAL_ERR_ESM             (16U)</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a0214b511a2876a3307f1de8c8bec0f0e">  299</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_ADCBUF_PING_ECC_REPAIR_ESM            (15U)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#aa2f52c3115eae84337104d0c95616ae0">  301</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_TPTC3_WR_MPU_ERR_ESM                  (14U)</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a93c0d0784ba828fcd629d6b418787786">  302</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_TPTC3_RD_MPU_ERR_ESM                  (13U)</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a67fefd093e983a5c90c629db604882b6">  303</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_TPTC2_WR_MPU_ERR_ESM                  (12U)</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#ab6071d091309444b6aa7bac637a6fce8">  304</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_TPTC2_RD_MPU_ERR_ESM                  (11U)</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a329da1b6dc827af5db1f1dcabe8bbd8d">  305</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_TPCC1_PARITY_ERR_ESM                  (10U)</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a3286f6b5c895560659bff2742f1decbb">  306</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_CBUFF_SAFETY_ERR_ESM                  (9U)</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#ac1976da3b1d9b754188185e5fca2247b">  307</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_TPTC1_WR_MPU_ERR_ESM                  (8U)</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a35fc1534d864180233e8b57655ae7fe7">  308</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_TPTC1_RD_MPU_ERR_ESM                  (7U)</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a4bcb850f20015f9a6452ef0984a1bfaa">  309</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_TPTC0_WR_MPU_ERR_ESM                  (6U)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#aea5351be6ee34a3c445e08504580ddac">  310</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_TPTC0_RD_MPU_ERR_ESM                  (5U)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#ab030f77c46d08747ad09dae94d1b4ab2">  311</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_CBUFF_ECC_FATAL_ERR_ESM               (4U)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#af5d3c51c9475accbbcc3c8f9e596a336">  312</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_CBUFF_ECC_REPAIR_ERR_ESM              (3U)</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#ab8ab2f7a3a5d7703fe91c28f867d8692">  313</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_TPCC_PARITY_ERR_ESM                   (2U)</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#aad06ef3216093d5966a00696b93efae5">  314</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_L3RAM_ECC_FATAL_ERR_ESM               (1U)</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a7f304863dc244daa90f167f81b1b7f66">  315</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_L3RAM_ECC_REPAIR_ERR_ESM              (0U)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/* Group 2 Errors */</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#aa5812b4e84952aaa2b9494bfcaf769cd">  318</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSP_L2RAM_ECC_FATAL_ERR_ESM               (5U)</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a7eeafb62d189a5fb7f1269d7b3beb03b">  319</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSP_PBIST_ERR_ESM                         (4U)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a05f1c41c7289231aa6ac1081e4e0427b">  320</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_STC_ERR_GRP2_ESM                      (3U)</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a4314ce02aa8706e41e2cbeb583b572fa">  321</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_WATCHDOG_NMI_ESM                      (2U)</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a83d78dd99e46b57bb131bc84f409a508">  322</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSP_L2_UMAP1_PARITY_ERR_ESM               (1U)</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#ada1095f3f3393ad09aa8ec8c14c2eb0e">  323</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSP_L2_UMAP0_PARITY_ERR_ESM               (0U)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * DSS - CLOCK settings</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> ***********************************************************************/</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* Sys_vclk : 200MHz */</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#aa2cc8524d4ae3eeae3426a858225703a">  329</a></span>&#160;<span class="preprocessor">#define DSS_SYS_VCLK                                    (200000000U)</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__dss_8h.html#a3014e0d4c1bc1c34c8a8aa086b2673ad">  330</a></span>&#160;<span class="preprocessor">#define DSP_CLOCK_MHZ                                   (600U)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> * DSS - Peripheral number of instance definition</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> ***********************************************************************/</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* Note: Number of instances of CC, TC, param sets are defined in sys_common_xwr16xx.h */</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3ca06e75cd87920fd7d9934482b4f6fa">  346</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TRANSFER_COMPLETE_INTR_ID   SOC_XWR16XX_DSS_INTC_EVENT_TPCC0_IRQ_DONE</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga81edc192f4386770999a123f05fe6859">  347</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_ERRROR_INTR_ID              SOC_XWR16XX_DSS_INTC_EVENT_TPCC0_IRQ_ERR</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf4468d3f8b6ce3fa0aaf7e0298744c62">  348</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC0_ERRROR_INTR_ID          SOC_XWR16XX_DSS_INTC_EVENT_TPTC0_IRQ_ERR</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga18144b07e760406ab00c28e6f497a6bc">  349</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC1_ERRROR_INTR_ID          SOC_XWR16XX_DSS_INTC_EVENT_TPTC1_IRQ_ERR</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga5feb71872e154ab909c45fbe67aebcc7">  351</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_TRANSFER_COMPLETE_INTR_ID   SOC_XWR16XX_DSS_INTC_EVENT_TPCC1_IRQ_DONE</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga056f1f94f325fa2e7678e5d39680732d">  352</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_ERRROR_INTR_ID              SOC_XWR16XX_DSS_INTC_EVENT_TPCC1_IRQ_ERR</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga5bd58dd94018869f1a9c3c311227e8ec">  353</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_TC0_ERRROR_INTR_ID          SOC_XWR16XX_DSS_INTC_EVENT_TPTC2_IRQ_ERR</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga9b84167b3a108dfc808315df5458e8d4">  354</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_TC1_ERRROR_INTR_ID          SOC_XWR16XX_DSS_INTC_EVENT_TPTC3_IRQ_ERR</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; <span class="comment">/* end defgroup EDMA_HW_DEFS */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #if (defined(SOC_XWR16XX) &amp;&amp; defined(SUBSYS_DSS) ) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SYS_COMMON_XWR16XX_DSS_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
