Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 02:14:10 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[6]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[6]/QN (DFFR_X2)                            0.4121     0.4121 f
  U699/ZN (INV_X8)                                      0.1782     0.5903 r
  U1182/ZN (XNOR2_X2)                                   0.3202     0.9105 r
  U1183/ZN (XNOR2_X2)                                   0.3367     1.2471 r
  U1185/ZN (XNOR2_X2)                                   0.3324     1.5795 r
  U1192/ZN (INV_X4)                                     0.0548     1.6343 f
  U911/ZN (NAND4_X2)                                    0.2124     1.8467 r
  U910/ZN (NAND2_X2)                                    0.0756     1.9223 f
  U878/ZN (NAND2_X2)                                    0.0932     2.0155 r
  U877/ZN (NAND2_X2)                                    0.0591     2.0747 f
  U1203/ZN (NAND2_X2)                                   0.0805     2.1552 r
  dut_sram_write_data_reg[1]/D (DFF_X2)                 0.0000     2.1552 r
  data arrival time                                                2.1552

  clock clk (rise edge)                                 2.3300     2.3300
  clock network delay (ideal)                           0.0000     2.3300
  clock uncertainty                                    -0.0500     2.2800
  dut_sram_write_data_reg[1]/CK (DFF_X2)                0.0000     2.2800 r
  library setup time                                   -0.1846     2.0954
  data required time                                               2.0954
  --------------------------------------------------------------------------
  data required time                                               2.0954
  data arrival time                                               -2.1552
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0598


1
