// Seed: 1060006305
module module_0;
  tri1 [1 : -1] id_1 = 1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd88,
    parameter id_8 = 32'd94
) (
    output wand id_0,
    input uwire _id_1,
    output wor id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5,
    input supply1 id_6,
    output wor id_7,
    input tri _id_8,
    input supply1 id_9,
    input tri id_10
);
  logic [id_8 : id_1  -  1] id_12;
  parameter id_13 = 1;
  assign id_5 = -1'd0;
  module_0 modCall_1 ();
  integer id_14 = 1;
endmodule
