

================================================================
== Vitis HLS Report for 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'
================================================================
* Date:           Sat Feb 14 12:50:33 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4065|     4065|  40.650 us|  40.650 us|  4059|  4059|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3  |     4063|     4063|        11|          3|          1|  1352|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 3, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add9 = alloca i32 1"   --->   Operation 14 'alloca' 'add9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_110 = alloca i32 1"   --->   Operation 15 'alloca' 'add_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_211 = alloca i32 1"   --->   Operation 16 'alloca' 'add_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_312 = alloca i32 1"   --->   Operation 17 'alloca' 'add_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_413 = alloca i32 1"   --->   Operation 18 'alloca' 'add_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_514 = alloca i32 1"   --->   Operation 19 'alloca' 'add_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_615 = alloca i32 1"   --->   Operation 20 'alloca' 'add_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_716 = alloca i32 1"   --->   Operation 21 'alloca' 'add_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_817 = alloca i32 1"   --->   Operation 22 'alloca' 'add_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_918 = alloca i32 1"   --->   Operation 23 'alloca' 'add_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_stream, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten30"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_918"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_817"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_716"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_615"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_514"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_413"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_312"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_211"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add_110"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add9"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln73 = br void %VITIS_LOOP_79_4" [cnn.cpp:73]   --->   Operation 37 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i11 %indvar_flatten30" [cnn.cpp:73]   --->   Operation 38 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln73 = icmp_eq  i11 %indvar_flatten30_load, i11 1352" [cnn.cpp:73]   --->   Operation 39 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln73 = add i11 %indvar_flatten30_load, i11 1" [cnn.cpp:73]   --->   Operation 40 'add' 'add_ln73' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc24, void %for.inc40.preheader.exitStub" [cnn.cpp:73]   --->   Operation 41 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln73 = store i11 %add_ln73, i11 %indvar_flatten30" [cnn.cpp:73]   --->   Operation 42 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 43 [1/1] (1.83ns)   --->   "%pool_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_stream" [cnn.cpp:77]   --->   Operation 43 'read' 'pool_stream_read' <Predicate = (!icmp_ln73)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%pool_val = bitcast i32 %pool_stream_read" [cnn.cpp:77]   --->   Operation 44 'bitcast' 'pool_val' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 45 [3/3] (7.01ns)   --->   "%mul = fmul i32 %pool_val, i32 0" [cnn.cpp:77]   --->   Operation 45 'fmul' 'mul' <Predicate = (!icmp_ln73)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 46 [2/3] (7.01ns)   --->   "%mul = fmul i32 %pool_val, i32 0" [cnn.cpp:77]   --->   Operation 46 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 47 [1/3] (7.01ns)   --->   "%mul = fmul i32 %pool_val, i32 0" [cnn.cpp:77]   --->   Operation 47 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%add9_load = load i32 %add9" [cnn.cpp:80]   --->   Operation 48 'load' 'add9_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%add_110_load = load i32 %add_110" [cnn.cpp:80]   --->   Operation 49 'load' 'add_110_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%add_211_load = load i32 %add_211" [cnn.cpp:80]   --->   Operation 50 'load' 'add_211_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%add_312_load = load i32 %add_312" [cnn.cpp:80]   --->   Operation 51 'load' 'add_312_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [4/4] (6.43ns)   --->   "%dense_out = fadd i32 %add9_load, i32 %mul" [cnn.cpp:80]   --->   Operation 52 'fadd' 'dense_out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [4/4] (6.43ns)   --->   "%dense_out_1 = fadd i32 %add_110_load, i32 %mul" [cnn.cpp:80]   --->   Operation 53 'fadd' 'dense_out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [4/4] (6.43ns)   --->   "%dense_out_2 = fadd i32 %add_211_load, i32 %mul" [cnn.cpp:80]   --->   Operation 54 'fadd' 'dense_out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [4/4] (6.43ns)   --->   "%dense_out_3 = fadd i32 %add_312_load, i32 %mul" [cnn.cpp:80]   --->   Operation 55 'fadd' 'dense_out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%add_413_load = load i32 %add_413" [cnn.cpp:80]   --->   Operation 56 'load' 'add_413_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%add_514_load = load i32 %add_514" [cnn.cpp:80]   --->   Operation 57 'load' 'add_514_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%add_615_load = load i32 %add_615" [cnn.cpp:80]   --->   Operation 58 'load' 'add_615_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%add_716_load = load i32 %add_716" [cnn.cpp:80]   --->   Operation 59 'load' 'add_716_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [3/4] (6.43ns)   --->   "%dense_out = fadd i32 %add9_load, i32 %mul" [cnn.cpp:80]   --->   Operation 60 'fadd' 'dense_out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [3/4] (6.43ns)   --->   "%dense_out_1 = fadd i32 %add_110_load, i32 %mul" [cnn.cpp:80]   --->   Operation 61 'fadd' 'dense_out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [3/4] (6.43ns)   --->   "%dense_out_2 = fadd i32 %add_211_load, i32 %mul" [cnn.cpp:80]   --->   Operation 62 'fadd' 'dense_out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [3/4] (6.43ns)   --->   "%dense_out_3 = fadd i32 %add_312_load, i32 %mul" [cnn.cpp:80]   --->   Operation 63 'fadd' 'dense_out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [4/4] (6.43ns)   --->   "%dense_out_4 = fadd i32 %add_413_load, i32 %mul" [cnn.cpp:80]   --->   Operation 64 'fadd' 'dense_out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [4/4] (6.43ns)   --->   "%dense_out_5 = fadd i32 %add_514_load, i32 %mul" [cnn.cpp:80]   --->   Operation 65 'fadd' 'dense_out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [4/4] (6.43ns)   --->   "%dense_out_6 = fadd i32 %add_615_load, i32 %mul" [cnn.cpp:80]   --->   Operation 66 'fadd' 'dense_out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [4/4] (6.43ns)   --->   "%dense_out_7 = fadd i32 %add_716_load, i32 %mul" [cnn.cpp:80]   --->   Operation 67 'fadd' 'dense_out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%add_817_load = load i32 %add_817" [cnn.cpp:80]   --->   Operation 68 'load' 'add_817_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%add_918_load = load i32 %add_918" [cnn.cpp:80]   --->   Operation 69 'load' 'add_918_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [2/4] (6.43ns)   --->   "%dense_out = fadd i32 %add9_load, i32 %mul" [cnn.cpp:80]   --->   Operation 70 'fadd' 'dense_out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [2/4] (6.43ns)   --->   "%dense_out_1 = fadd i32 %add_110_load, i32 %mul" [cnn.cpp:80]   --->   Operation 71 'fadd' 'dense_out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [2/4] (6.43ns)   --->   "%dense_out_2 = fadd i32 %add_211_load, i32 %mul" [cnn.cpp:80]   --->   Operation 72 'fadd' 'dense_out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [2/4] (6.43ns)   --->   "%dense_out_3 = fadd i32 %add_312_load, i32 %mul" [cnn.cpp:80]   --->   Operation 73 'fadd' 'dense_out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [3/4] (6.43ns)   --->   "%dense_out_4 = fadd i32 %add_413_load, i32 %mul" [cnn.cpp:80]   --->   Operation 74 'fadd' 'dense_out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [3/4] (6.43ns)   --->   "%dense_out_5 = fadd i32 %add_514_load, i32 %mul" [cnn.cpp:80]   --->   Operation 75 'fadd' 'dense_out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [3/4] (6.43ns)   --->   "%dense_out_6 = fadd i32 %add_615_load, i32 %mul" [cnn.cpp:80]   --->   Operation 76 'fadd' 'dense_out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [3/4] (6.43ns)   --->   "%dense_out_7 = fadd i32 %add_716_load, i32 %mul" [cnn.cpp:80]   --->   Operation 77 'fadd' 'dense_out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [4/4] (6.43ns)   --->   "%dense_out_8 = fadd i32 %add_817_load, i32 %mul" [cnn.cpp:80]   --->   Operation 78 'fadd' 'dense_out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [4/4] (6.43ns)   --->   "%dense_out_9 = fadd i32 %add_918_load, i32 %mul" [cnn.cpp:80]   --->   Operation 79 'fadd' 'dense_out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%add9_load_1 = load i32 %add9"   --->   Operation 112 'load' 'add9_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%add_110_load_1 = load i32 %add_110"   --->   Operation 113 'load' 'add_110_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%add_211_load_1 = load i32 %add_211"   --->   Operation 114 'load' 'add_211_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%add_312_load_1 = load i32 %add_312"   --->   Operation 115 'load' 'add_312_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%add_413_load_1 = load i32 %add_413"   --->   Operation 116 'load' 'add_413_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%add_514_load_1 = load i32 %add_514"   --->   Operation 117 'load' 'add_514_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%add_615_load_1 = load i32 %add_615"   --->   Operation 118 'load' 'add_615_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%add_716_load_1 = load i32 %add_716"   --->   Operation 119 'load' 'add_716_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%add_817_load_1 = load i32 %add_817"   --->   Operation 120 'load' 'add_817_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%add_918_load_1 = load i32 %add_918"   --->   Operation 121 'load' 'add_918_load_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_918_out, i32 %add_918_load_1"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_817_out, i32 %add_817_load_1"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_716_out, i32 %add_716_load_1"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_615_out, i32 %add_615_load_1"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_514_out, i32 %add_514_load_1"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_413_out, i32 %add_413_load_1"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_312_out, i32 %add_312_load_1"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_211_out, i32 %add_211_load_1"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_110_out, i32 %add_110_load_1"   --->   Operation 130 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add9_out, i32 %add9_load_1"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 80 [1/4] (6.43ns)   --->   "%dense_out = fadd i32 %add9_load, i32 %mul" [cnn.cpp:80]   --->   Operation 80 'fadd' 'dense_out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/4] (6.43ns)   --->   "%dense_out_1 = fadd i32 %add_110_load, i32 %mul" [cnn.cpp:80]   --->   Operation 81 'fadd' 'dense_out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/4] (6.43ns)   --->   "%dense_out_2 = fadd i32 %add_211_load, i32 %mul" [cnn.cpp:80]   --->   Operation 82 'fadd' 'dense_out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/4] (6.43ns)   --->   "%dense_out_3 = fadd i32 %add_312_load, i32 %mul" [cnn.cpp:80]   --->   Operation 83 'fadd' 'dense_out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [2/4] (6.43ns)   --->   "%dense_out_4 = fadd i32 %add_413_load, i32 %mul" [cnn.cpp:80]   --->   Operation 84 'fadd' 'dense_out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [2/4] (6.43ns)   --->   "%dense_out_5 = fadd i32 %add_514_load, i32 %mul" [cnn.cpp:80]   --->   Operation 85 'fadd' 'dense_out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [2/4] (6.43ns)   --->   "%dense_out_6 = fadd i32 %add_615_load, i32 %mul" [cnn.cpp:80]   --->   Operation 86 'fadd' 'dense_out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [2/4] (6.43ns)   --->   "%dense_out_7 = fadd i32 %add_716_load, i32 %mul" [cnn.cpp:80]   --->   Operation 87 'fadd' 'dense_out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [3/4] (6.43ns)   --->   "%dense_out_8 = fadd i32 %add_817_load, i32 %mul" [cnn.cpp:80]   --->   Operation 88 'fadd' 'dense_out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [3/4] (6.43ns)   --->   "%dense_out_9 = fadd i32 %add_918_load, i32 %mul" [cnn.cpp:80]   --->   Operation 89 'fadd' 'dense_out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_3, i32 %add_312" [cnn.cpp:80]   --->   Operation 90 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_2, i32 %add_211" [cnn.cpp:80]   --->   Operation 91 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_1, i32 %add_110" [cnn.cpp:80]   --->   Operation 92 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out, i32 %add9" [cnn.cpp:80]   --->   Operation 93 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 94 [1/4] (6.43ns)   --->   "%dense_out_4 = fadd i32 %add_413_load, i32 %mul" [cnn.cpp:80]   --->   Operation 94 'fadd' 'dense_out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/4] (6.43ns)   --->   "%dense_out_5 = fadd i32 %add_514_load, i32 %mul" [cnn.cpp:80]   --->   Operation 95 'fadd' 'dense_out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/4] (6.43ns)   --->   "%dense_out_6 = fadd i32 %add_615_load, i32 %mul" [cnn.cpp:80]   --->   Operation 96 'fadd' 'dense_out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/4] (6.43ns)   --->   "%dense_out_7 = fadd i32 %add_716_load, i32 %mul" [cnn.cpp:80]   --->   Operation 97 'fadd' 'dense_out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [2/4] (6.43ns)   --->   "%dense_out_8 = fadd i32 %add_817_load, i32 %mul" [cnn.cpp:80]   --->   Operation 98 'fadd' 'dense_out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [2/4] (6.43ns)   --->   "%dense_out_9 = fadd i32 %add_918_load, i32 %mul" [cnn.cpp:80]   --->   Operation 99 'fadd' 'dense_out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_7, i32 %add_716" [cnn.cpp:80]   --->   Operation 100 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_6, i32 %add_615" [cnn.cpp:80]   --->   Operation 101 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_5, i32 %add_514" [cnn.cpp:80]   --->   Operation 102 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_4, i32 %add_413" [cnn.cpp:80]   --->   Operation 103 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 6.86>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1352, i64 1352, i64 1352"   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [cnn.cpp:76]   --->   Operation 106 'specpipeline' 'specpipeline_ln76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/4] (6.43ns)   --->   "%dense_out_8 = fadd i32 %add_817_load, i32 %mul" [cnn.cpp:80]   --->   Operation 107 'fadd' 'dense_out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/4] (6.43ns)   --->   "%dense_out_9 = fadd i32 %add_918_load, i32 %mul" [cnn.cpp:80]   --->   Operation 108 'fadd' 'dense_out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_9, i32 %add_918" [cnn.cpp:80]   --->   Operation 109 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln80 = store i32 %dense_out_8, i32 %add_817" [cnn.cpp:80]   --->   Operation 110 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln75 = br void %VITIS_LOOP_79_4" [cnn.cpp:75]   --->   Operation 111 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pool_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ add_918_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_817_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_716_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_615_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_514_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_413_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_312_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_211_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_110_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add9                  (alloca           ) [ 011111111100]
add_110               (alloca           ) [ 011111111100]
add_211               (alloca           ) [ 011111111100]
add_312               (alloca           ) [ 011111111100]
add_413               (alloca           ) [ 011111111110]
add_514               (alloca           ) [ 011111111110]
add_615               (alloca           ) [ 011111111110]
add_716               (alloca           ) [ 011111111110]
add_817               (alloca           ) [ 011111111111]
add_918               (alloca           ) [ 011111111111]
indvar_flatten30      (alloca           ) [ 010000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
br_ln73               (br               ) [ 000000000000]
indvar_flatten30_load (load             ) [ 000000000000]
icmp_ln73             (icmp             ) [ 011111111000]
add_ln73              (add              ) [ 000000000000]
br_ln73               (br               ) [ 000000000000]
store_ln73            (store            ) [ 000000000000]
pool_stream_read      (read             ) [ 000100000000]
pool_val              (bitcast          ) [ 011011000000]
mul                   (fmul             ) [ 011100111111]
add9_load             (load             ) [ 011100011100]
add_110_load          (load             ) [ 011100011100]
add_211_load          (load             ) [ 011100011100]
add_312_load          (load             ) [ 011100011100]
add_413_load          (load             ) [ 011100001110]
add_514_load          (load             ) [ 011100001110]
add_615_load          (load             ) [ 011100001110]
add_716_load          (load             ) [ 011100001110]
add_817_load          (load             ) [ 011100000111]
add_918_load          (load             ) [ 011100000111]
dense_out             (fadd             ) [ 000000000000]
dense_out_1           (fadd             ) [ 000000000000]
dense_out_2           (fadd             ) [ 000000000000]
dense_out_3           (fadd             ) [ 000000000000]
store_ln80            (store            ) [ 000000000000]
store_ln80            (store            ) [ 000000000000]
store_ln80            (store            ) [ 000000000000]
store_ln80            (store            ) [ 000000000000]
dense_out_4           (fadd             ) [ 000000000000]
dense_out_5           (fadd             ) [ 000000000000]
dense_out_6           (fadd             ) [ 000000000000]
dense_out_7           (fadd             ) [ 000000000000]
store_ln80            (store            ) [ 000000000000]
store_ln80            (store            ) [ 000000000000]
store_ln80            (store            ) [ 000000000000]
store_ln80            (store            ) [ 000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
specpipeline_ln76     (specpipeline     ) [ 000000000000]
dense_out_8           (fadd             ) [ 000000000000]
dense_out_9           (fadd             ) [ 000000000000]
store_ln80            (store            ) [ 000000000000]
store_ln80            (store            ) [ 000000000000]
br_ln75               (br               ) [ 000000000000]
add9_load_1           (load             ) [ 000000000000]
add_110_load_1        (load             ) [ 000000000000]
add_211_load_1        (load             ) [ 000000000000]
add_312_load_1        (load             ) [ 000000000000]
add_413_load_1        (load             ) [ 000000000000]
add_514_load_1        (load             ) [ 000000000000]
add_615_load_1        (load             ) [ 000000000000]
add_716_load_1        (load             ) [ 000000000000]
add_817_load_1        (load             ) [ 000000000000]
add_918_load_1        (load             ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
ret_ln0               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pool_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_918_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_918_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_817_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_817_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_716_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_716_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="add_615_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_615_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add_514_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_514_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="add_413_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_413_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add_312_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_312_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="add_211_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_211_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="add_110_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_110_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="add9_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add9_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="add9_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add9/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="add_110_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_110/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="add_211_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_211/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="add_312_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_312/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_413_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_413/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="add_514_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_514/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add_615_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_615/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_716_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_716/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_817_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_817/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_918_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_918/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten30_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten30/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="pool_stream_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool_stream_read/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln0_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln0_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln0_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln0_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln0_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="write_ln0_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dense_out/6 dense_out_4/7 dense_out_8/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dense_out_1/6 dense_out_5/7 dense_out_9/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dense_out_2/6 dense_out_6/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dense_out_3/6 dense_out_7/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="11" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln0_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln0_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln0_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln0_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln0_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln0_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="indvar_flatten30_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten30_load/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln73_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="11" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln73_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln73_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="0" index="1" bw="11" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="pool_val_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="pool_val/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add9_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="5"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add9_load/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_110_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="5"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_110_load/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_211_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="5"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_211_load/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_312_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="5"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_312_load/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_413_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="6"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_413_load/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_514_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="6"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_514_load/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_615_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="6"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_615_load/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_716_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="6"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_716_load/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_817_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="7"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_817_load/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_918_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="7"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_918_load/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln80_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="8"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln80_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="8"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/9 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln80_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="8"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln80_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="8"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln80_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="9"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln80_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="9"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln80_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="9"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/10 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln80_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="9"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/10 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln80_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="10"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/11 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln80_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="10"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/11 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add9_load_1_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="7"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add9_load_1/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_110_load_1_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="7"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_110_load_1/8 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_211_load_1_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="7"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_211_load_1/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_312_load_1_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="7"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_312_load_1/8 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_413_load_1_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="7"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_413_load_1/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_514_load_1_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="7"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_514_load_1/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_615_load_1_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="7"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_615_load_1/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_716_load_1_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="7"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_716_load_1/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_817_load_1_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="7"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_817_load_1/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_918_load_1_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="7"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_918_load_1/8 "/>
</bind>
</comp>

<comp id="406" class="1005" name="add9_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add9 "/>
</bind>
</comp>

<comp id="414" class="1005" name="add_110_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_110 "/>
</bind>
</comp>

<comp id="422" class="1005" name="add_211_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_211 "/>
</bind>
</comp>

<comp id="430" class="1005" name="add_312_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_312 "/>
</bind>
</comp>

<comp id="438" class="1005" name="add_413_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_413 "/>
</bind>
</comp>

<comp id="446" class="1005" name="add_514_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_514 "/>
</bind>
</comp>

<comp id="454" class="1005" name="add_615_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_615 "/>
</bind>
</comp>

<comp id="462" class="1005" name="add_716_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_716 "/>
</bind>
</comp>

<comp id="470" class="1005" name="add_817_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_817 "/>
</bind>
</comp>

<comp id="478" class="1005" name="add_918_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_918 "/>
</bind>
</comp>

<comp id="486" class="1005" name="indvar_flatten30_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="0"/>
<pin id="488" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten30 "/>
</bind>
</comp>

<comp id="493" class="1005" name="icmp_ln73_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="497" class="1005" name="pool_stream_read_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_stream_read "/>
</bind>
</comp>

<comp id="502" class="1005" name="pool_val_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_val "/>
</bind>
</comp>

<comp id="507" class="1005" name="mul_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="515" class="1005" name="add9_load_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add9_load "/>
</bind>
</comp>

<comp id="520" class="1005" name="add_110_load_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_110_load "/>
</bind>
</comp>

<comp id="525" class="1005" name="add_211_load_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_211_load "/>
</bind>
</comp>

<comp id="530" class="1005" name="add_312_load_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_312_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="add_413_load_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_413_load "/>
</bind>
</comp>

<comp id="540" class="1005" name="add_514_load_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_514_load "/>
</bind>
</comp>

<comp id="545" class="1005" name="add_615_load_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_615_load "/>
</bind>
</comp>

<comp id="550" class="1005" name="add_716_load_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_716_load "/>
</bind>
</comp>

<comp id="555" class="1005" name="add_817_load_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_817_load "/>
</bind>
</comp>

<comp id="560" class="1005" name="add_918_load_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_918_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="54" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="54" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="252" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="320"><net_src comp="188" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="184" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="180" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="176" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="188" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="184" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="180" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="176" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="180" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="176" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="385"><net_src comp="382" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="397"><net_src comp="394" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="409"><net_src comp="56" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="413"><net_src comp="406" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="417"><net_src comp="60" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="425"><net_src comp="64" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="433"><net_src comp="68" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="441"><net_src comp="72" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="449"><net_src comp="76" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="457"><net_src comp="80" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="465"><net_src comp="84" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="473"><net_src comp="88" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="481"><net_src comp="92" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="489"><net_src comp="96" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="496"><net_src comp="255" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="100" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="505"><net_src comp="272" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="510"><net_src comp="192" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="518"><net_src comp="276" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="523"><net_src comp="280" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="528"><net_src comp="284" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="533"><net_src comp="288" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="538"><net_src comp="292" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="543"><net_src comp="296" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="548"><net_src comp="300" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="553"><net_src comp="304" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="558"><net_src comp="308" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="563"><net_src comp="312" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="180" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add_918_out | {8 }
	Port: add_817_out | {8 }
	Port: add_716_out | {8 }
	Port: add_615_out | {8 }
	Port: add_514_out | {8 }
	Port: add_413_out | {8 }
	Port: add_312_out | {8 }
	Port: add_211_out | {8 }
	Port: add_110_out | {8 }
	Port: add9_out | {8 }
 - Input state : 
	Port: dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 : pool_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten30_load : 1
		icmp_ln73 : 2
		add_ln73 : 2
		br_ln73 : 3
		store_ln73 : 3
	State 2
	State 3
		mul : 1
	State 4
	State 5
	State 6
		dense_out : 1
		dense_out_1 : 1
		dense_out_2 : 1
		dense_out_3 : 1
	State 7
		dense_out_4 : 1
		dense_out_5 : 1
		dense_out_6 : 1
		dense_out_7 : 1
	State 8
		dense_out_8 : 1
		dense_out_9 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 9
		store_ln80 : 1
		store_ln80 : 1
		store_ln80 : 1
		store_ln80 : 1
	State 10
		store_ln80 : 1
		store_ln80 : 1
		store_ln80 : 1
		store_ln80 : 1
	State 11
		store_ln80 : 1
		store_ln80 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_176          |    2    |   227   |   214   |
|   fadd   |          grp_fu_180          |    2    |   227   |   214   |
|          |          grp_fu_184          |    2    |   227   |   214   |
|          |          grp_fu_188          |    2    |   227   |   214   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_192          |    3    |   128   |   135   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln73_fu_255       |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln73_fu_261       |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|   read   | pool_stream_read_read_fu_100 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_106    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_113    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_120    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_127    |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_134    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_141    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_148    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_155    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_162    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_169    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    11   |   1036  |   1027  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add9_load_reg_515   |   32   |
|      add9_reg_406      |   32   |
|  add_110_load_reg_520  |   32   |
|     add_110_reg_414    |   32   |
|  add_211_load_reg_525  |   32   |
|     add_211_reg_422    |   32   |
|  add_312_load_reg_530  |   32   |
|     add_312_reg_430    |   32   |
|  add_413_load_reg_535  |   32   |
|     add_413_reg_438    |   32   |
|  add_514_load_reg_540  |   32   |
|     add_514_reg_446    |   32   |
|  add_615_load_reg_545  |   32   |
|     add_615_reg_454    |   32   |
|  add_716_load_reg_550  |   32   |
|     add_716_reg_462    |   32   |
|  add_817_load_reg_555  |   32   |
|     add_817_reg_470    |   32   |
|  add_918_load_reg_560  |   32   |
|     add_918_reg_478    |   32   |
|    icmp_ln73_reg_493   |    1   |
|indvar_flatten30_reg_486|   11   |
|       mul_reg_507      |   32   |
|pool_stream_read_reg_497|   32   |
|    pool_val_reg_502    |   32   |
+------------------------+--------+
|          Total         |   748  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_176 |  p0  |   6  |  32  |   192  ||    0    ||    31   |
| grp_fu_180 |  p0  |   6  |  32  |   192  ||    0    ||    31   |
| grp_fu_184 |  p0  |   4  |  32  |   128  ||    0    ||    20   |
| grp_fu_188 |  p0  |   4  |  32  |   128  ||    0    ||    20   |
| grp_fu_192 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   704  ||  2.723  ||    0    ||   111   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |  1036  |  1027  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   111  |
|  Register |    -   |    -   |   748  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    2   |  1784  |  1138  |
+-----------+--------+--------+--------+--------+
