verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../feedback.gen/sources_1/bd/system/ipshared/d0f7" --include "../../../../feedback.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../feedback.gen/sources_1/bd/system/ipshared/34f8/hdl" --include "../../../../feedback.gen/sources_1/bd/system/ipshared/8713/hdl" \
"../../../bd/system/ip/system_pll_0_0/system_pll_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_pll_0_0/system_pll_0_0.v" \
"../../../bd/system/ip/system_ps_0_0/sim/system_ps_0_0.v" \
"../../../bd/system/ip/system_const_0_0/sim/system_const_0_0.v" \
"../../../bd/system/ipshared/afda/src/axis_red_pitaya_adc.v" \
"../../../bd/system/ip/system_adc_0_0/sim/system_adc_0_0.v" \
"../../../bd/system/ipshared/f42e/src/axis_red_pitaya_dac.v" \
"../../../bd/system/ip/system_dac_0_0/sim/system_dac_0_0.v" \
"../../../bd/system/ipshared/df40/src/axi_cfg_register.v" \
"../../../bd/system/ip/system_cfg_0_0/sim/system_cfg_0_0.v" \
"../../../bd/system/ipshared/1dd6/src/port_slicer.v" \
"../../../bd/system/ip/system_slice_0_0/sim/system_slice_0_0.v" \
"../../../bd/system/ip/system_slice_1_0/sim/system_slice_1_0.v" \
"../../../bd/system/ip/system_slice_2_0/sim/system_slice_2_0.v" \
"../../../bd/system/ip/system_slice_3_0/sim/system_slice_3_0.v" \
"../../../bd/system/ipshared/b446/src/axis_variable.v" \
"../../../bd/system/ip/system_rate_0_0/sim/system_rate_0_0.v" \
"../../../bd/system/ip/system_conv_0_0/sim/system_conv_0_0.v" \
"../../../bd/system/ipshared/8cfb/src/axis_ram_writer.v" \
"../../../bd/system/ip/system_writer_0_0/sim/system_writer_0_0.v" \
"../../../bd/system/ip/system_slice_4_0/sim/system_slice_4_0.v" \
"../../../bd/system/ip/system_slice_6_0/sim/system_slice_6_0.v" \
"../../../bd/system/ipshared/457f/src/axis_constant.v" \
"../../../bd/system/ip/system_phase_0_0/sim/system_phase_0_0.v" \
"../../../bd/system/ip/system_slice_5_0/sim/system_slice_5_0.v" \
"../../../bd/system/ip/system_slice_7_0/sim/system_slice_7_0.v" \
"../../../bd/system/ip/system_phase_1_0/sim/system_phase_1_0.v" \
"../../../bd/system/ipshared/5f76/src/dna_reader.v" \
"../../../bd/system/ip/system_dna_0_0/sim/system_dna_0_0.v" \
"../../../bd/system/ip/system_concat_1_0/sim/system_concat_1_0.v" \
"../../../bd/system/ipshared/ad5c/src/axi_sts_register.v" \
"../../../bd/system/ip/system_sts_0_0/sim/system_sts_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_axis_broadcaster_0_0/hdl/tdata_system_axis_broadcaster_0_0.v" \
"../../../bd/system/ip/system_axis_broadcaster_0_0/hdl/tuser_system_axis_broadcaster_0_0.v" \
"../../../bd/system/ip/system_axis_broadcaster_0_0/hdl/top_system_axis_broadcaster_0_0.v" \
"../../../bd/system/ip/system_axis_broadcaster_0_0/sim/system_axis_broadcaster_0_0.v" \
"../../../bd/system/ip/system_axis_broadcaster_0_2/hdl/tdata_system_axis_broadcaster_0_2.v" \
"../../../bd/system/ip/system_axis_broadcaster_0_2/hdl/tuser_system_axis_broadcaster_0_2.v" \
"../../../bd/system/ip/system_axis_broadcaster_0_2/hdl/top_system_axis_broadcaster_0_2.v" \
"../../../bd/system/ip/system_axis_broadcaster_0_2/sim/system_axis_broadcaster_0_2.v" \
"../../../bd/system/ip/system_phase_0_1/sim/system_phase_0_1.v" \
"../../../bd/system/ip/system_ch1_mem_fb_split_0/hdl/tdata_system_ch1_mem_fb_split_0.v" \
"../../../bd/system/ip/system_ch1_mem_fb_split_0/hdl/tuser_system_ch1_mem_fb_split_0.v" \
"../../../bd/system/ip/system_ch1_mem_fb_split_0/hdl/top_system_ch1_mem_fb_split_0.v" \
"../../../bd/system/ip/system_ch1_mem_fb_split_0/sim/system_ch1_mem_fb_split_0.v" \
"../../../bd/system/ip/system_ch1_output_dac_mem_split_0/hdl/tdata_system_ch1_output_dac_mem_split_0.v" \
"../../../bd/system/ip/system_ch1_output_dac_mem_split_0/hdl/tuser_system_ch1_output_dac_mem_split_0.v" \
"../../../bd/system/ip/system_ch1_output_dac_mem_split_0/hdl/top_system_ch1_output_dac_mem_split_0.v" \
"../../../bd/system/ip/system_ch1_output_dac_mem_split_0/sim/system_ch1_output_dac_mem_split_0.v" \
"../../../bd/system/ip/system_axis_combiner_0_0/sim/system_axis_combiner_0_0.v" \
"../../../bd/system/ip/system_axis_combiner_0_1/sim/system_axis_combiner_0_1.v" \
"../../../bd/system/ip/system_phase_0_2/sim/system_phase_0_2.v" \
"../../../bd/system/ip/system_output_binary_conver_0_0/sim/system_output_binary_conver_0_0.v" \
"../../../bd/system/ip/system_const_0_1/sim/system_const_0_1.v" \
"../../../bd/system/ip/system_AXI4_multi_adder_0_1/sim/system_AXI4_multi_adder_0_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
