// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xfast1_core.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XFast1_core_CfgInitialize(XFast1_core *InstancePtr, XFast1_core_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Ctrl_BaseAddress = ConfigPtr->Ctrl_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XFast1_core_Start(XFast1_core *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFast1_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_AP_CTRL) & 0x80;
    XFast1_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XFast1_core_IsDone(XFast1_core *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFast1_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XFast1_core_IsIdle(XFast1_core *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFast1_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XFast1_core_IsReady(XFast1_core *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFast1_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XFast1_core_EnableAutoRestart(XFast1_core *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFast1_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_AP_CTRL, 0x80);
}

void XFast1_core_DisableAutoRestart(XFast1_core *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFast1_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_AP_CTRL, 0);
}

void XFast1_core_Set_rows(XFast1_core *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFast1_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_ROWS_DATA, Data);
}

u32 XFast1_core_Get_rows(XFast1_core *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFast1_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_ROWS_DATA);
    return Data;
}

void XFast1_core_Set_cols(XFast1_core *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFast1_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_COLS_DATA, Data);
}

u32 XFast1_core_Get_cols(XFast1_core *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFast1_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_COLS_DATA);
    return Data;
}

void XFast1_core_Set_threhold(XFast1_core *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFast1_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_THREHOLD_DATA, Data);
}

u32 XFast1_core_Get_threhold(XFast1_core *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFast1_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_THREHOLD_DATA);
    return Data;
}

void XFast1_core_InterruptGlobalEnable(XFast1_core *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFast1_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_GIE, 1);
}

void XFast1_core_InterruptGlobalDisable(XFast1_core *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFast1_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_GIE, 0);
}

void XFast1_core_InterruptEnable(XFast1_core *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XFast1_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_IER);
    XFast1_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_IER, Register | Mask);
}

void XFast1_core_InterruptDisable(XFast1_core *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XFast1_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_IER);
    XFast1_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_IER, Register & (~Mask));
}

void XFast1_core_InterruptClear(XFast1_core *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFast1_core_WriteReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_ISR, Mask);
}

u32 XFast1_core_InterruptGetEnabled(XFast1_core *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFast1_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_IER);
}

u32 XFast1_core_InterruptGetStatus(XFast1_core *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFast1_core_ReadReg(InstancePtr->Ctrl_BaseAddress, XFAST1_CORE_CTRL_ADDR_ISR);
}

