#ifndef __HAL_CLK_TEST_H__
#define __HAL_CLK_TEST_H__


/*
==============================================================================

FILE:         HALclkTest.h

DESCRIPTION:
  This file contains the ids for configuring the debug clock circuitry
  for the clock HAL.


==============================================================================

$Header: //components/rel/rpm.bf/1.8/core/systemdrivers/hal/clk/hw/sdm660/inc/HALclkTest.h#2 $

==============================================================================
            Copyright (c) 2016 QUALCOMM Technologies Incorporated.
                    All Rights Reserved.
                  QUALCOMM Proprietary/GTDR
==============================================================================

*/


/*============================================================================

             DEFINITIONS AND DECLARATIONS FOR MODULE

=============================================================================*/


/* ============================================================================
**    Defines
** ==========================================================================*/

/*
 * Masks used during test clock frequency calculation setup.
 */
#define HAL_CLK_TEST_TYPE_MASK    (0xF0000)
#define HAL_CLK_TEST_SEL_MASK     (0x07FFF)


/*
 * CDSP debug clocks
 */
#define HAL_CLK_CDSP_TEST                                              (1  << 0x10)

#define HAL_CLK_CDSP_TEST_SLEEP_CLK_SRC                             (HAL_CLK_CDSP_TEST | 0x00A)
#define HAL_CLK_CDSP_TEST_AON_CLK_SRC                               (HAL_CLK_CDSP_TEST | 0x016)
#define HAL_CLK_CDSP_TEST_XO_CLK_SRC                                (HAL_CLK_CDSP_TEST | 0x01D)
#define HAL_CLK_CDSP_TEST_QOS_FIXED_LAT_COUNTER_SRC                 (HAL_CLK_CDSP_TEST | 0x022)
#define HAL_CLK_CDSP_TEST_AUDIO_CORE_GDSC_XO_CLK                    (HAL_CLK_CDSP_TEST | 0x023)
#define HAL_CLK_CDSP_TEST_AUDIO_CORE_BCR_SLP_CLK                    (HAL_CLK_CDSP_TEST | 0x040)
#define HAL_CLK_CDSP_TEST_TURING_WRAPPER_SYSNOC_SWAY_SNOC_CLK       (HAL_CLK_CDSP_TEST | 0x043)
#define HAL_CLK_CDSP_TEST_TURING_WRAPPER_AON_CLK                    (HAL_CLK_CDSP_TEST | 0x044)
#define HAL_CLK_CDSP_TEST_TURING_WRAPPER_QOS_AHBS_AON_CLK           (HAL_CLK_CDSP_TEST | 0x045)
#define HAL_CLK_CDSP_TEST_TURING_WRAPPER_SYSNOC_SWAY_AON_CLK        (HAL_CLK_CDSP_TEST | 0x049)
#define HAL_CLK_CDSP_TEST_Q6SS_AHBM_AON_CLK                         (HAL_CLK_CDSP_TEST | 0x04A)
#define HAL_CLK_CDSP_TEST_Q6SS_BCR_SLP_CLK                          (HAL_CLK_CDSP_TEST | 0x04B)
#define HAL_CLK_CDSP_TEST_TURING_WRAPPER_Q6_SMMU_GDSC_XO_CLK        (HAL_CLK_CDSP_TEST | 0x04C)
#define HAL_CLK_CDSP_TEST_TURING_WRAPPER_MPU_CFG_AON_CLK            (HAL_CLK_CDSP_TEST | 0x04E)
#define HAL_CLK_CDSP_TEST_TURING_WRAPPER_Q6_AHBM_MPU_AON_CLK        (HAL_CLK_CDSP_TEST | 0x04F)
#define HAL_CLK_CDSP_TEST_Q6SS_AHBS_AON_CLK                         (HAL_CLK_CDSP_TEST | 0x050)
#define HAL_CLK_CDSP_TEST_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CLK     (HAL_CLK_CDSP_TEST | 0x051)
#define HAL_CLK_CDSP_TEST_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CLK     (HAL_CLK_CDSP_TEST | 0x052)
#define HAL_CLK_CDSP_TEST_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CLK     (HAL_CLK_CDSP_TEST | 0x053)
#define HAL_CLK_CDSP_TEST_TURING_WRAPPER_BUS_TIMEOUT_AON_CLK        (HAL_CLK_CDSP_TEST | 0x056)


/*
 * GCC debug clocks
 */
#define HAL_CLK_GCC_TEST                                              (2  << 0x10)

#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_AXI_CLK                        (HAL_CLK_GCC_TEST | 0x000)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_SOUTH_AXI_CLK                  (HAL_CLK_GCC_TEST | 0x001)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_NORTH_AXI_CLK                  (HAL_CLK_GCC_TEST | 0x002)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_QDSS_STM_AXI_CLK               (HAL_CLK_GCC_TEST | 0x003)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_HMSS_AHB_CLK                   (HAL_CLK_GCC_TEST | 0x004)
#define HAL_CLK_GCC_TEST_GCC_SNOC_CNOC_AHB_CLK                      (HAL_CLK_GCC_TEST | 0x005)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_AT_CLK                         (HAL_CLK_GCC_TEST | 0x006)
#define HAL_CLK_GCC_TEST_GCC_SNOC_QOSGEN_EXTREF                     (HAL_CLK_GCC_TEST | 0x007)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_PIMEM_AXI_CLK                  (HAL_CLK_GCC_TEST | 0x008)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_HS_AXI_CLK                     (HAL_CLK_GCC_TEST | 0x009)
#define HAL_CLK_GCC_TEST_GCC_BIMC_NIUS_HS_AXI_CLK                   (HAL_CLK_GCC_TEST | 0x00A)
#define HAL_CLK_GCC_TEST_GCC_BIMC_NIUS_AXI_CLK                      (HAL_CLK_GCC_TEST | 0x00B)
#define HAL_CLK_GCC_TEST_GCC_BIMC_NIUS_CFG_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x00C)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_DCD_XO_CLK                     (HAL_CLK_GCC_TEST | 0x00D)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x00E)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_SOUTH_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x010)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_DDR_CFG_CLK                    (HAL_CLK_GCC_TEST | 0x012)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_TIC_CLK                        (HAL_CLK_GCC_TEST | 0x013)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_USB3_AXI_CLK                   (HAL_CLK_GCC_TEST | 0x014)
#define HAL_CLK_GCC_TEST_GCC_CNOC_PERIPH_SOUTH_AHB_CLK              (HAL_CLK_GCC_TEST | 0x015)
#define HAL_CLK_GCC_TEST_GCC_CNOC_PERIPH_NORTH_AHB_CLK              (HAL_CLK_GCC_TEST | 0x016)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_DCD_XO_CLK                     (HAL_CLK_GCC_TEST | 0x017)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_NORTH_DCD_XO_CLK               (HAL_CLK_GCC_TEST | 0x018)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_SOUTH_DCD_XO_CLK               (HAL_CLK_GCC_TEST | 0x019)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_AH2PHY_XO_CLK                  (HAL_CLK_GCC_TEST | 0x01B)
#define HAL_CLK_GCC_TEST_GCC_TIC_CFG_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x01C)
#define HAL_CLK_GCC_TEST_GCC_IMEM_AXI_CLK                           (HAL_CLK_GCC_TEST | 0x01D)
#define HAL_CLK_GCC_TEST_GCC_IMEM_CFG_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x01E)
#define HAL_CLK_GCC_TEST_GCC_MMSS_SYS_NOC_AXI_CLK                   (HAL_CLK_GCC_TEST | 0x01F)
#define HAL_CLK_GCC_TEST_GCC_MMSS_NOC_CFG_AHB_CLK                   (HAL_CLK_GCC_TEST | 0x020)
#define HAL_CLK_GCC_TEST_GCC_MMSS_AT_CLK                            (HAL_CLK_GCC_TEST | 0x021)
#define HAL_CLK_GCC_TEST_MMSS_GCC_DBG_CLK                           (HAL_CLK_GCC_TEST | 0x022)
#define HAL_CLK_GCC_TEST_GCC_MMSS_QM_CORE_CLK                       (HAL_CLK_GCC_TEST | 0x023)
#define HAL_CLK_GCC_TEST_GCC_MMSS_TRIG_CLK                          (HAL_CLK_GCC_TEST | 0x024)
#define HAL_CLK_GCC_TEST_GCC_MMSS_QM_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x025)
#define HAL_CLK_GCC_TEST_GCC_MMSS_NOC_AT_CLK                        (HAL_CLK_GCC_TEST | 0x026)
#define HAL_CLK_GCC_TEST_GCC_PIMEM_AXI_CLK                          (HAL_CLK_GCC_TEST | 0x027)
#define HAL_CLK_GCC_TEST_GCC_PIMEM_AHB_CLK                          (HAL_CLK_GCC_TEST | 0x028)
#define HAL_CLK_GCC_TEST_GCC_QDSS_DAP_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x029)
#define HAL_CLK_GCC_TEST_GCC_QDSS_CFG_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x02A)
#define HAL_CLK_GCC_TEST_GCC_QDSS_CENTER_AT_CLK                     (HAL_CLK_GCC_TEST | 0x02B)
#define HAL_CLK_GCC_TEST_GCC_SOUTH_AT_CLK                           (HAL_CLK_GCC_TEST | 0x02C)
#define HAL_CLK_GCC_TEST_GCC_NORTH_AT_CLK                           (HAL_CLK_GCC_TEST | 0x02D)
#define HAL_CLK_GCC_TEST_GCC_QDSS_ETR_USB_CLK                       (HAL_CLK_GCC_TEST | 0x02E)
#define HAL_CLK_GCC_TEST_GCC_QDSS_STM_CLK                           (HAL_CLK_GCC_TEST | 0x02F)
#define HAL_CLK_GCC_TEST_GCC_QDSS_TRACECLKIN_CLK                    (HAL_CLK_GCC_TEST | 0x030)
#define HAL_CLK_GCC_TEST_GCC_QDSS_TSCTR_DIV2_CLK                    (HAL_CLK_GCC_TEST | 0x031)
#define HAL_CLK_GCC_TEST_GCC_QDSS_TSCTR_DIV3_CLK                    (HAL_CLK_GCC_TEST | 0x032)
#define HAL_CLK_GCC_TEST_GCC_QDSS_TSCTR_DIV4_CLK                    (HAL_CLK_GCC_TEST | 0x033)
#define HAL_CLK_GCC_TEST_GCC_QDSS_TSCTR_DIV8_CLK                    (HAL_CLK_GCC_TEST | 0x034)
#define HAL_CLK_GCC_TEST_GCC_QDSS_TSCTR_DIV16_CLK                   (HAL_CLK_GCC_TEST | 0x035)
#define HAL_CLK_GCC_TEST_GCC_QDSS_TRIG_CLK                          (HAL_CLK_GCC_TEST | 0x036)
#define HAL_CLK_GCC_TEST_GCC_QDSS_DAP_CLK                           (HAL_CLK_GCC_TEST | 0x037)
#define HAL_CLK_GCC_TEST_GCC_SOUTH_APB_CLK                          (HAL_CLK_GCC_TEST | 0x038)
#define HAL_CLK_GCC_TEST_GCC_NORTH_APB_CLK                          (HAL_CLK_GCC_TEST | 0x039)
#define HAL_CLK_GCC_TEST_GCC_CENTER_APB_CLK                         (HAL_CLK_GCC_TEST | 0x03A)
#define HAL_CLK_GCC_TEST_GCC_QDSS_XO_CLK                            (HAL_CLK_GCC_TEST | 0x03B)
#define HAL_CLK_GCC_TEST_GCC_USB30_MASTER_CLK                       (HAL_CLK_GCC_TEST | 0x03C)
#define HAL_CLK_GCC_TEST_GCC_USB30_SLEEP_CLK                        (HAL_CLK_GCC_TEST | 0x03D)
#define HAL_CLK_GCC_TEST_GCC_USB30_MOCK_UTMI_CLK                    (HAL_CLK_GCC_TEST | 0x03E)
#define HAL_CLK_GCC_TEST_GCC_USB3_PHY_AUX_CLK                       (HAL_CLK_GCC_TEST | 0x03F)
#define HAL_CLK_GCC_TEST_GCC_USB3_PHY_PIPE_CLK                      (HAL_CLK_GCC_TEST | 0x040)
#define HAL_CLK_GCC_TEST_USB3_PHY_WRAPPER_GCC_USB3_PIPE_CLK         (HAL_CLK_GCC_TEST | 0x043)
#define HAL_CLK_GCC_TEST_QUSB2PHY_PRIM_GCC_USB30_UTMI_CLK           (HAL_CLK_GCC_TEST | 0x044)
#define HAL_CLK_GCC_TEST_GCC_USB_PHY_CFG_AHB2PHY_CLK                (HAL_CLK_GCC_TEST | 0x045)
#define HAL_CLK_GCC_TEST_GCC_SDCC2_APPS_CLK                         (HAL_CLK_GCC_TEST | 0x046)
#define HAL_CLK_GCC_TEST_GCC_SDCC2_AHB_CLK                          (HAL_CLK_GCC_TEST | 0x047)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_AHB_CLK                          (HAL_CLK_GCC_TEST | 0x04A)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_SLEEP_CLK                        (HAL_CLK_GCC_TEST | 0x04B)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_QUP1_SPI_APPS_CLK                (HAL_CLK_GCC_TEST | 0x04C)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_QUP1_I2C_APPS_CLK                (HAL_CLK_GCC_TEST | 0x04D)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_UART1_APPS_CLK                   (HAL_CLK_GCC_TEST | 0x04E)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_UART1_SIM_CLK                    (HAL_CLK_GCC_TEST | 0x04F)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_QUP2_SPI_APPS_CLK                (HAL_CLK_GCC_TEST | 0x050)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_QUP2_I2C_APPS_CLK                (HAL_CLK_GCC_TEST | 0x051)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_UART2_APPS_CLK                   (HAL_CLK_GCC_TEST | 0x052)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_UART2_SIM_CLK                    (HAL_CLK_GCC_TEST | 0x053)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_QUP3_SPI_APPS_CLK                (HAL_CLK_GCC_TEST | 0x054)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_QUP3_I2C_APPS_CLK                (HAL_CLK_GCC_TEST | 0x055)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_QUP4_SPI_APPS_CLK                (HAL_CLK_GCC_TEST | 0x058)
#define HAL_CLK_GCC_TEST_GCC_BLSP1_QUP4_I2C_APPS_CLK                (HAL_CLK_GCC_TEST | 0x059)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_AHB_CLK                          (HAL_CLK_GCC_TEST | 0x05E)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_SLEEP_CLK                        (HAL_CLK_GCC_TEST | 0x05F)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_QUP1_SPI_APPS_CLK                (HAL_CLK_GCC_TEST | 0x060)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_QUP1_I2C_APPS_CLK                (HAL_CLK_GCC_TEST | 0x061)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_UART1_APPS_CLK                   (HAL_CLK_GCC_TEST | 0x062)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_UART1_SIM_CLK                    (HAL_CLK_GCC_TEST | 0x063)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_QUP2_SPI_APPS_CLK                (HAL_CLK_GCC_TEST | 0x064)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_QUP2_I2C_APPS_CLK                (HAL_CLK_GCC_TEST | 0x065)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_UART2_APPS_CLK                   (HAL_CLK_GCC_TEST | 0x066)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_UART2_SIM_CLK                    (HAL_CLK_GCC_TEST | 0x067)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_QUP3_SPI_APPS_CLK                (HAL_CLK_GCC_TEST | 0x068)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_QUP3_I2C_APPS_CLK                (HAL_CLK_GCC_TEST | 0x069)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_QUP4_SPI_APPS_CLK                (HAL_CLK_GCC_TEST | 0x06C)
#define HAL_CLK_GCC_TEST_GCC_BLSP2_QUP4_I2C_APPS_CLK                (HAL_CLK_GCC_TEST | 0x06D)
#define HAL_CLK_GCC_TEST_GCC_PDM_AHB_CLK                            (HAL_CLK_GCC_TEST | 0x072)
#define HAL_CLK_GCC_TEST_GCC_PDM_XO4_CLK                            (HAL_CLK_GCC_TEST | 0x073)
#define HAL_CLK_GCC_TEST_GCC_PDM2_CLK                               (HAL_CLK_GCC_TEST | 0x074)
#define HAL_CLK_GCC_TEST_GCC_PRNG_AHB_CLK                           (HAL_CLK_GCC_TEST | 0x075)
#define HAL_CLK_GCC_TEST_GCC_TCSR_AHB_CLK                           (HAL_CLK_GCC_TEST | 0x079)
#define HAL_CLK_GCC_TEST_GCC_BOOT_ROM_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x07A)
#define HAL_CLK_GCC_TEST_GCC_MSG_RAM_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x07B)
#define HAL_CLK_GCC_TEST_GCC_TLMM_NORTH_AHB_CLK                     (HAL_CLK_GCC_TEST | 0x07C)
#define HAL_CLK_GCC_TEST_GCC_TLMM_SOUTH_AHB_CLK                     (HAL_CLK_GCC_TEST | 0x07D)
#define HAL_CLK_GCC_TEST_GCC_TLMM_CLK                               (HAL_CLK_GCC_TEST | 0x07F)
#define HAL_CLK_GCC_TEST_GCC_MPM_AHB_CLK                            (HAL_CLK_GCC_TEST | 0x080)
#define HAL_CLK_GCC_TEST_GCC_RPM_PROC_FCLK                          (HAL_CLK_GCC_TEST | 0x081)
#define HAL_CLK_GCC_TEST_GCC_RPM_PROC_HCLK                          (HAL_CLK_GCC_TEST | 0x082)
#define HAL_CLK_GCC_TEST_GCC_RPM_BUS_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x083)
#define HAL_CLK_GCC_TEST_GCC_RPM_SLEEP_CLK                          (HAL_CLK_GCC_TEST | 0x084)
#define HAL_CLK_GCC_TEST_GCC_RPM_TIMER_CLK                          (HAL_CLK_GCC_TEST | 0x085)
#define HAL_CLK_GCC_TEST_GCC_RPM_MST_M2_CNOC_AHB_CLK                (HAL_CLK_GCC_TEST | 0x086)
#define HAL_CLK_GCC_TEST_GCC_CNOC_MST_RPM_AHB_CLK                   (HAL_CLK_GCC_TEST | 0x087)
#define HAL_CLK_GCC_TEST_GCC_SEC_CTRL_ACC_CLK                       (HAL_CLK_GCC_TEST | 0x088)
#define HAL_CLK_GCC_TEST_GCC_SEC_CTRL_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x089)
#define HAL_CLK_GCC_TEST_GCC_SEC_CTRL_CLK                           (HAL_CLK_GCC_TEST | 0x08A)
#define HAL_CLK_GCC_TEST_GCC_SEC_CTRL_SENSE_CLK                     (HAL_CLK_GCC_TEST | 0x08B)
#define HAL_CLK_GCC_TEST_GCC_SEC_CTRL_BOOT_ROM_PATCH_CLK            (HAL_CLK_GCC_TEST | 0x08C)
#define HAL_CLK_GCC_TEST_GCC_SPMI_SER_CLK                           (HAL_CLK_GCC_TEST | 0x08D)
#define HAL_CLK_GCC_TEST_GCC_SPMI_CNOC_AHB_CLK                      (HAL_CLK_GCC_TEST | 0x08E)
#define HAL_CLK_GCC_TEST_GCC_SPMI_AHB_CLK                           (HAL_CLK_GCC_TEST | 0x08F)
#define HAL_CLK_GCC_TEST_GCC_SPDM_CFG_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x090)
#define HAL_CLK_GCC_TEST_GCC_SPDM_MSTR_AHB_CLK                      (HAL_CLK_GCC_TEST | 0x091)
#define HAL_CLK_GCC_TEST_GCC_SPDM_FF_CLK                            (HAL_CLK_GCC_TEST | 0x092)
#define HAL_CLK_GCC_TEST_GCC_SPDM_BIMC_CY_CLK                       (HAL_CLK_GCC_TEST | 0x093)
#define HAL_CLK_GCC_TEST_GCC_SPDM_SNOC_CY_CLK                       (HAL_CLK_GCC_TEST | 0x094)
#define HAL_CLK_GCC_TEST_GCC_SPDM_PNOC_CY_CLK                       (HAL_CLK_GCC_TEST | 0x095)
#define HAL_CLK_GCC_TEST_GCC_SPDM_RPM_CY_CLK                        (HAL_CLK_GCC_TEST | 0x096)
#define HAL_CLK_GCC_TEST_GCC_CE1_CLK                                (HAL_CLK_GCC_TEST | 0x097)
#define HAL_CLK_GCC_TEST_GCC_CE1_AXI_CLK                            (HAL_CLK_GCC_TEST | 0x098)
#define HAL_CLK_GCC_TEST_GCC_CE1_AHB_CLK                            (HAL_CLK_GCC_TEST | 0x099)
#define HAL_CLK_GCC_TEST_GCC_AHB_CLK                                (HAL_CLK_GCC_TEST | 0x09A)
#define HAL_CLK_GCC_TEST_GCC_XO_CLK                                 (HAL_CLK_GCC_TEST | 0x09B)
#define HAL_CLK_GCC_TEST_GCC_XO_DIV4_CLK                            (HAL_CLK_GCC_TEST | 0x09C)
#define HAL_CLK_GCC_TEST_GCC_IM_SLEEP_CLK                           (HAL_CLK_GCC_TEST | 0x09D)
#define HAL_CLK_GCC_TEST_GCC_BIMC_XO_CLK                            (HAL_CLK_GCC_TEST | 0x09E)
#define HAL_CLK_GCC_TEST_GCC_BIMC_CFG_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x09F)
#define HAL_CLK_GCC_TEST_GCC_BIMC_SLEEP_CLK                         (HAL_CLK_GCC_TEST | 0x0A0)
#define HAL_CLK_GCC_TEST_GCC_BIMC_SYSNOC_AXI_CLK                    (HAL_CLK_GCC_TEST | 0x0A1)
#define HAL_CLK_GCC_TEST_GCC_BIMC_CLK                               (HAL_CLK_GCC_TEST | 0x0A2)
#define HAL_CLK_GCC_TEST_GCC_BIMC_MSS_Q6_AXI_CLK                    (HAL_CLK_GCC_TEST | 0x0A3)
#define HAL_CLK_GCC_TEST_GCC_BIMC_AT_CLK                            (HAL_CLK_GCC_TEST | 0x0A4)
#define HAL_CLK_GCC_TEST_GCC_BIMC_SYSNOC_HS_AXI_CLK                 (HAL_CLK_GCC_TEST | 0x0A5)
#define HAL_CLK_GCC_TEST_GCC_BIMC_PIMEM_AXI_CLK                     (HAL_CLK_GCC_TEST | 0x0A6)
#define HAL_CLK_GCC_TEST_GCC_BIMC_DTTS_XO_CLK                       (HAL_CLK_GCC_TEST | 0x0A7)
#define HAL_CLK_GCC_TEST_GCC_DDR_DIM_CFG_CLK                        (HAL_CLK_GCC_TEST | 0x0A8)
#define HAL_CLK_GCC_TEST_GCC_BIMC_DDR_CPLL0_CLK                     (HAL_CLK_GCC_TEST | 0x0A9)
#define HAL_CLK_GCC_TEST_GCC_BIMC_DDR_CPLL1_CLK                     (HAL_CLK_GCC_TEST | 0x0AA)
#define HAL_CLK_GCC_TEST_GCC_DDR_DIM_SLEEP_CLK                      (HAL_CLK_GCC_TEST | 0x0AB)
#define HAL_CLK_GCC_TEST_GCC_BIMC_GFX_CLK                           (HAL_CLK_GCC_TEST | 0x0AC)
#define HAL_CLK_GCC_TEST_GCC_MCCC_CFG_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x0AD)
#define HAL_CLK_GCC_TEST_GCC_LPASS_Q6_AXI_CLK                       (HAL_CLK_GCC_TEST | 0x0AE)
#define HAL_CLK_GCC_TEST_GCC_LPASS_Q6_SMMU_AXI_SRC_CLK              (HAL_CLK_GCC_TEST | 0x0AF)
#define HAL_CLK_GCC_TEST_GCC_LPASS_Q6_SMMU_AXI_CLK                  (HAL_CLK_GCC_TEST | 0x0B0)
#define HAL_CLK_GCC_TEST_GCC_LPASS_SWAY_CLK                         (HAL_CLK_GCC_TEST | 0x0B1)
#define HAL_CLK_GCC_TEST_GCC_LPASS_Q6_SMMU_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x0B2)
#define HAL_CLK_GCC_TEST_GCC_LPASS_TRIG_CLK                         (HAL_CLK_GCC_TEST | 0x0B5)
#define HAL_CLK_GCC_TEST_GCC_LPASS_AT_CLK                           (HAL_CLK_GCC_TEST | 0x0B6)
#define HAL_CLK_GCC_TEST_LPASS_GCC_DBG_CLK                          (HAL_CLK_GCC_TEST | 0x0B9)
#define HAL_CLK_GCC_TEST_GCC_HMSS_AHB_CLK                           (HAL_CLK_GCC_TEST | 0x0BA)
#define HAL_CLK_GCC_TEST_GCC_BIMC_HMSS_AXI_CLK                      (HAL_CLK_GCC_TEST | 0x0BB)
#define HAL_CLK_GCC_TEST_GCC_HMSS_RBCPR_CLK                         (HAL_CLK_GCC_TEST | 0x0BC)
#define HAL_CLK_GCC_TEST_GCC_HMSS_TRIG_CLK                          (HAL_CLK_GCC_TEST | 0x0BD)
#define HAL_CLK_GCC_TEST_GCC_HMSS_AT_CLK                            (HAL_CLK_GCC_TEST | 0x0BE)
#define HAL_CLK_GCC_TEST_GCC_HMSS_DVM_BUS_CLK                       (HAL_CLK_GCC_TEST | 0x0BF)
#define HAL_CLK_GCC_TEST_HMSS_GCC_DBG_CLK                           (HAL_CLK_GCC_TEST | 0x0C0)
#define HAL_CLK_GCC_TEST_GCC_SNOC_BUS_TIMEOUT0_AHB_CLK              (HAL_CLK_GCC_TEST | 0x0C1)
#define HAL_CLK_GCC_TEST_GCC_SNOC_BUS_TIMEOUT1_AHB_CLK              (HAL_CLK_GCC_TEST | 0x0C2)
#define HAL_CLK_GCC_TEST_GCC_SNOC_BUS_TIMEOUT3_AHB_CLK              (HAL_CLK_GCC_TEST | 0x0C3)
#define HAL_CLK_GCC_TEST_GCC_SNOC_BUS_TIMEOUT_EXTREF                (HAL_CLK_GCC_TEST | 0x0C4)
#define HAL_CLK_GCC_TEST_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CLK       (HAL_CLK_GCC_TEST | 0x0C5)
#define HAL_CLK_GCC_TEST_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CLK       (HAL_CLK_GCC_TEST | 0x0C6)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT0_AHB_CLK              (HAL_CLK_GCC_TEST | 0x0C7)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT2_AHB_CLK              (HAL_CLK_GCC_TEST | 0x0C9)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT3_AHB_CLK              (HAL_CLK_GCC_TEST | 0x0CA)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT4_AHB_CLK              (HAL_CLK_GCC_TEST | 0x0CB)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT5_AHB_CLK              (HAL_CLK_GCC_TEST | 0x0CC)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT6_AHB_CLK              (HAL_CLK_GCC_TEST | 0x0CD)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT7_AHB_CLK              (HAL_CLK_GCC_TEST | 0x0CE)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT8_AHB_CLK              (HAL_CLK_GCC_TEST | 0x0CF)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT9_AHB_CLK              (HAL_CLK_GCC_TEST | 0x0D0)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT10_AHB_CLK             (HAL_CLK_GCC_TEST | 0x0D1)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT11_AHB_CLK             (HAL_CLK_GCC_TEST | 0x0D2)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT12_AHB_CLK             (HAL_CLK_GCC_TEST | 0x0D3)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT13_AHB_CLK             (HAL_CLK_GCC_TEST | 0x0D4)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT14_AHB_CLK             (HAL_CLK_GCC_TEST | 0x0D5)
#define HAL_CLK_GCC_TEST_GCC_CNOC_BUS_TIMEOUT_EXTREF                (HAL_CLK_GCC_TEST | 0x0D6)
#define HAL_CLK_GCC_TEST_GCC_QDSS_APB2JTAG_CLK                      (HAL_CLK_GCC_TEST | 0x0D7)
#define HAL_CLK_GCC_TEST_GCC_RBCPR_CX_CLK                           (HAL_CLK_GCC_TEST | 0x0D8)
#define HAL_CLK_GCC_TEST_GCC_RBCPR_CX_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x0D9)
#define HAL_CLK_GCC_TEST_GCC_RBCPR_MX_CLK                           (HAL_CLK_GCC_TEST | 0x0DA)
#define HAL_CLK_GCC_TEST_GCC_RBCPR_MX_AHB_CLK                       (HAL_CLK_GCC_TEST | 0x0DB)
#define HAL_CLK_GCC_TEST_QUSB2PHY_GCC_CLK_TEST_PRIM                 (HAL_CLK_GCC_TEST | 0x0DC)
#define HAL_CLK_GCC_TEST_MPM_GCC_TEMP0_SENSOR_RINGOSC_CLK           (HAL_CLK_GCC_TEST | 0x0DD)
#define HAL_CLK_GCC_TEST_MPM_GCC_TEMP1_SENSOR_RINGOSC_CLK           (HAL_CLK_GCC_TEST | 0x0DE)
#define HAL_CLK_GCC_TEST_GCC_GP1_CLK                                (HAL_CLK_GCC_TEST | 0x0DF)
#define HAL_CLK_GCC_TEST_GCC_GP2_CLK                                (HAL_CLK_GCC_TEST | 0x0E0)
#define HAL_CLK_GCC_TEST_GCC_GP3_CLK                                (HAL_CLK_GCC_TEST | 0x0E1)
#define HAL_CLK_GCC_TEST_GCC_OBT_ODT_CLK                            (HAL_CLK_GCC_TEST | 0x0E9)
#define HAL_CLK_GCC_TEST_GCC_UFS_AXI_CLK                            (HAL_CLK_GCC_TEST | 0x0EA)
#define HAL_CLK_GCC_TEST_GCC_UFS_AHB_CLK                            (HAL_CLK_GCC_TEST | 0x0EB)
#define HAL_CLK_GCC_TEST_GCC_UFS_TX_SYMBOL_0_CLK                    (HAL_CLK_GCC_TEST | 0x0EC)
#define HAL_CLK_GCC_TEST_GCC_UFS_RX_SYMBOL_0_CLK                    (HAL_CLK_GCC_TEST | 0x0ED)
#define HAL_CLK_GCC_TEST_UFS_TX_SYMBOL_0_CLK                        (HAL_CLK_GCC_TEST | 0x0EE)
#define HAL_CLK_GCC_TEST_UFS_RX_SYMBOL_0_CLK                        (HAL_CLK_GCC_TEST | 0x0EF)
#define HAL_CLK_GCC_TEST_GCC_UFS_UNIPRO_CORE_CLK                    (HAL_CLK_GCC_TEST | 0x0F0)
#define HAL_CLK_GCC_TEST_GCC_UFS_ICE_CORE_CLK                       (HAL_CLK_GCC_TEST | 0x0F1)
#define HAL_CLK_GCC_TEST_GCC_UFS_PHY_AUX_CLK                        (HAL_CLK_GCC_TEST | 0x0F2)
#define HAL_CLK_GCC_TEST_GCC_VDDCX_VS_CLK                           (HAL_CLK_GCC_TEST | 0x0FB)
#define HAL_CLK_GCC_TEST_GCC_VDDMX_VS_CLK                           (HAL_CLK_GCC_TEST | 0x0FC)
#define HAL_CLK_GCC_TEST_GCC_VDDA_VS_CLK                            (HAL_CLK_GCC_TEST | 0x0FD)
#define HAL_CLK_GCC_TEST_GCC_VS_CTRL_CLK                            (HAL_CLK_GCC_TEST | 0x0FE)
#define HAL_CLK_GCC_TEST_GCC_MSS_VS_CLK                             (HAL_CLK_GCC_TEST | 0x0FF)
#define HAL_CLK_GCC_TEST_GCC_WCSS_VS_CLK                            (HAL_CLK_GCC_TEST | 0x100)
#define HAL_CLK_GCC_TEST_GCC_APC0_VS_CLK                            (HAL_CLK_GCC_TEST | 0x101)
#define HAL_CLK_GCC_TEST_GCC_APC1_VS_CLK                            (HAL_CLK_GCC_TEST | 0x102)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_USB3_AXI_CLK                    (HAL_CLK_GCC_TEST | 0x10A)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_UFS_AXI_CLK                     (HAL_CLK_GCC_TEST | 0x10B)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_SNOC_AXI_CLK                    (HAL_CLK_GCC_TEST | 0x10E)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_SNOC_SOUTH_AXI_CLK              (HAL_CLK_GCC_TEST | 0x10F)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_CNOC_AHB_CLK                    (HAL_CLK_GCC_TEST | 0x111)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_NOC_AT_CLK                      (HAL_CLK_GCC_TEST | 0x112)
#define HAL_CLK_GCC_TEST_GCC_SMMU_AGGRE2_AXI_SRC_CLK                (HAL_CLK_GCC_TEST | 0x113)
#define HAL_CLK_GCC_TEST_GCC_SMMU_AGGRE2_AXI_CLK                    (HAL_CLK_GCC_TEST | 0x114)
#define HAL_CLK_GCC_TEST_GCC_SMMU_AGGRE2_AHB_CLK                    (HAL_CLK_GCC_TEST | 0x115)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_NOC_QOSGEN_EXTREF               (HAL_CLK_GCC_TEST | 0x116)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_NOC_IPA_CLK                     (HAL_CLK_GCC_TEST | 0x117)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CLK       (HAL_CLK_GCC_TEST | 0x118)
#define HAL_CLK_GCC_TEST_GCC_DCC_AHB_CLK                            (HAL_CLK_GCC_TEST | 0x119)
#define HAL_CLK_GCC_TEST_GCC_IPA_2X_CLK                             (HAL_CLK_GCC_TEST | 0x11A)
#define HAL_CLK_GCC_TEST_GCC_IPA_CLK                                (HAL_CLK_GCC_TEST | 0x11B)
#define HAL_CLK_GCC_TEST_GCC_IPA_AHB_CLK                            (HAL_CLK_GCC_TEST | 0x11C)
#define HAL_CLK_GCC_TEST_GCC_IPA_SLEEP_CLK                          (HAL_CLK_GCC_TEST | 0x11D)
#define HAL_CLK_GCC_TEST_GCC_MSS_CFG_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x11F)
#define HAL_CLK_GCC_TEST_GCC_MSS_MNOC_BIMC_AXI_CLK                  (HAL_CLK_GCC_TEST | 0x120)
#define HAL_CLK_GCC_TEST_GCC_MSS_TRIG_CLK                           (HAL_CLK_GCC_TEST | 0x121)
#define HAL_CLK_GCC_TEST_GCC_MSS_AT_CLK                             (HAL_CLK_GCC_TEST | 0x122)
#define HAL_CLK_GCC_TEST_GCC_MSS_SNOC_AXI_CLK                       (HAL_CLK_GCC_TEST | 0x123)
#define HAL_CLK_GCC_TEST_GCC_MSS_Q6_BIMC_AXI_CLK                    (HAL_CLK_GCC_TEST | 0x124)
#define HAL_CLK_GCC_TEST_MSS_GCC_DBG_CLK                            (HAL_CLK_GCC_TEST | 0x125)
#define HAL_CLK_GCC_TEST_GCC_GLM_AHB_CLK                            (HAL_CLK_GCC_TEST | 0x126)
#define HAL_CLK_GCC_TEST_GCC_GLM_CLK                                (HAL_CLK_GCC_TEST | 0x127)
#define HAL_CLK_GCC_TEST_GCC_GLM_XO_CLK                             (HAL_CLK_GCC_TEST | 0x128)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CLK           (HAL_CLK_GCC_TEST | 0x12B)
#define HAL_CLK_GCC_TEST_GCC_MSS_Q6_MSMPU_CFG_AHB_CLK               (HAL_CLK_GCC_TEST | 0x12C)
#define HAL_CLK_GCC_TEST_GCC_MSS_MSMPU_CFG_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x12D)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CLK       (HAL_CLK_GCC_TEST | 0x12F)
#define HAL_CLK_GCC_TEST_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CLK            (HAL_CLK_GCC_TEST | 0x130)
#define HAL_CLK_GCC_TEST_GCC_MSS_MSMPU_CLIENT_AXI_CLK               (HAL_CLK_GCC_TEST | 0x131)
#define HAL_CLK_GCC_TEST_GCC_QREFS_VBG_CAL_CLK                      (HAL_CLK_GCC_TEST | 0x132)
#define HAL_CLK_GCC_TEST_GCC_WCSS_AHB_S0_CLK                        (HAL_CLK_GCC_TEST | 0x133)
#define HAL_CLK_GCC_TEST_GCC_WCSS_AXI_M_CLK                         (HAL_CLK_GCC_TEST | 0x134)
#define HAL_CLK_GCC_TEST_GCC_WCSS_ECAHB_CLK                         (HAL_CLK_GCC_TEST | 0x135)
#define HAL_CLK_GCC_TEST_GCC_WCSS_SHDREG_AHB_CLK                    (HAL_CLK_GCC_TEST | 0x136)
#define HAL_CLK_GCC_TEST_GCC_WCSS_AT_CLK                            (HAL_CLK_GCC_TEST | 0x137)
#define HAL_CLK_GCC_TEST_GCC_WCSS_TSCTR_DIV2_CLK                    (HAL_CLK_GCC_TEST | 0x138)
#define HAL_CLK_GCC_TEST_GCC_WCSS_APB_CLK                           (HAL_CLK_GCC_TEST | 0x139)
#define HAL_CLK_GCC_TEST_WCSS_GCC_DBG_CLK                           (HAL_CLK_GCC_TEST | 0x13A)
#define HAL_CLK_GCC_TEST_GCC_GPU_CFG_AHB_CLK                        (HAL_CLK_GCC_TEST | 0x13B)
#define HAL_CLK_GCC_TEST_GCC_GPU_AT_CLK                             (HAL_CLK_GCC_TEST | 0x13C)
#define HAL_CLK_GCC_TEST_GPU_GCC_DBG_CLK                            (HAL_CLK_GCC_TEST | 0x13D)
#define HAL_CLK_GCC_TEST_GCC_GPU_BIMC_GFX_SRC_CLK                   (HAL_CLK_GCC_TEST | 0x13E)
#define HAL_CLK_GCC_TEST_GCC_GPU_BIMC_GFX_CLK                       (HAL_CLK_GCC_TEST | 0x13F)
#define HAL_CLK_GCC_TEST_GCC_GPU_TRIG_CLK                           (HAL_CLK_GCC_TEST | 0x140)
#define HAL_CLK_GCC_TEST_GCC_GPU_SNOC_DVM_GFX_CLK                   (HAL_CLK_GCC_TEST | 0x141)
#define HAL_CLK_GCC_TEST_NAV_GCC_DBG_CLK                            (HAL_CLK_GCC_TEST | 0x149)
#define HAL_CLK_GCC_TEST_GCC_AHB2PHY_EAST_CLK                       (HAL_CLK_GCC_TEST | 0x14A)
#define HAL_CLK_GCC_TEST_GCC_CM_PHY_REFGEN1_CLK                     (HAL_CLK_GCC_TEST | 0x14B)
#define HAL_CLK_GCC_TEST_GCC_CM_PHY_REFGEN2_CLK                     (HAL_CLK_GCC_TEST | 0x14C)
#define HAL_CLK_GCC_TEST_GCC_SRAM_SENSOR_XO_CLK                     (HAL_CLK_GCC_TEST | 0x14D)
#define HAL_CLK_GCC_TEST_GCC_A2NOC_THROTTLE_CORE_AXI_CLK            (HAL_CLK_GCC_TEST | 0x153)
#define HAL_CLK_GCC_TEST_GCC_A2NOC_THROTTLE_CFG_CLK                 (HAL_CLK_GCC_TEST | 0x154)
#define HAL_CLK_GCC_TEST_GCC_A2NOC_THROTTLE_CXO_CLK                 (HAL_CLK_GCC_TEST | 0x155)
#define HAL_CLK_GCC_TEST_GCC_APSS_QDSS_TSCTR_DIV2_CLK               (HAL_CLK_GCC_TEST | 0x160)
#define HAL_CLK_GCC_TEST_GCC_APSS_QDSS_TSCTR_DIV8_CLK               (HAL_CLK_GCC_TEST | 0x161)
#define HAL_CLK_GCC_TEST_GCC_UFS_RX_SYMBOL_1_CLK                    (HAL_CLK_GCC_TEST | 0x162)
#define HAL_CLK_GCC_TEST_UFS_RX_SYMBOL_1_CLK                        (HAL_CLK_GCC_TEST | 0x163)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_USB2_AXI_CLK                   (HAL_CLK_GCC_TEST | 0x168)
#define HAL_CLK_GCC_TEST_GCC_USB20_MASTER_CLK                       (HAL_CLK_GCC_TEST | 0x169)
#define HAL_CLK_GCC_TEST_GCC_USB20_SLEEP_CLK                        (HAL_CLK_GCC_TEST | 0x16A)
#define HAL_CLK_GCC_TEST_GCC_USB20_MOCK_UTMI_CLK                    (HAL_CLK_GCC_TEST | 0x16B)
#define HAL_CLK_GCC_TEST_QUSB2PHY_SEC_GCC_USB20S_UTMI_CLK           (HAL_CLK_GCC_TEST | 0x16C)
#define HAL_CLK_GCC_TEST_GCC_SDCC1_APPS_CLK                         (HAL_CLK_GCC_TEST | 0x16D)
#define HAL_CLK_GCC_TEST_GCC_SDCC1_AHB_CLK                          (HAL_CLK_GCC_TEST | 0x16E)
#define HAL_CLK_GCC_TEST_GCC_SDCC1_ICE_CORE_CLK                     (HAL_CLK_GCC_TEST | 0x16F)
#define HAL_CLK_GCC_TEST_GCC_QSPI_AHB_CLK                           (HAL_CLK_GCC_TEST | 0x172)
#define HAL_CLK_GCC_TEST_GCC_QSPI_SER_CLK                           (HAL_CLK_GCC_TEST | 0x173)
#define HAL_CLK_GCC_TEST_GCC_CDSP_BIMC_CLK                          (HAL_CLK_GCC_TEST | 0x174)
#define HAL_CLK_GCC_TEST_GCC_SNOC_BUS_TIMEOUT4_AHB_CLK              (HAL_CLK_GCC_TEST | 0x175)
#define HAL_CLK_GCC_TEST_GCC_SYS_NOC_CDSP_CLK                       (HAL_CLK_GCC_TEST | 0x177)
#define HAL_CLK_GCC_TEST_GCC_LPASS_CNOC_CFG_CLK                     (HAL_CLK_GCC_TEST | 0x178)
#define HAL_CLK_GCC_TEST_GCC_LPASS_Q6_SMMU_GDS_CFG_CLK              (HAL_CLK_GCC_TEST | 0x179)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_LPASS_AON_AHB_CLK              (HAL_CLK_GCC_TEST | 0x17A)
#define HAL_CLK_GCC_TEST_GCC_LPASS_MPORT_CLK                        (HAL_CLK_GCC_TEST | 0x17B)
#define HAL_CLK_GCC_TEST_GCC_SNOC_LPASS_Q6_AXIS_CLK                 (HAL_CLK_GCC_TEST | 0x17C)
#define HAL_CLK_GCC_TEST_GCC_TURING_Q6_AXI_CLK                      (HAL_CLK_GCC_TEST | 0x182)
#define HAL_CLK_GCC_TEST_GCC_TURING_Q6_SMMU_AXI_SRC_CLK             (HAL_CLK_GCC_TEST | 0x183)
#define HAL_CLK_GCC_TEST_GCC_TURING_Q6_SMMU_AXI_CLK                 (HAL_CLK_GCC_TEST | 0x184)
#define HAL_CLK_GCC_TEST_GCC_TURING_SWAY_CLK                        (HAL_CLK_GCC_TEST | 0x185)
#define HAL_CLK_GCC_TEST_GCC_TURING_Q6_SMMU_AHB_CLK                 (HAL_CLK_GCC_TEST | 0x186)
#define HAL_CLK_GCC_TEST_GCC_TURING_TRIG_CLK                        (HAL_CLK_GCC_TEST | 0x187)
#define HAL_CLK_GCC_TEST_GCC_TURING_AT_CLK                          (HAL_CLK_GCC_TEST | 0x188)
#define HAL_CLK_GCC_TEST_TURING_GCC_DBG_CLK                         (HAL_CLK_GCC_TEST | 0x189)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_TURING_AON_AHB_CLK             (HAL_CLK_GCC_TEST | 0x18A)
#define HAL_CLK_GCC_TEST_GPLL0_DTEST                                (HAL_CLK_GCC_TEST | 0x18B)
#define HAL_CLK_GCC_TEST_GPLL1_DTEST                                (HAL_CLK_GCC_TEST | 0x18C)
#define HAL_CLK_GCC_TEST_GPLL2_DTEST                                (HAL_CLK_GCC_TEST | 0x18D)
#define HAL_CLK_GCC_TEST_GPLL3_DTEST                                (HAL_CLK_GCC_TEST | 0x18E)
#define HAL_CLK_GCC_TEST_GPLL4_DTEST                                (HAL_CLK_GCC_TEST | 0x18F)
#define HAL_CLK_GCC_TEST_GPLL5_DTEST                                (HAL_CLK_GCC_TEST | 0x190)
#define HAL_CLK_GCC_TEST_GPLL6_DTEST                                (HAL_CLK_GCC_TEST | 0x191)
#define HAL_CLK_GCC_TEST_GCC_CFG_NOC_NORTH_AHB_CLK                  (HAL_CLK_GCC_TEST | 0x192)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CLK       (HAL_CLK_GCC_TEST | 0x193)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_NOC_CXO_NORTH_CLK               (HAL_CLK_GCC_TEST | 0x194)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_NOC_CXO_SOUTH_CLK               (HAL_CLK_GCC_TEST | 0x195)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_SNOC_NORTH_AXI_CLK              (HAL_CLK_GCC_TEST | 0x196)
#define HAL_CLK_GCC_TEST_GCC_TLMM_CENTRE_AHB_CLK                    (HAL_CLK_GCC_TEST | 0x197)
#define HAL_CLK_GCC_TEST_GCC_CNOC_PERIPH_AHB_CLK                    (HAL_CLK_GCC_TEST | 0x198)
#define HAL_CLK_GCC_TEST_GCC_AGGRE2_CNOC_PERIPH_AHB_CLK             (HAL_CLK_GCC_TEST | 0x199)
#define HAL_CLK_GCC_TEST_GCC_LPASS_CXO_CLK                          (HAL_CLK_GCC_TEST | 0x19A)
#define HAL_CLK_GCC_TEST_NAV_PLL_DTEST                              (HAL_CLK_GCC_TEST | 0x19B)
#define HAL_CLK_GCC_TEST_GCC_LPASS_SWAY_MPU_CLK                     (HAL_CLK_GCC_TEST | 0x19C)
#define HAL_CLK_GCC_TEST_MCCC_DDRSS_GCC_CH_CLK                      (HAL_CLK_GCC_TEST | 0x19D)
#define HAL_CLK_GCC_TEST_QUSB2PHY_GCC_CLK_TEST_SEC                  (HAL_CLK_GCC_TEST | 0x19E)


/*
 * GPU debug clocks
 */
#define HAL_CLK_GPU_TEST                                              (3  << 0x10)

#define HAL_CLK_GPU_TEST_GPUCC_RBCPR_CLK                            (HAL_CLK_GPU_TEST | 0x003)
#define HAL_CLK_GPU_TEST_GPUCC_RBBMTIMER_CLK                        (HAL_CLK_GPU_TEST | 0x005)
#define HAL_CLK_GPU_TEST_GPUCC_SPDM_GFX3D_CLK                       (HAL_CLK_GPU_TEST | 0x007)
#define HAL_CLK_GPU_TEST_GPUCC_GFX3D_CLK                            (HAL_CLK_GPU_TEST | 0x008)


/*
 * LPASS debug clocks
 */
#define HAL_CLK_LPASS_TEST                                              (4  << 0x10)

#define HAL_CLK_LPASS_TEST_SLEEP_CLK_SRC                            (HAL_CLK_LPASS_TEST | 0x00A)
#define HAL_CLK_LPASS_TEST_LPAIF_PRI_CLK_SRC                        (HAL_CLK_LPASS_TEST | 0x00C)
#define HAL_CLK_LPASS_TEST_LPAIF_SEC_CLK_SRC                        (HAL_CLK_LPASS_TEST | 0x00D)
#define HAL_CLK_LPASS_TEST_LPAIF_TER_CLK_SRC                        (HAL_CLK_LPASS_TEST | 0x00E)
#define HAL_CLK_LPASS_TEST_LPAIF_QUAD_CLK_SRC                       (HAL_CLK_LPASS_TEST | 0x00F)
#define HAL_CLK_LPASS_TEST_LPAIF_PCMOE_CLK_SRC                      (HAL_CLK_LPASS_TEST | 0x010)
#define HAL_CLK_LPASS_TEST_ATIME_CLK_SRC                            (HAL_CLK_LPASS_TEST | 0x011)
#define HAL_CLK_LPASS_TEST_RESAMPLER_CLK_SRC                        (HAL_CLK_LPASS_TEST | 0x012)
#define HAL_CLK_LPASS_TEST_AUD_SLIMBUS_CLK_SRC                      (HAL_CLK_LPASS_TEST | 0x013)
#define HAL_CLK_LPASS_TEST_QCA_SLIMBUS_CLK_SRC                      (HAL_CLK_LPASS_TEST | 0x014)
#define HAL_CLK_LPASS_TEST_CORE_CLK_SRC                             (HAL_CLK_LPASS_TEST | 0x015)
#define HAL_CLK_LPASS_TEST_AON_CLK_SRC                              (HAL_CLK_LPASS_TEST | 0x016)
#define HAL_CLK_LPASS_TEST_EXT_MCLK0_CLK_SRC                        (HAL_CLK_LPASS_TEST | 0x018)
#define HAL_CLK_LPASS_TEST_EXT_MCLK1_CLK_SRC                        (HAL_CLK_LPASS_TEST | 0x019)
#define HAL_CLK_LPASS_TEST_EXT_MCLK2_CLK_SRC                        (HAL_CLK_LPASS_TEST | 0x01A)
#define HAL_CLK_LPASS_TEST_XO_CLK_SRC                               (HAL_CLK_LPASS_TEST | 0x01D)
#define HAL_CLK_LPASS_TEST_QOS_FIXED_LAT_COUNTER_CLK_SRC            (HAL_CLK_LPASS_TEST | 0x022)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_GDSC_XO_CLK                   (HAL_CLK_LPASS_TEST | 0x023)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_LPAIF_PRI_IBIT_CLK            (HAL_CLK_LPASS_TEST | 0x027)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_LPAIF_SEC_IBIT_CLK            (HAL_CLK_LPASS_TEST | 0x029)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_LPAIF_TER_IBIT_CLK            (HAL_CLK_LPASS_TEST | 0x02B)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_LPAIF_QUAD_IBIT_CLK           (HAL_CLK_LPASS_TEST | 0x02D)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_LPAIF_PCM_DATA_OE_CLK         (HAL_CLK_LPASS_TEST | 0x02E)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_AVSYNC_ATIME_CLK              (HAL_CLK_LPASS_TEST | 0x02F)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_AVSYNC_STC_CLK                (HAL_CLK_LPASS_TEST | 0x030)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_RESAMPLER_CLK                 (HAL_CLK_LPASS_TEST | 0x031)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_AUD_SLIMBUS_CLK               (HAL_CLK_LPASS_TEST | 0x032)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_QCA_SLIMBUS_CLK               (HAL_CLK_LPASS_TEST | 0x033)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_CORE_CLK                      (HAL_CLK_LPASS_TEST | 0x034)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_SYSNOC_MPORT_CORE_CLK         (HAL_CLK_LPASS_TEST | 0x035)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_AUD_SLIMBUS_CORE_CLK          (HAL_CLK_LPASS_TEST | 0x036)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_QCA_SLIMBUS_CORE_CLK          (HAL_CLK_LPASS_TEST | 0x037)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_LPM_CORE_CLK                  (HAL_CLK_LPASS_TEST | 0x038)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_QDSP_SWAY_AON_CLK             (HAL_CLK_LPASS_TEST | 0x03D)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_BCR_SLP_CLK                   (HAL_CLK_LPASS_TEST | 0x040)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_AON_CLK                    (HAL_CLK_LPASS_TEST | 0x044)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_QOS_AHBS_AON_CLK           (HAL_CLK_LPASS_TEST | 0x045)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_EXT_MCLK0_CLK              (HAL_CLK_LPASS_TEST | 0x046)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_EXT_MCLK1_CLK              (HAL_CLK_LPASS_TEST | 0x047)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_EXT_MCLK2_CLK              (HAL_CLK_LPASS_TEST | 0x048)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CLK        (HAL_CLK_LPASS_TEST | 0x049)
#define HAL_CLK_LPASS_TEST_Q6SS_AHBM_AON_CLK                        (HAL_CLK_LPASS_TEST | 0x04A)
#define HAL_CLK_LPASS_TEST_Q6SS_BCR_SLP_CLK                         (HAL_CLK_LPASS_TEST | 0x04B)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CLK        (HAL_CLK_LPASS_TEST | 0x04D)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_MPU_CFG_AON_CLK            (HAL_CLK_LPASS_TEST | 0x04E)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CLK        (HAL_CLK_LPASS_TEST | 0x04F)
#define HAL_CLK_LPASS_TEST_Q6SS_AHBS_AON_CLK                        (HAL_CLK_LPASS_TEST | 0x050)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CLK     (HAL_CLK_LPASS_TEST | 0x051)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CLK     (HAL_CLK_LPASS_TEST | 0x052)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CLK     (HAL_CLK_LPASS_TEST | 0x053)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CLK     (HAL_CLK_LPASS_TEST | 0x055)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_BUS_TIMEOUT_CORE_CLK          (HAL_CLK_LPASS_TEST | 0x056)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_AT_CLK                        (HAL_CLK_LPASS_TEST | 0x058)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_BLSP_H_CORE_CLK               (HAL_CLK_LPASS_TEST | 0x059)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_CRIF_AON_CLK                  (HAL_CLK_LPASS_TEST | 0x05A)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_CSR_H_AON_CLK                 (HAL_CLK_LPASS_TEST | 0x05B)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_DBG_TSCTR_CLK                 (HAL_CLK_LPASS_TEST | 0x05C)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_CFG_AHB_AON_CLK               (HAL_CLK_LPASS_TEST | 0x05D)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_DATA_H_AON_CLK                (HAL_CLK_LPASS_TEST | 0x05E)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_PCLKDBG_CLK                   (HAL_CLK_LPASS_TEST | 0x05F)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_Q6_ATBM_CLK                   (HAL_CLK_LPASS_TEST | 0x060)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_QUP_I2C1_CLK                  (HAL_CLK_LPASS_TEST | 0x061)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_QUP_I2C2_CLK                  (HAL_CLK_LPASS_TEST | 0x062)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_QUP_I2C3_CLK                  (HAL_CLK_LPASS_TEST | 0x063)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_QUP_SPI1_CLK                  (HAL_CLK_LPASS_TEST | 0x064)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_QUP_SPI2_CLK                  (HAL_CLK_LPASS_TEST | 0x065)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_QUP_SPI3_CLK                  (HAL_CLK_LPASS_TEST | 0x066)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_SMEM_CORE_CLK                 (HAL_CLK_LPASS_TEST | 0x067)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_UART_DM_UART1_CLK             (HAL_CLK_LPASS_TEST | 0x068)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_UART_DM_UART2_CLK             (HAL_CLK_LPASS_TEST | 0x069)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_UART_DM_UART3_CLK             (HAL_CLK_LPASS_TEST | 0x06A)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_VS_VDDCX_CLK                  (HAL_CLK_LPASS_TEST | 0x06B)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_VS_VDDMX_CLK                  (HAL_CLK_LPASS_TEST | 0x06C)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_AHB_TIMEOUT_CORE_CLK          (HAL_CLK_LPASS_TEST | 0x06D)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_SENSOR_CORE_CORE_CLK          (HAL_CLK_LPASS_TEST | 0x06E)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_QDSP_SWAY_AON_CLK             (HAL_CLK_LPASS_TEST | 0x078)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_Q6_SPM_CLK                    (HAL_CLK_LPASS_TEST | 0x079)
#define HAL_CLK_LPASS_TEST_SCC_UART1_CLK_SRC                        (HAL_CLK_LPASS_TEST | 0x07A)
#define HAL_CLK_LPASS_TEST_SCC_UART2_CLK_SRC                        (HAL_CLK_LPASS_TEST | 0x07B)
#define HAL_CLK_LPASS_TEST_SCC_UART3_CLK_SRC                        (HAL_CLK_LPASS_TEST | 0x07C)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_SW_NPL_CLK                 (HAL_CLK_LPASS_TEST | 0x07D)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_INT_I2S0_1_IBIT_CLK           (HAL_CLK_LPASS_TEST | 0x07E)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_INT_I2S2_IBIT_CLK             (HAL_CLK_LPASS_TEST | 0x07F)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_INT_I2S3_IBIT_CLK             (HAL_CLK_LPASS_TEST | 0x080)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_INT_I2S5_6_IBIT_CLK           (HAL_CLK_LPASS_TEST | 0x081)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_INT_MCLK0_CLK                 (HAL_CLK_LPASS_TEST | 0x082)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_INT_MCLK1_CLK                 (HAL_CLK_LPASS_TEST | 0x083)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_UART_DM_UART4_CLK             (HAL_CLK_LPASS_TEST | 0x084)
#define HAL_CLK_LPASS_TEST_SCC_UART4_CLK_SRC                        (HAL_CLK_LPASS_TEST | 0x085)
#define HAL_CLK_LPASS_TEST_AUDIO_WRAPPER_EXT_MCLK3_CLK              (HAL_CLK_LPASS_TEST | 0x086)
#define HAL_CLK_LPASS_TEST_AUDIO_CORE_INT_I2S4_IBIT_CLK             (HAL_CLK_LPASS_TEST | 0x087)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_SENSOR_CORE_BCR_SLP_CLK       (HAL_CLK_LPASS_TEST | 0x089)
#define HAL_CLK_LPASS_TEST_ISLAND_SCC_SENSOR_CORE_BCR_XO_CLK        (HAL_CLK_LPASS_TEST | 0x08A)


/*
 * MMSS debug clocks
 */
#define HAL_CLK_MMSS_TEST                                              (5  << 0x10)

#define HAL_CLK_MMSS_TEST_MMSS_MNOC_AHB_CLK                         (HAL_CLK_MMSS_TEST | 0x001)
#define HAL_CLK_MMSS_TEST_MMSS_BTO_AHB_CLK                          (HAL_CLK_MMSS_TEST | 0x002)
#define HAL_CLK_MMSS_TEST_MMSS_MISC_AHB_CLK                         (HAL_CLK_MMSS_TEST | 0x003)
#define HAL_CLK_MMSS_TEST_MMSS_MNOC_AXI_CLK                         (HAL_CLK_MMSS_TEST | 0x004)
#define HAL_CLK_MMSS_TEST_MMSS_S0_AXI_CLK                           (HAL_CLK_MMSS_TEST | 0x005)
#define HAL_CLK_MMSS_TEST_MMSS_BIMC_SMMU_AHB_CLK                    (HAL_CLK_MMSS_TEST | 0x00C)
#define HAL_CLK_MMSS_TEST_MMSS_BIMC_SMMU_AXI_CLK                    (HAL_CLK_MMSS_TEST | 0x00D)
#define HAL_CLK_MMSS_TEST_MMSS_VIDEO_CORE_CLK                       (HAL_CLK_MMSS_TEST | 0x00E)
#define HAL_CLK_MMSS_TEST_MMSS_VIDEO_AXI_CLK                        (HAL_CLK_MMSS_TEST | 0x00F)
#define HAL_CLK_MMSS_TEST_MMSS_VIDEO_AHB_CLK                        (HAL_CLK_MMSS_TEST | 0x011)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_ROT_CLK                         (HAL_CLK_MMSS_TEST | 0x012)
#define HAL_CLK_MMSS_TEST_MMSS_SNOC_DVM_AXI_CLK                     (HAL_CLK_MMSS_TEST | 0x013)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_MDP_CLK                         (HAL_CLK_MMSS_TEST | 0x014)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_PCLK0_CLK                       (HAL_CLK_MMSS_TEST | 0x016)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_PCLK1_CLK                       (HAL_CLK_MMSS_TEST | 0x017)
#define HAL_CLK_MMSS_TEST_MMSS_VIDEO_SUBCORE0_CLK                   (HAL_CLK_MMSS_TEST | 0x01A)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_VSYNC_CLK                       (HAL_CLK_MMSS_TEST | 0x01C)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_BYTE0_CLK                       (HAL_CLK_MMSS_TEST | 0x01E)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_BYTE1_CLK                       (HAL_CLK_MMSS_TEST | 0x01F)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_ESC0_CLK                        (HAL_CLK_MMSS_TEST | 0x020)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_ESC1_CLK                        (HAL_CLK_MMSS_TEST | 0x021)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_AHB_CLK                         (HAL_CLK_MMSS_TEST | 0x022)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_HDMI_DP_AHB_CLK                 (HAL_CLK_MMSS_TEST | 0x023)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_AXI_CLK                         (HAL_CLK_MMSS_TEST | 0x024)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_TOP_AHB_CLK                    (HAL_CLK_MMSS_TEST | 0x025)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_MICRO_AHB_CLK                  (HAL_CLK_MMSS_TEST | 0x026)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_GP0_CLK                        (HAL_CLK_MMSS_TEST | 0x027)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_GP1_CLK                        (HAL_CLK_MMSS_TEST | 0x028)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_MCLK0_CLK                      (HAL_CLK_MMSS_TEST | 0x029)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_MCLK1_CLK                      (HAL_CLK_MMSS_TEST | 0x02A)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_MCLK2_CLK                      (HAL_CLK_MMSS_TEST | 0x02B)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_MCLK3_CLK                      (HAL_CLK_MMSS_TEST | 0x02C)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CCI_CLK                        (HAL_CLK_MMSS_TEST | 0x02D)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CCI_AHB_CLK                    (HAL_CLK_MMSS_TEST | 0x02E)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI0PHYTIMER_CLK               (HAL_CLK_MMSS_TEST | 0x02F)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI1PHYTIMER_CLK               (HAL_CLK_MMSS_TEST | 0x030)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI2PHYTIMER_CLK               (HAL_CLK_MMSS_TEST | 0x031)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_JPEG0_CLK                      (HAL_CLK_MMSS_TEST | 0x032)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_ISPIF_AHB_CLK                  (HAL_CLK_MMSS_TEST | 0x033)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_JPEG_AHB_CLK                   (HAL_CLK_MMSS_TEST | 0x035)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_JPEG_AXI_CLK                   (HAL_CLK_MMSS_TEST | 0x036)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_AHB_CLK                        (HAL_CLK_MMSS_TEST | 0x037)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_VFE0_CLK                       (HAL_CLK_MMSS_TEST | 0x038)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_VFE1_CLK                       (HAL_CLK_MMSS_TEST | 0x039)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CPP_CLK                        (HAL_CLK_MMSS_TEST | 0x03A)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CPP_AHB_CLK                    (HAL_CLK_MMSS_TEST | 0x03B)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_VFE_VBIF_AHB_CLK               (HAL_CLK_MMSS_TEST | 0x03C)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_VFE_VBIF_AXI_CLK               (HAL_CLK_MMSS_TEST | 0x03D)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_DP_PIXEL_CLK                    (HAL_CLK_MMSS_TEST | 0x03E)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI_VFE0_CLK                   (HAL_CLK_MMSS_TEST | 0x03F)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI_VFE1_CLK                   (HAL_CLK_MMSS_TEST | 0x040)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI0_CLK                       (HAL_CLK_MMSS_TEST | 0x041)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI0_AHB_CLK                   (HAL_CLK_MMSS_TEST | 0x042)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSIPHY0_CLK                    (HAL_CLK_MMSS_TEST | 0x043)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI0RDI_CLK                    (HAL_CLK_MMSS_TEST | 0x044)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI0PIX_CLK                    (HAL_CLK_MMSS_TEST | 0x045)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI1_CLK                       (HAL_CLK_MMSS_TEST | 0x046)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI1_AHB_CLK                   (HAL_CLK_MMSS_TEST | 0x047)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI1RDI_CLK                    (HAL_CLK_MMSS_TEST | 0x049)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI1PIX_CLK                    (HAL_CLK_MMSS_TEST | 0x04A)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI2_CLK                       (HAL_CLK_MMSS_TEST | 0x04B)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI2_AHB_CLK                   (HAL_CLK_MMSS_TEST | 0x04C)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI2RDI_CLK                    (HAL_CLK_MMSS_TEST | 0x04E)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI2PIX_CLK                    (HAL_CLK_MMSS_TEST | 0x04F)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI3_CLK                       (HAL_CLK_MMSS_TEST | 0x050)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI3_AHB_CLK                   (HAL_CLK_MMSS_TEST | 0x051)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI3RDI_CLK                    (HAL_CLK_MMSS_TEST | 0x053)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSI3PIX_CLK                    (HAL_CLK_MMSS_TEST | 0x054)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_CPP_CLK                         (HAL_CLK_MMSS_TEST | 0x055)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_JPEG0_CLK                       (HAL_CLK_MMSS_TEST | 0x056)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_MDP_CLK                         (HAL_CLK_MMSS_TEST | 0x058)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_AXI_CLK                         (HAL_CLK_MMSS_TEST | 0x059)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_VIDEO_CORE_CLK                  (HAL_CLK_MMSS_TEST | 0x05A)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_VFE0_CLK                        (HAL_CLK_MMSS_TEST | 0x05B)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_VFE1_CLK                        (HAL_CLK_MMSS_TEST | 0x05C)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_PCLK1_CLK                       (HAL_CLK_MMSS_TEST | 0x05E)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_ROT_CLK                         (HAL_CLK_MMSS_TEST | 0x05F)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_AHB_CLK                         (HAL_CLK_MMSS_TEST | 0x060)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_PCLK0_CLK                       (HAL_CLK_MMSS_TEST | 0x061)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_CSI0_CLK                        (HAL_CLK_MMSS_TEST | 0x062)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_RM_AXI_CLK                      (HAL_CLK_MMSS_TEST | 0x063)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_VFE0_STREAM_CLK                (HAL_CLK_MMSS_TEST | 0x071)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_VFE1_STREAM_CLK                (HAL_CLK_MMSS_TEST | 0x072)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CPP_VBIF_AHB_CLK               (HAL_CLK_MMSS_TEST | 0x073)
#define HAL_CLK_MMSS_TEST_MMSS_SPDM_DP_CRYPTO_CLK                   (HAL_CLK_MMSS_TEST | 0x074)
#define HAL_CLK_MMSS_TEST_MMSS_MISC_CXO_CLK                         (HAL_CLK_MMSS_TEST | 0x077)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CPP_AXI_CLK                    (HAL_CLK_MMSS_TEST | 0x07A)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSIPHY1_CLK                    (HAL_CLK_MMSS_TEST | 0x085)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_VFE0_AHB_CLK                   (HAL_CLK_MMSS_TEST | 0x086)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_VFE1_AHB_CLK                   (HAL_CLK_MMSS_TEST | 0x087)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CSIPHY2_CLK                    (HAL_CLK_MMSS_TEST | 0x088)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CPHY_CSID0_CLK                 (HAL_CLK_MMSS_TEST | 0x08D)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CPHY_CSID1_CLK                 (HAL_CLK_MMSS_TEST | 0x08E)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CPHY_CSID2_CLK                 (HAL_CLK_MMSS_TEST | 0x08F)
#define HAL_CLK_MMSS_TEST_MMSS_CAMSS_CPHY_CSID3_CLK                 (HAL_CLK_MMSS_TEST | 0x090)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_DP_LINK_CLK                     (HAL_CLK_MMSS_TEST | 0x098)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_DP_LINK_INTF_CLK                (HAL_CLK_MMSS_TEST | 0x099)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_DP_CRYPTO_CLK                   (HAL_CLK_MMSS_TEST | 0x09A)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_DP_PIXEL_CLK                    (HAL_CLK_MMSS_TEST | 0x09B)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_DP_AUX_CLK                      (HAL_CLK_MMSS_TEST | 0x09C)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_DP_GTC_CLK                      (HAL_CLK_MMSS_TEST | 0x09D)
#define HAL_CLK_MMSS_TEST_MMSS_THROTTLE_CAMSS_AHB_CLK               (HAL_CLK_MMSS_TEST | 0x0A4)
#define HAL_CLK_MMSS_TEST_MMSS_THROTTLE_MDSS_AHB_CLK                (HAL_CLK_MMSS_TEST | 0x0A5)
#define HAL_CLK_MMSS_TEST_MMSS_THROTTLE_VIDEO_AHB_CLK               (HAL_CLK_MMSS_TEST | 0x0A6)
#define HAL_CLK_MMSS_TEST_MMSS_THROTTLE_CAMSS_CXO_CLK               (HAL_CLK_MMSS_TEST | 0x0A7)
#define HAL_CLK_MMSS_TEST_MMSS_THROTTLE_MDSS_CXO_CLK                (HAL_CLK_MMSS_TEST | 0x0A8)
#define HAL_CLK_MMSS_TEST_MMSS_THROTTLE_VIDEO_CXO_CLK               (HAL_CLK_MMSS_TEST | 0x0A9)
#define HAL_CLK_MMSS_TEST_MMSS_THROTTLE_CAMSS_AXI_CLK               (HAL_CLK_MMSS_TEST | 0x0AA)
#define HAL_CLK_MMSS_TEST_MMSS_THROTTLE_MDSS_AXI_CLK                (HAL_CLK_MMSS_TEST | 0x0AB)
#define HAL_CLK_MMSS_TEST_MMSS_THROTTLE_VIDEO_AXI_CLK               (HAL_CLK_MMSS_TEST | 0x0AC)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_BYTE0_INTF_CLK                  (HAL_CLK_MMSS_TEST | 0x0AD)
#define HAL_CLK_MMSS_TEST_MMSS_MDSS_BYTE1_INTF_CLK                  (HAL_CLK_MMSS_TEST | 0x0B6)
#define HAL_CLK_MMSS_TEST_MMSS_CSIPHY_AHB2CRIF_CLK                  (HAL_CLK_MMSS_TEST | 0x0B8)


/*
 * WCSS debug clocks
 */
#define HAL_CLK_WCSS_TEST                                              (6  << 0x10)

#define HAL_CLK_WCSS_TEST_WCSS_CSS_NOC_CLK                          (HAL_CLK_WCSS_TEST | 0x001)
#define HAL_CLK_WCSS_TEST_WCSS_TOP_AXI_CLK                          (HAL_CLK_WCSS_TEST | 0x002)
#define HAL_CLK_WCSS_TEST_WCSS_TOP_AHB_CLK                          (HAL_CLK_WCSS_TEST | 0x003)
#define HAL_CLK_WCSS_TEST_WCSS_CSS_APB_CLK                          (HAL_CLK_WCSS_TEST | 0x004)
#define HAL_CLK_WCSS_TEST_WCSS_AHB_TSLV_CLK                         (HAL_CLK_WCSS_TEST | 0x005)
#define HAL_CLK_WCSS_TEST_WCSS_DBG_ATB_CLK                          (HAL_CLK_WCSS_TEST | 0x006)
#define HAL_CLK_WCSS_TEST_WCSS_DBG_APB_CLK                          (HAL_CLK_WCSS_TEST | 0x007)
#define HAL_CLK_WCSS_TEST_WCSS_DBG_TS_CLK                           (HAL_CLK_WCSS_TEST | 0x008)
#define HAL_CLK_WCSS_TEST_WCSS_WMAC1_APB_CLK                        (HAL_CLK_WCSS_TEST | 0x009)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_APB_CLK                         (HAL_CLK_WCSS_TEST | 0x00A)
#define HAL_CLK_WCSS_TEST_WCSS_WMAC1_CSS_MAC_CLK                    (HAL_CLK_WCSS_TEST | 0x00B)
#define HAL_CLK_WCSS_TEST_WCSS_WMAC1_MAC_CLK                        (HAL_CLK_WCSS_TEST | 0x00C)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_320_CLK                         (HAL_CLK_WCSS_TEST | 0x00D)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_BW_CLK                          (HAL_CLK_WCSS_TEST | 0x00E)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_BWX2_CLK                        (HAL_CLK_WCSS_TEST | 0x00F)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_X2_CLK                          (HAL_CLK_WCSS_TEST | 0x010)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_CLK                             (HAL_CLK_WCSS_TEST | 0x011)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_160_CLK                         (HAL_CLK_WCSS_TEST | 0x012)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_80_CLK                          (HAL_CLK_WCSS_TEST | 0x013)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_40_CLK                          (HAL_CLK_WCSS_TEST | 0x014)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_20_CLK                          (HAL_CLK_WCSS_TEST | 0x015)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_TDAC_CLK                        (HAL_CLK_WCSS_TEST | 0x016)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_TADC_CLK                        (HAL_CLK_WCSS_TEST | 0x017)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_T240_CLK                        (HAL_CLK_WCSS_TEST | 0x018)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_30_CLK                          (HAL_CLK_WCSS_TEST | 0x019)
#define HAL_CLK_WCSS_TEST_WCSS_WMAC2_APB_CLK                        (HAL_CLK_WCSS_TEST | 0x01A)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_APB_CLK                         (HAL_CLK_WCSS_TEST | 0x01B)
#define HAL_CLK_WCSS_TEST_WCSS_WMAC2_CSS_MAC_CLK                    (HAL_CLK_WCSS_TEST | 0x01C)
#define HAL_CLK_WCSS_TEST_WCSS_WMAC2_MAC_CLK                        (HAL_CLK_WCSS_TEST | 0x01D)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_320_CLK                         (HAL_CLK_WCSS_TEST | 0x01E)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_BW_CLK                          (HAL_CLK_WCSS_TEST | 0x01F)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_BWX2_CLK                        (HAL_CLK_WCSS_TEST | 0x020)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_X2_CLK                          (HAL_CLK_WCSS_TEST | 0x021)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_CLK                             (HAL_CLK_WCSS_TEST | 0x022)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_160_CLK                         (HAL_CLK_WCSS_TEST | 0x023)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_80_CLK                          (HAL_CLK_WCSS_TEST | 0x024)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_40_CLK                          (HAL_CLK_WCSS_TEST | 0x025)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_20_CLK                          (HAL_CLK_WCSS_TEST | 0x026)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_TDAC_CLK                        (HAL_CLK_WCSS_TEST | 0x027)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_TADC_CLK                        (HAL_CLK_WCSS_TEST | 0x028)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_T240_CLK                        (HAL_CLK_WCSS_TEST | 0x029)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_30_CLK                          (HAL_CLK_WCSS_TEST | 0x02A)
#define HAL_CLK_WCSS_TEST_WCSS_TOP_SLP_CLK                          (HAL_CLK_WCSS_TEST | 0x02B)
#define HAL_CLK_WCSS_TEST_WCSS_TOP_REF_CLK                          (HAL_CLK_WCSS_TEST | 0x02C)
#define HAL_CLK_WCSS_TEST_WCSS_CSS_WSI_CLK                          (HAL_CLK_WCSS_TEST | 0x02D)
#define HAL_CLK_WCSS_TEST_PHY1_11AC_RADIO_ADC_0_CLK                 (HAL_CLK_WCSS_TEST | 0x02E)
#define HAL_CLK_WCSS_TEST_PHY1_11AC_RADIO_ADC_1_CLK                 (HAL_CLK_WCSS_TEST | 0x02F)
#define HAL_CLK_WCSS_TEST_PHY2_11AC_RADIO_ADC_0_CLK                 (HAL_CLK_WCSS_TEST | 0x030)
#define HAL_CLK_WCSS_TEST_PHY2_11AC_RADIO_ADC_1_CLK                 (HAL_CLK_WCSS_TEST | 0x031)
#define HAL_CLK_WCSS_TEST_WCSS_RFACTRL_CLK                          (HAL_CLK_WCSS_TEST | 0x032)
#define HAL_CLK_WCSS_TEST_WCSS_PHY1_DFS_CLK                         (HAL_CLK_WCSS_TEST | 0x033)
#define HAL_CLK_WCSS_TEST_WCSS_PHY2_DFS_CLK                         (HAL_CLK_WCSS_TEST | 0x034)
#define HAL_CLK_WCSS_TEST_WCSS_DBG_CSS_ATB_CLK                      (HAL_CLK_WCSS_TEST | 0x035)
#define HAL_CLK_WCSS_TEST_WCSS_DBG_CSS_APB_CLK                      (HAL_CLK_WCSS_TEST | 0x036)
#define HAL_CLK_WCSS_TEST_WCSS_DBG_CSS_TS_CLK                       (HAL_CLK_WCSS_TEST | 0x037)
#define HAL_CLK_WCSS_TEST_WCSS_TOP_DAC_APB_CLK                      (HAL_CLK_WCSS_TEST | 0x038)
#define HAL_CLK_WCSS_TEST_WCSS_RFACTRL_APB_CLK                      (HAL_CLK_WCSS_TEST | 0x039)
#define HAL_CLK_WCSS_TEST_WCSS_RFACTRL_PHY1_80_CLK                  (HAL_CLK_WCSS_TEST | 0x03A)
#define HAL_CLK_WCSS_TEST_WCSS_RFACTRL_PHY2_80_CLK                  (HAL_CLK_WCSS_TEST | 0x03B)
#define HAL_CLK_WCSS_TEST_WCSS_RFACTRL_PHY1_11AC_RADIO_ADC_0_CLK     (HAL_CLK_WCSS_TEST | 0x03C)
#define HAL_CLK_WCSS_TEST_WCSS_RFACTRL_PHY1_11AC_RADIO_ADC_1_CLK     (HAL_CLK_WCSS_TEST | 0x03D)
#define HAL_CLK_WCSS_TEST_WCSS_RFACTRL_DAC_APB_CLK                  (HAL_CLK_WCSS_TEST | 0x03E)
#define HAL_CLK_WCSS_TEST_WCSS_WCSSDBG_CFG_APB_CLK                  (HAL_CLK_WCSS_TEST | 0x03F)


#endif // __HAL_CLK_TEST_H__

