|teste
clock => clock.IN3
enter => ~NO_FANOUT~
reset => reset.IN1
entrada[0] => ~NO_FANOUT~
entrada[1] => ~NO_FANOUT~
entrada[2] => ~NO_FANOUT~
entrada[3] => ~NO_FANOUT~
entrada[4] => ~NO_FANOUT~
entrada[5] => ~NO_FANOUT~
entrada[6] => ~NO_FANOUT~
entrada[7] => ~NO_FANOUT~
entrada[8] => ~NO_FANOUT~
entrada[9] => ~NO_FANOUT~
entrada[10] => ~NO_FANOUT~
entrada[11] => ~NO_FANOUT~
entrada[12] => ~NO_FANOUT~
entrada[13] => ~NO_FANOUT~
entrada[14] => ~NO_FANOUT~
entrada[15] => ~NO_FANOUT~
entrada[16] => ~NO_FANOUT~
entrada[17] => ~NO_FANOUT~
ps2_clk => ps2_clk.IN1
ps2_data => ps2_data.IN1
seg0[0] << <GND>
seg0[1] << <GND>
seg0[2] << <GND>
seg0[3] << <GND>
seg0[4] << <GND>
seg0[5] << <GND>
seg0[6] << <GND>
seg1[0] << <GND>
seg1[1] << <GND>
seg1[2] << <GND>
seg1[3] << <GND>
seg1[4] << <GND>
seg1[5] << <GND>
seg1[6] << <GND>
seg2[0] << <GND>
seg2[1] << <GND>
seg2[2] << <GND>
seg2[3] << <GND>
seg2[4] << <GND>
seg2[5] << <GND>
seg2[6] << <GND>
seg3[0] << <GND>
seg3[1] << <GND>
seg3[2] << <GND>
seg3[3] << <GND>
seg3[4] << <GND>
seg3[5] << <GND>
seg3[6] << <GND>
seg4[0] << <GND>
seg4[1] << <GND>
seg4[2] << <GND>
seg4[3] << <GND>
seg4[4] << <GND>
seg4[5] << <GND>
seg4[6] << <GND>
seg5[0] << <GND>
seg5[1] << <GND>
seg5[2] << <GND>
seg5[3] << <GND>
seg5[4] << <GND>
seg5[5] << <GND>
seg5[6] << <GND>
seg6[0] << <GND>
seg6[1] << <GND>
seg6[2] << <GND>
seg6[3] << <GND>
seg6[4] << <GND>
seg6[5] << <GND>
seg6[6] << <GND>
seg7[0] << <GND>
seg7[1] << <GND>
seg7[2] << <GND>
seg7[3] << <GND>
seg7[4] << <GND>
seg7[5] << <GND>
seg7[6] << <GND>
ledr[0] << contato1:C1.port1
ledr[1] << contato1:C1.port1
ledr[2] << contato1:C1.port1
ledr[3] << contato1:C1.port1
hsync << vga_test:inst_vga_test.VGA_HS
vsync << vga_test:inst_vga_test.VGA_VS
red[0] << vga_test:inst_vga_test.VGA_Red
red[1] << vga_test:inst_vga_test.VGA_Red
red[2] << vga_test:inst_vga_test.VGA_Red
red[3] << vga_test:inst_vga_test.VGA_Red
red[4] << vga_test:inst_vga_test.VGA_Red
red[5] << vga_test:inst_vga_test.VGA_Red
red[6] << vga_test:inst_vga_test.VGA_Red
red[7] << vga_test:inst_vga_test.VGA_Red
green[0] << vga_test:inst_vga_test.VGA_Green
green[1] << vga_test:inst_vga_test.VGA_Green
green[2] << vga_test:inst_vga_test.VGA_Green
green[3] << vga_test:inst_vga_test.VGA_Green
green[4] << vga_test:inst_vga_test.VGA_Green
green[5] << vga_test:inst_vga_test.VGA_Green
green[6] << vga_test:inst_vga_test.VGA_Green
green[7] << vga_test:inst_vga_test.VGA_Green
blue[0] << vga_test:inst_vga_test.VGA_Blue
blue[1] << vga_test:inst_vga_test.VGA_Blue
blue[2] << vga_test:inst_vga_test.VGA_Blue
blue[3] << vga_test:inst_vga_test.VGA_Blue
blue[4] << vga_test:inst_vga_test.VGA_Blue
blue[5] << vga_test:inst_vga_test.VGA_Blue
blue[6] << vga_test:inst_vga_test.VGA_Blue
blue[7] << vga_test:inst_vga_test.VGA_Blue
vga_blank << vga_test:inst_vga_test.VGA_Blank_N
vga_clock << vga_test:inst_vga_test.VGA_Clk
vga_sync << vga_test:inst_vga_test.VGA_Sync_N


|teste|contato1:C1
CLOCK_50 => count[0].CLK
CLOCK_50 => count[1].CLK
CLOCK_50 => count[2].CLK
CLOCK_50 => count[3].CLK
CLOCK_50 => count[4].CLK
CLOCK_50 => count[5].CLK
CLOCK_50 => count[6].CLK
CLOCK_50 => count[7].CLK
CLOCK_50 => count[8].CLK
CLOCK_50 => count[9].CLK
CLOCK_50 => count[10].CLK
CLOCK_50 => count[11].CLK
CLOCK_50 => count[12].CLK
CLOCK_50 => count[13].CLK
CLOCK_50 => count[14].CLK
CLOCK_50 => count[15].CLK
CLOCK_50 => count[16].CLK
CLOCK_50 => count[17].CLK
CLOCK_50 => count[18].CLK
CLOCK_50 => count[19].CLK
CLOCK_50 => count[20].CLK
CLOCK_50 => count[21].CLK
CLOCK_50 => count[22].CLK
CLOCK_50 => count[23].CLK
CLOCK_50 => count[24].CLK
CLOCK_50 => count[25].CLK
CLOCK_50 => count[26].CLK
CLOCK_50 => count[27].CLK
LEDR[0] <= count[24].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= count[25].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= count[26].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= count[27].DB_MAX_OUTPUT_PORT_TYPE
Key => count[0].ACLR
Key => count[1].ACLR
Key => count[2].ACLR
Key => count[3].ACLR
Key => count[4].ACLR
Key => count[5].ACLR
Key => count[6].ACLR
Key => count[7].ACLR
Key => count[8].ACLR
Key => count[9].ACLR
Key => count[10].ACLR
Key => count[11].ACLR
Key => count[12].ACLR
Key => count[13].ACLR
Key => count[14].ACLR
Key => count[15].ACLR
Key => count[16].ACLR
Key => count[17].ACLR
Key => count[18].ACLR
Key => count[19].ACLR
Key => count[20].ACLR
Key => count[21].ACLR
Key => count[22].ACLR
Key => count[23].ACLR
Key => count[24].ACLR
Key => count[25].ACLR
Key => count[26].ACLR
Key => count[27].ACLR
divclock <= count[5].DB_MAX_OUTPUT_PORT_TYPE
depclock <= count[15].DB_MAX_OUTPUT_PORT_TYPE


|teste|red_screen:rs
clk => clk.IN2
reset => reset.IN1
acoes[0] => acoes[0].IN1
acoes[1] => acoes[1].IN1
acoes[2] => acoes[2].IN1
acoes[3] => acoes[3].IN1
acoes[4] => acoes[4].IN1
acoes[5] => acoes[5].IN1
Draw_X[0] <= Draw_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[1] <= Draw_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[2] <= Draw_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[3] <= Draw_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[4] <= Draw_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[5] <= Draw_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[6] <= Draw_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[7] <= Draw_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[8] <= Draw_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[9] <= Draw_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[10] <= Draw_X[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[11] <= Draw_X[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[12] <= Draw_X[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[13] <= Draw_X[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[14] <= Draw_X[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[15] <= Draw_X[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[16] <= Draw_X[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[17] <= Draw_X[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[18] <= Draw_X[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[19] <= Draw_X[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[20] <= Draw_X[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[21] <= Draw_X[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[22] <= Draw_X[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[23] <= Draw_X[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[24] <= Draw_X[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[25] <= Draw_X[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[26] <= Draw_X[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[27] <= Draw_X[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[28] <= Draw_X[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[29] <= Draw_X[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[30] <= Draw_X[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[31] <= Draw_X[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[0] <= Draw_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[1] <= Draw_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[2] <= Draw_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[3] <= Draw_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[4] <= Draw_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[5] <= Draw_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[6] <= Draw_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[7] <= Draw_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[8] <= Draw_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[9] <= Draw_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[10] <= Draw_Y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[11] <= Draw_Y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[12] <= Draw_Y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[13] <= Draw_Y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[14] <= Draw_Y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[15] <= Draw_Y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[16] <= Draw_Y[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[17] <= Draw_Y[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[18] <= Draw_Y[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[19] <= Draw_Y[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[20] <= Draw_Y[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[21] <= Draw_Y[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[22] <= Draw_Y[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[23] <= Draw_Y[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[24] <= Draw_Y[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[25] <= Draw_Y[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[26] <= Draw_Y[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[27] <= Draw_Y[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[28] <= Draw_Y[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[29] <= Draw_Y[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[30] <= Draw_Y[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[31] <= Draw_Y[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[0] <= Draw_Color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[1] <= Draw_Color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[2] <= Draw_Color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[3] <= Draw_Color[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[4] <= Draw_Color[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[5] <= Draw_Color[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[6] <= Draw_Color[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[7] <= Draw_Color[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[8] <= Draw_Color[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[9] <= Draw_Color[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[10] <= Draw_Color[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[11] <= Draw_Color[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[12] <= Draw_Color[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[13] <= Draw_Color[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[14] <= Draw_Color[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[15] <= Draw_Color[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[16] <= Draw_Color[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[17] <= Draw_Color[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[18] <= Draw_Color[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[19] <= Draw_Color[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[20] <= Draw_Color[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[21] <= Draw_Color[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[22] <= Draw_Color[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[23] <= Draw_Color[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[24] <= Draw_Color[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[25] <= Draw_Color[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[26] <= Draw_Color[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[27] <= Draw_Color[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[28] <= Draw_Color[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[29] <= Draw_Color[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[30] <= Draw_Color[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[31] <= Draw_Color[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Enable_Draw <= Enable_Draw~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|red_screen:rs|game_process:game_process
clk => trigger.CLK
clk => enemy_x[0].CLK
clk => enemy_x[1].CLK
clk => enemy_x[2].CLK
clk => max[0].CLK
clk => max[1].CLK
clk => max[2].CLK
clk => max[3].CLK
clk => max[4].CLK
clk => max[5].CLK
clk => max[6].CLK
clk => max[7].CLK
clk => prev_acao4.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => timer[19].CLK
clk => timer[20].CLK
clk => timer[21].CLK
clk => timer[22].CLK
clk => timer[23].CLK
clk => timer[24].CLK
clk => timer[25].CLK
clk => enemy_y[0].CLK
clk => enemy_y[1].CLK
clk => enemy_y[2].CLK
clk => scenario_timer[0].CLK
clk => scenario_timer[1].CLK
clk => scenario_timer[2].CLK
clk => scenario_timer[3].CLK
clk => scenario_timer[4].CLK
clk => scenario_timer[5].CLK
clk => scenario_timer[6].CLK
clk => scenario_timer[7].CLK
clk => scenario_timer[8].CLK
clk => scenario_timer[9].CLK
clk => scenario_timer[10].CLK
clk => scenario_timer[11].CLK
clk => scenario_timer[12].CLK
clk => scenario_timer[13].CLK
clk => scenario_timer[14].CLK
clk => scenario_timer[15].CLK
clk => scenario_timer[16].CLK
clk => scenario_timer[17].CLK
clk => scenario_timer[18].CLK
clk => scenario_timer[19].CLK
clk => scenario_timer[20].CLK
clk => scenario_timer[21].CLK
clk => scenario_timer[22].CLK
clk => scenario_timer[23].CLK
clk => scenario_timer[24].CLK
clk => scenario_timer[25].CLK
clk => enemy_timer[0].CLK
clk => enemy_timer[1].CLK
clk => enemy_timer[2].CLK
clk => enemy_timer[3].CLK
clk => enemy_timer[4].CLK
clk => enemy_timer[5].CLK
clk => enemy_timer[6].CLK
clk => enemy_timer[7].CLK
clk => enemy_timer[8].CLK
clk => enemy_timer[9].CLK
clk => enemy_timer[10].CLK
clk => enemy_timer[11].CLK
clk => enemy_timer[12].CLK
clk => enemy_timer[13].CLK
clk => enemy_timer[14].CLK
clk => enemy_timer[15].CLK
clk => enemy_timer[16].CLK
clk => enemy_timer[17].CLK
clk => enemy_timer[18].CLK
clk => enemy_timer[19].CLK
clk => enemy_timer[20].CLK
clk => enemy_timer[21].CLK
clk => enemy_timer[22].CLK
clk => enemy_timer[23].CLK
clk => enemy_timer[24].CLK
clk => enemy_timer[25].CLK
clk => gun_timer[0].CLK
clk => gun_timer[1].CLK
clk => gun_timer[2].CLK
clk => gun_timer[3].CLK
clk => gun_timer[4].CLK
clk => gun_timer[5].CLK
clk => gun_timer[6].CLK
clk => gun_timer[7].CLK
clk => gun_timer[8].CLK
clk => gun_timer[9].CLK
clk => gun_timer[10].CLK
clk => gun_timer[11].CLK
clk => gun_timer[12].CLK
clk => gun_timer[13].CLK
clk => gun_timer[14].CLK
clk => gun_timer[15].CLK
clk => gun_timer[16].CLK
clk => gun_timer[17].CLK
clk => gun_timer[18].CLK
clk => gun_timer[19].CLK
clk => gun_timer[20].CLK
clk => gun_timer[21].CLK
clk => gun_timer[22].CLK
clk => gun_timer[23].CLK
clk => gun_timer[24].CLK
clk => gun_timer[25].CLK
clk => scenario_flag.CLK
clk => tm[0].CLK
clk => tm[1].CLK
clk => tm[2].CLK
clk => tm[3].CLK
clk => tm[4].CLK
clk => tm[5].CLK
clk => tm[6].CLK
clk => tm[7].CLK
clk => pts[0].CLK
clk => pts[1].CLK
clk => pts[2].CLK
clk => pts[3].CLK
clk => pts[4].CLK
clk => pts[5].CLK
clk => pts[6].CLK
clk => pts[7].CLK
clk => hp[0].CLK
clk => hp[1].CLK
clk => hp[2].CLK
clk => hp[3].CLK
clk => hp[4].CLK
clk => hp[5].CLK
clk => hp[6].CLK
clk => hp[7].CLK
clk => enemy_flag.CLK
clk => ammo[0].CLK
clk => ammo[1].CLK
clk => ammo[2].CLK
clk => ammo[3].CLK
clk => ammo[4].CLK
clk => ammo[5].CLK
clk => ammo[6].CLK
clk => ammo[7].CLK
clk => gun_flag.CLK
clk => menu.CLK
clk => acoes_prev[1].CLK
clk => acoes_prev[3].CLK
clk => gun_y[0].CLK
clk => gun_y[1].CLK
reset => random_enemy:re.reset
layer[0] => Equal2.IN65
layer[0] => Equal3.IN65
layer[0] => Equal4.IN65
layer[0] => Equal5.IN65
layer[0] => Equal6.IN65
layer[0] => Equal7.IN65
layer[0] => Equal8.IN65
layer[0] => Equal9.IN65
layer[0] => Equal10.IN65
layer[0] => Equal11.IN65
layer[0] => Equal12.IN65
layer[0] => Equal13.IN65
layer[0] => Equal14.IN65
layer[0] => Equal15.IN65
layer[1] => Equal2.IN64
layer[1] => Equal3.IN64
layer[1] => Equal4.IN64
layer[1] => Equal5.IN64
layer[1] => Equal6.IN64
layer[1] => Equal7.IN64
layer[1] => Equal8.IN64
layer[1] => Equal9.IN64
layer[1] => Equal10.IN64
layer[1] => Equal11.IN64
layer[1] => Equal12.IN64
layer[1] => Equal13.IN64
layer[1] => Equal14.IN64
layer[1] => Equal15.IN64
layer[2] => Equal2.IN63
layer[2] => Equal3.IN63
layer[2] => Equal4.IN63
layer[2] => Equal5.IN63
layer[2] => Equal6.IN63
layer[2] => Equal7.IN63
layer[2] => Equal8.IN63
layer[2] => Equal9.IN63
layer[2] => Equal10.IN63
layer[2] => Equal11.IN63
layer[2] => Equal12.IN63
layer[2] => Equal13.IN63
layer[2] => Equal14.IN63
layer[2] => Equal15.IN63
layer[3] => Equal2.IN62
layer[3] => Equal3.IN62
layer[3] => Equal4.IN62
layer[3] => Equal5.IN62
layer[3] => Equal6.IN62
layer[3] => Equal7.IN62
layer[3] => Equal8.IN62
layer[3] => Equal9.IN62
layer[3] => Equal10.IN62
layer[3] => Equal11.IN62
layer[3] => Equal12.IN62
layer[3] => Equal13.IN62
layer[3] => Equal14.IN62
layer[3] => Equal15.IN62
layer[4] => Equal2.IN61
layer[4] => Equal3.IN61
layer[4] => Equal4.IN61
layer[4] => Equal5.IN61
layer[4] => Equal6.IN61
layer[4] => Equal7.IN61
layer[4] => Equal8.IN61
layer[4] => Equal9.IN61
layer[4] => Equal10.IN61
layer[4] => Equal11.IN61
layer[4] => Equal12.IN61
layer[4] => Equal13.IN61
layer[4] => Equal14.IN61
layer[4] => Equal15.IN61
layer[5] => Equal2.IN60
layer[5] => Equal3.IN60
layer[5] => Equal4.IN60
layer[5] => Equal5.IN60
layer[5] => Equal6.IN60
layer[5] => Equal7.IN60
layer[5] => Equal8.IN60
layer[5] => Equal9.IN60
layer[5] => Equal10.IN60
layer[5] => Equal11.IN60
layer[5] => Equal12.IN60
layer[5] => Equal13.IN60
layer[5] => Equal14.IN60
layer[5] => Equal15.IN60
layer[6] => Equal2.IN59
layer[6] => Equal3.IN59
layer[6] => Equal4.IN59
layer[6] => Equal5.IN59
layer[6] => Equal6.IN59
layer[6] => Equal7.IN59
layer[6] => Equal8.IN59
layer[6] => Equal9.IN59
layer[6] => Equal10.IN59
layer[6] => Equal11.IN59
layer[6] => Equal12.IN59
layer[6] => Equal13.IN59
layer[6] => Equal14.IN59
layer[6] => Equal15.IN59
layer[7] => Equal2.IN58
layer[7] => Equal3.IN58
layer[7] => Equal4.IN58
layer[7] => Equal5.IN58
layer[7] => Equal6.IN58
layer[7] => Equal7.IN58
layer[7] => Equal8.IN58
layer[7] => Equal9.IN58
layer[7] => Equal10.IN58
layer[7] => Equal11.IN58
layer[7] => Equal12.IN58
layer[7] => Equal13.IN58
layer[7] => Equal14.IN58
layer[7] => Equal15.IN58
layer[8] => Equal2.IN57
layer[8] => Equal3.IN57
layer[8] => Equal4.IN57
layer[8] => Equal5.IN57
layer[8] => Equal6.IN57
layer[8] => Equal7.IN57
layer[8] => Equal8.IN57
layer[8] => Equal9.IN57
layer[8] => Equal10.IN57
layer[8] => Equal11.IN57
layer[8] => Equal12.IN57
layer[8] => Equal13.IN57
layer[8] => Equal14.IN57
layer[8] => Equal15.IN57
layer[9] => Equal2.IN56
layer[9] => Equal3.IN56
layer[9] => Equal4.IN56
layer[9] => Equal5.IN56
layer[9] => Equal6.IN56
layer[9] => Equal7.IN56
layer[9] => Equal8.IN56
layer[9] => Equal9.IN56
layer[9] => Equal10.IN56
layer[9] => Equal11.IN56
layer[9] => Equal12.IN56
layer[9] => Equal13.IN56
layer[9] => Equal14.IN56
layer[9] => Equal15.IN56
layer[10] => Equal2.IN55
layer[10] => Equal3.IN55
layer[10] => Equal4.IN55
layer[10] => Equal5.IN55
layer[10] => Equal6.IN55
layer[10] => Equal7.IN55
layer[10] => Equal8.IN55
layer[10] => Equal9.IN55
layer[10] => Equal10.IN55
layer[10] => Equal11.IN55
layer[10] => Equal12.IN55
layer[10] => Equal13.IN55
layer[10] => Equal14.IN55
layer[10] => Equal15.IN55
layer[11] => Equal2.IN54
layer[11] => Equal3.IN54
layer[11] => Equal4.IN54
layer[11] => Equal5.IN54
layer[11] => Equal6.IN54
layer[11] => Equal7.IN54
layer[11] => Equal8.IN54
layer[11] => Equal9.IN54
layer[11] => Equal10.IN54
layer[11] => Equal11.IN54
layer[11] => Equal12.IN54
layer[11] => Equal13.IN54
layer[11] => Equal14.IN54
layer[11] => Equal15.IN54
layer[12] => Equal2.IN53
layer[12] => Equal3.IN53
layer[12] => Equal4.IN53
layer[12] => Equal5.IN53
layer[12] => Equal6.IN53
layer[12] => Equal7.IN53
layer[12] => Equal8.IN53
layer[12] => Equal9.IN53
layer[12] => Equal10.IN53
layer[12] => Equal11.IN53
layer[12] => Equal12.IN53
layer[12] => Equal13.IN53
layer[12] => Equal14.IN53
layer[12] => Equal15.IN53
layer[13] => Equal2.IN52
layer[13] => Equal3.IN52
layer[13] => Equal4.IN52
layer[13] => Equal5.IN52
layer[13] => Equal6.IN52
layer[13] => Equal7.IN52
layer[13] => Equal8.IN52
layer[13] => Equal9.IN52
layer[13] => Equal10.IN52
layer[13] => Equal11.IN52
layer[13] => Equal12.IN52
layer[13] => Equal13.IN52
layer[13] => Equal14.IN52
layer[13] => Equal15.IN52
layer[14] => Equal2.IN51
layer[14] => Equal3.IN51
layer[14] => Equal4.IN51
layer[14] => Equal5.IN51
layer[14] => Equal6.IN51
layer[14] => Equal7.IN51
layer[14] => Equal8.IN51
layer[14] => Equal9.IN51
layer[14] => Equal10.IN51
layer[14] => Equal11.IN51
layer[14] => Equal12.IN51
layer[14] => Equal13.IN51
layer[14] => Equal14.IN51
layer[14] => Equal15.IN51
layer[15] => Equal2.IN50
layer[15] => Equal3.IN50
layer[15] => Equal4.IN50
layer[15] => Equal5.IN50
layer[15] => Equal6.IN50
layer[15] => Equal7.IN50
layer[15] => Equal8.IN50
layer[15] => Equal9.IN50
layer[15] => Equal10.IN50
layer[15] => Equal11.IN50
layer[15] => Equal12.IN50
layer[15] => Equal13.IN50
layer[15] => Equal14.IN50
layer[15] => Equal15.IN50
layer[16] => Equal2.IN49
layer[16] => Equal3.IN49
layer[16] => Equal4.IN49
layer[16] => Equal5.IN49
layer[16] => Equal6.IN49
layer[16] => Equal7.IN49
layer[16] => Equal8.IN49
layer[16] => Equal9.IN49
layer[16] => Equal10.IN49
layer[16] => Equal11.IN49
layer[16] => Equal12.IN49
layer[16] => Equal13.IN49
layer[16] => Equal14.IN49
layer[16] => Equal15.IN49
layer[17] => Equal2.IN48
layer[17] => Equal3.IN48
layer[17] => Equal4.IN48
layer[17] => Equal5.IN48
layer[17] => Equal6.IN48
layer[17] => Equal7.IN48
layer[17] => Equal8.IN48
layer[17] => Equal9.IN48
layer[17] => Equal10.IN48
layer[17] => Equal11.IN48
layer[17] => Equal12.IN48
layer[17] => Equal13.IN48
layer[17] => Equal14.IN48
layer[17] => Equal15.IN48
layer[18] => Equal2.IN47
layer[18] => Equal3.IN47
layer[18] => Equal4.IN47
layer[18] => Equal5.IN47
layer[18] => Equal6.IN47
layer[18] => Equal7.IN47
layer[18] => Equal8.IN47
layer[18] => Equal9.IN47
layer[18] => Equal10.IN47
layer[18] => Equal11.IN47
layer[18] => Equal12.IN47
layer[18] => Equal13.IN47
layer[18] => Equal14.IN47
layer[18] => Equal15.IN47
layer[19] => Equal2.IN46
layer[19] => Equal3.IN46
layer[19] => Equal4.IN46
layer[19] => Equal5.IN46
layer[19] => Equal6.IN46
layer[19] => Equal7.IN46
layer[19] => Equal8.IN46
layer[19] => Equal9.IN46
layer[19] => Equal10.IN46
layer[19] => Equal11.IN46
layer[19] => Equal12.IN46
layer[19] => Equal13.IN46
layer[19] => Equal14.IN46
layer[19] => Equal15.IN46
layer[20] => Equal2.IN45
layer[20] => Equal3.IN45
layer[20] => Equal4.IN45
layer[20] => Equal5.IN45
layer[20] => Equal6.IN45
layer[20] => Equal7.IN45
layer[20] => Equal8.IN45
layer[20] => Equal9.IN45
layer[20] => Equal10.IN45
layer[20] => Equal11.IN45
layer[20] => Equal12.IN45
layer[20] => Equal13.IN45
layer[20] => Equal14.IN45
layer[20] => Equal15.IN45
layer[21] => Equal2.IN44
layer[21] => Equal3.IN44
layer[21] => Equal4.IN44
layer[21] => Equal5.IN44
layer[21] => Equal6.IN44
layer[21] => Equal7.IN44
layer[21] => Equal8.IN44
layer[21] => Equal9.IN44
layer[21] => Equal10.IN44
layer[21] => Equal11.IN44
layer[21] => Equal12.IN44
layer[21] => Equal13.IN44
layer[21] => Equal14.IN44
layer[21] => Equal15.IN44
layer[22] => Equal2.IN43
layer[22] => Equal3.IN43
layer[22] => Equal4.IN43
layer[22] => Equal5.IN43
layer[22] => Equal6.IN43
layer[22] => Equal7.IN43
layer[22] => Equal8.IN43
layer[22] => Equal9.IN43
layer[22] => Equal10.IN43
layer[22] => Equal11.IN43
layer[22] => Equal12.IN43
layer[22] => Equal13.IN43
layer[22] => Equal14.IN43
layer[22] => Equal15.IN43
layer[23] => Equal2.IN42
layer[23] => Equal3.IN42
layer[23] => Equal4.IN42
layer[23] => Equal5.IN42
layer[23] => Equal6.IN42
layer[23] => Equal7.IN42
layer[23] => Equal8.IN42
layer[23] => Equal9.IN42
layer[23] => Equal10.IN42
layer[23] => Equal11.IN42
layer[23] => Equal12.IN42
layer[23] => Equal13.IN42
layer[23] => Equal14.IN42
layer[23] => Equal15.IN42
layer[24] => Equal2.IN41
layer[24] => Equal3.IN41
layer[24] => Equal4.IN41
layer[24] => Equal5.IN41
layer[24] => Equal6.IN41
layer[24] => Equal7.IN41
layer[24] => Equal8.IN41
layer[24] => Equal9.IN41
layer[24] => Equal10.IN41
layer[24] => Equal11.IN41
layer[24] => Equal12.IN41
layer[24] => Equal13.IN41
layer[24] => Equal14.IN41
layer[24] => Equal15.IN41
layer[25] => Equal2.IN40
layer[25] => Equal3.IN40
layer[25] => Equal4.IN40
layer[25] => Equal5.IN40
layer[25] => Equal6.IN40
layer[25] => Equal7.IN40
layer[25] => Equal8.IN40
layer[25] => Equal9.IN40
layer[25] => Equal10.IN40
layer[25] => Equal11.IN40
layer[25] => Equal12.IN40
layer[25] => Equal13.IN40
layer[25] => Equal14.IN40
layer[25] => Equal15.IN40
layer[26] => Equal2.IN39
layer[26] => Equal3.IN39
layer[26] => Equal4.IN39
layer[26] => Equal5.IN39
layer[26] => Equal6.IN39
layer[26] => Equal7.IN39
layer[26] => Equal8.IN39
layer[26] => Equal9.IN39
layer[26] => Equal10.IN39
layer[26] => Equal11.IN39
layer[26] => Equal12.IN39
layer[26] => Equal13.IN39
layer[26] => Equal14.IN39
layer[26] => Equal15.IN39
layer[27] => Equal2.IN38
layer[27] => Equal3.IN38
layer[27] => Equal4.IN38
layer[27] => Equal5.IN38
layer[27] => Equal6.IN38
layer[27] => Equal7.IN38
layer[27] => Equal8.IN38
layer[27] => Equal9.IN38
layer[27] => Equal10.IN38
layer[27] => Equal11.IN38
layer[27] => Equal12.IN38
layer[27] => Equal13.IN38
layer[27] => Equal14.IN38
layer[27] => Equal15.IN38
layer[28] => Equal2.IN37
layer[28] => Equal3.IN37
layer[28] => Equal4.IN37
layer[28] => Equal5.IN37
layer[28] => Equal6.IN37
layer[28] => Equal7.IN37
layer[28] => Equal8.IN37
layer[28] => Equal9.IN37
layer[28] => Equal10.IN37
layer[28] => Equal11.IN37
layer[28] => Equal12.IN37
layer[28] => Equal13.IN37
layer[28] => Equal14.IN37
layer[28] => Equal15.IN37
layer[29] => Equal2.IN36
layer[29] => Equal3.IN36
layer[29] => Equal4.IN36
layer[29] => Equal5.IN36
layer[29] => Equal6.IN36
layer[29] => Equal7.IN36
layer[29] => Equal8.IN36
layer[29] => Equal9.IN36
layer[29] => Equal10.IN36
layer[29] => Equal11.IN36
layer[29] => Equal12.IN36
layer[29] => Equal13.IN36
layer[29] => Equal14.IN36
layer[29] => Equal15.IN36
layer[30] => Equal2.IN35
layer[30] => Equal3.IN35
layer[30] => Equal4.IN35
layer[30] => Equal5.IN35
layer[30] => Equal6.IN35
layer[30] => Equal7.IN35
layer[30] => Equal8.IN35
layer[30] => Equal9.IN35
layer[30] => Equal10.IN35
layer[30] => Equal11.IN35
layer[30] => Equal12.IN35
layer[30] => Equal13.IN35
layer[30] => Equal14.IN35
layer[30] => Equal15.IN35
layer[31] => Equal2.IN34
layer[31] => Equal3.IN34
layer[31] => Equal4.IN34
layer[31] => Equal5.IN34
layer[31] => Equal6.IN34
layer[31] => Equal7.IN34
layer[31] => Equal8.IN34
layer[31] => Equal9.IN34
layer[31] => Equal10.IN34
layer[31] => Equal11.IN34
layer[31] => Equal12.IN34
layer[31] => Equal13.IN34
layer[31] => Equal14.IN34
layer[31] => Equal15.IN34
layer[32] => Equal2.IN33
layer[32] => Equal3.IN33
layer[32] => Equal4.IN33
layer[32] => Equal5.IN33
layer[32] => Equal6.IN33
layer[32] => Equal7.IN33
layer[32] => Equal8.IN33
layer[32] => Equal9.IN33
layer[32] => Equal10.IN33
layer[32] => Equal11.IN33
layer[32] => Equal12.IN33
layer[32] => Equal13.IN33
layer[32] => Equal14.IN33
layer[32] => Equal15.IN33
acoes[0] => always1.IN0
acoes[0] => enemy_y.OUTPUTSELECT
acoes[0] => enemy_y.OUTPUTSELECT
acoes[0] => enemy_y.OUTPUTSELECT
acoes[1] => always0.IN1
acoes[1] => acoes_prev[1].DATAIN
acoes[2] => always1.IN1
acoes[3] => always0.IN1
acoes[3] => acoes_prev[3].DATAIN
acoes[4] => always1.IN1
acoes[4] => prev_acao4.DATAIN
acoes[5] => menu.OUTPUTSELECT
acoes[5] => gun_flag.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => enemy_flag.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => scenario_flag.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => enemy_y.OUTPUTSELECT
acoes[5] => enemy_y.OUTPUTSELECT
acoes[5] => enemy_y.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
vram_inicio_X[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[7] <= <GND>
vram_inicio_X[8] <= <GND>
vram_inicio_X[9] <= <GND>
vram_inicio_Y[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[2] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[9] <= <GND>
vram_final_X[0] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[1] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[2] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[3] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[4] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[5] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[6] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[7] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[8] <= <GND>
vram_final_X[9] <= <GND>
vram_final_Y[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[9] <= <GND>
FB_X[0] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
FB_X[1] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
FB_X[2] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
FB_X[3] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
FB_X[4] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
FB_X[5] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
FB_X[6] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
FB_X[7] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
FB_X[8] <= <GND>
FB_X[9] <= <GND>
FB_Y[0] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[1] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[2] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[3] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[4] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[5] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[6] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[7] <= <GND>
FB_Y[8] <= <GND>
FB_Y[9] <= <GND>


|teste|red_screen:rs|game_process:game_process|random_enemy:re
trigger => lfsr[0].CLK
trigger => lfsr[1].CLK
reset => lfsr[0].PRESET
reset => lfsr[1].ACLR
ammo[0] => ~NO_FANOUT~
ammo[1] => Add0.IN16
ammo[2] => Add0.IN15
ammo[3] => Add0.IN14
ammo[4] => Add0.IN13
ammo[5] => Add0.IN12
ammo[6] => Add0.IN11
ammo[7] => Add0.IN10
tm[0] => Div0.IN9
tm[1] => Div0.IN8
tm[2] => Div0.IN7
tm[3] => Div0.IN6
tm[4] => Div0.IN5
tm[5] => Div0.IN4
tm[6] => Div0.IN3
tm[7] => Div0.IN2
rng[0] <= lfsr[0].DB_MAX_OUTPUT_PORT_TYPE
rng[1] <= lfsr[1].DB_MAX_OUTPUT_PORT_TYPE


|teste|red_screen:rs|VRAM:VR
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r9a1:auto_generated.address_a[0]
address_a[1] => altsyncram_r9a1:auto_generated.address_a[1]
address_a[2] => altsyncram_r9a1:auto_generated.address_a[2]
address_a[3] => altsyncram_r9a1:auto_generated.address_a[3]
address_a[4] => altsyncram_r9a1:auto_generated.address_a[4]
address_a[5] => altsyncram_r9a1:auto_generated.address_a[5]
address_a[6] => altsyncram_r9a1:auto_generated.address_a[6]
address_a[7] => altsyncram_r9a1:auto_generated.address_a[7]
address_a[8] => altsyncram_r9a1:auto_generated.address_a[8]
address_a[9] => altsyncram_r9a1:auto_generated.address_a[9]
address_a[10] => altsyncram_r9a1:auto_generated.address_a[10]
address_a[11] => altsyncram_r9a1:auto_generated.address_a[11]
address_a[12] => altsyncram_r9a1:auto_generated.address_a[12]
address_a[13] => altsyncram_r9a1:auto_generated.address_a[13]
address_a[14] => altsyncram_r9a1:auto_generated.address_a[14]
address_a[15] => altsyncram_r9a1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r9a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r9a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r9a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r9a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_r9a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_r9a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_r9a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_r9a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_r9a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_r9a1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_cnb:mux2.result[0]
q_a[1] <= mux_cnb:mux2.result[1]
q_a[2] <= mux_cnb:mux2.result[2]
q_a[3] <= mux_cnb:mux2.result[3]
q_a[4] <= mux_cnb:mux2.result[4]
q_a[5] <= mux_cnb:mux2.result[5]
q_a[6] <= mux_cnb:mux2.result[6]
q_a[7] <= mux_cnb:mux2.result[7]
q_a[8] <= mux_cnb:mux2.result[8]


|teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode731w[1].IN0
data[0] => w_anode749w[1].IN1
data[0] => w_anode760w[1].IN0
data[0] => w_anode771w[1].IN1
data[0] => w_anode782w[1].IN0
data[0] => w_anode793w[1].IN1
data[0] => w_anode804w[1].IN0
data[0] => w_anode815w[1].IN1
data[1] => w_anode731w[2].IN0
data[1] => w_anode749w[2].IN0
data[1] => w_anode760w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode782w[2].IN0
data[1] => w_anode793w[2].IN0
data[1] => w_anode804w[2].IN1
data[1] => w_anode815w[2].IN1
data[2] => w_anode731w[3].IN0
data[2] => w_anode749w[3].IN0
data[2] => w_anode760w[3].IN0
data[2] => w_anode771w[3].IN0
data[2] => w_anode782w[3].IN1
data[2] => w_anode793w[3].IN1
data[2] => w_anode804w[3].IN1
data[2] => w_anode815w[3].IN1
eq[0] <= w_anode731w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode749w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode760w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode771w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode782w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode793w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode804w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode815w[3].DB_MAX_OUTPUT_PORT_TYPE


|teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|mux_cnb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[63] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|teste|vga_test:inst_vga_test
Fast_Clock => Fast_Clock.IN2
Slow_Clock => ~NO_FANOUT~
Reset => Reset.IN1
acoes[0] => ~NO_FANOUT~
acoes[1] => ~NO_FANOUT~
acoes[2] => ~NO_FANOUT~
acoes[3] => ~NO_FANOUT~
acoes[4] => ~NO_FANOUT~
acoes[5] => ~NO_FANOUT~
VGA_HS <= vga_sync:vga_sync_inst.VGA_HS
VGA_VS <= vga_sync:vga_sync_inst.VGA_VS
VGA_Clk <= VGA_Clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[0] <= VGA_Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[1] <= VGA_Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[2] <= VGA_Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[3] <= VGA_Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[4] <= VGA_Red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[5] <= VGA_Red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[6] <= VGA_Red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[7] <= VGA_Red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[0] <= VGA_Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[1] <= VGA_Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[2] <= VGA_Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[3] <= VGA_Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[4] <= VGA_Green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[5] <= VGA_Green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[6] <= VGA_Green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[7] <= VGA_Green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[0] <= VGA_Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[1] <= VGA_Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[2] <= VGA_Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[3] <= VGA_Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[4] <= VGA_Blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[5] <= VGA_Blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[6] <= VGA_Blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[7] <= VGA_Blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blank_N <= vga_sync:vga_sync_inst.VGA_Blank_N
VGA_Sync_N <= vga_sync:vga_sync_inst.VGA_Sync_N
Enable_Draw => comb.IN1
Draw_X[0] => FB_Write_Address[0].IN1
Draw_X[1] => FB_Write_Address[1].IN1
Draw_X[2] => FB_Write_Address[2].IN1
Draw_X[3] => FB_Write_Address[3].IN1
Draw_X[4] => FB_Write_Address[4].IN1
Draw_X[5] => Add1.IN18
Draw_X[5] => LessThan0.IN11
Draw_X[5] => LessThan1.IN11
Draw_X[6] => Add1.IN17
Draw_X[6] => LessThan0.IN10
Draw_X[6] => LessThan1.IN10
Draw_X[7] => Add1.IN16
Draw_X[7] => LessThan0.IN9
Draw_X[7] => LessThan1.IN9
Draw_X[8] => ~NO_FANOUT~
Draw_X[9] => ~NO_FANOUT~
Draw_X[10] => ~NO_FANOUT~
Draw_X[11] => ~NO_FANOUT~
Draw_X[12] => ~NO_FANOUT~
Draw_X[13] => ~NO_FANOUT~
Draw_X[14] => ~NO_FANOUT~
Draw_X[15] => ~NO_FANOUT~
Draw_X[16] => ~NO_FANOUT~
Draw_X[17] => ~NO_FANOUT~
Draw_X[18] => ~NO_FANOUT~
Draw_X[19] => ~NO_FANOUT~
Draw_X[20] => ~NO_FANOUT~
Draw_X[21] => ~NO_FANOUT~
Draw_X[22] => ~NO_FANOUT~
Draw_X[23] => ~NO_FANOUT~
Draw_X[24] => ~NO_FANOUT~
Draw_X[25] => ~NO_FANOUT~
Draw_X[26] => ~NO_FANOUT~
Draw_X[27] => ~NO_FANOUT~
Draw_X[28] => ~NO_FANOUT~
Draw_X[29] => ~NO_FANOUT~
Draw_X[30] => ~NO_FANOUT~
Draw_X[31] => ~NO_FANOUT~
Draw_Y[0] => Add0.IN14
Draw_Y[0] => Add1.IN20
Draw_Y[0] => LessThan2.IN14
Draw_Y[0] => LessThan3.IN14
Draw_Y[1] => Add0.IN13
Draw_Y[1] => Add1.IN19
Draw_Y[1] => LessThan2.IN13
Draw_Y[1] => LessThan3.IN13
Draw_Y[2] => Add0.IN11
Draw_Y[2] => Add0.IN12
Draw_Y[2] => LessThan2.IN12
Draw_Y[2] => LessThan3.IN12
Draw_Y[3] => Add0.IN9
Draw_Y[3] => Add0.IN10
Draw_Y[3] => LessThan2.IN11
Draw_Y[3] => LessThan3.IN11
Draw_Y[4] => Add0.IN7
Draw_Y[4] => Add0.IN8
Draw_Y[4] => LessThan2.IN10
Draw_Y[4] => LessThan3.IN10
Draw_Y[5] => Add0.IN5
Draw_Y[5] => Add0.IN6
Draw_Y[5] => LessThan2.IN9
Draw_Y[5] => LessThan3.IN9
Draw_Y[6] => Add0.IN3
Draw_Y[6] => Add0.IN4
Draw_Y[6] => LessThan2.IN8
Draw_Y[6] => LessThan3.IN8
Draw_Y[7] => ~NO_FANOUT~
Draw_Y[8] => ~NO_FANOUT~
Draw_Y[9] => ~NO_FANOUT~
Draw_Y[10] => ~NO_FANOUT~
Draw_Y[11] => ~NO_FANOUT~
Draw_Y[12] => ~NO_FANOUT~
Draw_Y[13] => ~NO_FANOUT~
Draw_Y[14] => ~NO_FANOUT~
Draw_Y[15] => ~NO_FANOUT~
Draw_Y[16] => ~NO_FANOUT~
Draw_Y[17] => ~NO_FANOUT~
Draw_Y[18] => ~NO_FANOUT~
Draw_Y[19] => ~NO_FANOUT~
Draw_Y[20] => ~NO_FANOUT~
Draw_Y[21] => ~NO_FANOUT~
Draw_Y[22] => ~NO_FANOUT~
Draw_Y[23] => ~NO_FANOUT~
Draw_Y[24] => ~NO_FANOUT~
Draw_Y[25] => ~NO_FANOUT~
Draw_Y[26] => ~NO_FANOUT~
Draw_Y[27] => ~NO_FANOUT~
Draw_Y[28] => ~NO_FANOUT~
Draw_Y[29] => ~NO_FANOUT~
Draw_Y[30] => ~NO_FANOUT~
Draw_Y[31] => ~NO_FANOUT~
Draw_Color[0] => FB_Write_Data[0].IN1
Draw_Color[1] => FB_Write_Data[1].IN1
Draw_Color[2] => FB_Write_Data[2].IN1
Draw_Color[3] => FB_Write_Data[3].IN1
Draw_Color[4] => FB_Write_Data[4].IN1
Draw_Color[5] => FB_Write_Data[5].IN1
Draw_Color[6] => FB_Write_Data[6].IN1
Draw_Color[7] => FB_Write_Data[7].IN1
Draw_Color[8] => FB_Write_Data[8].IN1
Draw_Color[9] => ~NO_FANOUT~
Draw_Color[10] => ~NO_FANOUT~
Draw_Color[11] => ~NO_FANOUT~
Draw_Color[12] => ~NO_FANOUT~
Draw_Color[13] => ~NO_FANOUT~
Draw_Color[14] => ~NO_FANOUT~
Draw_Color[15] => ~NO_FANOUT~
Draw_Color[16] => ~NO_FANOUT~
Draw_Color[17] => ~NO_FANOUT~
Draw_Color[18] => ~NO_FANOUT~
Draw_Color[19] => ~NO_FANOUT~
Draw_Color[20] => ~NO_FANOUT~
Draw_Color[21] => ~NO_FANOUT~
Draw_Color[22] => ~NO_FANOUT~
Draw_Color[23] => ~NO_FANOUT~
Draw_Color[24] => ~NO_FANOUT~
Draw_Color[25] => ~NO_FANOUT~
Draw_Color[26] => ~NO_FANOUT~
Draw_Color[27] => ~NO_FANOUT~
Draw_Color[28] => ~NO_FANOUT~
Draw_Color[29] => ~NO_FANOUT~
Draw_Color[30] => ~NO_FANOUT~
Draw_Color[31] => ~NO_FANOUT~


|teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst
Fast_Clock => Fast_Clock.IN1
Reset => Counter_Y[0]~reg0.ACLR
Reset => Counter_Y[1]~reg0.ACLR
Reset => Counter_Y[2]~reg0.ACLR
Reset => Counter_Y[3]~reg0.ACLR
Reset => Counter_Y[4]~reg0.ACLR
Reset => Counter_Y[5]~reg0.ACLR
Reset => Counter_Y[6]~reg0.ACLR
Reset => Counter_Y[7]~reg0.ACLR
Reset => Counter_Y[8]~reg0.ACLR
Reset => Counter_Y[9]~reg0.ACLR
Reset => Counter_X[0]~reg0.ACLR
Reset => Counter_X[1]~reg0.ACLR
Reset => Counter_X[2]~reg0.ACLR
Reset => Counter_X[3]~reg0.ACLR
Reset => Counter_X[4]~reg0.ACLR
Reset => Counter_X[5]~reg0.ACLR
Reset => Counter_X[6]~reg0.ACLR
Reset => Counter_X[7]~reg0.ACLR
Reset => Counter_X[8]~reg0.ACLR
Reset => Counter_X[9]~reg0.ACLR
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Clk <= vga_pll:vga_pll.c0
Counter_X[0] <= Counter_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[1] <= Counter_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[2] <= Counter_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[3] <= Counter_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[4] <= Counter_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[5] <= Counter_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[6] <= Counter_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[7] <= Counter_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[8] <= Counter_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[9] <= Counter_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[0] <= Counter_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[1] <= Counter_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[2] <= Counter_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[3] <= Counter_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[4] <= Counter_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[5] <= Counter_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[6] <= Counter_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[7] <= Counter_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[8] <= Counter_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[9] <= Counter_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blank_N <= VGA_Blank_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Sync_N <= <VCC>


|teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component
inclk[0] => vga_pll_altpll:auto_generated.inclk[0]
inclk[1] => vga_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component|vga_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|teste|vga_test:inst_vga_test|FrameBuffer:FB
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component
wren_a => altsyncram_aoj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aoj1:auto_generated.data_a[0]
data_a[1] => altsyncram_aoj1:auto_generated.data_a[1]
data_a[2] => altsyncram_aoj1:auto_generated.data_a[2]
data_a[3] => altsyncram_aoj1:auto_generated.data_a[3]
data_a[4] => altsyncram_aoj1:auto_generated.data_a[4]
data_a[5] => altsyncram_aoj1:auto_generated.data_a[5]
data_a[6] => altsyncram_aoj1:auto_generated.data_a[6]
data_a[7] => altsyncram_aoj1:auto_generated.data_a[7]
data_a[8] => altsyncram_aoj1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_aoj1:auto_generated.address_a[0]
address_a[1] => altsyncram_aoj1:auto_generated.address_a[1]
address_a[2] => altsyncram_aoj1:auto_generated.address_a[2]
address_a[3] => altsyncram_aoj1:auto_generated.address_a[3]
address_a[4] => altsyncram_aoj1:auto_generated.address_a[4]
address_a[5] => altsyncram_aoj1:auto_generated.address_a[5]
address_a[6] => altsyncram_aoj1:auto_generated.address_a[6]
address_a[7] => altsyncram_aoj1:auto_generated.address_a[7]
address_a[8] => altsyncram_aoj1:auto_generated.address_a[8]
address_a[9] => altsyncram_aoj1:auto_generated.address_a[9]
address_a[10] => altsyncram_aoj1:auto_generated.address_a[10]
address_a[11] => altsyncram_aoj1:auto_generated.address_a[11]
address_a[12] => altsyncram_aoj1:auto_generated.address_a[12]
address_a[13] => altsyncram_aoj1:auto_generated.address_a[13]
address_a[14] => altsyncram_aoj1:auto_generated.address_a[14]
address_b[0] => altsyncram_aoj1:auto_generated.address_b[0]
address_b[1] => altsyncram_aoj1:auto_generated.address_b[1]
address_b[2] => altsyncram_aoj1:auto_generated.address_b[2]
address_b[3] => altsyncram_aoj1:auto_generated.address_b[3]
address_b[4] => altsyncram_aoj1:auto_generated.address_b[4]
address_b[5] => altsyncram_aoj1:auto_generated.address_b[5]
address_b[6] => altsyncram_aoj1:auto_generated.address_b[6]
address_b[7] => altsyncram_aoj1:auto_generated.address_b[7]
address_b[8] => altsyncram_aoj1:auto_generated.address_b[8]
address_b[9] => altsyncram_aoj1:auto_generated.address_b[9]
address_b[10] => altsyncram_aoj1:auto_generated.address_b[10]
address_b[11] => altsyncram_aoj1:auto_generated.address_b[11]
address_b[12] => altsyncram_aoj1:auto_generated.address_b[12]
address_b[13] => altsyncram_aoj1:auto_generated.address_b[13]
address_b[14] => altsyncram_aoj1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aoj1:auto_generated.clock0
clock1 => altsyncram_aoj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_aoj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_aoj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_aoj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_aoj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_aoj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_aoj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_aoj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_aoj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_aoj1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_lsa:decode2.data[0]
address_a[13] => decode_lsa:wren_decode_a.data[0]
address_a[14] => decode_lsa:decode2.data[1]
address_a[14] => decode_lsa:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_e8a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_e8a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[6] => ram_block1a24.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[7] => ram_block1a25.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
data_a[8] => ram_block1a26.PORTADATAIN
q_b[0] <= mux_6nb:mux3.result[0]
q_b[1] <= mux_6nb:mux3.result[1]
q_b[2] <= mux_6nb:mux3.result[2]
q_b[3] <= mux_6nb:mux3.result[3]
q_b[4] <= mux_6nb:mux3.result[4]
q_b[5] <= mux_6nb:mux3.result[5]
q_b[6] <= mux_6nb:mux3.result[6]
q_b[7] <= mux_6nb:mux3.result[7]
q_b[8] <= mux_6nb:mux3.result[8]
wren_a => decode_lsa:decode2.enable
wren_a => decode_lsa:wren_decode_a.enable


|teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_lsa:decode2
data[0] => w_anode255w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode276w[1].IN0
data[0] => w_anode284w[1].IN1
data[1] => w_anode255w[2].IN0
data[1] => w_anode268w[2].IN0
data[1] => w_anode276w[2].IN1
data[1] => w_anode284w[2].IN1
enable => w_anode255w[1].IN0
enable => w_anode268w[1].IN0
enable => w_anode276w[1].IN0
enable => w_anode284w[1].IN0
eq[0] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode268w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE


|teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_e8a:rden_decode_b
data[0] => w_anode293w[1].IN0
data[0] => w_anode307w[1].IN1
data[0] => w_anode316w[1].IN0
data[0] => w_anode325w[1].IN1
data[1] => w_anode293w[2].IN0
data[1] => w_anode307w[2].IN0
data[1] => w_anode316w[2].IN1
data[1] => w_anode325w[2].IN1
eq[0] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode307w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode316w[2].DB_MAX_OUTPUT_PORT_TYPE


|teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_lsa:wren_decode_a
data[0] => w_anode255w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode276w[1].IN0
data[0] => w_anode284w[1].IN1
data[1] => w_anode255w[2].IN0
data[1] => w_anode268w[2].IN0
data[1] => w_anode276w[2].IN1
data[1] => w_anode284w[2].IN1
enable => w_anode255w[1].IN0
enable => w_anode268w[1].IN0
enable => w_anode276w[1].IN0
enable => w_anode284w[1].IN0
eq[0] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode268w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE


|teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|mux_6nb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data1_wire[0].IN0
data[10] => data1_wire[1].IN0
data[11] => data1_wire[2].IN0
data[12] => data1_wire[3].IN0
data[13] => data1_wire[4].IN0
data[14] => data1_wire[5].IN0
data[15] => data1_wire[6].IN0
data[16] => data1_wire[7].IN0
data[17] => data1_wire[8].IN0
data[18] => data2_wire[0].IN0
data[19] => data2_wire[1].IN0
data[20] => data2_wire[2].IN0
data[21] => data2_wire[3].IN0
data[22] => data2_wire[4].IN0
data[23] => data2_wire[5].IN0
data[24] => data2_wire[6].IN0
data[25] => data2_wire[7].IN0
data[26] => data2_wire[8].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[8].IN0
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|teste|ps2_receiver:PS2
ps2_clk => acoes[0]~reg0.CLK
ps2_clk => acoes[1]~reg0.CLK
ps2_clk => acoes[2]~reg0.CLK
ps2_clk => acoes[3]~reg0.CLK
ps2_clk => acoes[4]~reg0.CLK
ps2_clk => acoes[5]~reg0.CLK
ps2_clk => break_code.CLK
ps2_clk => scan_ready~reg0.CLK
ps2_clk => scan_code[0]~reg0.CLK
ps2_clk => scan_code[1]~reg0.CLK
ps2_clk => scan_code[2]~reg0.CLK
ps2_clk => scan_code[3]~reg0.CLK
ps2_clk => scan_code[4]~reg0.CLK
ps2_clk => scan_code[5]~reg0.CLK
ps2_clk => scan_code[6]~reg0.CLK
ps2_clk => scan_code[7]~reg0.CLK
ps2_clk => count[0].CLK
ps2_clk => count[1].CLK
ps2_clk => count[2].CLK
ps2_clk => count[3].CLK
ps2_clk => count[4].CLK
ps2_clk => count[5].CLK
ps2_clk => count[6].CLK
ps2_clk => count[7].CLK
ps2_clk => count[8].CLK
ps2_clk => count[9].CLK
ps2_clk => count[10].CLK
ps2_clk => count[11].CLK
ps2_clk => count[12].CLK
ps2_clk => count[13].CLK
ps2_clk => count[14].CLK
ps2_clk => count[15].CLK
ps2_clk => count[16].CLK
ps2_clk => count[17].CLK
ps2_clk => count[18].CLK
ps2_clk => count[19].CLK
ps2_clk => count[20].CLK
ps2_clk => count[21].CLK
ps2_clk => count[22].CLK
ps2_clk => count[23].CLK
ps2_clk => count[24].CLK
ps2_clk => count[25].CLK
ps2_clk => count[26].CLK
ps2_clk => count[27].CLK
ps2_clk => count[28].CLK
ps2_clk => count[29].CLK
ps2_clk => count[30].CLK
ps2_clk => count[31].CLK
ps2_clk => key_data[1].CLK
ps2_clk => key_data[2].CLK
ps2_clk => key_data[3].CLK
ps2_clk => key_data[4].CLK
ps2_clk => key_data[5].CLK
ps2_clk => key_data[6].CLK
ps2_clk => key_data[7].CLK
ps2_clk => key_data[8].CLK
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes[0] <= acoes[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes[1] <= acoes[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes[2] <= acoes[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes[3] <= acoes[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes[4] <= acoes[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes[5] <= acoes[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


