#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Mar 08 17:39:22 2017
# Process ID: 1752
# Log file: V:/EECS 700-FPGA/prj1/project_2/vivado.log
# Journal file: V:/EECS 700-FPGA/prj1/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {V:/EECS 700-FPGA/prj1/project_2/project_2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 729.176 ; gain = 157.148
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_awg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_awg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_awg
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_awg_behav xil_defaultlib.tb_awg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture tb of entity xil_defaultlib.tb_awg
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_awg_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 19:45:26 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_awg_behav -key {Behavioral:sim_1:Functional:tb_awg} -tclbatch {tb_awg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_awg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_awg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 753.117 ; gain = 0.531
close [ open {V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd} w ]
add_files {{V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/pdm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Wed Mar 08 20:11:11 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
