// Seed: 3006297074
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    input wor id_6
);
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd34
) (
    input tri0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    output wire id_6,
    input wand id_7,
    output tri0 id_8,
    input wand _id_9,
    output tri0 id_10,
    input uwire id_11,
    input tri id_12,
    input wor id_13
);
  assign id_10 = 1'd0;
  if (-1) assign id_10 = 1;
  else begin : LABEL_0
    assign id_2 = -1 - id_13, id_6 = 1;
    logic id_15;
    ;
  end
  assign id_6 = id_7;
  logic id_16;
  logic id_17;
  assign id_2 = -1'd0;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_3,
      id_3,
      id_3,
      id_8,
      id_0
  );
  wire id_18;
  wire id_19 [id_9 : 1];
  always id_17 = -1;
endmodule
