m255
K3
13
cModel Technology
Z0 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Ecorr_buffer
Z1 w1684334596
Z2 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Z7 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
Z8 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
l0
L7
V?J41nnd]h6ZY^W;DCU[Di3
Z9 OV;C;10.1d;51
31
Z10 !s108 1695379780.717000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 :@9YRRO14CWhz>b5FQZhJ0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 11 corr_buffer 0 22 ?J41nnd]h6ZY^W;DCU[Di3
l48
L27
V5fFD=AW]^^X`8f_W>m6gI1
R9
31
R10
R11
R12
R13
R14
!s100 EE8E7TJF<IF?nhf^AAI^]1
!i10b 1
Ecorr_main
Z15 w1695376363
R2
R3
R4
R5
R6
Z16 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
Z17 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
l0
L7
VK@OQJCjPUiMihi=EZ_H7K2
R9
31
Z18 !s108 1695379780.782000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd|
Z20 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd|
R13
R14
!s100 aH]kZMPUnjNL0MI3jTzdO1
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 9 corr_main 0 22 K@OQJCjPUiMihi=EZ_H7K2
l82
L28
VBb43;CgXTLac6:f<E_4iP1
R9
31
R18
R19
R20
R13
R14
!s100 ODHj6WBl`zAE03WeFD]aL0
!i10b 1
Emram_controller
Z21 w1682365475
R2
R3
R4
R5
R6
Z22 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
Z23 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
l0
L11
VhIQ1nN9MV9a9nR8JgOH9:2
R9
31
Z24 !s108 1695379780.333000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
Z26 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
R13
R14
!s100 f<i1V][9j1eAUM;HoVQ1?2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 15 mram_controller 0 22 hIQ1nN9MV9a9nR8JgOH9:2
l37
L32
VW8E7RUaVDZRL=18Ja32Og1
R9
31
R24
R25
R26
R13
R14
!s100 bgGY;MDKm7ff@nV7=19OV2
!i10b 1
Eread_adc_manager
Z27 w1695222002
R2
R3
R4
R5
R6
Z28 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
Z29 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
l0
L7
VEQlf6_I2^dL2hIeKZeJKC3
R9
31
Z30 !s108 1695379780.525000
Z31 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
Z32 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
R13
R14
!s100 n6;4lhFDRk8PzjM33WfZA0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 16 read_adc_manager 0 22 EQlf6_I2^dL2hIeKZeJKC3
l32
L27
VZ@Kf=]bbKU:emW^?M^JoU0
R9
31
R30
R31
R32
R13
R14
!s100 =ZLCQ7[CbI]6Ya5mY;P@f0
!i10b 1
Esetup_manager
Z33 w1682365478
R2
R3
R4
R5
R6
Z34 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
Z35 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
l0
L7
V7IJjIENf@Ajf:8AOOY3@?0
R9
31
Z36 !s108 1695379780.457000
Z37 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
Z38 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
R13
R14
!s100 PhFBQbZFzoDIIjMKJe8ko3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 setup_manager 0 22 7IJjIENf@Ajf:8AOOY3@?0
l24
L22
V6:HTh:ZPohc=R5W<KPdiV2
R9
31
R36
R37
R38
R13
R14
!s100 hY11YKHNW_05HTU0iOGhF0
!i10b 1
Espi_controller
Z39 w1695218443
R2
R3
R4
R5
R6
Z40 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
Z41 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
l0
L9
V^>BQ9dEGE?bJ`CTD]4kf<3
R9
31
Z42 !s108 1695379780.140000
Z43 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
Z44 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
R13
R14
!s100 zL@Vi^VS_4HP=Vf60h=;h3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 14 spi_controller 0 22 ^>BQ9dEGE?bJ`CTD]4kf<3
l68
L26
Vh?_5h;;@aR2o7DMH:aUUZ0
R9
31
R42
R43
R44
R13
R14
!s100 h7M]hShiZN>`:o>nkKLK62
!i10b 1
Espi_tx
Z45 w1694107085
R2
R3
R4
R5
R6
Z46 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
Z47 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
l0
L7
VNR_T6:U@:cB]1nEUfM3D]3
R9
31
Z48 !s108 1695379780.201000
Z49 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
Z50 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
R13
R14
!s100 9F=BPVQcO_H=DG`@CkSWB3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 6 spi_tx 0 22 NR_T6:U@:cB]1nEUfM3D]3
l31
L22
VCW:@DcAo`Z9R]U^dTPU^Z2
R9
31
R48
R49
R50
R13
R14
!s100 Q_fCS?IfeSL7=?IL:6FcQ2
!i10b 1
Estate_manager
Z51 w1684335851
R2
R3
R4
R5
R6
Z52 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
Z53 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
l0
L7
VZfe6:QM@6dZnmB_6hFHHK0
R9
31
Z54 !s108 1695379780.397000
Z55 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
Z56 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
R13
R14
!s100 flA3ZYoEO81AaGKLz35In0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 state_manager 0 22 Zfe6:QM@6dZnmB_6hFHHK0
l27
L22
VIM1FbfY8c[in36RzonO[`0
R9
31
R54
R55
R56
R13
R14
!s100 75nOB_N1bQB:[LSVc04?]3
!i10b 1
Etestbenchas
Z57 w1695237769
R2
R3
R4
R5
R6
Z58 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
Z59 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
l0
L7
Vo<3R[Eg=4g7oCgYDcGgk70
!s100 c>oN73XTbM_c7]6aNKBI>1
R9
31
!i10b 1
Z60 !s108 1695379780.845000
Z61 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
Z62 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
R13
R14
Auni_projektas_arch
R2
R3
R4
R5
DEx4 work 11 testbenchas 0 22 o<3R[Eg=4g7oCgYDcGgk70
l125
L14
VbC7=mj;[C=iQAQlmWLd:`0
!s100 9eb6GiT>6D]hE9G9]2b1k2
R9
31
!i10b 1
R60
R61
R62
R13
R14
Euart_controller
Z63 w1695219074
Z64 DPx4 ieee 9 math_real 0 22 :iME`dTX54_U49lJNF5JI3
R2
R3
R4
R5
R6
Z65 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
Z66 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
l0
L8
VCam2nY6WTDnojXnO[A35>0
R9
31
Z67 !s108 1695379779.915000
Z68 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
Z69 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
R13
R14
!s100 `kon?gdgP`Zo_h1H[na[N2
!i10b 1
Aarc
R64
R2
R3
R4
R5
DEx4 work 15 uart_controller 0 22 Cam2nY6WTDnojXnO[A35>0
l58
L21
VbR7?ZCZVT_4nz=_3`I[Kl1
R9
31
R67
R68
R69
R13
R14
!s100 z@KRXRXWlLQjU=OU1FbcF3
!i10b 1
Euart_fifo_wizard
Z70 w1675277695
R4
R5
R6
Z71 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
Z72 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
l0
L42
VkPMA?<I:3BohhMEPM36VC3
R9
31
Z73 !s108 1695379780.072000
Z74 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
Z75 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
R13
R14
!s100 =<Ofg0c3hRkJnDCZUK5Qk1
!i10b 1
Asyn
R4
R5
DEx4 work 16 uart_fifo_wizard 0 22 kPMA?<I:3BohhMEPM36VC3
l85
L55
V4FfC4F]KUU]l1H2I82jQj2
R9
31
R73
R74
R75
R13
R14
!s100 M>Q<kV1^YeQ8jO9V;ZRFa2
!i10b 1
Euart_tx
Z76 w1695220459
R2
R3
R4
R5
R6
Z77 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
Z78 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
l0
L7
V>bTOnSZMM<n3>Ib]mAI9=1
R9
31
Z79 !s108 1695379780.007000
Z80 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
Z81 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
R13
R14
!s100 N>UIiWcIGaM2kMQUJKzIO3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 7 uart_tx 0 22 >bTOnSZMM<n3>Ib]mAI9=1
l28
L21
VnPUeVneG7Z16dDOfCYYN<2
R9
31
R79
R80
R81
R13
R14
!s100 z?MKdbMVBd0L^W]HM_Qeh3
!i10b 1
Euni_projektas
Z82 w1695379328
R2
R3
R4
R5
R6
Z83 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z84 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L7
VgSDf=7;l?bbEPDB^iYk@k1
R9
31
Z85 !s108 1695379779.842000
Z86 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z87 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
R13
R14
!s100 CQKnQKZfLFiTEM1]<K>C?3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 uni_projektas 0 22 gSDf=7;l?bbEPDB^iYk@k1
l245
L54
VP1E8NU0[UUkFR8ZVDCG]^0
R9
31
R85
R86
R87
R13
R14
!s100 WCQjL]PzKWc`ZL;83TG;d3
!i10b 1
Ewizard_pll
Z88 w1682621222
R4
R5
R6
Z89 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
Z90 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
l0
L42
VkP9YH9Bk6[cLbdZ6zdG^M2
R9
31
Z91 !s108 1695379780.651000
Z92 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
Z93 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
R13
R14
!s100 8gOQ3aUW5EfBYhGlfFTY>1
!i10b 1
Asyn
R4
R5
DEx4 work 10 wizard_pll 0 22 kP9YH9Bk6[cLbdZ6zdG^M2
l122
L51
VbdC]kjKR8S@hT@87;7k:Z3
R9
31
R91
R92
R93
R13
R14
!s100 ?1j2i]A2dl20aM69I_?FV1
!i10b 1
Ewizard_spi_fifo
R88
R4
R5
R6
Z94 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
Z95 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
l0
L42
VD^_hMGXQ:Gb^a7`Z41m0_3
R9
31
Z96 !s108 1695379780.269000
Z97 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
Z98 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
R13
R14
!s100 iXYb4lzRU]hoTz`TM4jSd2
!i10b 1
Asyn
R4
R5
DEx4 work 15 wizard_spi_fifo 0 22 D^_hMGXQ:Gb^a7`Z41m0_3
l85
L55
VGAC:9NM]k6;]^j_:HdBIA0
R9
31
R96
R97
R98
R13
R14
!s100 AWLgO7mS@7W^7O`e>5Iac2
!i10b 1
Ewrite_out_mram_manager
Z99 w1695379701
R2
R3
R4
R5
R6
Z100 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
Z101 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
l0
L7
VIiM???eMfYnJb[WZ6:llN3
R9
31
Z102 !s108 1695379780.578000
Z103 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
Z104 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
R13
R14
!s100 3<HUXK1aKz86d?Q0KUT[k2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 22 write_out_mram_manager 0 22 IiM???eMfYnJb[WZ6:llN3
l35
L28
VBi^G5G][3ncTo8;caS3@H2
R9
31
R102
R103
R104
R13
R14
!s100 VHZLhS34Z47G77^?R?5PQ2
!i10b 1
