D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl   -part PGL22G  -package BG324  -grade -6    -overilog "synplify.vm" -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -enable_gcc_in_premap -summaryfile C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synlog\report\synplify_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  top  -implementation  synplify_impl  -flow mapping  -multisrs  -ta_num_paths  3  -ovm  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synplify.vm   -autoconstraint  -freq 1.000   -tcl  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ddr3_ov5640_hdmi.fdc  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synwork\synplify_prem.srd  -sap  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synplify.sap  -otap  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synplify.tap  -omap  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synplify.map  -devicelib  D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v  -ologparam  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\syntmp\synplify.plg  -osyn  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synplify.srm  -prjdir  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\  -prjname  synplify_pro  -log  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synlog\synplify_fpga_mapper.srr  -sn  2019.03  -jobname  "fpga_mapper" 
relcom:D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synplify_impl -part PGL22G -package BG324 -grade -6 -overilog "synplify.vm" -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -enable_gcc_in_premap -summaryfile ..\synlog\report\synplify_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module top -implementation synplify_impl -flow mapping -multisrs -ta_num_paths 3 -ovm ..\synplify.vm -autoconstraint -freq 1.000 -tcl ..\..\..\ddr3_ov5640_hdmi.fdc ..\synwork\synplify_prem.srd -sap ..\synplify.sap -otap ..\synplify.tap -omap ..\synplify.map -devicelib D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v -ologparam synplify.plg -osyn ..\synplify.srm -prjdir ..\..\ -prjname synplify_pro -log ..\synlog\synplify_fpga_mapper.srr -sn 2019.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:79
file:..\synplify.vm|io:o|time:1574605656|size:1111251|exec:0|csum:
file:..\..\..\ddr3_ov5640_hdmi.fdc|io:i|time:1573111980|size:37255|exec:0|csum:1D1217AA5CD4847912F8A8DF8C63533D
file:..\synwork\synplify_prem.srd|io:i|time:1574605580|size:387483|exec:0|csum:650D26C1DFA30F04AA04C2EBD810E6CB
file:..\synplify.sap|io:o|time:1574605582|size:13425|exec:0|csum:
file:..\synplify.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\synplify.map|io:o|time:1574605661|size:28|exec:0|csum:
file:D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v|io:i|time:1560399402|size:73977|exec:0|csum:0F694CCE00C871AA3CE054485C4AE5EF
file:synplify.plg|io:o|time:1574605661|size:31287|exec:0|csum:
file:..\synplify.srm|io:o|time:1574605654|size:54877|exec:0|csum:
file:..\synlog\synplify_fpga_mapper.srr|io:o|time:1574605661|size:376669|exec:0|csum:
file:D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\bin64\m_generic.exe|io:i|time:1560399398|size:39797760|exec:1|csum:C6ED1C1897D7F30325CB561256581D2D
