Release 12.4 Map M.81d (nt)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -w -pr b -ol high -timing -detail
system.ngd system.pcf 
Target Device  : xa6slx45
Target Package : csg324
Target Speed   : -2
Mapper Version : aspartan6 -- $Revision: 1.52.76.2 $
Mapped Date    : Thu Feb 09 09:20:22 2012

Mapping design into LUTs...
ERROR:MapLib:979 - LUT5 symbol
   "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot" (output
   signal=proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot) has input
   signal "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" which will be
   trimmed. See Section 5 of the Map Report File for details about why the input
   signal will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot" (output
   signal=proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot) has input
   signal "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" which will be
   trimmed. See Section 5 of the Map Report File for details about why the input
   signal will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot" (output
   signal=proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot) has input
   signal "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" which will be
   trimmed. See Section 5 of the Map Report File for details about why the input
   signal will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot" (output
   signal=proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot) has input
   signal "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" which will be
   trimmed. See Section 5 of the Map Report File for details about why the input
   signal will become undriven.
WARNING:MapLib:701 - Signal fpga_0_rst_1_sys_rst_pin connected to top level port
   fpga_0_rst_1_sys_rst_pin has been removed.
WARNING:MapLib:701 - Signal fpga_0_clk_1_sys_clk_pin connected to top level port
   fpga_0_clk_1_sys_clk_pin has been removed.
WARNING:MapLib:701 - Signal mdm_0_TCK_pin connected to top level port
   mdm_0_TCK_pin has been removed.
WARNING:MapLib:701 - Signal mdm_0_extTDO_pin connected to top level port
   mdm_0_extTDO_pin has been removed.
WARNING:MapLib:701 - Signal mdm_0_TMS_pin connected to top level port
   mdm_0_TMS_pin has been removed.
WARNING:MapLib:701 - Signal xps_timer_0_PWM0_pin connected to top level port
   xps_timer_0_PWM0_pin has been removed.
ERROR:MapLib:978 - LUT5 symbol
   "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot" (output
   signal=proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot" (output
   signal=proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot" (output
   signal=proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot) has an
   equation that uses input pin I3, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot" (output
   signal=proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr_rstpot) has an
   equation that uses input pin I4, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
WARNING:MapLib:41 - All members of TNM group "sys_clk_pin" have been optimized
   out of the design.
WARNING:MapLib:50 - The period specification "TS_sys_clk_pin" has been discarded
   because the group "sys_clk_pin" has been optimized away.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :   8
Number of warnings :   8
