# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab0.srcs/sources_1/new/lab0.v"
verilog xil_defaultlib  "../../../lab0.srcs/sim_1/new/inv_tb01.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
