$date
	Sat Oct 22 23:20:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#853208
b1010 !
1"
#853210
b1010 &
b1010 %
1$
#853211
0"
#853214
b101 &
b101 %
#853218
b10000 &
b10000 %
#853222
b1000 &
b1000 %
#853226
b100 &
b100 %
#853230
b10 &
b10 %
#853234
b1 &
b1 %
1#
#853238
b0 &
0#
b0 %
0$
#1810293
1"
#1810294
b1010 &
b1010 %
1$
#1810295
0"
#1810298
b101 &
b101 %
#1810302
b10000 &
b10000 %
#1810306
b1000 &
b1000 %
#1810310
b100 &
b100 %
#1810314
b10 &
b10 %
#1810318
b1 &
1#
b1 %
#1810322
b0 &
b0 %
0#
0$
#2858707
b11 !
1"
#2858710
b11 &
b11 %
1$
#2858711
0"
#2858714
b1010 &
b1010 %
#2858718
b101 &
b101 %
#2858722
b10000 &
b10000 %
#2858726
b1000 &
b1000 %
#2858730
b100 &
b100 %
#2858734
b10 &
b10 %
#2858738
b1 &
b1 %
1#
#2858742
b0 &
0#
b0 %
0$
#4500012
