
AVRASM ver. 2.1.30  C:\Users\danial sara\Desktop\robotic A\test 02 sensor\Debug\List\S2.asm Fri Nov 17 12:08:08 2017

C:\Users\danial sara\Desktop\robotic A\test 02 sensor\Debug\List\S2.asm(1095): warning: Register r4 already defined by the .DEF directive
C:\Users\danial sara\Desktop\robotic A\test 02 sensor\Debug\List\S2.asm(1096): warning: Register r5 already defined by the .DEF directive
C:\Users\danial sara\Desktop\robotic A\test 02 sensor\Debug\List\S2.asm(1097): warning: Register r6 already defined by the .DEF directive
C:\Users\danial sara\Desktop\robotic A\test 02 sensor\Debug\List\S2.asm(1098): warning: Register r7 already defined by the .DEF directive
C:\Users\danial sara\Desktop\robotic A\test 02 sensor\Debug\List\S2.asm(1099): warning: Register r8 already defined by the .DEF directive
C:\Users\danial sara\Desktop\robotic A\test 02 sensor\Debug\List\S2.asm(1100): warning: Register r9 already defined by the .DEF directive
C:\Users\danial sara\Desktop\robotic A\test 02 sensor\Debug\List\S2.asm(1101): warning: Register r11 already defined by the .DEF directive
C:\Users\danial sara\Desktop\robotic A\test 02 sensor\Debug\List\S2.asm(1102): warning: Register r10 already defined by the .DEF directive
C:\Users\danial sara\Desktop\robotic A\test 02 sensor\Debug\List\S2.asm(1103): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.31 Evaluation
                 ;(C) Copyright 1998-2017 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 1.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Mode 2
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2M
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _imin=R4
                 	.DEF _imin_msb=R5
                 	.DEF _i=R6
                 	.DEF _i_msb=R7
                 	.DEF _min=R8
                 	.DEF _min_msb=R9
                 	.DEF __lcd_x=R11
                 	.DEF __lcd_y=R10
                 	.DEF __lcd_maxx=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0038 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x2000003:
000033 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000034 0002      	.DW  0x02
000035 0160      	.DW  __base_y_G100
000036 0066      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000037 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000038 94f8      	CLI
000039 27ee      	CLR  R30
00003a bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003b e0f1      	LDI  R31,1
00003c bffb      	OUT  GICR,R31
00003d bfeb      	OUT  GICR,R30
00003e bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00003f e08d      	LDI  R24,(14-2)+1
000040 e0a2      	LDI  R26,2
000041 27bb      	CLR  R27
                 __CLEAR_REG:
000042 93ed      	ST   X+,R30
000043 958a      	DEC  R24
000044 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000045 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000046 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000047 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000048 93ed      	ST   X+,R30
000049 9701      	SBIW R24,1
00004a f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00004b e6e8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004c e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004d 9185      	LPM  R24,Z+
00004e 9195      	LPM  R25,Z+
00004f 9700      	SBIW R24,0
000050 f061      	BREQ __GLOBAL_INI_END
000051 91a5      	LPM  R26,Z+
000052 91b5      	LPM  R27,Z+
000053 9005      	LPM  R0,Z+
000054 9015      	LPM  R1,Z+
000055 01bf      	MOVW R22,R30
000056 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000057 9005      	LPM  R0,Z+
000058 920d      	ST   X+,R0
000059 9701      	SBIW R24,1
00005a f7e1      	BRNE __GLOBAL_INI_LOOP
00005b 01fb      	MOVW R30,R22
00005c cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00005d e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00005e bfed      	OUT  SPL,R30
00005f e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000060 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000061 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000062 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000063 940c 00c7 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0x00
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the CodeWizardAVR V3.31
                 ;Automatic Program Generator
                 ;© Copyright 1998-2017 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 2017-11-17
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <io.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#asm
                  .equ __lcd_port=0x15;PORTC
                 ; 0000 001E #endasm
                 ;
                 ;#include <lcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// Voltage Reference: AREF pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0029 {
                 
                 	.CSEG
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 002A ADMUX=adc_input | ADC_VREF_TYPE;
000065 931a      	ST   -Y,R17
000066 2f1a      	MOV  R17,R26
                 ;	adc_input -> R17
000067 2fe1      	MOV  R30,R17
000068 b9e7      	OUT  0x7,R30
                 ; 0000 002B // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 002C delay_us(10);
                +
000069 e083     +LDI R24 , LOW ( 3 )
                +__DELAY_USB_LOOP :
00006a 958a     +DEC R24
00006b f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 3
                 ; 0000 002D // Start the AD conversion
                 ; 0000 002E ADCSRA|=(1<<ADSC);
00006c 9a36      	SBI  0x6,6
                 ; 0000 002F // Wait for the AD conversion to complete
                 ; 0000 0030 while ((ADCSRA & (1<<ADIF))==0);
                 _0x3:
00006d 9b34      	SBIS 0x6,4
00006e cffe      	RJMP _0x3
                 ; 0000 0031 ADCSRA|=(1<<ADIF);
00006f 9a34      	SBI  0x6,4
                 ; 0000 0032 return ADCW;
000070 b1e4      	IN   R30,0x4
000071 b1f5      	IN   R31,0x4+1
000072 9119      	LD   R17,Y+
000073 9508      	RET
                 ; 0000 0033 }
                 ; .FEND
                 ;int imin;
                 ;int i;
                 ;int min;
                 ;void sensor()
                 ; 0000 0038     {
                 _sensor:
                 ; .FSTART _sensor
                 ; 0000 0039     min=1023;
000074 efef      	LDI  R30,LOW(1023)
000075 e0f3      	LDI  R31,HIGH(1023)
000076 014f      	MOVW R8,R30
                 ; 0000 003A     for(i=0 ; i<16 ; i++)
000077 2466      	CLR  R6
000078 2477      	CLR  R7
                 _0x7:
000079 e1e0      	LDI  R30,LOW(16)
00007a e0f0      	LDI  R31,HIGH(16)
00007b 166e      	CP   R6,R30
00007c 067f      	CPC  R7,R31
00007d f574      	BRGE _0x8
                 ; 0000 003B         {
                 ; 0000 003C         PORTB.7=(i/8)%2;
00007e 01d3      	MOVW R26,R6
00007f e0e8      	LDI  R30,LOW(8)
000080 e0f0      	LDI  R31,HIGH(8)
000081 d12e      	RCALL SUBOPT_0x0
000082 f411      	BRNE _0x9
000083 98c7      	CBI  0x18,7
000084 c001      	RJMP _0xA
                 _0x9:
000085 9ac7      	SBI  0x18,7
                 _0xA:
                 ; 0000 003D         PORTB.6=(i/4)%2;
000086 01d3      	MOVW R26,R6
000087 e0e4      	LDI  R30,LOW(4)
000088 e0f0      	LDI  R31,HIGH(4)
000089 d126      	RCALL SUBOPT_0x0
00008a f411      	BRNE _0xB
00008b 98c6      	CBI  0x18,6
00008c c001      	RJMP _0xC
                 _0xB:
00008d 9ac6      	SBI  0x18,6
                 _0xC:
                 ; 0000 003E         PORTB.5=(i/2)%2;
00008e 01d3      	MOVW R26,R6
00008f e0e2      	LDI  R30,LOW(2)
000090 e0f0      	LDI  R31,HIGH(2)
000091 d11e      	RCALL SUBOPT_0x0
000092 f411      	BRNE _0xD
000093 98c5      	CBI  0x18,5
000094 c001      	RJMP _0xE
                 _0xD:
000095 9ac5      	SBI  0x18,5
                 _0xE:
                 ; 0000 003F         PORTB.4=(i/1)%2;
000096 01f3      	MOVW R30,R6
000097 e0a1      	LDI  R26,LOW(1)
000098 e0b0      	LDI  R27,HIGH(1)
000099 d156      	RCALL __MANDW12
00009a 30e0      	CPI  R30,0
00009b f411      	BRNE _0xF
00009c 98c4      	CBI  0x18,4
00009d c001      	RJMP _0x10
                 _0xF:
00009e 9ac4      	SBI  0x18,4
                 _0x10:
                 ; 0000 0040         if(read_adc(0)<min)
00009f e0a0      	LDI  R26,LOW(0)
0000a0 dfc4      	RCALL _read_adc
0000a1 15e8      	CP   R30,R8
0000a2 05f9      	CPC  R31,R9
0000a3 f420      	BRSH _0x11
                 ; 0000 0041             {
                 ; 0000 0042             min=read_adc(0);
0000a4 e0a0      	LDI  R26,LOW(0)
0000a5 dfbf      	RCALL _read_adc
0000a6 014f      	MOVW R8,R30
                 ; 0000 0043             imin=i;
0000a7 0123      	MOVW R4,R6
                 ; 0000 0044             }
                 ; 0000 0045         }
                 _0x11:
0000a8 01f3      	MOVW R30,R6
0000a9 9631      	ADIW R30,1
0000aa 013f      	MOVW R6,R30
0000ab cfcd      	RJMP _0x7
                 _0x8:
                 ; 0000 0046     lcd_gotoxy(0,0);
0000ac e0e0      	LDI  R30,LOW(0)
0000ad 93ea      	ST   -Y,R30
0000ae e0a0      	LDI  R26,LOW(0)
0000af d08a      	RCALL _lcd_gotoxy
                 ; 0000 0047     lcd_putchar((imin/10)%10+'0');
0000b0 01d2      	MOVW R26,R4
0000b1 d104      	RCALL SUBOPT_0x1
                 ; 0000 0048     lcd_putchar(imin%10+'0');
0000b2 01d2      	MOVW R26,R4
0000b3 d10c      	RCALL SUBOPT_0x2
                 ; 0000 0049     lcd_putchar(':');
0000b4 e3aa      	LDI  R26,LOW(58)
0000b5 d09f      	RCALL _lcd_putchar
                 ; 0000 004A     lcd_putchar((min/1000)%10+'0');
0000b6 01d4      	MOVW R26,R8
0000b7 eee8      	LDI  R30,LOW(1000)
0000b8 e0f3      	LDI  R31,HIGH(1000)
0000b9 d123      	RCALL __DIVW21
0000ba 01df      	MOVW R26,R30
0000bb d104      	RCALL SUBOPT_0x2
                 ; 0000 004B     lcd_putchar((min/100)%10+'0');
0000bc 01d4      	MOVW R26,R8
0000bd e6e4      	LDI  R30,LOW(100)
0000be e0f0      	LDI  R31,HIGH(100)
0000bf d11d      	RCALL __DIVW21
0000c0 01df      	MOVW R26,R30
0000c1 d0fe      	RCALL SUBOPT_0x2
                 ; 0000 004C     lcd_putchar((min/10)%10+'0');
0000c2 01d4      	MOVW R26,R8
0000c3 d0f2      	RCALL SUBOPT_0x1
                 ; 0000 004D     lcd_putchar((min/1)%10+'0');
0000c4 01d4      	MOVW R26,R8
0000c5 d0fa      	RCALL SUBOPT_0x2
                 ; 0000 004E 
                 ; 0000 004F     }
0000c6 9508      	RET
                 ; .FEND
                 ;void main(void)
                 ; 0000 0051 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0052 // Declare your local variables here
                 ; 0000 0053 
                 ; 0000 0054 // Input/Output Ports initialization
                 ; 0000 0055 // Port A initialization
                 ; 0000 0056 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0057 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000c7 e0e0      	LDI  R30,LOW(0)
0000c8 bbea      	OUT  0x1A,R30
                 ; 0000 0058 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0059 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000c9 bbeb      	OUT  0x1B,R30
                 ; 0000 005A 
                 ; 0000 005B // Port B initialization
                 ; 0000 005C // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0000 005D DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000ca efe8      	LDI  R30,LOW(248)
0000cb bbe7      	OUT  0x17,R30
                 ; 0000 005E // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=T Bit1=T Bit0=T
                 ; 0000 005F PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000cc e0e0      	LDI  R30,LOW(0)
0000cd bbe8      	OUT  0x18,R30
                 ; 0000 0060 
                 ; 0000 0061 // Port C initialization
                 ; 0000 0062 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0063 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000ce bbe4      	OUT  0x14,R30
                 ; 0000 0064 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0065 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000cf bbe5      	OUT  0x15,R30
                 ; 0000 0066 
                 ; 0000 0067 // Port D initialization
                 ; 0000 0068 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0069 DDRD=(1<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (1<<DDD2) | (1<<DDD1) | (1<<DDD0);
0000d0 efef      	LDI  R30,LOW(255)
0000d1 bbe1      	OUT  0x11,R30
                 ; 0000 006A // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 006B PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000d2 e0e0      	LDI  R30,LOW(0)
0000d3 bbe2      	OUT  0x12,R30
                 ; 0000 006C 
                 ; 0000 006D // Timer/Counter 0 initialization
                 ; 0000 006E // Clock source: System Clock
                 ; 0000 006F // Clock value: 15.625 kHz
                 ; 0000 0070 // Mode: Fast PWM top=0xFF
                 ; 0000 0071 // OC0 output: Non-Inverted PWM
                 ; 0000 0072 // Timer Period: 16.384 ms
                 ; 0000 0073 // Output Pulse(s):
                 ; 0000 0074 // OC0 Period: 16.384 ms Width: 0 us
                 ; 0000 0075 TCCR0=(1<<WGM00) | (1<<COM01) | (0<<COM00) | (1<<WGM01) | (0<<CS02) | (1<<CS01) | (1<<CS00);
0000d4 e6eb      	LDI  R30,LOW(107)
0000d5 bfe3      	OUT  0x33,R30
                 ; 0000 0076 TCNT0=0x00;
0000d6 e0e0      	LDI  R30,LOW(0)
0000d7 bfe2      	OUT  0x32,R30
                 ; 0000 0077 OCR0=0x00;
0000d8 bfec      	OUT  0x3C,R30
                 ; 0000 0078 
                 ; 0000 0079 // Timer/Counter 1 initialization
                 ; 0000 007A // Clock source: System Clock
                 ; 0000 007B // Clock value: 15.625 kHz
                 ; 0000 007C // Mode: Fast PWM top=0x00FF
                 ; 0000 007D // OC1A output: Non-Inverted PWM
                 ; 0000 007E // OC1B output: Non-Inverted PWM
                 ; 0000 007F // Noise Canceler: Off
                 ; 0000 0080 // Input Capture on Falling Edge
                 ; 0000 0081 // Timer Period: 16.384 ms
                 ; 0000 0082 // Output Pulse(s):
                 ; 0000 0083 // OC1A Period: 16.384 ms Width: 0 us// OC1B Period: 16.384 ms Width: 0 us
                 ; 0000 0084 // Timer1 Overflow Interrupt: Off
                 ; 0000 0085 // Input Capture Interrupt: Off
                 ; 0000 0086 // Compare A Match Interrupt: Off
                 ; 0000 0087 // Compare B Match Interrupt: Off
                 ; 0000 0088 TCCR1A=(1<<COM1A1) | (0<<COM1A0) | (1<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (1<<WGM10);
0000d9 eae1      	LDI  R30,LOW(161)
0000da bdef      	OUT  0x2F,R30
                 ; 0000 0089 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (1<<CS11) | (1<<CS10);
0000db e0eb      	LDI  R30,LOW(11)
0000dc bdee      	OUT  0x2E,R30
                 ; 0000 008A TCNT1H=0x00;
0000dd e0e0      	LDI  R30,LOW(0)
0000de bded      	OUT  0x2D,R30
                 ; 0000 008B TCNT1L=0x00;
0000df bdec      	OUT  0x2C,R30
                 ; 0000 008C ICR1H=0x00;
0000e0 bde7      	OUT  0x27,R30
                 ; 0000 008D ICR1L=0x00;
0000e1 bde6      	OUT  0x26,R30
                 ; 0000 008E OCR1AH=0x00;
0000e2 bdeb      	OUT  0x2B,R30
                 ; 0000 008F OCR1AL=0x00;
0000e3 bdea      	OUT  0x2A,R30
                 ; 0000 0090 OCR1BH=0x00;
0000e4 bde9      	OUT  0x29,R30
                 ; 0000 0091 OCR1BL=0x00;
0000e5 bde8      	OUT  0x28,R30
                 ; 0000 0092 
                 ; 0000 0093 // Timer/Counter 2 initialization
                 ; 0000 0094 // Clock source: System Clock
                 ; 0000 0095 // Clock value: 15.625 kHz
                 ; 0000 0096 // Mode: Fast PWM top=0xFF
                 ; 0000 0097 // OC2 output: Non-Inverted PWM
                 ; 0000 0098 // Timer Period: 16.384 ms
                 ; 0000 0099 // Output Pulse(s):
                 ; 0000 009A // OC2 Period: 16.384 ms Width: 0 us
                 ; 0000 009B ASSR=0<<AS2;
0000e6 bde2      	OUT  0x22,R30
                 ; 0000 009C TCCR2=(1<<PWM2) | (1<<COM21) | (0<<COM20) | (1<<CTC2) | (1<<CS22) | (0<<CS21) | (0<<CS20);
0000e7 e6ec      	LDI  R30,LOW(108)
0000e8 bde5      	OUT  0x25,R30
                 ; 0000 009D TCNT2=0x00;
0000e9 e0e0      	LDI  R30,LOW(0)
0000ea bde4      	OUT  0x24,R30
                 ; 0000 009E OCR2=0x00;
0000eb bde3      	OUT  0x23,R30
                 ; 0000 009F 
                 ; 0000 00A0 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00A1 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000ec bfe9      	OUT  0x39,R30
                 ; 0000 00A2 
                 ; 0000 00A3 // External Interrupt(s) initialization
                 ; 0000 00A4 // INT0: Off
                 ; 0000 00A5 // INT1: Off
                 ; 0000 00A6 // INT2: Off
                 ; 0000 00A7 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000ed bfe5      	OUT  0x35,R30
                 ; 0000 00A8 MCUCSR=(0<<ISC2);
0000ee bfe4      	OUT  0x34,R30
                 ; 0000 00A9 
                 ; 0000 00AA // USART initialization
                 ; 0000 00AB // USART disabled
                 ; 0000 00AC UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000ef b9ea      	OUT  0xA,R30
                 ; 0000 00AD 
                 ; 0000 00AE // Analog Comparator initialization
                 ; 0000 00AF // Analog Comparator: Off
                 ; 0000 00B0 // The Analog Comparator's positive input is
                 ; 0000 00B1 // connected to the AIN0 pin
                 ; 0000 00B2 // The Analog Comparator's negative input is
                 ; 0000 00B3 // connected to the AIN1 pin
                 ; 0000 00B4 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000f0 e8e0      	LDI  R30,LOW(128)
0000f1 b9e8      	OUT  0x8,R30
                 ; 0000 00B5 
                 ; 0000 00B6 // ADC initialization
                 ; 0000 00B7 // ADC Clock frequency: 62.500 kHz
                 ; 0000 00B8 // ADC Voltage Reference: AREF pin
                 ; 0000 00B9 // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 00BA ADMUX=ADC_VREF_TYPE;
0000f2 e0e0      	LDI  R30,LOW(0)
0000f3 b9e7      	OUT  0x7,R30
                 ; 0000 00BB ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (1<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000f4 e8e4      	LDI  R30,LOW(132)
0000f5 b9e6      	OUT  0x6,R30
                 ; 0000 00BC SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
0000f6 e0e0      	LDI  R30,LOW(0)
0000f7 bfe0      	OUT  0x30,R30
                 ; 0000 00BD 
                 ; 0000 00BE // SPI initialization
                 ; 0000 00BF // SPI disabled
                 ; 0000 00C0 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000f8 b9ed      	OUT  0xD,R30
                 ; 0000 00C1 
                 ; 0000 00C2 // TWI initialization
                 ; 0000 00C3 // TWI disabled
                 ; 0000 00C4 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000f9 bfe6      	OUT  0x36,R30
                 ; 0000 00C5 
                 ; 0000 00C6 // Alphanumeric LCD initialization
                 ; 0000 00C7 // Connections are specified in the
                 ; 0000 00C8 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00C9 // RS - PORTC Bit 0
                 ; 0000 00CA // RD - PORTC Bit 1
                 ; 0000 00CB // EN - PORTC Bit 2
                 ; 0000 00CC // D4 - PORTC Bit 4
                 ; 0000 00CD // D5 - PORTC Bit 5
                 ; 0000 00CE // D6 - PORTC Bit 6
                 ; 0000 00CF // D7 - PORTC Bit 7
                 ; 0000 00D0 // Characters/line: 16
                 ; 0000 00D1 lcd_init(16);
0000fa e1a0      	LDI  R26,LOW(16)
0000fb d082      	RCALL _lcd_init
                 ; 0000 00D2 
                 ; 0000 00D3 while (1)
                 _0x12:
                 ; 0000 00D4       {
                 ; 0000 00D5       sensor();
0000fc df77      	RCALL _sensor
                 ; 0000 00D6 
                 ; 0000 00D7       }
0000fd cffe      	RJMP _0x12
                 ; 0000 00D8 }
                 _0x15:
0000fe cfff      	RJMP _0x15
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_delay_G100:
                 ; .FSTART __lcd_delay_G100
0000ff e0ff          ldi   r31,15
                 __lcd_delay0:
000100 95fa          dec   r31
000101 f7f1          brne  __lcd_delay0
000102 9508      	RET
                 ; .FEND
                 __lcd_ready:
                 ; .FSTART __lcd_ready
000103 b3a4          in    r26,__lcd_direction
000104 70af          andi  r26,0xf                 ;set as input
000105 bba4          out   __lcd_direction,r26
000106 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
000107 98a8          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
000108 dff6      	RCALL __lcd_delay_G100
000109 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
00010a dff4      	RCALL __lcd_delay_G100
00010b b3a3          in    r26,__lcd_pin
00010c 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
00010d dff1      	RCALL __lcd_delay_G100
00010e 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
00010f dfef      	RCALL __lcd_delay_G100
000110 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
000111 fda7          sbrc  r26,__lcd_busy_flag
000112 cff5          rjmp  __lcd_busy
000113 9508      	RET
                 ; .FEND
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
000114 7fa0          andi  r26,0xf0
000115 2bab          or    r26,r27
000116 bba5          out   __lcd_port,r26          ;write
000117 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
000118 dfe6      	RCALL __lcd_delay_G100
000119 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
00011a dfe4      	RCALL __lcd_delay_G100
00011b 9508      	RET
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
00011c 93aa      	ST   -Y,R26
00011d 98a9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
00011e b3a4          in    r26,__lcd_direction
00011f 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output
000120 bba4          out   __lcd_direction,r26
000121 b3b5          in    r27,__lcd_port
000122 70bf          andi  r27,0xf
000123 81a8          ld    r26,y
000124 dfef      	RCALL __lcd_write_nibble_G100
000125 81a8          ld    r26,y
000126 95a2          swap  r26
000127 dfec      	RCALL __lcd_write_nibble_G100
000128 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
000129 940c 01ae 	JMP  _0x2080001
                 ; .FEND
                 __lcd_read_nibble_G100:
                 ; .FSTART __lcd_read_nibble_G100
00012b 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
00012c dfd2      	RCALL __lcd_delay_G100
00012d b3e3          in    r30,__lcd_pin           ;read
00012e 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
00012f dfcf      	RCALL __lcd_delay_G100
000130 7fe0          andi  r30,0xf0
000131 9508      	RET
                 ; .FEND
                 _lcd_read_byte0_G100:
                 ; .FSTART _lcd_read_byte0_G100
000132 dfcc      	RCALL __lcd_delay_G100
000133 dff7      	RCALL __lcd_read_nibble_G100
000134 2fae          mov   r26,r30
000135 dff5      	RCALL __lcd_read_nibble_G100
000136 98a9          cbi   __lcd_port,__lcd_rd     ;RD=0
000137 95e2          swap  r30
000138 2bea          or    r30,r26
000139 9508      	RET
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
00013a 93aa      	ST   -Y,R26
00013b dfc7      	RCALL __lcd_ready
00013c 81e8      	LD   R30,Y
00013d e0f0      	LDI  R31,0
00013e 5ae0      	SUBI R30,LOW(-__base_y_G100)
00013f 4ffe      	SBCI R31,HIGH(-__base_y_G100)
000140 81e0      	LD   R30,Z
000141 81a9      	LDD  R26,Y+1
000142 0fae      	ADD  R26,R30
000143 dfd8      	RCALL __lcd_write_data
000144 80b9      	LDD  R11,Y+1
000145 80a8      	LDD  R10,Y+0
000146 9622      	ADIW R28,2
000147 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000148 dfba      	RCALL __lcd_ready
000149 e0a2      	LDI  R26,LOW(2)
00014a dfd1      	RCALL __lcd_write_data
00014b dfb7      	RCALL __lcd_ready
00014c e0ac      	LDI  R26,LOW(12)
00014d dfce      	RCALL __lcd_write_data
00014e dfb4      	RCALL __lcd_ready
00014f e0a1      	LDI  R26,LOW(1)
000150 dfcb      	RCALL __lcd_write_data
000151 e0e0      	LDI  R30,LOW(0)
000152 2eae      	MOV  R10,R30
000153 2ebe      	MOV  R11,R30
000154 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
000155 93aa      	ST   -Y,R26
000156 93ef          push r30
000157 93ff          push r31
000158 81a8          ld   r26,y
000159 9468          set
00015a 30aa          cpi  r26,10
00015b f019          breq __lcd_putchar1
00015c 94e8          clt
00015d 14bd      	CP   R11,R13
00015e f030      	BRLO _0x2000004
                 	__lcd_putchar1:
00015f 94a3      	INC  R10
000160 e0e0      	LDI  R30,LOW(0)
000161 93ea      	ST   -Y,R30
000162 2daa      	MOV  R26,R10
000163 dfd6      	RCALL _lcd_gotoxy
000164 f02e      	brts __lcd_putchar0
                 _0x2000004:
000165 94b3      	INC  R11
000166 df9c          rcall __lcd_ready
000167 9aa8          sbi  __lcd_port,__lcd_rs ;RS=1
000168 81a8      	LD   R26,Y
000169 dfb2      	RCALL __lcd_write_data
                 __lcd_putchar0:
00016a 91ff          pop  r31
00016b 91ef          pop  r30
00016c 940c 01ae 	JMP  _0x2080001
                 ; .FEND
                 __long_delay_G100:
                 ; .FSTART __long_delay_G100
00016e 27aa          clr   r26
00016f 27bb          clr   r27
                 __long_delay0:
000170 9711          sbiw  r26,1         ;2 cycles
000171 f7f1          brne  __long_delay0 ;2 cycles
000172 9508      	RET
                 ; .FEND
                 __lcd_init_write_G100:
                 ; .FSTART __lcd_init_write_G100
000173 93aa      	ST   -Y,R26
000174 98a9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
000175 b3a4          in    r26,__lcd_direction
000176 6fa7          ori   r26,0xf7                ;set as output
000177 bba4          out   __lcd_direction,r26
000178 b3b5          in    r27,__lcd_port
000179 70bf          andi  r27,0xf
00017a 81a8          ld    r26,y
00017b df98      	RCALL __lcd_write_nibble_G100
00017c 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
00017d c030      	RJMP _0x2080001
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
00017e 93aa      	ST   -Y,R26
00017f 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
000180 98a8          cbi   __lcd_port,__lcd_rs     ;RS=0
000181 80d8      	LDD  R13,Y+0
000182 81e8      	LD   R30,Y
000183 58e0      	SUBI R30,-LOW(128)
                +
000184 93e0 0162+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000186 81e8      	LD   R30,Y
000187 54e0      	SUBI R30,-LOW(192)
                +
000188 93e0 0163+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
00018a dfe3      	RCALL __long_delay_G100
00018b e3a0      	LDI  R26,LOW(48)
00018c dfe6      	RCALL __lcd_init_write_G100
00018d dfe0      	RCALL __long_delay_G100
00018e e3a0      	LDI  R26,LOW(48)
00018f dfe3      	RCALL __lcd_init_write_G100
000190 dfdd      	RCALL __long_delay_G100
000191 e3a0      	LDI  R26,LOW(48)
000192 dfe0      	RCALL __lcd_init_write_G100
000193 dfda      	RCALL __long_delay_G100
000194 e2a0      	LDI  R26,LOW(32)
000195 dfdd      	RCALL __lcd_init_write_G100
000196 dfd7      	RCALL __long_delay_G100
000197 e2a8      	LDI  R26,LOW(40)
000198 df83      	RCALL __lcd_write_data
000199 dfd4      	RCALL __long_delay_G100
00019a e0a4      	LDI  R26,LOW(4)
00019b df80      	RCALL __lcd_write_data
00019c dfd1      	RCALL __long_delay_G100
00019d e8a5      	LDI  R26,LOW(133)
00019e df7d      	RCALL __lcd_write_data
00019f dfce      	RCALL __long_delay_G100
0001a0 b3a4          in    r26,__lcd_direction
0001a1 70af          andi  r26,0xf                 ;set as input
0001a2 bba4          out   __lcd_direction,r26
0001a3 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
0001a4 df8d      	RCALL _lcd_read_byte0_G100
0001a5 30e5      	CPI  R30,LOW(0x5)
0001a6 f011      	BREQ _0x200000B
0001a7 e0e0      	LDI  R30,LOW(0)
0001a8 c005      	RJMP _0x2080001
                 _0x200000B:
0001a9 df59      	RCALL __lcd_ready
0001aa e0a6      	LDI  R26,LOW(6)
0001ab df70      	RCALL __lcd_write_data
0001ac df9b      	RCALL _lcd_clear
0001ad e0e1      	LDI  R30,LOW(1)
                 _0x2080001:
0001ae 9621      	ADIW R28,1
0001af 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 __base_y_G100:
000160           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x0:
0001b0 d02c      	RCALL __DIVW21
0001b1 e0a1      	LDI  R26,LOW(1)
0001b2 e0b0      	LDI  R27,HIGH(1)
0001b3 d03c      	RCALL __MANDW12
0001b4 30e0      	CPI  R30,0
0001b5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x1:
0001b6 e0ea      	LDI  R30,LOW(10)
0001b7 e0f0      	LDI  R31,HIGH(10)
0001b8 d024      	RCALL __DIVW21
0001b9 01df      	MOVW R26,R30
0001ba e0ea      	LDI  R30,LOW(10)
0001bb e0f0      	LDI  R31,HIGH(10)
0001bc d025      	RCALL __MODW21
0001bd 5de0      	SUBI R30,-LOW(48)
0001be 2fae      	MOV  R26,R30
0001bf cf95      	RJMP _lcd_putchar
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x2:
0001c0 e0ea      	LDI  R30,LOW(10)
0001c1 e0f0      	LDI  R31,HIGH(10)
0001c2 d01f      	RCALL __MODW21
0001c3 5de0      	SUBI R30,-LOW(48)
0001c4 2fae      	MOV  R26,R30
0001c5 cf8f      	RJMP _lcd_putchar
                 
                 ;RUNTIME LIBRARY
                 
                 	.CSEG
                 __ANEGW1:
0001c6 95f1      	NEG  R31
0001c7 95e1      	NEG  R30
0001c8 40f0      	SBCI R31,0
0001c9 9508      	RET
                 
                 __DIVW21U:
0001ca 2400      	CLR  R0
0001cb 2411      	CLR  R1
0001cc e190      	LDI  R25,16
                 __DIVW21U1:
0001cd 0faa      	LSL  R26
0001ce 1fbb      	ROL  R27
0001cf 1c00      	ROL  R0
0001d0 1c11      	ROL  R1
0001d1 1a0e      	SUB  R0,R30
0001d2 0a1f      	SBC  R1,R31
0001d3 f418      	BRCC __DIVW21U2
0001d4 0e0e      	ADD  R0,R30
0001d5 1e1f      	ADC  R1,R31
0001d6 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0001d7 60a1      	SBR  R26,1
                 __DIVW21U3:
0001d8 959a      	DEC  R25
0001d9 f799      	BRNE __DIVW21U1
0001da 01fd      	MOVW R30,R26
0001db 01d0      	MOVW R26,R0
0001dc 9508      	RET
                 
                 __DIVW21:
0001dd d01c      	RCALL __CHKSIGNW
0001de dfeb      	RCALL __DIVW21U
0001df f40e      	BRTC __DIVW211
0001e0 dfe5      	RCALL __ANEGW1
                 __DIVW211:
0001e1 9508      	RET
                 
                 __MODW21:
0001e2 94e8      	CLT
0001e3 ffb7      	SBRS R27,7
0001e4 c004      	RJMP __MODW211
0001e5 95b1      	NEG  R27
0001e6 95a1      	NEG  R26
0001e7 40b0      	SBCI R27,0
0001e8 9468      	SET
                 __MODW211:
0001e9 fdf7      	SBRC R31,7
0001ea dfdb      	RCALL __ANEGW1
0001eb dfde      	RCALL __DIVW21U
0001ec 01fd      	MOVW R30,R26
0001ed f40e      	BRTC __MODW212
0001ee dfd7      	RCALL __ANEGW1
                 __MODW212:
0001ef 9508      	RET
                 
                 __MANDW12:
0001f0 94e8      	CLT
0001f1 fff7      	SBRS R31,7
0001f2 c002      	RJMP __MANDW121
0001f3 dfd2      	RCALL __ANEGW1
0001f4 9468      	SET
                 __MANDW121:
0001f5 23ea      	AND  R30,R26
0001f6 23fb      	AND  R31,R27
0001f7 f40e      	BRTC __MANDW122
0001f8 dfcd      	RCALL __ANEGW1
                 __MANDW122:
0001f9 9508      	RET
                 
                 __CHKSIGNW:
0001fa 94e8      	CLT
0001fb fff7      	SBRS R31,7
0001fc c002      	RJMP __CHKSW1
0001fd dfc8      	RCALL __ANEGW1
0001fe 9468      	SET
                 __CHKSW1:
0001ff ffb7      	SBRS R27,7
000200 c006      	RJMP __CHKSW2
000201 95b1      	NEG  R27
000202 95a1      	NEG  R26
000203 40b0      	SBCI R27,0
000204 f800      	BLD  R0,0
000205 9403      	INC  R0
000206 fa00      	BST  R0,0
                 __CHKSW2:
000207 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  12 r1 :   5 r2 :   0 r3 :   0 r4 :   3 r5 :   0 r6 :   9 r7 :   2 
r8 :   7 r9 :   1 r10:   4 r11:   4 r12:   0 r13:   2 r14:   0 r15:   0 
r16:   0 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   4 r26:  80 r27:  18 r28:   3 r29:   1 r30: 128 r31:  30 
x  :   3 y  :  21 z  :   8 
Registers used: 23 out of 35 (65.7%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   2 
adiw  :   3 and   :   2 andi  :   6 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   3 
brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 
brlt  :   0 brmi  :   0 brne  :  11 brpl  :   0 brsh  :   1 brtc  :   3 
brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 call  :   0 
cbi   :  14 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   8 cls   :   0 clt   :   4 clv   :   0 clz   :   0 com   :   0 
cp    :   3 cpc   :   2 cpi   :   4 cpse  :   0 dec   :   4 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :  10 inc   :   3 jmp   :  24 ld    :  10 ldd   :   4 ldi   :  77 
lds   :   0 lpm   :   7 lsl   :   1 lsr   :   0 mov   :   8 movw  :  24 
mul   :   0 muls  :   0 mulsu :   0 neg   :   6 nop   :   0 or    :   2 
ori   :   2 out   :  47 pop   :   2 push  :   2 rcall :  76 ret   :  18 
reti  :   0 rjmp  :  19 rol   :   3 ror   :   0 sbc   :   1 sbci  :   4 
sbi   :  15 sbic  :   0 sbis  :   1 sbiw  :   4 sbr   :   1 sbrc  :   2 
sbrs  :   4 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   4 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  11 std   :   0 sts   :   2 sub   :   1 subi  :   5 swap  :   2 
tst   :   0 wdr   :   0 
Instructions used: 57 out of 116 (49.1%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000410   1012     28   1040   16384   6.3%
[.dseg] 0x000060 0x000164      0      4      4    1024   0.4%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 9 warnings
