Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb  1 10:52:16 2023
| Host         : pc-basato running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topmodule_timing_summary_routed.rpt -pb topmodule_timing_summary_routed.pb -rpx topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : topmodule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (136)
5. checking no_input_delay (6)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: dispatcher/SPI/SPI/DUT_M/modeAdapter/out_sclk_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: dispatcher/uart/RX_CH/BR_GEN/baud_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dispatcher/uart/RX_CH/MB_DET/hit_m_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dispatcher/uart/TX_CH/BR_GEN/baud_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (136)
--------------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.847        0.000                      0                  416        0.153        0.000                      0                  416        4.500        0.000                       0                   327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.847        0.000                      0                  416        0.153        0.000                      0                  416        4.500        0.000                       0                   327  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 S1/c24/omc/OneMinCount_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/c24/CenDecineMinuti/State_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.458ns (24.694%)  route 4.446ns (75.306%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.571     5.092    S1/c24/omc/clk_IBUF_BUFG
    SLICE_X52Y5          FDCE                                         r  S1/c24/omc/OneMinCount_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDCE (Prop_fdce_C_Q)         0.518     5.610 r  S1/c24/omc/OneMinCount_reg[22]/Q
                         net (fo=25, routed)          0.831     6.442    S1/c24/omc/OneMinCount_reg[22]
    SLICE_X53Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.566 f  S1/c24/omc/State[3]_i_8/O
                         net (fo=1, routed)           0.573     7.139    S1/c24/omc/State[3]_i_8_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.263 f  S1/c24/omc/State[3]_i_5/O
                         net (fo=1, routed)           0.543     7.806    S1/c24/omc/State[3]_i_5_n_0
    SLICE_X53Y3          LUT5 (Prop_lut5_I4_O)        0.118     7.924 r  S1/c24/omc/State[3]_i_3__0/O
                         net (fo=3, routed)           0.888     8.811    S1/c24/CenDecineMinuti/State_reg[3]_3
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.326     9.137 f  S1/c24/CenDecineMinuti/State[3]_i_3/O
                         net (fo=3, routed)           0.447     9.584    S1/c24/CenOre/State_reg[3]_2
    SLICE_X46Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.708 r  S1/c24/CenOre/FSM_sequential_c[0]_i_2/O
                         net (fo=4, routed)           0.630    10.339    S1/c24/CenMinuti/State_reg[3]_2
    SLICE_X45Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.463 r  S1/c24/CenMinuti/State[3]_i_1__2/O
                         net (fo=4, routed)           0.534    10.997    S1/c24/CenDecineMinuti/State_reg[3]_4[0]
    SLICE_X46Y7          FDCE                                         r  S1/c24/CenDecineMinuti/State_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.447    14.788    S1/c24/CenDecineMinuti/clk_IBUF_BUFG
    SLICE_X46Y7          FDCE                                         r  S1/c24/CenDecineMinuti/State_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y7          FDCE (Setup_fdce_C_CE)      -0.169    14.844    S1/c24/CenDecineMinuti/State_reg[0]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 S1/c24/omc/OneMinCount_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/c24/CenDecineMinuti/State_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.458ns (24.911%)  route 4.395ns (75.089%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.571     5.092    S1/c24/omc/clk_IBUF_BUFG
    SLICE_X52Y5          FDCE                                         r  S1/c24/omc/OneMinCount_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDCE (Prop_fdce_C_Q)         0.518     5.610 r  S1/c24/omc/OneMinCount_reg[22]/Q
                         net (fo=25, routed)          0.831     6.442    S1/c24/omc/OneMinCount_reg[22]
    SLICE_X53Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.566 f  S1/c24/omc/State[3]_i_8/O
                         net (fo=1, routed)           0.573     7.139    S1/c24/omc/State[3]_i_8_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.263 f  S1/c24/omc/State[3]_i_5/O
                         net (fo=1, routed)           0.543     7.806    S1/c24/omc/State[3]_i_5_n_0
    SLICE_X53Y3          LUT5 (Prop_lut5_I4_O)        0.118     7.924 r  S1/c24/omc/State[3]_i_3__0/O
                         net (fo=3, routed)           0.888     8.811    S1/c24/CenDecineMinuti/State_reg[3]_3
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.326     9.137 f  S1/c24/CenDecineMinuti/State[3]_i_3/O
                         net (fo=3, routed)           0.447     9.584    S1/c24/CenOre/State_reg[3]_2
    SLICE_X46Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.708 r  S1/c24/CenOre/FSM_sequential_c[0]_i_2/O
                         net (fo=4, routed)           0.630    10.339    S1/c24/CenMinuti/State_reg[3]_2
    SLICE_X45Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.463 r  S1/c24/CenMinuti/State[3]_i_1__2/O
                         net (fo=4, routed)           0.482    10.945    S1/c24/CenDecineMinuti/State_reg[3]_4[0]
    SLICE_X45Y7          FDCE                                         r  S1/c24/CenDecineMinuti/State_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.447    14.788    S1/c24/CenDecineMinuti/clk_IBUF_BUFG
    SLICE_X45Y7          FDCE                                         r  S1/c24/CenDecineMinuti/State_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X45Y7          FDCE (Setup_fdce_C_CE)      -0.205    14.808    S1/c24/CenDecineMinuti/State_reg[1]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 S1/c24/omc/OneMinCount_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/c24/CenDecineMinuti/State_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.458ns (24.911%)  route 4.395ns (75.089%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.571     5.092    S1/c24/omc/clk_IBUF_BUFG
    SLICE_X52Y5          FDCE                                         r  S1/c24/omc/OneMinCount_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDCE (Prop_fdce_C_Q)         0.518     5.610 r  S1/c24/omc/OneMinCount_reg[22]/Q
                         net (fo=25, routed)          0.831     6.442    S1/c24/omc/OneMinCount_reg[22]
    SLICE_X53Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.566 f  S1/c24/omc/State[3]_i_8/O
                         net (fo=1, routed)           0.573     7.139    S1/c24/omc/State[3]_i_8_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.263 f  S1/c24/omc/State[3]_i_5/O
                         net (fo=1, routed)           0.543     7.806    S1/c24/omc/State[3]_i_5_n_0
    SLICE_X53Y3          LUT5 (Prop_lut5_I4_O)        0.118     7.924 r  S1/c24/omc/State[3]_i_3__0/O
                         net (fo=3, routed)           0.888     8.811    S1/c24/CenDecineMinuti/State_reg[3]_3
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.326     9.137 f  S1/c24/CenDecineMinuti/State[3]_i_3/O
                         net (fo=3, routed)           0.447     9.584    S1/c24/CenOre/State_reg[3]_2
    SLICE_X46Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.708 r  S1/c24/CenOre/FSM_sequential_c[0]_i_2/O
                         net (fo=4, routed)           0.630    10.339    S1/c24/CenMinuti/State_reg[3]_2
    SLICE_X45Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.463 r  S1/c24/CenMinuti/State[3]_i_1__2/O
                         net (fo=4, routed)           0.482    10.945    S1/c24/CenDecineMinuti/State_reg[3]_4[0]
    SLICE_X45Y7          FDCE                                         r  S1/c24/CenDecineMinuti/State_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.447    14.788    S1/c24/CenDecineMinuti/clk_IBUF_BUFG
    SLICE_X45Y7          FDCE                                         r  S1/c24/CenDecineMinuti/State_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X45Y7          FDCE (Setup_fdce_C_CE)      -0.205    14.808    S1/c24/CenDecineMinuti/State_reg[2]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 S1/c24/omc/OneMinCount_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/c24/CenDecineMinuti/State_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.458ns (24.911%)  route 4.395ns (75.089%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.571     5.092    S1/c24/omc/clk_IBUF_BUFG
    SLICE_X52Y5          FDCE                                         r  S1/c24/omc/OneMinCount_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDCE (Prop_fdce_C_Q)         0.518     5.610 r  S1/c24/omc/OneMinCount_reg[22]/Q
                         net (fo=25, routed)          0.831     6.442    S1/c24/omc/OneMinCount_reg[22]
    SLICE_X53Y1          LUT4 (Prop_lut4_I3_O)        0.124     6.566 f  S1/c24/omc/State[3]_i_8/O
                         net (fo=1, routed)           0.573     7.139    S1/c24/omc/State[3]_i_8_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124     7.263 f  S1/c24/omc/State[3]_i_5/O
                         net (fo=1, routed)           0.543     7.806    S1/c24/omc/State[3]_i_5_n_0
    SLICE_X53Y3          LUT5 (Prop_lut5_I4_O)        0.118     7.924 r  S1/c24/omc/State[3]_i_3__0/O
                         net (fo=3, routed)           0.888     8.811    S1/c24/CenDecineMinuti/State_reg[3]_3
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.326     9.137 f  S1/c24/CenDecineMinuti/State[3]_i_3/O
                         net (fo=3, routed)           0.447     9.584    S1/c24/CenOre/State_reg[3]_2
    SLICE_X46Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.708 r  S1/c24/CenOre/FSM_sequential_c[0]_i_2/O
                         net (fo=4, routed)           0.630    10.339    S1/c24/CenMinuti/State_reg[3]_2
    SLICE_X45Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.463 r  S1/c24/CenMinuti/State[3]_i_1__2/O
                         net (fo=4, routed)           0.482    10.945    S1/c24/CenDecineMinuti/State_reg[3]_4[0]
    SLICE_X45Y7          FDCE                                         r  S1/c24/CenDecineMinuti/State_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.447    14.788    S1/c24/CenDecineMinuti/clk_IBUF_BUFG
    SLICE_X45Y7          FDCE                                         r  S1/c24/CenDecineMinuti/State_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X45Y7          FDCE (Setup_fdce_C_CE)      -0.205    14.808    S1/c24/CenDecineMinuti/State_reg[3]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 S1/ram/dob_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/uart/TX_CH/DATA_IN/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.569ns (26.819%)  route 4.281ns (73.181%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.570     5.091    S1/ram/clk_IBUF_BUFG
    SLICE_X48Y5          FDCE                                         r  S1/ram/dob_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.419     5.510 r  S1/ram/dob_reg[23]/Q
                         net (fo=38, routed)          1.595     7.106    S1/ram/dob[23]
    SLICE_X48Y0          LUT6 (Prop_lut6_I1_O)        0.296     7.402 f  S1/ram/Q[0]_i_40/O
                         net (fo=3, routed)           0.589     7.991    S1/ram/Q[0]_i_40_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.150     8.141 f  S1/ram/Q[5]_i_35/O
                         net (fo=1, routed)           0.288     8.428    S1/ram/Q[5]_i_35_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I4_O)        0.332     8.760 f  S1/ram/Q[5]_i_25/O
                         net (fo=3, routed)           0.956     9.717    S1/ram/Q[5]_i_25_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.841 r  S1/ram/Q[2]_i_13/O
                         net (fo=1, routed)           0.450    10.290    S1/cl/Q_reg[2]_2
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.414 f  S1/cl/Q[2]_i_4/O
                         net (fo=1, routed)           0.403    10.818    S1/cl/Q[2]_i_4_n_0
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.124    10.942 r  S1/cl/Q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.942    dispatcher/uart/TX_CH/DATA_IN/D[2]
    SLICE_X43Y4          FDCE                                         r  dispatcher/uart/TX_CH/DATA_IN/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.447    14.788    dispatcher/uart/TX_CH/DATA_IN/clk_IBUF_BUFG
    SLICE_X43Y4          FDCE                                         r  dispatcher/uart/TX_CH/DATA_IN/Q_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y4          FDCE (Setup_fdce_C_D)        0.029    15.042    dispatcher/uart/TX_CH/DATA_IN/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 S1/cLev/livello_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/uart/TX_CH/DATA_IN/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 1.568ns (27.073%)  route 4.224ns (72.927%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.569     5.090    S1/cLev/clk_IBUF_BUFG
    SLICE_X50Y9          FDCE                                         r  S1/cLev/livello_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  S1/cLev/livello_reg[4]/Q
                         net (fo=59, routed)          1.281     6.889    S1/cLev/Q[4]
    SLICE_X50Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.013 f  S1/cLev/Q[5]_i_28/O
                         net (fo=2, routed)           0.862     7.876    S1/cLev/Q[5]_i_28_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.000 f  S1/cLev/Q[5]_i_17/O
                         net (fo=2, routed)           0.569     8.568    S1/cLev/Q[5]_i_17_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.118     8.686 f  S1/cLev/Q[5]_i_7/O
                         net (fo=5, routed)           0.874     9.560    S1/cl/Q_reg[5]_0
    SLICE_X41Y5          LUT5 (Prop_lut5_I2_O)        0.352     9.912 r  S1/cl/Q[5]_i_3/O
                         net (fo=1, routed)           0.638    10.550    S1/cl/Q[5]_i_3_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I1_O)        0.332    10.882 r  S1/cl/Q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.882    dispatcher/uart/TX_CH/DATA_IN/D[5]
    SLICE_X41Y4          FDCE                                         r  dispatcher/uart/TX_CH/DATA_IN/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.447    14.788    dispatcher/uart/TX_CH/DATA_IN/clk_IBUF_BUFG
    SLICE_X41Y4          FDCE                                         r  dispatcher/uart/TX_CH/DATA_IN/Q_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y4          FDCE (Setup_fdce_C_D)        0.029    15.042    dispatcher/uart/TX_CH/DATA_IN/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 S1/ram/dob_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/uart/TX_CH/DATA_IN/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 1.569ns (27.348%)  route 4.168ns (72.652%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.570     5.091    S1/ram/clk_IBUF_BUFG
    SLICE_X48Y5          FDCE                                         r  S1/ram/dob_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.419     5.510 r  S1/ram/dob_reg[23]/Q
                         net (fo=38, routed)          1.595     7.106    S1/ram/dob[23]
    SLICE_X48Y0          LUT6 (Prop_lut6_I1_O)        0.296     7.402 f  S1/ram/Q[0]_i_40/O
                         net (fo=3, routed)           0.589     7.991    S1/ram/Q[0]_i_40_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.150     8.141 f  S1/ram/Q[5]_i_35/O
                         net (fo=1, routed)           0.288     8.428    S1/ram/Q[5]_i_35_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I4_O)        0.332     8.760 f  S1/ram/Q[5]_i_25/O
                         net (fo=3, routed)           0.672     9.433    S1/ram/Q[5]_i_25_n_0
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.124     9.557 f  S1/ram/Q[5]_i_15/O
                         net (fo=2, routed)           0.573    10.130    S1/cl/Q_reg[4]_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.254 r  S1/cl/Q[4]_i_6/O
                         net (fo=1, routed)           0.450    10.704    S1/cl/Q[4]_i_6_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.828 r  S1/cl/Q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.828    dispatcher/uart/TX_CH/DATA_IN/D[4]
    SLICE_X41Y5          FDCE                                         r  dispatcher/uart/TX_CH/DATA_IN/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.447    14.788    dispatcher/uart/TX_CH/DATA_IN/clk_IBUF_BUFG
    SLICE_X41Y5          FDCE                                         r  dispatcher/uart/TX_CH/DATA_IN/Q_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y5          FDCE (Setup_fdce_C_D)        0.029    15.042    dispatcher/uart/TX_CH/DATA_IN/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.828    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 S1/cLev/livello_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/uart/TX_CH/DATA_IN/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 1.262ns (22.000%)  route 4.474ns (78.000%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.569     5.090    S1/cLev/clk_IBUF_BUFG
    SLICE_X50Y9          FDCE                                         r  S1/cLev/livello_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  S1/cLev/livello_reg[5]/Q
                         net (fo=57, routed)          1.110     6.718    S1/cLev/Q[5]
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.842 f  S1/cLev/Q[5]_i_30/O
                         net (fo=3, routed)           0.851     7.693    S1/cLev/Q[5]_i_30_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.817 r  S1/cLev/Q[0]_i_24/O
                         net (fo=1, routed)           0.852     8.669    S1/cl/Q[0]_i_6_0
    SLICE_X44Y4          LUT5 (Prop_lut5_I0_O)        0.124     8.793 f  S1/cl/Q[0]_i_13/O
                         net (fo=1, routed)           0.669     9.462    S1/cl/Q[0]_i_13_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.586 f  S1/cl/Q[0]_i_6/O
                         net (fo=1, routed)           0.580    10.166    S1/cl/Q[0]_i_6_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.290 r  S1/cl/Q[0]_i_3/O
                         net (fo=1, routed)           0.413    10.703    S1/gcuart/Q_reg[0]
    SLICE_X43Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.827 r  S1/gcuart/Q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.827    dispatcher/uart/TX_CH/DATA_IN/D[0]
    SLICE_X43Y3          FDCE                                         r  dispatcher/uart/TX_CH/DATA_IN/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.447    14.788    dispatcher/uart/TX_CH/DATA_IN/clk_IBUF_BUFG
    SLICE_X43Y3          FDCE                                         r  dispatcher/uart/TX_CH/DATA_IN/Q_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y3          FDCE (Setup_fdce_C_D)        0.031    15.044    dispatcher/uart/TX_CH/DATA_IN/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 S1/cl/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/uart/TX_CH/DATA_IN/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 1.388ns (24.220%)  route 4.343ns (75.780%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.566     5.087    S1/cl/clk_IBUF_BUFG
    SLICE_X42Y3          FDCE                                         r  S1/cl/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.518     5.605 f  S1/cl/cnt_reg[1]/Q
                         net (fo=92, routed)          1.405     7.010    S1/cl/Q[1]
    SLICE_X46Y7          LUT2 (Prop_lut2_I1_O)        0.150     7.160 f  S1/cl/cnt[5]_i_2/O
                         net (fo=3, routed)           0.912     8.072    S1/cLev/Q[1]_i_10_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I2_O)        0.348     8.420 r  S1/cLev/Q[1]_i_22/O
                         net (fo=1, routed)           0.469     8.889    S1/cLev/Q[1]_i_22_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.013 r  S1/cLev/Q[1]_i_10/O
                         net (fo=1, routed)           0.676     9.689    S1/cl/Q_reg[1]_1
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.813 f  S1/cl/Q[1]_i_3/O
                         net (fo=1, routed)           0.881    10.694    S1/cl/Q[1]_i_3_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.818 r  S1/cl/Q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.818    dispatcher/uart/TX_CH/DATA_IN/D[1]
    SLICE_X44Y4          FDCE                                         r  dispatcher/uart/TX_CH/DATA_IN/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.448    14.789    dispatcher/uart/TX_CH/DATA_IN/clk_IBUF_BUFG
    SLICE_X44Y4          FDCE                                         r  dispatcher/uart/TX_CH/DATA_IN/Q_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y4          FDCE (Setup_fdce_C_D)        0.031    15.045    dispatcher/uart/TX_CH/DATA_IN/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 S1/cLev/livello_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/uart/TX_CH/DATA_IN/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 1.492ns (26.229%)  route 4.196ns (73.771%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.569     5.090    S1/cLev/clk_IBUF_BUFG
    SLICE_X50Y9          FDCE                                         r  S1/cLev/livello_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  S1/cLev/livello_reg[6]/Q
                         net (fo=57, routed)          1.057     6.665    S1/cLev/Q[6]
    SLICE_X51Y8          LUT5 (Prop_lut5_I1_O)        0.152     6.817 f  S1/cLev/Q[3]_i_33/O
                         net (fo=1, routed)           0.652     7.469    S1/cLev/Q[3]_i_33_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I1_O)        0.326     7.795 r  S1/cLev/Q[3]_i_19/O
                         net (fo=1, routed)           0.653     8.448    S1/cLev/Q[3]_i_19_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.572 r  S1/cLev/Q[3]_i_12/O
                         net (fo=1, routed)           0.836     9.408    S1/cl/Q[3]_i_4_0
    SLICE_X46Y7          LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  S1/cl/Q[3]_i_7/O
                         net (fo=1, routed)           0.565    10.097    S1/cl/Q[3]_i_7_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.124    10.221 f  S1/cl/Q[3]_i_4/O
                         net (fo=1, routed)           0.434    10.655    S1/cl/Q[3]_i_4_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.124    10.779 r  S1/cl/Q[3]_i_1/O
                         net (fo=1, routed)           0.000    10.779    dispatcher/uart/TX_CH/DATA_IN/D[3]
    SLICE_X43Y3          FDCE                                         r  dispatcher/uart/TX_CH/DATA_IN/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.447    14.788    dispatcher/uart/TX_CH/DATA_IN/clk_IBUF_BUFG
    SLICE_X43Y3          FDCE                                         r  dispatcher/uart/TX_CH/DATA_IN/Q_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y3          FDCE (Setup_fdce_C_D)        0.031    15.044    dispatcher/uart/TX_CH/DATA_IN/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  4.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dispatcher/SPI/SPI/DUT_M/C_GEN/r_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/SPI/SPI/DUT_M/C_GEN/o_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.562     1.445    dispatcher/SPI/SPI/DUT_M/C_GEN/clk_IBUF_BUFG
    SLICE_X39Y9          FDCE                                         r  dispatcher/SPI/SPI/DUT_M/C_GEN/r_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  dispatcher/SPI/SPI/DUT_M/C_GEN/r_edge_reg/Q
                         net (fo=2, routed)           0.101     1.687    dispatcher/SPI/SPI/DUT_M/C_GEN/r_edge_modeAdapter
    SLICE_X38Y9          LUT4 (Prop_lut4_I2_O)        0.045     1.732 r  dispatcher/SPI/SPI/DUT_M/C_GEN/o_clk_i_1/O
                         net (fo=1, routed)           0.000     1.732    dispatcher/SPI/SPI/DUT_M/C_GEN/o_clk_i_1_n_0
    SLICE_X38Y9          FDPE                                         r  dispatcher/SPI/SPI/DUT_M/C_GEN/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.831     1.958    dispatcher/SPI/SPI/DUT_M/C_GEN/clk_IBUF_BUFG
    SLICE_X38Y9          FDPE                                         r  dispatcher/SPI/SPI/DUT_M/C_GEN/o_clk_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X38Y9          FDPE (Hold_fdpe_C_D)         0.121     1.579    dispatcher/SPI/SPI/DUT_M/C_GEN/o_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.562     1.445    dispatcher/SPI/SPI/DUT_M/modeAdapter/clk_IBUF_BUFG
    SLICE_X37Y8          FDCE                                         r  dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[0]/Q
                         net (fo=6, routed)           0.092     1.678    dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[0]
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.045     1.723 r  dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts[1]_i_1/O
                         net (fo=1, routed)           0.000     1.723    dispatcher/SPI/SPI/DUT_M/modeAdapter/p_0_in[1]
    SLICE_X36Y8          FDCE                                         r  dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.831     1.958    dispatcher/SPI/SPI/DUT_M/modeAdapter/clk_IBUF_BUFG
    SLICE_X36Y8          FDCE                                         r  dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X36Y8          FDCE (Hold_fdce_C_D)         0.091     1.549    dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.562     1.445    dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/clk_IBUF_BUFG
    SLICE_X35Y3          FDCE                                         r  dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[1]/Q
                         net (fo=9, routed)           0.137     1.723    dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg_n_0_[1]
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.048     1.771 r  dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count[3]_i_1__4/O
                         net (fo=1, routed)           0.000     1.771    dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_nxt[3]
    SLICE_X34Y3          FDCE                                         r  dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.831     1.958    dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/clk_IBUF_BUFG
    SLICE_X34Y3          FDCE                                         r  dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y3          FDCE (Hold_fdce_C_D)         0.131     1.589    dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.562     1.445    dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/clk_IBUF_BUFG
    SLICE_X35Y3          FDCE                                         r  dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[1]/Q
                         net (fo=9, routed)           0.137     1.723    dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg_n_0_[1]
    SLICE_X34Y3          LUT4 (Prop_lut4_I3_O)        0.045     1.768 r  dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count[2]_i_1__5/O
                         net (fo=1, routed)           0.000     1.768    dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_nxt[2]
    SLICE_X34Y3          FDCE                                         r  dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.831     1.958    dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/clk_IBUF_BUFG
    SLICE_X34Y3          FDCE                                         r  dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y3          FDCE (Hold_fdce_C_D)         0.121     1.579    dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dispatcher/uart00/FSM_onehot_State_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/uart00/Out_Data_Serial_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.563     1.446    dispatcher/uart00/clk_IBUF_BUFG
    SLICE_X38Y3          FDCE                                         r  dispatcher/uart00/FSM_onehot_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.148     1.594 r  dispatcher/uart00/FSM_onehot_State_reg[4]/Q
                         net (fo=2, routed)           0.073     1.667    dispatcher/uart00/rp/Q[3]
    SLICE_X38Y3          LUT5 (Prop_lut5_I2_O)        0.098     1.765 r  dispatcher/uart00/rp/Out_Data_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.765    dispatcher/uart00/Out_Data_Serialn
    SLICE_X38Y3          FDPE                                         r  dispatcher/uart00/Out_Data_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.832     1.959    dispatcher/uart00/clk_IBUF_BUFG
    SLICE_X38Y3          FDPE                                         r  dispatcher/uart00/Out_Data_Serial_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y3          FDPE (Hold_fdpe_C_D)         0.121     1.567    dispatcher/uart00/Out_Data_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.562     1.445    dispatcher/SPI/SPI/DUT_M/modeAdapter/clk_IBUF_BUFG
    SLICE_X36Y8          FDCE                                         r  dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[1]/Q
                         net (fo=6, routed)           0.130     1.716    dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[1]
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.048     1.764 r  dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts[3]_i_1/O
                         net (fo=1, routed)           0.000     1.764    dispatcher/SPI/SPI/DUT_M/modeAdapter/p_0_in[3]
    SLICE_X37Y8          FDCE                                         r  dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.831     1.958    dispatcher/SPI/SPI/DUT_M/modeAdapter/clk_IBUF_BUFG
    SLICE_X37Y8          FDCE                                         r  dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X37Y8          FDCE (Hold_fdce_C_D)         0.107     1.565    dispatcher/SPI/SPI/DUT_M/modeAdapter/counterClkFronts_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/uart/RX_CH/BR_GEN/baud_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.259%)  route 0.132ns (38.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.563     1.446    dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/clk_IBUF_BUFG
    SLICE_X34Y1          FDCE                                         r  dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDCE (Prop_fdce_C_Q)         0.164     1.610 f  dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg[9]/Q
                         net (fo=4, routed)           0.132     1.742    dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/count_reg_n_0_[9]
    SLICE_X34Y0          LUT5 (Prop_lut5_I3_O)        0.045     1.787 r  dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD/baud_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.787    dispatcher/uart/RX_CH/BR_GEN/CNT_BAUD_n_0
    SLICE_X34Y0          FDCE                                         r  dispatcher/uart/RX_CH/BR_GEN/baud_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.832     1.959    dispatcher/uart/RX_CH/BR_GEN/clk_IBUF_BUFG
    SLICE_X34Y0          FDCE                                         r  dispatcher/uart/RX_CH/BR_GEN/baud_clk_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X34Y0          FDCE (Hold_fdce_C_D)         0.120     1.582    dispatcher/uart/RX_CH/BR_GEN/baud_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dispatcher/SPI/tlev/TX_DV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/SPI/SPI/DUT_S1/TX_Byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.908%)  route 0.348ns (60.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.560     1.443    dispatcher/SPI/tlev/clk_IBUF_BUFG
    SLICE_X35Y10         FDCE                                         r  dispatcher/SPI/tlev/TX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.128     1.571 f  dispatcher/SPI/tlev/TX_DV_reg/Q
                         net (fo=18, routed)          0.348     1.919    dispatcher/SPI/SPI/DUT_S1/i_TX_DV_S1
    SLICE_X40Y10         LUT2 (Prop_lut2_I1_O)        0.103     2.022 r  dispatcher/SPI/SPI/DUT_S1/TX_Byte[7]_i_2/O
                         net (fo=1, routed)           0.000     2.022    dispatcher/SPI/SPI/DUT_S1/TX_Byte[7]_i_2_n_0
    SLICE_X40Y10         FDCE                                         r  dispatcher/SPI/SPI/DUT_S1/TX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.831     1.958    dispatcher/SPI/SPI/DUT_S1/clk_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  dispatcher/SPI/SPI/DUT_S1/TX_Byte_reg[7]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X40Y10         FDCE (Hold_fdce_C_D)         0.107     1.816    dispatcher/SPI/SPI/DUT_S1/TX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dispatcher/SPI/SPI/DUT_M/BYTE_IN_REG/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispatcher/SPI/SPI/DUT_M/o_SPI_MOSI_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.081%)  route 0.107ns (33.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.562     1.445    dispatcher/SPI/SPI/DUT_M/BYTE_IN_REG/clk_IBUF_BUFG
    SLICE_X38Y9          FDCE                                         r  dispatcher/SPI/SPI/DUT_M/BYTE_IN_REG/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  dispatcher/SPI/SPI/DUT_M/BYTE_IN_REG/data_out_reg[0]/Q
                         net (fo=2, routed)           0.107     1.716    dispatcher/SPI/SPI/DUT_M/BYTE_IN_REG/prod_data[0]
    SLICE_X37Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.761 r  dispatcher/SPI/SPI/DUT_M/BYTE_IN_REG/o_SPI_MOSI_i_1/O
                         net (fo=1, routed)           0.000     1.761    dispatcher/SPI/SPI/DUT_M/BYTE_IN_REG_n_1
    SLICE_X37Y9          FDCE                                         r  dispatcher/SPI/SPI/DUT_M/o_SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.831     1.958    dispatcher/SPI/SPI/DUT_M/clk_IBUF_BUFG
    SLICE_X37Y9          FDCE                                         r  dispatcher/SPI/SPI/DUT_M/o_SPI_MOSI_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X37Y9          FDCE (Hold_fdce_C_D)         0.091     1.552    dispatcher/SPI/SPI/DUT_M/o_SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 S1/fsmgc/FSM_sequential_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/fsmgc/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.562     1.445    S1/fsmgc/clk_IBUF_BUFG
    SLICE_X40Y9          FDCE                                         r  S1/fsmgc/FSM_sequential_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  S1/fsmgc/FSM_sequential_c_reg[1]/Q
                         net (fo=4, routed)           0.075     1.648    S1/fsmgc/c[1]
    SLICE_X40Y9          LUT6 (Prop_lut6_I3_O)        0.099     1.747 r  S1/fsmgc/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.747    S1/fsmgc/snxt[0]
    SLICE_X40Y9          FDCE                                         r  S1/fsmgc/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.832     1.959    S1/fsmgc/clk_IBUF_BUFG
    SLICE_X40Y9          FDCE                                         r  S1/fsmgc/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X40Y9          FDCE (Hold_fdce_C_D)         0.092     1.537    S1/fsmgc/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y2    S1/c24/omc/OneMinCount_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y3    S1/cl/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y3    S1/cl/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y2    S1/cl/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y2    S1/cl/cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y2    S1/cl/cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y3    S1/cl/cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y3    S1/cl/cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y17   S1/d7/G_REFR_D/CNT_REFR/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y3    S1/cl/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y3    S1/cl/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y3    S1/cl/cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y3    S1/cl/cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y8    S1/fscritta2/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y8    S1/fscritta2/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y9    S1/ram/state_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y4    dispatcher/uart/TX_CH/BR_GEN/CNT_BAUD/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y6    dispatcher/uart/TX_CH/BR_GEN/CNT_BAUD/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y6    dispatcher/uart/TX_CH/BR_GEN/CNT_BAUD/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y2    S1/cl/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y2    S1/cl/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y2    S1/cl/cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y13   d1/db2/OCR/out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y14   d1/db3/OCR/out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y11   dispatcher/SPI/SPI/DUT_S0/CNT_DATA_R/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y11   dispatcher/SPI/SPI/DUT_S0/CNT_DATA_R/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y11   dispatcher/SPI/SPI/DUT_S0/RX_valid_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y13   S1/db1/CC/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y13   S1/db1/CC/count_reg[13]/C



