axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,H:/TesiMagistrale/Software/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,H:/TesiMagistrale/Software/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,H:/TesiMagistrale/Software/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,H:/TesiMagistrale/Software/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
axi_vip_pkg.sv,systemverilog,xilinx_vip,H:/TesiMagistrale/Software/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,H:/TesiMagistrale/Software/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
axi_vip_if.sv,systemverilog,xilinx_vip,H:/TesiMagistrale/Software/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
clk_vip_if.sv,systemverilog,xilinx_vip,H:/TesiMagistrale/Software/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
rst_vip_if.sv,systemverilog,xilinx_vip,H:/TesiMagistrale/Software/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
RISCV_bd_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/RISCV_bd/ip/RISCV_bd_clk_wiz_0_0/RISCV_bd_clk_wiz_0_0_clk_wiz.v,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
RISCV_bd_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/RISCV_bd/ip/RISCV_bd_clk_wiz_0_0/RISCV_bd_clk_wiz_0_0.v,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
RISCV_bd_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/RISCV_bd/ip/RISCV_bd_proc_sys_reset_0_0/sim/RISCV_bd_proc_sys_reset_0_0.vhd,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
interrupt_control_v3_1_vh_rfs.vhd,vhdl,interrupt_control_v3_1_4,../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
axi_gpio_v2_0_vh_rfs.vhd,vhdl,axi_gpio_v2_0_27,../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
RISCV_bd_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/RISCV_bd/ip/RISCV_bd_axi_gpio_0_0/sim/RISCV_bd_axi_gpio_0_0.vhd,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
RISCV_bd_riscv_wrapper_0_1.v,verilog,xil_defaultlib,../../../bd/RISCV_bd/ip/RISCV_bd_riscv_wrapper_0_1/sim/RISCV_bd_riscv_wrapper_0_1.v,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
RISCV_bd.v,verilog,xil_defaultlib,../../../bd/RISCV_bd/sim/RISCV_bd.v,incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_bd/ipshared/62b6"
glbl.v,Verilog,xil_defaultlib,glbl.v
