
*** Running vivado
    with args -log project_1_ZYNQPS_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_1_ZYNQPS_0_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'NO'.
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
290 Beta devices matching pattern found, 290 enabled.
enable_beta_device: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2670.555 ; gain = 4.023 ; free physical = 427707 ; free virtual = 539840
source project_1_ZYNQPS_0_0.tcl -notrace
Command: synth_design -top project_1_ZYNQPS_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 171551
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2913.141 ; gain = 231.680 ; free physical = 421253 ; free virtual = 533414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_1_ZYNQPS_0_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/proj/xbuilds/2021.1_0611_1/installs/lin64/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/proj/xbuilds/2021.1_0611_1/installs/lin64/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/proj/xbuilds/2021.1_0611_1/installs/lin64/Vivado/2021.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (2#1) [/proj/xbuilds/2021.1_0611_1/installs/lin64/Vivado/2021.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/proj/xbuilds/2021.1_0611_1/installs/lin64/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84961]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (3#1) [/proj/xbuilds/2021.1_0611_1/installs/lin64/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84961]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:329]
INFO: [Synth 8-6155] done synthesizing module 'project_1_ZYNQPS_0_0' (5#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/synth/project_1_ZYNQPS_0_0.v:60]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2962.055 ; gain = 280.594 ; free physical = 422519 ; free virtual = 534685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2979.863 ; gain = 298.402 ; free physical = 423530 ; free virtual = 535697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2979.863 ; gain = 298.402 ; free physical = 423530 ; free virtual = 535697
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2985.801 ; gain = 0.000 ; free physical = 423570 ; free virtual = 535737
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/project_1_ZYNQPS_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/project_1_ZYNQPS_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_ZYNQPS_0_0/project_1_ZYNQPS_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_1_ZYNQPS_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_1_ZYNQPS_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.runs/project_1_ZYNQPS_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.runs/project_1_ZYNQPS_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3024.645 ; gain = 0.000 ; free physical = 423525 ; free virtual = 535709
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3024.648 ; gain = 0.004 ; free physical = 423524 ; free virtual = 535708
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3024.648 ; gain = 343.188 ; free physical = 423471 ; free virtual = 535656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3024.648 ; gain = 343.188 ; free physical = 423479 ; free virtual = 535664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.runs/project_1_ZYNQPS_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3024.648 ; gain = 343.188 ; free physical = 423472 ; free virtual = 535664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3024.648 ; gain = 343.188 ; free physical = 423444 ; free virtual = 535645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3024.648 ; gain = 343.188 ; free physical = 423393 ; free virtual = 535598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3178.641 ; gain = 497.180 ; free physical = 422970 ; free virtual = 535175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3197.648 ; gain = 516.188 ; free physical = 422956 ; free virtual = 535162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3213.664 ; gain = 532.203 ; free physical = 422951 ; free virtual = 535156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.668 ; gain = 532.207 ; free physical = 423343 ; free virtual = 535552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.668 ; gain = 532.207 ; free physical = 423342 ; free virtual = 535550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.668 ; gain = 532.207 ; free physical = 423340 ; free virtual = 535548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.668 ; gain = 532.207 ; free physical = 423340 ; free virtual = 535548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.668 ; gain = 532.207 ; free physical = 423339 ; free virtual = 535547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.668 ; gain = 532.207 ; free physical = 423338 ; free virtual = 535546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |    24|
|4     |PS7   |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.668 ; gain = 532.207 ; free physical = 423337 ; free virtual = 535545
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3213.668 ; gain = 487.422 ; free physical = 423364 ; free virtual = 535572
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3213.672 ; gain = 532.207 ; free physical = 423366 ; free virtual = 535574
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3213.672 ; gain = 0.000 ; free physical = 423443 ; free virtual = 535651
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3232.480 ; gain = 0.000 ; free physical = 423499 ; free virtual = 535702
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 75171c85
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3232.480 ; gain = 561.926 ; free physical = 423783 ; free virtual = 535987
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.runs/project_1_ZYNQPS_0_0_synth_1/project_1_ZYNQPS_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP project_1_ZYNQPS_0_0, cache-ID = 9eed4986ecadbeb3
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.runs/project_1_ZYNQPS_0_0_synth_1/project_1_ZYNQPS_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_1_ZYNQPS_0_0_utilization_synth.rpt -pb project_1_ZYNQPS_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 05:02:37 2021...
