Jasper Apps 2024.06p002 64 bits 2024.09.02 16:28:38 UTC

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/liveness/jgprojects/vga_2/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../vga_2.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../vga_2.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../vga_2.sv(64): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../vga_2.sv(1): compiling module 'VGA'
[WARN (VERI-1209)] ../vga_2.sv(33): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] ../vga_2.sv(37): expression size 32 truncated to fit in target size 6
[INFO (VERI-8005)] ../vga_2.sv(17): Unintentional sequential element inferred for h_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_2.sv(18): Unintentional sequential element inferred for v_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_2.sv(19): Unintentional sequential element inferred for h_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_2.sv(20): Unintentional sequential element inferred for v_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_2.sv(1): Unintentional sequential element inferred for disp_ena read before write using blocking assignment
[INFO (VERI-8005)] ../vga_2.sv(1): Unintentional sequential element inferred for col read before write using blocking assignment
[INFO (VERI-8005)] ../vga_2.sv(1): Unintentional sequential element inferred for row read before write using blocking assignment
INFO (ISW003): Top module name is "VGA".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
VGA
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 29 of 31 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
0: Finished reduce in 0s
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
0.0.PRE: Performing Proof Simplification...
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 214192@vlsi-moon(local) jg_214125_vlsi-moon_1
0.0.N: Proofgrid shell started at 214191@vlsi-moon(local) jg_214125_vlsi-moon_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "VGA.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Ht: Proofgrid shell started at 214223@vlsi-moon(local) jg_214125_vlsi-moon_1
0.0.AM: Proofgrid shell started at 214226@vlsi-moon(local) jg_214125_vlsi-moon_1
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Oh: Proofgrid shell started at 214224@vlsi-moon(local) jg_214125_vlsi-moon_1
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.Oh: Exited with Success (@ 0.08 s)
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.B: Proofgrid shell started at 214225@vlsi-moon(local) jg_214125_vlsi-moon_1
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "VGA.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.08 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  1	[0.30 s]
0.0.N: Trace Attempt  2	[0.30 s]
0.0.N: Trace Attempt  3	[0.30 s]
0.0.N: Trace Attempt  4	[0.30 s]
0.0.N: Trace Attempt  5	[0.31 s]
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.AM: Trace Attempt  2	[0.43 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.AM: Trace Attempt  4	[0.43 s]
0.0.AM: Trace Attempt  5	[0.43 s]
0.0.N: Trace Attempt  1	[1.52 s]
0.0.N: Trace Attempt  2	[1.52 s]
0.0.N: Trace Attempt  3	[1.52 s]
0.0.N: Trace Attempt  4	[1.53 s]
0.0.N: Trace Attempt  5	[1.53 s]
0.0.Hp: Trace Attempt 380	[4.03 s]
0.0.Ht: Trace Attempt 2111	[4.00 s]
0.0.B: Trace Attempt 2003	[4.00 s]
0.0.AM: Trace Attempt 208	[4.44 s]
0.0.N: Trace Attempt 191	[5.53 s]
0.0.AM: Trace Attempt  1	[6.71 s]
0.0.AM: Trace Attempt  2	[6.71 s]
0.0.AM: Trace Attempt  3	[6.72 s]
0.0.AM: Trace Attempt  4	[6.72 s]
0.0.AM: Trace Attempt  5	[6.72 s]
0.0.AM: Trace Attempt  1	[7.55 s]
0.0.AM: Trace Attempt  2	[7.55 s]
0.0.AM: Trace Attempt  3	[7.55 s]
0.0.AM: Trace Attempt  4	[7.56 s]
0.0.AM: Trace Attempt  5	[7.56 s]
0.0.Hp: Trace Attempt 527	[8.03 s]
0.0.Ht: Trace Attempt 2761	[8.00 s]
0.0.B: Trace Attempt 2785	[8.01 s]
0.0.N: Trace Attempt 246	[10.33 s]
0.0.AM: Trace Attempt 241	[11.64 s]
0.0.N: Trace Attempt  1	[12.02 s]
0.0.N: Trace Attempt  2	[12.02 s]
0.0.N: Trace Attempt  3	[12.02 s]
0.0.N: Trace Attempt  4	[12.03 s]
0.0.N: Trace Attempt  5	[12.03 s]
0.0.Ht: Trace Attempt 3286	[12.00 s]
0.0.B: Trace Attempt 3355	[12.02 s]
0.0.AM: Trace Attempt  1	[13.51 s]
0.0.AM: Trace Attempt  2	[13.52 s]
0.0.AM: Trace Attempt  3	[13.52 s]
0.0.AM: Trace Attempt  4	[13.52 s]
0.0.AM: Trace Attempt  5	[13.52 s]
0.0.Hp: Trace Attempt 637	[13.73 s]
0.0.Ht: Trace Attempt 3727	[16.01 s]
0.0.B: Trace Attempt 3803	[16.02 s]
0.0.N: Trace Attempt 222	[16.15 s]
0.0.AM: Trace Attempt 218	[17.54 s]
0.0.Hp: Trace Attempt 773	[17.73 s]
0.0.N: Trace Attempt  1	[18.67 s]
0.0.N: Trace Attempt  2	[18.68 s]
0.0.N: Trace Attempt  3	[18.68 s]
0.0.N: Trace Attempt  4	[18.68 s]
0.0.N: Trace Attempt  5	[18.68 s]
0.0.Ht: Trace Attempt 4109	[20.01 s]
0.0.B: Trace Attempt 4213	[20.02 s]
0.0.Hp: Trace Attempt 886	[21.74 s]
0.0.AM: Trace Attempt 287	[21.75 s]
0.0.N: Trace Attempt 237	[22.72 s]
0.0.Ht: Trace Attempt 4457	[24.01 s]
0.0.B: Trace Attempt 4578	[24.03 s]
0.0.N: Trace Attempt  1	[24.26 s]
0.0.N: Trace Attempt  2	[24.26 s]
0.0.N: Trace Attempt  3	[24.26 s]
0.0.N: Trace Attempt  4	[24.26 s]
0.0.N: Trace Attempt  5	[24.26 s]
0.0.AM: Trace Attempt 363	[25.86 s]
0.0.Hp: Trace Attempt 968	[26.75 s]
0.0.Ht: Trace Attempt 4792	[28.02 s]
0.0.B: Trace Attempt 4906	[28.04 s]
0.0.N: Trace Attempt 222	[28.34 s]
0.0.AM: Trace Attempt 423	[29.89 s]
0.0.Hp: Trace Attempt 1022	[30.81 s]
0.0.N: Trace Attempt  1	[31.02 s]
0.0.N: Trace Attempt  2	[31.02 s]
0.0.N: Trace Attempt  3	[31.02 s]
0.0.N: Trace Attempt  4	[31.02 s]
0.0.N: Trace Attempt  5	[31.02 s]
0.0.Ht: Trace Attempt 5087	[32.03 s]
0.0.B: Trace Attempt 5221	[32.05 s]
0.0.AM: Trace Attempt 447	[33.98 s]
0.0.Hp: Trace Attempt 1093	[34.85 s]
0.0.N: Trace Attempt 222	[35.15 s]
0.0.Ht: Trace Attempt 5378	[36.04 s]
0.0.B: Trace Attempt 5504	[36.05 s]
0.0.N: Trace Attempt  1	[37.70 s]
0.0.N: Trace Attempt  2	[37.70 s]
0.0.N: Trace Attempt  3	[37.70 s]
0.0.N: Trace Attempt  4	[37.70 s]
0.0.N: Trace Attempt  5	[37.70 s]
0.0.Hp: Trace Attempt 1158	[38.88 s]
0.0.AM: Trace Attempt 268	[38.98 s]
0.0.Ht: Trace Attempt 5642	[40.05 s]
0.0.B: Trace Attempt 5767	[40.07 s]
0.0.N: Trace Attempt 237	[41.81 s]
0.0.Hp: Trace Attempt 1227	[42.92 s]
0.0.AM: Trace Attempt 519	[42.99 s]
0.0.N: Trace Attempt  1	[44.05 s]
0.0.N: Trace Attempt  2	[44.05 s]
0.0.N: Trace Attempt  3	[44.05 s]
0.0.N: Trace Attempt  4	[44.06 s]
0.0.N: Trace Attempt  5	[44.06 s]
0.0.Ht: Trace Attempt 5888	[44.06 s]
0.0.B: Trace Attempt 6001	[44.08 s]
0.0.Hp: Trace Attempt 1293	[46.97 s]
0.0.N: Trace Attempt 216	[48.09 s]
0.0.Ht: Trace Attempt 6130	[48.08 s]
0.0.B: Trace Attempt 6231	[48.09 s]
0.0.Hp: Trace Attempt 1350	[51.03 s]
0.0.AM: Trace Attempt 530	[51.79 s]
0.0.N: Trace Attempt 287	[52.10 s]
0.0.Ht: Trace Attempt 6357	[52.09 s]
0.0.B: Trace Attempt 6452	[52.11 s]
0.0.AM: Trace Attempt  1	[53.33 s]
0.0.AM: Trace Attempt  2	[53.33 s]
0.0.AM: Trace Attempt  3	[53.33 s]
0.0.AM: Trace Attempt  4	[53.33 s]
0.0.AM: Trace Attempt  5	[53.33 s]
0.0.Hp: Trace Attempt 1409	[55.15 s]
0.0.N: Trace Attempt 384	[56.12 s]
0.0.Ht: Trace Attempt 6589	[56.10 s]
0.0.B: Trace Attempt 6674	[56.12 s]
0.0.AM: Trace Attempt 236	[57.35 s]
0.0.Hp: Trace Attempt 1467	[59.16 s]
0.0.Ht: Trace Attempt 6756	[60.11 s]
0.0.B: Trace Attempt 6898	[60.13 s]
0.0.N: Trace Attempt 413	[60.39 s]
0.0.AM: Trace Attempt 305	[61.39 s]
0.0.Hp: Trace Attempt 1516	[63.18 s]
0.0.Ht: Trace Attempt 6935	[64.12 s]
0.0.B: Trace Attempt 7108	[64.14 s]
0.0.N: Trace Attempt 427	[64.68 s]
0.0.AM: Trace Attempt 361	[65.43 s]
0.0.Hp: Trace Attempt 1566	[67.19 s]
0.0.Ht: Trace Attempt 7107	[68.13 s]
0.0.B: Trace Attempt 7312	[68.15 s]
0.0.N: Trace Attempt 446	[69.03 s]
0.0.AM: Trace Attempt 440	[69.55 s]
0.0.Hp: Trace Attempt 1619	[71.21 s]
0.0.Ht: Trace Attempt 7275	[72.14 s]
0.0.B: Trace Attempt 7436	[72.16 s]
0.0.N: Trace Attempt 455	[73.05 s]
0.0.AM: Trace Attempt 474	[73.70 s]
0.0.Hp: Trace Attempt 1671	[75.26 s]
0.0.Ht: Trace Attempt 7405	[76.17 s]
0.0.B: Trace Attempt 7509	[76.16 s]
0.0.AM: Trace Attempt 498	[77.73 s]
0.0.N: Trace Attempt 465	[77.83 s]
0.0.Hp: Trace Attempt 1722	[79.30 s]
0.0.Ht: Trace Attempt 7461	[80.18 s]
0.0.B: Trace Attempt 7570	[80.22 s]
0.0.AM: Trace Attempt 531	[81.78 s]
0.0.N: Trace Attempt 477	[83.11 s]
0.0.Hp: Trace Attempt 1771	[83.36 s]
0.0.Ht: Trace Attempt 7508	[84.28 s]
0.0.B: Trace Attempt 7631	[84.28 s]
0.0.AM: Trace Attempt 566	[85.80 s]
0.0.Hp: Trace Attempt 1818	[87.41 s]
0.0.N: Trace Attempt 485	[87.70 s]
0.0.N: Trace Attempt  1	[87.71 s]
0.0.N: Trace Attempt  2	[87.71 s]
0.0.N: Trace Attempt  3	[87.71 s]
0.0.N: Trace Attempt  4	[87.72 s]
0.0.N: Trace Attempt  5	[87.72 s]
0.0.B: Trace Attempt 7685	[88.30 s]
0.0.AM: Trace Attempt 602	[89.82 s]
0.0.Hp: Trace Attempt 1863	[91.41 s]
0.0.N: Trace Attempt 237	[91.72 s]
0.0.B: Trace Attempt 7743	[92.30 s]
0.0.AM: Trace Attempt 634	[93.87 s]
0.0.Ht: Trace Attempt 7527	[95.31 s]
0.0.Hp: Trace Attempt 1909	[95.51 s]
0.0.N: Trace Attempt 298	[95.79 s]
0.0.B: Trace Attempt 7800	[96.31 s]
0.0.AM: Trace Attempt 689	[98.11 s]
0.0.Ht: Trace Attempt 7782	[99.32 s]
0.0.Hp: Trace Attempt 1952	[99.53 s]
0.0.N: Trace Attempt 370	[99.89 s]
0.0.B: Trace Attempt 7854	[100.33 s]
0.0.AM: Trace Attempt 725	[102.12 s]
0.0.Ht: Trace Attempt 8014	[103.33 s]
0.0.Hp: Trace Attempt 1994	[103.56 s]
0.0.N: Trace Attempt 469	[104.01 s]
0.0.B: Trace Attempt 7905	[104.35 s]
0.0.AM: Trace Attempt 779	[106.17 s]
0.0.Ht: Trace Attempt 8065	[107.35 s]
0.0.Hp: Trace Attempt 2036	[107.62 s]
0.0.N: Trace Attempt 489	[108.03 s]
0.0.B: Trace Attempt 7954	[108.40 s]
0.0.AM: Trace Attempt 819	[110.37 s]
0.0.Ht: Trace Attempt 8242	[111.35 s]
0.0.Hp: Trace Attempt 2074	[111.64 s]
0.0.B: Trace Attempt 8008	[112.40 s]
0.0.N: Trace Attempt 504	[113.68 s]
0.0.AM: Trace Attempt 838	[114.47 s]
0.0.Ht: Trace Attempt 8411	[115.63 s]
0.0.Hp: Trace Attempt 2115	[115.70 s]
0.0.N: Trace Attempt  1	[115.83 s]
0.0.N: Trace Attempt  2	[115.83 s]
0.0.N: Trace Attempt  3	[115.83 s]
0.0.N: Trace Attempt  4	[115.83 s]
0.0.N: Trace Attempt  5	[115.83 s]
0.0.B: Trace Attempt 8061	[116.44 s]
0.0.Ht: Trace Attempt 8612	[119.63 s]
0.0.Hp: Trace Attempt 2154	[119.73 s]
0.0.N: Trace Attempt 238	[119.85 s]
0.0.B: Trace Attempt 8115	[120.48 s]
0.0.AM: Trace Attempt 842	[123.40 s]
0.0.Ht: Trace Attempt 8831	[123.66 s]
0.0.Hp: Trace Attempt 2190	[123.76 s]
0.0.N: Trace Attempt 321	[123.85 s]
0.0.B: Trace Attempt 8170	[124.49 s]
0.0.AM: Trace Attempt 853	[127.42 s]
0.0.Ht: Trace Attempt 8985	[127.67 s]
0.0.Hp: Trace Attempt 2228	[127.84 s]
0.0.N: Trace Attempt 397	[128.01 s]
0.0.B: Trace Attempt 8218	[128.56 s]
0.0.Ht: Trace Attempt 9194	[131.67 s]
0.0.Hp: Trace Attempt 2262	[131.92 s]
0.0.AM: Trace Attempt 864	[132.00 s]
0.0.N: Trace Attempt 440	[132.18 s]
0.0.B: Trace Attempt 8263	[132.60 s]
0.0.Ht: Trace Attempt 9374	[135.68 s]
0.0.Hp: Trace Attempt 2291	[135.99 s]
0.0.N: Trace Attempt 469	[136.27 s]
0.0.AM: Trace Attempt 871	[136.23 s]
0.0.B: Trace Attempt 8306	[136.61 s]
0.0.Ht: Trace Attempt 9499	[139.73 s]
0.0.Hp: Trace Attempt 2328	[140.09 s]
0.0.N: Trace Attempt 506	[140.57 s]
0.0.N: Trace Attempt  1	[140.58 s]
0.0.N: Trace Attempt  2	[140.58 s]
0.0.N: Trace Attempt  3	[140.58 s]
0.0.N: Trace Attempt  4	[140.58 s]
0.0.N: Trace Attempt  5	[140.58 s]
0.0.AM: Trace Attempt 878	[140.67 s]
0.0.B: Trace Attempt 8357	[140.67 s]
0.0.Ht: Trace Attempt 9638	[143.77 s]
0.0.Hp: Trace Attempt 2364	[144.16 s]
0.0.N: Trace Attempt 238	[144.72 s]
0.0.B: Trace Attempt 8411	[144.75 s]
0.0.AM: Trace Attempt 884	[145.58 s]
0.0.Ht: Trace Attempt 9794	[147.78 s]
0.0.N: Trace Attempt 298	[148.74 s]
0.0.B: Trace Attempt 8462	[148.78 s]
0.0.AM: Trace Attempt 888	[150.13 s]
0.0.Ht: Trace Attempt 9855	[151.79 s]
0.0.N: Trace Attempt 370	[152.83 s]
0.0.B: Trace Attempt 8505	[152.80 s]
0.0.AM: Trace Attempt 891	[154.85 s]
0.0.Ht: Trace Attempt 10035	[156.42 s]
0.0.B: Trace Attempt 8550	[156.86 s]
0.0.N: Trace Attempt 469	[156.96 s]
0.0.Hp: Trace Attempt 2394	[158.43 s]
0.0.AM: Trace Attempt 900	[159.11 s]
0.0.Ht: Trace Attempt 10246	[160.43 s]
0.0.N: Trace Attempt 489	[161.01 s]
0.0.B: Trace Attempt 8596	[160.94 s]
0.0.Hp: Trace Attempt 2437	[162.46 s]
0.0.AM: Trace Attempt 905	[163.57 s]
0.0.Ht: Trace Attempt 10427	[164.43 s]
0.0.B: Trace Attempt 8650	[165.01 s]
0.0.Hp: Trace Attempt 2481	[166.46 s]
0.0.N: Trace Attempt 504	[166.74 s]
0.0.N: Trace Attempt  1	[168.04 s]
0.0.N: Trace Attempt  2	[168.04 s]
0.0.N: Trace Attempt  3	[168.04 s]
0.0.N: Trace Attempt  4	[168.04 s]
0.0.N: Trace Attempt  5	[168.04 s]
0.0.Ht: Trace Attempt 10588	[168.44 s]
0.0.AM: Trace Attempt 913	[168.52 s]
0.0.B: Trace Attempt 8700	[169.07 s]
0.0.Hp: Trace Attempt 2525	[170.52 s]
0.0.N: Trace Attempt 239	[172.12 s]
0.0.Ht: Trace Attempt 10765	[172.46 s]
0.0.AM: Trace Attempt 920	[173.05 s]
0.0.B: Trace Attempt 8752	[173.12 s]
0.0.Hp: Trace Attempt 2568	[174.58 s]
0.0.N: Trace Attempt 327	[176.12 s]
0.0.Ht: Trace Attempt 10928	[176.98 s]
0.0.B: Trace Attempt 8806	[177.17 s]
0.0.AM: Trace Attempt 922	[177.44 s]
0.0.Hp: Trace Attempt 2610	[178.64 s]
0.0.N: Trace Attempt 397	[180.18 s]
0.0.Ht: Trace Attempt 11082	[181.00 s]
0.0.N: Trace Attempt 405	[180.63 s]
0.0.N: Stopped processing property "VGA.p1"	[181.12 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "VGA.p1"	[0.00 s].
0.0.B: Trace Attempt 8853	[180.95 s]
0.0.B: Stopped processing property "VGA.p1"	[181.08 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Ncustom1: Trace Attempt 506	[0.04 s]
0.0.Bcustom2: Trace Attempt  1	[0.01 s]
0.0.Bcustom2: Trace Attempt  2	[0.01 s]
0.0.Bcustom2: Trace Attempt  3	[0.01 s]
0.0.Bcustom2: Trace Attempt  4	[0.01 s]
0.0.Bcustom2: Trace Attempt  5	[0.01 s]
0.0.Tri: Proofgrid shell started at 215717@vlsi-moon(local) jg_214125_vlsi-moon_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Trace Attempt  1	[0.03 s]
0.0.Bcustom2: Trace Attempt  2	[0.03 s]
0.0.Bcustom2: Trace Attempt  3	[0.03 s]
0.0.Bcustom2: Trace Attempt  4	[0.03 s]
0.0.Bcustom2: Trace Attempt  5	[0.03 s]
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.AM: Trace Attempt 925	[179.99 s]
0.0.AM: Stopped processing property "VGA.p1"	[181.20 s].
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.Tri:    0.04" ---- Launching abstraction thread ----
0.0.Tri:    0.04" ---- Launching multi-phase simplification thread ----
0.0.AMcustom3: Trace Attempt  1	[0.02 s]
0.0.AMcustom3: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.AMcustom3: Trace Attempt  4	[0.02 s]
0.0.Tri:    0.06" ---- Launching liveness simplification thread ----
0.0.AMcustom3: Trace Attempt  1	[0.46 s]
0.0.AMcustom3: Trace Attempt  2	[0.46 s]
0.0.AMcustom3: Trace Attempt  3	[0.46 s]
0.0.AMcustom3: Trace Attempt  4	[0.46 s]
0.0.AMcustom3: Trace Attempt  5	[0.46 s]
0.0.Tri:    0.91" Simplification phase 1 complete
0.0.AMcustom3: Trace Attempt 99	[0.89 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[0.91 s].
0.0.AMcustom3: Morphing to M
0.0.AMcustom3: All properties determined. [0.00 s]
0.0.AMcustom3: Exited with Success (@ 0.00 s)
0.0.M: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.M: Starting proof for property "VGA.p1"	[0.00 s].
0.0.M: Trace Attempt  1	[0.00 s]
0.0.M: Trace Attempt  2	[0.00 s]
0.0.M: Trace Attempt  3	[0.00 s]
0.0.M: Trace Attempt  4	[0.00 s]
0.0.M: Trace Attempt  5	[0.01 s]
0.0.Bcustom2: Trace Attempt 629	[1.02 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[1.03 s].
0.0.Bcustom2: Morphing to D
0.0.Bcustom2: All properties determined. [0.00 s]
0.0.Bcustom2: Exited with Success (@ 0.00 s)
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "VGA.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt  2	[0.00 s]
0.0.D: Trace Attempt  4	[0.00 s]
0.0.Ncustom1: Requesting engine job to terminate
0.0.D: Requesting engine job to terminate
0.0.M: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [182.25 s]
0.0.Tri: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Tri: The property "VGA.p1" was proven in 1.04 s.
0.0.M: Trace Attempt 16	[0.04 s]
0.0.M: Stopped processing property "VGA.p1"	[0.05 s].
0.0.M: All properties determined. [0.04 s]
0.0.D: Trace Attempt 16	[0.03 s]
0.0.D: Stopped processing property "VGA.p1"	[0.04 s].
0.0.D: All properties determined. [0.04 s]
0.0.Tri: Stopped processing property "VGA.p1"	[1.04 s].
0.0.M: Exited with Success (@ 182.25 s)
0: ProofGrid usable level: 0
0.0.Tri: Morphing to AMcustom5
0.0.Tri: Preventing job from starting because proof is shutting down.
0.0.Tri: Requesting engine job to terminate
0.0.Tri: Interrupted. [0.00 s]
0.0.D: Exited with Success (@ 182.26 s)
0.0.Tri: Exited with Success (@ 182.26 s)
0.0.Ht: Trace Attempt 11125	[182.17 s]
0.0.Ht: All properties determined. [182.19 s]
0.0.Ncustom1: Trace Attempt 507	[1.14 s]
0.0.Ncustom1: Stopped processing property "VGA.p1"	[1.14 s].
0.0.Ncustom1: All properties determined. [1.14 s]
0.0.Ncustom1: Exited with Success (@ 182.28 s)
0.0.Hp: Trace Attempt 2646	[182.20 s]
0.0.Hp: All properties determined. [182.28 s]
0.0.Ht: Exited with Success (@ 182.30 s)
0.0.Hp: Exited with Success (@ 182.46 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.93 %)
--------------------------------------------------------------
     engines started                               :    13
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.09      182.24        0.00       99.95 %
     Ht        0.07      182.17        0.00       99.96 %
     Oh        0.08        0.00        0.00        1.74 %
    Ncustom1        0.10      182.20        0.00       99.95 %
      D        0.09      182.06        0.00       99.95 %
      M        0.07      181.97        0.00       99.96 %
    AMcustom5        0.10        1.00        0.00       91.06 %
    all        0.09      130.23        0.00       99.93 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.60      911.64        0.00

    Data read    : 10.05 MiB
    Data written : 4.84 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % exit -force
[<embedded>] % INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 1.905 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
Finished vga_2.tcl successfully
