{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436644141121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436644141121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 11 16:49:00 2015 " "Processing started: Sat Jul 11 16:49:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436644141121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436644141121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stageD -c stageD " "Command: quartus_map --read_settings_files=on --write_settings_files=off stageD -c stageD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436644141121 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1436644141681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetofinaldisciplina/bregmips/bregmips.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /projetofinaldisciplina/bregmips/bregmips.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-behavioral " "Found design unit 1: bregMIPS-behavioral" {  } { { "../bregMIPS/bregMIPS.vhdl" "" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436644142539 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Found entity 1: bregMIPS" {  } { { "../bregMIPS/bregMIPS.vhdl" "" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436644142539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436644142539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "staged.vhd 2 1 " "Found 2 design units, including 1 entities, in source file staged.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageD-behavioral " "Found design unit 1: stageD-behavioral" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436644142571 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageD " "Found entity 1: stageD" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436644142571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436644142571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stageD " "Elaborating entity \"stageD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436644142709 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD1sig stageD.vhd(51) " "VHDL Signal Declaration warning at stageD.vhd(51): used implicit default value for signal \"RD1sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd stageD.vhd(57) " "Verilog HDL or VHDL warning at stageD.vhd(57): object \"rd\" assigned a value but never read" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RfD1 stageD.vhd(68) " "VHDL Process Statement warning at stageD.vhd(68): signal \"RfD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RfD2 stageD.vhd(69) " "VHDL Process Statement warning at stageD.vhd(69): signal \"RfD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(70) " "VHDL Process Statement warning at stageD.vhd(70): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(71) " "VHDL Process Statement warning at stageD.vhd(71): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(72) " "VHDL Process Statement warning at stageD.vhd(72): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(73) " "VHDL Process Statement warning at stageD.vhd(73): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(74) " "VHDL Process Statement warning at stageD.vhd(74): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(75) " "VHDL Process Statement warning at stageD.vhd(75): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(76) " "VHDL Process Statement warning at stageD.vhd(76): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(77) " "VHDL Process Statement warning at stageD.vhd(77): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(78) " "VHDL Process Statement warning at stageD.vhd(78): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ForwardA stageD.vhd(80) " "VHDL Process Statement warning at stageD.vhd(80): signal \"ForwardA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RD1sig stageD.vhd(81) " "VHDL Process Statement warning at stageD.vhd(81): signal \"RD1sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AluOutM stageD.vhd(82) " "VHDL Process Statement warning at stageD.vhd(82): signal \"AluOutM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ResultW stageD.vhd(83) " "VHDL Process Statement warning at stageD.vhd(83): signal \"ResultW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ForwardB stageD.vhd(87) " "VHDL Process Statement warning at stageD.vhd(87): signal \"ForwardB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RD2sig stageD.vhd(88) " "VHDL Process Statement warning at stageD.vhd(88): signal \"RD2sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AluOutM stageD.vhd(89) " "VHDL Process Statement warning at stageD.vhd(89): signal \"AluOutM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ResultW stageD.vhd(90) " "VHDL Process Statement warning at stageD.vhd(90): signal \"ResultW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signToEx stageD.vhd(94) " "VHDL Process Statement warning at stageD.vhd(94): signal \"signToEx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signToEx stageD.vhd(95) " "VHDL Process Statement warning at stageD.vhd(95): signal \"signToEx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signToEx stageD.vhd(97) " "VHDL Process Statement warning at stageD.vhd(97): signal \"signToEx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signExtd stageD.vhd(100) " "VHDL Process Statement warning at stageD.vhd(100): signal \"signExtd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RfD1 stageD.vhd(102) " "VHDL Process Statement warning at stageD.vhd(102): signal \"RfD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RfD2 stageD.vhd(102) " "VHDL Process Statement warning at stageD.vhd(102): signal \"RfD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142709 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCPlus4D stageD.vhd(108) " "VHDL Process Statement warning at stageD.vhd(108): signal \"PCPlus4D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signExtd stageD.vhd(108) " "VHDL Process Statement warning at stageD.vhd(108): signal \"signExtd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCPlus4D stageD.vhd(109) " "VHDL Process Statement warning at stageD.vhd(109): signal \"PCPlus4D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(109) " "VHDL Process Statement warning at stageD.vhd(109): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RfD1 stageD.vhd(66) " "VHDL Process Statement warning at stageD.vhd(66): inferring latch(es) for signal or variable \"RfD1\", which holds its previous value in one or more paths through the process" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RfD2 stageD.vhd(66) " "VHDL Process Statement warning at stageD.vhd(66): inferring latch(es) for signal or variable \"RfD2\", which holds its previous value in one or more paths through the process" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[0\] stageD.vhd(66) " "Inferred latch for \"RfD2\[0\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[1\] stageD.vhd(66) " "Inferred latch for \"RfD2\[1\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[2\] stageD.vhd(66) " "Inferred latch for \"RfD2\[2\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[3\] stageD.vhd(66) " "Inferred latch for \"RfD2\[3\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[4\] stageD.vhd(66) " "Inferred latch for \"RfD2\[4\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[5\] stageD.vhd(66) " "Inferred latch for \"RfD2\[5\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[6\] stageD.vhd(66) " "Inferred latch for \"RfD2\[6\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[7\] stageD.vhd(66) " "Inferred latch for \"RfD2\[7\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[8\] stageD.vhd(66) " "Inferred latch for \"RfD2\[8\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[9\] stageD.vhd(66) " "Inferred latch for \"RfD2\[9\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[10\] stageD.vhd(66) " "Inferred latch for \"RfD2\[10\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[11\] stageD.vhd(66) " "Inferred latch for \"RfD2\[11\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[12\] stageD.vhd(66) " "Inferred latch for \"RfD2\[12\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[13\] stageD.vhd(66) " "Inferred latch for \"RfD2\[13\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[14\] stageD.vhd(66) " "Inferred latch for \"RfD2\[14\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[15\] stageD.vhd(66) " "Inferred latch for \"RfD2\[15\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[16\] stageD.vhd(66) " "Inferred latch for \"RfD2\[16\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[17\] stageD.vhd(66) " "Inferred latch for \"RfD2\[17\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[18\] stageD.vhd(66) " "Inferred latch for \"RfD2\[18\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[19\] stageD.vhd(66) " "Inferred latch for \"RfD2\[19\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[20\] stageD.vhd(66) " "Inferred latch for \"RfD2\[20\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[21\] stageD.vhd(66) " "Inferred latch for \"RfD2\[21\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[22\] stageD.vhd(66) " "Inferred latch for \"RfD2\[22\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[23\] stageD.vhd(66) " "Inferred latch for \"RfD2\[23\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[24\] stageD.vhd(66) " "Inferred latch for \"RfD2\[24\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[25\] stageD.vhd(66) " "Inferred latch for \"RfD2\[25\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[26\] stageD.vhd(66) " "Inferred latch for \"RfD2\[26\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[27\] stageD.vhd(66) " "Inferred latch for \"RfD2\[27\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[28\] stageD.vhd(66) " "Inferred latch for \"RfD2\[28\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[29\] stageD.vhd(66) " "Inferred latch for \"RfD2\[29\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[30\] stageD.vhd(66) " "Inferred latch for \"RfD2\[30\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD2\[31\] stageD.vhd(66) " "Inferred latch for \"RfD2\[31\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[0\] stageD.vhd(66) " "Inferred latch for \"RfD1\[0\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[1\] stageD.vhd(66) " "Inferred latch for \"RfD1\[1\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[2\] stageD.vhd(66) " "Inferred latch for \"RfD1\[2\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[3\] stageD.vhd(66) " "Inferred latch for \"RfD1\[3\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[4\] stageD.vhd(66) " "Inferred latch for \"RfD1\[4\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[5\] stageD.vhd(66) " "Inferred latch for \"RfD1\[5\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[6\] stageD.vhd(66) " "Inferred latch for \"RfD1\[6\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[7\] stageD.vhd(66) " "Inferred latch for \"RfD1\[7\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[8\] stageD.vhd(66) " "Inferred latch for \"RfD1\[8\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[9\] stageD.vhd(66) " "Inferred latch for \"RfD1\[9\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[10\] stageD.vhd(66) " "Inferred latch for \"RfD1\[10\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[11\] stageD.vhd(66) " "Inferred latch for \"RfD1\[11\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[12\] stageD.vhd(66) " "Inferred latch for \"RfD1\[12\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[13\] stageD.vhd(66) " "Inferred latch for \"RfD1\[13\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[14\] stageD.vhd(66) " "Inferred latch for \"RfD1\[14\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[15\] stageD.vhd(66) " "Inferred latch for \"RfD1\[15\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[16\] stageD.vhd(66) " "Inferred latch for \"RfD1\[16\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[17\] stageD.vhd(66) " "Inferred latch for \"RfD1\[17\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[18\] stageD.vhd(66) " "Inferred latch for \"RfD1\[18\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[19\] stageD.vhd(66) " "Inferred latch for \"RfD1\[19\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[20\] stageD.vhd(66) " "Inferred latch for \"RfD1\[20\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[21\] stageD.vhd(66) " "Inferred latch for \"RfD1\[21\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[22\] stageD.vhd(66) " "Inferred latch for \"RfD1\[22\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[23\] stageD.vhd(66) " "Inferred latch for \"RfD1\[23\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[24\] stageD.vhd(66) " "Inferred latch for \"RfD1\[24\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[25\] stageD.vhd(66) " "Inferred latch for \"RfD1\[25\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[26\] stageD.vhd(66) " "Inferred latch for \"RfD1\[26\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[27\] stageD.vhd(66) " "Inferred latch for \"RfD1\[27\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[28\] stageD.vhd(66) " "Inferred latch for \"RfD1\[28\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[29\] stageD.vhd(66) " "Inferred latch for \"RfD1\[29\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[30\] stageD.vhd(66) " "Inferred latch for \"RfD1\[30\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RfD1\[31\] stageD.vhd(66) " "Inferred latch for \"RfD1\[31\]\" at stageD.vhd(66)" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436644142725 "|stageD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bregMIPS bregMIPS:map_breg " "Elaborating entity \"bregMIPS\" for hierarchy \"bregMIPS:map_breg\"" {  } { { "stageD.vhd" "map_breg" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436644142772 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "breg bregMIPS.vhdl(46) " "VHDL Process Statement warning at bregMIPS.vhdl(46): signal \"breg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../bregMIPS/bregMIPS.vhdl" "" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142834 "|stageD|bregMIPS:map_breg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "breg bregMIPS.vhdl(52) " "VHDL Process Statement warning at bregMIPS.vhdl(52): signal \"breg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../bregMIPS/bregMIPS.vhdl" "" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436644142834 "|stageD|bregMIPS:map_breg"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bregMIPS:map_breg\|breg " "RAM logic \"bregMIPS:map_breg\|breg\" is uninferred due to asynchronous read logic" {  } { { "../bregMIPS/bregMIPS.vhdl" "breg" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1436644143147 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1436644143147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[0\] " "Latch RfD1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[1\] " "Latch RfD1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[2\] " "Latch RfD1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[3\] " "Latch RfD1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[4\] " "Latch RfD1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[5\] " "Latch RfD1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[6\] " "Latch RfD1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[7\] " "Latch RfD1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[8\] " "Latch RfD1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[9\] " "Latch RfD1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[10\] " "Latch RfD1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[11\] " "Latch RfD1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[12\] " "Latch RfD1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[13\] " "Latch RfD1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[14\] " "Latch RfD1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[15\] " "Latch RfD1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[16\] " "Latch RfD1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[17\] " "Latch RfD1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[18\] " "Latch RfD1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[19\] " "Latch RfD1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[20\] " "Latch RfD1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[21\] " "Latch RfD1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[22\] " "Latch RfD1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[23\] " "Latch RfD1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[24\] " "Latch RfD1\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[25\] " "Latch RfD1\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[26\] " "Latch RfD1\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[27\] " "Latch RfD1\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[28\] " "Latch RfD1\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[29\] " "Latch RfD1\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[30\] " "Latch RfD1\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD1\[31\] " "Latch RfD1\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardA\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardA\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[0\] " "Latch RfD2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[1\] " "Latch RfD2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[2\] " "Latch RfD2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[3\] " "Latch RfD2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[4\] " "Latch RfD2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[5\] " "Latch RfD2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[6\] " "Latch RfD2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[7\] " "Latch RfD2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[8\] " "Latch RfD2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[9\] " "Latch RfD2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[10\] " "Latch RfD2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143741 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[11\] " "Latch RfD2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[12\] " "Latch RfD2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[13\] " "Latch RfD2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[14\] " "Latch RfD2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[15\] " "Latch RfD2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[16\] " "Latch RfD2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[17\] " "Latch RfD2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[18\] " "Latch RfD2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[19\] " "Latch RfD2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[20\] " "Latch RfD2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[21\] " "Latch RfD2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[22\] " "Latch RfD2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[23\] " "Latch RfD2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[24\] " "Latch RfD2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[25\] " "Latch RfD2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[26\] " "Latch RfD2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[27\] " "Latch RfD2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[28\] " "Latch RfD2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[29\] " "Latch RfD2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[30\] " "Latch RfD2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RfD2\[31\] " "Latch RfD2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ForwardB\[1\] " "Ports D and ENA on the latch are fed by the same signal ForwardB\[1\]" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1436644143756 ""}  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1436644143756 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PCJumpD\[0\] GND " "Pin \"PCJumpD\[0\]\" is stuck at GND" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1436644143834 "|stageD|PCJumpD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCJumpD\[1\] GND " "Pin \"PCJumpD\[1\]\" is stuck at GND" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1436644143834 "|stageD|PCJumpD[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1436644143834 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1436644144287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436644144287 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegWriteW " "No output dependent on input pin \"RegWriteW\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436644144444 "|stageD|RegWriteW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegW\[4\] " "No output dependent on input pin \"WriteRegW\[4\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436644144444 "|stageD|WriteRegW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegW\[0\] " "No output dependent on input pin \"WriteRegW\[0\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436644144444 "|stageD|WriteRegW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegW\[1\] " "No output dependent on input pin \"WriteRegW\[1\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436644144444 "|stageD|WriteRegW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegW\[2\] " "No output dependent on input pin \"WriteRegW\[2\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436644144444 "|stageD|WriteRegW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegW\[3\] " "No output dependent on input pin \"WriteRegW\[3\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436644144444 "|stageD|WriteRegW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436644144444 "|stageD|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1436644144444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "139 " "Implemented 139 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1436644144444 ""} { "Info" "ICUT_CUT_TM_OPINS" "188 " "Implemented 188 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1436644144444 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1436644144444 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1436644144444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 175 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 175 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436644144584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 11 16:49:04 2015 " "Processing ended: Sat Jul 11 16:49:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436644144584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436644144584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436644144584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436644144584 ""}
