<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>FCADD</h2> 
  <p>Floating-point Complex Add.</p> 
  <p>This instruction operates on complex numbers that are represented in SIMD&amp;FP registers as pairs of elements, with the more significant element holding the imaginary part of the number and the less significant element holding the real part of the number. Each element holds a floating-point value. It performs the following computation on the corresponding complex number element pairs from the two source registers:</p> 
  <ul> 
   <li>Considering the complex number from the second source register on an Argand diagram, the number is rotated counterclockwise by 90 or 270 degrees.</li> 
   <li>The rotated complex number is added to the complex number from the first source register.</li> 
  </ul> 
  <p>This instruction can generate a floating-point exception. Depending on the settings in <em>FPCR</em>, the exception results in either a flag being set in <em>FPSR</em> or a synchronous exception being generated. For more information, see <em>Floating-point exception traps</em>.</p> 
  <p>Depending on the settings in the <em>CPACR_EL1</em>, <em>CPTR_EL2</em>, and <em>CPTR_EL3</em> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p> 
  <h3><a id="iclass_simd"></a>Vector<span><br></br>(FEAT_FCMA) </span></h3> 
  <p></p> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>0</td> 
      <td>Q</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="2">size</td> 
      <td>0</td> 
      <td colspan="5">Rm</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>rot</td> 
      <td>0</td> 
      <td>1</td> 
      <td colspan="5">Rn</td> 
      <td colspan="5">Rd</td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="FCADD_asimdsame2_C"></a> 
   <p>FCADD <a title="SIMD&amp;FP destination register (field &quot;Rd&quot;)" class="document-topic">&lt;Vd&gt;</a>.<a title="Arrangement specifier (field &quot;size:Q&quot;) [2D,2S,4H,4S,8H]" class="document-topic">&lt;T&gt;</a>, <a title="First SIMD&amp;FP source register (field &quot;Rn&quot;)" class="document-topic">&lt;Vn&gt;</a>.<a title="Arrangement specifier (field &quot;size:Q&quot;) [2D,2S,4H,4S,8H]" class="document-topic">&lt;T&gt;</a>, <a title="Second SIMD&amp;FP source register (field &quot;Rm&quot;)" class="document-topic">&lt;Vm&gt;</a>.<a title="Arrangement specifier (field &quot;size:Q&quot;) [2D,2S,4H,4S,8H]" class="document-topic">&lt;T&gt;</a>, #<a title="Rotation (field &quot;rot&quot;) [90,270]" class="document-topic">&lt;rotate&gt;</a></p> 
  </div> 
  <pre>if !<a title="function: boolean HaveFCADDExt()" class="document-topic">HaveFCADDExt</a>() then UNDEFINED;
integer d = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rd);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rm);
if size == '00' then UNDEFINED;
if Q == '0' &amp;&amp; size == '11' then UNDEFINED;
integer esize = 8 &lt;&lt; <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(size);
if !<a title="function: boolean HaveFP16Ext()" class="document-topic">HaveFP16Ext</a>() &amp;&amp; esize == 16 then UNDEFINED;
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Vd&gt;</td> 
      <td><a id="sa_vd"></a> <p>Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;T&gt;</td> 
      <td><a id="sa_t"></a> <p>Is an arrangement specifier, encoded in <q>size:Q</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>size</th> 
          <th>Q</th> 
          <th>&lt;T&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>00</td> 
          <td>x</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>01</td> 
          <td>0</td> 
          <td>4H</td> 
         </tr> 
         <tr> 
          <td>01</td> 
          <td>1</td> 
          <td>8H</td> 
         </tr> 
         <tr> 
          <td>10</td> 
          <td>0</td> 
          <td>2S</td> 
         </tr> 
         <tr> 
          <td>10</td> 
          <td>1</td> 
          <td>4S</td> 
         </tr> 
         <tr> 
          <td>11</td> 
          <td>0</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>11</td> 
          <td>1</td> 
          <td>2D</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Vn&gt;</td> 
      <td><a id="sa_vn"></a> <p>Is the name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Vm&gt;</td> 
      <td><a id="sa_vm"></a> <p>Is the name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;rotate&gt;</td> 
      <td><a id="sa_rotate"></a> <p>Is the rotation, encoded in <q>rot</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>rot</th> 
          <th>&lt;rotate&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0</td> 
          <td>90</td> 
         </tr> 
         <tr> 
          <td>1</td> 
          <td>270</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre><a title="function: CheckFPAdvSIMDEnabled64()" class="document-topic">CheckFPAdvSIMDEnabled64</a>();
bits(datasize) operand1 = <a title="accessor: bits(width) V[integer n, integer width]" class="document-topic">V</a>[n, datasize];
bits(datasize) operand2 = <a title="accessor: bits(width) V[integer n, integer width]" class="document-topic">V</a>[m, datasize];
bits(datasize) result;
bits(esize) element1;
bits(esize) element3;

for e = 0 to (elements DIV 2) -1
    case rot of
        when '0'
            element1 = <a title="function: bits(N) FPNeg(bits(N) op)" class="document-topic">FPNeg</a>(<a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[operand2, e*2+1, esize]);
            element3 = <a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[operand2, e*2, esize];
        when '1'
            element1 = <a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[operand2, e*2+1, esize];
            element3 = <a title="function: bits(N) FPNeg(bits(N) op)" class="document-topic">FPNeg</a>(<a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[operand2, e*2, esize]);
    <a title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value" class="document-topic">Elem</a>[result, e*2,   esize] = <a title="function: bits(N) FPAdd(bits(N) op1, bits(N) op2, FPCRType fpcr)" class="document-topic">FPAdd</a>(<a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[operand1, e*2, esize], element1, FPCR[]);
    <a title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value" class="document-topic">Elem</a>[result, e*2+1, esize] = <a title="function: bits(N) FPAdd(bits(N) op1, bits(N) op2, FPCRType fpcr)" class="document-topic">FPAdd</a>(<a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[operand1, e*2+1, esize], element3, FPCR[]);

<a title="accessor: V[integer n, integer width] = bits(width) value" class="document-topic">V</a>[d, datasize] = result;</pre> 
  </div>  
 </body>
</html>