`timescale 1ns/10ps

module extend_TB();

	reg [15:0] in;
	wire [31:0] out;

	extend DUT(.in(in), .out(out));

	initial 
	begin
		in = 16'h0;
		#20 in = 16'b0001;
		#20 in = 16'b0010;
		#20 in = 16'b1111_0011_0011_0011;
		#20 in = 16'b1100;
		#20 $stop;
	end

endmodule 