`timescale 1ns / 1ps
    
module addroundkey(state, stateout, Key, outKey);

    input [127:0] state, Key;
    output [127:0]stateout, outKey;         //outkey is input to key expansion
                                            //Key is RoundKey from key expansion
  assign  stateout = Key ^ state;

   assign outKey = Key; 
    
 endmodule
