Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys --block-symbol-file --output-directory=/home/irana/altera_lite/arquitectura/proyecto2/nios2 --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading proyecto2/nios2.qsys
Progress: Reading input file
Progress: Adding clock_50 [clock_source 15.1]
Progress: Parameterizing module clock_50
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding epcs [altera_avalon_epcs_flash_controller 15.1]
Progress: Parameterizing module epcs
Progress: Adding jtag [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag
Progress: Adding parallel_port_0 [altera_up_avalon_parallel_port 15.1]
Progress: Parameterizing module parallel_port_0
Progress: Adding port_key [altera_avalon_pio 15.1]
Progress: Parameterizing module port_key
Progress: Adding port_led [altera_avalon_pio 15.1]
Progress: Parameterizing module port_led
Progress: Adding port_teclado [altera_avalon_pio 15.1]
Progress: Parameterizing module port_teclado
Progress: Adding ram_clk [clock_source 15.1]
Progress: Parameterizing module ram_clk
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding sys_clk [clock_source 15.1]
Progress: Parameterizing module sys_clk
Progress: Adding sys_id [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sys_id
Progress: Adding sys_pll [altpll 15.1]
Progress: Parameterizing module sys_pll
Progress: Adding timer [altera_avalon_timer 15.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Info: nios2.port_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.port_teclado: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2.sys_id: Time stamp will be automatically updated when this component is generated.
Warning: nios2.sys_pll: sys_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios2.sys_pll: sys_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios2.sys_pll: sys_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys --synthesis=VERILOG --greybox --output-directory=/home/irana/altera_lite/arquitectura/proyecto2/nios2/synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading proyecto2/nios2.qsys
Progress: Reading input file
Progress: Adding clock_50 [clock_source 15.1]
Progress: Parameterizing module clock_50
Progress: Adding cpu [altera_nios2_gen2 15.1]
Progress: Parameterizing module cpu
Progress: Adding epcs [altera_avalon_epcs_flash_controller 15.1]
Progress: Parameterizing module epcs
Progress: Adding jtag [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag
Progress: Adding parallel_port_0 [altera_up_avalon_parallel_port 15.1]
Progress: Parameterizing module parallel_port_0
Progress: Adding port_key [altera_avalon_pio 15.1]
Progress: Parameterizing module port_key
Progress: Adding port_led [altera_avalon_pio 15.1]
Progress: Parameterizing module port_led
Progress: Adding port_teclado [altera_avalon_pio 15.1]
Progress: Parameterizing module port_teclado
Progress: Adding ram_clk [clock_source 15.1]
Progress: Parameterizing module ram_clk
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding sys_clk [clock_source 15.1]
Progress: Parameterizing module sys_clk
Progress: Adding sys_id [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sys_id
Progress: Adding sys_pll [altpll 15.1]
Progress: Parameterizing module sys_pll
Progress: Adding timer [altera_avalon_timer 15.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Info: nios2.port_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.port_teclado: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2.sys_id: Time stamp will be automatically updated when this component is generated.
Warning: nios2.sys_pll: sys_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios2.sys_pll: sys_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios2.sys_pll: sys_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: nios2: Generating nios2 "nios2" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Warning: nios2: "No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)"
Warning: nios2: "No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)"
Warning: nios2: "No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)"
Info: cpu: "nios2" instantiated altera_nios2_gen2 "cpu"
Info: epcs: Starting RTL generation for module 'nios2_epcs'
Info: epcs:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=nios2_epcs --dir=/tmp/alt7091_6699526507849484545.dir/0150_epcs_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7091_6699526507849484545.dir/0150_epcs_gen//nios2_epcs_component_configuration.pl  --do_build_sim=0  ]
Info: epcs: Done RTL generation for module 'nios2_epcs'
Info: epcs: "nios2" instantiated altera_avalon_epcs_flash_controller "epcs"
Info: jtag: Starting RTL generation for module 'nios2_jtag'
Info: jtag:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_jtag --dir=/tmp/alt7091_6699526507849484545.dir/0151_jtag_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7091_6699526507849484545.dir/0151_jtag_gen//nios2_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'nios2_jtag'
Info: jtag: "nios2" instantiated altera_avalon_jtag_uart "jtag"
Info: parallel_port_0: Starting Generation of Parallel Port
Info: parallel_port_0: "nios2" instantiated altera_up_avalon_parallel_port "parallel_port_0"
Info: port_key: Starting RTL generation for module 'nios2_port_key'
Info: port_key:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_port_key --dir=/tmp/alt7091_6699526507849484545.dir/0153_port_key_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7091_6699526507849484545.dir/0153_port_key_gen//nios2_port_key_component_configuration.pl  --do_build_sim=0  ]
Info: port_key: Done RTL generation for module 'nios2_port_key'
Info: port_key: "nios2" instantiated altera_avalon_pio "port_key"
Info: port_led: Starting RTL generation for module 'nios2_port_led'
Info: port_led:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_port_led --dir=/tmp/alt7091_6699526507849484545.dir/0154_port_led_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7091_6699526507849484545.dir/0154_port_led_gen//nios2_port_led_component_configuration.pl  --do_build_sim=0  ]
Info: port_led: Done RTL generation for module 'nios2_port_led'
Info: port_led: "nios2" instantiated altera_avalon_pio "port_led"
Info: port_teclado: Starting RTL generation for module 'nios2_port_teclado'
Info: port_teclado:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_port_teclado --dir=/tmp/alt7091_6699526507849484545.dir/0155_port_teclado_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7091_6699526507849484545.dir/0155_port_teclado_gen//nios2_port_teclado_component_configuration.pl  --do_build_sim=0  ]
Info: port_teclado: Done RTL generation for module 'nios2_port_teclado'
Info: port_teclado: "nios2" instantiated altera_avalon_pio "port_teclado"
Info: sdram: Starting RTL generation for module 'nios2_sdram'
Info: sdram:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_sdram --dir=/tmp/alt7091_6699526507849484545.dir/0156_sdram_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7091_6699526507849484545.dir/0156_sdram_gen//nios2_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios2_sdram'
Info: sdram: "nios2" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sys_id: "nios2" instantiated altera_avalon_sysid_qsys "sys_id"
Info: sys_pll: "nios2" instantiated altpll "sys_pll"
Info: timer: Starting RTL generation for module 'nios2_timer'
Info: timer:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64//perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_timer --dir=/tmp/alt7091_6699526507849484545.dir/0160_timer_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7091_6699526507849484545.dir/0160_timer_gen//nios2_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'nios2_timer'
Info: timer: "nios2" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "nios2" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "nios2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2_cpu_cpu'
Info: cpu:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/irana/altera_lite/15.1/quartus/linux64//perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_cpu_cpu --dir=/tmp/alt7091_6699526507849484545.dir/0164_cpu_gen/ --quartus_bindir=/home/irana/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt7091_6699526507849484545.dir/0164_cpu_gen//nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.10.18 10:54:25 (*) Starting Nios II generation
Info: cpu: # 2016.10.18 10:54:25 (*)   Checking for plaintext license.
Info: cpu: # 2016.10.18 10:54:30 (*)   Plaintext license not found.
Info: cpu: # 2016.10.18 10:54:30 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.10.18 10:54:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.10.18 10:54:30 (*)   Creating all objects for CPU
Info: cpu: # 2016.10.18 10:54:32 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.10.18 10:54:32 (*)   Creating plain-text RTL
Info: cpu: # 2016.10.18 10:54:34 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/irana/altera_lite/arquitectura/proyecto2/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/irana/altera_lite/arquitectura/proyecto2/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/irana/altera_lite/arquitectura/proyecto2/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file /home/irana/altera_lite/arquitectura/proyecto2/nios2/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/irana/altera_lite/arquitectura/proyecto2/nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/irana/altera_lite/arquitectura/proyecto2/nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: nios2: Done "nios2" with 43 modules, 68 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
