Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Wed Jun 15 15:07:04 2022
| Host         : fl-tp-br-429 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file sobelSys_timing_summary_routed.rpt -pb sobelSys_timing_summary_routed.pb -rpx sobelSys_timing_summary_routed.rpx -warn_on_violation
| Design       : sobelSys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.241        0.000                      0                  499        0.131        0.000                      0                  499        3.000        0.000                       0                   235  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_i                         {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_vga_25MHz  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_vga_25MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_clk_wiz_vga_25MHz       28.241        0.000                      0                  499        0.131        0.000                      0                  499       19.500        0.000                       0                   231  
  clkfbout_clk_wiz_vga_25MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_vga_25MHz
  To Clock:  clk_out1_clk_wiz_vga_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       28.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.241ns  (required time - arrival time)
  Source:                 sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sobelProc_inst1/operativeUnit_1/pixedgeReg_1/O_pixEdge_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        11.664ns  (logic 4.668ns (40.020%)  route 6.996ns (59.980%))
  Logic Levels:           13  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.617    -0.923    sobelProc_inst1/operativeUnit_1/regUnit_1/clk_out1
    SLICE_X70Y106        FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.405 f  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[3]/Q
                         net (fo=3, routed)           1.237     0.832    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21[3]
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.150     0.982 r  sobelProc_inst1/operativeUnit_1/regUnit_1/i__carry__0_i_3__2/O
                         net (fo=2, routed)           0.857     1.839    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[5]_0[1]
    SLICE_X66Y106        LUT4 (Prop_lut4_I3_O)        0.328     2.167 r  sobelProc_inst1/operativeUnit_1/regUnit_1/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.167    sobelProc_inst1/operativeUnit_1/gradientUnit_1/i___27_carry__0_i_2_0[1]
    SLICE_X66Y106        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.745 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/Sum3_inferred__0/i__carry__0/O[2]
                         net (fo=3, routed)           0.803     3.548    sobelProc_inst1/operativeUnit_1/regUnit_1/i___27_carry__0_i_5_0[2]
    SLICE_X64Y106        LUT3 (Prop_lut3_I1_O)        0.301     3.849 r  sobelProc_inst1/operativeUnit_1/regUnit_1/i___27_carry__0_i_9/O
                         net (fo=2, routed)           0.986     4.835    sobelProc_inst1/operativeUnit_1/regUnit_1/i___27_carry__0_i_9_n_0
    SLICE_X64Y106        LUT5 (Prop_lut5_I1_O)        0.152     4.987 r  sobelProc_inst1/operativeUnit_1/regUnit_1/i___27_carry__0_i_1/O
                         net (fo=2, routed)           0.836     5.823    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix11_reg[6]_0[3]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.332     6.155 r  sobelProc_inst1/operativeUnit_1/regUnit_1/i___27_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.155    sobelProc_inst1/operativeUnit_1/gradientUnit_1/O_pixEdge_i_12_1[3]
    SLICE_X65Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.556 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/Sum3_inferred__0/i___27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.556    sobelProc_inst1/operativeUnit_1/gradientUnit_1/Sum3_inferred__0/i___27_carry__0_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.890 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/Sum3_inferred__0/i___27_carry__1/O[1]
                         net (fo=13, routed)          0.988     7.878    sobelProc_inst1/operativeUnit_1/gradientUnit_1/Sum3[9]
    SLICE_X71Y106        LUT4 (Prop_lut4_I3_O)        0.331     8.209 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/O_pixEdge_i_21/O
                         net (fo=2, routed)           0.642     8.851    sobelProc_inst1/operativeUnit_1/gradientUnit_1/Sum00_in[2]
    SLICE_X70Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     9.463 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/O_pixEdge_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.463    sobelProc_inst1/operativeUnit_1/gradientUnit_1/O_pixEdge_reg_i_8_n_0
    SLICE_X70Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/O_pixEdge_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.580    sobelProc_inst1/operativeUnit_1/gradientUnit_1/O_pixEdge_reg_i_3_n_0
    SLICE_X70Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.799 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/O_pixEdge_reg_i_2/O[0]
                         net (fo=1, routed)           0.647    10.446    sobelProc_inst1/automate_1/Sum[0]
    SLICE_X71Y108        LUT5 (Prop_lut5_I1_O)        0.295    10.741 r  sobelProc_inst1/automate_1/O_pixEdge_i_1/O
                         net (fo=1, routed)           0.000    10.741    sobelProc_inst1/operativeUnit_1/pixedgeReg_1/O_pixEdge_reg_0
    SLICE_X71Y108        FDCE                                         r  sobelProc_inst1/operativeUnit_1/pixedgeReg_1/O_pixEdge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.495    38.474    sobelProc_inst1/operativeUnit_1/pixedgeReg_1/clk_out1
    SLICE_X71Y108        FDCE                                         r  sobelProc_inst1/operativeUnit_1/pixedgeReg_1/O_pixEdge_reg/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.098    38.953    
    SLICE_X71Y108        FDCE (Setup_fdce_C_D)        0.029    38.982    sobelProc_inst1/operativeUnit_1/pixedgeReg_1/O_pixEdge_reg
  -------------------------------------------------------------------
                         required time                         38.982    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                 28.241    

Slack (MET) :             32.055ns  (required time - arrival time)
  Source:                 vga_inst1/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 2.109ns (29.802%)  route 4.968ns (70.198%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.614    -0.926    vga_inst1/clk_out1
    SLICE_X64Y111        FDRE                                         r  vga_inst1/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  vga_inst1/h_cntr_reg_reg[2]/Q
                         net (fo=26, routed)          1.761     1.291    vga_inst1/h_cntr_reg_reg_n_0_[2]
    SLICE_X70Y111        LUT2 (Prop_lut2_I0_O)        0.124     1.415 r  vga_inst1/S_adr_region2[13]_i_35/O
                         net (fo=1, routed)           0.000     1.415    vga_inst1/S_adr_region2[13]_i_35_n_0
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.948 r  vga_inst1/S_adr_region2_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.948    vga_inst1/S_adr_region2_reg[13]_i_13_n_0
    SLICE_X70Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.105 r  vga_inst1/S_adr_region2_reg[13]_i_6/CO[1]
                         net (fo=4, routed)           0.822     2.927    ram_out/RAM_reg_2_i_16[0]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.360     3.287 r  ram_out/RAM_reg_2_i_31/O
                         net (fo=1, routed)           0.154     3.442    vga_inst1/RAM_reg_2_i_16
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.326     3.768 r  vga_inst1/RAM_reg_2_i_15/O
                         net (fo=28, routed)          1.295     5.063    vga_inst1/S_enM_vga_region2
    SLICE_X62Y107        LUT3 (Prop_lut3_I1_O)        0.153     5.216 r  vga_inst1/RAM_reg_2_i_8/O
                         net (fo=1, routed)           0.935     6.151    ram_out/ADDRBWRADDR[6]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.537    38.517    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKBWRCLK
                         clock pessimism              0.560    39.076    
                         clock uncertainty           -0.098    38.979    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.773    38.206    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         38.206    
                         arrival time                          -6.151    
  -------------------------------------------------------------------
                         slack                                 32.055    

Slack (MET) :             32.242ns  (required time - arrival time)
  Source:                 vga_inst1/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.106ns (30.553%)  route 4.787ns (69.447%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.614    -0.926    vga_inst1/clk_out1
    SLICE_X64Y111        FDRE                                         r  vga_inst1/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  vga_inst1/h_cntr_reg_reg[2]/Q
                         net (fo=26, routed)          1.761     1.291    vga_inst1/h_cntr_reg_reg_n_0_[2]
    SLICE_X70Y111        LUT2 (Prop_lut2_I0_O)        0.124     1.415 r  vga_inst1/S_adr_region2[13]_i_35/O
                         net (fo=1, routed)           0.000     1.415    vga_inst1/S_adr_region2[13]_i_35_n_0
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.948 r  vga_inst1/S_adr_region2_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.948    vga_inst1/S_adr_region2_reg[13]_i_13_n_0
    SLICE_X70Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.105 r  vga_inst1/S_adr_region2_reg[13]_i_6/CO[1]
                         net (fo=4, routed)           0.822     2.927    ram_out/RAM_reg_2_i_16[0]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.360     3.287 r  ram_out/RAM_reg_2_i_31/O
                         net (fo=1, routed)           0.154     3.442    vga_inst1/RAM_reg_2_i_16
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.326     3.768 r  vga_inst1/RAM_reg_2_i_15/O
                         net (fo=28, routed)          1.323     5.091    vga_inst1/S_enM_vga_region2
    SLICE_X62Y106        LUT3 (Prop_lut3_I1_O)        0.150     5.241 r  vga_inst1/RAM_reg_2_i_10/O
                         net (fo=1, routed)           0.726     5.967    ram_out/ADDRBWRADDR[4]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.537    38.517    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKBWRCLK
                         clock pessimism              0.560    39.076    
                         clock uncertainty           -0.098    38.979    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.770    38.209    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         38.209    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                 32.242    

Slack (MET) :             32.349ns  (required time - arrival time)
  Source:                 vga_inst1/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 2.110ns (31.088%)  route 4.677ns (68.912%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.614    -0.926    vga_inst1/clk_out1
    SLICE_X64Y111        FDRE                                         r  vga_inst1/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  vga_inst1/h_cntr_reg_reg[2]/Q
                         net (fo=26, routed)          1.761     1.291    vga_inst1/h_cntr_reg_reg_n_0_[2]
    SLICE_X70Y111        LUT2 (Prop_lut2_I0_O)        0.124     1.415 r  vga_inst1/S_adr_region2[13]_i_35/O
                         net (fo=1, routed)           0.000     1.415    vga_inst1/S_adr_region2[13]_i_35_n_0
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.948 r  vga_inst1/S_adr_region2_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.948    vga_inst1/S_adr_region2_reg[13]_i_13_n_0
    SLICE_X70Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.105 r  vga_inst1/S_adr_region2_reg[13]_i_6/CO[1]
                         net (fo=4, routed)           0.822     2.927    ram_out/RAM_reg_2_i_16[0]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.360     3.287 r  ram_out/RAM_reg_2_i_31/O
                         net (fo=1, routed)           0.154     3.442    vga_inst1/RAM_reg_2_i_16
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.326     3.768 r  vga_inst1/RAM_reg_2_i_15/O
                         net (fo=28, routed)          1.209     4.977    vga_inst1/S_enM_vga_region2
    SLICE_X63Y105        LUT3 (Prop_lut3_I1_O)        0.154     5.131 r  vga_inst1/RAM_reg_2_i_12/O
                         net (fo=1, routed)           0.730     5.861    ram_out/ADDRBWRADDR[2]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.537    38.517    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKBWRCLK
                         clock pessimism              0.560    39.076    
                         clock uncertainty           -0.098    38.979    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.769    38.210    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         38.210    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 32.349    

Slack (MET) :             32.424ns  (required time - arrival time)
  Source:                 vga_inst1/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 2.080ns (30.079%)  route 4.835ns (69.921%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.614    -0.926    vga_inst1/clk_out1
    SLICE_X64Y111        FDRE                                         r  vga_inst1/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  vga_inst1/h_cntr_reg_reg[2]/Q
                         net (fo=26, routed)          1.761     1.291    vga_inst1/h_cntr_reg_reg_n_0_[2]
    SLICE_X70Y111        LUT2 (Prop_lut2_I0_O)        0.124     1.415 r  vga_inst1/S_adr_region2[13]_i_35/O
                         net (fo=1, routed)           0.000     1.415    vga_inst1/S_adr_region2[13]_i_35_n_0
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.948 r  vga_inst1/S_adr_region2_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.948    vga_inst1/S_adr_region2_reg[13]_i_13_n_0
    SLICE_X70Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.105 r  vga_inst1/S_adr_region2_reg[13]_i_6/CO[1]
                         net (fo=4, routed)           0.822     2.927    ram_out/RAM_reg_2_i_16[0]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.360     3.287 r  ram_out/RAM_reg_2_i_31/O
                         net (fo=1, routed)           0.154     3.442    vga_inst1/RAM_reg_2_i_16
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.326     3.768 r  vga_inst1/RAM_reg_2_i_15/O
                         net (fo=28, routed)          1.323     5.091    vga_inst1/S_enM_vga_region2
    SLICE_X62Y106        LUT3 (Prop_lut3_I1_O)        0.124     5.215 r  vga_inst1/RAM_reg_2_i_14/O
                         net (fo=1, routed)           0.774     5.989    ram_out/ADDRBWRADDR[0]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.537    38.517    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKBWRCLK
                         clock pessimism              0.560    39.076    
                         clock uncertainty           -0.098    38.979    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    38.413    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         38.413    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                 32.424    

Slack (MET) :             32.452ns  (required time - arrival time)
  Source:                 vga_inst1/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 2.073ns (31.111%)  route 4.590ns (68.889%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.614    -0.926    vga_inst1/clk_out1
    SLICE_X64Y111        FDRE                                         r  vga_inst1/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  vga_inst1/h_cntr_reg_reg[2]/Q
                         net (fo=26, routed)          1.761     1.291    vga_inst1/h_cntr_reg_reg_n_0_[2]
    SLICE_X70Y111        LUT2 (Prop_lut2_I0_O)        0.124     1.415 r  vga_inst1/S_adr_region2[13]_i_35/O
                         net (fo=1, routed)           0.000     1.415    vga_inst1/S_adr_region2[13]_i_35_n_0
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.948 r  vga_inst1/S_adr_region2_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.948    vga_inst1/S_adr_region2_reg[13]_i_13_n_0
    SLICE_X70Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.105 r  vga_inst1/S_adr_region2_reg[13]_i_6/CO[1]
                         net (fo=4, routed)           0.822     2.927    ram_out/RAM_reg_2_i_16[0]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.360     3.287 r  ram_out/RAM_reg_2_i_31/O
                         net (fo=1, routed)           0.154     3.442    vga_inst1/RAM_reg_2_i_16
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.326     3.768 r  vga_inst1/RAM_reg_2_i_15/O
                         net (fo=28, routed)          0.911     4.679    vga_inst1/S_enM_vga_region2
    SLICE_X62Y107        LUT3 (Prop_lut3_I1_O)        0.117     4.796 r  vga_inst1/RAM_reg_2_i_7/O
                         net (fo=1, routed)           0.942     5.737    ram_out/ADDRBWRADDR[7]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.537    38.517    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKBWRCLK
                         clock pessimism              0.560    39.076    
                         clock uncertainty           -0.098    38.979    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.790    38.189    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                 32.452    

Slack (MET) :             32.471ns  (required time - arrival time)
  Source:                 vga_inst1/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_in/O_dout_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 1.494ns (21.553%)  route 5.438ns (78.447%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.612    -0.928    vga_inst1/clk_out1
    SLICE_X64Y113        FDRE                                         r  vga_inst1/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  vga_inst1/h_cntr_reg_reg[9]/Q
                         net (fo=34, routed)          1.985     1.513    vga_inst1/h_cntr_reg_reg_n_0_[9]
    SLICE_X62Y112        LUT2 (Prop_lut2_I0_O)        0.124     1.637 r  vga_inst1/S_adr_region1[13]_i_15/O
                         net (fo=1, routed)           0.000     1.637    vga_inst1/S_adr_region1[13]_i_15_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     2.095 r  vga_inst1/S_adr_region1_reg[13]_i_4/CO[1]
                         net (fo=3, routed)           0.958     3.053    vga_inst1/CO[0]
    SLICE_X69Y112        LUT4 (Prop_lut4_I2_O)        0.332     3.385 r  vga_inst1/S_adr_region1[13]_i_6/O
                         net (fo=2, routed)           0.963     4.348    sobelProc_inst1/automate_1/O_dout_reg_3
    SLICE_X68Y108        LUT6 (Prop_lut6_I2_O)        0.124     4.472 r  sobelProc_inst1/automate_1/O_dout_reg_0_i_1/O
                         net (fo=4, routed)           1.532     6.004    rom_in/I_en
    RAMB36_X1Y19         RAMB36E1                                     r  rom_in/O_dout_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.555    38.534    rom_in/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  rom_in/O_dout_reg_3/CLKARDCLK
                         clock pessimism              0.480    39.015    
                         clock uncertainty           -0.098    38.917    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.474    rom_in/O_dout_reg_3
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                 32.471    

Slack (MET) :             32.499ns  (required time - arrival time)
  Source:                 vga_inst1/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 2.112ns (31.956%)  route 4.497ns (68.044%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.614    -0.926    vga_inst1/clk_out1
    SLICE_X64Y111        FDRE                                         r  vga_inst1/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  vga_inst1/h_cntr_reg_reg[2]/Q
                         net (fo=26, routed)          1.761     1.291    vga_inst1/h_cntr_reg_reg_n_0_[2]
    SLICE_X70Y111        LUT2 (Prop_lut2_I0_O)        0.124     1.415 r  vga_inst1/S_adr_region2[13]_i_35/O
                         net (fo=1, routed)           0.000     1.415    vga_inst1/S_adr_region2[13]_i_35_n_0
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.948 r  vga_inst1/S_adr_region2_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.948    vga_inst1/S_adr_region2_reg[13]_i_13_n_0
    SLICE_X70Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.105 r  vga_inst1/S_adr_region2_reg[13]_i_6/CO[1]
                         net (fo=4, routed)           0.822     2.927    ram_out/RAM_reg_2_i_16[0]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.360     3.287 r  ram_out/RAM_reg_2_i_31/O
                         net (fo=1, routed)           0.154     3.442    vga_inst1/RAM_reg_2_i_16
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.326     3.768 r  vga_inst1/RAM_reg_2_i_15/O
                         net (fo=28, routed)          1.314     5.082    vga_inst1/S_enM_vga_region2
    SLICE_X62Y107        LUT3 (Prop_lut3_I1_O)        0.156     5.238 r  vga_inst1/RAM_reg_2_i_5/O
                         net (fo=1, routed)           0.445     5.683    ram_out/ADDRBWRADDR[9]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.537    38.517    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKBWRCLK
                         clock pessimism              0.560    39.076    
                         clock uncertainty           -0.098    38.979    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.797    38.182    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         38.182    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                 32.499    

Slack (MET) :             32.573ns  (required time - arrival time)
  Source:                 vga_inst1/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 2.080ns (30.742%)  route 4.686ns (69.258%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.614    -0.926    vga_inst1/clk_out1
    SLICE_X64Y111        FDRE                                         r  vga_inst1/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  vga_inst1/h_cntr_reg_reg[2]/Q
                         net (fo=26, routed)          1.761     1.291    vga_inst1/h_cntr_reg_reg_n_0_[2]
    SLICE_X70Y111        LUT2 (Prop_lut2_I0_O)        0.124     1.415 r  vga_inst1/S_adr_region2[13]_i_35/O
                         net (fo=1, routed)           0.000     1.415    vga_inst1/S_adr_region2[13]_i_35_n_0
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.948 r  vga_inst1/S_adr_region2_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.948    vga_inst1/S_adr_region2_reg[13]_i_13_n_0
    SLICE_X70Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.105 r  vga_inst1/S_adr_region2_reg[13]_i_6/CO[1]
                         net (fo=4, routed)           0.822     2.927    ram_out/RAM_reg_2_i_16[0]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.360     3.287 r  ram_out/RAM_reg_2_i_31/O
                         net (fo=1, routed)           0.154     3.442    vga_inst1/RAM_reg_2_i_16
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.326     3.768 r  vga_inst1/RAM_reg_2_i_15/O
                         net (fo=28, routed)          1.314     5.082    vga_inst1/S_enM_vga_region2
    SLICE_X62Y107        LUT3 (Prop_lut3_I1_O)        0.124     5.206 r  vga_inst1/RAM_reg_2_i_6/O
                         net (fo=1, routed)           0.634     5.840    ram_out/ADDRBWRADDR[8]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.537    38.517    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKBWRCLK
                         clock pessimism              0.560    39.076    
                         clock uncertainty           -0.098    38.979    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    38.413    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         38.413    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                 32.573    

Slack (MET) :             32.576ns  (required time - arrival time)
  Source:                 vga_inst1/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 2.080ns (30.755%)  route 4.683ns (69.245%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.614    -0.926    vga_inst1/clk_out1
    SLICE_X64Y111        FDRE                                         r  vga_inst1/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  vga_inst1/h_cntr_reg_reg[2]/Q
                         net (fo=26, routed)          1.761     1.291    vga_inst1/h_cntr_reg_reg_n_0_[2]
    SLICE_X70Y111        LUT2 (Prop_lut2_I0_O)        0.124     1.415 r  vga_inst1/S_adr_region2[13]_i_35/O
                         net (fo=1, routed)           0.000     1.415    vga_inst1/S_adr_region2[13]_i_35_n_0
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.948 r  vga_inst1/S_adr_region2_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.948    vga_inst1/S_adr_region2_reg[13]_i_13_n_0
    SLICE_X70Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.105 r  vga_inst1/S_adr_region2_reg[13]_i_6/CO[1]
                         net (fo=4, routed)           0.822     2.927    ram_out/RAM_reg_2_i_16[0]
    SLICE_X69Y112        LUT4 (Prop_lut4_I1_O)        0.360     3.287 r  ram_out/RAM_reg_2_i_31/O
                         net (fo=1, routed)           0.154     3.442    vga_inst1/RAM_reg_2_i_16
    SLICE_X69Y112        LUT6 (Prop_lut6_I5_O)        0.326     3.768 r  vga_inst1/RAM_reg_2_i_15/O
                         net (fo=28, routed)          1.295     5.063    vga_inst1/S_enM_vga_region2
    SLICE_X62Y107        LUT3 (Prop_lut3_I1_O)        0.124     5.187 r  vga_inst1/RAM_reg_2_i_9/O
                         net (fo=1, routed)           0.650     5.837    ram_out/ADDRBWRADDR[5]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         1.537    38.517    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKBWRCLK
                         clock pessimism              0.560    39.076    
                         clock uncertainty           -0.098    38.979    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    38.413    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         38.413    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                 32.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.887%)  route 0.252ns (64.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.562    -0.602    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X64Y103        FDCE                                         r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[8]/Q
                         net (fo=1, routed)           0.252    -0.209    ram_out/RAM_reg_2_0[8]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.874    -0.799    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.341    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.932%)  route 0.218ns (57.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.562    -0.602    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X62Y104        FDCE                                         r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[0]/Q
                         net (fo=1, routed)           0.218    -0.220    ram_out/RAM_reg_2_0[0]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.874    -0.799    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKARDCLK
                         clock pessimism              0.254    -0.545    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.362    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.011%)  route 0.262ns (64.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.563    -0.601    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X64Y102        FDCE                                         r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[2]/Q
                         net (fo=1, routed)           0.262    -0.198    ram_out/RAM_reg_2_0[2]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.874    -0.799    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.341    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.320%)  route 0.282ns (66.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.562    -0.602    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X64Y104        FDCE                                         r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[10]/Q
                         net (fo=1, routed)           0.282    -0.179    ram_out/RAM_reg_2_0[10]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.874    -0.799    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.341    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.308%)  route 0.282ns (66.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.562    -0.602    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X64Y104        FDCE                                         r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[12]/Q
                         net (fo=1, routed)           0.282    -0.179    ram_out/RAM_reg_2_0[12]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.874    -0.799    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.341    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.152%)  route 0.284ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.562    -0.602    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X64Y104        FDCE                                         r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[11]/Q
                         net (fo=1, routed)           0.284    -0.177    ram_out/RAM_reg_2_0[11]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.874    -0.799    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.341    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.262%)  route 0.296ns (67.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.562    -0.602    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X64Y103        FDCE                                         r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[7]/Q
                         net (fo=1, routed)           0.296    -0.165    ram_out/RAM_reg_2_0[7]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.874    -0.799    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.341    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix11_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix12_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.701%)  route 0.122ns (46.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.562    -0.602    sobelProc_inst1/operativeUnit_1/regUnit_1/clk_out1
    SLICE_X71Y106        FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix11_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix11_reg[5]/Q
                         net (fo=5, routed)           0.122    -0.340    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix11[5]
    SLICE_X69Y107        FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix12_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.833    -0.840    sobelProc_inst1/operativeUnit_1/regUnit_1/clk_out1
    SLICE_X69Y107        FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix12_reg[5]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X69Y107        FDCE (Hold_fdce_C_D)         0.070    -0.517    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix12_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_inst1/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst1/v_sync_reg_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.554    -0.610    vga_inst1/clk_out1
    SLICE_X68Y119        FDRE                                         r  vga_inst1/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  vga_inst1/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.121    -0.348    vga_inst1/v_sync_reg
    SLICE_X68Y120        FDRE                                         r  vga_inst1/v_sync_reg_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.823    -0.850    vga_inst1/clk_out1
    SLICE_X68Y120        FDRE                                         r  vga_inst1/v_sync_reg_dly_reg/C
                         clock pessimism              0.253    -0.597    
    SLICE_X68Y120        FDRE (Hold_fdre_C_D)         0.070    -0.527    vga_inst1/v_sync_reg_dly_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.955%)  route 0.300ns (68.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.563    -0.601    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X64Y102        FDCE                                         r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_reg[3]/Q
                         net (fo=1, routed)           0.300    -0.160    ram_out/RAM_reg_2_0[3]
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=229, routed)         0.874    -0.799    ram_out/clk_out1
    RAMB36_X1Y21         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.341    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_vga_25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y21     ram_out/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     rom_in/O_dout_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y20     rom_in/O_dout_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y19     rom_in/O_dout_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y19     rom_in/O_dout_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y21     ram_out/RAM_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y107    RAM_reg_2_i_16/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y108    RAM_reg_2_i_17/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y107    RAM_reg_2_i_16/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y108    RAM_reg_2_i_17/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y108    RAM_reg_2_i_18/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    RAM_reg_2_i_19/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y108    RAM_reg_2_i_20/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    RAM_reg_2_i_21/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    RAM_reg_2_i_22/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    RAM_reg_2_i_23/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y107    RAM_reg_2_i_24/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y107    RAM_reg_2_i_26/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y107    RAM_reg_2_i_16/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y108    RAM_reg_2_i_17/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y108    RAM_reg_2_i_18/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    RAM_reg_2_i_19/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y108    RAM_reg_2_i_20/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    RAM_reg_2_i_21/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    RAM_reg_2_i_22/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    RAM_reg_2_i_23/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y107    RAM_reg_2_i_24/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y106    RAM_reg_2_i_25/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_vga_25MHz
  To Clock:  clkfbout_clk_wiz_vga_25MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_vga_25MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKFBOUT



