
cr95test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000680c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002f5c  080068cc  080068cc  000168cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009828  08009828  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  08009828  08009828  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009828  08009828  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009828  08009828  00019828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800982c  0800982c  0001982c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08009830  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006ac  2000008c  080098bc  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000738  080098bc  00020738  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000df45  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024a3  00000000  00000000  0002dff9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b78  00000000  00000000  000304a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000aa8  00000000  00000000  00031018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000308a  00000000  00000000  00031ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f375  00000000  00000000  00034b4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005fac0  00000000  00000000  00043ebf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000a397f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034d0  00000000  00000000  000a39d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000008c 	.word	0x2000008c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080068b4 	.word	0x080068b4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000090 	.word	0x20000090
 8000104:	080068b4 	.word	0x080068b4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char const *buf, int n)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b084      	sub	sp, #16
 8000248:	af00      	add	r7, sp, #0
 800024a:	60f8      	str	r0, [r7, #12]
 800024c:	60b9      	str	r1, [r7, #8]
 800024e:	607a      	str	r2, [r7, #4]
    if (printf_en) HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 8000250:	4b08      	ldr	r3, [pc, #32]	; (8000274 <_write+0x30>)
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	2b00      	cmp	r3, #0
 8000256:	d007      	beq.n	8000268 <_write+0x24>
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	b29a      	uxth	r2, r3
 800025c:	2301      	movs	r3, #1
 800025e:	425b      	negs	r3, r3
 8000260:	68b9      	ldr	r1, [r7, #8]
 8000262:	4805      	ldr	r0, [pc, #20]	; (8000278 <_write+0x34>)
 8000264:	f004 fa06 	bl	8004674 <HAL_UART_Transmit>
    return n;
 8000268:	687b      	ldr	r3, [r7, #4]
}
 800026a:	0018      	movs	r0, r3
 800026c:	46bd      	mov	sp, r7
 800026e:	b004      	add	sp, #16
 8000270:	bd80      	pop	{r7, pc}
 8000272:	46c0      	nop			; (mov r8, r8)
 8000274:	20000018 	.word	0x20000018
 8000278:	2000069c 	.word	0x2000069c

0800027c <cr95write>:

void cr95write(const uint8_t *data, uint8_t length)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	b082      	sub	sp, #8
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]
 8000284:	000a      	movs	r2, r1
 8000286:	1cfb      	adds	r3, r7, #3
 8000288:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&huart1, (uint8_t *)(data), length, HAL_MAX_DELAY);
 800028a:	1cfb      	adds	r3, r7, #3
 800028c:	781b      	ldrb	r3, [r3, #0]
 800028e:	b29a      	uxth	r2, r3
 8000290:	2301      	movs	r3, #1
 8000292:	425b      	negs	r3, r3
 8000294:	6879      	ldr	r1, [r7, #4]
 8000296:	4803      	ldr	r0, [pc, #12]	; (80002a4 <cr95write+0x28>)
 8000298:	f004 f9ec 	bl	8004674 <HAL_UART_Transmit>
}
 800029c:	46c0      	nop			; (mov r8, r8)
 800029e:	46bd      	mov	sp, r7
 80002a0:	b002      	add	sp, #8
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	20000618 	.word	0x20000618

080002a8 <cr95read>:

uint8_t cr95read(uint8_t *data, uint8_t *length)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b086      	sub	sp, #24
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
 80002b0:	6039      	str	r1, [r7, #0]
	uint32_t timeout = HAL_GetTick();
 80002b2:	f002 f9c1 	bl	8002638 <HAL_GetTick>
 80002b6:	0003      	movs	r3, r0
 80002b8:	613b      	str	r3, [r7, #16]

	do {
		if (HAL_GetTick() - timeout > NFC_TIMEOUT) return 0xFF; // timeout
 80002ba:	f002 f9bd 	bl	8002638 <HAL_GetTick>
 80002be:	0002      	movs	r2, r0
 80002c0:	693b      	ldr	r3, [r7, #16]
 80002c2:	1ad2      	subs	r2, r2, r3
 80002c4:	23fa      	movs	r3, #250	; 0xfa
 80002c6:	009b      	lsls	r3, r3, #2
 80002c8:	429a      	cmp	r2, r3
 80002ca:	d901      	bls.n	80002d0 <cr95read+0x28>
 80002cc:	23ff      	movs	r3, #255	; 0xff
 80002ce:	e098      	b.n	8000402 <cr95read+0x15a>
	} while (nfc_rx_read_ptr == nfc_rx_write_ptr);
 80002d0:	4b4e      	ldr	r3, [pc, #312]	; (800040c <cr95read+0x164>)
 80002d2:	881b      	ldrh	r3, [r3, #0]
 80002d4:	b29b      	uxth	r3, r3
 80002d6:	0019      	movs	r1, r3
 80002d8:	4b4d      	ldr	r3, [pc, #308]	; (8000410 <cr95read+0x168>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	685b      	ldr	r3, [r3, #4]
 80002de:	2240      	movs	r2, #64	; 0x40
 80002e0:	1ad3      	subs	r3, r2, r3
 80002e2:	4299      	cmp	r1, r3
 80002e4:	d0e9      	beq.n	80002ba <cr95read+0x12>
	uint8_t resp = nfc_rx_buf[nfc_rx_read_ptr];
 80002e6:	4b49      	ldr	r3, [pc, #292]	; (800040c <cr95read+0x164>)
 80002e8:	881b      	ldrh	r3, [r3, #0]
 80002ea:	b29b      	uxth	r3, r3
 80002ec:	0019      	movs	r1, r3
 80002ee:	230f      	movs	r3, #15
 80002f0:	18fb      	adds	r3, r7, r3
 80002f2:	4a48      	ldr	r2, [pc, #288]	; (8000414 <cr95read+0x16c>)
 80002f4:	5c52      	ldrb	r2, [r2, r1]
 80002f6:	701a      	strb	r2, [r3, #0]
    if (++nfc_rx_read_ptr >= RX_BUFFER_LEN) nfc_rx_read_ptr = 0; // increase read pointer
 80002f8:	4b44      	ldr	r3, [pc, #272]	; (800040c <cr95read+0x164>)
 80002fa:	881b      	ldrh	r3, [r3, #0]
 80002fc:	b29b      	uxth	r3, r3
 80002fe:	3301      	adds	r3, #1
 8000300:	b29b      	uxth	r3, r3
 8000302:	4a42      	ldr	r2, [pc, #264]	; (800040c <cr95read+0x164>)
 8000304:	1c19      	adds	r1, r3, #0
 8000306:	8011      	strh	r1, [r2, #0]
 8000308:	2b3f      	cmp	r3, #63	; 0x3f
 800030a:	d902      	bls.n	8000312 <cr95read+0x6a>
 800030c:	4b3f      	ldr	r3, [pc, #252]	; (800040c <cr95read+0x164>)
 800030e:	2200      	movs	r2, #0
 8000310:	801a      	strh	r2, [r3, #0]

    if (resp == 0x55) return resp;
 8000312:	220f      	movs	r2, #15
 8000314:	18bb      	adds	r3, r7, r2
 8000316:	781b      	ldrb	r3, [r3, #0]
 8000318:	2b55      	cmp	r3, #85	; 0x55
 800031a:	d102      	bne.n	8000322 <cr95read+0x7a>
 800031c:	18bb      	adds	r3, r7, r2
 800031e:	781b      	ldrb	r3, [r3, #0]
 8000320:	e06f      	b.n	8000402 <cr95read+0x15a>

	do {
		if (HAL_GetTick() - timeout > NFC_TIMEOUT) return 0xFF; // timeout
 8000322:	f002 f989 	bl	8002638 <HAL_GetTick>
 8000326:	0002      	movs	r2, r0
 8000328:	693b      	ldr	r3, [r7, #16]
 800032a:	1ad2      	subs	r2, r2, r3
 800032c:	23fa      	movs	r3, #250	; 0xfa
 800032e:	009b      	lsls	r3, r3, #2
 8000330:	429a      	cmp	r2, r3
 8000332:	d901      	bls.n	8000338 <cr95read+0x90>
 8000334:	23ff      	movs	r3, #255	; 0xff
 8000336:	e064      	b.n	8000402 <cr95read+0x15a>
	} while (nfc_rx_read_ptr == nfc_rx_write_ptr);
 8000338:	4b34      	ldr	r3, [pc, #208]	; (800040c <cr95read+0x164>)
 800033a:	881b      	ldrh	r3, [r3, #0]
 800033c:	b29b      	uxth	r3, r3
 800033e:	0019      	movs	r1, r3
 8000340:	4b33      	ldr	r3, [pc, #204]	; (8000410 <cr95read+0x168>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	685b      	ldr	r3, [r3, #4]
 8000346:	2240      	movs	r2, #64	; 0x40
 8000348:	1ad3      	subs	r3, r2, r3
 800034a:	4299      	cmp	r1, r3
 800034c:	d0e9      	beq.n	8000322 <cr95read+0x7a>
	uint8_t len = nfc_rx_buf[nfc_rx_read_ptr];
 800034e:	4b2f      	ldr	r3, [pc, #188]	; (800040c <cr95read+0x164>)
 8000350:	881b      	ldrh	r3, [r3, #0]
 8000352:	b29b      	uxth	r3, r3
 8000354:	0019      	movs	r1, r3
 8000356:	2317      	movs	r3, #23
 8000358:	18fb      	adds	r3, r7, r3
 800035a:	4a2e      	ldr	r2, [pc, #184]	; (8000414 <cr95read+0x16c>)
 800035c:	5c52      	ldrb	r2, [r2, r1]
 800035e:	701a      	strb	r2, [r3, #0]
    if (++nfc_rx_read_ptr >= RX_BUFFER_LEN) nfc_rx_read_ptr = 0; // increase read pointer
 8000360:	4b2a      	ldr	r3, [pc, #168]	; (800040c <cr95read+0x164>)
 8000362:	881b      	ldrh	r3, [r3, #0]
 8000364:	b29b      	uxth	r3, r3
 8000366:	3301      	adds	r3, #1
 8000368:	b29b      	uxth	r3, r3
 800036a:	4a28      	ldr	r2, [pc, #160]	; (800040c <cr95read+0x164>)
 800036c:	1c19      	adds	r1, r3, #0
 800036e:	8011      	strh	r1, [r2, #0]
 8000370:	2b3f      	cmp	r3, #63	; 0x3f
 8000372:	d902      	bls.n	800037a <cr95read+0xd2>
 8000374:	4b25      	ldr	r3, [pc, #148]	; (800040c <cr95read+0x164>)
 8000376:	2200      	movs	r2, #0
 8000378:	801a      	strh	r2, [r3, #0]

    if (length) *length = len;
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d035      	beq.n	80003ec <cr95read+0x144>
 8000380:	683b      	ldr	r3, [r7, #0]
 8000382:	2217      	movs	r2, #23
 8000384:	18ba      	adds	r2, r7, r2
 8000386:	7812      	ldrb	r2, [r2, #0]
 8000388:	701a      	strb	r2, [r3, #0]
    while (len--) {
 800038a:	e02f      	b.n	80003ec <cr95read+0x144>
    	do {
    		if (HAL_GetTick() - timeout > NFC_TIMEOUT) return 0xFF; // timeout
 800038c:	f002 f954 	bl	8002638 <HAL_GetTick>
 8000390:	0002      	movs	r2, r0
 8000392:	693b      	ldr	r3, [r7, #16]
 8000394:	1ad2      	subs	r2, r2, r3
 8000396:	23fa      	movs	r3, #250	; 0xfa
 8000398:	009b      	lsls	r3, r3, #2
 800039a:	429a      	cmp	r2, r3
 800039c:	d901      	bls.n	80003a2 <cr95read+0xfa>
 800039e:	23ff      	movs	r3, #255	; 0xff
 80003a0:	e02f      	b.n	8000402 <cr95read+0x15a>
    	} while (nfc_rx_read_ptr == nfc_rx_write_ptr);
 80003a2:	4b1a      	ldr	r3, [pc, #104]	; (800040c <cr95read+0x164>)
 80003a4:	881b      	ldrh	r3, [r3, #0]
 80003a6:	b29b      	uxth	r3, r3
 80003a8:	0019      	movs	r1, r3
 80003aa:	4b19      	ldr	r3, [pc, #100]	; (8000410 <cr95read+0x168>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	685b      	ldr	r3, [r3, #4]
 80003b0:	2240      	movs	r2, #64	; 0x40
 80003b2:	1ad3      	subs	r3, r2, r3
 80003b4:	4299      	cmp	r1, r3
 80003b6:	d0e9      	beq.n	800038c <cr95read+0xe4>
    	if (data) *data++ = nfc_rx_buf[nfc_rx_read_ptr];
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d009      	beq.n	80003d2 <cr95read+0x12a>
 80003be:	4b13      	ldr	r3, [pc, #76]	; (800040c <cr95read+0x164>)
 80003c0:	881b      	ldrh	r3, [r3, #0]
 80003c2:	b29b      	uxth	r3, r3
 80003c4:	0019      	movs	r1, r3
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	1c5a      	adds	r2, r3, #1
 80003ca:	607a      	str	r2, [r7, #4]
 80003cc:	4a11      	ldr	r2, [pc, #68]	; (8000414 <cr95read+0x16c>)
 80003ce:	5c52      	ldrb	r2, [r2, r1]
 80003d0:	701a      	strb	r2, [r3, #0]
        if (++nfc_rx_read_ptr >= RX_BUFFER_LEN) nfc_rx_read_ptr = 0; // increase read pointer
 80003d2:	4b0e      	ldr	r3, [pc, #56]	; (800040c <cr95read+0x164>)
 80003d4:	881b      	ldrh	r3, [r3, #0]
 80003d6:	b29b      	uxth	r3, r3
 80003d8:	3301      	adds	r3, #1
 80003da:	b29b      	uxth	r3, r3
 80003dc:	4a0b      	ldr	r2, [pc, #44]	; (800040c <cr95read+0x164>)
 80003de:	1c19      	adds	r1, r3, #0
 80003e0:	8011      	strh	r1, [r2, #0]
 80003e2:	2b3f      	cmp	r3, #63	; 0x3f
 80003e4:	d902      	bls.n	80003ec <cr95read+0x144>
 80003e6:	4b09      	ldr	r3, [pc, #36]	; (800040c <cr95read+0x164>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	801a      	strh	r2, [r3, #0]
    while (len--) {
 80003ec:	2217      	movs	r2, #23
 80003ee:	18bb      	adds	r3, r7, r2
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	18ba      	adds	r2, r7, r2
 80003f4:	1e59      	subs	r1, r3, #1
 80003f6:	7011      	strb	r1, [r2, #0]
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d1c7      	bne.n	800038c <cr95read+0xe4>
    }

    return resp;
 80003fc:	230f      	movs	r3, #15
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	781b      	ldrb	r3, [r3, #0]
}
 8000402:	0018      	movs	r0, r3
 8000404:	46bd      	mov	sp, r7
 8000406:	b006      	add	sp, #24
 8000408:	bd80      	pop	{r7, pc}
 800040a:	46c0      	nop			; (mov r8, r8)
 800040c:	2000012c 	.word	0x2000012c
 8000410:	200005d4 	.word	0x200005d4
 8000414:	200000ec 	.word	0x200000ec

08000418 <cr95_wakeup>:

static void cr95_wakeup(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0
	const uint8_t wakeup = 0;
 800041e:	1dfb      	adds	r3, r7, #7
 8000420:	2200      	movs	r2, #0
 8000422:	701a      	strb	r2, [r3, #0]
	cr95write(&wakeup, 1);
 8000424:	1dfb      	adds	r3, r7, #7
 8000426:	2101      	movs	r1, #1
 8000428:	0018      	movs	r0, r3
 800042a:	f7ff ff27 	bl	800027c <cr95write>
	printf("WAKEUP sent\n");
 800042e:	4b04      	ldr	r3, [pc, #16]	; (8000440 <cr95_wakeup+0x28>)
 8000430:	0018      	movs	r0, r3
 8000432:	f004 ff93 	bl	800535c <puts>
}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	46bd      	mov	sp, r7
 800043a:	b002      	add	sp, #8
 800043c:	bd80      	pop	{r7, pc}
 800043e:	46c0      	nop			; (mov r8, r8)
 8000440:	080068cc 	.word	0x080068cc

08000444 <cr95_idle>:

static void cr95_idle(uint8_t mode)
{
 8000444:	b5b0      	push	{r4, r5, r7, lr}
 8000446:	b086      	sub	sp, #24
 8000448:	af00      	add	r7, sp, #0
 800044a:	0002      	movs	r2, r0
 800044c:	1dfb      	adds	r3, r7, #7
 800044e:	701a      	strb	r2, [r3, #0]
	uint8_t cmd_idle[] =  		{ 0x07, 0x0E, 0x0A, 0x21, 0x00, 0x79, 0x01, 0x18, 0x00, 0x20, 0x60, 0x60, 0x00, 0x00, 0x3F, 0x08 };
 8000450:	2108      	movs	r1, #8
 8000452:	187b      	adds	r3, r7, r1
 8000454:	4a15      	ldr	r2, [pc, #84]	; (80004ac <cr95_idle+0x68>)
 8000456:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000458:	c331      	stmia	r3!, {r0, r4, r5}
 800045a:	6812      	ldr	r2, [r2, #0]
 800045c:	601a      	str	r2, [r3, #0]

	if (mode == 1) cmd_idle[2] = 0x08;   // Hibernate
 800045e:	1dfb      	adds	r3, r7, #7
 8000460:	781b      	ldrb	r3, [r3, #0]
 8000462:	2b01      	cmp	r3, #1
 8000464:	d103      	bne.n	800046e <cr95_idle+0x2a>
 8000466:	187b      	adds	r3, r7, r1
 8000468:	2208      	movs	r2, #8
 800046a:	709a      	strb	r2, [r3, #2]
 800046c:	e003      	b.n	8000476 <cr95_idle+0x32>
	else cmd_idle[2] = 0x0A;             // TagDetect
 800046e:	2308      	movs	r3, #8
 8000470:	18fb      	adds	r3, r7, r3
 8000472:	220a      	movs	r2, #10
 8000474:	709a      	strb	r2, [r3, #2]

	cmd_idle[12] = DacDataRef - 8;
 8000476:	4b0e      	ldr	r3, [pc, #56]	; (80004b0 <cr95_idle+0x6c>)
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	3b08      	subs	r3, #8
 800047c:	b2da      	uxtb	r2, r3
 800047e:	2108      	movs	r1, #8
 8000480:	187b      	adds	r3, r7, r1
 8000482:	731a      	strb	r2, [r3, #12]
	cmd_idle[13] = DacDataRef + 8;
 8000484:	4b0a      	ldr	r3, [pc, #40]	; (80004b0 <cr95_idle+0x6c>)
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	3308      	adds	r3, #8
 800048a:	b2da      	uxtb	r2, r3
 800048c:	187b      	adds	r3, r7, r1
 800048e:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_idle, sizeof(cmd_idle));
 8000490:	187b      	adds	r3, r7, r1
 8000492:	2110      	movs	r1, #16
 8000494:	0018      	movs	r0, r3
 8000496:	f7ff fef1 	bl	800027c <cr95write>
	printf("IDLE sent\n");
 800049a:	4b06      	ldr	r3, [pc, #24]	; (80004b4 <cr95_idle+0x70>)
 800049c:	0018      	movs	r0, r3
 800049e:	f004 ff5d 	bl	800535c <puts>
}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	46bd      	mov	sp, r7
 80004a6:	b006      	add	sp, #24
 80004a8:	bdb0      	pop	{r4, r5, r7, pc}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	080068e4 	.word	0x080068e4
 80004b0:	2000012e 	.word	0x2000012e
 80004b4:	080068d8 	.word	0x080068d8

080004b8 <cr95_init14>:

static void cr95_init14(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b086      	sub	sp, #24
 80004bc:	af00      	add	r7, sp, #0
	const uint8_t cmd_init1[] = { 0x02, 0x02, 0x02, 0x00 };
 80004be:	2014      	movs	r0, #20
 80004c0:	183b      	adds	r3, r7, r0
 80004c2:	4a26      	ldr	r2, [pc, #152]	; (800055c <cr95_init14+0xa4>)
 80004c4:	601a      	str	r2, [r3, #0]
	const uint8_t cmd_init2[] = { 0x09, 0x04, 0x68, 0x01, 0x01, 0xD1 };
 80004c6:	230c      	movs	r3, #12
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	4a25      	ldr	r2, [pc, #148]	; (8000560 <cr95_init14+0xa8>)
 80004cc:	6811      	ldr	r1, [r2, #0]
 80004ce:	6019      	str	r1, [r3, #0]
 80004d0:	8892      	ldrh	r2, [r2, #4]
 80004d2:	809a      	strh	r2, [r3, #4]
	const uint8_t cmd_init3[] = { 0x09, 0x04, 0x3A, 0x00, 0x58, 0x04 };
 80004d4:	1d3b      	adds	r3, r7, #4
 80004d6:	4a23      	ldr	r2, [pc, #140]	; (8000564 <cr95_init14+0xac>)
 80004d8:	6811      	ldr	r1, [r2, #0]
 80004da:	6019      	str	r1, [r3, #0]
 80004dc:	8892      	ldrh	r2, [r2, #4]
 80004de:	809a      	strh	r2, [r3, #4]


	cr95write(cmd_init1, sizeof(cmd_init1));
 80004e0:	183b      	adds	r3, r7, r0
 80004e2:	2104      	movs	r1, #4
 80004e4:	0018      	movs	r0, r3
 80004e6:	f7ff fec9 	bl	800027c <cr95write>
	printf("Initiation of 14 %s", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 80004ea:	2100      	movs	r1, #0
 80004ec:	2000      	movs	r0, #0
 80004ee:	f7ff fedb 	bl	80002a8 <cr95read>
 80004f2:	1e03      	subs	r3, r0, #0
 80004f4:	d101      	bne.n	80004fa <cr95_init14+0x42>
 80004f6:	4b1c      	ldr	r3, [pc, #112]	; (8000568 <cr95_init14+0xb0>)
 80004f8:	e000      	b.n	80004fc <cr95_init14+0x44>
 80004fa:	4b1c      	ldr	r3, [pc, #112]	; (800056c <cr95_init14+0xb4>)
 80004fc:	4a1c      	ldr	r2, [pc, #112]	; (8000570 <cr95_init14+0xb8>)
 80004fe:	0019      	movs	r1, r3
 8000500:	0010      	movs	r0, r2
 8000502:	f004 fe8b 	bl	800521c <iprintf>
	cr95write(cmd_init2, sizeof(cmd_init2));
 8000506:	230c      	movs	r3, #12
 8000508:	18fb      	adds	r3, r7, r3
 800050a:	2106      	movs	r1, #6
 800050c:	0018      	movs	r0, r3
 800050e:	f7ff feb5 	bl	800027c <cr95write>
	printf(" %s", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 8000512:	2100      	movs	r1, #0
 8000514:	2000      	movs	r0, #0
 8000516:	f7ff fec7 	bl	80002a8 <cr95read>
 800051a:	1e03      	subs	r3, r0, #0
 800051c:	d101      	bne.n	8000522 <cr95_init14+0x6a>
 800051e:	4b12      	ldr	r3, [pc, #72]	; (8000568 <cr95_init14+0xb0>)
 8000520:	e000      	b.n	8000524 <cr95_init14+0x6c>
 8000522:	4b12      	ldr	r3, [pc, #72]	; (800056c <cr95_init14+0xb4>)
 8000524:	4a13      	ldr	r2, [pc, #76]	; (8000574 <cr95_init14+0xbc>)
 8000526:	0019      	movs	r1, r3
 8000528:	0010      	movs	r0, r2
 800052a:	f004 fe77 	bl	800521c <iprintf>
	cr95write(cmd_init3, sizeof(cmd_init3));
 800052e:	1d3b      	adds	r3, r7, #4
 8000530:	2106      	movs	r1, #6
 8000532:	0018      	movs	r0, r3
 8000534:	f7ff fea2 	bl	800027c <cr95write>
	printf(" %s\n", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 8000538:	2100      	movs	r1, #0
 800053a:	2000      	movs	r0, #0
 800053c:	f7ff feb4 	bl	80002a8 <cr95read>
 8000540:	1e03      	subs	r3, r0, #0
 8000542:	d101      	bne.n	8000548 <cr95_init14+0x90>
 8000544:	4b08      	ldr	r3, [pc, #32]	; (8000568 <cr95_init14+0xb0>)
 8000546:	e000      	b.n	800054a <cr95_init14+0x92>
 8000548:	4b08      	ldr	r3, [pc, #32]	; (800056c <cr95_init14+0xb4>)
 800054a:	4a0b      	ldr	r2, [pc, #44]	; (8000578 <cr95_init14+0xc0>)
 800054c:	0019      	movs	r1, r3
 800054e:	0010      	movs	r0, r2
 8000550:	f004 fe64 	bl	800521c <iprintf>
}
 8000554:	46c0      	nop			; (mov r8, r8)
 8000556:	46bd      	mov	sp, r7
 8000558:	b006      	add	sp, #24
 800055a:	bd80      	pop	{r7, pc}
 800055c:	00020202 	.word	0x00020202
 8000560:	0800691c 	.word	0x0800691c
 8000564:	08006924 	.word	0x08006924
 8000568:	080068f4 	.word	0x080068f4
 800056c:	080068f8 	.word	0x080068f8
 8000570:	080068fc 	.word	0x080068fc
 8000574:	08006910 	.word	0x08006910
 8000578:	08006914 	.word	0x08006914

0800057c <cr95_init15>:

static void cr95_init15(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
	const uint8_t cmd_init1_15[] = { 0x02, 0x02, 0x01, 0x03 };
 8000582:	200c      	movs	r0, #12
 8000584:	183b      	adds	r3, r7, r0
 8000586:	4a19      	ldr	r2, [pc, #100]	; (80005ec <cr95_init15+0x70>)
 8000588:	601a      	str	r2, [r3, #0]
	const uint8_t cmd_init2_15[] = { 0x09, 0x04, 0x68, 0x01, 0x01, 0xD0 };
 800058a:	1d3b      	adds	r3, r7, #4
 800058c:	4a18      	ldr	r2, [pc, #96]	; (80005f0 <cr95_init15+0x74>)
 800058e:	6811      	ldr	r1, [r2, #0]
 8000590:	6019      	str	r1, [r3, #0]
 8000592:	8892      	ldrh	r2, [r2, #4]
 8000594:	809a      	strh	r2, [r3, #4]

	cr95write(cmd_init1_15, sizeof(cmd_init1_15));
 8000596:	183b      	adds	r3, r7, r0
 8000598:	2104      	movs	r1, #4
 800059a:	0018      	movs	r0, r3
 800059c:	f7ff fe6e 	bl	800027c <cr95write>
	printf("Initiation of 15 %s", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 80005a0:	2100      	movs	r1, #0
 80005a2:	2000      	movs	r0, #0
 80005a4:	f7ff fe80 	bl	80002a8 <cr95read>
 80005a8:	1e03      	subs	r3, r0, #0
 80005aa:	d101      	bne.n	80005b0 <cr95_init15+0x34>
 80005ac:	4b11      	ldr	r3, [pc, #68]	; (80005f4 <cr95_init15+0x78>)
 80005ae:	e000      	b.n	80005b2 <cr95_init15+0x36>
 80005b0:	4b11      	ldr	r3, [pc, #68]	; (80005f8 <cr95_init15+0x7c>)
 80005b2:	4a12      	ldr	r2, [pc, #72]	; (80005fc <cr95_init15+0x80>)
 80005b4:	0019      	movs	r1, r3
 80005b6:	0010      	movs	r0, r2
 80005b8:	f004 fe30 	bl	800521c <iprintf>
	cr95write(cmd_init2_15, sizeof(cmd_init2_15));
 80005bc:	1d3b      	adds	r3, r7, #4
 80005be:	2106      	movs	r1, #6
 80005c0:	0018      	movs	r0, r3
 80005c2:	f7ff fe5b 	bl	800027c <cr95write>
	printf(" %s\n", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 80005c6:	2100      	movs	r1, #0
 80005c8:	2000      	movs	r0, #0
 80005ca:	f7ff fe6d 	bl	80002a8 <cr95read>
 80005ce:	1e03      	subs	r3, r0, #0
 80005d0:	d101      	bne.n	80005d6 <cr95_init15+0x5a>
 80005d2:	4b08      	ldr	r3, [pc, #32]	; (80005f4 <cr95_init15+0x78>)
 80005d4:	e000      	b.n	80005d8 <cr95_init15+0x5c>
 80005d6:	4b08      	ldr	r3, [pc, #32]	; (80005f8 <cr95_init15+0x7c>)
 80005d8:	4a09      	ldr	r2, [pc, #36]	; (8000600 <cr95_init15+0x84>)
 80005da:	0019      	movs	r1, r3
 80005dc:	0010      	movs	r0, r2
 80005de:	f004 fe1d 	bl	800521c <iprintf>
}
 80005e2:	46c0      	nop			; (mov r8, r8)
 80005e4:	46bd      	mov	sp, r7
 80005e6:	b004      	add	sp, #16
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	46c0      	nop			; (mov r8, r8)
 80005ec:	03010202 	.word	0x03010202
 80005f0:	08006940 	.word	0x08006940
 80005f4:	080068f4 	.word	0x080068f4
 80005f8:	080068f8 	.word	0x080068f8
 80005fc:	0800692c 	.word	0x0800692c
 8000600:	08006914 	.word	0x08006914

08000604 <cr95_read>:

static void cr95_read(void)
{
 8000604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000606:	46ce      	mov	lr, r9
 8000608:	4647      	mov	r7, r8
 800060a:	b580      	push	{r7, lr}
 800060c:	b09d      	sub	sp, #116	; 0x74
 800060e:	af06      	add	r7, sp, #24
	const uint8_t cmd_reqa[] =  { 0x04, 0x02, 0x26, 0x07 };
 8000610:	204c      	movs	r0, #76	; 0x4c
 8000612:	183b      	adds	r3, r7, r0
 8000614:	4ae1      	ldr	r2, [pc, #900]	; (800099c <cr95_read+0x398>)
 8000616:	601a      	str	r2, [r3, #0]
	const uint8_t cmd_acl1[] =  { 0x04, 0x03, 0x93, 0x20, 0x08 };
 8000618:	2344      	movs	r3, #68	; 0x44
 800061a:	18fb      	adds	r3, r7, r3
 800061c:	4ae0      	ldr	r2, [pc, #896]	; (80009a0 <cr95_read+0x39c>)
 800061e:	6811      	ldr	r1, [r2, #0]
 8000620:	6019      	str	r1, [r3, #0]
 8000622:	7912      	ldrb	r2, [r2, #4]
 8000624:	711a      	strb	r2, [r3, #4]
	const uint8_t cmd_acl2[] =  { 0x04, 0x03, 0x95, 0x20, 0x08 };
 8000626:	233c      	movs	r3, #60	; 0x3c
 8000628:	18fb      	adds	r3, r7, r3
 800062a:	4ade      	ldr	r2, [pc, #888]	; (80009a4 <cr95_read+0x3a0>)
 800062c:	6811      	ldr	r1, [r2, #0]
 800062e:	6019      	str	r1, [r3, #0]
 8000630:	7912      	ldrb	r2, [r2, #4]
 8000632:	711a      	strb	r2, [r3, #4]

	uint8_t data[8];
	uint8_t saved_data[10] =  { 0x04, 0x08, 0x93, 0x70, 0x00, 0x00, 0x00, 0x00,  0x00, 0x28};
 8000634:	2328      	movs	r3, #40	; 0x28
 8000636:	18fb      	adds	r3, r7, r3
 8000638:	4adb      	ldr	r2, [pc, #876]	; (80009a8 <cr95_read+0x3a4>)
 800063a:	ca12      	ldmia	r2!, {r1, r4}
 800063c:	c312      	stmia	r3!, {r1, r4}
 800063e:	8812      	ldrh	r2, [r2, #0]
 8000640:	801a      	strh	r2, [r3, #0]
	char uid[32];
	uint8_t len;


	cr95write(cmd_reqa, sizeof(cmd_reqa));
 8000642:	183b      	adds	r3, r7, r0
 8000644:	2104      	movs	r1, #4
 8000646:	0018      	movs	r0, r3
 8000648:	f7ff fe18 	bl	800027c <cr95write>
	if (cr95read(data, &len) == 0x80) {
 800064c:	1dfa      	adds	r2, r7, #7
 800064e:	2334      	movs	r3, #52	; 0x34
 8000650:	18fb      	adds	r3, r7, r3
 8000652:	0011      	movs	r1, r2
 8000654:	0018      	movs	r0, r3
 8000656:	f7ff fe27 	bl	80002a8 <cr95read>
 800065a:	0003      	movs	r3, r0
 800065c:	2b80      	cmp	r3, #128	; 0x80
 800065e:	d000      	beq.n	8000662 <cr95_read+0x5e>
 8000660:	e222      	b.n	8000aa8 <cr95_read+0x4a4>
		printf("ATQA =");
 8000662:	4bd2      	ldr	r3, [pc, #840]	; (80009ac <cr95_read+0x3a8>)
 8000664:	0018      	movs	r0, r3
 8000666:	f004 fdd9 	bl	800521c <iprintf>
		for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 800066a:	2357      	movs	r3, #87	; 0x57
 800066c:	18fb      	adds	r3, r7, r3
 800066e:	2200      	movs	r2, #0
 8000670:	701a      	strb	r2, [r3, #0]
 8000672:	e010      	b.n	8000696 <cr95_read+0x92>
 8000674:	2457      	movs	r4, #87	; 0x57
 8000676:	193b      	adds	r3, r7, r4
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	2234      	movs	r2, #52	; 0x34
 800067c:	18ba      	adds	r2, r7, r2
 800067e:	5cd3      	ldrb	r3, [r2, r3]
 8000680:	001a      	movs	r2, r3
 8000682:	4bcb      	ldr	r3, [pc, #812]	; (80009b0 <cr95_read+0x3ac>)
 8000684:	0011      	movs	r1, r2
 8000686:	0018      	movs	r0, r3
 8000688:	f004 fdc8 	bl	800521c <iprintf>
 800068c:	193b      	adds	r3, r7, r4
 800068e:	781a      	ldrb	r2, [r3, #0]
 8000690:	193b      	adds	r3, r7, r4
 8000692:	3201      	adds	r2, #1
 8000694:	701a      	strb	r2, [r3, #0]
 8000696:	1dfb      	adds	r3, r7, #7
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	2257      	movs	r2, #87	; 0x57
 800069c:	18ba      	adds	r2, r7, r2
 800069e:	7812      	ldrb	r2, [r2, #0]
 80006a0:	429a      	cmp	r2, r3
 80006a2:	d3e7      	bcc.n	8000674 <cr95_read+0x70>
		printf("\n");
 80006a4:	200a      	movs	r0, #10
 80006a6:	f004 fdd3 	bl	8005250 <putchar>

    	sprintf(uid, "UID=");
 80006aa:	4ac2      	ldr	r2, [pc, #776]	; (80009b4 <cr95_read+0x3b0>)
 80006ac:	2308      	movs	r3, #8
 80006ae:	18fb      	adds	r3, r7, r3
 80006b0:	0011      	movs	r1, r2
 80006b2:	0018      	movs	r0, r3
 80006b4:	f004 fe5c 	bl	8005370 <siprintf>

    	cr95write(cmd_acl1, sizeof(cmd_acl1));
 80006b8:	2344      	movs	r3, #68	; 0x44
 80006ba:	18fb      	adds	r3, r7, r3
 80006bc:	2105      	movs	r1, #5
 80006be:	0018      	movs	r0, r3
 80006c0:	f7ff fddc 	bl	800027c <cr95write>
    	if (cr95read(data, &len) == 0x80 && len == 8 && (data[0]^data[1]^data[2]^data[3]) == data[4]) {
 80006c4:	1dfa      	adds	r2, r7, #7
 80006c6:	2434      	movs	r4, #52	; 0x34
 80006c8:	193b      	adds	r3, r7, r4
 80006ca:	0011      	movs	r1, r2
 80006cc:	0018      	movs	r0, r3
 80006ce:	f7ff fdeb 	bl	80002a8 <cr95read>
 80006d2:	0003      	movs	r3, r0
 80006d4:	2b80      	cmp	r3, #128	; 0x80
 80006d6:	d000      	beq.n	80006da <cr95_read+0xd6>
 80006d8:	e1de      	b.n	8000a98 <cr95_read+0x494>
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	2b08      	cmp	r3, #8
 80006e0:	d000      	beq.n	80006e4 <cr95_read+0xe0>
 80006e2:	e1d9      	b.n	8000a98 <cr95_read+0x494>
 80006e4:	0021      	movs	r1, r4
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	781a      	ldrb	r2, [r3, #0]
 80006ea:	187b      	adds	r3, r7, r1
 80006ec:	785b      	ldrb	r3, [r3, #1]
 80006ee:	4053      	eors	r3, r2
 80006f0:	b2da      	uxtb	r2, r3
 80006f2:	187b      	adds	r3, r7, r1
 80006f4:	789b      	ldrb	r3, [r3, #2]
 80006f6:	4053      	eors	r3, r2
 80006f8:	b2da      	uxtb	r2, r3
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	78db      	ldrb	r3, [r3, #3]
 80006fe:	4053      	eors	r3, r2
 8000700:	b2da      	uxtb	r2, r3
 8000702:	187b      	adds	r3, r7, r1
 8000704:	791b      	ldrb	r3, [r3, #4]
 8000706:	429a      	cmp	r2, r3
 8000708:	d000      	beq.n	800070c <cr95_read+0x108>
 800070a:	e1c5      	b.n	8000a98 <cr95_read+0x494>
    		printf("UID CL1 =");
 800070c:	4baa      	ldr	r3, [pc, #680]	; (80009b8 <cr95_read+0x3b4>)
 800070e:	0018      	movs	r0, r3
 8000710:	f004 fd84 	bl	800521c <iprintf>
    		for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 8000714:	2356      	movs	r3, #86	; 0x56
 8000716:	18fb      	adds	r3, r7, r3
 8000718:	2200      	movs	r2, #0
 800071a:	701a      	strb	r2, [r3, #0]
 800071c:	e010      	b.n	8000740 <cr95_read+0x13c>
 800071e:	2456      	movs	r4, #86	; 0x56
 8000720:	193b      	adds	r3, r7, r4
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	2234      	movs	r2, #52	; 0x34
 8000726:	18ba      	adds	r2, r7, r2
 8000728:	5cd3      	ldrb	r3, [r2, r3]
 800072a:	001a      	movs	r2, r3
 800072c:	4ba0      	ldr	r3, [pc, #640]	; (80009b0 <cr95_read+0x3ac>)
 800072e:	0011      	movs	r1, r2
 8000730:	0018      	movs	r0, r3
 8000732:	f004 fd73 	bl	800521c <iprintf>
 8000736:	193b      	adds	r3, r7, r4
 8000738:	781a      	ldrb	r2, [r3, #0]
 800073a:	193b      	adds	r3, r7, r4
 800073c:	3201      	adds	r2, #1
 800073e:	701a      	strb	r2, [r3, #0]
 8000740:	1dfb      	adds	r3, r7, #7
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2256      	movs	r2, #86	; 0x56
 8000746:	18ba      	adds	r2, r7, r2
 8000748:	7812      	ldrb	r2, [r2, #0]
 800074a:	429a      	cmp	r2, r3
 800074c:	d3e7      	bcc.n	800071e <cr95_read+0x11a>
    		printf("\n");
 800074e:	200a      	movs	r0, #10
 8000750:	f004 fd7e 	bl	8005250 <putchar>
    		saved_data[4] = data[0]; saved_data[5] = data[1]; saved_data[6] = data[2]; saved_data[7] = data[3]; saved_data[8] = data[4];
 8000754:	2434      	movs	r4, #52	; 0x34
 8000756:	193b      	adds	r3, r7, r4
 8000758:	781a      	ldrb	r2, [r3, #0]
 800075a:	2528      	movs	r5, #40	; 0x28
 800075c:	197b      	adds	r3, r7, r5
 800075e:	711a      	strb	r2, [r3, #4]
 8000760:	193b      	adds	r3, r7, r4
 8000762:	785a      	ldrb	r2, [r3, #1]
 8000764:	197b      	adds	r3, r7, r5
 8000766:	715a      	strb	r2, [r3, #5]
 8000768:	193b      	adds	r3, r7, r4
 800076a:	789a      	ldrb	r2, [r3, #2]
 800076c:	197b      	adds	r3, r7, r5
 800076e:	719a      	strb	r2, [r3, #6]
 8000770:	193b      	adds	r3, r7, r4
 8000772:	78da      	ldrb	r2, [r3, #3]
 8000774:	197b      	adds	r3, r7, r5
 8000776:	71da      	strb	r2, [r3, #7]
 8000778:	193b      	adds	r3, r7, r4
 800077a:	791a      	ldrb	r2, [r3, #4]
 800077c:	197b      	adds	r3, r7, r5
 800077e:	721a      	strb	r2, [r3, #8]

			if (data[0] == 0x88) {
 8000780:	193b      	adds	r3, r7, r4
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	2b88      	cmp	r3, #136	; 0x88
 8000786:	d000      	beq.n	800078a <cr95_read+0x186>
 8000788:	e128      	b.n	80009dc <cr95_read+0x3d8>
				printf("Cascade bit detected, longer UID!\n");
 800078a:	4b8c      	ldr	r3, [pc, #560]	; (80009bc <cr95_read+0x3b8>)
 800078c:	0018      	movs	r0, r3
 800078e:	f004 fde5 	bl	800535c <puts>
				cr95write(saved_data, sizeof(saved_data));
 8000792:	197b      	adds	r3, r7, r5
 8000794:	210a      	movs	r1, #10
 8000796:	0018      	movs	r0, r3
 8000798:	f7ff fd70 	bl	800027c <cr95write>
				if (cr95read(data, &len) == 0x80) {
 800079c:	1dfa      	adds	r2, r7, #7
 800079e:	193b      	adds	r3, r7, r4
 80007a0:	0011      	movs	r1, r2
 80007a2:	0018      	movs	r0, r3
 80007a4:	f7ff fd80 	bl	80002a8 <cr95read>
 80007a8:	0003      	movs	r3, r0
 80007aa:	2b80      	cmp	r3, #128	; 0x80
 80007ac:	d123      	bne.n	80007f6 <cr95_read+0x1f2>
					printf("SEL1 Response =");
 80007ae:	4b84      	ldr	r3, [pc, #528]	; (80009c0 <cr95_read+0x3bc>)
 80007b0:	0018      	movs	r0, r3
 80007b2:	f004 fd33 	bl	800521c <iprintf>
					for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 80007b6:	2355      	movs	r3, #85	; 0x55
 80007b8:	18fb      	adds	r3, r7, r3
 80007ba:	2200      	movs	r2, #0
 80007bc:	701a      	strb	r2, [r3, #0]
 80007be:	e010      	b.n	80007e2 <cr95_read+0x1de>
 80007c0:	2455      	movs	r4, #85	; 0x55
 80007c2:	193b      	adds	r3, r7, r4
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	2234      	movs	r2, #52	; 0x34
 80007c8:	18ba      	adds	r2, r7, r2
 80007ca:	5cd3      	ldrb	r3, [r2, r3]
 80007cc:	001a      	movs	r2, r3
 80007ce:	4b78      	ldr	r3, [pc, #480]	; (80009b0 <cr95_read+0x3ac>)
 80007d0:	0011      	movs	r1, r2
 80007d2:	0018      	movs	r0, r3
 80007d4:	f004 fd22 	bl	800521c <iprintf>
 80007d8:	193b      	adds	r3, r7, r4
 80007da:	781a      	ldrb	r2, [r3, #0]
 80007dc:	193b      	adds	r3, r7, r4
 80007de:	3201      	adds	r2, #1
 80007e0:	701a      	strb	r2, [r3, #0]
 80007e2:	1dfb      	adds	r3, r7, #7
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	2255      	movs	r2, #85	; 0x55
 80007e8:	18ba      	adds	r2, r7, r2
 80007ea:	7812      	ldrb	r2, [r2, #0]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d3e7      	bcc.n	80007c0 <cr95_read+0x1bc>
					printf("\n");
 80007f0:	200a      	movs	r0, #10
 80007f2:	f004 fd2d 	bl	8005250 <putchar>
				}

				if (data[0] != 0x08) {
 80007f6:	2434      	movs	r4, #52	; 0x34
 80007f8:	193b      	adds	r3, r7, r4
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	2b08      	cmp	r3, #8
 80007fe:	d100      	bne.n	8000802 <cr95_read+0x1fe>
 8000800:	e0c4      	b.n	800098c <cr95_read+0x388>
				   cr95write(cmd_acl2, sizeof(cmd_acl2));
 8000802:	233c      	movs	r3, #60	; 0x3c
 8000804:	18fb      	adds	r3, r7, r3
 8000806:	2105      	movs	r1, #5
 8000808:	0018      	movs	r0, r3
 800080a:	f7ff fd37 	bl	800027c <cr95write>
				   if (cr95read(data, &len) == 0x80 && (data[0]^data[1]^data[2]^data[3]) == data[4]) {
 800080e:	1dfa      	adds	r2, r7, #7
 8000810:	193b      	adds	r3, r7, r4
 8000812:	0011      	movs	r1, r2
 8000814:	0018      	movs	r0, r3
 8000816:	f7ff fd47 	bl	80002a8 <cr95read>
 800081a:	0003      	movs	r3, r0
 800081c:	2b80      	cmp	r3, #128	; 0x80
 800081e:	d000      	beq.n	8000822 <cr95_read+0x21e>
 8000820:	e0ac      	b.n	800097c <cr95_read+0x378>
 8000822:	0021      	movs	r1, r4
 8000824:	187b      	adds	r3, r7, r1
 8000826:	781a      	ldrb	r2, [r3, #0]
 8000828:	187b      	adds	r3, r7, r1
 800082a:	785b      	ldrb	r3, [r3, #1]
 800082c:	4053      	eors	r3, r2
 800082e:	b2da      	uxtb	r2, r3
 8000830:	187b      	adds	r3, r7, r1
 8000832:	789b      	ldrb	r3, [r3, #2]
 8000834:	4053      	eors	r3, r2
 8000836:	b2da      	uxtb	r2, r3
 8000838:	187b      	adds	r3, r7, r1
 800083a:	78db      	ldrb	r3, [r3, #3]
 800083c:	4053      	eors	r3, r2
 800083e:	b2da      	uxtb	r2, r3
 8000840:	187b      	adds	r3, r7, r1
 8000842:	791b      	ldrb	r3, [r3, #4]
 8000844:	429a      	cmp	r2, r3
 8000846:	d000      	beq.n	800084a <cr95_read+0x246>
 8000848:	e098      	b.n	800097c <cr95_read+0x378>
				    	printf("UID CL2 =");
 800084a:	4b5e      	ldr	r3, [pc, #376]	; (80009c4 <cr95_read+0x3c0>)
 800084c:	0018      	movs	r0, r3
 800084e:	f004 fce5 	bl	800521c <iprintf>
				    	for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 8000852:	2354      	movs	r3, #84	; 0x54
 8000854:	18fb      	adds	r3, r7, r3
 8000856:	2200      	movs	r2, #0
 8000858:	701a      	strb	r2, [r3, #0]
 800085a:	e010      	b.n	800087e <cr95_read+0x27a>
 800085c:	2454      	movs	r4, #84	; 0x54
 800085e:	193b      	adds	r3, r7, r4
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2234      	movs	r2, #52	; 0x34
 8000864:	18ba      	adds	r2, r7, r2
 8000866:	5cd3      	ldrb	r3, [r2, r3]
 8000868:	001a      	movs	r2, r3
 800086a:	4b51      	ldr	r3, [pc, #324]	; (80009b0 <cr95_read+0x3ac>)
 800086c:	0011      	movs	r1, r2
 800086e:	0018      	movs	r0, r3
 8000870:	f004 fcd4 	bl	800521c <iprintf>
 8000874:	193b      	adds	r3, r7, r4
 8000876:	781a      	ldrb	r2, [r3, #0]
 8000878:	193b      	adds	r3, r7, r4
 800087a:	3201      	adds	r2, #1
 800087c:	701a      	strb	r2, [r3, #0]
 800087e:	1dfb      	adds	r3, r7, #7
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2254      	movs	r2, #84	; 0x54
 8000884:	18ba      	adds	r2, r7, r2
 8000886:	7812      	ldrb	r2, [r2, #0]
 8000888:	429a      	cmp	r2, r3
 800088a:	d3e7      	bcc.n	800085c <cr95_read+0x258>
				    	printf("\n");
 800088c:	200a      	movs	r0, #10
 800088e:	f004 fcdf 	bl	8005250 <putchar>
				    	sprintf(uid, "%s%X%X%X%X%X%X%X", uid, saved_data[5], saved_data[6], saved_data[7], data[0], data[1], data[2], data[3]);
 8000892:	2128      	movs	r1, #40	; 0x28
 8000894:	187b      	adds	r3, r7, r1
 8000896:	795b      	ldrb	r3, [r3, #5]
 8000898:	4699      	mov	r9, r3
 800089a:	187b      	adds	r3, r7, r1
 800089c:	799b      	ldrb	r3, [r3, #6]
 800089e:	001c      	movs	r4, r3
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	79db      	ldrb	r3, [r3, #7]
 80008a4:	001d      	movs	r5, r3
 80008a6:	2234      	movs	r2, #52	; 0x34
 80008a8:	18bb      	adds	r3, r7, r2
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	001e      	movs	r6, r3
 80008ae:	18bb      	adds	r3, r7, r2
 80008b0:	785b      	ldrb	r3, [r3, #1]
 80008b2:	469c      	mov	ip, r3
 80008b4:	18bb      	adds	r3, r7, r2
 80008b6:	789b      	ldrb	r3, [r3, #2]
 80008b8:	4698      	mov	r8, r3
 80008ba:	18bb      	adds	r3, r7, r2
 80008bc:	78db      	ldrb	r3, [r3, #3]
 80008be:	2008      	movs	r0, #8
 80008c0:	183a      	adds	r2, r7, r0
 80008c2:	4941      	ldr	r1, [pc, #260]	; (80009c8 <cr95_read+0x3c4>)
 80008c4:	1838      	adds	r0, r7, r0
 80008c6:	9305      	str	r3, [sp, #20]
 80008c8:	4643      	mov	r3, r8
 80008ca:	9304      	str	r3, [sp, #16]
 80008cc:	4663      	mov	r3, ip
 80008ce:	9303      	str	r3, [sp, #12]
 80008d0:	9602      	str	r6, [sp, #8]
 80008d2:	9501      	str	r5, [sp, #4]
 80008d4:	9400      	str	r4, [sp, #0]
 80008d6:	464b      	mov	r3, r9
 80008d8:	f004 fd4a 	bl	8005370 <siprintf>
				    	saved_data[2] = 0x95; saved_data[4] = data[0]; saved_data[5] = data[1]; saved_data[6] = data[2]; saved_data[7] = data[3]; saved_data[8] = data[4];
 80008dc:	2128      	movs	r1, #40	; 0x28
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	2295      	movs	r2, #149	; 0x95
 80008e2:	709a      	strb	r2, [r3, #2]
 80008e4:	2434      	movs	r4, #52	; 0x34
 80008e6:	193b      	adds	r3, r7, r4
 80008e8:	781a      	ldrb	r2, [r3, #0]
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	711a      	strb	r2, [r3, #4]
 80008ee:	193b      	adds	r3, r7, r4
 80008f0:	785a      	ldrb	r2, [r3, #1]
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	715a      	strb	r2, [r3, #5]
 80008f6:	193b      	adds	r3, r7, r4
 80008f8:	789a      	ldrb	r2, [r3, #2]
 80008fa:	187b      	adds	r3, r7, r1
 80008fc:	719a      	strb	r2, [r3, #6]
 80008fe:	193b      	adds	r3, r7, r4
 8000900:	78da      	ldrb	r2, [r3, #3]
 8000902:	187b      	adds	r3, r7, r1
 8000904:	71da      	strb	r2, [r3, #7]
 8000906:	193b      	adds	r3, r7, r4
 8000908:	791a      	ldrb	r2, [r3, #4]
 800090a:	187b      	adds	r3, r7, r1
 800090c:	721a      	strb	r2, [r3, #8]

				    	cr95write(saved_data, sizeof(saved_data));
 800090e:	187b      	adds	r3, r7, r1
 8000910:	210a      	movs	r1, #10
 8000912:	0018      	movs	r0, r3
 8000914:	f7ff fcb2 	bl	800027c <cr95write>
				    	if (cr95read(data, &len) == 0x80) {
 8000918:	1dfa      	adds	r2, r7, #7
 800091a:	193b      	adds	r3, r7, r4
 800091c:	0011      	movs	r1, r2
 800091e:	0018      	movs	r0, r3
 8000920:	f7ff fcc2 	bl	80002a8 <cr95read>
 8000924:	0003      	movs	r3, r0
 8000926:	2b80      	cmp	r3, #128	; 0x80
 8000928:	d000      	beq.n	800092c <cr95_read+0x328>
 800092a:	e0a4      	b.n	8000a76 <cr95_read+0x472>
				    		printf("SEL2 Response =");
 800092c:	4b27      	ldr	r3, [pc, #156]	; (80009cc <cr95_read+0x3c8>)
 800092e:	0018      	movs	r0, r3
 8000930:	f004 fc74 	bl	800521c <iprintf>
				    		for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 8000934:	2353      	movs	r3, #83	; 0x53
 8000936:	18fb      	adds	r3, r7, r3
 8000938:	2200      	movs	r2, #0
 800093a:	701a      	strb	r2, [r3, #0]
 800093c:	e010      	b.n	8000960 <cr95_read+0x35c>
 800093e:	2453      	movs	r4, #83	; 0x53
 8000940:	193b      	adds	r3, r7, r4
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	2234      	movs	r2, #52	; 0x34
 8000946:	18ba      	adds	r2, r7, r2
 8000948:	5cd3      	ldrb	r3, [r2, r3]
 800094a:	001a      	movs	r2, r3
 800094c:	4b18      	ldr	r3, [pc, #96]	; (80009b0 <cr95_read+0x3ac>)
 800094e:	0011      	movs	r1, r2
 8000950:	0018      	movs	r0, r3
 8000952:	f004 fc63 	bl	800521c <iprintf>
 8000956:	193b      	adds	r3, r7, r4
 8000958:	781a      	ldrb	r2, [r3, #0]
 800095a:	193b      	adds	r3, r7, r4
 800095c:	3201      	adds	r2, #1
 800095e:	701a      	strb	r2, [r3, #0]
 8000960:	1dfb      	adds	r3, r7, #7
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	2253      	movs	r2, #83	; 0x53
 8000966:	18ba      	adds	r2, r7, r2
 8000968:	7812      	ldrb	r2, [r2, #0]
 800096a:	429a      	cmp	r2, r3
 800096c:	d3e7      	bcc.n	800093e <cr95_read+0x33a>
				    		printf("\n");
 800096e:	200a      	movs	r0, #10
 8000970:	f004 fc6e 	bl	8005250 <putchar>
				    		disp_len=2;
 8000974:	4b16      	ldr	r3, [pc, #88]	; (80009d0 <cr95_read+0x3cc>)
 8000976:	2202      	movs	r2, #2
 8000978:	701a      	strb	r2, [r3, #0]
				    	if (cr95read(data, &len) == 0x80) {
 800097a:	e07c      	b.n	8000a76 <cr95_read+0x472>
				    	}
				    } else {
				    	printf("UID CL2 error\n");
 800097c:	4b15      	ldr	r3, [pc, #84]	; (80009d4 <cr95_read+0x3d0>)
 800097e:	0018      	movs	r0, r3
 8000980:	f004 fcec 	bl	800535c <puts>
				    	disp_len=3;
 8000984:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <cr95_read+0x3cc>)
 8000986:	2203      	movs	r2, #3
 8000988:	701a      	strb	r2, [r3, #0]
 800098a:	e074      	b.n	8000a76 <cr95_read+0x472>
				    }
				} else {
					printf("SEL CL1 error\n");
 800098c:	4b12      	ldr	r3, [pc, #72]	; (80009d8 <cr95_read+0x3d4>)
 800098e:	0018      	movs	r0, r3
 8000990:	f004 fce4 	bl	800535c <puts>
					disp_len=3;
 8000994:	4b0e      	ldr	r3, [pc, #56]	; (80009d0 <cr95_read+0x3cc>)
 8000996:	2203      	movs	r2, #3
 8000998:	701a      	strb	r2, [r3, #0]
 800099a:	e06c      	b.n	8000a76 <cr95_read+0x472>
 800099c:	07260204 	.word	0x07260204
 80009a0:	08006a48 	.word	0x08006a48
 80009a4:	08006a50 	.word	0x08006a50
 80009a8:	08006a58 	.word	0x08006a58
 80009ac:	08006948 	.word	0x08006948
 80009b0:	08006950 	.word	0x08006950
 80009b4:	08006958 	.word	0x08006958
 80009b8:	08006960 	.word	0x08006960
 80009bc:	0800696c 	.word	0x0800696c
 80009c0:	08006990 	.word	0x08006990
 80009c4:	080069a0 	.word	0x080069a0
 80009c8:	080069ac 	.word	0x080069ac
 80009cc:	080069c0 	.word	0x080069c0
 80009d0:	20000720 	.word	0x20000720
 80009d4:	080069d0 	.word	0x080069d0
 80009d8:	080069e0 	.word	0x080069e0
				}
    		} else {
    			cr95write(saved_data, sizeof(saved_data));
 80009dc:	2328      	movs	r3, #40	; 0x28
 80009de:	18fb      	adds	r3, r7, r3
 80009e0:	210a      	movs	r1, #10
 80009e2:	0018      	movs	r0, r3
 80009e4:	f7ff fc4a 	bl	800027c <cr95write>
    			if (cr95read(data, &len) == 0x80) {
 80009e8:	1dfa      	adds	r2, r7, #7
 80009ea:	2334      	movs	r3, #52	; 0x34
 80009ec:	18fb      	adds	r3, r7, r3
 80009ee:	0011      	movs	r1, r2
 80009f0:	0018      	movs	r0, r3
 80009f2:	f7ff fc59 	bl	80002a8 <cr95read>
 80009f6:	0003      	movs	r3, r0
 80009f8:	2b80      	cmp	r3, #128	; 0x80
 80009fa:	d123      	bne.n	8000a44 <cr95_read+0x440>
    				printf("SEL1 Response =");
 80009fc:	4b55      	ldr	r3, [pc, #340]	; (8000b54 <cr95_read+0x550>)
 80009fe:	0018      	movs	r0, r3
 8000a00:	f004 fc0c 	bl	800521c <iprintf>
    				for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 8000a04:	2352      	movs	r3, #82	; 0x52
 8000a06:	18fb      	adds	r3, r7, r3
 8000a08:	2200      	movs	r2, #0
 8000a0a:	701a      	strb	r2, [r3, #0]
 8000a0c:	e010      	b.n	8000a30 <cr95_read+0x42c>
 8000a0e:	2452      	movs	r4, #82	; 0x52
 8000a10:	193b      	adds	r3, r7, r4
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	2234      	movs	r2, #52	; 0x34
 8000a16:	18ba      	adds	r2, r7, r2
 8000a18:	5cd3      	ldrb	r3, [r2, r3]
 8000a1a:	001a      	movs	r2, r3
 8000a1c:	4b4e      	ldr	r3, [pc, #312]	; (8000b58 <cr95_read+0x554>)
 8000a1e:	0011      	movs	r1, r2
 8000a20:	0018      	movs	r0, r3
 8000a22:	f004 fbfb 	bl	800521c <iprintf>
 8000a26:	193b      	adds	r3, r7, r4
 8000a28:	781a      	ldrb	r2, [r3, #0]
 8000a2a:	193b      	adds	r3, r7, r4
 8000a2c:	3201      	adds	r2, #1
 8000a2e:	701a      	strb	r2, [r3, #0]
 8000a30:	1dfb      	adds	r3, r7, #7
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	2252      	movs	r2, #82	; 0x52
 8000a36:	18ba      	adds	r2, r7, r2
 8000a38:	7812      	ldrb	r2, [r2, #0]
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	d3e7      	bcc.n	8000a0e <cr95_read+0x40a>
    				printf("\n");
 8000a3e:	200a      	movs	r0, #10
 8000a40:	f004 fc06 	bl	8005250 <putchar>
    			}
    			sprintf(uid, "%s%X%X%X%X", uid, saved_data[4], saved_data[5], saved_data[6], saved_data[7]);
 8000a44:	2228      	movs	r2, #40	; 0x28
 8000a46:	18bb      	adds	r3, r7, r2
 8000a48:	791b      	ldrb	r3, [r3, #4]
 8000a4a:	001e      	movs	r6, r3
 8000a4c:	18bb      	adds	r3, r7, r2
 8000a4e:	795b      	ldrb	r3, [r3, #5]
 8000a50:	001c      	movs	r4, r3
 8000a52:	18bb      	adds	r3, r7, r2
 8000a54:	799b      	ldrb	r3, [r3, #6]
 8000a56:	001d      	movs	r5, r3
 8000a58:	18bb      	adds	r3, r7, r2
 8000a5a:	79db      	ldrb	r3, [r3, #7]
 8000a5c:	2008      	movs	r0, #8
 8000a5e:	183a      	adds	r2, r7, r0
 8000a60:	493e      	ldr	r1, [pc, #248]	; (8000b5c <cr95_read+0x558>)
 8000a62:	1838      	adds	r0, r7, r0
 8000a64:	9302      	str	r3, [sp, #8]
 8000a66:	9501      	str	r5, [sp, #4]
 8000a68:	9400      	str	r4, [sp, #0]
 8000a6a:	0033      	movs	r3, r6
 8000a6c:	f004 fc80 	bl	8005370 <siprintf>
    			disp_len=1;
 8000a70:	4b3b      	ldr	r3, [pc, #236]	; (8000b60 <cr95_read+0x55c>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	701a      	strb	r2, [r3, #0]
    		}
    		HAL_UART_Transmit(&huart2, (uint8_t*)(uid), strlen(uid), HAL_MAX_DELAY);
 8000a76:	2408      	movs	r4, #8
 8000a78:	193b      	adds	r3, r7, r4
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f7ff fb44 	bl	8000108 <strlen>
 8000a80:	0003      	movs	r3, r0
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	2301      	movs	r3, #1
 8000a86:	425b      	negs	r3, r3
 8000a88:	1939      	adds	r1, r7, r4
 8000a8a:	4836      	ldr	r0, [pc, #216]	; (8000b64 <cr95_read+0x560>)
 8000a8c:	f003 fdf2 	bl	8004674 <HAL_UART_Transmit>
    		printf("\n");
 8000a90:	200a      	movs	r0, #10
 8000a92:	f004 fbdd 	bl	8005250 <putchar>
 8000a96:	e00e      	b.n	8000ab6 <cr95_read+0x4b2>
    	} else {
    		printf("UID CL1 error\n");
 8000a98:	4b33      	ldr	r3, [pc, #204]	; (8000b68 <cr95_read+0x564>)
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f004 fc5e 	bl	800535c <puts>
    		disp_len=3;
 8000aa0:	4b2f      	ldr	r3, [pc, #188]	; (8000b60 <cr95_read+0x55c>)
 8000aa2:	2203      	movs	r2, #3
 8000aa4:	701a      	strb	r2, [r3, #0]
 8000aa6:	e006      	b.n	8000ab6 <cr95_read+0x4b2>
    	}
	} else {
		printf("REQA error\n");
 8000aa8:	4b30      	ldr	r3, [pc, #192]	; (8000b6c <cr95_read+0x568>)
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f004 fc56 	bl	800535c <puts>
		disp_len=3;
 8000ab0:	4b2b      	ldr	r3, [pc, #172]	; (8000b60 <cr95_read+0x55c>)
 8000ab2:	2203      	movs	r2, #3
 8000ab4:	701a      	strb	r2, [r3, #0]
	}
	SSD1306_Clear();
 8000ab6:	f001 fa17 	bl	8001ee8 <SSD1306_Clear>
	SSD1306_GotoXY (50, 10);
 8000aba:	210a      	movs	r1, #10
 8000abc:	2032      	movs	r0, #50	; 0x32
 8000abe:	f001 f953 	bl	8001d68 <SSD1306_GotoXY>
	SSD1306_Puts ("UID:", &Font_11x18, 1);
 8000ac2:	492b      	ldr	r1, [pc, #172]	; (8000b70 <cr95_read+0x56c>)
 8000ac4:	4b2b      	ldr	r3, [pc, #172]	; (8000b74 <cr95_read+0x570>)
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	0018      	movs	r0, r3
 8000aca:	f001 f9e7 	bl	8001e9c <SSD1306_Puts>
	SSD1306_GotoXY (5, 30);
 8000ace:	211e      	movs	r1, #30
 8000ad0:	2005      	movs	r0, #5
 8000ad2:	f001 f949 	bl	8001d68 <SSD1306_GotoXY>
	SSD1306_Puts (uid, &Font_7x10, 1);
 8000ad6:	4928      	ldr	r1, [pc, #160]	; (8000b78 <cr95_read+0x574>)
 8000ad8:	2308      	movs	r3, #8
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	2201      	movs	r2, #1
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f001 f9dc 	bl	8001e9c <SSD1306_Puts>
	if (disp_len == 1) {
 8000ae4:	4b1e      	ldr	r3, [pc, #120]	; (8000b60 <cr95_read+0x55c>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d10a      	bne.n	8000b02 <cr95_read+0x4fe>
		SSD1306_GotoXY (5, 45);
 8000aec:	212d      	movs	r1, #45	; 0x2d
 8000aee:	2005      	movs	r0, #5
 8000af0:	f001 f93a 	bl	8001d68 <SSD1306_GotoXY>
		SSD1306_Puts ("UID length: 4B", &Font_7x10, 1);
 8000af4:	4920      	ldr	r1, [pc, #128]	; (8000b78 <cr95_read+0x574>)
 8000af6:	4b21      	ldr	r3, [pc, #132]	; (8000b7c <cr95_read+0x578>)
 8000af8:	2201      	movs	r2, #1
 8000afa:	0018      	movs	r0, r3
 8000afc:	f001 f9ce 	bl	8001e9c <SSD1306_Puts>
 8000b00:	e01e      	b.n	8000b40 <cr95_read+0x53c>
			}
	else if (disp_len == 2) {
 8000b02:	4b17      	ldr	r3, [pc, #92]	; (8000b60 <cr95_read+0x55c>)
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	d10a      	bne.n	8000b20 <cr95_read+0x51c>
		SSD1306_GotoXY (5, 45);
 8000b0a:	212d      	movs	r1, #45	; 0x2d
 8000b0c:	2005      	movs	r0, #5
 8000b0e:	f001 f92b 	bl	8001d68 <SSD1306_GotoXY>
		SSD1306_Puts ("UID length: 7B", &Font_7x10, 1);
 8000b12:	4919      	ldr	r1, [pc, #100]	; (8000b78 <cr95_read+0x574>)
 8000b14:	4b1a      	ldr	r3, [pc, #104]	; (8000b80 <cr95_read+0x57c>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f001 f9bf 	bl	8001e9c <SSD1306_Puts>
 8000b1e:	e00f      	b.n	8000b40 <cr95_read+0x53c>
	}
	else if (disp_len == 3) {
 8000b20:	4b0f      	ldr	r3, [pc, #60]	; (8000b60 <cr95_read+0x55c>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	2b03      	cmp	r3, #3
 8000b26:	d10b      	bne.n	8000b40 <cr95_read+0x53c>
		SSD1306_Clear();
 8000b28:	f001 f9de 	bl	8001ee8 <SSD1306_Clear>
		SSD1306_GotoXY (25, 19);
 8000b2c:	2113      	movs	r1, #19
 8000b2e:	2019      	movs	r0, #25
 8000b30:	f001 f91a 	bl	8001d68 <SSD1306_GotoXY>
		SSD1306_Puts ("ERROR", &Font_16x26, 1);
 8000b34:	4913      	ldr	r1, [pc, #76]	; (8000b84 <cr95_read+0x580>)
 8000b36:	4b14      	ldr	r3, [pc, #80]	; (8000b88 <cr95_read+0x584>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f001 f9ae 	bl	8001e9c <SSD1306_Puts>
	}
	SSD1306_UpdateScreen(); // update screen
 8000b40:	f001 f856 	bl	8001bf0 <SSD1306_UpdateScreen>
}
 8000b44:	46c0      	nop			; (mov r8, r8)
 8000b46:	46bd      	mov	sp, r7
 8000b48:	b017      	add	sp, #92	; 0x5c
 8000b4a:	bcc0      	pop	{r6, r7}
 8000b4c:	46b9      	mov	r9, r7
 8000b4e:	46b0      	mov	r8, r6
 8000b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	08006990 	.word	0x08006990
 8000b58:	08006950 	.word	0x08006950
 8000b5c:	080069f0 	.word	0x080069f0
 8000b60:	20000720 	.word	0x20000720
 8000b64:	2000069c 	.word	0x2000069c
 8000b68:	080069fc 	.word	0x080069fc
 8000b6c:	08006a0c 	.word	0x08006a0c
 8000b70:	20000008 	.word	0x20000008
 8000b74:	08006a18 	.word	0x08006a18
 8000b78:	20000000 	.word	0x20000000
 8000b7c:	08006a20 	.word	0x08006a20
 8000b80:	08006a30 	.word	0x08006a30
 8000b84:	20000010 	.word	0x20000010
 8000b88:	08006a40 	.word	0x08006a40

08000b8c <cr95_readtopaz>:

static void cr95_readtopaz(void)
{
 8000b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b8e:	b097      	sub	sp, #92	; 0x5c
 8000b90:	af04      	add	r7, sp, #16
	const uint8_t cmd_reqtopaz[] =  { 0x04, 0x02, 0x26, 0x07 };
 8000b92:	2140      	movs	r1, #64	; 0x40
 8000b94:	187b      	adds	r3, r7, r1
 8000b96:	4a50      	ldr	r2, [pc, #320]	; (8000cd8 <cr95_readtopaz+0x14c>)
 8000b98:	601a      	str	r2, [r3, #0]
	const uint8_t cmd_rid[]      =  { 0x04, 0x08, 0x78, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xA8 };
 8000b9a:	2334      	movs	r3, #52	; 0x34
 8000b9c:	18fb      	adds	r3, r7, r3
 8000b9e:	4a4f      	ldr	r2, [pc, #316]	; (8000cdc <cr95_readtopaz+0x150>)
 8000ba0:	ca11      	ldmia	r2!, {r0, r4}
 8000ba2:	c311      	stmia	r3!, {r0, r4}
 8000ba4:	8812      	ldrh	r2, [r2, #0]
 8000ba6:	801a      	strh	r2, [r3, #0]

	uint8_t data[16];
	char rid[32];
	uint8_t len;

	cr95write(cmd_reqtopaz, sizeof(cmd_reqtopaz));
 8000ba8:	187b      	adds	r3, r7, r1
 8000baa:	2104      	movs	r1, #4
 8000bac:	0018      	movs	r0, r3
 8000bae:	f7ff fb65 	bl	800027c <cr95write>
	if (cr95read(data, &len) == 0x80) {
 8000bb2:	1cfa      	adds	r2, r7, #3
 8000bb4:	2324      	movs	r3, #36	; 0x24
 8000bb6:	18fb      	adds	r3, r7, r3
 8000bb8:	0011      	movs	r1, r2
 8000bba:	0018      	movs	r0, r3
 8000bbc:	f7ff fb74 	bl	80002a8 <cr95read>
 8000bc0:	0003      	movs	r3, r0
 8000bc2:	2b80      	cmp	r3, #128	; 0x80
 8000bc4:	d000      	beq.n	8000bc8 <cr95_readtopaz+0x3c>
 8000bc6:	e083      	b.n	8000cd0 <cr95_readtopaz+0x144>
		printf("ATQA =");
 8000bc8:	4b45      	ldr	r3, [pc, #276]	; (8000ce0 <cr95_readtopaz+0x154>)
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f004 fb26 	bl	800521c <iprintf>
		for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 8000bd0:	2347      	movs	r3, #71	; 0x47
 8000bd2:	18fb      	adds	r3, r7, r3
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	701a      	strb	r2, [r3, #0]
 8000bd8:	e010      	b.n	8000bfc <cr95_readtopaz+0x70>
 8000bda:	2447      	movs	r4, #71	; 0x47
 8000bdc:	193b      	adds	r3, r7, r4
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2224      	movs	r2, #36	; 0x24
 8000be2:	18ba      	adds	r2, r7, r2
 8000be4:	5cd3      	ldrb	r3, [r2, r3]
 8000be6:	001a      	movs	r2, r3
 8000be8:	4b3e      	ldr	r3, [pc, #248]	; (8000ce4 <cr95_readtopaz+0x158>)
 8000bea:	0011      	movs	r1, r2
 8000bec:	0018      	movs	r0, r3
 8000bee:	f004 fb15 	bl	800521c <iprintf>
 8000bf2:	193b      	adds	r3, r7, r4
 8000bf4:	781a      	ldrb	r2, [r3, #0]
 8000bf6:	193b      	adds	r3, r7, r4
 8000bf8:	3201      	adds	r2, #1
 8000bfa:	701a      	strb	r2, [r3, #0]
 8000bfc:	1cfb      	adds	r3, r7, #3
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2247      	movs	r2, #71	; 0x47
 8000c02:	18ba      	adds	r2, r7, r2
 8000c04:	7812      	ldrb	r2, [r2, #0]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d3e7      	bcc.n	8000bda <cr95_readtopaz+0x4e>
		printf("\n");
 8000c0a:	200a      	movs	r0, #10
 8000c0c:	f004 fb20 	bl	8005250 <putchar>

		sprintf(rid, "UID =");
 8000c10:	4a35      	ldr	r2, [pc, #212]	; (8000ce8 <cr95_readtopaz+0x15c>)
 8000c12:	1d3b      	adds	r3, r7, #4
 8000c14:	0011      	movs	r1, r2
 8000c16:	0018      	movs	r0, r3
 8000c18:	f004 fbaa 	bl	8005370 <siprintf>

		cr95write(cmd_rid, sizeof(cmd_rid));
 8000c1c:	2334      	movs	r3, #52	; 0x34
 8000c1e:	18fb      	adds	r3, r7, r3
 8000c20:	210a      	movs	r1, #10
 8000c22:	0018      	movs	r0, r3
 8000c24:	f7ff fb2a 	bl	800027c <cr95write>
		if (cr95read(data, &len) == 0x80 ) {
 8000c28:	1cfa      	adds	r2, r7, #3
 8000c2a:	2324      	movs	r3, #36	; 0x24
 8000c2c:	18fb      	adds	r3, r7, r3
 8000c2e:	0011      	movs	r1, r2
 8000c30:	0018      	movs	r0, r3
 8000c32:	f7ff fb39 	bl	80002a8 <cr95read>
 8000c36:	0003      	movs	r3, r0
 8000c38:	2b80      	cmp	r3, #128	; 0x80
 8000c3a:	d149      	bne.n	8000cd0 <cr95_readtopaz+0x144>
			printf("RID =");
 8000c3c:	4b2b      	ldr	r3, [pc, #172]	; (8000cec <cr95_readtopaz+0x160>)
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f004 faec 	bl	800521c <iprintf>
			for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 8000c44:	2346      	movs	r3, #70	; 0x46
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	2200      	movs	r2, #0
 8000c4a:	701a      	strb	r2, [r3, #0]
 8000c4c:	e010      	b.n	8000c70 <cr95_readtopaz+0xe4>
 8000c4e:	2446      	movs	r4, #70	; 0x46
 8000c50:	193b      	adds	r3, r7, r4
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2224      	movs	r2, #36	; 0x24
 8000c56:	18ba      	adds	r2, r7, r2
 8000c58:	5cd3      	ldrb	r3, [r2, r3]
 8000c5a:	001a      	movs	r2, r3
 8000c5c:	4b21      	ldr	r3, [pc, #132]	; (8000ce4 <cr95_readtopaz+0x158>)
 8000c5e:	0011      	movs	r1, r2
 8000c60:	0018      	movs	r0, r3
 8000c62:	f004 fadb 	bl	800521c <iprintf>
 8000c66:	193b      	adds	r3, r7, r4
 8000c68:	781a      	ldrb	r2, [r3, #0]
 8000c6a:	193b      	adds	r3, r7, r4
 8000c6c:	3201      	adds	r2, #1
 8000c6e:	701a      	strb	r2, [r3, #0]
 8000c70:	1cfb      	adds	r3, r7, #3
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2246      	movs	r2, #70	; 0x46
 8000c76:	18ba      	adds	r2, r7, r2
 8000c78:	7812      	ldrb	r2, [r2, #0]
 8000c7a:	429a      	cmp	r2, r3
 8000c7c:	d3e7      	bcc.n	8000c4e <cr95_readtopaz+0xc2>
			printf("\n");
 8000c7e:	200a      	movs	r0, #10
 8000c80:	f004 fae6 	bl	8005250 <putchar>
			printf("Header 1 = %2X", data[0]);
 8000c84:	2424      	movs	r4, #36	; 0x24
 8000c86:	193b      	adds	r3, r7, r4
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	001a      	movs	r2, r3
 8000c8c:	4b18      	ldr	r3, [pc, #96]	; (8000cf0 <cr95_readtopaz+0x164>)
 8000c8e:	0011      	movs	r1, r2
 8000c90:	0018      	movs	r0, r3
 8000c92:	f004 fac3 	bl	800521c <iprintf>
			printf("Header 2 = %2X", data[1]);
 8000c96:	193b      	adds	r3, r7, r4
 8000c98:	785b      	ldrb	r3, [r3, #1]
 8000c9a:	001a      	movs	r2, r3
 8000c9c:	4b15      	ldr	r3, [pc, #84]	; (8000cf4 <cr95_readtopaz+0x168>)
 8000c9e:	0011      	movs	r1, r2
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f004 fabb 	bl	800521c <iprintf>
			sprintf(rid, "%s %2X %2X %2X %2X", rid, data[2], data[3], data[4], data[5]);
 8000ca6:	0022      	movs	r2, r4
 8000ca8:	18bb      	adds	r3, r7, r2
 8000caa:	789b      	ldrb	r3, [r3, #2]
 8000cac:	001e      	movs	r6, r3
 8000cae:	18bb      	adds	r3, r7, r2
 8000cb0:	78db      	ldrb	r3, [r3, #3]
 8000cb2:	001c      	movs	r4, r3
 8000cb4:	18bb      	adds	r3, r7, r2
 8000cb6:	791b      	ldrb	r3, [r3, #4]
 8000cb8:	001d      	movs	r5, r3
 8000cba:	18bb      	adds	r3, r7, r2
 8000cbc:	795b      	ldrb	r3, [r3, #5]
 8000cbe:	1d3a      	adds	r2, r7, #4
 8000cc0:	490d      	ldr	r1, [pc, #52]	; (8000cf8 <cr95_readtopaz+0x16c>)
 8000cc2:	1d38      	adds	r0, r7, #4
 8000cc4:	9302      	str	r3, [sp, #8]
 8000cc6:	9501      	str	r5, [sp, #4]
 8000cc8:	9400      	str	r4, [sp, #0]
 8000cca:	0033      	movs	r3, r6
 8000ccc:	f004 fb50 	bl	8005370 <siprintf>
		}
	}
}
 8000cd0:	46c0      	nop			; (mov r8, r8)
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	b013      	add	sp, #76	; 0x4c
 8000cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cd8:	07260204 	.word	0x07260204
 8000cdc:	08006aa8 	.word	0x08006aa8
 8000ce0:	08006948 	.word	0x08006948
 8000ce4:	08006950 	.word	0x08006950
 8000ce8:	08006a64 	.word	0x08006a64
 8000cec:	08006a6c 	.word	0x08006a6c
 8000cf0:	08006a74 	.word	0x08006a74
 8000cf4:	08006a84 	.word	0x08006a84
 8000cf8:	08006a94 	.word	0x08006a94

08000cfc <cr95_calibrate>:

static void cr95_calibrate(void)
{
 8000cfc:	b5b0      	push	{r4, r5, r7, lr}
 8000cfe:	b08a      	sub	sp, #40	; 0x28
 8000d00:	af00      	add	r7, sp, #0
	uint8_t cmd_cal[] =  	    { 0x07, 0x0E, 0x03, 0xA1, 0x00, 0xF8, 0x01, 0x18, 0x00, 0x20, 0x60, 0x60, 0x00, 0x00, 0x3F, 0x01 };
 8000d02:	2118      	movs	r1, #24
 8000d04:	187b      	adds	r3, r7, r1
 8000d06:	4ab6      	ldr	r2, [pc, #728]	; (8000fe0 <cr95_calibrate+0x2e4>)
 8000d08:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000d0a:	c331      	stmia	r3!, {r0, r4, r5}
 8000d0c:	6812      	ldr	r2, [r2, #0]
 8000d0e:	601a      	str	r2, [r3, #0]

	uint8_t data[16];
	uint8_t len;

	cmd_cal[13] = 0x00;
 8000d10:	187b      	adds	r3, r7, r1
 8000d12:	2200      	movs	r2, #0
 8000d14:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000d16:	000c      	movs	r4, r1
 8000d18:	187b      	adds	r3, r7, r1
 8000d1a:	2110      	movs	r1, #16
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f7ff faad 	bl	800027c <cr95write>
	printf("CAL #0 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000d22:	193b      	adds	r3, r7, r4
 8000d24:	7b5b      	ldrb	r3, [r3, #13]
 8000d26:	001c      	movs	r4, r3
 8000d28:	1dfa      	adds	r2, r7, #7
 8000d2a:	2308      	movs	r3, #8
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	0011      	movs	r1, r2
 8000d30:	0018      	movs	r0, r3
 8000d32:	f7ff fab9 	bl	80002a8 <cr95read>
 8000d36:	1e03      	subs	r3, r0, #0
 8000d38:	d101      	bne.n	8000d3e <cr95_calibrate+0x42>
 8000d3a:	2279      	movs	r2, #121	; 0x79
 8000d3c:	e000      	b.n	8000d40 <cr95_calibrate+0x44>
 8000d3e:	226e      	movs	r2, #110	; 0x6e
 8000d40:	2508      	movs	r5, #8
 8000d42:	197b      	adds	r3, r7, r5
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	48a7      	ldr	r0, [pc, #668]	; (8000fe4 <cr95_calibrate+0x2e8>)
 8000d48:	0021      	movs	r1, r4
 8000d4a:	f004 fa67 	bl	800521c <iprintf>

	cmd_cal[13] = 0xFC;
 8000d4e:	2118      	movs	r1, #24
 8000d50:	187b      	adds	r3, r7, r1
 8000d52:	22fc      	movs	r2, #252	; 0xfc
 8000d54:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000d56:	000c      	movs	r4, r1
 8000d58:	187b      	adds	r3, r7, r1
 8000d5a:	2110      	movs	r1, #16
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f7ff fa8d 	bl	800027c <cr95write>
	printf("CAL #1 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000d62:	193b      	adds	r3, r7, r4
 8000d64:	7b5b      	ldrb	r3, [r3, #13]
 8000d66:	001c      	movs	r4, r3
 8000d68:	1dfa      	adds	r2, r7, #7
 8000d6a:	197b      	adds	r3, r7, r5
 8000d6c:	0011      	movs	r1, r2
 8000d6e:	0018      	movs	r0, r3
 8000d70:	f7ff fa9a 	bl	80002a8 <cr95read>
 8000d74:	1e03      	subs	r3, r0, #0
 8000d76:	d101      	bne.n	8000d7c <cr95_calibrate+0x80>
 8000d78:	2279      	movs	r2, #121	; 0x79
 8000d7a:	e000      	b.n	8000d7e <cr95_calibrate+0x82>
 8000d7c:	226e      	movs	r2, #110	; 0x6e
 8000d7e:	2508      	movs	r5, #8
 8000d80:	197b      	adds	r3, r7, r5
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	4898      	ldr	r0, [pc, #608]	; (8000fe8 <cr95_calibrate+0x2ec>)
 8000d86:	0021      	movs	r1, r4
 8000d88:	f004 fa48 	bl	800521c <iprintf>

	cmd_cal[13] -= 0x80;
 8000d8c:	2118      	movs	r1, #24
 8000d8e:	187b      	adds	r3, r7, r1
 8000d90:	7b5b      	ldrb	r3, [r3, #13]
 8000d92:	3b80      	subs	r3, #128	; 0x80
 8000d94:	b2da      	uxtb	r2, r3
 8000d96:	187b      	adds	r3, r7, r1
 8000d98:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000d9a:	000c      	movs	r4, r1
 8000d9c:	187b      	adds	r3, r7, r1
 8000d9e:	2110      	movs	r1, #16
 8000da0:	0018      	movs	r0, r3
 8000da2:	f7ff fa6b 	bl	800027c <cr95write>
	printf("CAL #2 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000da6:	193b      	adds	r3, r7, r4
 8000da8:	7b5b      	ldrb	r3, [r3, #13]
 8000daa:	001c      	movs	r4, r3
 8000dac:	1dfa      	adds	r2, r7, #7
 8000dae:	197b      	adds	r3, r7, r5
 8000db0:	0011      	movs	r1, r2
 8000db2:	0018      	movs	r0, r3
 8000db4:	f7ff fa78 	bl	80002a8 <cr95read>
 8000db8:	1e03      	subs	r3, r0, #0
 8000dba:	d101      	bne.n	8000dc0 <cr95_calibrate+0xc4>
 8000dbc:	2279      	movs	r2, #121	; 0x79
 8000dbe:	e000      	b.n	8000dc2 <cr95_calibrate+0xc6>
 8000dc0:	226e      	movs	r2, #110	; 0x6e
 8000dc2:	2508      	movs	r5, #8
 8000dc4:	197b      	adds	r3, r7, r5
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	4888      	ldr	r0, [pc, #544]	; (8000fec <cr95_calibrate+0x2f0>)
 8000dca:	0021      	movs	r1, r4
 8000dcc:	f004 fa26 	bl	800521c <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x40; else cmd_cal[13] += 0x40;
 8000dd0:	197b      	adds	r3, r7, r5
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d107      	bne.n	8000de8 <cr95_calibrate+0xec>
 8000dd8:	2118      	movs	r1, #24
 8000dda:	187b      	adds	r3, r7, r1
 8000ddc:	7b5b      	ldrb	r3, [r3, #13]
 8000dde:	3b40      	subs	r3, #64	; 0x40
 8000de0:	b2da      	uxtb	r2, r3
 8000de2:	187b      	adds	r3, r7, r1
 8000de4:	735a      	strb	r2, [r3, #13]
 8000de6:	e006      	b.n	8000df6 <cr95_calibrate+0xfa>
 8000de8:	2118      	movs	r1, #24
 8000dea:	187b      	adds	r3, r7, r1
 8000dec:	7b5b      	ldrb	r3, [r3, #13]
 8000dee:	3340      	adds	r3, #64	; 0x40
 8000df0:	b2da      	uxtb	r2, r3
 8000df2:	187b      	adds	r3, r7, r1
 8000df4:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000df6:	2418      	movs	r4, #24
 8000df8:	193b      	adds	r3, r7, r4
 8000dfa:	2110      	movs	r1, #16
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	f7ff fa3d 	bl	800027c <cr95write>
	printf("CAL #3 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000e02:	193b      	adds	r3, r7, r4
 8000e04:	7b5b      	ldrb	r3, [r3, #13]
 8000e06:	001c      	movs	r4, r3
 8000e08:	1dfa      	adds	r2, r7, #7
 8000e0a:	2308      	movs	r3, #8
 8000e0c:	18fb      	adds	r3, r7, r3
 8000e0e:	0011      	movs	r1, r2
 8000e10:	0018      	movs	r0, r3
 8000e12:	f7ff fa49 	bl	80002a8 <cr95read>
 8000e16:	1e03      	subs	r3, r0, #0
 8000e18:	d101      	bne.n	8000e1e <cr95_calibrate+0x122>
 8000e1a:	2279      	movs	r2, #121	; 0x79
 8000e1c:	e000      	b.n	8000e20 <cr95_calibrate+0x124>
 8000e1e:	226e      	movs	r2, #110	; 0x6e
 8000e20:	2508      	movs	r5, #8
 8000e22:	197b      	adds	r3, r7, r5
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	4872      	ldr	r0, [pc, #456]	; (8000ff0 <cr95_calibrate+0x2f4>)
 8000e28:	0021      	movs	r1, r4
 8000e2a:	f004 f9f7 	bl	800521c <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x20; else cmd_cal[13] += 0x20;
 8000e2e:	197b      	adds	r3, r7, r5
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d107      	bne.n	8000e46 <cr95_calibrate+0x14a>
 8000e36:	2118      	movs	r1, #24
 8000e38:	187b      	adds	r3, r7, r1
 8000e3a:	7b5b      	ldrb	r3, [r3, #13]
 8000e3c:	3b20      	subs	r3, #32
 8000e3e:	b2da      	uxtb	r2, r3
 8000e40:	187b      	adds	r3, r7, r1
 8000e42:	735a      	strb	r2, [r3, #13]
 8000e44:	e006      	b.n	8000e54 <cr95_calibrate+0x158>
 8000e46:	2118      	movs	r1, #24
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	7b5b      	ldrb	r3, [r3, #13]
 8000e4c:	3320      	adds	r3, #32
 8000e4e:	b2da      	uxtb	r2, r3
 8000e50:	187b      	adds	r3, r7, r1
 8000e52:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000e54:	2418      	movs	r4, #24
 8000e56:	193b      	adds	r3, r7, r4
 8000e58:	2110      	movs	r1, #16
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	f7ff fa0e 	bl	800027c <cr95write>
	printf("CAL #4 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000e60:	193b      	adds	r3, r7, r4
 8000e62:	7b5b      	ldrb	r3, [r3, #13]
 8000e64:	001c      	movs	r4, r3
 8000e66:	1dfa      	adds	r2, r7, #7
 8000e68:	2308      	movs	r3, #8
 8000e6a:	18fb      	adds	r3, r7, r3
 8000e6c:	0011      	movs	r1, r2
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f7ff fa1a 	bl	80002a8 <cr95read>
 8000e74:	1e03      	subs	r3, r0, #0
 8000e76:	d101      	bne.n	8000e7c <cr95_calibrate+0x180>
 8000e78:	2279      	movs	r2, #121	; 0x79
 8000e7a:	e000      	b.n	8000e7e <cr95_calibrate+0x182>
 8000e7c:	226e      	movs	r2, #110	; 0x6e
 8000e7e:	2508      	movs	r5, #8
 8000e80:	197b      	adds	r3, r7, r5
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	485b      	ldr	r0, [pc, #364]	; (8000ff4 <cr95_calibrate+0x2f8>)
 8000e86:	0021      	movs	r1, r4
 8000e88:	f004 f9c8 	bl	800521c <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x10; else cmd_cal[13] += 0x10;
 8000e8c:	197b      	adds	r3, r7, r5
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d107      	bne.n	8000ea4 <cr95_calibrate+0x1a8>
 8000e94:	2118      	movs	r1, #24
 8000e96:	187b      	adds	r3, r7, r1
 8000e98:	7b5b      	ldrb	r3, [r3, #13]
 8000e9a:	3b10      	subs	r3, #16
 8000e9c:	b2da      	uxtb	r2, r3
 8000e9e:	187b      	adds	r3, r7, r1
 8000ea0:	735a      	strb	r2, [r3, #13]
 8000ea2:	e006      	b.n	8000eb2 <cr95_calibrate+0x1b6>
 8000ea4:	2118      	movs	r1, #24
 8000ea6:	187b      	adds	r3, r7, r1
 8000ea8:	7b5b      	ldrb	r3, [r3, #13]
 8000eaa:	3310      	adds	r3, #16
 8000eac:	b2da      	uxtb	r2, r3
 8000eae:	187b      	adds	r3, r7, r1
 8000eb0:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000eb2:	2418      	movs	r4, #24
 8000eb4:	193b      	adds	r3, r7, r4
 8000eb6:	2110      	movs	r1, #16
 8000eb8:	0018      	movs	r0, r3
 8000eba:	f7ff f9df 	bl	800027c <cr95write>
	printf("CAL #5 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000ebe:	193b      	adds	r3, r7, r4
 8000ec0:	7b5b      	ldrb	r3, [r3, #13]
 8000ec2:	001c      	movs	r4, r3
 8000ec4:	1dfa      	adds	r2, r7, #7
 8000ec6:	2308      	movs	r3, #8
 8000ec8:	18fb      	adds	r3, r7, r3
 8000eca:	0011      	movs	r1, r2
 8000ecc:	0018      	movs	r0, r3
 8000ece:	f7ff f9eb 	bl	80002a8 <cr95read>
 8000ed2:	1e03      	subs	r3, r0, #0
 8000ed4:	d101      	bne.n	8000eda <cr95_calibrate+0x1de>
 8000ed6:	2279      	movs	r2, #121	; 0x79
 8000ed8:	e000      	b.n	8000edc <cr95_calibrate+0x1e0>
 8000eda:	226e      	movs	r2, #110	; 0x6e
 8000edc:	2508      	movs	r5, #8
 8000ede:	197b      	adds	r3, r7, r5
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	4845      	ldr	r0, [pc, #276]	; (8000ff8 <cr95_calibrate+0x2fc>)
 8000ee4:	0021      	movs	r1, r4
 8000ee6:	f004 f999 	bl	800521c <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x08; else cmd_cal[13] += 0x08;
 8000eea:	197b      	adds	r3, r7, r5
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d107      	bne.n	8000f02 <cr95_calibrate+0x206>
 8000ef2:	2118      	movs	r1, #24
 8000ef4:	187b      	adds	r3, r7, r1
 8000ef6:	7b5b      	ldrb	r3, [r3, #13]
 8000ef8:	3b08      	subs	r3, #8
 8000efa:	b2da      	uxtb	r2, r3
 8000efc:	187b      	adds	r3, r7, r1
 8000efe:	735a      	strb	r2, [r3, #13]
 8000f00:	e006      	b.n	8000f10 <cr95_calibrate+0x214>
 8000f02:	2118      	movs	r1, #24
 8000f04:	187b      	adds	r3, r7, r1
 8000f06:	7b5b      	ldrb	r3, [r3, #13]
 8000f08:	3308      	adds	r3, #8
 8000f0a:	b2da      	uxtb	r2, r3
 8000f0c:	187b      	adds	r3, r7, r1
 8000f0e:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000f10:	2418      	movs	r4, #24
 8000f12:	193b      	adds	r3, r7, r4
 8000f14:	2110      	movs	r1, #16
 8000f16:	0018      	movs	r0, r3
 8000f18:	f7ff f9b0 	bl	800027c <cr95write>
	printf("CAL #6 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000f1c:	193b      	adds	r3, r7, r4
 8000f1e:	7b5b      	ldrb	r3, [r3, #13]
 8000f20:	001c      	movs	r4, r3
 8000f22:	1dfa      	adds	r2, r7, #7
 8000f24:	2308      	movs	r3, #8
 8000f26:	18fb      	adds	r3, r7, r3
 8000f28:	0011      	movs	r1, r2
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	f7ff f9bc 	bl	80002a8 <cr95read>
 8000f30:	1e03      	subs	r3, r0, #0
 8000f32:	d101      	bne.n	8000f38 <cr95_calibrate+0x23c>
 8000f34:	2279      	movs	r2, #121	; 0x79
 8000f36:	e000      	b.n	8000f3a <cr95_calibrate+0x23e>
 8000f38:	226e      	movs	r2, #110	; 0x6e
 8000f3a:	2508      	movs	r5, #8
 8000f3c:	197b      	adds	r3, r7, r5
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	482e      	ldr	r0, [pc, #184]	; (8000ffc <cr95_calibrate+0x300>)
 8000f42:	0021      	movs	r1, r4
 8000f44:	f004 f96a 	bl	800521c <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x04; else cmd_cal[13] += 0x04;
 8000f48:	197b      	adds	r3, r7, r5
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d107      	bne.n	8000f60 <cr95_calibrate+0x264>
 8000f50:	2118      	movs	r1, #24
 8000f52:	187b      	adds	r3, r7, r1
 8000f54:	7b5b      	ldrb	r3, [r3, #13]
 8000f56:	3b04      	subs	r3, #4
 8000f58:	b2da      	uxtb	r2, r3
 8000f5a:	187b      	adds	r3, r7, r1
 8000f5c:	735a      	strb	r2, [r3, #13]
 8000f5e:	e006      	b.n	8000f6e <cr95_calibrate+0x272>
 8000f60:	2118      	movs	r1, #24
 8000f62:	187b      	adds	r3, r7, r1
 8000f64:	7b5b      	ldrb	r3, [r3, #13]
 8000f66:	3304      	adds	r3, #4
 8000f68:	b2da      	uxtb	r2, r3
 8000f6a:	187b      	adds	r3, r7, r1
 8000f6c:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000f6e:	2418      	movs	r4, #24
 8000f70:	193b      	adds	r3, r7, r4
 8000f72:	2110      	movs	r1, #16
 8000f74:	0018      	movs	r0, r3
 8000f76:	f7ff f981 	bl	800027c <cr95write>
	printf("CAL #7 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000f7a:	193b      	adds	r3, r7, r4
 8000f7c:	7b5b      	ldrb	r3, [r3, #13]
 8000f7e:	001c      	movs	r4, r3
 8000f80:	1dfa      	adds	r2, r7, #7
 8000f82:	2308      	movs	r3, #8
 8000f84:	18fb      	adds	r3, r7, r3
 8000f86:	0011      	movs	r1, r2
 8000f88:	0018      	movs	r0, r3
 8000f8a:	f7ff f98d 	bl	80002a8 <cr95read>
 8000f8e:	1e03      	subs	r3, r0, #0
 8000f90:	d101      	bne.n	8000f96 <cr95_calibrate+0x29a>
 8000f92:	2279      	movs	r2, #121	; 0x79
 8000f94:	e000      	b.n	8000f98 <cr95_calibrate+0x29c>
 8000f96:	226e      	movs	r2, #110	; 0x6e
 8000f98:	2508      	movs	r5, #8
 8000f9a:	197b      	adds	r3, r7, r5
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	4818      	ldr	r0, [pc, #96]	; (8001000 <cr95_calibrate+0x304>)
 8000fa0:	0021      	movs	r1, r4
 8000fa2:	f004 f93b 	bl	800521c <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x04;
 8000fa6:	197b      	adds	r3, r7, r5
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d106      	bne.n	8000fbc <cr95_calibrate+0x2c0>
 8000fae:	2118      	movs	r1, #24
 8000fb0:	187b      	adds	r3, r7, r1
 8000fb2:	7b5b      	ldrb	r3, [r3, #13]
 8000fb4:	3b04      	subs	r3, #4
 8000fb6:	b2da      	uxtb	r2, r3
 8000fb8:	187b      	adds	r3, r7, r1
 8000fba:	735a      	strb	r2, [r3, #13]
	DacDataRef = cmd_cal[13];
 8000fbc:	2318      	movs	r3, #24
 8000fbe:	18fb      	adds	r3, r7, r3
 8000fc0:	7b5a      	ldrb	r2, [r3, #13]
 8000fc2:	4b10      	ldr	r3, [pc, #64]	; (8001004 <cr95_calibrate+0x308>)
 8000fc4:	701a      	strb	r2, [r3, #0]
	printf("CAL finished, DacDataRef=0x%02x\n", DacDataRef);
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <cr95_calibrate+0x308>)
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	001a      	movs	r2, r3
 8000fcc:	4b0e      	ldr	r3, [pc, #56]	; (8001008 <cr95_calibrate+0x30c>)
 8000fce:	0011      	movs	r1, r2
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	f004 f923 	bl	800521c <iprintf>
}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b00a      	add	sp, #40	; 0x28
 8000fdc:	bdb0      	pop	{r4, r5, r7, pc}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	08006bf8 	.word	0x08006bf8
 8000fe4:	08006ab4 	.word	0x08006ab4
 8000fe8:	08006ad8 	.word	0x08006ad8
 8000fec:	08006afc 	.word	0x08006afc
 8000ff0:	08006b20 	.word	0x08006b20
 8000ff4:	08006b44 	.word	0x08006b44
 8000ff8:	08006b68 	.word	0x08006b68
 8000ffc:	08006b8c 	.word	0x08006b8c
 8001000:	08006bb0 	.word	0x08006bb0
 8001004:	2000012e 	.word	0x2000012e
 8001008:	08006bd4 	.word	0x08006bd4

0800100c <uart_process_command>:

static void uart_process_command(char *cmd)
{
 800100c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800100e:	b093      	sub	sp, #76	; 0x4c
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
    char *token;
    token = strtok(cmd, " ");
 8001014:	4ad8      	ldr	r2, [pc, #864]	; (8001378 <uart_process_command+0x36c>)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	0011      	movs	r1, r2
 800101a:	0018      	movs	r0, r3
 800101c:	f004 f9e2 	bl	80053e4 <strtok>
 8001020:	0003      	movs	r3, r0
 8001022:	643b      	str	r3, [r7, #64]	; 0x40
	uint8_t data[16];
	uint8_t len;

	const uint8_t cmd_echo[] =  { 0x55 };
 8001024:	2328      	movs	r3, #40	; 0x28
 8001026:	18fb      	adds	r3, r7, r3
 8001028:	4ad4      	ldr	r2, [pc, #848]	; (800137c <uart_process_command+0x370>)
 800102a:	7812      	ldrb	r2, [r2, #0]
 800102c:	701a      	strb	r2, [r3, #0]
	const uint8_t cmd_idn[] =   { 0x01, 0x00 };
 800102e:	2324      	movs	r3, #36	; 0x24
 8001030:	18fb      	adds	r3, r7, r3
 8001032:	2201      	movs	r2, #1
 8001034:	801a      	strh	r2, [r3, #0]

    if (strcasecmp(token, "HELLO") == 0) {
 8001036:	4ad2      	ldr	r2, [pc, #840]	; (8001380 <uart_process_command+0x374>)
 8001038:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800103a:	0011      	movs	r1, r2
 800103c:	0018      	movs	r0, r3
 800103e:	f004 f9b7 	bl	80053b0 <strcasecmp>
 8001042:	1e03      	subs	r3, r0, #0
 8001044:	d104      	bne.n	8001050 <uart_process_command+0x44>
        printf("Communication is working\n");
 8001046:	4bcf      	ldr	r3, [pc, #828]	; (8001384 <uart_process_command+0x378>)
 8001048:	0018      	movs	r0, r3
 800104a:	f004 f987 	bl	800535c <puts>
    	} while (uart_rx_read_ptr == uart_rx_write_ptr);
    }
    else {
        printf("Unknown command\n");
    }
}
 800104e:	e2bd      	b.n	80015cc <uart_process_command+0x5c0>
    else if (strcasecmp(token, "ON") == 0) {
 8001050:	4acd      	ldr	r2, [pc, #820]	; (8001388 <uart_process_command+0x37c>)
 8001052:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001054:	0011      	movs	r1, r2
 8001056:	0018      	movs	r0, r3
 8001058:	f004 f9aa 	bl	80053b0 <strcasecmp>
 800105c:	1e03      	subs	r3, r0, #0
 800105e:	d13b      	bne.n	80010d8 <uart_process_command+0xcc>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001060:	2380      	movs	r3, #128	; 0x80
 8001062:	0059      	lsls	r1, r3, #1
 8001064:	2390      	movs	r3, #144	; 0x90
 8001066:	05db      	lsls	r3, r3, #23
 8001068:	2201      	movs	r2, #1
 800106a:	0018      	movs	r0, r3
 800106c:	f002 f854 	bl	8003118 <HAL_GPIO_WritePin>
    	MX_USART1_UART_Init();
 8001070:	f000 fbba 	bl	80017e8 <MX_USART1_UART_Init>
        HAL_UART_Receive_DMA(&huart1, nfc_rx_buf, RX_BUFFER_LEN);
 8001074:	49c5      	ldr	r1, [pc, #788]	; (800138c <uart_process_command+0x380>)
 8001076:	4bc6      	ldr	r3, [pc, #792]	; (8001390 <uart_process_command+0x384>)
 8001078:	2240      	movs	r2, #64	; 0x40
 800107a:	0018      	movs	r0, r3
 800107c:	f003 fba3 	bl	80047c6 <HAL_UART_Receive_DMA>
    	HAL_Delay(5);
 8001080:	2005      	movs	r0, #5
 8001082:	f001 fae3 	bl	800264c <HAL_Delay>
    	printf("RFID ON\n");
 8001086:	4bc3      	ldr	r3, [pc, #780]	; (8001394 <uart_process_command+0x388>)
 8001088:	0018      	movs	r0, r3
 800108a:	f004 f967 	bl	800535c <puts>
        nfc_rx_read_ptr = nfc_rx_write_ptr;
 800108e:	4bc2      	ldr	r3, [pc, #776]	; (8001398 <uart_process_command+0x38c>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	b29b      	uxth	r3, r3
 8001096:	2240      	movs	r2, #64	; 0x40
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	b29a      	uxth	r2, r3
 800109c:	4bbf      	ldr	r3, [pc, #764]	; (800139c <uart_process_command+0x390>)
 800109e:	801a      	strh	r2, [r3, #0]
    	cr95_wakeup();
 80010a0:	f7ff f9ba 	bl	8000418 <cr95_wakeup>
    	nfc_ready = true;
 80010a4:	4bbe      	ldr	r3, [pc, #760]	; (80013a0 <uart_process_command+0x394>)
 80010a6:	2201      	movs	r2, #1
 80010a8:	701a      	strb	r2, [r3, #0]
    	SSD1306_GotoXY (45,10);
 80010aa:	210a      	movs	r1, #10
 80010ac:	202d      	movs	r0, #45	; 0x2d
 80010ae:	f000 fe5b 	bl	8001d68 <SSD1306_GotoXY>
    	SSD1306_Puts ("RFID", &Font_11x18, 1);
 80010b2:	49bc      	ldr	r1, [pc, #752]	; (80013a4 <uart_process_command+0x398>)
 80010b4:	4bbc      	ldr	r3, [pc, #752]	; (80013a8 <uart_process_command+0x39c>)
 80010b6:	2201      	movs	r2, #1
 80010b8:	0018      	movs	r0, r3
 80010ba:	f000 feef 	bl	8001e9c <SSD1306_Puts>
    	SSD1306_GotoXY (30, 30);
 80010be:	211e      	movs	r1, #30
 80010c0:	201e      	movs	r0, #30
 80010c2:	f000 fe51 	bl	8001d68 <SSD1306_GotoXY>
    	SSD1306_Puts ("SCANNER", &Font_11x18, 1);
 80010c6:	49b7      	ldr	r1, [pc, #732]	; (80013a4 <uart_process_command+0x398>)
 80010c8:	4bb8      	ldr	r3, [pc, #736]	; (80013ac <uart_process_command+0x3a0>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	0018      	movs	r0, r3
 80010ce:	f000 fee5 	bl	8001e9c <SSD1306_Puts>
    	SSD1306_UpdateScreen(); // update screen
 80010d2:	f000 fd8d 	bl	8001bf0 <SSD1306_UpdateScreen>
}
 80010d6:	e279      	b.n	80015cc <uart_process_command+0x5c0>
    else if (strcasecmp(token, "OFF") == 0) {
 80010d8:	4ab5      	ldr	r2, [pc, #724]	; (80013b0 <uart_process_command+0x3a4>)
 80010da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010dc:	0011      	movs	r1, r2
 80010de:	0018      	movs	r0, r3
 80010e0:	f004 f966 	bl	80053b0 <strcasecmp>
 80010e4:	1e03      	subs	r3, r0, #0
 80010e6:	d126      	bne.n	8001136 <uart_process_command+0x12a>
    	nfc_ready = false;
 80010e8:	4bad      	ldr	r3, [pc, #692]	; (80013a0 <uart_process_command+0x394>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	701a      	strb	r2, [r3, #0]
        HAL_UART_AbortReceive(&huart1);
 80010ee:	4ba8      	ldr	r3, [pc, #672]	; (8001390 <uart_process_command+0x384>)
 80010f0:	0018      	movs	r0, r3
 80010f2:	f003 fbb9 	bl	8004868 <HAL_UART_AbortReceive>
    	HAL_UART_DeInit(&huart1);
 80010f6:	4ba6      	ldr	r3, [pc, #664]	; (8001390 <uart_process_command+0x384>)
 80010f8:	0018      	movs	r0, r3
 80010fa:	f003 fa81 	bl	8004600 <HAL_UART_DeInit>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80010fe:	2380      	movs	r3, #128	; 0x80
 8001100:	0059      	lsls	r1, r3, #1
 8001102:	2390      	movs	r3, #144	; 0x90
 8001104:	05db      	lsls	r3, r3, #23
 8001106:	2200      	movs	r2, #0
 8001108:	0018      	movs	r0, r3
 800110a:	f002 f805 	bl	8003118 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800110e:	2380      	movs	r3, #128	; 0x80
 8001110:	00db      	lsls	r3, r3, #3
 8001112:	48a8      	ldr	r0, [pc, #672]	; (80013b4 <uart_process_command+0x3a8>)
 8001114:	2200      	movs	r2, #0
 8001116:	0019      	movs	r1, r3
 8001118:	f001 fffe 	bl	8003118 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800111c:	4ba5      	ldr	r3, [pc, #660]	; (80013b4 <uart_process_command+0x3a8>)
 800111e:	2200      	movs	r2, #0
 8001120:	2110      	movs	r1, #16
 8001122:	0018      	movs	r0, r3
 8001124:	f001 fff8 	bl	8003118 <HAL_GPIO_WritePin>
    	SSD1306_Clear();
 8001128:	f000 fede 	bl	8001ee8 <SSD1306_Clear>
    	printf("RFID OFF\n");
 800112c:	4ba2      	ldr	r3, [pc, #648]	; (80013b8 <uart_process_command+0x3ac>)
 800112e:	0018      	movs	r0, r3
 8001130:	f004 f914 	bl	800535c <puts>
}
 8001134:	e24a      	b.n	80015cc <uart_process_command+0x5c0>
    else if (strcasecmp(token, "ECHO") == 0) {
 8001136:	4aa1      	ldr	r2, [pc, #644]	; (80013bc <uart_process_command+0x3b0>)
 8001138:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800113a:	0011      	movs	r1, r2
 800113c:	0018      	movs	r0, r3
 800113e:	f004 f937 	bl	80053b0 <strcasecmp>
 8001142:	1e03      	subs	r3, r0, #0
 8001144:	d146      	bne.n	80011d4 <uart_process_command+0x1c8>
    	cr95write(cmd_echo, sizeof(cmd_echo));
 8001146:	2328      	movs	r3, #40	; 0x28
 8001148:	18fb      	adds	r3, r7, r3
 800114a:	2101      	movs	r1, #1
 800114c:	0018      	movs	r0, r3
 800114e:	f7ff f895 	bl	800027c <cr95write>
    	uint8_t resp = cr95read(NULL, NULL);
 8001152:	253d      	movs	r5, #61	; 0x3d
 8001154:	197c      	adds	r4, r7, r5
 8001156:	2100      	movs	r1, #0
 8001158:	2000      	movs	r0, #0
 800115a:	f7ff f8a5 	bl	80002a8 <cr95read>
 800115e:	0003      	movs	r3, r0
 8001160:	7023      	strb	r3, [r4, #0]
    	printf("ECHO %s %02X\n", (resp == 0x55) ? "yes" : "no", resp);
 8001162:	197b      	adds	r3, r7, r5
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b55      	cmp	r3, #85	; 0x55
 8001168:	d101      	bne.n	800116e <uart_process_command+0x162>
 800116a:	4b95      	ldr	r3, [pc, #596]	; (80013c0 <uart_process_command+0x3b4>)
 800116c:	e000      	b.n	8001170 <uart_process_command+0x164>
 800116e:	4b95      	ldr	r3, [pc, #596]	; (80013c4 <uart_process_command+0x3b8>)
 8001170:	223d      	movs	r2, #61	; 0x3d
 8001172:	18ba      	adds	r2, r7, r2
 8001174:	7812      	ldrb	r2, [r2, #0]
 8001176:	4894      	ldr	r0, [pc, #592]	; (80013c8 <uart_process_command+0x3bc>)
 8001178:	0019      	movs	r1, r3
 800117a:	f004 f84f 	bl	800521c <iprintf>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800117e:	4b8d      	ldr	r3, [pc, #564]	; (80013b4 <uart_process_command+0x3a8>)
 8001180:	2201      	movs	r2, #1
 8001182:	2120      	movs	r1, #32
 8001184:	0018      	movs	r0, r3
 8001186:	f001 ffc7 	bl	8003118 <HAL_GPIO_WritePin>
    	SSD1306_Clear();
 800118a:	f000 fead 	bl	8001ee8 <SSD1306_Clear>
    	SSD1306_GotoXY (40,10);
 800118e:	210a      	movs	r1, #10
 8001190:	2028      	movs	r0, #40	; 0x28
 8001192:	f000 fde9 	bl	8001d68 <SSD1306_GotoXY>
    	SSD1306_Puts ("ECHO", &Font_11x18, 1);
 8001196:	4983      	ldr	r1, [pc, #524]	; (80013a4 <uart_process_command+0x398>)
 8001198:	4b88      	ldr	r3, [pc, #544]	; (80013bc <uart_process_command+0x3b0>)
 800119a:	2201      	movs	r2, #1
 800119c:	0018      	movs	r0, r3
 800119e:	f000 fe7d 	bl	8001e9c <SSD1306_Puts>
    	SSD1306_GotoXY (25, 30);
 80011a2:	211e      	movs	r1, #30
 80011a4:	2019      	movs	r0, #25
 80011a6:	f000 fddf 	bl	8001d68 <SSD1306_GotoXY>
    	SSD1306_Puts ("COMMAND", &Font_11x18, 1);
 80011aa:	497e      	ldr	r1, [pc, #504]	; (80013a4 <uart_process_command+0x398>)
 80011ac:	4b87      	ldr	r3, [pc, #540]	; (80013cc <uart_process_command+0x3c0>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	0018      	movs	r0, r3
 80011b2:	f000 fe73 	bl	8001e9c <SSD1306_Puts>
    	SSD1306_UpdateScreen(); // update screen
 80011b6:	f000 fd1b 	bl	8001bf0 <SSD1306_UpdateScreen>
    	HAL_Delay(5000);
 80011ba:	4b85      	ldr	r3, [pc, #532]	; (80013d0 <uart_process_command+0x3c4>)
 80011bc:	0018      	movs	r0, r3
 80011be:	f001 fa45 	bl	800264c <HAL_Delay>
    	SSD1306_Clear();
 80011c2:	f000 fe91 	bl	8001ee8 <SSD1306_Clear>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80011c6:	4b7b      	ldr	r3, [pc, #492]	; (80013b4 <uart_process_command+0x3a8>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	2120      	movs	r1, #32
 80011cc:	0018      	movs	r0, r3
 80011ce:	f001 ffa3 	bl	8003118 <HAL_GPIO_WritePin>
}
 80011d2:	e1fb      	b.n	80015cc <uart_process_command+0x5c0>
    else if (strcasecmp(token, "IDN") == 0) {
 80011d4:	4a7f      	ldr	r2, [pc, #508]	; (80013d4 <uart_process_command+0x3c8>)
 80011d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80011d8:	0011      	movs	r1, r2
 80011da:	0018      	movs	r0, r3
 80011dc:	f004 f8e8 	bl	80053b0 <strcasecmp>
 80011e0:	1e03      	subs	r3, r0, #0
 80011e2:	d15c      	bne.n	800129e <uart_process_command+0x292>
    	cr95write(cmd_idn, sizeof(cmd_idn));
 80011e4:	2324      	movs	r3, #36	; 0x24
 80011e6:	18fb      	adds	r3, r7, r3
 80011e8:	2102      	movs	r1, #2
 80011ea:	0018      	movs	r0, r3
 80011ec:	f7ff f846 	bl	800027c <cr95write>
    	if (cr95read(data, &len) == 0x00) {
 80011f0:	232b      	movs	r3, #43	; 0x2b
 80011f2:	18fa      	adds	r2, r7, r3
 80011f4:	232c      	movs	r3, #44	; 0x2c
 80011f6:	18fb      	adds	r3, r7, r3
 80011f8:	0011      	movs	r1, r2
 80011fa:	0018      	movs	r0, r3
 80011fc:	f7ff f854 	bl	80002a8 <cr95read>
 8001200:	1e03      	subs	r3, r0, #0
 8001202:	d147      	bne.n	8001294 <uart_process_command+0x288>
    		printf("IDN =");
 8001204:	4b74      	ldr	r3, [pc, #464]	; (80013d8 <uart_process_command+0x3cc>)
 8001206:	0018      	movs	r0, r3
 8001208:	f004 f808 	bl	800521c <iprintf>
    		for (uint8_t i = 0; i < len; i++)
 800120c:	2347      	movs	r3, #71	; 0x47
 800120e:	18fb      	adds	r3, r7, r3
 8001210:	2200      	movs	r2, #0
 8001212:	701a      	strb	r2, [r3, #0]
 8001214:	e019      	b.n	800124a <uart_process_command+0x23e>
    			idn[i]=data[i];
 8001216:	2447      	movs	r4, #71	; 0x47
 8001218:	193b      	adds	r3, r7, r4
 800121a:	781a      	ldrb	r2, [r3, #0]
 800121c:	193b      	adds	r3, r7, r4
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	202c      	movs	r0, #44	; 0x2c
 8001222:	1839      	adds	r1, r7, r0
 8001224:	5c89      	ldrb	r1, [r1, r2]
 8001226:	2208      	movs	r2, #8
 8001228:	18ba      	adds	r2, r7, r2
 800122a:	54d1      	strb	r1, [r2, r3]
    			printf(" %02X", data[i]);
 800122c:	193b      	adds	r3, r7, r4
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	183a      	adds	r2, r7, r0
 8001232:	5cd3      	ldrb	r3, [r2, r3]
 8001234:	001a      	movs	r2, r3
 8001236:	4b69      	ldr	r3, [pc, #420]	; (80013dc <uart_process_command+0x3d0>)
 8001238:	0011      	movs	r1, r2
 800123a:	0018      	movs	r0, r3
 800123c:	f003 ffee 	bl	800521c <iprintf>
    		for (uint8_t i = 0; i < len; i++)
 8001240:	193b      	adds	r3, r7, r4
 8001242:	781a      	ldrb	r2, [r3, #0]
 8001244:	193b      	adds	r3, r7, r4
 8001246:	3201      	adds	r2, #1
 8001248:	701a      	strb	r2, [r3, #0]
 800124a:	232b      	movs	r3, #43	; 0x2b
 800124c:	18fb      	adds	r3, r7, r3
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2247      	movs	r2, #71	; 0x47
 8001252:	18ba      	adds	r2, r7, r2
 8001254:	7812      	ldrb	r2, [r2, #0]
 8001256:	429a      	cmp	r2, r3
 8001258:	d3dd      	bcc.n	8001216 <uart_process_command+0x20a>
    		SSD1306_Clear();
 800125a:	f000 fe45 	bl	8001ee8 <SSD1306_Clear>
    		SSD1306_GotoXY (50, 10);
 800125e:	210a      	movs	r1, #10
 8001260:	2032      	movs	r0, #50	; 0x32
 8001262:	f000 fd81 	bl	8001d68 <SSD1306_GotoXY>
    		SSD1306_Puts ("IDN:", &Font_11x18, 1);
 8001266:	494f      	ldr	r1, [pc, #316]	; (80013a4 <uart_process_command+0x398>)
 8001268:	4b5d      	ldr	r3, [pc, #372]	; (80013e0 <uart_process_command+0x3d4>)
 800126a:	2201      	movs	r2, #1
 800126c:	0018      	movs	r0, r3
 800126e:	f000 fe15 	bl	8001e9c <SSD1306_Puts>
    		SSD1306_GotoXY (20, 30);
 8001272:	211e      	movs	r1, #30
 8001274:	2014      	movs	r0, #20
 8001276:	f000 fd77 	bl	8001d68 <SSD1306_GotoXY>
    		SSD1306_Puts (idn, &Font_7x10, 1);
 800127a:	495a      	ldr	r1, [pc, #360]	; (80013e4 <uart_process_command+0x3d8>)
 800127c:	2308      	movs	r3, #8
 800127e:	18fb      	adds	r3, r7, r3
 8001280:	2201      	movs	r2, #1
 8001282:	0018      	movs	r0, r3
 8001284:	f000 fe0a 	bl	8001e9c <SSD1306_Puts>
    		SSD1306_UpdateScreen(); // update screen
 8001288:	f000 fcb2 	bl	8001bf0 <SSD1306_UpdateScreen>
    		printf("\n");
 800128c:	200a      	movs	r0, #10
 800128e:	f003 ffdf 	bl	8005250 <putchar>
}
 8001292:	e19b      	b.n	80015cc <uart_process_command+0x5c0>
    		printf("IDN error\n");
 8001294:	4b54      	ldr	r3, [pc, #336]	; (80013e8 <uart_process_command+0x3dc>)
 8001296:	0018      	movs	r0, r3
 8001298:	f004 f860 	bl	800535c <puts>
}
 800129c:	e196      	b.n	80015cc <uart_process_command+0x5c0>
    else if (strcasecmp(token, "INIT14") == 0) {
 800129e:	4a53      	ldr	r2, [pc, #332]	; (80013ec <uart_process_command+0x3e0>)
 80012a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012a2:	0011      	movs	r1, r2
 80012a4:	0018      	movs	r0, r3
 80012a6:	f004 f883 	bl	80053b0 <strcasecmp>
 80012aa:	1e03      	subs	r3, r0, #0
 80012ac:	d102      	bne.n	80012b4 <uart_process_command+0x2a8>
    	cr95_init14();
 80012ae:	f7ff f903 	bl	80004b8 <cr95_init14>
}
 80012b2:	e18b      	b.n	80015cc <uart_process_command+0x5c0>
    else if (strcasecmp(token, "INIT15") == 0) {
 80012b4:	4a4e      	ldr	r2, [pc, #312]	; (80013f0 <uart_process_command+0x3e4>)
 80012b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012b8:	0011      	movs	r1, r2
 80012ba:	0018      	movs	r0, r3
 80012bc:	f004 f878 	bl	80053b0 <strcasecmp>
 80012c0:	1e03      	subs	r3, r0, #0
 80012c2:	d102      	bne.n	80012ca <uart_process_command+0x2be>
        cr95_init15();
 80012c4:	f7ff f95a 	bl	800057c <cr95_init15>
}
 80012c8:	e180      	b.n	80015cc <uart_process_command+0x5c0>
    else if (strcasecmp(token, "READ") == 0) {
 80012ca:	4a4a      	ldr	r2, [pc, #296]	; (80013f4 <uart_process_command+0x3e8>)
 80012cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012ce:	0011      	movs	r1, r2
 80012d0:	0018      	movs	r0, r3
 80012d2:	f004 f86d 	bl	80053b0 <strcasecmp>
 80012d6:	1e03      	subs	r3, r0, #0
 80012d8:	d12b      	bne.n	8001332 <uart_process_command+0x326>
    	cr95_read();
 80012da:	f7ff f993 	bl	8000604 <cr95_read>
    	if (disp_len == 1) {
 80012de:	4b46      	ldr	r3, [pc, #280]	; (80013f8 <uart_process_command+0x3ec>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d111      	bne.n	800130a <uart_process_command+0x2fe>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80012e6:	4b33      	ldr	r3, [pc, #204]	; (80013b4 <uart_process_command+0x3a8>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	2110      	movs	r1, #16
 80012ec:	0018      	movs	r0, r3
 80012ee:	f001 ff13 	bl	8003118 <HAL_GPIO_WritePin>
    		HAL_Delay(2000);
 80012f2:	23fa      	movs	r3, #250	; 0xfa
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	0018      	movs	r0, r3
 80012f8:	f001 f9a8 	bl	800264c <HAL_Delay>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80012fc:	4b2d      	ldr	r3, [pc, #180]	; (80013b4 <uart_process_command+0x3a8>)
 80012fe:	2200      	movs	r2, #0
 8001300:	2110      	movs	r1, #16
 8001302:	0018      	movs	r0, r3
 8001304:	f001 ff08 	bl	8003118 <HAL_GPIO_WritePin>
}
 8001308:	e160      	b.n	80015cc <uart_process_command+0x5c0>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800130a:	2380      	movs	r3, #128	; 0x80
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	4829      	ldr	r0, [pc, #164]	; (80013b4 <uart_process_command+0x3a8>)
 8001310:	2201      	movs	r2, #1
 8001312:	0019      	movs	r1, r3
 8001314:	f001 ff00 	bl	8003118 <HAL_GPIO_WritePin>
    		HAL_Delay(2000);
 8001318:	23fa      	movs	r3, #250	; 0xfa
 800131a:	00db      	lsls	r3, r3, #3
 800131c:	0018      	movs	r0, r3
 800131e:	f001 f995 	bl	800264c <HAL_Delay>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001322:	2380      	movs	r3, #128	; 0x80
 8001324:	00db      	lsls	r3, r3, #3
 8001326:	4823      	ldr	r0, [pc, #140]	; (80013b4 <uart_process_command+0x3a8>)
 8001328:	2200      	movs	r2, #0
 800132a:	0019      	movs	r1, r3
 800132c:	f001 fef4 	bl	8003118 <HAL_GPIO_WritePin>
}
 8001330:	e14c      	b.n	80015cc <uart_process_command+0x5c0>
    else if (strcasecmp(token, "READTOPAZ") == 0) {
 8001332:	4a32      	ldr	r2, [pc, #200]	; (80013fc <uart_process_command+0x3f0>)
 8001334:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001336:	0011      	movs	r1, r2
 8001338:	0018      	movs	r0, r3
 800133a:	f004 f839 	bl	80053b0 <strcasecmp>
 800133e:	1e03      	subs	r3, r0, #0
 8001340:	d102      	bne.n	8001348 <uart_process_command+0x33c>
        cr95_readtopaz();
 8001342:	f7ff fc23 	bl	8000b8c <cr95_readtopaz>
}
 8001346:	e141      	b.n	80015cc <uart_process_command+0x5c0>
    else if (strcasecmp(token, "CALIBRATE") == 0) {
 8001348:	4a2d      	ldr	r2, [pc, #180]	; (8001400 <uart_process_command+0x3f4>)
 800134a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800134c:	0011      	movs	r1, r2
 800134e:	0018      	movs	r0, r3
 8001350:	f004 f82e 	bl	80053b0 <strcasecmp>
 8001354:	1e03      	subs	r3, r0, #0
 8001356:	d102      	bne.n	800135e <uart_process_command+0x352>
    	cr95_calibrate();
 8001358:	f7ff fcd0 	bl	8000cfc <cr95_calibrate>
}
 800135c:	e136      	b.n	80015cc <uart_process_command+0x5c0>
    else if (strcasecmp(token, "IDLE") == 0) {
 800135e:	4a29      	ldr	r2, [pc, #164]	; (8001404 <uart_process_command+0x3f8>)
 8001360:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001362:	0011      	movs	r1, r2
 8001364:	0018      	movs	r0, r3
 8001366:	f004 f823 	bl	80053b0 <strcasecmp>
 800136a:	1e03      	subs	r3, r0, #0
 800136c:	d14c      	bne.n	8001408 <uart_process_command+0x3fc>
    	cr95_idle(1);
 800136e:	2001      	movs	r0, #1
 8001370:	f7ff f868 	bl	8000444 <cr95_idle>
}
 8001374:	e12a      	b.n	80015cc <uart_process_command+0x5c0>
 8001376:	46c0      	nop			; (mov r8, r8)
 8001378:	08006c08 	.word	0x08006c08
 800137c:	08006d74 	.word	0x08006d74
 8001380:	08006c0c 	.word	0x08006c0c
 8001384:	08006c14 	.word	0x08006c14
 8001388:	08006c30 	.word	0x08006c30
 800138c:	200000ec 	.word	0x200000ec
 8001390:	20000618 	.word	0x20000618
 8001394:	08006c34 	.word	0x08006c34
 8001398:	200005d4 	.word	0x200005d4
 800139c:	2000012c 	.word	0x2000012c
 80013a0:	2000012f 	.word	0x2000012f
 80013a4:	20000008 	.word	0x20000008
 80013a8:	08006c3c 	.word	0x08006c3c
 80013ac:	08006c44 	.word	0x08006c44
 80013b0:	08006c4c 	.word	0x08006c4c
 80013b4:	48000400 	.word	0x48000400
 80013b8:	08006c50 	.word	0x08006c50
 80013bc:	08006c5c 	.word	0x08006c5c
 80013c0:	080068f4 	.word	0x080068f4
 80013c4:	080068f8 	.word	0x080068f8
 80013c8:	08006c64 	.word	0x08006c64
 80013cc:	08006c74 	.word	0x08006c74
 80013d0:	00001388 	.word	0x00001388
 80013d4:	08006c7c 	.word	0x08006c7c
 80013d8:	08006c80 	.word	0x08006c80
 80013dc:	08006950 	.word	0x08006950
 80013e0:	08006c88 	.word	0x08006c88
 80013e4:	20000000 	.word	0x20000000
 80013e8:	08006c90 	.word	0x08006c90
 80013ec:	08006c9c 	.word	0x08006c9c
 80013f0:	08006ca4 	.word	0x08006ca4
 80013f4:	08006cac 	.word	0x08006cac
 80013f8:	20000720 	.word	0x20000720
 80013fc:	08006cb4 	.word	0x08006cb4
 8001400:	08006cc0 	.word	0x08006cc0
 8001404:	08006ccc 	.word	0x08006ccc
    else if (strcasecmp(token, "WAKEUP") == 0) {
 8001408:	4a72      	ldr	r2, [pc, #456]	; (80015d4 <uart_process_command+0x5c8>)
 800140a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800140c:	0011      	movs	r1, r2
 800140e:	0018      	movs	r0, r3
 8001410:	f003 ffce 	bl	80053b0 <strcasecmp>
 8001414:	1e03      	subs	r3, r0, #0
 8001416:	d117      	bne.n	8001448 <uart_process_command+0x43c>
    	cr95_wakeup();
 8001418:	f7fe fffe 	bl	8000418 <cr95_wakeup>
    	uint8_t resp = cr95read(data, &len);
 800141c:	253e      	movs	r5, #62	; 0x3e
 800141e:	197c      	adds	r4, r7, r5
 8001420:	232b      	movs	r3, #43	; 0x2b
 8001422:	18fa      	adds	r2, r7, r3
 8001424:	262c      	movs	r6, #44	; 0x2c
 8001426:	19bb      	adds	r3, r7, r6
 8001428:	0011      	movs	r1, r2
 800142a:	0018      	movs	r0, r3
 800142c:	f7fe ff3c 	bl	80002a8 <cr95read>
 8001430:	0003      	movs	r3, r0
 8001432:	7023      	strb	r3, [r4, #0]
    	printf("Code of wakeup is: %02X with response: %02X\n", data[0],resp);
 8001434:	19bb      	adds	r3, r7, r6
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	0019      	movs	r1, r3
 800143a:	197b      	adds	r3, r7, r5
 800143c:	781a      	ldrb	r2, [r3, #0]
 800143e:	4b66      	ldr	r3, [pc, #408]	; (80015d8 <uart_process_command+0x5cc>)
 8001440:	0018      	movs	r0, r3
 8001442:	f003 feeb 	bl	800521c <iprintf>
}
 8001446:	e0c1      	b.n	80015cc <uart_process_command+0x5c0>
    else if (strcasecmp(token, "AUTO") == 0) {
 8001448:	4a64      	ldr	r2, [pc, #400]	; (80015dc <uart_process_command+0x5d0>)
 800144a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800144c:	0011      	movs	r1, r2
 800144e:	0018      	movs	r0, r3
 8001450:	f003 ffae 	bl	80053b0 <strcasecmp>
 8001454:	1e03      	subs	r3, r0, #0
 8001456:	d000      	beq.n	800145a <uart_process_command+0x44e>
 8001458:	e0b4      	b.n	80015c4 <uart_process_command+0x5b8>
    	SSD1306_Clear();
 800145a:	f000 fd45 	bl	8001ee8 <SSD1306_Clear>
    	SSD1306_GotoXY (1,10);
 800145e:	210a      	movs	r1, #10
 8001460:	2001      	movs	r0, #1
 8001462:	f000 fc81 	bl	8001d68 <SSD1306_GotoXY>
    	SSD1306_Puts ("Calibration", &Font_11x18, 1);
 8001466:	495e      	ldr	r1, [pc, #376]	; (80015e0 <uart_process_command+0x5d4>)
 8001468:	4b5e      	ldr	r3, [pc, #376]	; (80015e4 <uart_process_command+0x5d8>)
 800146a:	2201      	movs	r2, #1
 800146c:	0018      	movs	r0, r3
 800146e:	f000 fd15 	bl	8001e9c <SSD1306_Puts>
    	SSD1306_GotoXY (15,30);
 8001472:	211e      	movs	r1, #30
 8001474:	200f      	movs	r0, #15
 8001476:	f000 fc77 	bl	8001d68 <SSD1306_GotoXY>
    	SSD1306_Puts ("sequence", &Font_11x18, 1);
 800147a:	4959      	ldr	r1, [pc, #356]	; (80015e0 <uart_process_command+0x5d4>)
 800147c:	4b5a      	ldr	r3, [pc, #360]	; (80015e8 <uart_process_command+0x5dc>)
 800147e:	2201      	movs	r2, #1
 8001480:	0018      	movs	r0, r3
 8001482:	f000 fd0b 	bl	8001e9c <SSD1306_Puts>
    	SSD1306_UpdateScreen();
 8001486:	f000 fbb3 	bl	8001bf0 <SSD1306_UpdateScreen>
    	cr95_calibrate();
 800148a:	f7ff fc37 	bl	8000cfc <cr95_calibrate>
    	SSD1306_Clear();
 800148e:	f000 fd2b 	bl	8001ee8 <SSD1306_Clear>
    	SSD1306_GotoXY (45,10);
 8001492:	210a      	movs	r1, #10
 8001494:	202d      	movs	r0, #45	; 0x2d
 8001496:	f000 fc67 	bl	8001d68 <SSD1306_GotoXY>
    	SSD1306_Puts ("RFID", &Font_11x18, 1);
 800149a:	4951      	ldr	r1, [pc, #324]	; (80015e0 <uart_process_command+0x5d4>)
 800149c:	4b53      	ldr	r3, [pc, #332]	; (80015ec <uart_process_command+0x5e0>)
 800149e:	2201      	movs	r2, #1
 80014a0:	0018      	movs	r0, r3
 80014a2:	f000 fcfb 	bl	8001e9c <SSD1306_Puts>
    	SSD1306_GotoXY (30, 30);
 80014a6:	211e      	movs	r1, #30
 80014a8:	201e      	movs	r0, #30
 80014aa:	f000 fc5d 	bl	8001d68 <SSD1306_GotoXY>
    	SSD1306_Puts ("SCANNER", &Font_11x18, 1);
 80014ae:	494c      	ldr	r1, [pc, #304]	; (80015e0 <uart_process_command+0x5d4>)
 80014b0:	4b4f      	ldr	r3, [pc, #316]	; (80015f0 <uart_process_command+0x5e4>)
 80014b2:	2201      	movs	r2, #1
 80014b4:	0018      	movs	r0, r3
 80014b6:	f000 fcf1 	bl	8001e9c <SSD1306_Puts>
    	SSD1306_UpdateScreen();
 80014ba:	f000 fb99 	bl	8001bf0 <SSD1306_UpdateScreen>
        	cr95_idle(0);
 80014be:	2000      	movs	r0, #0
 80014c0:	f7fe ffc0 	bl	8000444 <cr95_idle>
			do {} while (nfc_rx_read_ptr == nfc_rx_write_ptr);
 80014c4:	4b4b      	ldr	r3, [pc, #300]	; (80015f4 <uart_process_command+0x5e8>)
 80014c6:	881b      	ldrh	r3, [r3, #0]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	0019      	movs	r1, r3
 80014cc:	4b4a      	ldr	r3, [pc, #296]	; (80015f8 <uart_process_command+0x5ec>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2240      	movs	r2, #64	; 0x40
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	4299      	cmp	r1, r3
 80014d8:	d0f4      	beq.n	80014c4 <uart_process_command+0x4b8>
			uint8_t resp = cr95read(data, &len);
 80014da:	253f      	movs	r5, #63	; 0x3f
 80014dc:	197c      	adds	r4, r7, r5
 80014de:	232b      	movs	r3, #43	; 0x2b
 80014e0:	18fa      	adds	r2, r7, r3
 80014e2:	262c      	movs	r6, #44	; 0x2c
 80014e4:	19bb      	adds	r3, r7, r6
 80014e6:	0011      	movs	r1, r2
 80014e8:	0018      	movs	r0, r3
 80014ea:	f7fe fedd 	bl	80002a8 <cr95read>
 80014ee:	0003      	movs	r3, r0
 80014f0:	7023      	strb	r3, [r4, #0]
			if (resp == 0x00 && data[0] == 0x02) printf("WAKEUP by tag detect\n");
 80014f2:	197b      	adds	r3, r7, r5
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d108      	bne.n	800150c <uart_process_command+0x500>
 80014fa:	19bb      	adds	r3, r7, r6
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d104      	bne.n	800150c <uart_process_command+0x500>
 8001502:	4b3e      	ldr	r3, [pc, #248]	; (80015fc <uart_process_command+0x5f0>)
 8001504:	0018      	movs	r0, r3
 8001506:	f003 ff29 	bl	800535c <puts>
 800150a:	e003      	b.n	8001514 <uart_process_command+0x508>
			else printf("Error\n");
 800150c:	4b3c      	ldr	r3, [pc, #240]	; (8001600 <uart_process_command+0x5f4>)
 800150e:	0018      	movs	r0, r3
 8001510:	f003 ff24 	bl	800535c <puts>
			printf("Code of wakeup is:%02X\n", data[0]);
 8001514:	232c      	movs	r3, #44	; 0x2c
 8001516:	18fb      	adds	r3, r7, r3
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	001a      	movs	r2, r3
 800151c:	4b39      	ldr	r3, [pc, #228]	; (8001604 <uart_process_command+0x5f8>)
 800151e:	0011      	movs	r1, r2
 8001520:	0018      	movs	r0, r3
 8001522:	f003 fe7b 	bl	800521c <iprintf>
			cr95_init14();
 8001526:	f7fe ffc7 	bl	80004b8 <cr95_init14>
        	cr95_read();
 800152a:	f7ff f86b 	bl	8000604 <cr95_read>
        	if (disp_len == 1) HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800152e:	4b36      	ldr	r3, [pc, #216]	; (8001608 <uart_process_command+0x5fc>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	2b01      	cmp	r3, #1
 8001534:	d105      	bne.n	8001542 <uart_process_command+0x536>
 8001536:	4b35      	ldr	r3, [pc, #212]	; (800160c <uart_process_command+0x600>)
 8001538:	2201      	movs	r2, #1
 800153a:	2110      	movs	r1, #16
 800153c:	0018      	movs	r0, r3
 800153e:	f001 fdeb 	bl	8003118 <HAL_GPIO_WritePin>
        	if (disp_len == 2) HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001542:	4b31      	ldr	r3, [pc, #196]	; (8001608 <uart_process_command+0x5fc>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	2b02      	cmp	r3, #2
 8001548:	d106      	bne.n	8001558 <uart_process_command+0x54c>
 800154a:	2380      	movs	r3, #128	; 0x80
 800154c:	00db      	lsls	r3, r3, #3
 800154e:	482f      	ldr	r0, [pc, #188]	; (800160c <uart_process_command+0x600>)
 8001550:	2201      	movs	r2, #1
 8001552:	0019      	movs	r1, r3
 8001554:	f001 fde0 	bl	8003118 <HAL_GPIO_WritePin>
        	HAL_Delay(3000);
 8001558:	4b2d      	ldr	r3, [pc, #180]	; (8001610 <uart_process_command+0x604>)
 800155a:	0018      	movs	r0, r3
 800155c:	f001 f876 	bl	800264c <HAL_Delay>
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001560:	4b2a      	ldr	r3, [pc, #168]	; (800160c <uart_process_command+0x600>)
 8001562:	2200      	movs	r2, #0
 8001564:	2110      	movs	r1, #16
 8001566:	0018      	movs	r0, r3
 8001568:	f001 fdd6 	bl	8003118 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800156c:	2380      	movs	r3, #128	; 0x80
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	4826      	ldr	r0, [pc, #152]	; (800160c <uart_process_command+0x600>)
 8001572:	2200      	movs	r2, #0
 8001574:	0019      	movs	r1, r3
 8001576:	f001 fdcf 	bl	8003118 <HAL_GPIO_WritePin>
        	SSD1306_Clear();
 800157a:	f000 fcb5 	bl	8001ee8 <SSD1306_Clear>
        	SSD1306_GotoXY (45,10);
 800157e:	210a      	movs	r1, #10
 8001580:	202d      	movs	r0, #45	; 0x2d
 8001582:	f000 fbf1 	bl	8001d68 <SSD1306_GotoXY>
        	SSD1306_Puts ("RFID", &Font_11x18, 1);
 8001586:	4916      	ldr	r1, [pc, #88]	; (80015e0 <uart_process_command+0x5d4>)
 8001588:	4b18      	ldr	r3, [pc, #96]	; (80015ec <uart_process_command+0x5e0>)
 800158a:	2201      	movs	r2, #1
 800158c:	0018      	movs	r0, r3
 800158e:	f000 fc85 	bl	8001e9c <SSD1306_Puts>
        	SSD1306_GotoXY (30, 30);
 8001592:	211e      	movs	r1, #30
 8001594:	201e      	movs	r0, #30
 8001596:	f000 fbe7 	bl	8001d68 <SSD1306_GotoXY>
        	SSD1306_Puts ("SCANNER", &Font_11x18, 1);
 800159a:	4911      	ldr	r1, [pc, #68]	; (80015e0 <uart_process_command+0x5d4>)
 800159c:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <uart_process_command+0x5e4>)
 800159e:	2201      	movs	r2, #1
 80015a0:	0018      	movs	r0, r3
 80015a2:	f000 fc7b 	bl	8001e9c <SSD1306_Puts>
        	SSD1306_UpdateScreen();
 80015a6:	f000 fb23 	bl	8001bf0 <SSD1306_UpdateScreen>
    	} while (uart_rx_read_ptr == uart_rx_write_ptr);
 80015aa:	4b1a      	ldr	r3, [pc, #104]	; (8001614 <uart_process_command+0x608>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	0019      	movs	r1, r3
 80015b2:	4b19      	ldr	r3, [pc, #100]	; (8001618 <uart_process_command+0x60c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	2240      	movs	r2, #64	; 0x40
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	4299      	cmp	r1, r3
 80015be:	d100      	bne.n	80015c2 <uart_process_command+0x5b6>
 80015c0:	e77d      	b.n	80014be <uart_process_command+0x4b2>
}
 80015c2:	e003      	b.n	80015cc <uart_process_command+0x5c0>
        printf("Unknown command\n");
 80015c4:	4b15      	ldr	r3, [pc, #84]	; (800161c <uart_process_command+0x610>)
 80015c6:	0018      	movs	r0, r3
 80015c8:	f003 fec8 	bl	800535c <puts>
}
 80015cc:	46c0      	nop			; (mov r8, r8)
 80015ce:	46bd      	mov	sp, r7
 80015d0:	b013      	add	sp, #76	; 0x4c
 80015d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015d4:	08006cd4 	.word	0x08006cd4
 80015d8:	08006cdc 	.word	0x08006cdc
 80015dc:	08006d0c 	.word	0x08006d0c
 80015e0:	20000008 	.word	0x20000008
 80015e4:	08006d14 	.word	0x08006d14
 80015e8:	08006d20 	.word	0x08006d20
 80015ec:	08006c3c 	.word	0x08006c3c
 80015f0:	08006c44 	.word	0x08006c44
 80015f4:	2000012c 	.word	0x2000012c
 80015f8:	200005d4 	.word	0x200005d4
 80015fc:	08006d2c 	.word	0x08006d2c
 8001600:	08006d44 	.word	0x08006d44
 8001604:	08006d4c 	.word	0x08006d4c
 8001608:	20000720 	.word	0x20000720
 800160c:	48000400 	.word	0x48000400
 8001610:	00000bb8 	.word	0x00000bb8
 8001614:	200000e8 	.word	0x200000e8
 8001618:	20000544 	.word	0x20000544
 800161c:	08006d64 	.word	0x08006d64

08001620 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001624:	f000 ffae 	bl	8002584 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001628:	f000 f83a 	bl	80016a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800162c:	f000 f964 	bl	80018f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001630:	f000 f93c 	bl	80018ac <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001634:	f000 f90a 	bl	800184c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001638:	f000 f8d6 	bl	80017e8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800163c:	f000 f894 	bl	8001768 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init ();
 8001640:	f000 fa12 	bl	8001a68 <SSD1306_Init>
  HAL_UART_DeInit(&huart1);
 8001644:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <main+0x60>)
 8001646:	0018      	movs	r0, r3
 8001648:	f002 ffda 	bl	8004600 <HAL_UART_DeInit>
  HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 800164c:	490d      	ldr	r1, [pc, #52]	; (8001684 <main+0x64>)
 800164e:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <main+0x68>)
 8001650:	2240      	movs	r2, #64	; 0x40
 8001652:	0018      	movs	r0, r3
 8001654:	f003 f8b7 	bl	80047c6 <HAL_UART_Receive_DMA>
			  printf("Async reponse, invalid (timeout)\n");
		  }

	  }
#else
	  printf_en = true;
 8001658:	4b0c      	ldr	r3, [pc, #48]	; (800168c <main+0x6c>)
 800165a:	2201      	movs	r2, #1
 800165c:	701a      	strb	r2, [r3, #0]
	  uart_process_command("on");
 800165e:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <main+0x70>)
 8001660:	0018      	movs	r0, r3
 8001662:	f7ff fcd3 	bl	800100c <uart_process_command>
	  HAL_Delay(5000);
 8001666:	4b0b      	ldr	r3, [pc, #44]	; (8001694 <main+0x74>)
 8001668:	0018      	movs	r0, r3
 800166a:	f000 ffef 	bl	800264c <HAL_Delay>
	  uart_process_command("echo");
 800166e:	4b0a      	ldr	r3, [pc, #40]	; (8001698 <main+0x78>)
 8001670:	0018      	movs	r0, r3
 8001672:	f7ff fccb 	bl	800100c <uart_process_command>
	  uart_process_command("auto");
 8001676:	4b09      	ldr	r3, [pc, #36]	; (800169c <main+0x7c>)
 8001678:	0018      	movs	r0, r3
 800167a:	f7ff fcc7 	bl	800100c <uart_process_command>
	  printf_en = true;
 800167e:	e7eb      	b.n	8001658 <main+0x38>
 8001680:	20000618 	.word	0x20000618
 8001684:	200000a8 	.word	0x200000a8
 8001688:	2000069c 	.word	0x2000069c
 800168c:	20000018 	.word	0x20000018
 8001690:	08006d78 	.word	0x08006d78
 8001694:	00001388 	.word	0x00001388
 8001698:	08006d7c 	.word	0x08006d7c
 800169c:	08006d84 	.word	0x08006d84

080016a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016a0:	b590      	push	{r4, r7, lr}
 80016a2:	b095      	sub	sp, #84	; 0x54
 80016a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016a6:	2420      	movs	r4, #32
 80016a8:	193b      	adds	r3, r7, r4
 80016aa:	0018      	movs	r0, r3
 80016ac:	2330      	movs	r3, #48	; 0x30
 80016ae:	001a      	movs	r2, r3
 80016b0:	2100      	movs	r1, #0
 80016b2:	f003 fdab 	bl	800520c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016b6:	2310      	movs	r3, #16
 80016b8:	18fb      	adds	r3, r7, r3
 80016ba:	0018      	movs	r0, r3
 80016bc:	2310      	movs	r3, #16
 80016be:	001a      	movs	r2, r3
 80016c0:	2100      	movs	r1, #0
 80016c2:	f003 fda3 	bl	800520c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016c6:	003b      	movs	r3, r7
 80016c8:	0018      	movs	r0, r3
 80016ca:	2310      	movs	r3, #16
 80016cc:	001a      	movs	r2, r3
 80016ce:	2100      	movs	r1, #0
 80016d0:	f003 fd9c 	bl	800520c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016d4:	0021      	movs	r1, r4
 80016d6:	187b      	adds	r3, r7, r1
 80016d8:	2202      	movs	r2, #2
 80016da:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016dc:	187b      	adds	r3, r7, r1
 80016de:	2201      	movs	r2, #1
 80016e0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016e2:	187b      	adds	r3, r7, r1
 80016e4:	2210      	movs	r2, #16
 80016e6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016e8:	187b      	adds	r3, r7, r1
 80016ea:	2202      	movs	r2, #2
 80016ec:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016ee:	187b      	adds	r3, r7, r1
 80016f0:	2200      	movs	r2, #0
 80016f2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80016f4:	187b      	adds	r3, r7, r1
 80016f6:	22a0      	movs	r2, #160	; 0xa0
 80016f8:	0392      	lsls	r2, r2, #14
 80016fa:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80016fc:	187b      	adds	r3, r7, r1
 80016fe:	2200      	movs	r2, #0
 8001700:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001702:	187b      	adds	r3, r7, r1
 8001704:	0018      	movs	r0, r3
 8001706:	f002 f9ed 	bl	8003ae4 <HAL_RCC_OscConfig>
 800170a:	1e03      	subs	r3, r0, #0
 800170c:	d001      	beq.n	8001712 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800170e:	f000 f9a5 	bl	8001a5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001712:	2110      	movs	r1, #16
 8001714:	187b      	adds	r3, r7, r1
 8001716:	2207      	movs	r2, #7
 8001718:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800171a:	187b      	adds	r3, r7, r1
 800171c:	2202      	movs	r2, #2
 800171e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001720:	187b      	adds	r3, r7, r1
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001726:	187b      	adds	r3, r7, r1
 8001728:	2200      	movs	r2, #0
 800172a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800172c:	187b      	adds	r3, r7, r1
 800172e:	2101      	movs	r1, #1
 8001730:	0018      	movs	r0, r3
 8001732:	f002 fcf1 	bl	8004118 <HAL_RCC_ClockConfig>
 8001736:	1e03      	subs	r3, r0, #0
 8001738:	d001      	beq.n	800173e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800173a:	f000 f98f 	bl	8001a5c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 800173e:	003b      	movs	r3, r7
 8001740:	2221      	movs	r2, #33	; 0x21
 8001742:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001744:	003b      	movs	r3, r7
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800174a:	003b      	movs	r3, r7
 800174c:	2200      	movs	r2, #0
 800174e:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001750:	003b      	movs	r3, r7
 8001752:	0018      	movs	r0, r3
 8001754:	f002 fe32 	bl	80043bc <HAL_RCCEx_PeriphCLKConfig>
 8001758:	1e03      	subs	r3, r0, #0
 800175a:	d001      	beq.n	8001760 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800175c:	f000 f97e 	bl	8001a5c <Error_Handler>
  }
}
 8001760:	46c0      	nop			; (mov r8, r8)
 8001762:	46bd      	mov	sp, r7
 8001764:	b015      	add	sp, #84	; 0x54
 8001766:	bd90      	pop	{r4, r7, pc}

08001768 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800176c:	4b1b      	ldr	r3, [pc, #108]	; (80017dc <MX_I2C1_Init+0x74>)
 800176e:	4a1c      	ldr	r2, [pc, #112]	; (80017e0 <MX_I2C1_Init+0x78>)
 8001770:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8001772:	4b1a      	ldr	r3, [pc, #104]	; (80017dc <MX_I2C1_Init+0x74>)
 8001774:	4a1b      	ldr	r2, [pc, #108]	; (80017e4 <MX_I2C1_Init+0x7c>)
 8001776:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001778:	4b18      	ldr	r3, [pc, #96]	; (80017dc <MX_I2C1_Init+0x74>)
 800177a:	2200      	movs	r2, #0
 800177c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800177e:	4b17      	ldr	r3, [pc, #92]	; (80017dc <MX_I2C1_Init+0x74>)
 8001780:	2201      	movs	r2, #1
 8001782:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001784:	4b15      	ldr	r3, [pc, #84]	; (80017dc <MX_I2C1_Init+0x74>)
 8001786:	2200      	movs	r2, #0
 8001788:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800178a:	4b14      	ldr	r3, [pc, #80]	; (80017dc <MX_I2C1_Init+0x74>)
 800178c:	2200      	movs	r2, #0
 800178e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001790:	4b12      	ldr	r3, [pc, #72]	; (80017dc <MX_I2C1_Init+0x74>)
 8001792:	2200      	movs	r2, #0
 8001794:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001796:	4b11      	ldr	r3, [pc, #68]	; (80017dc <MX_I2C1_Init+0x74>)
 8001798:	2200      	movs	r2, #0
 800179a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800179c:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <MX_I2C1_Init+0x74>)
 800179e:	2200      	movs	r2, #0
 80017a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017a2:	4b0e      	ldr	r3, [pc, #56]	; (80017dc <MX_I2C1_Init+0x74>)
 80017a4:	0018      	movs	r0, r3
 80017a6:	f001 fcd5 	bl	8003154 <HAL_I2C_Init>
 80017aa:	1e03      	subs	r3, r0, #0
 80017ac:	d001      	beq.n	80017b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80017ae:	f000 f955 	bl	8001a5c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017b2:	4b0a      	ldr	r3, [pc, #40]	; (80017dc <MX_I2C1_Init+0x74>)
 80017b4:	2100      	movs	r1, #0
 80017b6:	0018      	movs	r0, r3
 80017b8:	f002 f8fc 	bl	80039b4 <HAL_I2CEx_ConfigAnalogFilter>
 80017bc:	1e03      	subs	r3, r0, #0
 80017be:	d001      	beq.n	80017c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80017c0:	f000 f94c 	bl	8001a5c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80017c4:	4b05      	ldr	r3, [pc, #20]	; (80017dc <MX_I2C1_Init+0x74>)
 80017c6:	2100      	movs	r1, #0
 80017c8:	0018      	movs	r0, r3
 80017ca:	f002 f93f 	bl	8003a4c <HAL_I2CEx_ConfigDigitalFilter>
 80017ce:	1e03      	subs	r3, r0, #0
 80017d0:	d001      	beq.n	80017d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80017d2:	f000 f943 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017d6:	46c0      	nop			; (mov r8, r8)
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000588 	.word	0x20000588
 80017e0:	40005400 	.word	0x40005400
 80017e4:	0000020b 	.word	0x0000020b

080017e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017ec:	4b15      	ldr	r3, [pc, #84]	; (8001844 <MX_USART1_UART_Init+0x5c>)
 80017ee:	4a16      	ldr	r2, [pc, #88]	; (8001848 <MX_USART1_UART_Init+0x60>)
 80017f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 80017f2:	4b14      	ldr	r3, [pc, #80]	; (8001844 <MX_USART1_UART_Init+0x5c>)
 80017f4:	22e1      	movs	r2, #225	; 0xe1
 80017f6:	0212      	lsls	r2, r2, #8
 80017f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017fa:	4b12      	ldr	r3, [pc, #72]	; (8001844 <MX_USART1_UART_Init+0x5c>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8001800:	4b10      	ldr	r3, [pc, #64]	; (8001844 <MX_USART1_UART_Init+0x5c>)
 8001802:	2280      	movs	r2, #128	; 0x80
 8001804:	0192      	lsls	r2, r2, #6
 8001806:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001808:	4b0e      	ldr	r3, [pc, #56]	; (8001844 <MX_USART1_UART_Init+0x5c>)
 800180a:	2200      	movs	r2, #0
 800180c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800180e:	4b0d      	ldr	r3, [pc, #52]	; (8001844 <MX_USART1_UART_Init+0x5c>)
 8001810:	220c      	movs	r2, #12
 8001812:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001814:	4b0b      	ldr	r3, [pc, #44]	; (8001844 <MX_USART1_UART_Init+0x5c>)
 8001816:	2200      	movs	r2, #0
 8001818:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800181a:	4b0a      	ldr	r3, [pc, #40]	; (8001844 <MX_USART1_UART_Init+0x5c>)
 800181c:	2200      	movs	r2, #0
 800181e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001820:	4b08      	ldr	r3, [pc, #32]	; (8001844 <MX_USART1_UART_Init+0x5c>)
 8001822:	2200      	movs	r2, #0
 8001824:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001826:	4b07      	ldr	r3, [pc, #28]	; (8001844 <MX_USART1_UART_Init+0x5c>)
 8001828:	2200      	movs	r2, #0
 800182a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800182c:	4b05      	ldr	r3, [pc, #20]	; (8001844 <MX_USART1_UART_Init+0x5c>)
 800182e:	0018      	movs	r0, r3
 8001830:	f002 fe92 	bl	8004558 <HAL_UART_Init>
 8001834:	1e03      	subs	r3, r0, #0
 8001836:	d001      	beq.n	800183c <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 8001838:	f000 f910 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800183c:	46c0      	nop			; (mov r8, r8)
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	46c0      	nop			; (mov r8, r8)
 8001844:	20000618 	.word	0x20000618
 8001848:	40013800 	.word	0x40013800

0800184c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001850:	4b14      	ldr	r3, [pc, #80]	; (80018a4 <MX_USART2_UART_Init+0x58>)
 8001852:	4a15      	ldr	r2, [pc, #84]	; (80018a8 <MX_USART2_UART_Init+0x5c>)
 8001854:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001856:	4b13      	ldr	r3, [pc, #76]	; (80018a4 <MX_USART2_UART_Init+0x58>)
 8001858:	2296      	movs	r2, #150	; 0x96
 800185a:	0212      	lsls	r2, r2, #8
 800185c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800185e:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <MX_USART2_UART_Init+0x58>)
 8001860:	2200      	movs	r2, #0
 8001862:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001864:	4b0f      	ldr	r3, [pc, #60]	; (80018a4 <MX_USART2_UART_Init+0x58>)
 8001866:	2200      	movs	r2, #0
 8001868:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800186a:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <MX_USART2_UART_Init+0x58>)
 800186c:	2200      	movs	r2, #0
 800186e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001870:	4b0c      	ldr	r3, [pc, #48]	; (80018a4 <MX_USART2_UART_Init+0x58>)
 8001872:	220c      	movs	r2, #12
 8001874:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001876:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <MX_USART2_UART_Init+0x58>)
 8001878:	2200      	movs	r2, #0
 800187a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800187c:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <MX_USART2_UART_Init+0x58>)
 800187e:	2200      	movs	r2, #0
 8001880:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001882:	4b08      	ldr	r3, [pc, #32]	; (80018a4 <MX_USART2_UART_Init+0x58>)
 8001884:	2200      	movs	r2, #0
 8001886:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <MX_USART2_UART_Init+0x58>)
 800188a:	2200      	movs	r2, #0
 800188c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800188e:	4b05      	ldr	r3, [pc, #20]	; (80018a4 <MX_USART2_UART_Init+0x58>)
 8001890:	0018      	movs	r0, r3
 8001892:	f002 fe61 	bl	8004558 <HAL_UART_Init>
 8001896:	1e03      	subs	r3, r0, #0
 8001898:	d001      	beq.n	800189e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800189a:	f000 f8df 	bl	8001a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800189e:	46c0      	nop			; (mov r8, r8)
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	2000069c 	.word	0x2000069c
 80018a8:	40004400 	.word	0x40004400

080018ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018b2:	4b10      	ldr	r3, [pc, #64]	; (80018f4 <MX_DMA_Init+0x48>)
 80018b4:	695a      	ldr	r2, [r3, #20]
 80018b6:	4b0f      	ldr	r3, [pc, #60]	; (80018f4 <MX_DMA_Init+0x48>)
 80018b8:	2101      	movs	r1, #1
 80018ba:	430a      	orrs	r2, r1
 80018bc:	615a      	str	r2, [r3, #20]
 80018be:	4b0d      	ldr	r3, [pc, #52]	; (80018f4 <MX_DMA_Init+0x48>)
 80018c0:	695b      	ldr	r3, [r3, #20]
 80018c2:	2201      	movs	r2, #1
 80018c4:	4013      	ands	r3, r2
 80018c6:	607b      	str	r3, [r7, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2100      	movs	r1, #0
 80018ce:	200a      	movs	r0, #10
 80018d0:	f000 ff8c 	bl	80027ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80018d4:	200a      	movs	r0, #10
 80018d6:	f000 ff9e 	bl	8002816 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 80018da:	2200      	movs	r2, #0
 80018dc:	2100      	movs	r1, #0
 80018de:	200b      	movs	r0, #11
 80018e0:	f000 ff84 	bl	80027ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 80018e4:	200b      	movs	r0, #11
 80018e6:	f000 ff96 	bl	8002816 <HAL_NVIC_EnableIRQ>

}
 80018ea:	46c0      	nop			; (mov r8, r8)
 80018ec:	46bd      	mov	sp, r7
 80018ee:	b002      	add	sp, #8
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	46c0      	nop			; (mov r8, r8)
 80018f4:	40021000 	.word	0x40021000

080018f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018f8:	b590      	push	{r4, r7, lr}
 80018fa:	b08b      	sub	sp, #44	; 0x2c
 80018fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fe:	2414      	movs	r4, #20
 8001900:	193b      	adds	r3, r7, r4
 8001902:	0018      	movs	r0, r3
 8001904:	2314      	movs	r3, #20
 8001906:	001a      	movs	r2, r3
 8001908:	2100      	movs	r1, #0
 800190a:	f003 fc7f 	bl	800520c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800190e:	4b4f      	ldr	r3, [pc, #316]	; (8001a4c <MX_GPIO_Init+0x154>)
 8001910:	695a      	ldr	r2, [r3, #20]
 8001912:	4b4e      	ldr	r3, [pc, #312]	; (8001a4c <MX_GPIO_Init+0x154>)
 8001914:	2180      	movs	r1, #128	; 0x80
 8001916:	0309      	lsls	r1, r1, #12
 8001918:	430a      	orrs	r2, r1
 800191a:	615a      	str	r2, [r3, #20]
 800191c:	4b4b      	ldr	r3, [pc, #300]	; (8001a4c <MX_GPIO_Init+0x154>)
 800191e:	695a      	ldr	r2, [r3, #20]
 8001920:	2380      	movs	r3, #128	; 0x80
 8001922:	031b      	lsls	r3, r3, #12
 8001924:	4013      	ands	r3, r2
 8001926:	613b      	str	r3, [r7, #16]
 8001928:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800192a:	4b48      	ldr	r3, [pc, #288]	; (8001a4c <MX_GPIO_Init+0x154>)
 800192c:	695a      	ldr	r2, [r3, #20]
 800192e:	4b47      	ldr	r3, [pc, #284]	; (8001a4c <MX_GPIO_Init+0x154>)
 8001930:	2180      	movs	r1, #128	; 0x80
 8001932:	03c9      	lsls	r1, r1, #15
 8001934:	430a      	orrs	r2, r1
 8001936:	615a      	str	r2, [r3, #20]
 8001938:	4b44      	ldr	r3, [pc, #272]	; (8001a4c <MX_GPIO_Init+0x154>)
 800193a:	695a      	ldr	r2, [r3, #20]
 800193c:	2380      	movs	r3, #128	; 0x80
 800193e:	03db      	lsls	r3, r3, #15
 8001940:	4013      	ands	r3, r2
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001946:	4b41      	ldr	r3, [pc, #260]	; (8001a4c <MX_GPIO_Init+0x154>)
 8001948:	695a      	ldr	r2, [r3, #20]
 800194a:	4b40      	ldr	r3, [pc, #256]	; (8001a4c <MX_GPIO_Init+0x154>)
 800194c:	2180      	movs	r1, #128	; 0x80
 800194e:	0289      	lsls	r1, r1, #10
 8001950:	430a      	orrs	r2, r1
 8001952:	615a      	str	r2, [r3, #20]
 8001954:	4b3d      	ldr	r3, [pc, #244]	; (8001a4c <MX_GPIO_Init+0x154>)
 8001956:	695a      	ldr	r2, [r3, #20]
 8001958:	2380      	movs	r3, #128	; 0x80
 800195a:	029b      	lsls	r3, r3, #10
 800195c:	4013      	ands	r3, r2
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001962:	4b3a      	ldr	r3, [pc, #232]	; (8001a4c <MX_GPIO_Init+0x154>)
 8001964:	695a      	ldr	r2, [r3, #20]
 8001966:	4b39      	ldr	r3, [pc, #228]	; (8001a4c <MX_GPIO_Init+0x154>)
 8001968:	2180      	movs	r1, #128	; 0x80
 800196a:	02c9      	lsls	r1, r1, #11
 800196c:	430a      	orrs	r2, r1
 800196e:	615a      	str	r2, [r3, #20]
 8001970:	4b36      	ldr	r3, [pc, #216]	; (8001a4c <MX_GPIO_Init+0x154>)
 8001972:	695a      	ldr	r2, [r3, #20]
 8001974:	2380      	movs	r3, #128	; 0x80
 8001976:	02db      	lsls	r3, r3, #11
 8001978:	4013      	ands	r3, r2
 800197a:	607b      	str	r3, [r7, #4]
 800197c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 800197e:	2390      	movs	r3, #144	; 0x90
 8001980:	0059      	lsls	r1, r3, #1
 8001982:	2390      	movs	r3, #144	; 0x90
 8001984:	05db      	lsls	r3, r3, #23
 8001986:	2200      	movs	r2, #0
 8001988:	0018      	movs	r0, r3
 800198a:	f001 fbc5 	bl	8003118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800198e:	2386      	movs	r3, #134	; 0x86
 8001990:	00db      	lsls	r3, r3, #3
 8001992:	482f      	ldr	r0, [pc, #188]	; (8001a50 <MX_GPIO_Init+0x158>)
 8001994:	2200      	movs	r2, #0
 8001996:	0019      	movs	r1, r3
 8001998:	f001 fbbe 	bl	8003118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800199c:	4b2d      	ldr	r3, [pc, #180]	; (8001a54 <MX_GPIO_Init+0x15c>)
 800199e:	2200      	movs	r2, #0
 80019a0:	2180      	movs	r1, #128	; 0x80
 80019a2:	0018      	movs	r0, r3
 80019a4:	f001 fbb8 	bl	8003118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80019a8:	193b      	adds	r3, r7, r4
 80019aa:	2280      	movs	r2, #128	; 0x80
 80019ac:	0192      	lsls	r2, r2, #6
 80019ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80019b0:	193b      	adds	r3, r7, r4
 80019b2:	4a29      	ldr	r2, [pc, #164]	; (8001a58 <MX_GPIO_Init+0x160>)
 80019b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b6:	193b      	adds	r3, r7, r4
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80019bc:	193b      	adds	r3, r7, r4
 80019be:	4a25      	ldr	r2, [pc, #148]	; (8001a54 <MX_GPIO_Init+0x15c>)
 80019c0:	0019      	movs	r1, r3
 80019c2:	0010      	movs	r0, r2
 80019c4:	f001 f968 	bl	8002c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 80019c8:	0021      	movs	r1, r4
 80019ca:	187b      	adds	r3, r7, r1
 80019cc:	2290      	movs	r2, #144	; 0x90
 80019ce:	0052      	lsls	r2, r2, #1
 80019d0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d2:	000c      	movs	r4, r1
 80019d4:	193b      	adds	r3, r7, r4
 80019d6:	2201      	movs	r2, #1
 80019d8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	193b      	adds	r3, r7, r4
 80019dc:	2200      	movs	r2, #0
 80019de:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e0:	193b      	adds	r3, r7, r4
 80019e2:	2200      	movs	r2, #0
 80019e4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e6:	193a      	adds	r2, r7, r4
 80019e8:	2390      	movs	r3, #144	; 0x90
 80019ea:	05db      	lsls	r3, r3, #23
 80019ec:	0011      	movs	r1, r2
 80019ee:	0018      	movs	r0, r3
 80019f0:	f001 f952 	bl	8002c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5;
 80019f4:	0021      	movs	r1, r4
 80019f6:	187b      	adds	r3, r7, r1
 80019f8:	2286      	movs	r2, #134	; 0x86
 80019fa:	00d2      	lsls	r2, r2, #3
 80019fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019fe:	000c      	movs	r4, r1
 8001a00:	193b      	adds	r3, r7, r4
 8001a02:	2201      	movs	r2, #1
 8001a04:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a06:	193b      	adds	r3, r7, r4
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0c:	193b      	adds	r3, r7, r4
 8001a0e:	2200      	movs	r2, #0
 8001a10:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a12:	193b      	adds	r3, r7, r4
 8001a14:	4a0e      	ldr	r2, [pc, #56]	; (8001a50 <MX_GPIO_Init+0x158>)
 8001a16:	0019      	movs	r1, r3
 8001a18:	0010      	movs	r0, r2
 8001a1a:	f001 f93d 	bl	8002c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a1e:	0021      	movs	r1, r4
 8001a20:	187b      	adds	r3, r7, r1
 8001a22:	2280      	movs	r2, #128	; 0x80
 8001a24:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a26:	187b      	adds	r3, r7, r1
 8001a28:	2201      	movs	r2, #1
 8001a2a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2c:	187b      	adds	r3, r7, r1
 8001a2e:	2200      	movs	r2, #0
 8001a30:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a32:	187b      	adds	r3, r7, r1
 8001a34:	2200      	movs	r2, #0
 8001a36:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a38:	187b      	adds	r3, r7, r1
 8001a3a:	4a06      	ldr	r2, [pc, #24]	; (8001a54 <MX_GPIO_Init+0x15c>)
 8001a3c:	0019      	movs	r1, r3
 8001a3e:	0010      	movs	r0, r2
 8001a40:	f001 f92a 	bl	8002c98 <HAL_GPIO_Init>

}
 8001a44:	46c0      	nop			; (mov r8, r8)
 8001a46:	46bd      	mov	sp, r7
 8001a48:	b00b      	add	sp, #44	; 0x2c
 8001a4a:	bd90      	pop	{r4, r7, pc}
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	48000400 	.word	0x48000400
 8001a54:	48000800 	.word	0x48000800
 8001a58:	10210000 	.word	0x10210000

08001a5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001a60:	46c0      	nop			; (mov r8, r8)
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
	...

08001a68 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001a6e:	f000 fa45 	bl	8001efc <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001a72:	4b5b      	ldr	r3, [pc, #364]	; (8001be0 <SSD1306_Init+0x178>)
 8001a74:	485b      	ldr	r0, [pc, #364]	; (8001be4 <SSD1306_Init+0x17c>)
 8001a76:	2201      	movs	r2, #1
 8001a78:	2178      	movs	r1, #120	; 0x78
 8001a7a:	f001 fd09 	bl	8003490 <HAL_I2C_IsDeviceReady>
 8001a7e:	1e03      	subs	r3, r0, #0
 8001a80:	d001      	beq.n	8001a86 <SSD1306_Init+0x1e>
		/* Return false */
		return 0;
 8001a82:	2300      	movs	r3, #0
 8001a84:	e0a8      	b.n	8001bd8 <SSD1306_Init+0x170>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8001a86:	4b58      	ldr	r3, [pc, #352]	; (8001be8 <SSD1306_Init+0x180>)
 8001a88:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001a8a:	e002      	b.n	8001a92 <SSD1306_Init+0x2a>
		p--;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d1f9      	bne.n	8001a8c <SSD1306_Init+0x24>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001a98:	22ae      	movs	r2, #174	; 0xae
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	2078      	movs	r0, #120	; 0x78
 8001a9e:	f000 fabf 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8001aa2:	2220      	movs	r2, #32
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	2078      	movs	r0, #120	; 0x78
 8001aa8:	f000 faba 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001aac:	2210      	movs	r2, #16
 8001aae:	2100      	movs	r1, #0
 8001ab0:	2078      	movs	r0, #120	; 0x78
 8001ab2:	f000 fab5 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001ab6:	22b0      	movs	r2, #176	; 0xb0
 8001ab8:	2100      	movs	r1, #0
 8001aba:	2078      	movs	r0, #120	; 0x78
 8001abc:	f000 fab0 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001ac0:	22c8      	movs	r2, #200	; 0xc8
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	2078      	movs	r0, #120	; 0x78
 8001ac6:	f000 faab 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001aca:	2200      	movs	r2, #0
 8001acc:	2100      	movs	r1, #0
 8001ace:	2078      	movs	r0, #120	; 0x78
 8001ad0:	f000 faa6 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001ad4:	2210      	movs	r2, #16
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	2078      	movs	r0, #120	; 0x78
 8001ada:	f000 faa1 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001ade:	2240      	movs	r2, #64	; 0x40
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	2078      	movs	r0, #120	; 0x78
 8001ae4:	f000 fa9c 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001ae8:	2281      	movs	r2, #129	; 0x81
 8001aea:	2100      	movs	r1, #0
 8001aec:	2078      	movs	r0, #120	; 0x78
 8001aee:	f000 fa97 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001af2:	22ff      	movs	r2, #255	; 0xff
 8001af4:	2100      	movs	r1, #0
 8001af6:	2078      	movs	r0, #120	; 0x78
 8001af8:	f000 fa92 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001afc:	22a1      	movs	r2, #161	; 0xa1
 8001afe:	2100      	movs	r1, #0
 8001b00:	2078      	movs	r0, #120	; 0x78
 8001b02:	f000 fa8d 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001b06:	22a6      	movs	r2, #166	; 0xa6
 8001b08:	2100      	movs	r1, #0
 8001b0a:	2078      	movs	r0, #120	; 0x78
 8001b0c:	f000 fa88 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001b10:	22a8      	movs	r2, #168	; 0xa8
 8001b12:	2100      	movs	r1, #0
 8001b14:	2078      	movs	r0, #120	; 0x78
 8001b16:	f000 fa83 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001b1a:	223f      	movs	r2, #63	; 0x3f
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	2078      	movs	r0, #120	; 0x78
 8001b20:	f000 fa7e 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001b24:	22a4      	movs	r2, #164	; 0xa4
 8001b26:	2100      	movs	r1, #0
 8001b28:	2078      	movs	r0, #120	; 0x78
 8001b2a:	f000 fa79 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001b2e:	22d3      	movs	r2, #211	; 0xd3
 8001b30:	2100      	movs	r1, #0
 8001b32:	2078      	movs	r0, #120	; 0x78
 8001b34:	f000 fa74 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001b38:	2200      	movs	r2, #0
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	2078      	movs	r0, #120	; 0x78
 8001b3e:	f000 fa6f 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001b42:	22d5      	movs	r2, #213	; 0xd5
 8001b44:	2100      	movs	r1, #0
 8001b46:	2078      	movs	r0, #120	; 0x78
 8001b48:	f000 fa6a 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001b4c:	22f0      	movs	r2, #240	; 0xf0
 8001b4e:	2100      	movs	r1, #0
 8001b50:	2078      	movs	r0, #120	; 0x78
 8001b52:	f000 fa65 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001b56:	22d9      	movs	r2, #217	; 0xd9
 8001b58:	2100      	movs	r1, #0
 8001b5a:	2078      	movs	r0, #120	; 0x78
 8001b5c:	f000 fa60 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001b60:	2222      	movs	r2, #34	; 0x22
 8001b62:	2100      	movs	r1, #0
 8001b64:	2078      	movs	r0, #120	; 0x78
 8001b66:	f000 fa5b 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001b6a:	22da      	movs	r2, #218	; 0xda
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	2078      	movs	r0, #120	; 0x78
 8001b70:	f000 fa56 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001b74:	2212      	movs	r2, #18
 8001b76:	2100      	movs	r1, #0
 8001b78:	2078      	movs	r0, #120	; 0x78
 8001b7a:	f000 fa51 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001b7e:	22db      	movs	r2, #219	; 0xdb
 8001b80:	2100      	movs	r1, #0
 8001b82:	2078      	movs	r0, #120	; 0x78
 8001b84:	f000 fa4c 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001b88:	2220      	movs	r2, #32
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	2078      	movs	r0, #120	; 0x78
 8001b8e:	f000 fa47 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001b92:	228d      	movs	r2, #141	; 0x8d
 8001b94:	2100      	movs	r1, #0
 8001b96:	2078      	movs	r0, #120	; 0x78
 8001b98:	f000 fa42 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001b9c:	2214      	movs	r2, #20
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	2078      	movs	r0, #120	; 0x78
 8001ba2:	f000 fa3d 	bl	8002020 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001ba6:	22af      	movs	r2, #175	; 0xaf
 8001ba8:	2100      	movs	r1, #0
 8001baa:	2078      	movs	r0, #120	; 0x78
 8001bac:	f000 fa38 	bl	8002020 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001bb0:	222e      	movs	r2, #46	; 0x2e
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	2078      	movs	r0, #120	; 0x78
 8001bb6:	f000 fa33 	bl	8002020 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001bba:	2000      	movs	r0, #0
 8001bbc:	f000 f84c 	bl	8001c58 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8001bc0:	f000 f816 	bl	8001bf0 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8001bc4:	4b09      	ldr	r3, [pc, #36]	; (8001bec <SSD1306_Init+0x184>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001bca:	4b08      	ldr	r3, [pc, #32]	; (8001bec <SSD1306_Init+0x184>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001bd0:	4b06      	ldr	r3, [pc, #24]	; (8001bec <SSD1306_Init+0x184>)
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001bd6:	2301      	movs	r3, #1
}
 8001bd8:	0018      	movs	r0, r3
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	b002      	add	sp, #8
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	00004e20 	.word	0x00004e20
 8001be4:	20000588 	.word	0x20000588
 8001be8:	000009c4 	.word	0x000009c4
 8001bec:	20000530 	.word	0x20000530

08001bf0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8001bf6:	1dfb      	adds	r3, r7, #7
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	701a      	strb	r2, [r3, #0]
 8001bfc:	e021      	b.n	8001c42 <SSD1306_UpdateScreen+0x52>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001bfe:	1dfb      	adds	r3, r7, #7
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	3b50      	subs	r3, #80	; 0x50
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	001a      	movs	r2, r3
 8001c08:	2100      	movs	r1, #0
 8001c0a:	2078      	movs	r0, #120	; 0x78
 8001c0c:	f000 fa08 	bl	8002020 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001c10:	2200      	movs	r2, #0
 8001c12:	2100      	movs	r1, #0
 8001c14:	2078      	movs	r0, #120	; 0x78
 8001c16:	f000 fa03 	bl	8002020 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001c1a:	2210      	movs	r2, #16
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	2078      	movs	r0, #120	; 0x78
 8001c20:	f000 f9fe 	bl	8002020 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001c24:	1dfb      	adds	r3, r7, #7
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	01da      	lsls	r2, r3, #7
 8001c2a:	4b0a      	ldr	r3, [pc, #40]	; (8001c54 <SSD1306_UpdateScreen+0x64>)
 8001c2c:	18d2      	adds	r2, r2, r3
 8001c2e:	2380      	movs	r3, #128	; 0x80
 8001c30:	2140      	movs	r1, #64	; 0x40
 8001c32:	2078      	movs	r0, #120	; 0x78
 8001c34:	f000 f976 	bl	8001f24 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001c38:	1dfb      	adds	r3, r7, #7
 8001c3a:	781a      	ldrb	r2, [r3, #0]
 8001c3c:	1dfb      	adds	r3, r7, #7
 8001c3e:	3201      	adds	r2, #1
 8001c40:	701a      	strb	r2, [r3, #0]
 8001c42:	1dfb      	adds	r3, r7, #7
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b07      	cmp	r3, #7
 8001c48:	d9d9      	bls.n	8001bfe <SSD1306_UpdateScreen+0xe>
	}
}
 8001c4a:	46c0      	nop			; (mov r8, r8)
 8001c4c:	46c0      	nop			; (mov r8, r8)
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	b002      	add	sp, #8
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	20000130 	.word	0x20000130

08001c58 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	0002      	movs	r2, r0
 8001c60:	1dfb      	adds	r3, r7, #7
 8001c62:	701a      	strb	r2, [r3, #0]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001c64:	1dfb      	adds	r3, r7, #7
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <SSD1306_Fill+0x18>
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	e000      	b.n	8001c72 <SSD1306_Fill+0x1a>
 8001c70:	23ff      	movs	r3, #255	; 0xff
 8001c72:	2280      	movs	r2, #128	; 0x80
 8001c74:	00d2      	lsls	r2, r2, #3
 8001c76:	4804      	ldr	r0, [pc, #16]	; (8001c88 <SSD1306_Fill+0x30>)
 8001c78:	0019      	movs	r1, r3
 8001c7a:	f003 fac7 	bl	800520c <memset>
}
 8001c7e:	46c0      	nop			; (mov r8, r8)
 8001c80:	46bd      	mov	sp, r7
 8001c82:	b002      	add	sp, #8
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	46c0      	nop			; (mov r8, r8)
 8001c88:	20000130 	.word	0x20000130

08001c8c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	0004      	movs	r4, r0
 8001c94:	0008      	movs	r0, r1
 8001c96:	0011      	movs	r1, r2
 8001c98:	1dbb      	adds	r3, r7, #6
 8001c9a:	1c22      	adds	r2, r4, #0
 8001c9c:	801a      	strh	r2, [r3, #0]
 8001c9e:	1d3b      	adds	r3, r7, #4
 8001ca0:	1c02      	adds	r2, r0, #0
 8001ca2:	801a      	strh	r2, [r3, #0]
 8001ca4:	1cfb      	adds	r3, r7, #3
 8001ca6:	1c0a      	adds	r2, r1, #0
 8001ca8:	701a      	strb	r2, [r3, #0]
	if (
 8001caa:	1dbb      	adds	r3, r7, #6
 8001cac:	881b      	ldrh	r3, [r3, #0]
 8001cae:	2b7f      	cmp	r3, #127	; 0x7f
 8001cb0:	d852      	bhi.n	8001d58 <SSD1306_DrawPixel+0xcc>
		x >= SSD1306_WIDTH ||
 8001cb2:	1d3b      	adds	r3, r7, #4
 8001cb4:	881b      	ldrh	r3, [r3, #0]
 8001cb6:	2b3f      	cmp	r3, #63	; 0x3f
 8001cb8:	d84e      	bhi.n	8001d58 <SSD1306_DrawPixel+0xcc>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001cba:	4b29      	ldr	r3, [pc, #164]	; (8001d60 <SSD1306_DrawPixel+0xd4>)
 8001cbc:	791b      	ldrb	r3, [r3, #4]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d006      	beq.n	8001cd0 <SSD1306_DrawPixel+0x44>
		color = (SSD1306_COLOR_t)!color;
 8001cc2:	1cfb      	adds	r3, r7, #3
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	425a      	negs	r2, r3
 8001cc8:	4153      	adcs	r3, r2
 8001cca:	b2da      	uxtb	r2, r3
 8001ccc:	1cfb      	adds	r3, r7, #3
 8001cce:	701a      	strb	r2, [r3, #0]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001cd0:	1cfb      	adds	r3, r7, #3
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d11e      	bne.n	8001d16 <SSD1306_DrawPixel+0x8a>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001cd8:	1dbb      	adds	r3, r7, #6
 8001cda:	881a      	ldrh	r2, [r3, #0]
 8001cdc:	1d3b      	adds	r3, r7, #4
 8001cde:	881b      	ldrh	r3, [r3, #0]
 8001ce0:	08db      	lsrs	r3, r3, #3
 8001ce2:	b298      	uxth	r0, r3
 8001ce4:	0003      	movs	r3, r0
 8001ce6:	01db      	lsls	r3, r3, #7
 8001ce8:	18d3      	adds	r3, r2, r3
 8001cea:	4a1e      	ldr	r2, [pc, #120]	; (8001d64 <SSD1306_DrawPixel+0xd8>)
 8001cec:	5cd3      	ldrb	r3, [r2, r3]
 8001cee:	b25a      	sxtb	r2, r3
 8001cf0:	1d3b      	adds	r3, r7, #4
 8001cf2:	881b      	ldrh	r3, [r3, #0]
 8001cf4:	2107      	movs	r1, #7
 8001cf6:	400b      	ands	r3, r1
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	4099      	lsls	r1, r3
 8001cfc:	000b      	movs	r3, r1
 8001cfe:	b25b      	sxtb	r3, r3
 8001d00:	4313      	orrs	r3, r2
 8001d02:	b259      	sxtb	r1, r3
 8001d04:	1dbb      	adds	r3, r7, #6
 8001d06:	881a      	ldrh	r2, [r3, #0]
 8001d08:	0003      	movs	r3, r0
 8001d0a:	01db      	lsls	r3, r3, #7
 8001d0c:	18d3      	adds	r3, r2, r3
 8001d0e:	b2c9      	uxtb	r1, r1
 8001d10:	4a14      	ldr	r2, [pc, #80]	; (8001d64 <SSD1306_DrawPixel+0xd8>)
 8001d12:	54d1      	strb	r1, [r2, r3]
 8001d14:	e021      	b.n	8001d5a <SSD1306_DrawPixel+0xce>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001d16:	1dbb      	adds	r3, r7, #6
 8001d18:	881a      	ldrh	r2, [r3, #0]
 8001d1a:	1d3b      	adds	r3, r7, #4
 8001d1c:	881b      	ldrh	r3, [r3, #0]
 8001d1e:	08db      	lsrs	r3, r3, #3
 8001d20:	b298      	uxth	r0, r3
 8001d22:	0003      	movs	r3, r0
 8001d24:	01db      	lsls	r3, r3, #7
 8001d26:	18d3      	adds	r3, r2, r3
 8001d28:	4a0e      	ldr	r2, [pc, #56]	; (8001d64 <SSD1306_DrawPixel+0xd8>)
 8001d2a:	5cd3      	ldrb	r3, [r2, r3]
 8001d2c:	b25b      	sxtb	r3, r3
 8001d2e:	1d3a      	adds	r2, r7, #4
 8001d30:	8812      	ldrh	r2, [r2, #0]
 8001d32:	2107      	movs	r1, #7
 8001d34:	400a      	ands	r2, r1
 8001d36:	2101      	movs	r1, #1
 8001d38:	4091      	lsls	r1, r2
 8001d3a:	000a      	movs	r2, r1
 8001d3c:	b252      	sxtb	r2, r2
 8001d3e:	43d2      	mvns	r2, r2
 8001d40:	b252      	sxtb	r2, r2
 8001d42:	4013      	ands	r3, r2
 8001d44:	b259      	sxtb	r1, r3
 8001d46:	1dbb      	adds	r3, r7, #6
 8001d48:	881a      	ldrh	r2, [r3, #0]
 8001d4a:	0003      	movs	r3, r0
 8001d4c:	01db      	lsls	r3, r3, #7
 8001d4e:	18d3      	adds	r3, r2, r3
 8001d50:	b2c9      	uxtb	r1, r1
 8001d52:	4a04      	ldr	r2, [pc, #16]	; (8001d64 <SSD1306_DrawPixel+0xd8>)
 8001d54:	54d1      	strb	r1, [r2, r3]
 8001d56:	e000      	b.n	8001d5a <SSD1306_DrawPixel+0xce>
		return;
 8001d58:	46c0      	nop			; (mov r8, r8)
	}
}
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	b003      	add	sp, #12
 8001d5e:	bd90      	pop	{r4, r7, pc}
 8001d60:	20000530 	.word	0x20000530
 8001d64:	20000130 	.word	0x20000130

08001d68 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	0002      	movs	r2, r0
 8001d70:	1dbb      	adds	r3, r7, #6
 8001d72:	801a      	strh	r2, [r3, #0]
 8001d74:	1d3b      	adds	r3, r7, #4
 8001d76:	1c0a      	adds	r2, r1, #0
 8001d78:	801a      	strh	r2, [r3, #0]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001d7a:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <SSD1306_GotoXY+0x2c>)
 8001d7c:	1dba      	adds	r2, r7, #6
 8001d7e:	8812      	ldrh	r2, [r2, #0]
 8001d80:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8001d82:	4b04      	ldr	r3, [pc, #16]	; (8001d94 <SSD1306_GotoXY+0x2c>)
 8001d84:	1d3a      	adds	r2, r7, #4
 8001d86:	8812      	ldrh	r2, [r2, #0]
 8001d88:	805a      	strh	r2, [r3, #2]
}
 8001d8a:	46c0      	nop			; (mov r8, r8)
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	b002      	add	sp, #8
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	46c0      	nop			; (mov r8, r8)
 8001d94:	20000530 	.word	0x20000530

08001d98 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b086      	sub	sp, #24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6039      	str	r1, [r7, #0]
 8001da0:	0011      	movs	r1, r2
 8001da2:	1dfb      	adds	r3, r7, #7
 8001da4:	1c02      	adds	r2, r0, #0
 8001da6:	701a      	strb	r2, [r3, #0]
 8001da8:	1dbb      	adds	r3, r7, #6
 8001daa:	1c0a      	adds	r2, r1, #0
 8001dac:	701a      	strb	r2, [r3, #0]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001dae:	4b3a      	ldr	r3, [pc, #232]	; (8001e98 <SSD1306_Putc+0x100>)
 8001db0:	881b      	ldrh	r3, [r3, #0]
 8001db2:	001a      	movs	r2, r3
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	18d3      	adds	r3, r2, r3
	if (
 8001dba:	2b7f      	cmp	r3, #127	; 0x7f
 8001dbc:	dc07      	bgt.n	8001dce <SSD1306_Putc+0x36>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001dbe:	4b36      	ldr	r3, [pc, #216]	; (8001e98 <SSD1306_Putc+0x100>)
 8001dc0:	885b      	ldrh	r3, [r3, #2]
 8001dc2:	001a      	movs	r2, r3
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	785b      	ldrb	r3, [r3, #1]
 8001dc8:	18d3      	adds	r3, r2, r3
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001dca:	2b3f      	cmp	r3, #63	; 0x3f
 8001dcc:	dd01      	ble.n	8001dd2 <SSD1306_Putc+0x3a>
	) {
		/* Error */
		return 0;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	e05e      	b.n	8001e90 <SSD1306_Putc+0xf8>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	617b      	str	r3, [r7, #20]
 8001dd6:	e04a      	b.n	8001e6e <SSD1306_Putc+0xd6>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685a      	ldr	r2, [r3, #4]
 8001ddc:	1dfb      	adds	r3, r7, #7
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	3b20      	subs	r3, #32
 8001de2:	6839      	ldr	r1, [r7, #0]
 8001de4:	7849      	ldrb	r1, [r1, #1]
 8001de6:	434b      	muls	r3, r1
 8001de8:	0019      	movs	r1, r3
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	18cb      	adds	r3, r1, r3
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	18d3      	adds	r3, r2, r3
 8001df2:	881b      	ldrh	r3, [r3, #0]
 8001df4:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001df6:	2300      	movs	r3, #0
 8001df8:	613b      	str	r3, [r7, #16]
 8001dfa:	e02f      	b.n	8001e5c <SSD1306_Putc+0xc4>
			if ((b << j) & 0x8000) {
 8001dfc:	68fa      	ldr	r2, [r7, #12]
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	409a      	lsls	r2, r3
 8001e02:	2380      	movs	r3, #128	; 0x80
 8001e04:	021b      	lsls	r3, r3, #8
 8001e06:	4013      	ands	r3, r2
 8001e08:	d011      	beq.n	8001e2e <SSD1306_Putc+0x96>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001e0a:	4b23      	ldr	r3, [pc, #140]	; (8001e98 <SSD1306_Putc+0x100>)
 8001e0c:	881a      	ldrh	r2, [r3, #0]
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	b29b      	uxth	r3, r3
 8001e12:	18d3      	adds	r3, r2, r3
 8001e14:	b298      	uxth	r0, r3
 8001e16:	4b20      	ldr	r3, [pc, #128]	; (8001e98 <SSD1306_Putc+0x100>)
 8001e18:	885a      	ldrh	r2, [r3, #2]
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	18d3      	adds	r3, r2, r3
 8001e20:	b299      	uxth	r1, r3
 8001e22:	1dbb      	adds	r3, r7, #6
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	001a      	movs	r2, r3
 8001e28:	f7ff ff30 	bl	8001c8c <SSD1306_DrawPixel>
 8001e2c:	e013      	b.n	8001e56 <SSD1306_Putc+0xbe>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001e2e:	4b1a      	ldr	r3, [pc, #104]	; (8001e98 <SSD1306_Putc+0x100>)
 8001e30:	881a      	ldrh	r2, [r3, #0]
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	18d3      	adds	r3, r2, r3
 8001e38:	b298      	uxth	r0, r3
 8001e3a:	4b17      	ldr	r3, [pc, #92]	; (8001e98 <SSD1306_Putc+0x100>)
 8001e3c:	885a      	ldrh	r2, [r3, #2]
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	18d3      	adds	r3, r2, r3
 8001e44:	b299      	uxth	r1, r3
 8001e46:	1dbb      	adds	r3, r7, #6
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	425a      	negs	r2, r3
 8001e4c:	4153      	adcs	r3, r2
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	001a      	movs	r2, r3
 8001e52:	f7ff ff1b 	bl	8001c8c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	613b      	str	r3, [r7, #16]
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	001a      	movs	r2, r3
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d3c9      	bcc.n	8001dfc <SSD1306_Putc+0x64>
	for (i = 0; i < Font->FontHeight; i++) {
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	617b      	str	r3, [r7, #20]
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	785b      	ldrb	r3, [r3, #1]
 8001e72:	001a      	movs	r2, r3
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d3ae      	bcc.n	8001dd8 <SSD1306_Putc+0x40>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001e7a:	4b07      	ldr	r3, [pc, #28]	; (8001e98 <SSD1306_Putc+0x100>)
 8001e7c:	881a      	ldrh	r2, [r3, #0]
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	18d3      	adds	r3, r2, r3
 8001e86:	b29a      	uxth	r2, r3
 8001e88:	4b03      	ldr	r3, [pc, #12]	; (8001e98 <SSD1306_Putc+0x100>)
 8001e8a:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001e8c:	1dfb      	adds	r3, r7, #7
 8001e8e:	781b      	ldrb	r3, [r3, #0]
}
 8001e90:	0018      	movs	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	b006      	add	sp, #24
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	20000530 	.word	0x20000530

08001e9c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	1dfb      	adds	r3, r7, #7
 8001ea8:	701a      	strb	r2, [r3, #0]
	/* Write characters */
	while (*str) {
 8001eaa:	e013      	b.n	8001ed4 <SSD1306_Puts+0x38>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	7818      	ldrb	r0, [r3, #0]
 8001eb0:	1dfb      	adds	r3, r7, #7
 8001eb2:	781a      	ldrb	r2, [r3, #0]
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	0019      	movs	r1, r3
 8001eb8:	f7ff ff6e 	bl	8001d98 <SSD1306_Putc>
 8001ebc:	0003      	movs	r3, r0
 8001ebe:	001a      	movs	r2, r3
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d002      	beq.n	8001ece <SSD1306_Puts+0x32>
			/* Return error */
			return *str;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	e008      	b.n	8001ee0 <SSD1306_Puts+0x44>
		}
		
		/* Increase string pointer */
		str++;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d1e7      	bne.n	8001eac <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	781b      	ldrb	r3, [r3, #0]
}
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	b004      	add	sp, #16
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8001eec:	2000      	movs	r0, #0
 8001eee:	f7ff feb3 	bl	8001c58 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001ef2:	f7ff fe7d 	bl	8001bf0 <SSD1306_UpdateScreen>
}
 8001ef6:	46c0      	nop			; (mov r8, r8)
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001f02:	4b07      	ldr	r3, [pc, #28]	; (8001f20 <ssd1306_I2C_Init+0x24>)
 8001f04:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001f06:	e002      	b.n	8001f0e <ssd1306_I2C_Init+0x12>
		p--;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d1f9      	bne.n	8001f08 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001f14:	46c0      	nop			; (mov r8, r8)
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	b002      	add	sp, #8
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	46c0      	nop			; (mov r8, r8)
 8001f20:	0003d090 	.word	0x0003d090

08001f24 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001f24:	b590      	push	{r4, r7, lr}
 8001f26:	b0c7      	sub	sp, #284	; 0x11c
 8001f28:	af02      	add	r7, sp, #8
 8001f2a:	0004      	movs	r4, r0
 8001f2c:	0008      	movs	r0, r1
 8001f2e:	603a      	str	r2, [r7, #0]
 8001f30:	0019      	movs	r1, r3
 8001f32:	4b36      	ldr	r3, [pc, #216]	; (800200c <ssd1306_I2C_WriteMulti+0xe8>)
 8001f34:	2288      	movs	r2, #136	; 0x88
 8001f36:	0052      	lsls	r2, r2, #1
 8001f38:	4694      	mov	ip, r2
 8001f3a:	44bc      	add	ip, r7
 8001f3c:	4463      	add	r3, ip
 8001f3e:	1c22      	adds	r2, r4, #0
 8001f40:	701a      	strb	r2, [r3, #0]
 8001f42:	4b33      	ldr	r3, [pc, #204]	; (8002010 <ssd1306_I2C_WriteMulti+0xec>)
 8001f44:	2288      	movs	r2, #136	; 0x88
 8001f46:	0052      	lsls	r2, r2, #1
 8001f48:	4694      	mov	ip, r2
 8001f4a:	44bc      	add	ip, r7
 8001f4c:	4463      	add	r3, ip
 8001f4e:	1c02      	adds	r2, r0, #0
 8001f50:	701a      	strb	r2, [r3, #0]
 8001f52:	4b30      	ldr	r3, [pc, #192]	; (8002014 <ssd1306_I2C_WriteMulti+0xf0>)
 8001f54:	2288      	movs	r2, #136	; 0x88
 8001f56:	0052      	lsls	r2, r2, #1
 8001f58:	4694      	mov	ip, r2
 8001f5a:	44bc      	add	ip, r7
 8001f5c:	4463      	add	r3, ip
 8001f5e:	1c0a      	adds	r2, r1, #0
 8001f60:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001f62:	4b2d      	ldr	r3, [pc, #180]	; (8002018 <ssd1306_I2C_WriteMulti+0xf4>)
 8001f64:	2288      	movs	r2, #136	; 0x88
 8001f66:	0052      	lsls	r2, r2, #1
 8001f68:	4694      	mov	ip, r2
 8001f6a:	44bc      	add	ip, r7
 8001f6c:	4463      	add	r3, ip
 8001f6e:	4a28      	ldr	r2, [pc, #160]	; (8002010 <ssd1306_I2C_WriteMulti+0xec>)
 8001f70:	2188      	movs	r1, #136	; 0x88
 8001f72:	0049      	lsls	r1, r1, #1
 8001f74:	468c      	mov	ip, r1
 8001f76:	44bc      	add	ip, r7
 8001f78:	4462      	add	r2, ip
 8001f7a:	7812      	ldrb	r2, [r2, #0]
 8001f7c:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001f7e:	2310      	movs	r3, #16
 8001f80:	33ff      	adds	r3, #255	; 0xff
 8001f82:	18fb      	adds	r3, r7, r3
 8001f84:	2200      	movs	r2, #0
 8001f86:	701a      	strb	r2, [r3, #0]
 8001f88:	e015      	b.n	8001fb6 <ssd1306_I2C_WriteMulti+0x92>
dt[i+1] = data[i];
 8001f8a:	2010      	movs	r0, #16
 8001f8c:	30ff      	adds	r0, #255	; 0xff
 8001f8e:	183b      	adds	r3, r7, r0
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	683a      	ldr	r2, [r7, #0]
 8001f94:	18d2      	adds	r2, r2, r3
 8001f96:	183b      	adds	r3, r7, r0
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	7811      	ldrb	r1, [r2, #0]
 8001f9e:	4a1e      	ldr	r2, [pc, #120]	; (8002018 <ssd1306_I2C_WriteMulti+0xf4>)
 8001fa0:	2488      	movs	r4, #136	; 0x88
 8001fa2:	0064      	lsls	r4, r4, #1
 8001fa4:	46a4      	mov	ip, r4
 8001fa6:	44bc      	add	ip, r7
 8001fa8:	4462      	add	r2, ip
 8001faa:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001fac:	183b      	adds	r3, r7, r0
 8001fae:	781a      	ldrb	r2, [r3, #0]
 8001fb0:	183b      	adds	r3, r7, r0
 8001fb2:	3201      	adds	r2, #1
 8001fb4:	701a      	strb	r2, [r3, #0]
 8001fb6:	2310      	movs	r3, #16
 8001fb8:	33ff      	adds	r3, #255	; 0xff
 8001fba:	18fb      	adds	r3, r7, r3
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	4a14      	ldr	r2, [pc, #80]	; (8002014 <ssd1306_I2C_WriteMulti+0xf0>)
 8001fc2:	2188      	movs	r1, #136	; 0x88
 8001fc4:	0049      	lsls	r1, r1, #1
 8001fc6:	468c      	mov	ip, r1
 8001fc8:	44bc      	add	ip, r7
 8001fca:	4462      	add	r2, ip
 8001fcc:	8812      	ldrh	r2, [r2, #0]
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d8db      	bhi.n	8001f8a <ssd1306_I2C_WriteMulti+0x66>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001fd2:	4b0e      	ldr	r3, [pc, #56]	; (800200c <ssd1306_I2C_WriteMulti+0xe8>)
 8001fd4:	2288      	movs	r2, #136	; 0x88
 8001fd6:	0052      	lsls	r2, r2, #1
 8001fd8:	4694      	mov	ip, r2
 8001fda:	44bc      	add	ip, r7
 8001fdc:	4463      	add	r3, ip
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	b299      	uxth	r1, r3
 8001fe2:	4b0c      	ldr	r3, [pc, #48]	; (8002014 <ssd1306_I2C_WriteMulti+0xf0>)
 8001fe4:	2288      	movs	r2, #136	; 0x88
 8001fe6:	0052      	lsls	r2, r2, #1
 8001fe8:	4694      	mov	ip, r2
 8001fea:	44bc      	add	ip, r7
 8001fec:	4463      	add	r3, ip
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	220c      	movs	r2, #12
 8001ff6:	18ba      	adds	r2, r7, r2
 8001ff8:	4808      	ldr	r0, [pc, #32]	; (800201c <ssd1306_I2C_WriteMulti+0xf8>)
 8001ffa:	240a      	movs	r4, #10
 8001ffc:	9400      	str	r4, [sp, #0]
 8001ffe:	f001 f93f 	bl	8003280 <HAL_I2C_Master_Transmit>
}
 8002002:	46c0      	nop			; (mov r8, r8)
 8002004:	46bd      	mov	sp, r7
 8002006:	b045      	add	sp, #276	; 0x114
 8002008:	bd90      	pop	{r4, r7, pc}
 800200a:	46c0      	nop			; (mov r8, r8)
 800200c:	fffffef7 	.word	0xfffffef7
 8002010:	fffffef6 	.word	0xfffffef6
 8002014:	fffffef4 	.word	0xfffffef4
 8002018:	fffffefc 	.word	0xfffffefc
 800201c:	20000588 	.word	0x20000588

08002020 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8002020:	b590      	push	{r4, r7, lr}
 8002022:	b087      	sub	sp, #28
 8002024:	af02      	add	r7, sp, #8
 8002026:	0004      	movs	r4, r0
 8002028:	0008      	movs	r0, r1
 800202a:	0011      	movs	r1, r2
 800202c:	1dfb      	adds	r3, r7, #7
 800202e:	1c22      	adds	r2, r4, #0
 8002030:	701a      	strb	r2, [r3, #0]
 8002032:	1dbb      	adds	r3, r7, #6
 8002034:	1c02      	adds	r2, r0, #0
 8002036:	701a      	strb	r2, [r3, #0]
 8002038:	1d7b      	adds	r3, r7, #5
 800203a:	1c0a      	adds	r2, r1, #0
 800203c:	701a      	strb	r2, [r3, #0]
	uint8_t dt[2];
	dt[0] = reg;
 800203e:	200c      	movs	r0, #12
 8002040:	183b      	adds	r3, r7, r0
 8002042:	1dba      	adds	r2, r7, #6
 8002044:	7812      	ldrb	r2, [r2, #0]
 8002046:	701a      	strb	r2, [r3, #0]
	dt[1] = data;
 8002048:	183b      	adds	r3, r7, r0
 800204a:	1d7a      	adds	r2, r7, #5
 800204c:	7812      	ldrb	r2, [r2, #0]
 800204e:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8002050:	1dfb      	adds	r3, r7, #7
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	b299      	uxth	r1, r3
 8002056:	183a      	adds	r2, r7, r0
 8002058:	4804      	ldr	r0, [pc, #16]	; (800206c <ssd1306_I2C_Write+0x4c>)
 800205a:	230a      	movs	r3, #10
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	2302      	movs	r3, #2
 8002060:	f001 f90e 	bl	8003280 <HAL_I2C_Master_Transmit>
}
 8002064:	46c0      	nop			; (mov r8, r8)
 8002066:	46bd      	mov	sp, r7
 8002068:	b005      	add	sp, #20
 800206a:	bd90      	pop	{r4, r7, pc}
 800206c:	20000588 	.word	0x20000588

08002070 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002076:	4b0f      	ldr	r3, [pc, #60]	; (80020b4 <HAL_MspInit+0x44>)
 8002078:	699a      	ldr	r2, [r3, #24]
 800207a:	4b0e      	ldr	r3, [pc, #56]	; (80020b4 <HAL_MspInit+0x44>)
 800207c:	2101      	movs	r1, #1
 800207e:	430a      	orrs	r2, r1
 8002080:	619a      	str	r2, [r3, #24]
 8002082:	4b0c      	ldr	r3, [pc, #48]	; (80020b4 <HAL_MspInit+0x44>)
 8002084:	699b      	ldr	r3, [r3, #24]
 8002086:	2201      	movs	r2, #1
 8002088:	4013      	ands	r3, r2
 800208a:	607b      	str	r3, [r7, #4]
 800208c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800208e:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <HAL_MspInit+0x44>)
 8002090:	69da      	ldr	r2, [r3, #28]
 8002092:	4b08      	ldr	r3, [pc, #32]	; (80020b4 <HAL_MspInit+0x44>)
 8002094:	2180      	movs	r1, #128	; 0x80
 8002096:	0549      	lsls	r1, r1, #21
 8002098:	430a      	orrs	r2, r1
 800209a:	61da      	str	r2, [r3, #28]
 800209c:	4b05      	ldr	r3, [pc, #20]	; (80020b4 <HAL_MspInit+0x44>)
 800209e:	69da      	ldr	r2, [r3, #28]
 80020a0:	2380      	movs	r3, #128	; 0x80
 80020a2:	055b      	lsls	r3, r3, #21
 80020a4:	4013      	ands	r3, r2
 80020a6:	603b      	str	r3, [r7, #0]
 80020a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020aa:	46c0      	nop			; (mov r8, r8)
 80020ac:	46bd      	mov	sp, r7
 80020ae:	b002      	add	sp, #8
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	46c0      	nop			; (mov r8, r8)
 80020b4:	40021000 	.word	0x40021000

080020b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020b8:	b590      	push	{r4, r7, lr}
 80020ba:	b08b      	sub	sp, #44	; 0x2c
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c0:	2414      	movs	r4, #20
 80020c2:	193b      	adds	r3, r7, r4
 80020c4:	0018      	movs	r0, r3
 80020c6:	2314      	movs	r3, #20
 80020c8:	001a      	movs	r2, r3
 80020ca:	2100      	movs	r1, #0
 80020cc:	f003 f89e 	bl	800520c <memset>
  if(hi2c->Instance==I2C1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a1c      	ldr	r2, [pc, #112]	; (8002148 <HAL_I2C_MspInit+0x90>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d132      	bne.n	8002140 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020da:	4b1c      	ldr	r3, [pc, #112]	; (800214c <HAL_I2C_MspInit+0x94>)
 80020dc:	695a      	ldr	r2, [r3, #20]
 80020de:	4b1b      	ldr	r3, [pc, #108]	; (800214c <HAL_I2C_MspInit+0x94>)
 80020e0:	2180      	movs	r1, #128	; 0x80
 80020e2:	02c9      	lsls	r1, r1, #11
 80020e4:	430a      	orrs	r2, r1
 80020e6:	615a      	str	r2, [r3, #20]
 80020e8:	4b18      	ldr	r3, [pc, #96]	; (800214c <HAL_I2C_MspInit+0x94>)
 80020ea:	695a      	ldr	r2, [r3, #20]
 80020ec:	2380      	movs	r3, #128	; 0x80
 80020ee:	02db      	lsls	r3, r3, #11
 80020f0:	4013      	ands	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]
 80020f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80020f6:	193b      	adds	r3, r7, r4
 80020f8:	22c0      	movs	r2, #192	; 0xc0
 80020fa:	0092      	lsls	r2, r2, #2
 80020fc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020fe:	0021      	movs	r1, r4
 8002100:	187b      	adds	r3, r7, r1
 8002102:	2212      	movs	r2, #18
 8002104:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002106:	187b      	adds	r3, r7, r1
 8002108:	2201      	movs	r2, #1
 800210a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800210c:	187b      	adds	r3, r7, r1
 800210e:	2203      	movs	r2, #3
 8002110:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002112:	187b      	adds	r3, r7, r1
 8002114:	2201      	movs	r2, #1
 8002116:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002118:	187b      	adds	r3, r7, r1
 800211a:	4a0d      	ldr	r2, [pc, #52]	; (8002150 <HAL_I2C_MspInit+0x98>)
 800211c:	0019      	movs	r1, r3
 800211e:	0010      	movs	r0, r2
 8002120:	f000 fdba 	bl	8002c98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002124:	4b09      	ldr	r3, [pc, #36]	; (800214c <HAL_I2C_MspInit+0x94>)
 8002126:	69da      	ldr	r2, [r3, #28]
 8002128:	4b08      	ldr	r3, [pc, #32]	; (800214c <HAL_I2C_MspInit+0x94>)
 800212a:	2180      	movs	r1, #128	; 0x80
 800212c:	0389      	lsls	r1, r1, #14
 800212e:	430a      	orrs	r2, r1
 8002130:	61da      	str	r2, [r3, #28]
 8002132:	4b06      	ldr	r3, [pc, #24]	; (800214c <HAL_I2C_MspInit+0x94>)
 8002134:	69da      	ldr	r2, [r3, #28]
 8002136:	2380      	movs	r3, #128	; 0x80
 8002138:	039b      	lsls	r3, r3, #14
 800213a:	4013      	ands	r3, r2
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002140:	46c0      	nop			; (mov r8, r8)
 8002142:	46bd      	mov	sp, r7
 8002144:	b00b      	add	sp, #44	; 0x2c
 8002146:	bd90      	pop	{r4, r7, pc}
 8002148:	40005400 	.word	0x40005400
 800214c:	40021000 	.word	0x40021000
 8002150:	48000400 	.word	0x48000400

08002154 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002154:	b590      	push	{r4, r7, lr}
 8002156:	b08d      	sub	sp, #52	; 0x34
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800215c:	241c      	movs	r4, #28
 800215e:	193b      	adds	r3, r7, r4
 8002160:	0018      	movs	r0, r3
 8002162:	2314      	movs	r3, #20
 8002164:	001a      	movs	r2, r3
 8002166:	2100      	movs	r1, #0
 8002168:	f003 f850 	bl	800520c <memset>
  if(huart->Instance==USART1)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a5f      	ldr	r2, [pc, #380]	; (80022f0 <HAL_UART_MspInit+0x19c>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d15a      	bne.n	800222c <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002176:	4b5f      	ldr	r3, [pc, #380]	; (80022f4 <HAL_UART_MspInit+0x1a0>)
 8002178:	699a      	ldr	r2, [r3, #24]
 800217a:	4b5e      	ldr	r3, [pc, #376]	; (80022f4 <HAL_UART_MspInit+0x1a0>)
 800217c:	2180      	movs	r1, #128	; 0x80
 800217e:	01c9      	lsls	r1, r1, #7
 8002180:	430a      	orrs	r2, r1
 8002182:	619a      	str	r2, [r3, #24]
 8002184:	4b5b      	ldr	r3, [pc, #364]	; (80022f4 <HAL_UART_MspInit+0x1a0>)
 8002186:	699a      	ldr	r2, [r3, #24]
 8002188:	2380      	movs	r3, #128	; 0x80
 800218a:	01db      	lsls	r3, r3, #7
 800218c:	4013      	ands	r3, r2
 800218e:	61bb      	str	r3, [r7, #24]
 8002190:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002192:	4b58      	ldr	r3, [pc, #352]	; (80022f4 <HAL_UART_MspInit+0x1a0>)
 8002194:	695a      	ldr	r2, [r3, #20]
 8002196:	4b57      	ldr	r3, [pc, #348]	; (80022f4 <HAL_UART_MspInit+0x1a0>)
 8002198:	2180      	movs	r1, #128	; 0x80
 800219a:	0289      	lsls	r1, r1, #10
 800219c:	430a      	orrs	r2, r1
 800219e:	615a      	str	r2, [r3, #20]
 80021a0:	4b54      	ldr	r3, [pc, #336]	; (80022f4 <HAL_UART_MspInit+0x1a0>)
 80021a2:	695a      	ldr	r2, [r3, #20]
 80021a4:	2380      	movs	r3, #128	; 0x80
 80021a6:	029b      	lsls	r3, r3, #10
 80021a8:	4013      	ands	r3, r2
 80021aa:	617b      	str	r3, [r7, #20]
 80021ac:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80021ae:	193b      	adds	r3, r7, r4
 80021b0:	22c0      	movs	r2, #192	; 0xc0
 80021b2:	00d2      	lsls	r2, r2, #3
 80021b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b6:	0021      	movs	r1, r4
 80021b8:	187b      	adds	r3, r7, r1
 80021ba:	2202      	movs	r2, #2
 80021bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	187b      	adds	r3, r7, r1
 80021c0:	2200      	movs	r2, #0
 80021c2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021c4:	187b      	adds	r3, r7, r1
 80021c6:	2203      	movs	r2, #3
 80021c8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80021ca:	187b      	adds	r3, r7, r1
 80021cc:	2201      	movs	r2, #1
 80021ce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d0:	187a      	adds	r2, r7, r1
 80021d2:	2390      	movs	r3, #144	; 0x90
 80021d4:	05db      	lsls	r3, r3, #23
 80021d6:	0011      	movs	r1, r2
 80021d8:	0018      	movs	r0, r3
 80021da:	f000 fd5d 	bl	8002c98 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80021de:	4b46      	ldr	r3, [pc, #280]	; (80022f8 <HAL_UART_MspInit+0x1a4>)
 80021e0:	4a46      	ldr	r2, [pc, #280]	; (80022fc <HAL_UART_MspInit+0x1a8>)
 80021e2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021e4:	4b44      	ldr	r3, [pc, #272]	; (80022f8 <HAL_UART_MspInit+0x1a4>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021ea:	4b43      	ldr	r3, [pc, #268]	; (80022f8 <HAL_UART_MspInit+0x1a4>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021f0:	4b41      	ldr	r3, [pc, #260]	; (80022f8 <HAL_UART_MspInit+0x1a4>)
 80021f2:	2280      	movs	r2, #128	; 0x80
 80021f4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021f6:	4b40      	ldr	r3, [pc, #256]	; (80022f8 <HAL_UART_MspInit+0x1a4>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021fc:	4b3e      	ldr	r3, [pc, #248]	; (80022f8 <HAL_UART_MspInit+0x1a4>)
 80021fe:	2200      	movs	r2, #0
 8002200:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002202:	4b3d      	ldr	r3, [pc, #244]	; (80022f8 <HAL_UART_MspInit+0x1a4>)
 8002204:	2220      	movs	r2, #32
 8002206:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002208:	4b3b      	ldr	r3, [pc, #236]	; (80022f8 <HAL_UART_MspInit+0x1a4>)
 800220a:	2200      	movs	r2, #0
 800220c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800220e:	4b3a      	ldr	r3, [pc, #232]	; (80022f8 <HAL_UART_MspInit+0x1a4>)
 8002210:	0018      	movs	r0, r3
 8002212:	f000 fb1d 	bl	8002850 <HAL_DMA_Init>
 8002216:	1e03      	subs	r3, r0, #0
 8002218:	d001      	beq.n	800221e <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800221a:	f7ff fc1f 	bl	8001a5c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a35      	ldr	r2, [pc, #212]	; (80022f8 <HAL_UART_MspInit+0x1a4>)
 8002222:	671a      	str	r2, [r3, #112]	; 0x70
 8002224:	4b34      	ldr	r3, [pc, #208]	; (80022f8 <HAL_UART_MspInit+0x1a4>)
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800222a:	e05d      	b.n	80022e8 <HAL_UART_MspInit+0x194>
  else if(huart->Instance==USART2)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a33      	ldr	r2, [pc, #204]	; (8002300 <HAL_UART_MspInit+0x1ac>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d158      	bne.n	80022e8 <HAL_UART_MspInit+0x194>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002236:	4b2f      	ldr	r3, [pc, #188]	; (80022f4 <HAL_UART_MspInit+0x1a0>)
 8002238:	69da      	ldr	r2, [r3, #28]
 800223a:	4b2e      	ldr	r3, [pc, #184]	; (80022f4 <HAL_UART_MspInit+0x1a0>)
 800223c:	2180      	movs	r1, #128	; 0x80
 800223e:	0289      	lsls	r1, r1, #10
 8002240:	430a      	orrs	r2, r1
 8002242:	61da      	str	r2, [r3, #28]
 8002244:	4b2b      	ldr	r3, [pc, #172]	; (80022f4 <HAL_UART_MspInit+0x1a0>)
 8002246:	69da      	ldr	r2, [r3, #28]
 8002248:	2380      	movs	r3, #128	; 0x80
 800224a:	029b      	lsls	r3, r3, #10
 800224c:	4013      	ands	r3, r2
 800224e:	613b      	str	r3, [r7, #16]
 8002250:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002252:	4b28      	ldr	r3, [pc, #160]	; (80022f4 <HAL_UART_MspInit+0x1a0>)
 8002254:	695a      	ldr	r2, [r3, #20]
 8002256:	4b27      	ldr	r3, [pc, #156]	; (80022f4 <HAL_UART_MspInit+0x1a0>)
 8002258:	2180      	movs	r1, #128	; 0x80
 800225a:	0289      	lsls	r1, r1, #10
 800225c:	430a      	orrs	r2, r1
 800225e:	615a      	str	r2, [r3, #20]
 8002260:	4b24      	ldr	r3, [pc, #144]	; (80022f4 <HAL_UART_MspInit+0x1a0>)
 8002262:	695a      	ldr	r2, [r3, #20]
 8002264:	2380      	movs	r3, #128	; 0x80
 8002266:	029b      	lsls	r3, r3, #10
 8002268:	4013      	ands	r3, r2
 800226a:	60fb      	str	r3, [r7, #12]
 800226c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800226e:	211c      	movs	r1, #28
 8002270:	187b      	adds	r3, r7, r1
 8002272:	220c      	movs	r2, #12
 8002274:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002276:	187b      	adds	r3, r7, r1
 8002278:	2202      	movs	r2, #2
 800227a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227c:	187b      	adds	r3, r7, r1
 800227e:	2200      	movs	r2, #0
 8002280:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002282:	187b      	adds	r3, r7, r1
 8002284:	2200      	movs	r2, #0
 8002286:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002288:	187b      	adds	r3, r7, r1
 800228a:	2201      	movs	r2, #1
 800228c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800228e:	187a      	adds	r2, r7, r1
 8002290:	2390      	movs	r3, #144	; 0x90
 8002292:	05db      	lsls	r3, r3, #23
 8002294:	0011      	movs	r1, r2
 8002296:	0018      	movs	r0, r3
 8002298:	f000 fcfe 	bl	8002c98 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel5;
 800229c:	4b19      	ldr	r3, [pc, #100]	; (8002304 <HAL_UART_MspInit+0x1b0>)
 800229e:	4a1a      	ldr	r2, [pc, #104]	; (8002308 <HAL_UART_MspInit+0x1b4>)
 80022a0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022a2:	4b18      	ldr	r3, [pc, #96]	; (8002304 <HAL_UART_MspInit+0x1b0>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022a8:	4b16      	ldr	r3, [pc, #88]	; (8002304 <HAL_UART_MspInit+0x1b0>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022ae:	4b15      	ldr	r3, [pc, #84]	; (8002304 <HAL_UART_MspInit+0x1b0>)
 80022b0:	2280      	movs	r2, #128	; 0x80
 80022b2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022b4:	4b13      	ldr	r3, [pc, #76]	; (8002304 <HAL_UART_MspInit+0x1b0>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022ba:	4b12      	ldr	r3, [pc, #72]	; (8002304 <HAL_UART_MspInit+0x1b0>)
 80022bc:	2200      	movs	r2, #0
 80022be:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80022c0:	4b10      	ldr	r3, [pc, #64]	; (8002304 <HAL_UART_MspInit+0x1b0>)
 80022c2:	2220      	movs	r2, #32
 80022c4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022c6:	4b0f      	ldr	r3, [pc, #60]	; (8002304 <HAL_UART_MspInit+0x1b0>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80022cc:	4b0d      	ldr	r3, [pc, #52]	; (8002304 <HAL_UART_MspInit+0x1b0>)
 80022ce:	0018      	movs	r0, r3
 80022d0:	f000 fabe 	bl	8002850 <HAL_DMA_Init>
 80022d4:	1e03      	subs	r3, r0, #0
 80022d6:	d001      	beq.n	80022dc <HAL_UART_MspInit+0x188>
      Error_Handler();
 80022d8:	f7ff fbc0 	bl	8001a5c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4a09      	ldr	r2, [pc, #36]	; (8002304 <HAL_UART_MspInit+0x1b0>)
 80022e0:	671a      	str	r2, [r3, #112]	; 0x70
 80022e2:	4b08      	ldr	r3, [pc, #32]	; (8002304 <HAL_UART_MspInit+0x1b0>)
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80022e8:	46c0      	nop			; (mov r8, r8)
 80022ea:	46bd      	mov	sp, r7
 80022ec:	b00d      	add	sp, #52	; 0x34
 80022ee:	bd90      	pop	{r4, r7, pc}
 80022f0:	40013800 	.word	0x40013800
 80022f4:	40021000 	.word	0x40021000
 80022f8:	200005d4 	.word	0x200005d4
 80022fc:	40020030 	.word	0x40020030
 8002300:	40004400 	.word	0x40004400
 8002304:	20000544 	.word	0x20000544
 8002308:	40020058 	.word	0x40020058

0800230c <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a18      	ldr	r2, [pc, #96]	; (800237c <HAL_UART_MspDeInit+0x70>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d113      	bne.n	8002346 <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800231e:	4b18      	ldr	r3, [pc, #96]	; (8002380 <HAL_UART_MspDeInit+0x74>)
 8002320:	699a      	ldr	r2, [r3, #24]
 8002322:	4b17      	ldr	r3, [pc, #92]	; (8002380 <HAL_UART_MspDeInit+0x74>)
 8002324:	4917      	ldr	r1, [pc, #92]	; (8002384 <HAL_UART_MspDeInit+0x78>)
 8002326:	400a      	ands	r2, r1
 8002328:	619a      	str	r2, [r3, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800232a:	23c0      	movs	r3, #192	; 0xc0
 800232c:	00da      	lsls	r2, r3, #3
 800232e:	2390      	movs	r3, #144	; 0x90
 8002330:	05db      	lsls	r3, r3, #23
 8002332:	0011      	movs	r1, r2
 8002334:	0018      	movs	r0, r3
 8002336:	f000 fe1f 	bl	8002f78 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800233e:	0018      	movs	r0, r3
 8002340:	f000 face 	bl	80028e0 <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8002344:	e015      	b.n	8002372 <HAL_UART_MspDeInit+0x66>
  else if(huart->Instance==USART2)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a0f      	ldr	r2, [pc, #60]	; (8002388 <HAL_UART_MspDeInit+0x7c>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d110      	bne.n	8002372 <HAL_UART_MspDeInit+0x66>
    __HAL_RCC_USART2_CLK_DISABLE();
 8002350:	4b0b      	ldr	r3, [pc, #44]	; (8002380 <HAL_UART_MspDeInit+0x74>)
 8002352:	69da      	ldr	r2, [r3, #28]
 8002354:	4b0a      	ldr	r3, [pc, #40]	; (8002380 <HAL_UART_MspDeInit+0x74>)
 8002356:	490d      	ldr	r1, [pc, #52]	; (800238c <HAL_UART_MspDeInit+0x80>)
 8002358:	400a      	ands	r2, r1
 800235a:	61da      	str	r2, [r3, #28]
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 800235c:	2390      	movs	r3, #144	; 0x90
 800235e:	05db      	lsls	r3, r3, #23
 8002360:	210c      	movs	r1, #12
 8002362:	0018      	movs	r0, r3
 8002364:	f000 fe08 	bl	8002f78 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800236c:	0018      	movs	r0, r3
 800236e:	f000 fab7 	bl	80028e0 <HAL_DMA_DeInit>
}
 8002372:	46c0      	nop			; (mov r8, r8)
 8002374:	46bd      	mov	sp, r7
 8002376:	b002      	add	sp, #8
 8002378:	bd80      	pop	{r7, pc}
 800237a:	46c0      	nop			; (mov r8, r8)
 800237c:	40013800 	.word	0x40013800
 8002380:	40021000 	.word	0x40021000
 8002384:	ffffbfff 	.word	0xffffbfff
 8002388:	40004400 	.word	0x40004400
 800238c:	fffdffff 	.word	0xfffdffff

08002390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002394:	46c0      	nop			; (mov r8, r8)
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}

0800239a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800239a:	b580      	push	{r7, lr}
 800239c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800239e:	e7fe      	b.n	800239e <HardFault_Handler+0x4>

080023a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80023a4:	46c0      	nop			; (mov r8, r8)
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023ae:	46c0      	nop			; (mov r8, r8)
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023b8:	f000 f92c 	bl	8002614 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023bc:	46c0      	nop			; (mov r8, r8)
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
	...

080023c4 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80023c8:	4b03      	ldr	r3, [pc, #12]	; (80023d8 <DMA1_Channel2_3_IRQHandler+0x14>)
 80023ca:	0018      	movs	r0, r3
 80023cc:	f000 fb6f 	bl	8002aae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80023d0:	46c0      	nop			; (mov r8, r8)
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	46c0      	nop			; (mov r8, r8)
 80023d8:	200005d4 	.word	0x200005d4

080023dc <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80023e0:	4b03      	ldr	r3, [pc, #12]	; (80023f0 <DMA1_Channel4_5_IRQHandler+0x14>)
 80023e2:	0018      	movs	r0, r3
 80023e4:	f000 fb63 	bl	8002aae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 80023e8:	46c0      	nop			; (mov r8, r8)
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	46c0      	nop			; (mov r8, r8)
 80023f0:	20000544 	.word	0x20000544

080023f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
	return 1;
 80023f8:	2301      	movs	r3, #1
}
 80023fa:	0018      	movs	r0, r3
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <_kill>:

int _kill(int pid, int sig)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800240a:	f002 fed5 	bl	80051b8 <__errno>
 800240e:	0003      	movs	r3, r0
 8002410:	2216      	movs	r2, #22
 8002412:	601a      	str	r2, [r3, #0]
	return -1;
 8002414:	2301      	movs	r3, #1
 8002416:	425b      	negs	r3, r3
}
 8002418:	0018      	movs	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	b002      	add	sp, #8
 800241e:	bd80      	pop	{r7, pc}

08002420 <_exit>:

void _exit (int status)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002428:	2301      	movs	r3, #1
 800242a:	425a      	negs	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	0011      	movs	r1, r2
 8002430:	0018      	movs	r0, r3
 8002432:	f7ff ffe5 	bl	8002400 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002436:	e7fe      	b.n	8002436 <_exit+0x16>

08002438 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002444:	2300      	movs	r3, #0
 8002446:	617b      	str	r3, [r7, #20]
 8002448:	e00a      	b.n	8002460 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800244a:	e000      	b.n	800244e <_read+0x16>
 800244c:	bf00      	nop
 800244e:	0001      	movs	r1, r0
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	1c5a      	adds	r2, r3, #1
 8002454:	60ba      	str	r2, [r7, #8]
 8002456:	b2ca      	uxtb	r2, r1
 8002458:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	3301      	adds	r3, #1
 800245e:	617b      	str	r3, [r7, #20]
 8002460:	697a      	ldr	r2, [r7, #20]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	429a      	cmp	r2, r3
 8002466:	dbf0      	blt.n	800244a <_read+0x12>
	}

return len;
 8002468:	687b      	ldr	r3, [r7, #4]
}
 800246a:	0018      	movs	r0, r3
 800246c:	46bd      	mov	sp, r7
 800246e:	b006      	add	sp, #24
 8002470:	bd80      	pop	{r7, pc}

08002472 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b082      	sub	sp, #8
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
	return -1;
 800247a:	2301      	movs	r3, #1
 800247c:	425b      	negs	r3, r3
}
 800247e:	0018      	movs	r0, r3
 8002480:	46bd      	mov	sp, r7
 8002482:	b002      	add	sp, #8
 8002484:	bd80      	pop	{r7, pc}

08002486 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b082      	sub	sp, #8
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
 800248e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	2280      	movs	r2, #128	; 0x80
 8002494:	0192      	lsls	r2, r2, #6
 8002496:	605a      	str	r2, [r3, #4]
	return 0;
 8002498:	2300      	movs	r3, #0
}
 800249a:	0018      	movs	r0, r3
 800249c:	46bd      	mov	sp, r7
 800249e:	b002      	add	sp, #8
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <_isatty>:

int _isatty(int file)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b082      	sub	sp, #8
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
	return 1;
 80024aa:	2301      	movs	r3, #1
}
 80024ac:	0018      	movs	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	b002      	add	sp, #8
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
	return 0;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	0018      	movs	r0, r3
 80024c4:	46bd      	mov	sp, r7
 80024c6:	b004      	add	sp, #16
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80024d4:	4b11      	ldr	r3, [pc, #68]	; (800251c <_sbrk+0x50>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d102      	bne.n	80024e2 <_sbrk+0x16>
		heap_end = &end;
 80024dc:	4b0f      	ldr	r3, [pc, #60]	; (800251c <_sbrk+0x50>)
 80024de:	4a10      	ldr	r2, [pc, #64]	; (8002520 <_sbrk+0x54>)
 80024e0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80024e2:	4b0e      	ldr	r3, [pc, #56]	; (800251c <_sbrk+0x50>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80024e8:	4b0c      	ldr	r3, [pc, #48]	; (800251c <_sbrk+0x50>)
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	18d2      	adds	r2, r2, r3
 80024f0:	466b      	mov	r3, sp
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d907      	bls.n	8002506 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80024f6:	f002 fe5f 	bl	80051b8 <__errno>
 80024fa:	0003      	movs	r3, r0
 80024fc:	220c      	movs	r2, #12
 80024fe:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002500:	2301      	movs	r3, #1
 8002502:	425b      	negs	r3, r3
 8002504:	e006      	b.n	8002514 <_sbrk+0x48>
	}

	heap_end += incr;
 8002506:	4b05      	ldr	r3, [pc, #20]	; (800251c <_sbrk+0x50>)
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	18d2      	adds	r2, r2, r3
 800250e:	4b03      	ldr	r3, [pc, #12]	; (800251c <_sbrk+0x50>)
 8002510:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8002512:	68fb      	ldr	r3, [r7, #12]
}
 8002514:	0018      	movs	r0, r3
 8002516:	46bd      	mov	sp, r7
 8002518:	b004      	add	sp, #16
 800251a:	bd80      	pop	{r7, pc}
 800251c:	20000538 	.word	0x20000538
 8002520:	20000738 	.word	0x20000738

08002524 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002528:	46c0      	nop			; (mov r8, r8)
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
	...

08002530 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002530:	480d      	ldr	r0, [pc, #52]	; (8002568 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002532:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002534:	480d      	ldr	r0, [pc, #52]	; (800256c <LoopForever+0x6>)
  ldr r1, =_edata
 8002536:	490e      	ldr	r1, [pc, #56]	; (8002570 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002538:	4a0e      	ldr	r2, [pc, #56]	; (8002574 <LoopForever+0xe>)
  movs r3, #0
 800253a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800253c:	e002      	b.n	8002544 <LoopCopyDataInit>

0800253e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800253e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002540:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002542:	3304      	adds	r3, #4

08002544 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002544:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002546:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002548:	d3f9      	bcc.n	800253e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800254a:	4a0b      	ldr	r2, [pc, #44]	; (8002578 <LoopForever+0x12>)
  ldr r4, =_ebss
 800254c:	4c0b      	ldr	r4, [pc, #44]	; (800257c <LoopForever+0x16>)
  movs r3, #0
 800254e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002550:	e001      	b.n	8002556 <LoopFillZerobss>

08002552 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002552:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002554:	3204      	adds	r2, #4

08002556 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002556:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002558:	d3fb      	bcc.n	8002552 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800255a:	f7ff ffe3 	bl	8002524 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800255e:	f002 fe31 	bl	80051c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002562:	f7ff f85d 	bl	8001620 <main>

08002566 <LoopForever>:

LoopForever:
    b LoopForever
 8002566:	e7fe      	b.n	8002566 <LoopForever>
  ldr   r0, =_estack
 8002568:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800256c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002570:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8002574:	08009830 	.word	0x08009830
  ldr r2, =_sbss
 8002578:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 800257c:	20000738 	.word	0x20000738

08002580 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002580:	e7fe      	b.n	8002580 <ADC1_IRQHandler>
	...

08002584 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002588:	4b07      	ldr	r3, [pc, #28]	; (80025a8 <HAL_Init+0x24>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	4b06      	ldr	r3, [pc, #24]	; (80025a8 <HAL_Init+0x24>)
 800258e:	2110      	movs	r1, #16
 8002590:	430a      	orrs	r2, r1
 8002592:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002594:	2000      	movs	r0, #0
 8002596:	f000 f809 	bl	80025ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800259a:	f7ff fd69 	bl	8002070 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	0018      	movs	r0, r3
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)
 80025a8:	40022000 	.word	0x40022000

080025ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025ac:	b590      	push	{r4, r7, lr}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025b4:	4b14      	ldr	r3, [pc, #80]	; (8002608 <HAL_InitTick+0x5c>)
 80025b6:	681c      	ldr	r4, [r3, #0]
 80025b8:	4b14      	ldr	r3, [pc, #80]	; (800260c <HAL_InitTick+0x60>)
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	0019      	movs	r1, r3
 80025be:	23fa      	movs	r3, #250	; 0xfa
 80025c0:	0098      	lsls	r0, r3, #2
 80025c2:	f7fd fdb3 	bl	800012c <__udivsi3>
 80025c6:	0003      	movs	r3, r0
 80025c8:	0019      	movs	r1, r3
 80025ca:	0020      	movs	r0, r4
 80025cc:	f7fd fdae 	bl	800012c <__udivsi3>
 80025d0:	0003      	movs	r3, r0
 80025d2:	0018      	movs	r0, r3
 80025d4:	f000 f92f 	bl	8002836 <HAL_SYSTICK_Config>
 80025d8:	1e03      	subs	r3, r0, #0
 80025da:	d001      	beq.n	80025e0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e00f      	b.n	8002600 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2b03      	cmp	r3, #3
 80025e4:	d80b      	bhi.n	80025fe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025e6:	6879      	ldr	r1, [r7, #4]
 80025e8:	2301      	movs	r3, #1
 80025ea:	425b      	negs	r3, r3
 80025ec:	2200      	movs	r2, #0
 80025ee:	0018      	movs	r0, r3
 80025f0:	f000 f8fc 	bl	80027ec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025f4:	4b06      	ldr	r3, [pc, #24]	; (8002610 <HAL_InitTick+0x64>)
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80025fa:	2300      	movs	r3, #0
 80025fc:	e000      	b.n	8002600 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
}
 8002600:	0018      	movs	r0, r3
 8002602:	46bd      	mov	sp, r7
 8002604:	b003      	add	sp, #12
 8002606:	bd90      	pop	{r4, r7, pc}
 8002608:	2000001c 	.word	0x2000001c
 800260c:	20000024 	.word	0x20000024
 8002610:	20000020 	.word	0x20000020

08002614 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002618:	4b05      	ldr	r3, [pc, #20]	; (8002630 <HAL_IncTick+0x1c>)
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	001a      	movs	r2, r3
 800261e:	4b05      	ldr	r3, [pc, #20]	; (8002634 <HAL_IncTick+0x20>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	18d2      	adds	r2, r2, r3
 8002624:	4b03      	ldr	r3, [pc, #12]	; (8002634 <HAL_IncTick+0x20>)
 8002626:	601a      	str	r2, [r3, #0]
}
 8002628:	46c0      	nop			; (mov r8, r8)
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	46c0      	nop			; (mov r8, r8)
 8002630:	20000024 	.word	0x20000024
 8002634:	20000724 	.word	0x20000724

08002638 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  return uwTick;
 800263c:	4b02      	ldr	r3, [pc, #8]	; (8002648 <HAL_GetTick+0x10>)
 800263e:	681b      	ldr	r3, [r3, #0]
}
 8002640:	0018      	movs	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	46c0      	nop			; (mov r8, r8)
 8002648:	20000724 	.word	0x20000724

0800264c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002654:	f7ff fff0 	bl	8002638 <HAL_GetTick>
 8002658:	0003      	movs	r3, r0
 800265a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	3301      	adds	r3, #1
 8002664:	d005      	beq.n	8002672 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002666:	4b0a      	ldr	r3, [pc, #40]	; (8002690 <HAL_Delay+0x44>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	001a      	movs	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	189b      	adds	r3, r3, r2
 8002670:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002672:	46c0      	nop			; (mov r8, r8)
 8002674:	f7ff ffe0 	bl	8002638 <HAL_GetTick>
 8002678:	0002      	movs	r2, r0
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	68fa      	ldr	r2, [r7, #12]
 8002680:	429a      	cmp	r2, r3
 8002682:	d8f7      	bhi.n	8002674 <HAL_Delay+0x28>
  {
  }
}
 8002684:	46c0      	nop			; (mov r8, r8)
 8002686:	46c0      	nop			; (mov r8, r8)
 8002688:	46bd      	mov	sp, r7
 800268a:	b004      	add	sp, #16
 800268c:	bd80      	pop	{r7, pc}
 800268e:	46c0      	nop			; (mov r8, r8)
 8002690:	20000024 	.word	0x20000024

08002694 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	0002      	movs	r2, r0
 800269c:	1dfb      	adds	r3, r7, #7
 800269e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80026a0:	1dfb      	adds	r3, r7, #7
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	2b7f      	cmp	r3, #127	; 0x7f
 80026a6:	d809      	bhi.n	80026bc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026a8:	1dfb      	adds	r3, r7, #7
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	001a      	movs	r2, r3
 80026ae:	231f      	movs	r3, #31
 80026b0:	401a      	ands	r2, r3
 80026b2:	4b04      	ldr	r3, [pc, #16]	; (80026c4 <__NVIC_EnableIRQ+0x30>)
 80026b4:	2101      	movs	r1, #1
 80026b6:	4091      	lsls	r1, r2
 80026b8:	000a      	movs	r2, r1
 80026ba:	601a      	str	r2, [r3, #0]
  }
}
 80026bc:	46c0      	nop			; (mov r8, r8)
 80026be:	46bd      	mov	sp, r7
 80026c0:	b002      	add	sp, #8
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	e000e100 	.word	0xe000e100

080026c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026c8:	b590      	push	{r4, r7, lr}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	0002      	movs	r2, r0
 80026d0:	6039      	str	r1, [r7, #0]
 80026d2:	1dfb      	adds	r3, r7, #7
 80026d4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80026d6:	1dfb      	adds	r3, r7, #7
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b7f      	cmp	r3, #127	; 0x7f
 80026dc:	d828      	bhi.n	8002730 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80026de:	4a2f      	ldr	r2, [pc, #188]	; (800279c <__NVIC_SetPriority+0xd4>)
 80026e0:	1dfb      	adds	r3, r7, #7
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	b25b      	sxtb	r3, r3
 80026e6:	089b      	lsrs	r3, r3, #2
 80026e8:	33c0      	adds	r3, #192	; 0xc0
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	589b      	ldr	r3, [r3, r2]
 80026ee:	1dfa      	adds	r2, r7, #7
 80026f0:	7812      	ldrb	r2, [r2, #0]
 80026f2:	0011      	movs	r1, r2
 80026f4:	2203      	movs	r2, #3
 80026f6:	400a      	ands	r2, r1
 80026f8:	00d2      	lsls	r2, r2, #3
 80026fa:	21ff      	movs	r1, #255	; 0xff
 80026fc:	4091      	lsls	r1, r2
 80026fe:	000a      	movs	r2, r1
 8002700:	43d2      	mvns	r2, r2
 8002702:	401a      	ands	r2, r3
 8002704:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	019b      	lsls	r3, r3, #6
 800270a:	22ff      	movs	r2, #255	; 0xff
 800270c:	401a      	ands	r2, r3
 800270e:	1dfb      	adds	r3, r7, #7
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	0018      	movs	r0, r3
 8002714:	2303      	movs	r3, #3
 8002716:	4003      	ands	r3, r0
 8002718:	00db      	lsls	r3, r3, #3
 800271a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800271c:	481f      	ldr	r0, [pc, #124]	; (800279c <__NVIC_SetPriority+0xd4>)
 800271e:	1dfb      	adds	r3, r7, #7
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	b25b      	sxtb	r3, r3
 8002724:	089b      	lsrs	r3, r3, #2
 8002726:	430a      	orrs	r2, r1
 8002728:	33c0      	adds	r3, #192	; 0xc0
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800272e:	e031      	b.n	8002794 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002730:	4a1b      	ldr	r2, [pc, #108]	; (80027a0 <__NVIC_SetPriority+0xd8>)
 8002732:	1dfb      	adds	r3, r7, #7
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	0019      	movs	r1, r3
 8002738:	230f      	movs	r3, #15
 800273a:	400b      	ands	r3, r1
 800273c:	3b08      	subs	r3, #8
 800273e:	089b      	lsrs	r3, r3, #2
 8002740:	3306      	adds	r3, #6
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	18d3      	adds	r3, r2, r3
 8002746:	3304      	adds	r3, #4
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	1dfa      	adds	r2, r7, #7
 800274c:	7812      	ldrb	r2, [r2, #0]
 800274e:	0011      	movs	r1, r2
 8002750:	2203      	movs	r2, #3
 8002752:	400a      	ands	r2, r1
 8002754:	00d2      	lsls	r2, r2, #3
 8002756:	21ff      	movs	r1, #255	; 0xff
 8002758:	4091      	lsls	r1, r2
 800275a:	000a      	movs	r2, r1
 800275c:	43d2      	mvns	r2, r2
 800275e:	401a      	ands	r2, r3
 8002760:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	019b      	lsls	r3, r3, #6
 8002766:	22ff      	movs	r2, #255	; 0xff
 8002768:	401a      	ands	r2, r3
 800276a:	1dfb      	adds	r3, r7, #7
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	0018      	movs	r0, r3
 8002770:	2303      	movs	r3, #3
 8002772:	4003      	ands	r3, r0
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002778:	4809      	ldr	r0, [pc, #36]	; (80027a0 <__NVIC_SetPriority+0xd8>)
 800277a:	1dfb      	adds	r3, r7, #7
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	001c      	movs	r4, r3
 8002780:	230f      	movs	r3, #15
 8002782:	4023      	ands	r3, r4
 8002784:	3b08      	subs	r3, #8
 8002786:	089b      	lsrs	r3, r3, #2
 8002788:	430a      	orrs	r2, r1
 800278a:	3306      	adds	r3, #6
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	18c3      	adds	r3, r0, r3
 8002790:	3304      	adds	r3, #4
 8002792:	601a      	str	r2, [r3, #0]
}
 8002794:	46c0      	nop			; (mov r8, r8)
 8002796:	46bd      	mov	sp, r7
 8002798:	b003      	add	sp, #12
 800279a:	bd90      	pop	{r4, r7, pc}
 800279c:	e000e100 	.word	0xe000e100
 80027a0:	e000ed00 	.word	0xe000ed00

080027a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	1e5a      	subs	r2, r3, #1
 80027b0:	2380      	movs	r3, #128	; 0x80
 80027b2:	045b      	lsls	r3, r3, #17
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d301      	bcc.n	80027bc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027b8:	2301      	movs	r3, #1
 80027ba:	e010      	b.n	80027de <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027bc:	4b0a      	ldr	r3, [pc, #40]	; (80027e8 <SysTick_Config+0x44>)
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	3a01      	subs	r2, #1
 80027c2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027c4:	2301      	movs	r3, #1
 80027c6:	425b      	negs	r3, r3
 80027c8:	2103      	movs	r1, #3
 80027ca:	0018      	movs	r0, r3
 80027cc:	f7ff ff7c 	bl	80026c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027d0:	4b05      	ldr	r3, [pc, #20]	; (80027e8 <SysTick_Config+0x44>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027d6:	4b04      	ldr	r3, [pc, #16]	; (80027e8 <SysTick_Config+0x44>)
 80027d8:	2207      	movs	r2, #7
 80027da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027dc:	2300      	movs	r3, #0
}
 80027de:	0018      	movs	r0, r3
 80027e0:	46bd      	mov	sp, r7
 80027e2:	b002      	add	sp, #8
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	46c0      	nop			; (mov r8, r8)
 80027e8:	e000e010 	.word	0xe000e010

080027ec <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60b9      	str	r1, [r7, #8]
 80027f4:	607a      	str	r2, [r7, #4]
 80027f6:	210f      	movs	r1, #15
 80027f8:	187b      	adds	r3, r7, r1
 80027fa:	1c02      	adds	r2, r0, #0
 80027fc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80027fe:	68ba      	ldr	r2, [r7, #8]
 8002800:	187b      	adds	r3, r7, r1
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	b25b      	sxtb	r3, r3
 8002806:	0011      	movs	r1, r2
 8002808:	0018      	movs	r0, r3
 800280a:	f7ff ff5d 	bl	80026c8 <__NVIC_SetPriority>
}
 800280e:	46c0      	nop			; (mov r8, r8)
 8002810:	46bd      	mov	sp, r7
 8002812:	b004      	add	sp, #16
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b082      	sub	sp, #8
 800281a:	af00      	add	r7, sp, #0
 800281c:	0002      	movs	r2, r0
 800281e:	1dfb      	adds	r3, r7, #7
 8002820:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002822:	1dfb      	adds	r3, r7, #7
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	b25b      	sxtb	r3, r3
 8002828:	0018      	movs	r0, r3
 800282a:	f7ff ff33 	bl	8002694 <__NVIC_EnableIRQ>
}
 800282e:	46c0      	nop			; (mov r8, r8)
 8002830:	46bd      	mov	sp, r7
 8002832:	b002      	add	sp, #8
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	0018      	movs	r0, r3
 8002842:	f7ff ffaf 	bl	80027a4 <SysTick_Config>
 8002846:	0003      	movs	r3, r0
}
 8002848:	0018      	movs	r0, r3
 800284a:	46bd      	mov	sp, r7
 800284c:	b002      	add	sp, #8
 800284e:	bd80      	pop	{r7, pc}

08002850 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002858:	2300      	movs	r3, #0
 800285a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d101      	bne.n	8002866 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e036      	b.n	80028d4 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2221      	movs	r2, #33	; 0x21
 800286a:	2102      	movs	r1, #2
 800286c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	4a18      	ldr	r2, [pc, #96]	; (80028dc <HAL_DMA_Init+0x8c>)
 800287a:	4013      	ands	r3, r2
 800287c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002886:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002892:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	695b      	ldr	r3, [r3, #20]
 8002898:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800289e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	69db      	ldr	r3, [r3, #28]
 80028a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	68fa      	ldr	r2, [r7, #12]
 80028b2:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	0018      	movs	r0, r3
 80028b8:	f000 f9d2 	bl	8002c60 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2221      	movs	r2, #33	; 0x21
 80028c6:	2101      	movs	r1, #1
 80028c8:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2220      	movs	r2, #32
 80028ce:	2100      	movs	r1, #0
 80028d0:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}  
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b004      	add	sp, #16
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	ffffc00f 	.word	0xffffc00f

080028e0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d101      	bne.n	80028f2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e03b      	b.n	800296a <HAL_DMA_DeInit+0x8a>
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2101      	movs	r1, #1
 80028fe:	438a      	bics	r2, r1
 8002900:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2200      	movs	r2, #0
 8002908:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2200      	movs	r2, #0
 8002910:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2200      	movs	r2, #0
 8002918:	609a      	str	r2, [r3, #8]
  
  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2200      	movs	r2, #0
 8002920:	60da      	str	r2, [r3, #12]

/* Get DMA Base Address */  
  DMA_CalcBaseAndBitshift(hdma);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	0018      	movs	r0, r3
 8002926:	f000 f99b 	bl	8002c60 <DMA_CalcBaseAndBitshift>

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002932:	2101      	movs	r1, #1
 8002934:	4091      	lsls	r1, r2
 8002936:	000a      	movs	r2, r1
 8002938:	605a      	str	r2, [r3, #4]

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2221      	movs	r2, #33	; 0x21
 800295c:	2100      	movs	r1, #0
 800295e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2220      	movs	r2, #32
 8002964:	2100      	movs	r1, #0
 8002966:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	0018      	movs	r0, r3
 800296c:	46bd      	mov	sp, r7
 800296e:	b002      	add	sp, #8
 8002970:	bd80      	pop	{r7, pc}

08002972 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002972:	b580      	push	{r7, lr}
 8002974:	b086      	sub	sp, #24
 8002976:	af00      	add	r7, sp, #0
 8002978:	60f8      	str	r0, [r7, #12]
 800297a:	60b9      	str	r1, [r7, #8]
 800297c:	607a      	str	r2, [r7, #4]
 800297e:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002980:	2317      	movs	r3, #23
 8002982:	18fb      	adds	r3, r7, r3
 8002984:	2200      	movs	r2, #0
 8002986:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2220      	movs	r2, #32
 800298c:	5c9b      	ldrb	r3, [r3, r2]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d101      	bne.n	8002996 <HAL_DMA_Start_IT+0x24>
 8002992:	2302      	movs	r3, #2
 8002994:	e04f      	b.n	8002a36 <HAL_DMA_Start_IT+0xc4>
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2220      	movs	r2, #32
 800299a:	2101      	movs	r1, #1
 800299c:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2221      	movs	r2, #33	; 0x21
 80029a2:	5c9b      	ldrb	r3, [r3, r2]
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d13a      	bne.n	8002a20 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2221      	movs	r2, #33	; 0x21
 80029ae:	2102      	movs	r1, #2
 80029b0:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2101      	movs	r1, #1
 80029c4:	438a      	bics	r2, r1
 80029c6:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	68b9      	ldr	r1, [r7, #8]
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f000 f919 	bl	8002c06 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d008      	beq.n	80029ee <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	210e      	movs	r1, #14
 80029e8:	430a      	orrs	r2, r1
 80029ea:	601a      	str	r2, [r3, #0]
 80029ec:	e00f      	b.n	8002a0e <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	210a      	movs	r1, #10
 80029fa:	430a      	orrs	r2, r1
 80029fc:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2104      	movs	r1, #4
 8002a0a:	438a      	bics	r2, r1
 8002a0c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2101      	movs	r1, #1
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	e007      	b.n	8002a30 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2220      	movs	r2, #32
 8002a24:	2100      	movs	r1, #0
 8002a26:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002a28:	2317      	movs	r3, #23
 8002a2a:	18fb      	adds	r3, r7, r3
 8002a2c:	2202      	movs	r2, #2
 8002a2e:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8002a30:	2317      	movs	r3, #23
 8002a32:	18fb      	adds	r3, r7, r3
 8002a34:	781b      	ldrb	r3, [r3, #0]
} 
 8002a36:	0018      	movs	r0, r3
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	b006      	add	sp, #24
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b082      	sub	sp, #8
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2221      	movs	r2, #33	; 0x21
 8002a4a:	5c9b      	ldrb	r3, [r3, r2]
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d008      	beq.n	8002a64 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2204      	movs	r2, #4
 8002a56:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e020      	b.n	8002aa6 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	210e      	movs	r1, #14
 8002a70:	438a      	bics	r2, r1
 8002a72:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2101      	movs	r1, #1
 8002a80:	438a      	bics	r2, r1
 8002a82:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	4091      	lsls	r1, r2
 8002a90:	000a      	movs	r2, r1
 8002a92:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2221      	movs	r2, #33	; 0x21
 8002a98:	2101      	movs	r1, #1
 8002a9a:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002aa4:	2300      	movs	r3, #0
}
 8002aa6:	0018      	movs	r0, r3
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	b002      	add	sp, #8
 8002aac:	bd80      	pop	{r7, pc}

08002aae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b084      	sub	sp, #16
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	2204      	movs	r2, #4
 8002acc:	409a      	lsls	r2, r3
 8002ace:	0013      	movs	r3, r2
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	d024      	beq.n	8002b20 <HAL_DMA_IRQHandler+0x72>
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	2204      	movs	r2, #4
 8002ada:	4013      	ands	r3, r2
 8002adc:	d020      	beq.n	8002b20 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2220      	movs	r2, #32
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	d107      	bne.n	8002afa <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2104      	movs	r1, #4
 8002af6:	438a      	bics	r2, r1
 8002af8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b02:	2104      	movs	r1, #4
 8002b04:	4091      	lsls	r1, r2
 8002b06:	000a      	movs	r2, r1
 8002b08:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d100      	bne.n	8002b14 <HAL_DMA_IRQHandler+0x66>
 8002b12:	e06a      	b.n	8002bea <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b18:	687a      	ldr	r2, [r7, #4]
 8002b1a:	0010      	movs	r0, r2
 8002b1c:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002b1e:	e064      	b.n	8002bea <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b24:	2202      	movs	r2, #2
 8002b26:	409a      	lsls	r2, r3
 8002b28:	0013      	movs	r3, r2
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	d02b      	beq.n	8002b88 <HAL_DMA_IRQHandler+0xda>
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	2202      	movs	r2, #2
 8002b34:	4013      	ands	r3, r2
 8002b36:	d027      	beq.n	8002b88 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2220      	movs	r2, #32
 8002b40:	4013      	ands	r3, r2
 8002b42:	d10b      	bne.n	8002b5c <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	210a      	movs	r1, #10
 8002b50:	438a      	bics	r2, r1
 8002b52:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2221      	movs	r2, #33	; 0x21
 8002b58:	2101      	movs	r1, #1
 8002b5a:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b64:	2102      	movs	r1, #2
 8002b66:	4091      	lsls	r1, r2
 8002b68:	000a      	movs	r2, r1
 8002b6a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2220      	movs	r2, #32
 8002b70:	2100      	movs	r1, #0
 8002b72:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d036      	beq.n	8002bea <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	0010      	movs	r0, r2
 8002b84:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002b86:	e030      	b.n	8002bea <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8c:	2208      	movs	r2, #8
 8002b8e:	409a      	lsls	r2, r3
 8002b90:	0013      	movs	r3, r2
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	4013      	ands	r3, r2
 8002b96:	d028      	beq.n	8002bea <HAL_DMA_IRQHandler+0x13c>
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	2208      	movs	r2, #8
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	d024      	beq.n	8002bea <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	210e      	movs	r1, #14
 8002bac:	438a      	bics	r2, r1
 8002bae:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bb8:	2101      	movs	r1, #1
 8002bba:	4091      	lsls	r1, r2
 8002bbc:	000a      	movs	r2, r1
 8002bbe:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2221      	movs	r2, #33	; 0x21
 8002bca:	2101      	movs	r1, #1
 8002bcc:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2220      	movs	r2, #32
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d005      	beq.n	8002bea <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	0010      	movs	r0, r2
 8002be6:	4798      	blx	r3
    }
   }
}  
 8002be8:	e7ff      	b.n	8002bea <HAL_DMA_IRQHandler+0x13c>
 8002bea:	46c0      	nop			; (mov r8, r8)
 8002bec:	46bd      	mov	sp, r7
 8002bee:	b004      	add	sp, #16
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b082      	sub	sp, #8
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8002bfe:	0018      	movs	r0, r3
 8002c00:	46bd      	mov	sp, r7
 8002c02:	b002      	add	sp, #8
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c06:	b580      	push	{r7, lr}
 8002c08:	b084      	sub	sp, #16
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	60f8      	str	r0, [r7, #12]
 8002c0e:	60b9      	str	r1, [r7, #8]
 8002c10:	607a      	str	r2, [r7, #4]
 8002c12:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	4091      	lsls	r1, r2
 8002c20:	000a      	movs	r2, r1
 8002c22:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	2b10      	cmp	r3, #16
 8002c32:	d108      	bne.n	8002c46 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68ba      	ldr	r2, [r7, #8]
 8002c42:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002c44:	e007      	b.n	8002c56 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68ba      	ldr	r2, [r7, #8]
 8002c4c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	60da      	str	r2, [r3, #12]
}
 8002c56:	46c0      	nop			; (mov r8, r8)
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	b004      	add	sp, #16
 8002c5c:	bd80      	pop	{r7, pc}
	...

08002c60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a08      	ldr	r2, [pc, #32]	; (8002c90 <DMA_CalcBaseAndBitshift+0x30>)
 8002c6e:	4694      	mov	ip, r2
 8002c70:	4463      	add	r3, ip
 8002c72:	2114      	movs	r1, #20
 8002c74:	0018      	movs	r0, r3
 8002c76:	f7fd fa59 	bl	800012c <__udivsi3>
 8002c7a:	0003      	movs	r3, r0
 8002c7c:	009a      	lsls	r2, r3, #2
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a03      	ldr	r2, [pc, #12]	; (8002c94 <DMA_CalcBaseAndBitshift+0x34>)
 8002c86:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002c88:	46c0      	nop			; (mov r8, r8)
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	b002      	add	sp, #8
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	bffdfff8 	.word	0xbffdfff8
 8002c94:	40020000 	.word	0x40020000

08002c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ca6:	e14f      	b.n	8002f48 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2101      	movs	r1, #1
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	4091      	lsls	r1, r2
 8002cb2:	000a      	movs	r2, r1
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d100      	bne.n	8002cc0 <HAL_GPIO_Init+0x28>
 8002cbe:	e140      	b.n	8002f42 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d00b      	beq.n	8002ce0 <HAL_GPIO_Init+0x48>
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d007      	beq.n	8002ce0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cd4:	2b11      	cmp	r3, #17
 8002cd6:	d003      	beq.n	8002ce0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	2b12      	cmp	r3, #18
 8002cde:	d130      	bne.n	8002d42 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	2203      	movs	r2, #3
 8002cec:	409a      	lsls	r2, r3
 8002cee:	0013      	movs	r3, r2
 8002cf0:	43da      	mvns	r2, r3
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	68da      	ldr	r2, [r3, #12]
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	409a      	lsls	r2, r3
 8002d02:	0013      	movs	r3, r2
 8002d04:	693a      	ldr	r2, [r7, #16]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	693a      	ldr	r2, [r7, #16]
 8002d0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d16:	2201      	movs	r2, #1
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	409a      	lsls	r2, r3
 8002d1c:	0013      	movs	r3, r2
 8002d1e:	43da      	mvns	r2, r3
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	4013      	ands	r3, r2
 8002d24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	091b      	lsrs	r3, r3, #4
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	401a      	ands	r2, r3
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	409a      	lsls	r2, r3
 8002d34:	0013      	movs	r3, r2
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	2203      	movs	r2, #3
 8002d4e:	409a      	lsls	r2, r3
 8002d50:	0013      	movs	r3, r2
 8002d52:	43da      	mvns	r2, r3
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	4013      	ands	r3, r2
 8002d58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	409a      	lsls	r2, r3
 8002d64:	0013      	movs	r3, r2
 8002d66:	693a      	ldr	r2, [r7, #16]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	693a      	ldr	r2, [r7, #16]
 8002d70:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d003      	beq.n	8002d82 <HAL_GPIO_Init+0xea>
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	2b12      	cmp	r3, #18
 8002d80:	d123      	bne.n	8002dca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	08da      	lsrs	r2, r3, #3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	3208      	adds	r2, #8
 8002d8a:	0092      	lsls	r2, r2, #2
 8002d8c:	58d3      	ldr	r3, [r2, r3]
 8002d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	2207      	movs	r2, #7
 8002d94:	4013      	ands	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	220f      	movs	r2, #15
 8002d9a:	409a      	lsls	r2, r3
 8002d9c:	0013      	movs	r3, r2
 8002d9e:	43da      	mvns	r2, r3
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	4013      	ands	r3, r2
 8002da4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	691a      	ldr	r2, [r3, #16]
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	2107      	movs	r1, #7
 8002dae:	400b      	ands	r3, r1
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	409a      	lsls	r2, r3
 8002db4:	0013      	movs	r3, r2
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	08da      	lsrs	r2, r3, #3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	3208      	adds	r2, #8
 8002dc4:	0092      	lsls	r2, r2, #2
 8002dc6:	6939      	ldr	r1, [r7, #16]
 8002dc8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	2203      	movs	r2, #3
 8002dd6:	409a      	lsls	r2, r3
 8002dd8:	0013      	movs	r3, r2
 8002dda:	43da      	mvns	r2, r3
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	4013      	ands	r3, r2
 8002de0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	2203      	movs	r2, #3
 8002de8:	401a      	ands	r2, r3
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	409a      	lsls	r2, r3
 8002df0:	0013      	movs	r3, r2
 8002df2:	693a      	ldr	r2, [r7, #16]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685a      	ldr	r2, [r3, #4]
 8002e02:	2380      	movs	r3, #128	; 0x80
 8002e04:	055b      	lsls	r3, r3, #21
 8002e06:	4013      	ands	r3, r2
 8002e08:	d100      	bne.n	8002e0c <HAL_GPIO_Init+0x174>
 8002e0a:	e09a      	b.n	8002f42 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e0c:	4b54      	ldr	r3, [pc, #336]	; (8002f60 <HAL_GPIO_Init+0x2c8>)
 8002e0e:	699a      	ldr	r2, [r3, #24]
 8002e10:	4b53      	ldr	r3, [pc, #332]	; (8002f60 <HAL_GPIO_Init+0x2c8>)
 8002e12:	2101      	movs	r1, #1
 8002e14:	430a      	orrs	r2, r1
 8002e16:	619a      	str	r2, [r3, #24]
 8002e18:	4b51      	ldr	r3, [pc, #324]	; (8002f60 <HAL_GPIO_Init+0x2c8>)
 8002e1a:	699b      	ldr	r3, [r3, #24]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	4013      	ands	r3, r2
 8002e20:	60bb      	str	r3, [r7, #8]
 8002e22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e24:	4a4f      	ldr	r2, [pc, #316]	; (8002f64 <HAL_GPIO_Init+0x2cc>)
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	089b      	lsrs	r3, r3, #2
 8002e2a:	3302      	adds	r3, #2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	589b      	ldr	r3, [r3, r2]
 8002e30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	2203      	movs	r2, #3
 8002e36:	4013      	ands	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	220f      	movs	r2, #15
 8002e3c:	409a      	lsls	r2, r3
 8002e3e:	0013      	movs	r3, r2
 8002e40:	43da      	mvns	r2, r3
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	4013      	ands	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	2390      	movs	r3, #144	; 0x90
 8002e4c:	05db      	lsls	r3, r3, #23
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d013      	beq.n	8002e7a <HAL_GPIO_Init+0x1e2>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a44      	ldr	r2, [pc, #272]	; (8002f68 <HAL_GPIO_Init+0x2d0>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d00d      	beq.n	8002e76 <HAL_GPIO_Init+0x1de>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a43      	ldr	r2, [pc, #268]	; (8002f6c <HAL_GPIO_Init+0x2d4>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d007      	beq.n	8002e72 <HAL_GPIO_Init+0x1da>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a42      	ldr	r2, [pc, #264]	; (8002f70 <HAL_GPIO_Init+0x2d8>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d101      	bne.n	8002e6e <HAL_GPIO_Init+0x1d6>
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e006      	b.n	8002e7c <HAL_GPIO_Init+0x1e4>
 8002e6e:	2305      	movs	r3, #5
 8002e70:	e004      	b.n	8002e7c <HAL_GPIO_Init+0x1e4>
 8002e72:	2302      	movs	r3, #2
 8002e74:	e002      	b.n	8002e7c <HAL_GPIO_Init+0x1e4>
 8002e76:	2301      	movs	r3, #1
 8002e78:	e000      	b.n	8002e7c <HAL_GPIO_Init+0x1e4>
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	2103      	movs	r1, #3
 8002e80:	400a      	ands	r2, r1
 8002e82:	0092      	lsls	r2, r2, #2
 8002e84:	4093      	lsls	r3, r2
 8002e86:	693a      	ldr	r2, [r7, #16]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002e8c:	4935      	ldr	r1, [pc, #212]	; (8002f64 <HAL_GPIO_Init+0x2cc>)
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	089b      	lsrs	r3, r3, #2
 8002e92:	3302      	adds	r3, #2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	693a      	ldr	r2, [r7, #16]
 8002e98:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e9a:	4b36      	ldr	r3, [pc, #216]	; (8002f74 <HAL_GPIO_Init+0x2dc>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	43da      	mvns	r2, r3
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685a      	ldr	r2, [r3, #4]
 8002eae:	2380      	movs	r3, #128	; 0x80
 8002eb0:	025b      	lsls	r3, r3, #9
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d003      	beq.n	8002ebe <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002ebe:	4b2d      	ldr	r3, [pc, #180]	; (8002f74 <HAL_GPIO_Init+0x2dc>)
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002ec4:	4b2b      	ldr	r3, [pc, #172]	; (8002f74 <HAL_GPIO_Init+0x2dc>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	43da      	mvns	r2, r3
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685a      	ldr	r2, [r3, #4]
 8002ed8:	2380      	movs	r3, #128	; 0x80
 8002eda:	029b      	lsls	r3, r3, #10
 8002edc:	4013      	ands	r3, r2
 8002ede:	d003      	beq.n	8002ee8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002ee8:	4b22      	ldr	r3, [pc, #136]	; (8002f74 <HAL_GPIO_Init+0x2dc>)
 8002eea:	693a      	ldr	r2, [r7, #16]
 8002eec:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002eee:	4b21      	ldr	r3, [pc, #132]	; (8002f74 <HAL_GPIO_Init+0x2dc>)
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	43da      	mvns	r2, r3
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	4013      	ands	r3, r2
 8002efc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	2380      	movs	r3, #128	; 0x80
 8002f04:	035b      	lsls	r3, r3, #13
 8002f06:	4013      	ands	r3, r2
 8002f08:	d003      	beq.n	8002f12 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002f0a:	693a      	ldr	r2, [r7, #16]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002f12:	4b18      	ldr	r3, [pc, #96]	; (8002f74 <HAL_GPIO_Init+0x2dc>)
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002f18:	4b16      	ldr	r3, [pc, #88]	; (8002f74 <HAL_GPIO_Init+0x2dc>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	43da      	mvns	r2, r3
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	4013      	ands	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	2380      	movs	r3, #128	; 0x80
 8002f2e:	039b      	lsls	r3, r3, #14
 8002f30:	4013      	ands	r3, r2
 8002f32:	d003      	beq.n	8002f3c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002f3c:	4b0d      	ldr	r3, [pc, #52]	; (8002f74 <HAL_GPIO_Init+0x2dc>)
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	3301      	adds	r3, #1
 8002f46:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	40da      	lsrs	r2, r3
 8002f50:	1e13      	subs	r3, r2, #0
 8002f52:	d000      	beq.n	8002f56 <HAL_GPIO_Init+0x2be>
 8002f54:	e6a8      	b.n	8002ca8 <HAL_GPIO_Init+0x10>
  } 
}
 8002f56:	46c0      	nop			; (mov r8, r8)
 8002f58:	46c0      	nop			; (mov r8, r8)
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	b006      	add	sp, #24
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	40021000 	.word	0x40021000
 8002f64:	40010000 	.word	0x40010000
 8002f68:	48000400 	.word	0x48000400
 8002f6c:	48000800 	.word	0x48000800
 8002f70:	48000c00 	.word	0x48000c00
 8002f74:	40010400 	.word	0x40010400

08002f78 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f82:	2300      	movs	r3, #0
 8002f84:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002f86:	e0b1      	b.n	80030ec <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002f88:	2201      	movs	r2, #1
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	409a      	lsls	r2, r3
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	4013      	ands	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d100      	bne.n	8002f9c <HAL_GPIO_DeInit+0x24>
 8002f9a:	e0a4      	b.n	80030e6 <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002f9c:	4a59      	ldr	r2, [pc, #356]	; (8003104 <HAL_GPIO_DeInit+0x18c>)
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	089b      	lsrs	r3, r3, #2
 8002fa2:	3302      	adds	r3, #2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	589b      	ldr	r3, [r3, r2]
 8002fa8:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	2203      	movs	r2, #3
 8002fae:	4013      	ands	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	220f      	movs	r2, #15
 8002fb4:	409a      	lsls	r2, r3
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	2390      	movs	r3, #144	; 0x90
 8002fc0:	05db      	lsls	r3, r3, #23
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d013      	beq.n	8002fee <HAL_GPIO_DeInit+0x76>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a4f      	ldr	r2, [pc, #316]	; (8003108 <HAL_GPIO_DeInit+0x190>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d00d      	beq.n	8002fea <HAL_GPIO_DeInit+0x72>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a4e      	ldr	r2, [pc, #312]	; (800310c <HAL_GPIO_DeInit+0x194>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d007      	beq.n	8002fe6 <HAL_GPIO_DeInit+0x6e>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a4d      	ldr	r2, [pc, #308]	; (8003110 <HAL_GPIO_DeInit+0x198>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d101      	bne.n	8002fe2 <HAL_GPIO_DeInit+0x6a>
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e006      	b.n	8002ff0 <HAL_GPIO_DeInit+0x78>
 8002fe2:	2305      	movs	r3, #5
 8002fe4:	e004      	b.n	8002ff0 <HAL_GPIO_DeInit+0x78>
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	e002      	b.n	8002ff0 <HAL_GPIO_DeInit+0x78>
 8002fea:	2301      	movs	r3, #1
 8002fec:	e000      	b.n	8002ff0 <HAL_GPIO_DeInit+0x78>
 8002fee:	2300      	movs	r3, #0
 8002ff0:	697a      	ldr	r2, [r7, #20]
 8002ff2:	2103      	movs	r1, #3
 8002ff4:	400a      	ands	r2, r1
 8002ff6:	0092      	lsls	r2, r2, #2
 8002ff8:	4093      	lsls	r3, r2
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d132      	bne.n	8003066 <HAL_GPIO_DeInit+0xee>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003000:	4b44      	ldr	r3, [pc, #272]	; (8003114 <HAL_GPIO_DeInit+0x19c>)
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	43d9      	mvns	r1, r3
 8003008:	4b42      	ldr	r3, [pc, #264]	; (8003114 <HAL_GPIO_DeInit+0x19c>)
 800300a:	400a      	ands	r2, r1
 800300c:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800300e:	4b41      	ldr	r3, [pc, #260]	; (8003114 <HAL_GPIO_DeInit+0x19c>)
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	43d9      	mvns	r1, r3
 8003016:	4b3f      	ldr	r3, [pc, #252]	; (8003114 <HAL_GPIO_DeInit+0x19c>)
 8003018:	400a      	ands	r2, r1
 800301a:	605a      	str	r2, [r3, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800301c:	4b3d      	ldr	r3, [pc, #244]	; (8003114 <HAL_GPIO_DeInit+0x19c>)
 800301e:	689a      	ldr	r2, [r3, #8]
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	43d9      	mvns	r1, r3
 8003024:	4b3b      	ldr	r3, [pc, #236]	; (8003114 <HAL_GPIO_DeInit+0x19c>)
 8003026:	400a      	ands	r2, r1
 8003028:	609a      	str	r2, [r3, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800302a:	4b3a      	ldr	r3, [pc, #232]	; (8003114 <HAL_GPIO_DeInit+0x19c>)
 800302c:	68da      	ldr	r2, [r3, #12]
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	43d9      	mvns	r1, r3
 8003032:	4b38      	ldr	r3, [pc, #224]	; (8003114 <HAL_GPIO_DeInit+0x19c>)
 8003034:	400a      	ands	r2, r1
 8003036:	60da      	str	r2, [r3, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	2203      	movs	r2, #3
 800303c:	4013      	ands	r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	220f      	movs	r2, #15
 8003042:	409a      	lsls	r2, r3
 8003044:	0013      	movs	r3, r2
 8003046:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003048:	4a2e      	ldr	r2, [pc, #184]	; (8003104 <HAL_GPIO_DeInit+0x18c>)
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	089b      	lsrs	r3, r3, #2
 800304e:	3302      	adds	r3, #2
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	589a      	ldr	r2, [r3, r2]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	43d9      	mvns	r1, r3
 8003058:	482a      	ldr	r0, [pc, #168]	; (8003104 <HAL_GPIO_DeInit+0x18c>)
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	089b      	lsrs	r3, r3, #2
 800305e:	400a      	ands	r2, r1
 8003060:	3302      	adds	r3, #2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	0052      	lsls	r2, r2, #1
 800306e:	2103      	movs	r1, #3
 8003070:	4091      	lsls	r1, r2
 8003072:	000a      	movs	r2, r1
 8003074:	43d2      	mvns	r2, r2
 8003076:	401a      	ands	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	08da      	lsrs	r2, r3, #3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	3208      	adds	r2, #8
 8003084:	0092      	lsls	r2, r2, #2
 8003086:	58d3      	ldr	r3, [r2, r3]
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	2107      	movs	r1, #7
 800308c:	400a      	ands	r2, r1
 800308e:	0092      	lsls	r2, r2, #2
 8003090:	210f      	movs	r1, #15
 8003092:	4091      	lsls	r1, r2
 8003094:	000a      	movs	r2, r1
 8003096:	43d1      	mvns	r1, r2
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	08d2      	lsrs	r2, r2, #3
 800309c:	4019      	ands	r1, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	3208      	adds	r2, #8
 80030a2:	0092      	lsls	r2, r2, #2
 80030a4:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	697a      	ldr	r2, [r7, #20]
 80030ac:	0052      	lsls	r2, r2, #1
 80030ae:	2103      	movs	r1, #3
 80030b0:	4091      	lsls	r1, r2
 80030b2:	000a      	movs	r2, r1
 80030b4:	43d2      	mvns	r2, r2
 80030b6:	401a      	ands	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	2101      	movs	r1, #1
 80030c2:	697a      	ldr	r2, [r7, #20]
 80030c4:	4091      	lsls	r1, r2
 80030c6:	000a      	movs	r2, r1
 80030c8:	43d2      	mvns	r2, r2
 80030ca:	401a      	ands	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	0052      	lsls	r2, r2, #1
 80030d8:	2103      	movs	r1, #3
 80030da:	4091      	lsls	r1, r2
 80030dc:	000a      	movs	r2, r1
 80030de:	43d2      	mvns	r2, r2
 80030e0:	401a      	ands	r2, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	609a      	str	r2, [r3, #8]

    }

    position++;
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	3301      	adds	r3, #1
 80030ea:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	40da      	lsrs	r2, r3
 80030f2:	1e13      	subs	r3, r2, #0
 80030f4:	d000      	beq.n	80030f8 <HAL_GPIO_DeInit+0x180>
 80030f6:	e747      	b.n	8002f88 <HAL_GPIO_DeInit+0x10>
  }
}
 80030f8:	46c0      	nop			; (mov r8, r8)
 80030fa:	46c0      	nop			; (mov r8, r8)
 80030fc:	46bd      	mov	sp, r7
 80030fe:	b006      	add	sp, #24
 8003100:	bd80      	pop	{r7, pc}
 8003102:	46c0      	nop			; (mov r8, r8)
 8003104:	40010000 	.word	0x40010000
 8003108:	48000400 	.word	0x48000400
 800310c:	48000800 	.word	0x48000800
 8003110:	48000c00 	.word	0x48000c00
 8003114:	40010400 	.word	0x40010400

08003118 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	0008      	movs	r0, r1
 8003122:	0011      	movs	r1, r2
 8003124:	1cbb      	adds	r3, r7, #2
 8003126:	1c02      	adds	r2, r0, #0
 8003128:	801a      	strh	r2, [r3, #0]
 800312a:	1c7b      	adds	r3, r7, #1
 800312c:	1c0a      	adds	r2, r1, #0
 800312e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003130:	1c7b      	adds	r3, r7, #1
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d004      	beq.n	8003142 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003138:	1cbb      	adds	r3, r7, #2
 800313a:	881a      	ldrh	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003140:	e003      	b.n	800314a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003142:	1cbb      	adds	r3, r7, #2
 8003144:	881a      	ldrh	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	629a      	str	r2, [r3, #40]	; 0x28
}
 800314a:	46c0      	nop			; (mov r8, r8)
 800314c:	46bd      	mov	sp, r7
 800314e:	b002      	add	sp, #8
 8003150:	bd80      	pop	{r7, pc}
	...

08003154 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e082      	b.n	800326c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2241      	movs	r2, #65	; 0x41
 800316a:	5c9b      	ldrb	r3, [r3, r2]
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d107      	bne.n	8003182 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2240      	movs	r2, #64	; 0x40
 8003176:	2100      	movs	r1, #0
 8003178:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	0018      	movs	r0, r3
 800317e:	f7fe ff9b 	bl	80020b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2241      	movs	r2, #65	; 0x41
 8003186:	2124      	movs	r1, #36	; 0x24
 8003188:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2101      	movs	r1, #1
 8003196:	438a      	bics	r2, r1
 8003198:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685a      	ldr	r2, [r3, #4]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4934      	ldr	r1, [pc, #208]	; (8003274 <HAL_I2C_Init+0x120>)
 80031a4:	400a      	ands	r2, r1
 80031a6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	689a      	ldr	r2, [r3, #8]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4931      	ldr	r1, [pc, #196]	; (8003278 <HAL_I2C_Init+0x124>)
 80031b4:	400a      	ands	r2, r1
 80031b6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d108      	bne.n	80031d2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	689a      	ldr	r2, [r3, #8]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2180      	movs	r1, #128	; 0x80
 80031ca:	0209      	lsls	r1, r1, #8
 80031cc:	430a      	orrs	r2, r1
 80031ce:	609a      	str	r2, [r3, #8]
 80031d0:	e007      	b.n	80031e2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	689a      	ldr	r2, [r3, #8]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2184      	movs	r1, #132	; 0x84
 80031dc:	0209      	lsls	r1, r1, #8
 80031de:	430a      	orrs	r2, r1
 80031e0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d104      	bne.n	80031f4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2280      	movs	r2, #128	; 0x80
 80031f0:	0112      	lsls	r2, r2, #4
 80031f2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	685a      	ldr	r2, [r3, #4]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	491f      	ldr	r1, [pc, #124]	; (800327c <HAL_I2C_Init+0x128>)
 8003200:	430a      	orrs	r2, r1
 8003202:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68da      	ldr	r2, [r3, #12]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	491a      	ldr	r1, [pc, #104]	; (8003278 <HAL_I2C_Init+0x124>)
 8003210:	400a      	ands	r2, r1
 8003212:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	691a      	ldr	r2, [r3, #16]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	431a      	orrs	r2, r3
 800321e:	0011      	movs	r1, r2
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	699b      	ldr	r3, [r3, #24]
 8003224:	021a      	lsls	r2, r3, #8
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	430a      	orrs	r2, r1
 800322c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	69d9      	ldr	r1, [r3, #28]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a1a      	ldr	r2, [r3, #32]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	430a      	orrs	r2, r1
 800323c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2101      	movs	r1, #1
 800324a:	430a      	orrs	r2, r1
 800324c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2241      	movs	r2, #65	; 0x41
 8003258:	2120      	movs	r1, #32
 800325a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2242      	movs	r2, #66	; 0x42
 8003266:	2100      	movs	r1, #0
 8003268:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800326a:	2300      	movs	r3, #0
}
 800326c:	0018      	movs	r0, r3
 800326e:	46bd      	mov	sp, r7
 8003270:	b002      	add	sp, #8
 8003272:	bd80      	pop	{r7, pc}
 8003274:	f0ffffff 	.word	0xf0ffffff
 8003278:	ffff7fff 	.word	0xffff7fff
 800327c:	02008000 	.word	0x02008000

08003280 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003280:	b590      	push	{r4, r7, lr}
 8003282:	b089      	sub	sp, #36	; 0x24
 8003284:	af02      	add	r7, sp, #8
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	0008      	movs	r0, r1
 800328a:	607a      	str	r2, [r7, #4]
 800328c:	0019      	movs	r1, r3
 800328e:	230a      	movs	r3, #10
 8003290:	18fb      	adds	r3, r7, r3
 8003292:	1c02      	adds	r2, r0, #0
 8003294:	801a      	strh	r2, [r3, #0]
 8003296:	2308      	movs	r3, #8
 8003298:	18fb      	adds	r3, r7, r3
 800329a:	1c0a      	adds	r2, r1, #0
 800329c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2241      	movs	r2, #65	; 0x41
 80032a2:	5c9b      	ldrb	r3, [r3, r2]
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b20      	cmp	r3, #32
 80032a8:	d000      	beq.n	80032ac <HAL_I2C_Master_Transmit+0x2c>
 80032aa:	e0e7      	b.n	800347c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2240      	movs	r2, #64	; 0x40
 80032b0:	5c9b      	ldrb	r3, [r3, r2]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d101      	bne.n	80032ba <HAL_I2C_Master_Transmit+0x3a>
 80032b6:	2302      	movs	r3, #2
 80032b8:	e0e1      	b.n	800347e <HAL_I2C_Master_Transmit+0x1fe>
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2240      	movs	r2, #64	; 0x40
 80032be:	2101      	movs	r1, #1
 80032c0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80032c2:	f7ff f9b9 	bl	8002638 <HAL_GetTick>
 80032c6:	0003      	movs	r3, r0
 80032c8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80032ca:	2380      	movs	r3, #128	; 0x80
 80032cc:	0219      	lsls	r1, r3, #8
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	2319      	movs	r3, #25
 80032d6:	2201      	movs	r2, #1
 80032d8:	f000 fa16 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 80032dc:	1e03      	subs	r3, r0, #0
 80032de:	d001      	beq.n	80032e4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e0cc      	b.n	800347e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2241      	movs	r2, #65	; 0x41
 80032e8:	2121      	movs	r1, #33	; 0x21
 80032ea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2242      	movs	r2, #66	; 0x42
 80032f0:	2110      	movs	r1, #16
 80032f2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2208      	movs	r2, #8
 8003304:	18ba      	adds	r2, r7, r2
 8003306:	8812      	ldrh	r2, [r2, #0]
 8003308:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003314:	b29b      	uxth	r3, r3
 8003316:	2bff      	cmp	r3, #255	; 0xff
 8003318:	d911      	bls.n	800333e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	22ff      	movs	r2, #255	; 0xff
 800331e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003324:	b2da      	uxtb	r2, r3
 8003326:	2380      	movs	r3, #128	; 0x80
 8003328:	045c      	lsls	r4, r3, #17
 800332a:	230a      	movs	r3, #10
 800332c:	18fb      	adds	r3, r7, r3
 800332e:	8819      	ldrh	r1, [r3, #0]
 8003330:	68f8      	ldr	r0, [r7, #12]
 8003332:	4b55      	ldr	r3, [pc, #340]	; (8003488 <HAL_I2C_Master_Transmit+0x208>)
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	0023      	movs	r3, r4
 8003338:	f000 fb06 	bl	8003948 <I2C_TransferConfig>
 800333c:	e075      	b.n	800342a <HAL_I2C_Master_Transmit+0x1aa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003342:	b29a      	uxth	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800334c:	b2da      	uxtb	r2, r3
 800334e:	2380      	movs	r3, #128	; 0x80
 8003350:	049c      	lsls	r4, r3, #18
 8003352:	230a      	movs	r3, #10
 8003354:	18fb      	adds	r3, r7, r3
 8003356:	8819      	ldrh	r1, [r3, #0]
 8003358:	68f8      	ldr	r0, [r7, #12]
 800335a:	4b4b      	ldr	r3, [pc, #300]	; (8003488 <HAL_I2C_Master_Transmit+0x208>)
 800335c:	9300      	str	r3, [sp, #0]
 800335e:	0023      	movs	r3, r4
 8003360:	f000 faf2 	bl	8003948 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8003364:	e061      	b.n	800342a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003366:	697a      	ldr	r2, [r7, #20]
 8003368:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	0018      	movs	r0, r3
 800336e:	f000 fa0a 	bl	8003786 <I2C_WaitOnTXISFlagUntilTimeout>
 8003372:	1e03      	subs	r3, r0, #0
 8003374:	d001      	beq.n	800337a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e081      	b.n	800347e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337e:	781a      	ldrb	r2, [r3, #0]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338a:	1c5a      	adds	r2, r3, #1
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003394:	b29b      	uxth	r3, r3
 8003396:	3b01      	subs	r3, #1
 8003398:	b29a      	uxth	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033a2:	3b01      	subs	r3, #1
 80033a4:	b29a      	uxth	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d03a      	beq.n	800342a <HAL_I2C_Master_Transmit+0x1aa>
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d136      	bne.n	800342a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80033bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	9300      	str	r3, [sp, #0]
 80033c4:	0013      	movs	r3, r2
 80033c6:	2200      	movs	r2, #0
 80033c8:	2180      	movs	r1, #128	; 0x80
 80033ca:	f000 f99d 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 80033ce:	1e03      	subs	r3, r0, #0
 80033d0:	d001      	beq.n	80033d6 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e053      	b.n	800347e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033da:	b29b      	uxth	r3, r3
 80033dc:	2bff      	cmp	r3, #255	; 0xff
 80033de:	d911      	bls.n	8003404 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	22ff      	movs	r2, #255	; 0xff
 80033e4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ea:	b2da      	uxtb	r2, r3
 80033ec:	2380      	movs	r3, #128	; 0x80
 80033ee:	045c      	lsls	r4, r3, #17
 80033f0:	230a      	movs	r3, #10
 80033f2:	18fb      	adds	r3, r7, r3
 80033f4:	8819      	ldrh	r1, [r3, #0]
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	2300      	movs	r3, #0
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	0023      	movs	r3, r4
 80033fe:	f000 faa3 	bl	8003948 <I2C_TransferConfig>
 8003402:	e012      	b.n	800342a <HAL_I2C_Master_Transmit+0x1aa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003408:	b29a      	uxth	r2, r3
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003412:	b2da      	uxtb	r2, r3
 8003414:	2380      	movs	r3, #128	; 0x80
 8003416:	049c      	lsls	r4, r3, #18
 8003418:	230a      	movs	r3, #10
 800341a:	18fb      	adds	r3, r7, r3
 800341c:	8819      	ldrh	r1, [r3, #0]
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	2300      	movs	r3, #0
 8003422:	9300      	str	r3, [sp, #0]
 8003424:	0023      	movs	r3, r4
 8003426:	f000 fa8f 	bl	8003948 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800342e:	b29b      	uxth	r3, r3
 8003430:	2b00      	cmp	r3, #0
 8003432:	d198      	bne.n	8003366 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003434:	697a      	ldr	r2, [r7, #20]
 8003436:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	0018      	movs	r0, r3
 800343c:	f000 f9e2 	bl	8003804 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003440:	1e03      	subs	r3, r0, #0
 8003442:	d001      	beq.n	8003448 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e01a      	b.n	800347e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2220      	movs	r2, #32
 800344e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	490c      	ldr	r1, [pc, #48]	; (800348c <HAL_I2C_Master_Transmit+0x20c>)
 800345c:	400a      	ands	r2, r1
 800345e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2241      	movs	r2, #65	; 0x41
 8003464:	2120      	movs	r1, #32
 8003466:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2242      	movs	r2, #66	; 0x42
 800346c:	2100      	movs	r1, #0
 800346e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2240      	movs	r2, #64	; 0x40
 8003474:	2100      	movs	r1, #0
 8003476:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003478:	2300      	movs	r3, #0
 800347a:	e000      	b.n	800347e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 800347c:	2302      	movs	r3, #2
  }
}
 800347e:	0018      	movs	r0, r3
 8003480:	46bd      	mov	sp, r7
 8003482:	b007      	add	sp, #28
 8003484:	bd90      	pop	{r4, r7, pc}
 8003486:	46c0      	nop			; (mov r8, r8)
 8003488:	80002000 	.word	0x80002000
 800348c:	fe00e800 	.word	0xfe00e800

08003490 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b08a      	sub	sp, #40	; 0x28
 8003494:	af02      	add	r7, sp, #8
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	607a      	str	r2, [r7, #4]
 800349a:	603b      	str	r3, [r7, #0]
 800349c:	230a      	movs	r3, #10
 800349e:	18fb      	adds	r3, r7, r3
 80034a0:	1c0a      	adds	r2, r1, #0
 80034a2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80034a4:	2300      	movs	r3, #0
 80034a6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2241      	movs	r2, #65	; 0x41
 80034ac:	5c9b      	ldrb	r3, [r3, r2]
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	2b20      	cmp	r3, #32
 80034b2:	d000      	beq.n	80034b6 <HAL_I2C_IsDeviceReady+0x26>
 80034b4:	e0fe      	b.n	80036b4 <HAL_I2C_IsDeviceReady+0x224>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	699a      	ldr	r2, [r3, #24]
 80034bc:	2380      	movs	r3, #128	; 0x80
 80034be:	021b      	lsls	r3, r3, #8
 80034c0:	401a      	ands	r2, r3
 80034c2:	2380      	movs	r3, #128	; 0x80
 80034c4:	021b      	lsls	r3, r3, #8
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d101      	bne.n	80034ce <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 80034ca:	2302      	movs	r3, #2
 80034cc:	e0f3      	b.n	80036b6 <HAL_I2C_IsDeviceReady+0x226>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2240      	movs	r2, #64	; 0x40
 80034d2:	5c9b      	ldrb	r3, [r3, r2]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d101      	bne.n	80034dc <HAL_I2C_IsDeviceReady+0x4c>
 80034d8:	2302      	movs	r3, #2
 80034da:	e0ec      	b.n	80036b6 <HAL_I2C_IsDeviceReady+0x226>
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2240      	movs	r2, #64	; 0x40
 80034e0:	2101      	movs	r1, #1
 80034e2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2241      	movs	r2, #65	; 0x41
 80034e8:	2124      	movs	r1, #36	; 0x24
 80034ea:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d107      	bne.n	800350a <HAL_I2C_IsDeviceReady+0x7a>
 80034fa:	230a      	movs	r3, #10
 80034fc:	18fb      	adds	r3, r7, r3
 80034fe:	881b      	ldrh	r3, [r3, #0]
 8003500:	059b      	lsls	r3, r3, #22
 8003502:	0d9b      	lsrs	r3, r3, #22
 8003504:	4a6e      	ldr	r2, [pc, #440]	; (80036c0 <HAL_I2C_IsDeviceReady+0x230>)
 8003506:	431a      	orrs	r2, r3
 8003508:	e007      	b.n	800351a <HAL_I2C_IsDeviceReady+0x8a>
 800350a:	230a      	movs	r3, #10
 800350c:	18fb      	adds	r3, r7, r3
 800350e:	881b      	ldrh	r3, [r3, #0]
 8003510:	059b      	lsls	r3, r3, #22
 8003512:	0d9b      	lsrs	r3, r3, #22
 8003514:	22a0      	movs	r2, #160	; 0xa0
 8003516:	0192      	lsls	r2, r2, #6
 8003518:	431a      	orrs	r2, r3
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003520:	f7ff f88a 	bl	8002638 <HAL_GetTick>
 8003524:	0003      	movs	r3, r0
 8003526:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	699b      	ldr	r3, [r3, #24]
 800352e:	2220      	movs	r2, #32
 8003530:	4013      	ands	r3, r2
 8003532:	3b20      	subs	r3, #32
 8003534:	425a      	negs	r2, r3
 8003536:	4153      	adcs	r3, r2
 8003538:	b2da      	uxtb	r2, r3
 800353a:	231f      	movs	r3, #31
 800353c:	18fb      	adds	r3, r7, r3
 800353e:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	2210      	movs	r2, #16
 8003548:	4013      	ands	r3, r2
 800354a:	3b10      	subs	r3, #16
 800354c:	425a      	negs	r2, r3
 800354e:	4153      	adcs	r3, r2
 8003550:	b2da      	uxtb	r2, r3
 8003552:	231e      	movs	r3, #30
 8003554:	18fb      	adds	r3, r7, r3
 8003556:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003558:	e035      	b.n	80035c6 <HAL_I2C_IsDeviceReady+0x136>
      {
        if (Timeout != HAL_MAX_DELAY)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	3301      	adds	r3, #1
 800355e:	d01a      	beq.n	8003596 <HAL_I2C_IsDeviceReady+0x106>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003560:	f7ff f86a 	bl	8002638 <HAL_GetTick>
 8003564:	0002      	movs	r2, r0
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	683a      	ldr	r2, [r7, #0]
 800356c:	429a      	cmp	r2, r3
 800356e:	d302      	bcc.n	8003576 <HAL_I2C_IsDeviceReady+0xe6>
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d10f      	bne.n	8003596 <HAL_I2C_IsDeviceReady+0x106>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2241      	movs	r2, #65	; 0x41
 800357a:	2120      	movs	r1, #32
 800357c:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003582:	2220      	movs	r2, #32
 8003584:	431a      	orrs	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2240      	movs	r2, #64	; 0x40
 800358e:	2100      	movs	r1, #0
 8003590:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e08f      	b.n	80036b6 <HAL_I2C_IsDeviceReady+0x226>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	699b      	ldr	r3, [r3, #24]
 800359c:	2220      	movs	r2, #32
 800359e:	4013      	ands	r3, r2
 80035a0:	3b20      	subs	r3, #32
 80035a2:	425a      	negs	r2, r3
 80035a4:	4153      	adcs	r3, r2
 80035a6:	b2da      	uxtb	r2, r3
 80035a8:	231f      	movs	r3, #31
 80035aa:	18fb      	adds	r3, r7, r3
 80035ac:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	2210      	movs	r2, #16
 80035b6:	4013      	ands	r3, r2
 80035b8:	3b10      	subs	r3, #16
 80035ba:	425a      	negs	r2, r3
 80035bc:	4153      	adcs	r3, r2
 80035be:	b2da      	uxtb	r2, r3
 80035c0:	231e      	movs	r3, #30
 80035c2:	18fb      	adds	r3, r7, r3
 80035c4:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80035c6:	231f      	movs	r3, #31
 80035c8:	18fb      	adds	r3, r7, r3
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d104      	bne.n	80035da <HAL_I2C_IsDeviceReady+0x14a>
 80035d0:	231e      	movs	r3, #30
 80035d2:	18fb      	adds	r3, r7, r3
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d0bf      	beq.n	800355a <HAL_I2C_IsDeviceReady+0xca>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	699b      	ldr	r3, [r3, #24]
 80035e0:	2210      	movs	r2, #16
 80035e2:	4013      	ands	r3, r2
 80035e4:	2b10      	cmp	r3, #16
 80035e6:	d01a      	beq.n	800361e <HAL_I2C_IsDeviceReady+0x18e>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80035e8:	683a      	ldr	r2, [r7, #0]
 80035ea:	68f8      	ldr	r0, [r7, #12]
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	9300      	str	r3, [sp, #0]
 80035f0:	0013      	movs	r3, r2
 80035f2:	2200      	movs	r2, #0
 80035f4:	2120      	movs	r1, #32
 80035f6:	f000 f887 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 80035fa:	1e03      	subs	r3, r0, #0
 80035fc:	d001      	beq.n	8003602 <HAL_I2C_IsDeviceReady+0x172>
        {
          return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e059      	b.n	80036b6 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	2220      	movs	r2, #32
 8003608:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2241      	movs	r2, #65	; 0x41
 800360e:	2120      	movs	r1, #32
 8003610:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2240      	movs	r2, #64	; 0x40
 8003616:	2100      	movs	r1, #0
 8003618:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 800361a:	2300      	movs	r3, #0
 800361c:	e04b      	b.n	80036b6 <HAL_I2C_IsDeviceReady+0x226>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800361e:	683a      	ldr	r2, [r7, #0]
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	0013      	movs	r3, r2
 8003628:	2200      	movs	r2, #0
 800362a:	2120      	movs	r1, #32
 800362c:	f000 f86c 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 8003630:	1e03      	subs	r3, r0, #0
 8003632:	d001      	beq.n	8003638 <HAL_I2C_IsDeviceReady+0x1a8>
        {
          return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e03e      	b.n	80036b6 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2210      	movs	r2, #16
 800363e:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2220      	movs	r2, #32
 8003646:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	429a      	cmp	r2, r3
 800364e:	d119      	bne.n	8003684 <HAL_I2C_IsDeviceReady+0x1f4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	685a      	ldr	r2, [r3, #4]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2180      	movs	r1, #128	; 0x80
 800365c:	01c9      	lsls	r1, r1, #7
 800365e:	430a      	orrs	r2, r1
 8003660:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003662:	683a      	ldr	r2, [r7, #0]
 8003664:	68f8      	ldr	r0, [r7, #12]
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	0013      	movs	r3, r2
 800366c:	2200      	movs	r2, #0
 800366e:	2120      	movs	r1, #32
 8003670:	f000 f84a 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 8003674:	1e03      	subs	r3, r0, #0
 8003676:	d001      	beq.n	800367c <HAL_I2C_IsDeviceReady+0x1ec>
        {
          return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e01c      	b.n	80036b6 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2220      	movs	r2, #32
 8003682:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	3301      	adds	r3, #1
 8003688:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	429a      	cmp	r2, r3
 8003690:	d900      	bls.n	8003694 <HAL_I2C_IsDeviceReady+0x204>
 8003692:	e72e      	b.n	80034f2 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2241      	movs	r2, #65	; 0x41
 8003698:	2120      	movs	r1, #32
 800369a:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a0:	2220      	movs	r2, #32
 80036a2:	431a      	orrs	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2240      	movs	r2, #64	; 0x40
 80036ac:	2100      	movs	r1, #0
 80036ae:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e000      	b.n	80036b6 <HAL_I2C_IsDeviceReady+0x226>
  }
  else
  {
    return HAL_BUSY;
 80036b4:	2302      	movs	r3, #2
  }
}
 80036b6:	0018      	movs	r0, r3
 80036b8:	46bd      	mov	sp, r7
 80036ba:	b008      	add	sp, #32
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	46c0      	nop			; (mov r8, r8)
 80036c0:	02002000 	.word	0x02002000

080036c4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	699b      	ldr	r3, [r3, #24]
 80036d2:	2202      	movs	r2, #2
 80036d4:	4013      	ands	r3, r2
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d103      	bne.n	80036e2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2200      	movs	r2, #0
 80036e0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	2201      	movs	r2, #1
 80036ea:	4013      	ands	r3, r2
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d007      	beq.n	8003700 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	699a      	ldr	r2, [r3, #24]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2101      	movs	r1, #1
 80036fc:	430a      	orrs	r2, r1
 80036fe:	619a      	str	r2, [r3, #24]
  }
}
 8003700:	46c0      	nop			; (mov r8, r8)
 8003702:	46bd      	mov	sp, r7
 8003704:	b002      	add	sp, #8
 8003706:	bd80      	pop	{r7, pc}

08003708 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	603b      	str	r3, [r7, #0]
 8003714:	1dfb      	adds	r3, r7, #7
 8003716:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003718:	e021      	b.n	800375e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	3301      	adds	r3, #1
 800371e:	d01e      	beq.n	800375e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003720:	f7fe ff8a 	bl	8002638 <HAL_GetTick>
 8003724:	0002      	movs	r2, r0
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	429a      	cmp	r2, r3
 800372e:	d302      	bcc.n	8003736 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d113      	bne.n	800375e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373a:	2220      	movs	r2, #32
 800373c:	431a      	orrs	r2, r3
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2241      	movs	r2, #65	; 0x41
 8003746:	2120      	movs	r1, #32
 8003748:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2242      	movs	r2, #66	; 0x42
 800374e:	2100      	movs	r1, #0
 8003750:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2240      	movs	r2, #64	; 0x40
 8003756:	2100      	movs	r1, #0
 8003758:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e00f      	b.n	800377e <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	4013      	ands	r3, r2
 8003768:	68ba      	ldr	r2, [r7, #8]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	425a      	negs	r2, r3
 800376e:	4153      	adcs	r3, r2
 8003770:	b2db      	uxtb	r3, r3
 8003772:	001a      	movs	r2, r3
 8003774:	1dfb      	adds	r3, r7, #7
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	429a      	cmp	r2, r3
 800377a:	d0ce      	beq.n	800371a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800377c:	2300      	movs	r3, #0
}
 800377e:	0018      	movs	r0, r3
 8003780:	46bd      	mov	sp, r7
 8003782:	b004      	add	sp, #16
 8003784:	bd80      	pop	{r7, pc}

08003786 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b084      	sub	sp, #16
 800378a:	af00      	add	r7, sp, #0
 800378c:	60f8      	str	r0, [r7, #12]
 800378e:	60b9      	str	r1, [r7, #8]
 8003790:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003792:	e02b      	b.n	80037ec <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	68b9      	ldr	r1, [r7, #8]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	0018      	movs	r0, r3
 800379c:	f000 f86e 	bl	800387c <I2C_IsAcknowledgeFailed>
 80037a0:	1e03      	subs	r3, r0, #0
 80037a2:	d001      	beq.n	80037a8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e029      	b.n	80037fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	3301      	adds	r3, #1
 80037ac:	d01e      	beq.n	80037ec <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ae:	f7fe ff43 	bl	8002638 <HAL_GetTick>
 80037b2:	0002      	movs	r2, r0
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	1ad3      	subs	r3, r2, r3
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d302      	bcc.n	80037c4 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d113      	bne.n	80037ec <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c8:	2220      	movs	r2, #32
 80037ca:	431a      	orrs	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2241      	movs	r2, #65	; 0x41
 80037d4:	2120      	movs	r1, #32
 80037d6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2242      	movs	r2, #66	; 0x42
 80037dc:	2100      	movs	r1, #0
 80037de:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2240      	movs	r2, #64	; 0x40
 80037e4:	2100      	movs	r1, #0
 80037e6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e007      	b.n	80037fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	2202      	movs	r2, #2
 80037f4:	4013      	ands	r3, r2
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d1cc      	bne.n	8003794 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	0018      	movs	r0, r3
 80037fe:	46bd      	mov	sp, r7
 8003800:	b004      	add	sp, #16
 8003802:	bd80      	pop	{r7, pc}

08003804 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003810:	e028      	b.n	8003864 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	68b9      	ldr	r1, [r7, #8]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	0018      	movs	r0, r3
 800381a:	f000 f82f 	bl	800387c <I2C_IsAcknowledgeFailed>
 800381e:	1e03      	subs	r3, r0, #0
 8003820:	d001      	beq.n	8003826 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e026      	b.n	8003874 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003826:	f7fe ff07 	bl	8002638 <HAL_GetTick>
 800382a:	0002      	movs	r2, r0
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	1ad3      	subs	r3, r2, r3
 8003830:	68ba      	ldr	r2, [r7, #8]
 8003832:	429a      	cmp	r2, r3
 8003834:	d302      	bcc.n	800383c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d113      	bne.n	8003864 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003840:	2220      	movs	r2, #32
 8003842:	431a      	orrs	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2241      	movs	r2, #65	; 0x41
 800384c:	2120      	movs	r1, #32
 800384e:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2242      	movs	r2, #66	; 0x42
 8003854:	2100      	movs	r1, #0
 8003856:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2240      	movs	r2, #64	; 0x40
 800385c:	2100      	movs	r1, #0
 800385e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e007      	b.n	8003874 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	699b      	ldr	r3, [r3, #24]
 800386a:	2220      	movs	r2, #32
 800386c:	4013      	ands	r3, r2
 800386e:	2b20      	cmp	r3, #32
 8003870:	d1cf      	bne.n	8003812 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003872:	2300      	movs	r3, #0
}
 8003874:	0018      	movs	r0, r3
 8003876:	46bd      	mov	sp, r7
 8003878:	b004      	add	sp, #16
 800387a:	bd80      	pop	{r7, pc}

0800387c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	2210      	movs	r2, #16
 8003890:	4013      	ands	r3, r2
 8003892:	2b10      	cmp	r3, #16
 8003894:	d151      	bne.n	800393a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003896:	e021      	b.n	80038dc <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	3301      	adds	r3, #1
 800389c:	d01e      	beq.n	80038dc <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800389e:	f7fe fecb 	bl	8002638 <HAL_GetTick>
 80038a2:	0002      	movs	r2, r0
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	68ba      	ldr	r2, [r7, #8]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d302      	bcc.n	80038b4 <I2C_IsAcknowledgeFailed+0x38>
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d113      	bne.n	80038dc <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b8:	2220      	movs	r2, #32
 80038ba:	431a      	orrs	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2241      	movs	r2, #65	; 0x41
 80038c4:	2120      	movs	r1, #32
 80038c6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2242      	movs	r2, #66	; 0x42
 80038cc:	2100      	movs	r1, #0
 80038ce:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2240      	movs	r2, #64	; 0x40
 80038d4:	2100      	movs	r1, #0
 80038d6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e02f      	b.n	800393c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	2220      	movs	r2, #32
 80038e4:	4013      	ands	r3, r2
 80038e6:	2b20      	cmp	r3, #32
 80038e8:	d1d6      	bne.n	8003898 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2210      	movs	r2, #16
 80038f0:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2220      	movs	r2, #32
 80038f8:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	0018      	movs	r0, r3
 80038fe:	f7ff fee1 	bl	80036c4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	685a      	ldr	r2, [r3, #4]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	490d      	ldr	r1, [pc, #52]	; (8003944 <I2C_IsAcknowledgeFailed+0xc8>)
 800390e:	400a      	ands	r2, r1
 8003910:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003916:	2204      	movs	r2, #4
 8003918:	431a      	orrs	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2241      	movs	r2, #65	; 0x41
 8003922:	2120      	movs	r1, #32
 8003924:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2242      	movs	r2, #66	; 0x42
 800392a:	2100      	movs	r1, #0
 800392c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2240      	movs	r2, #64	; 0x40
 8003932:	2100      	movs	r1, #0
 8003934:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e000      	b.n	800393c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	0018      	movs	r0, r3
 800393e:	46bd      	mov	sp, r7
 8003940:	b004      	add	sp, #16
 8003942:	bd80      	pop	{r7, pc}
 8003944:	fe00e800 	.word	0xfe00e800

08003948 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003948:	b590      	push	{r4, r7, lr}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	0008      	movs	r0, r1
 8003952:	0011      	movs	r1, r2
 8003954:	607b      	str	r3, [r7, #4]
 8003956:	240a      	movs	r4, #10
 8003958:	193b      	adds	r3, r7, r4
 800395a:	1c02      	adds	r2, r0, #0
 800395c:	801a      	strh	r2, [r3, #0]
 800395e:	2009      	movs	r0, #9
 8003960:	183b      	adds	r3, r7, r0
 8003962:	1c0a      	adds	r2, r1, #0
 8003964:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	6a3a      	ldr	r2, [r7, #32]
 800396e:	0d51      	lsrs	r1, r2, #21
 8003970:	2280      	movs	r2, #128	; 0x80
 8003972:	00d2      	lsls	r2, r2, #3
 8003974:	400a      	ands	r2, r1
 8003976:	490e      	ldr	r1, [pc, #56]	; (80039b0 <I2C_TransferConfig+0x68>)
 8003978:	430a      	orrs	r2, r1
 800397a:	43d2      	mvns	r2, r2
 800397c:	401a      	ands	r2, r3
 800397e:	0011      	movs	r1, r2
 8003980:	193b      	adds	r3, r7, r4
 8003982:	881b      	ldrh	r3, [r3, #0]
 8003984:	059b      	lsls	r3, r3, #22
 8003986:	0d9a      	lsrs	r2, r3, #22
 8003988:	183b      	adds	r3, r7, r0
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	0418      	lsls	r0, r3, #16
 800398e:	23ff      	movs	r3, #255	; 0xff
 8003990:	041b      	lsls	r3, r3, #16
 8003992:	4003      	ands	r3, r0
 8003994:	431a      	orrs	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	431a      	orrs	r2, r3
 800399a:	6a3b      	ldr	r3, [r7, #32]
 800399c:	431a      	orrs	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80039a6:	46c0      	nop			; (mov r8, r8)
 80039a8:	46bd      	mov	sp, r7
 80039aa:	b005      	add	sp, #20
 80039ac:	bd90      	pop	{r4, r7, pc}
 80039ae:	46c0      	nop			; (mov r8, r8)
 80039b0:	03ff63ff 	.word	0x03ff63ff

080039b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2241      	movs	r2, #65	; 0x41
 80039c2:	5c9b      	ldrb	r3, [r3, r2]
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	2b20      	cmp	r3, #32
 80039c8:	d138      	bne.n	8003a3c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2240      	movs	r2, #64	; 0x40
 80039ce:	5c9b      	ldrb	r3, [r3, r2]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d101      	bne.n	80039d8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80039d4:	2302      	movs	r3, #2
 80039d6:	e032      	b.n	8003a3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2240      	movs	r2, #64	; 0x40
 80039dc:	2101      	movs	r1, #1
 80039de:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2241      	movs	r2, #65	; 0x41
 80039e4:	2124      	movs	r1, #36	; 0x24
 80039e6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2101      	movs	r1, #1
 80039f4:	438a      	bics	r2, r1
 80039f6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4911      	ldr	r1, [pc, #68]	; (8003a48 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003a04:	400a      	ands	r2, r1
 8003a06:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	6819      	ldr	r1, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	683a      	ldr	r2, [r7, #0]
 8003a14:	430a      	orrs	r2, r1
 8003a16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2101      	movs	r1, #1
 8003a24:	430a      	orrs	r2, r1
 8003a26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2241      	movs	r2, #65	; 0x41
 8003a2c:	2120      	movs	r1, #32
 8003a2e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2240      	movs	r2, #64	; 0x40
 8003a34:	2100      	movs	r1, #0
 8003a36:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	e000      	b.n	8003a3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003a3c:	2302      	movs	r3, #2
  }
}
 8003a3e:	0018      	movs	r0, r3
 8003a40:	46bd      	mov	sp, r7
 8003a42:	b002      	add	sp, #8
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	46c0      	nop			; (mov r8, r8)
 8003a48:	ffffefff 	.word	0xffffefff

08003a4c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2241      	movs	r2, #65	; 0x41
 8003a5a:	5c9b      	ldrb	r3, [r3, r2]
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b20      	cmp	r3, #32
 8003a60:	d139      	bne.n	8003ad6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2240      	movs	r2, #64	; 0x40
 8003a66:	5c9b      	ldrb	r3, [r3, r2]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d101      	bne.n	8003a70 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	e033      	b.n	8003ad8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2240      	movs	r2, #64	; 0x40
 8003a74:	2101      	movs	r1, #1
 8003a76:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2241      	movs	r2, #65	; 0x41
 8003a7c:	2124      	movs	r1, #36	; 0x24
 8003a7e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2101      	movs	r1, #1
 8003a8c:	438a      	bics	r2, r1
 8003a8e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4a11      	ldr	r2, [pc, #68]	; (8003ae0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	021b      	lsls	r3, r3, #8
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68fa      	ldr	r2, [r7, #12]
 8003ab0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2101      	movs	r1, #1
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2241      	movs	r2, #65	; 0x41
 8003ac6:	2120      	movs	r1, #32
 8003ac8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2240      	movs	r2, #64	; 0x40
 8003ace:	2100      	movs	r1, #0
 8003ad0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	e000      	b.n	8003ad8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003ad6:	2302      	movs	r3, #2
  }
}
 8003ad8:	0018      	movs	r0, r3
 8003ada:	46bd      	mov	sp, r7
 8003adc:	b004      	add	sp, #16
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	fffff0ff 	.word	0xfffff0ff

08003ae4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b088      	sub	sp, #32
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e301      	b.n	80040fa <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2201      	movs	r2, #1
 8003afc:	4013      	ands	r3, r2
 8003afe:	d100      	bne.n	8003b02 <HAL_RCC_OscConfig+0x1e>
 8003b00:	e08d      	b.n	8003c1e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003b02:	4bc3      	ldr	r3, [pc, #780]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	220c      	movs	r2, #12
 8003b08:	4013      	ands	r3, r2
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d00e      	beq.n	8003b2c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b0e:	4bc0      	ldr	r3, [pc, #768]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	220c      	movs	r2, #12
 8003b14:	4013      	ands	r3, r2
 8003b16:	2b08      	cmp	r3, #8
 8003b18:	d116      	bne.n	8003b48 <HAL_RCC_OscConfig+0x64>
 8003b1a:	4bbd      	ldr	r3, [pc, #756]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b1c:	685a      	ldr	r2, [r3, #4]
 8003b1e:	2380      	movs	r3, #128	; 0x80
 8003b20:	025b      	lsls	r3, r3, #9
 8003b22:	401a      	ands	r2, r3
 8003b24:	2380      	movs	r3, #128	; 0x80
 8003b26:	025b      	lsls	r3, r3, #9
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d10d      	bne.n	8003b48 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b2c:	4bb8      	ldr	r3, [pc, #736]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	2380      	movs	r3, #128	; 0x80
 8003b32:	029b      	lsls	r3, r3, #10
 8003b34:	4013      	ands	r3, r2
 8003b36:	d100      	bne.n	8003b3a <HAL_RCC_OscConfig+0x56>
 8003b38:	e070      	b.n	8003c1c <HAL_RCC_OscConfig+0x138>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d000      	beq.n	8003b44 <HAL_RCC_OscConfig+0x60>
 8003b42:	e06b      	b.n	8003c1c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e2d8      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d107      	bne.n	8003b60 <HAL_RCC_OscConfig+0x7c>
 8003b50:	4baf      	ldr	r3, [pc, #700]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	4bae      	ldr	r3, [pc, #696]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b56:	2180      	movs	r1, #128	; 0x80
 8003b58:	0249      	lsls	r1, r1, #9
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	601a      	str	r2, [r3, #0]
 8003b5e:	e02f      	b.n	8003bc0 <HAL_RCC_OscConfig+0xdc>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d10c      	bne.n	8003b82 <HAL_RCC_OscConfig+0x9e>
 8003b68:	4ba9      	ldr	r3, [pc, #676]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	4ba8      	ldr	r3, [pc, #672]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b6e:	49a9      	ldr	r1, [pc, #676]	; (8003e14 <HAL_RCC_OscConfig+0x330>)
 8003b70:	400a      	ands	r2, r1
 8003b72:	601a      	str	r2, [r3, #0]
 8003b74:	4ba6      	ldr	r3, [pc, #664]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	4ba5      	ldr	r3, [pc, #660]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b7a:	49a7      	ldr	r1, [pc, #668]	; (8003e18 <HAL_RCC_OscConfig+0x334>)
 8003b7c:	400a      	ands	r2, r1
 8003b7e:	601a      	str	r2, [r3, #0]
 8003b80:	e01e      	b.n	8003bc0 <HAL_RCC_OscConfig+0xdc>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	2b05      	cmp	r3, #5
 8003b88:	d10e      	bne.n	8003ba8 <HAL_RCC_OscConfig+0xc4>
 8003b8a:	4ba1      	ldr	r3, [pc, #644]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	4ba0      	ldr	r3, [pc, #640]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b90:	2180      	movs	r1, #128	; 0x80
 8003b92:	02c9      	lsls	r1, r1, #11
 8003b94:	430a      	orrs	r2, r1
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	4b9d      	ldr	r3, [pc, #628]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	4b9c      	ldr	r3, [pc, #624]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003b9e:	2180      	movs	r1, #128	; 0x80
 8003ba0:	0249      	lsls	r1, r1, #9
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	601a      	str	r2, [r3, #0]
 8003ba6:	e00b      	b.n	8003bc0 <HAL_RCC_OscConfig+0xdc>
 8003ba8:	4b99      	ldr	r3, [pc, #612]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	4b98      	ldr	r3, [pc, #608]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003bae:	4999      	ldr	r1, [pc, #612]	; (8003e14 <HAL_RCC_OscConfig+0x330>)
 8003bb0:	400a      	ands	r2, r1
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	4b96      	ldr	r3, [pc, #600]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	4b95      	ldr	r3, [pc, #596]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003bba:	4997      	ldr	r1, [pc, #604]	; (8003e18 <HAL_RCC_OscConfig+0x334>)
 8003bbc:	400a      	ands	r2, r1
 8003bbe:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d014      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc8:	f7fe fd36 	bl	8002638 <HAL_GetTick>
 8003bcc:	0003      	movs	r3, r0
 8003bce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd0:	e008      	b.n	8003be4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bd2:	f7fe fd31 	bl	8002638 <HAL_GetTick>
 8003bd6:	0002      	movs	r2, r0
 8003bd8:	69bb      	ldr	r3, [r7, #24]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b64      	cmp	r3, #100	; 0x64
 8003bde:	d901      	bls.n	8003be4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e28a      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003be4:	4b8a      	ldr	r3, [pc, #552]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	2380      	movs	r3, #128	; 0x80
 8003bea:	029b      	lsls	r3, r3, #10
 8003bec:	4013      	ands	r3, r2
 8003bee:	d0f0      	beq.n	8003bd2 <HAL_RCC_OscConfig+0xee>
 8003bf0:	e015      	b.n	8003c1e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf2:	f7fe fd21 	bl	8002638 <HAL_GetTick>
 8003bf6:	0003      	movs	r3, r0
 8003bf8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bfa:	e008      	b.n	8003c0e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bfc:	f7fe fd1c 	bl	8002638 <HAL_GetTick>
 8003c00:	0002      	movs	r2, r0
 8003c02:	69bb      	ldr	r3, [r7, #24]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b64      	cmp	r3, #100	; 0x64
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e275      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c0e:	4b80      	ldr	r3, [pc, #512]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	2380      	movs	r3, #128	; 0x80
 8003c14:	029b      	lsls	r3, r3, #10
 8003c16:	4013      	ands	r3, r2
 8003c18:	d1f0      	bne.n	8003bfc <HAL_RCC_OscConfig+0x118>
 8003c1a:	e000      	b.n	8003c1e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c1c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2202      	movs	r2, #2
 8003c24:	4013      	ands	r3, r2
 8003c26:	d100      	bne.n	8003c2a <HAL_RCC_OscConfig+0x146>
 8003c28:	e069      	b.n	8003cfe <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003c2a:	4b79      	ldr	r3, [pc, #484]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	220c      	movs	r2, #12
 8003c30:	4013      	ands	r3, r2
 8003c32:	d00b      	beq.n	8003c4c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003c34:	4b76      	ldr	r3, [pc, #472]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	220c      	movs	r2, #12
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	2b08      	cmp	r3, #8
 8003c3e:	d11c      	bne.n	8003c7a <HAL_RCC_OscConfig+0x196>
 8003c40:	4b73      	ldr	r3, [pc, #460]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003c42:	685a      	ldr	r2, [r3, #4]
 8003c44:	2380      	movs	r3, #128	; 0x80
 8003c46:	025b      	lsls	r3, r3, #9
 8003c48:	4013      	ands	r3, r2
 8003c4a:	d116      	bne.n	8003c7a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c4c:	4b70      	ldr	r3, [pc, #448]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	2202      	movs	r2, #2
 8003c52:	4013      	ands	r3, r2
 8003c54:	d005      	beq.n	8003c62 <HAL_RCC_OscConfig+0x17e>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d001      	beq.n	8003c62 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e24b      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c62:	4b6b      	ldr	r3, [pc, #428]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	22f8      	movs	r2, #248	; 0xf8
 8003c68:	4393      	bics	r3, r2
 8003c6a:	0019      	movs	r1, r3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	00da      	lsls	r2, r3, #3
 8003c72:	4b67      	ldr	r3, [pc, #412]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003c74:	430a      	orrs	r2, r1
 8003c76:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c78:	e041      	b.n	8003cfe <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d024      	beq.n	8003ccc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c82:	4b63      	ldr	r3, [pc, #396]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	4b62      	ldr	r3, [pc, #392]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003c88:	2101      	movs	r1, #1
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8e:	f7fe fcd3 	bl	8002638 <HAL_GetTick>
 8003c92:	0003      	movs	r3, r0
 8003c94:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c96:	e008      	b.n	8003caa <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c98:	f7fe fcce 	bl	8002638 <HAL_GetTick>
 8003c9c:	0002      	movs	r2, r0
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e227      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003caa:	4b59      	ldr	r3, [pc, #356]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2202      	movs	r2, #2
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	d0f1      	beq.n	8003c98 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb4:	4b56      	ldr	r3, [pc, #344]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	22f8      	movs	r2, #248	; 0xf8
 8003cba:	4393      	bics	r3, r2
 8003cbc:	0019      	movs	r1, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	00da      	lsls	r2, r3, #3
 8003cc4:	4b52      	ldr	r3, [pc, #328]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	601a      	str	r2, [r3, #0]
 8003cca:	e018      	b.n	8003cfe <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ccc:	4b50      	ldr	r3, [pc, #320]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	4b4f      	ldr	r3, [pc, #316]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003cd2:	2101      	movs	r1, #1
 8003cd4:	438a      	bics	r2, r1
 8003cd6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd8:	f7fe fcae 	bl	8002638 <HAL_GetTick>
 8003cdc:	0003      	movs	r3, r0
 8003cde:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ce0:	e008      	b.n	8003cf4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ce2:	f7fe fca9 	bl	8002638 <HAL_GetTick>
 8003ce6:	0002      	movs	r2, r0
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d901      	bls.n	8003cf4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e202      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cf4:	4b46      	ldr	r3, [pc, #280]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2202      	movs	r2, #2
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	d1f1      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2208      	movs	r2, #8
 8003d04:	4013      	ands	r3, r2
 8003d06:	d036      	beq.n	8003d76 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	69db      	ldr	r3, [r3, #28]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d019      	beq.n	8003d44 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d10:	4b3f      	ldr	r3, [pc, #252]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003d12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d14:	4b3e      	ldr	r3, [pc, #248]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003d16:	2101      	movs	r1, #1
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d1c:	f7fe fc8c 	bl	8002638 <HAL_GetTick>
 8003d20:	0003      	movs	r3, r0
 8003d22:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d24:	e008      	b.n	8003d38 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d26:	f7fe fc87 	bl	8002638 <HAL_GetTick>
 8003d2a:	0002      	movs	r2, r0
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	2b02      	cmp	r3, #2
 8003d32:	d901      	bls.n	8003d38 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e1e0      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d38:	4b35      	ldr	r3, [pc, #212]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3c:	2202      	movs	r2, #2
 8003d3e:	4013      	ands	r3, r2
 8003d40:	d0f1      	beq.n	8003d26 <HAL_RCC_OscConfig+0x242>
 8003d42:	e018      	b.n	8003d76 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d44:	4b32      	ldr	r3, [pc, #200]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003d46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d48:	4b31      	ldr	r3, [pc, #196]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003d4a:	2101      	movs	r1, #1
 8003d4c:	438a      	bics	r2, r1
 8003d4e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d50:	f7fe fc72 	bl	8002638 <HAL_GetTick>
 8003d54:	0003      	movs	r3, r0
 8003d56:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d58:	e008      	b.n	8003d6c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d5a:	f7fe fc6d 	bl	8002638 <HAL_GetTick>
 8003d5e:	0002      	movs	r2, r0
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d901      	bls.n	8003d6c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e1c6      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d6c:	4b28      	ldr	r3, [pc, #160]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d70:	2202      	movs	r2, #2
 8003d72:	4013      	ands	r3, r2
 8003d74:	d1f1      	bne.n	8003d5a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2204      	movs	r2, #4
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	d100      	bne.n	8003d82 <HAL_RCC_OscConfig+0x29e>
 8003d80:	e0b4      	b.n	8003eec <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d82:	201f      	movs	r0, #31
 8003d84:	183b      	adds	r3, r7, r0
 8003d86:	2200      	movs	r2, #0
 8003d88:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d8a:	4b21      	ldr	r3, [pc, #132]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003d8c:	69da      	ldr	r2, [r3, #28]
 8003d8e:	2380      	movs	r3, #128	; 0x80
 8003d90:	055b      	lsls	r3, r3, #21
 8003d92:	4013      	ands	r3, r2
 8003d94:	d110      	bne.n	8003db8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d96:	4b1e      	ldr	r3, [pc, #120]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003d98:	69da      	ldr	r2, [r3, #28]
 8003d9a:	4b1d      	ldr	r3, [pc, #116]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003d9c:	2180      	movs	r1, #128	; 0x80
 8003d9e:	0549      	lsls	r1, r1, #21
 8003da0:	430a      	orrs	r2, r1
 8003da2:	61da      	str	r2, [r3, #28]
 8003da4:	4b1a      	ldr	r3, [pc, #104]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003da6:	69da      	ldr	r2, [r3, #28]
 8003da8:	2380      	movs	r3, #128	; 0x80
 8003daa:	055b      	lsls	r3, r3, #21
 8003dac:	4013      	ands	r3, r2
 8003dae:	60fb      	str	r3, [r7, #12]
 8003db0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003db2:	183b      	adds	r3, r7, r0
 8003db4:	2201      	movs	r2, #1
 8003db6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db8:	4b18      	ldr	r3, [pc, #96]	; (8003e1c <HAL_RCC_OscConfig+0x338>)
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	2380      	movs	r3, #128	; 0x80
 8003dbe:	005b      	lsls	r3, r3, #1
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	d11a      	bne.n	8003dfa <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dc4:	4b15      	ldr	r3, [pc, #84]	; (8003e1c <HAL_RCC_OscConfig+0x338>)
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	4b14      	ldr	r3, [pc, #80]	; (8003e1c <HAL_RCC_OscConfig+0x338>)
 8003dca:	2180      	movs	r1, #128	; 0x80
 8003dcc:	0049      	lsls	r1, r1, #1
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dd2:	f7fe fc31 	bl	8002638 <HAL_GetTick>
 8003dd6:	0003      	movs	r3, r0
 8003dd8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dda:	e008      	b.n	8003dee <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ddc:	f7fe fc2c 	bl	8002638 <HAL_GetTick>
 8003de0:	0002      	movs	r2, r0
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b64      	cmp	r3, #100	; 0x64
 8003de8:	d901      	bls.n	8003dee <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e185      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dee:	4b0b      	ldr	r3, [pc, #44]	; (8003e1c <HAL_RCC_OscConfig+0x338>)
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	2380      	movs	r3, #128	; 0x80
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	4013      	ands	r3, r2
 8003df8:	d0f0      	beq.n	8003ddc <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d10e      	bne.n	8003e20 <HAL_RCC_OscConfig+0x33c>
 8003e02:	4b03      	ldr	r3, [pc, #12]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003e04:	6a1a      	ldr	r2, [r3, #32]
 8003e06:	4b02      	ldr	r3, [pc, #8]	; (8003e10 <HAL_RCC_OscConfig+0x32c>)
 8003e08:	2101      	movs	r1, #1
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	621a      	str	r2, [r3, #32]
 8003e0e:	e035      	b.n	8003e7c <HAL_RCC_OscConfig+0x398>
 8003e10:	40021000 	.word	0x40021000
 8003e14:	fffeffff 	.word	0xfffeffff
 8003e18:	fffbffff 	.word	0xfffbffff
 8003e1c:	40007000 	.word	0x40007000
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d10c      	bne.n	8003e42 <HAL_RCC_OscConfig+0x35e>
 8003e28:	4bb6      	ldr	r3, [pc, #728]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003e2a:	6a1a      	ldr	r2, [r3, #32]
 8003e2c:	4bb5      	ldr	r3, [pc, #724]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003e2e:	2101      	movs	r1, #1
 8003e30:	438a      	bics	r2, r1
 8003e32:	621a      	str	r2, [r3, #32]
 8003e34:	4bb3      	ldr	r3, [pc, #716]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003e36:	6a1a      	ldr	r2, [r3, #32]
 8003e38:	4bb2      	ldr	r3, [pc, #712]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003e3a:	2104      	movs	r1, #4
 8003e3c:	438a      	bics	r2, r1
 8003e3e:	621a      	str	r2, [r3, #32]
 8003e40:	e01c      	b.n	8003e7c <HAL_RCC_OscConfig+0x398>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	2b05      	cmp	r3, #5
 8003e48:	d10c      	bne.n	8003e64 <HAL_RCC_OscConfig+0x380>
 8003e4a:	4bae      	ldr	r3, [pc, #696]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003e4c:	6a1a      	ldr	r2, [r3, #32]
 8003e4e:	4bad      	ldr	r3, [pc, #692]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003e50:	2104      	movs	r1, #4
 8003e52:	430a      	orrs	r2, r1
 8003e54:	621a      	str	r2, [r3, #32]
 8003e56:	4bab      	ldr	r3, [pc, #684]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003e58:	6a1a      	ldr	r2, [r3, #32]
 8003e5a:	4baa      	ldr	r3, [pc, #680]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003e5c:	2101      	movs	r1, #1
 8003e5e:	430a      	orrs	r2, r1
 8003e60:	621a      	str	r2, [r3, #32]
 8003e62:	e00b      	b.n	8003e7c <HAL_RCC_OscConfig+0x398>
 8003e64:	4ba7      	ldr	r3, [pc, #668]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003e66:	6a1a      	ldr	r2, [r3, #32]
 8003e68:	4ba6      	ldr	r3, [pc, #664]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003e6a:	2101      	movs	r1, #1
 8003e6c:	438a      	bics	r2, r1
 8003e6e:	621a      	str	r2, [r3, #32]
 8003e70:	4ba4      	ldr	r3, [pc, #656]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003e72:	6a1a      	ldr	r2, [r3, #32]
 8003e74:	4ba3      	ldr	r3, [pc, #652]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003e76:	2104      	movs	r1, #4
 8003e78:	438a      	bics	r2, r1
 8003e7a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d014      	beq.n	8003eae <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e84:	f7fe fbd8 	bl	8002638 <HAL_GetTick>
 8003e88:	0003      	movs	r3, r0
 8003e8a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e8c:	e009      	b.n	8003ea2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e8e:	f7fe fbd3 	bl	8002638 <HAL_GetTick>
 8003e92:	0002      	movs	r2, r0
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	1ad3      	subs	r3, r2, r3
 8003e98:	4a9b      	ldr	r2, [pc, #620]	; (8004108 <HAL_RCC_OscConfig+0x624>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e12b      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ea2:	4b98      	ldr	r3, [pc, #608]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003ea4:	6a1b      	ldr	r3, [r3, #32]
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	d0f0      	beq.n	8003e8e <HAL_RCC_OscConfig+0x3aa>
 8003eac:	e013      	b.n	8003ed6 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eae:	f7fe fbc3 	bl	8002638 <HAL_GetTick>
 8003eb2:	0003      	movs	r3, r0
 8003eb4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eb6:	e009      	b.n	8003ecc <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003eb8:	f7fe fbbe 	bl	8002638 <HAL_GetTick>
 8003ebc:	0002      	movs	r2, r0
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	4a91      	ldr	r2, [pc, #580]	; (8004108 <HAL_RCC_OscConfig+0x624>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d901      	bls.n	8003ecc <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e116      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ecc:	4b8d      	ldr	r3, [pc, #564]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003ece:	6a1b      	ldr	r3, [r3, #32]
 8003ed0:	2202      	movs	r2, #2
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	d1f0      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ed6:	231f      	movs	r3, #31
 8003ed8:	18fb      	adds	r3, r7, r3
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d105      	bne.n	8003eec <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ee0:	4b88      	ldr	r3, [pc, #544]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003ee2:	69da      	ldr	r2, [r3, #28]
 8003ee4:	4b87      	ldr	r3, [pc, #540]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003ee6:	4989      	ldr	r1, [pc, #548]	; (800410c <HAL_RCC_OscConfig+0x628>)
 8003ee8:	400a      	ands	r2, r1
 8003eea:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2210      	movs	r2, #16
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	d063      	beq.n	8003fbe <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d12a      	bne.n	8003f54 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003efe:	4b81      	ldr	r3, [pc, #516]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f02:	4b80      	ldr	r3, [pc, #512]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f04:	2104      	movs	r1, #4
 8003f06:	430a      	orrs	r2, r1
 8003f08:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003f0a:	4b7e      	ldr	r3, [pc, #504]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f0e:	4b7d      	ldr	r3, [pc, #500]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f10:	2101      	movs	r1, #1
 8003f12:	430a      	orrs	r2, r1
 8003f14:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f16:	f7fe fb8f 	bl	8002638 <HAL_GetTick>
 8003f1a:	0003      	movs	r3, r0
 8003f1c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003f1e:	e008      	b.n	8003f32 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003f20:	f7fe fb8a 	bl	8002638 <HAL_GetTick>
 8003f24:	0002      	movs	r2, r0
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e0e3      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003f32:	4b74      	ldr	r3, [pc, #464]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f36:	2202      	movs	r2, #2
 8003f38:	4013      	ands	r3, r2
 8003f3a:	d0f1      	beq.n	8003f20 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003f3c:	4b71      	ldr	r3, [pc, #452]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f40:	22f8      	movs	r2, #248	; 0xf8
 8003f42:	4393      	bics	r3, r2
 8003f44:	0019      	movs	r1, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	00da      	lsls	r2, r3, #3
 8003f4c:	4b6d      	ldr	r3, [pc, #436]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f4e:	430a      	orrs	r2, r1
 8003f50:	635a      	str	r2, [r3, #52]	; 0x34
 8003f52:	e034      	b.n	8003fbe <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	3305      	adds	r3, #5
 8003f5a:	d111      	bne.n	8003f80 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003f5c:	4b69      	ldr	r3, [pc, #420]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f60:	4b68      	ldr	r3, [pc, #416]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f62:	2104      	movs	r1, #4
 8003f64:	438a      	bics	r2, r1
 8003f66:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003f68:	4b66      	ldr	r3, [pc, #408]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f6c:	22f8      	movs	r2, #248	; 0xf8
 8003f6e:	4393      	bics	r3, r2
 8003f70:	0019      	movs	r1, r3
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	699b      	ldr	r3, [r3, #24]
 8003f76:	00da      	lsls	r2, r3, #3
 8003f78:	4b62      	ldr	r3, [pc, #392]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	635a      	str	r2, [r3, #52]	; 0x34
 8003f7e:	e01e      	b.n	8003fbe <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003f80:	4b60      	ldr	r3, [pc, #384]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f84:	4b5f      	ldr	r3, [pc, #380]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f86:	2104      	movs	r1, #4
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003f8c:	4b5d      	ldr	r3, [pc, #372]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f90:	4b5c      	ldr	r3, [pc, #368]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003f92:	2101      	movs	r1, #1
 8003f94:	438a      	bics	r2, r1
 8003f96:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f98:	f7fe fb4e 	bl	8002638 <HAL_GetTick>
 8003f9c:	0003      	movs	r3, r0
 8003f9e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003fa2:	f7fe fb49 	bl	8002638 <HAL_GetTick>
 8003fa6:	0002      	movs	r2, r0
 8003fa8:	69bb      	ldr	r3, [r7, #24]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e0a2      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003fb4:	4b53      	ldr	r3, [pc, #332]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fb8:	2202      	movs	r2, #2
 8003fba:	4013      	ands	r3, r2
 8003fbc:	d1f1      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d100      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x4e4>
 8003fc6:	e097      	b.n	80040f8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fc8:	4b4e      	ldr	r3, [pc, #312]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	220c      	movs	r2, #12
 8003fce:	4013      	ands	r3, r2
 8003fd0:	2b08      	cmp	r3, #8
 8003fd2:	d100      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x4f2>
 8003fd4:	e06b      	b.n	80040ae <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d14c      	bne.n	8004078 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fde:	4b49      	ldr	r3, [pc, #292]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	4b48      	ldr	r3, [pc, #288]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8003fe4:	494a      	ldr	r1, [pc, #296]	; (8004110 <HAL_RCC_OscConfig+0x62c>)
 8003fe6:	400a      	ands	r2, r1
 8003fe8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fea:	f7fe fb25 	bl	8002638 <HAL_GetTick>
 8003fee:	0003      	movs	r3, r0
 8003ff0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ff2:	e008      	b.n	8004006 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ff4:	f7fe fb20 	bl	8002638 <HAL_GetTick>
 8003ff8:	0002      	movs	r2, r0
 8003ffa:	69bb      	ldr	r3, [r7, #24]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e079      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004006:	4b3f      	ldr	r3, [pc, #252]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	2380      	movs	r3, #128	; 0x80
 800400c:	049b      	lsls	r3, r3, #18
 800400e:	4013      	ands	r3, r2
 8004010:	d1f0      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004012:	4b3c      	ldr	r3, [pc, #240]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8004014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004016:	220f      	movs	r2, #15
 8004018:	4393      	bics	r3, r2
 800401a:	0019      	movs	r1, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004020:	4b38      	ldr	r3, [pc, #224]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8004022:	430a      	orrs	r2, r1
 8004024:	62da      	str	r2, [r3, #44]	; 0x2c
 8004026:	4b37      	ldr	r3, [pc, #220]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	4a3a      	ldr	r2, [pc, #232]	; (8004114 <HAL_RCC_OscConfig+0x630>)
 800402c:	4013      	ands	r3, r2
 800402e:	0019      	movs	r1, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004038:	431a      	orrs	r2, r3
 800403a:	4b32      	ldr	r3, [pc, #200]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 800403c:	430a      	orrs	r2, r1
 800403e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004040:	4b30      	ldr	r3, [pc, #192]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	4b2f      	ldr	r3, [pc, #188]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 8004046:	2180      	movs	r1, #128	; 0x80
 8004048:	0449      	lsls	r1, r1, #17
 800404a:	430a      	orrs	r2, r1
 800404c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800404e:	f7fe faf3 	bl	8002638 <HAL_GetTick>
 8004052:	0003      	movs	r3, r0
 8004054:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004056:	e008      	b.n	800406a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004058:	f7fe faee 	bl	8002638 <HAL_GetTick>
 800405c:	0002      	movs	r2, r0
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	2b02      	cmp	r3, #2
 8004064:	d901      	bls.n	800406a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e047      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800406a:	4b26      	ldr	r3, [pc, #152]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	2380      	movs	r3, #128	; 0x80
 8004070:	049b      	lsls	r3, r3, #18
 8004072:	4013      	ands	r3, r2
 8004074:	d0f0      	beq.n	8004058 <HAL_RCC_OscConfig+0x574>
 8004076:	e03f      	b.n	80040f8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004078:	4b22      	ldr	r3, [pc, #136]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	4b21      	ldr	r3, [pc, #132]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 800407e:	4924      	ldr	r1, [pc, #144]	; (8004110 <HAL_RCC_OscConfig+0x62c>)
 8004080:	400a      	ands	r2, r1
 8004082:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004084:	f7fe fad8 	bl	8002638 <HAL_GetTick>
 8004088:	0003      	movs	r3, r0
 800408a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800408c:	e008      	b.n	80040a0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800408e:	f7fe fad3 	bl	8002638 <HAL_GetTick>
 8004092:	0002      	movs	r2, r0
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	2b02      	cmp	r3, #2
 800409a:	d901      	bls.n	80040a0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800409c:	2303      	movs	r3, #3
 800409e:	e02c      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040a0:	4b18      	ldr	r3, [pc, #96]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	2380      	movs	r3, #128	; 0x80
 80040a6:	049b      	lsls	r3, r3, #18
 80040a8:	4013      	ands	r3, r2
 80040aa:	d1f0      	bne.n	800408e <HAL_RCC_OscConfig+0x5aa>
 80040ac:	e024      	b.n	80040f8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d101      	bne.n	80040ba <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e01f      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80040ba:	4b12      	ldr	r3, [pc, #72]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80040c0:	4b10      	ldr	r3, [pc, #64]	; (8004104 <HAL_RCC_OscConfig+0x620>)
 80040c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80040c6:	697a      	ldr	r2, [r7, #20]
 80040c8:	2380      	movs	r3, #128	; 0x80
 80040ca:	025b      	lsls	r3, r3, #9
 80040cc:	401a      	ands	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d10e      	bne.n	80040f4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	220f      	movs	r2, #15
 80040da:	401a      	ands	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d107      	bne.n	80040f4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80040e4:	697a      	ldr	r2, [r7, #20]
 80040e6:	23f0      	movs	r3, #240	; 0xf0
 80040e8:	039b      	lsls	r3, r3, #14
 80040ea:	401a      	ands	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d001      	beq.n	80040f8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e000      	b.n	80040fa <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80040f8:	2300      	movs	r3, #0
}
 80040fa:	0018      	movs	r0, r3
 80040fc:	46bd      	mov	sp, r7
 80040fe:	b008      	add	sp, #32
 8004100:	bd80      	pop	{r7, pc}
 8004102:	46c0      	nop			; (mov r8, r8)
 8004104:	40021000 	.word	0x40021000
 8004108:	00001388 	.word	0x00001388
 800410c:	efffffff 	.word	0xefffffff
 8004110:	feffffff 	.word	0xfeffffff
 8004114:	ffc2ffff 	.word	0xffc2ffff

08004118 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d101      	bne.n	800412c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e0b3      	b.n	8004294 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800412c:	4b5b      	ldr	r3, [pc, #364]	; (800429c <HAL_RCC_ClockConfig+0x184>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2201      	movs	r2, #1
 8004132:	4013      	ands	r3, r2
 8004134:	683a      	ldr	r2, [r7, #0]
 8004136:	429a      	cmp	r2, r3
 8004138:	d911      	bls.n	800415e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800413a:	4b58      	ldr	r3, [pc, #352]	; (800429c <HAL_RCC_ClockConfig+0x184>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2201      	movs	r2, #1
 8004140:	4393      	bics	r3, r2
 8004142:	0019      	movs	r1, r3
 8004144:	4b55      	ldr	r3, [pc, #340]	; (800429c <HAL_RCC_ClockConfig+0x184>)
 8004146:	683a      	ldr	r2, [r7, #0]
 8004148:	430a      	orrs	r2, r1
 800414a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800414c:	4b53      	ldr	r3, [pc, #332]	; (800429c <HAL_RCC_ClockConfig+0x184>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2201      	movs	r2, #1
 8004152:	4013      	ands	r3, r2
 8004154:	683a      	ldr	r2, [r7, #0]
 8004156:	429a      	cmp	r2, r3
 8004158:	d001      	beq.n	800415e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e09a      	b.n	8004294 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2202      	movs	r2, #2
 8004164:	4013      	ands	r3, r2
 8004166:	d015      	beq.n	8004194 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2204      	movs	r2, #4
 800416e:	4013      	ands	r3, r2
 8004170:	d006      	beq.n	8004180 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004172:	4b4b      	ldr	r3, [pc, #300]	; (80042a0 <HAL_RCC_ClockConfig+0x188>)
 8004174:	685a      	ldr	r2, [r3, #4]
 8004176:	4b4a      	ldr	r3, [pc, #296]	; (80042a0 <HAL_RCC_ClockConfig+0x188>)
 8004178:	21e0      	movs	r1, #224	; 0xe0
 800417a:	00c9      	lsls	r1, r1, #3
 800417c:	430a      	orrs	r2, r1
 800417e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004180:	4b47      	ldr	r3, [pc, #284]	; (80042a0 <HAL_RCC_ClockConfig+0x188>)
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	22f0      	movs	r2, #240	; 0xf0
 8004186:	4393      	bics	r3, r2
 8004188:	0019      	movs	r1, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	689a      	ldr	r2, [r3, #8]
 800418e:	4b44      	ldr	r3, [pc, #272]	; (80042a0 <HAL_RCC_ClockConfig+0x188>)
 8004190:	430a      	orrs	r2, r1
 8004192:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	2201      	movs	r2, #1
 800419a:	4013      	ands	r3, r2
 800419c:	d040      	beq.n	8004220 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d107      	bne.n	80041b6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041a6:	4b3e      	ldr	r3, [pc, #248]	; (80042a0 <HAL_RCC_ClockConfig+0x188>)
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	2380      	movs	r3, #128	; 0x80
 80041ac:	029b      	lsls	r3, r3, #10
 80041ae:	4013      	ands	r3, r2
 80041b0:	d114      	bne.n	80041dc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e06e      	b.n	8004294 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d107      	bne.n	80041ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041be:	4b38      	ldr	r3, [pc, #224]	; (80042a0 <HAL_RCC_ClockConfig+0x188>)
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	2380      	movs	r3, #128	; 0x80
 80041c4:	049b      	lsls	r3, r3, #18
 80041c6:	4013      	ands	r3, r2
 80041c8:	d108      	bne.n	80041dc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e062      	b.n	8004294 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041ce:	4b34      	ldr	r3, [pc, #208]	; (80042a0 <HAL_RCC_ClockConfig+0x188>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2202      	movs	r2, #2
 80041d4:	4013      	ands	r3, r2
 80041d6:	d101      	bne.n	80041dc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e05b      	b.n	8004294 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041dc:	4b30      	ldr	r3, [pc, #192]	; (80042a0 <HAL_RCC_ClockConfig+0x188>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	2203      	movs	r2, #3
 80041e2:	4393      	bics	r3, r2
 80041e4:	0019      	movs	r1, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685a      	ldr	r2, [r3, #4]
 80041ea:	4b2d      	ldr	r3, [pc, #180]	; (80042a0 <HAL_RCC_ClockConfig+0x188>)
 80041ec:	430a      	orrs	r2, r1
 80041ee:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041f0:	f7fe fa22 	bl	8002638 <HAL_GetTick>
 80041f4:	0003      	movs	r3, r0
 80041f6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041f8:	e009      	b.n	800420e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041fa:	f7fe fa1d 	bl	8002638 <HAL_GetTick>
 80041fe:	0002      	movs	r2, r0
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	4a27      	ldr	r2, [pc, #156]	; (80042a4 <HAL_RCC_ClockConfig+0x18c>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d901      	bls.n	800420e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e042      	b.n	8004294 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800420e:	4b24      	ldr	r3, [pc, #144]	; (80042a0 <HAL_RCC_ClockConfig+0x188>)
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	220c      	movs	r2, #12
 8004214:	401a      	ands	r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	429a      	cmp	r2, r3
 800421e:	d1ec      	bne.n	80041fa <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004220:	4b1e      	ldr	r3, [pc, #120]	; (800429c <HAL_RCC_ClockConfig+0x184>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2201      	movs	r2, #1
 8004226:	4013      	ands	r3, r2
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	429a      	cmp	r2, r3
 800422c:	d211      	bcs.n	8004252 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800422e:	4b1b      	ldr	r3, [pc, #108]	; (800429c <HAL_RCC_ClockConfig+0x184>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2201      	movs	r2, #1
 8004234:	4393      	bics	r3, r2
 8004236:	0019      	movs	r1, r3
 8004238:	4b18      	ldr	r3, [pc, #96]	; (800429c <HAL_RCC_ClockConfig+0x184>)
 800423a:	683a      	ldr	r2, [r7, #0]
 800423c:	430a      	orrs	r2, r1
 800423e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004240:	4b16      	ldr	r3, [pc, #88]	; (800429c <HAL_RCC_ClockConfig+0x184>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2201      	movs	r2, #1
 8004246:	4013      	ands	r3, r2
 8004248:	683a      	ldr	r2, [r7, #0]
 800424a:	429a      	cmp	r2, r3
 800424c:	d001      	beq.n	8004252 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e020      	b.n	8004294 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2204      	movs	r2, #4
 8004258:	4013      	ands	r3, r2
 800425a:	d009      	beq.n	8004270 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800425c:	4b10      	ldr	r3, [pc, #64]	; (80042a0 <HAL_RCC_ClockConfig+0x188>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	4a11      	ldr	r2, [pc, #68]	; (80042a8 <HAL_RCC_ClockConfig+0x190>)
 8004262:	4013      	ands	r3, r2
 8004264:	0019      	movs	r1, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	68da      	ldr	r2, [r3, #12]
 800426a:	4b0d      	ldr	r3, [pc, #52]	; (80042a0 <HAL_RCC_ClockConfig+0x188>)
 800426c:	430a      	orrs	r2, r1
 800426e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004270:	f000 f820 	bl	80042b4 <HAL_RCC_GetSysClockFreq>
 8004274:	0001      	movs	r1, r0
 8004276:	4b0a      	ldr	r3, [pc, #40]	; (80042a0 <HAL_RCC_ClockConfig+0x188>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	091b      	lsrs	r3, r3, #4
 800427c:	220f      	movs	r2, #15
 800427e:	4013      	ands	r3, r2
 8004280:	4a0a      	ldr	r2, [pc, #40]	; (80042ac <HAL_RCC_ClockConfig+0x194>)
 8004282:	5cd3      	ldrb	r3, [r2, r3]
 8004284:	000a      	movs	r2, r1
 8004286:	40da      	lsrs	r2, r3
 8004288:	4b09      	ldr	r3, [pc, #36]	; (80042b0 <HAL_RCC_ClockConfig+0x198>)
 800428a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800428c:	2000      	movs	r0, #0
 800428e:	f7fe f98d 	bl	80025ac <HAL_InitTick>
  
  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	0018      	movs	r0, r3
 8004296:	46bd      	mov	sp, r7
 8004298:	b004      	add	sp, #16
 800429a:	bd80      	pop	{r7, pc}
 800429c:	40022000 	.word	0x40022000
 80042a0:	40021000 	.word	0x40021000
 80042a4:	00001388 	.word	0x00001388
 80042a8:	fffff8ff 	.word	0xfffff8ff
 80042ac:	080095c0 	.word	0x080095c0
 80042b0:	2000001c 	.word	0x2000001c

080042b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042b4:	b590      	push	{r4, r7, lr}
 80042b6:	b08f      	sub	sp, #60	; 0x3c
 80042b8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80042ba:	2314      	movs	r3, #20
 80042bc:	18fb      	adds	r3, r7, r3
 80042be:	4a2b      	ldr	r2, [pc, #172]	; (800436c <HAL_RCC_GetSysClockFreq+0xb8>)
 80042c0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80042c2:	c313      	stmia	r3!, {r0, r1, r4}
 80042c4:	6812      	ldr	r2, [r2, #0]
 80042c6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80042c8:	1d3b      	adds	r3, r7, #4
 80042ca:	4a29      	ldr	r2, [pc, #164]	; (8004370 <HAL_RCC_GetSysClockFreq+0xbc>)
 80042cc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80042ce:	c313      	stmia	r3!, {r0, r1, r4}
 80042d0:	6812      	ldr	r2, [r2, #0]
 80042d2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80042d4:	2300      	movs	r3, #0
 80042d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042d8:	2300      	movs	r3, #0
 80042da:	62bb      	str	r3, [r7, #40]	; 0x28
 80042dc:	2300      	movs	r3, #0
 80042de:	637b      	str	r3, [r7, #52]	; 0x34
 80042e0:	2300      	movs	r3, #0
 80042e2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80042e4:	2300      	movs	r3, #0
 80042e6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80042e8:	4b22      	ldr	r3, [pc, #136]	; (8004374 <HAL_RCC_GetSysClockFreq+0xc0>)
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80042ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f0:	220c      	movs	r2, #12
 80042f2:	4013      	ands	r3, r2
 80042f4:	2b04      	cmp	r3, #4
 80042f6:	d002      	beq.n	80042fe <HAL_RCC_GetSysClockFreq+0x4a>
 80042f8:	2b08      	cmp	r3, #8
 80042fa:	d003      	beq.n	8004304 <HAL_RCC_GetSysClockFreq+0x50>
 80042fc:	e02d      	b.n	800435a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042fe:	4b1e      	ldr	r3, [pc, #120]	; (8004378 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004300:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004302:	e02d      	b.n	8004360 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004306:	0c9b      	lsrs	r3, r3, #18
 8004308:	220f      	movs	r2, #15
 800430a:	4013      	ands	r3, r2
 800430c:	2214      	movs	r2, #20
 800430e:	18ba      	adds	r2, r7, r2
 8004310:	5cd3      	ldrb	r3, [r2, r3]
 8004312:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004314:	4b17      	ldr	r3, [pc, #92]	; (8004374 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004318:	220f      	movs	r2, #15
 800431a:	4013      	ands	r3, r2
 800431c:	1d3a      	adds	r2, r7, #4
 800431e:	5cd3      	ldrb	r3, [r2, r3]
 8004320:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004322:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004324:	2380      	movs	r3, #128	; 0x80
 8004326:	025b      	lsls	r3, r3, #9
 8004328:	4013      	ands	r3, r2
 800432a:	d009      	beq.n	8004340 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800432c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800432e:	4812      	ldr	r0, [pc, #72]	; (8004378 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004330:	f7fb fefc 	bl	800012c <__udivsi3>
 8004334:	0003      	movs	r3, r0
 8004336:	001a      	movs	r2, r3
 8004338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433a:	4353      	muls	r3, r2
 800433c:	637b      	str	r3, [r7, #52]	; 0x34
 800433e:	e009      	b.n	8004354 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004340:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004342:	000a      	movs	r2, r1
 8004344:	0152      	lsls	r2, r2, #5
 8004346:	1a52      	subs	r2, r2, r1
 8004348:	0193      	lsls	r3, r2, #6
 800434a:	1a9b      	subs	r3, r3, r2
 800434c:	00db      	lsls	r3, r3, #3
 800434e:	185b      	adds	r3, r3, r1
 8004350:	021b      	lsls	r3, r3, #8
 8004352:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8004354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004356:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004358:	e002      	b.n	8004360 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800435a:	4b07      	ldr	r3, [pc, #28]	; (8004378 <HAL_RCC_GetSysClockFreq+0xc4>)
 800435c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800435e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004362:	0018      	movs	r0, r3
 8004364:	46bd      	mov	sp, r7
 8004366:	b00f      	add	sp, #60	; 0x3c
 8004368:	bd90      	pop	{r4, r7, pc}
 800436a:	46c0      	nop			; (mov r8, r8)
 800436c:	08006d8c 	.word	0x08006d8c
 8004370:	08006d9c 	.word	0x08006d9c
 8004374:	40021000 	.word	0x40021000
 8004378:	007a1200 	.word	0x007a1200

0800437c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004380:	4b02      	ldr	r3, [pc, #8]	; (800438c <HAL_RCC_GetHCLKFreq+0x10>)
 8004382:	681b      	ldr	r3, [r3, #0]
}
 8004384:	0018      	movs	r0, r3
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	46c0      	nop			; (mov r8, r8)
 800438c:	2000001c 	.word	0x2000001c

08004390 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004394:	f7ff fff2 	bl	800437c <HAL_RCC_GetHCLKFreq>
 8004398:	0001      	movs	r1, r0
 800439a:	4b06      	ldr	r3, [pc, #24]	; (80043b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	0a1b      	lsrs	r3, r3, #8
 80043a0:	2207      	movs	r2, #7
 80043a2:	4013      	ands	r3, r2
 80043a4:	4a04      	ldr	r2, [pc, #16]	; (80043b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80043a6:	5cd3      	ldrb	r3, [r2, r3]
 80043a8:	40d9      	lsrs	r1, r3
 80043aa:	000b      	movs	r3, r1
}    
 80043ac:	0018      	movs	r0, r3
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	46c0      	nop			; (mov r8, r8)
 80043b4:	40021000 	.word	0x40021000
 80043b8:	080095d0 	.word	0x080095d0

080043bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b086      	sub	sp, #24
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80043c4:	2300      	movs	r3, #0
 80043c6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80043c8:	2300      	movs	r3, #0
 80043ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	2380      	movs	r3, #128	; 0x80
 80043d2:	025b      	lsls	r3, r3, #9
 80043d4:	4013      	ands	r3, r2
 80043d6:	d100      	bne.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80043d8:	e08e      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80043da:	2017      	movs	r0, #23
 80043dc:	183b      	adds	r3, r7, r0
 80043de:	2200      	movs	r2, #0
 80043e0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043e2:	4b57      	ldr	r3, [pc, #348]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80043e4:	69da      	ldr	r2, [r3, #28]
 80043e6:	2380      	movs	r3, #128	; 0x80
 80043e8:	055b      	lsls	r3, r3, #21
 80043ea:	4013      	ands	r3, r2
 80043ec:	d110      	bne.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80043ee:	4b54      	ldr	r3, [pc, #336]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80043f0:	69da      	ldr	r2, [r3, #28]
 80043f2:	4b53      	ldr	r3, [pc, #332]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80043f4:	2180      	movs	r1, #128	; 0x80
 80043f6:	0549      	lsls	r1, r1, #21
 80043f8:	430a      	orrs	r2, r1
 80043fa:	61da      	str	r2, [r3, #28]
 80043fc:	4b50      	ldr	r3, [pc, #320]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80043fe:	69da      	ldr	r2, [r3, #28]
 8004400:	2380      	movs	r3, #128	; 0x80
 8004402:	055b      	lsls	r3, r3, #21
 8004404:	4013      	ands	r3, r2
 8004406:	60bb      	str	r3, [r7, #8]
 8004408:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800440a:	183b      	adds	r3, r7, r0
 800440c:	2201      	movs	r2, #1
 800440e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004410:	4b4c      	ldr	r3, [pc, #304]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	2380      	movs	r3, #128	; 0x80
 8004416:	005b      	lsls	r3, r3, #1
 8004418:	4013      	ands	r3, r2
 800441a:	d11a      	bne.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800441c:	4b49      	ldr	r3, [pc, #292]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	4b48      	ldr	r3, [pc, #288]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004422:	2180      	movs	r1, #128	; 0x80
 8004424:	0049      	lsls	r1, r1, #1
 8004426:	430a      	orrs	r2, r1
 8004428:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800442a:	f7fe f905 	bl	8002638 <HAL_GetTick>
 800442e:	0003      	movs	r3, r0
 8004430:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004432:	e008      	b.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004434:	f7fe f900 	bl	8002638 <HAL_GetTick>
 8004438:	0002      	movs	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b64      	cmp	r3, #100	; 0x64
 8004440:	d901      	bls.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e077      	b.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004446:	4b3f      	ldr	r3, [pc, #252]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	2380      	movs	r3, #128	; 0x80
 800444c:	005b      	lsls	r3, r3, #1
 800444e:	4013      	ands	r3, r2
 8004450:	d0f0      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004452:	4b3b      	ldr	r3, [pc, #236]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004454:	6a1a      	ldr	r2, [r3, #32]
 8004456:	23c0      	movs	r3, #192	; 0xc0
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	4013      	ands	r3, r2
 800445c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d034      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	23c0      	movs	r3, #192	; 0xc0
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	4013      	ands	r3, r2
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	429a      	cmp	r2, r3
 8004472:	d02c      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004474:	4b32      	ldr	r3, [pc, #200]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004476:	6a1b      	ldr	r3, [r3, #32]
 8004478:	4a33      	ldr	r2, [pc, #204]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800447a:	4013      	ands	r3, r2
 800447c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800447e:	4b30      	ldr	r3, [pc, #192]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004480:	6a1a      	ldr	r2, [r3, #32]
 8004482:	4b2f      	ldr	r3, [pc, #188]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004484:	2180      	movs	r1, #128	; 0x80
 8004486:	0249      	lsls	r1, r1, #9
 8004488:	430a      	orrs	r2, r1
 800448a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800448c:	4b2c      	ldr	r3, [pc, #176]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800448e:	6a1a      	ldr	r2, [r3, #32]
 8004490:	4b2b      	ldr	r3, [pc, #172]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004492:	492e      	ldr	r1, [pc, #184]	; (800454c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004494:	400a      	ands	r2, r1
 8004496:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004498:	4b29      	ldr	r3, [pc, #164]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800449a:	68fa      	ldr	r2, [r7, #12]
 800449c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2201      	movs	r2, #1
 80044a2:	4013      	ands	r3, r2
 80044a4:	d013      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a6:	f7fe f8c7 	bl	8002638 <HAL_GetTick>
 80044aa:	0003      	movs	r3, r0
 80044ac:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ae:	e009      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044b0:	f7fe f8c2 	bl	8002638 <HAL_GetTick>
 80044b4:	0002      	movs	r2, r0
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	4a25      	ldr	r2, [pc, #148]	; (8004550 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d901      	bls.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e038      	b.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044c4:	4b1e      	ldr	r3, [pc, #120]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	2202      	movs	r2, #2
 80044ca:	4013      	ands	r3, r2
 80044cc:	d0f0      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044ce:	4b1c      	ldr	r3, [pc, #112]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80044d0:	6a1b      	ldr	r3, [r3, #32]
 80044d2:	4a1d      	ldr	r2, [pc, #116]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80044d4:	4013      	ands	r3, r2
 80044d6:	0019      	movs	r1, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685a      	ldr	r2, [r3, #4]
 80044dc:	4b18      	ldr	r3, [pc, #96]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80044de:	430a      	orrs	r2, r1
 80044e0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80044e2:	2317      	movs	r3, #23
 80044e4:	18fb      	adds	r3, r7, r3
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d105      	bne.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044ec:	4b14      	ldr	r3, [pc, #80]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80044ee:	69da      	ldr	r2, [r3, #28]
 80044f0:	4b13      	ldr	r3, [pc, #76]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80044f2:	4918      	ldr	r1, [pc, #96]	; (8004554 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80044f4:	400a      	ands	r2, r1
 80044f6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2201      	movs	r2, #1
 80044fe:	4013      	ands	r3, r2
 8004500:	d009      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004502:	4b0f      	ldr	r3, [pc, #60]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004506:	2203      	movs	r2, #3
 8004508:	4393      	bics	r3, r2
 800450a:	0019      	movs	r1, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	689a      	ldr	r2, [r3, #8]
 8004510:	4b0b      	ldr	r3, [pc, #44]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004512:	430a      	orrs	r2, r1
 8004514:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	2220      	movs	r2, #32
 800451c:	4013      	ands	r3, r2
 800451e:	d009      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004520:	4b07      	ldr	r3, [pc, #28]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004524:	2210      	movs	r2, #16
 8004526:	4393      	bics	r3, r2
 8004528:	0019      	movs	r1, r3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	68da      	ldr	r2, [r3, #12]
 800452e:	4b04      	ldr	r3, [pc, #16]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004530:	430a      	orrs	r2, r1
 8004532:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004534:	2300      	movs	r3, #0
}
 8004536:	0018      	movs	r0, r3
 8004538:	46bd      	mov	sp, r7
 800453a:	b006      	add	sp, #24
 800453c:	bd80      	pop	{r7, pc}
 800453e:	46c0      	nop			; (mov r8, r8)
 8004540:	40021000 	.word	0x40021000
 8004544:	40007000 	.word	0x40007000
 8004548:	fffffcff 	.word	0xfffffcff
 800454c:	fffeffff 	.word	0xfffeffff
 8004550:	00001388 	.word	0x00001388
 8004554:	efffffff 	.word	0xefffffff

08004558 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d101      	bne.n	800456a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e044      	b.n	80045f4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800456e:	2b00      	cmp	r3, #0
 8004570:	d107      	bne.n	8004582 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2274      	movs	r2, #116	; 0x74
 8004576:	2100      	movs	r1, #0
 8004578:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	0018      	movs	r0, r3
 800457e:	f7fd fde9 	bl	8002154 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2224      	movs	r2, #36	; 0x24
 8004586:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2101      	movs	r1, #1
 8004594:	438a      	bics	r2, r1
 8004596:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	0018      	movs	r0, r3
 800459c:	f000 f9f2 	bl	8004984 <UART_SetConfig>
 80045a0:	0003      	movs	r3, r0
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d101      	bne.n	80045aa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e024      	b.n	80045f4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	0018      	movs	r0, r3
 80045b6:	f000 fb25 	bl	8004c04 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	490d      	ldr	r1, [pc, #52]	; (80045fc <HAL_UART_Init+0xa4>)
 80045c6:	400a      	ands	r2, r1
 80045c8:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2108      	movs	r1, #8
 80045d6:	438a      	bics	r2, r1
 80045d8:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	2101      	movs	r1, #1
 80045e6:	430a      	orrs	r2, r1
 80045e8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	0018      	movs	r0, r3
 80045ee:	f000 fbbd 	bl	8004d6c <UART_CheckIdleState>
 80045f2:	0003      	movs	r3, r0
}
 80045f4:	0018      	movs	r0, r3
 80045f6:	46bd      	mov	sp, r7
 80045f8:	b002      	add	sp, #8
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	fffff7ff 	.word	0xfffff7ff

08004600 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d101      	bne.n	8004612 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e02c      	b.n	800466c <HAL_UART_DeInit+0x6c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2224      	movs	r2, #36	; 0x24
 8004616:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	2101      	movs	r1, #1
 8004624:	438a      	bics	r2, r1
 8004626:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2200      	movs	r2, #0
 800462e:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2200      	movs	r2, #0
 8004636:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2200      	movs	r2, #0
 800463e:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	0018      	movs	r0, r3
 8004644:	f7fd fe62 	bl	800230c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2280      	movs	r2, #128	; 0x80
 800464c:	2100      	movs	r1, #0
 800464e:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2274      	movs	r2, #116	; 0x74
 8004666:	2100      	movs	r1, #0
 8004668:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800466a:	2300      	movs	r3, #0
}
 800466c:	0018      	movs	r0, r3
 800466e:	46bd      	mov	sp, r7
 8004670:	b002      	add	sp, #8
 8004672:	bd80      	pop	{r7, pc}

08004674 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b08a      	sub	sp, #40	; 0x28
 8004678:	af02      	add	r7, sp, #8
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	603b      	str	r3, [r7, #0]
 8004680:	1dbb      	adds	r3, r7, #6
 8004682:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004688:	2b20      	cmp	r3, #32
 800468a:	d000      	beq.n	800468e <HAL_UART_Transmit+0x1a>
 800468c:	e096      	b.n	80047bc <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d003      	beq.n	800469c <HAL_UART_Transmit+0x28>
 8004694:	1dbb      	adds	r3, r7, #6
 8004696:	881b      	ldrh	r3, [r3, #0]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d101      	bne.n	80046a0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e08e      	b.n	80047be <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	689a      	ldr	r2, [r3, #8]
 80046a4:	2380      	movs	r3, #128	; 0x80
 80046a6:	015b      	lsls	r3, r3, #5
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d109      	bne.n	80046c0 <HAL_UART_Transmit+0x4c>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d105      	bne.n	80046c0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	2201      	movs	r2, #1
 80046b8:	4013      	ands	r3, r2
 80046ba:	d001      	beq.n	80046c0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e07e      	b.n	80047be <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2274      	movs	r2, #116	; 0x74
 80046c4:	5c9b      	ldrb	r3, [r3, r2]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d101      	bne.n	80046ce <HAL_UART_Transmit+0x5a>
 80046ca:	2302      	movs	r3, #2
 80046cc:	e077      	b.n	80047be <HAL_UART_Transmit+0x14a>
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2274      	movs	r2, #116	; 0x74
 80046d2:	2101      	movs	r1, #1
 80046d4:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2280      	movs	r2, #128	; 0x80
 80046da:	2100      	movs	r1, #0
 80046dc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2221      	movs	r2, #33	; 0x21
 80046e2:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046e4:	f7fd ffa8 	bl	8002638 <HAL_GetTick>
 80046e8:	0003      	movs	r3, r0
 80046ea:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	1dba      	adds	r2, r7, #6
 80046f0:	2150      	movs	r1, #80	; 0x50
 80046f2:	8812      	ldrh	r2, [r2, #0]
 80046f4:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	1dba      	adds	r2, r7, #6
 80046fa:	2152      	movs	r1, #82	; 0x52
 80046fc:	8812      	ldrh	r2, [r2, #0]
 80046fe:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	689a      	ldr	r2, [r3, #8]
 8004704:	2380      	movs	r3, #128	; 0x80
 8004706:	015b      	lsls	r3, r3, #5
 8004708:	429a      	cmp	r2, r3
 800470a:	d108      	bne.n	800471e <HAL_UART_Transmit+0xaa>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	691b      	ldr	r3, [r3, #16]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d104      	bne.n	800471e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8004714:	2300      	movs	r3, #0
 8004716:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	61bb      	str	r3, [r7, #24]
 800471c:	e003      	b.n	8004726 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004722:	2300      	movs	r3, #0
 8004724:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2274      	movs	r2, #116	; 0x74
 800472a:	2100      	movs	r1, #0
 800472c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800472e:	e02d      	b.n	800478c <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004730:	697a      	ldr	r2, [r7, #20]
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	0013      	movs	r3, r2
 800473a:	2200      	movs	r2, #0
 800473c:	2180      	movs	r1, #128	; 0x80
 800473e:	f000 fb5d 	bl	8004dfc <UART_WaitOnFlagUntilTimeout>
 8004742:	1e03      	subs	r3, r0, #0
 8004744:	d001      	beq.n	800474a <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e039      	b.n	80047be <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d10b      	bne.n	8004768 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	881a      	ldrh	r2, [r3, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	05d2      	lsls	r2, r2, #23
 800475a:	0dd2      	lsrs	r2, r2, #23
 800475c:	b292      	uxth	r2, r2
 800475e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	3302      	adds	r3, #2
 8004764:	61bb      	str	r3, [r7, #24]
 8004766:	e008      	b.n	800477a <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	781a      	ldrb	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	b292      	uxth	r2, r2
 8004772:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	3301      	adds	r3, #1
 8004778:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2252      	movs	r2, #82	; 0x52
 800477e:	5a9b      	ldrh	r3, [r3, r2]
 8004780:	b29b      	uxth	r3, r3
 8004782:	3b01      	subs	r3, #1
 8004784:	b299      	uxth	r1, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2252      	movs	r2, #82	; 0x52
 800478a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2252      	movs	r2, #82	; 0x52
 8004790:	5a9b      	ldrh	r3, [r3, r2]
 8004792:	b29b      	uxth	r3, r3
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1cb      	bne.n	8004730 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004798:	697a      	ldr	r2, [r7, #20]
 800479a:	68f8      	ldr	r0, [r7, #12]
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	9300      	str	r3, [sp, #0]
 80047a0:	0013      	movs	r3, r2
 80047a2:	2200      	movs	r2, #0
 80047a4:	2140      	movs	r1, #64	; 0x40
 80047a6:	f000 fb29 	bl	8004dfc <UART_WaitOnFlagUntilTimeout>
 80047aa:	1e03      	subs	r3, r0, #0
 80047ac:	d001      	beq.n	80047b2 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e005      	b.n	80047be <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2220      	movs	r2, #32
 80047b6:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80047b8:	2300      	movs	r3, #0
 80047ba:	e000      	b.n	80047be <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80047bc:	2302      	movs	r3, #2
  }
}
 80047be:	0018      	movs	r0, r3
 80047c0:	46bd      	mov	sp, r7
 80047c2:	b008      	add	sp, #32
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b084      	sub	sp, #16
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	60f8      	str	r0, [r7, #12]
 80047ce:	60b9      	str	r1, [r7, #8]
 80047d0:	1dbb      	adds	r3, r7, #6
 80047d2:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047d8:	2b20      	cmp	r3, #32
 80047da:	d13f      	bne.n	800485c <HAL_UART_Receive_DMA+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d003      	beq.n	80047ea <HAL_UART_Receive_DMA+0x24>
 80047e2:	1dbb      	adds	r3, r7, #6
 80047e4:	881b      	ldrh	r3, [r3, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d101      	bne.n	80047ee <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e037      	b.n	800485e <HAL_UART_Receive_DMA+0x98>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	689a      	ldr	r2, [r3, #8]
 80047f2:	2380      	movs	r3, #128	; 0x80
 80047f4:	015b      	lsls	r3, r3, #5
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d109      	bne.n	800480e <HAL_UART_Receive_DMA+0x48>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d105      	bne.n	800480e <HAL_UART_Receive_DMA+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2201      	movs	r2, #1
 8004806:	4013      	ands	r3, r2
 8004808:	d001      	beq.n	800480e <HAL_UART_Receive_DMA+0x48>
      {
        return  HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e027      	b.n	800485e <HAL_UART_Receive_DMA+0x98>
      }
    }

    __HAL_LOCK(huart);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2274      	movs	r2, #116	; 0x74
 8004812:	5c9b      	ldrb	r3, [r3, r2]
 8004814:	2b01      	cmp	r3, #1
 8004816:	d101      	bne.n	800481c <HAL_UART_Receive_DMA+0x56>
 8004818:	2302      	movs	r3, #2
 800481a:	e020      	b.n	800485e <HAL_UART_Receive_DMA+0x98>
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2274      	movs	r2, #116	; 0x74
 8004820:	2101      	movs	r1, #1
 8004822:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	685a      	ldr	r2, [r3, #4]
 8004830:	2380      	movs	r3, #128	; 0x80
 8004832:	041b      	lsls	r3, r3, #16
 8004834:	4013      	ands	r3, r2
 8004836:	d008      	beq.n	800484a <HAL_UART_Receive_DMA+0x84>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2180      	movs	r1, #128	; 0x80
 8004844:	04c9      	lsls	r1, r1, #19
 8004846:	430a      	orrs	r2, r1
 8004848:	601a      	str	r2, [r3, #0]
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 800484a:	1dbb      	adds	r3, r7, #6
 800484c:	881a      	ldrh	r2, [r3, #0]
 800484e:	68b9      	ldr	r1, [r7, #8]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	0018      	movs	r0, r3
 8004854:	f000 fb50 	bl	8004ef8 <UART_Start_Receive_DMA>
 8004858:	0003      	movs	r3, r0
 800485a:	e000      	b.n	800485e <HAL_UART_Receive_DMA+0x98>
  }
  else
  {
    return HAL_BUSY;
 800485c:	2302      	movs	r3, #2
  }
}
 800485e:	0018      	movs	r0, r3
 8004860:	46bd      	mov	sp, r7
 8004862:	b004      	add	sp, #16
 8004864:	bd80      	pop	{r7, pc}
	...

08004868 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	492f      	ldr	r1, [pc, #188]	; (8004938 <HAL_UART_AbortReceive+0xd0>)
 800487c:	400a      	ands	r2, r1
 800487e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689a      	ldr	r2, [r3, #8]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2101      	movs	r1, #1
 800488c:	438a      	bics	r2, r1
 800488e:	609a      	str	r2, [r3, #8]

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004894:	2b01      	cmp	r3, #1
 8004896:	d107      	bne.n	80048a8 <HAL_UART_AbortReceive+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2110      	movs	r1, #16
 80048a4:	438a      	bics	r2, r1
 80048a6:	601a      	str	r2, [r3, #0]
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	2240      	movs	r2, #64	; 0x40
 80048b0:	4013      	ands	r3, r2
 80048b2:	2b40      	cmp	r3, #64	; 0x40
 80048b4:	d124      	bne.n	8004900 <HAL_UART_AbortReceive+0x98>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	689a      	ldr	r2, [r3, #8]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2140      	movs	r1, #64	; 0x40
 80048c2:	438a      	bics	r2, r1
 80048c4:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d018      	beq.n	8004900 <HAL_UART_AbortReceive+0x98>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048d2:	2200      	movs	r2, #0
 80048d4:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048da:	0018      	movs	r0, r3
 80048dc:	f7fe f8af 	bl	8002a3e <HAL_DMA_Abort>
 80048e0:	1e03      	subs	r3, r0, #0
 80048e2:	d00d      	beq.n	8004900 <HAL_UART_AbortReceive+0x98>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e8:	0018      	movs	r0, r3
 80048ea:	f7fe f982 	bl	8002bf2 <HAL_DMA_GetError>
 80048ee:	0003      	movs	r3, r0
 80048f0:	2b20      	cmp	r3, #32
 80048f2:	d105      	bne.n	8004900 <HAL_UART_AbortReceive+0x98>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2280      	movs	r2, #128	; 0x80
 80048f8:	2110      	movs	r1, #16
 80048fa:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 80048fc:	2303      	movs	r3, #3
 80048fe:	e016      	b.n	800492e <HAL_UART_AbortReceive+0xc6>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	225a      	movs	r2, #90	; 0x5a
 8004904:	2100      	movs	r1, #0
 8004906:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	220f      	movs	r2, #15
 800490e:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	699a      	ldr	r2, [r3, #24]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2108      	movs	r1, #8
 800491c:	430a      	orrs	r2, r1
 800491e:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2220      	movs	r2, #32
 8004924:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	661a      	str	r2, [r3, #96]	; 0x60

  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	0018      	movs	r0, r3
 8004930:	46bd      	mov	sp, r7
 8004932:	b002      	add	sp, #8
 8004934:	bd80      	pop	{r7, pc}
 8004936:	46c0      	nop			; (mov r8, r8)
 8004938:	fffffedf 	.word	0xfffffedf

0800493c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b082      	sub	sp, #8
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004944:	46c0      	nop			; (mov r8, r8)
 8004946:	46bd      	mov	sp, r7
 8004948:	b002      	add	sp, #8
 800494a:	bd80      	pop	{r7, pc}

0800494c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004954:	46c0      	nop			; (mov r8, r8)
 8004956:	46bd      	mov	sp, r7
 8004958:	b002      	add	sp, #8
 800495a:	bd80      	pop	{r7, pc}

0800495c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004964:	46c0      	nop			; (mov r8, r8)
 8004966:	46bd      	mov	sp, r7
 8004968:	b002      	add	sp, #8
 800496a:	bd80      	pop	{r7, pc}

0800496c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	000a      	movs	r2, r1
 8004976:	1cbb      	adds	r3, r7, #2
 8004978:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800497a:	46c0      	nop			; (mov r8, r8)
 800497c:	46bd      	mov	sp, r7
 800497e:	b002      	add	sp, #8
 8004980:	bd80      	pop	{r7, pc}
	...

08004984 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b088      	sub	sp, #32
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800498c:	231e      	movs	r3, #30
 800498e:	18fb      	adds	r3, r7, r3
 8004990:	2200      	movs	r2, #0
 8004992:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689a      	ldr	r2, [r3, #8]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	431a      	orrs	r2, r3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	695b      	ldr	r3, [r3, #20]
 80049a2:	431a      	orrs	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	69db      	ldr	r3, [r3, #28]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a8d      	ldr	r2, [pc, #564]	; (8004be8 <UART_SetConfig+0x264>)
 80049b4:	4013      	ands	r3, r2
 80049b6:	0019      	movs	r1, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	697a      	ldr	r2, [r7, #20]
 80049be:	430a      	orrs	r2, r1
 80049c0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	4a88      	ldr	r2, [pc, #544]	; (8004bec <UART_SetConfig+0x268>)
 80049ca:	4013      	ands	r3, r2
 80049cc:	0019      	movs	r1, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	68da      	ldr	r2, [r3, #12]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	430a      	orrs	r2, r1
 80049d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	699b      	ldr	r3, [r3, #24]
 80049de:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	4a7f      	ldr	r2, [pc, #508]	; (8004bf0 <UART_SetConfig+0x26c>)
 80049f2:	4013      	ands	r3, r2
 80049f4:	0019      	movs	r1, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	430a      	orrs	r2, r1
 80049fe:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a7b      	ldr	r2, [pc, #492]	; (8004bf4 <UART_SetConfig+0x270>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d127      	bne.n	8004a5a <UART_SetConfig+0xd6>
 8004a0a:	4b7b      	ldr	r3, [pc, #492]	; (8004bf8 <UART_SetConfig+0x274>)
 8004a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a0e:	2203      	movs	r2, #3
 8004a10:	4013      	ands	r3, r2
 8004a12:	2b03      	cmp	r3, #3
 8004a14:	d00d      	beq.n	8004a32 <UART_SetConfig+0xae>
 8004a16:	d81b      	bhi.n	8004a50 <UART_SetConfig+0xcc>
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d014      	beq.n	8004a46 <UART_SetConfig+0xc2>
 8004a1c:	d818      	bhi.n	8004a50 <UART_SetConfig+0xcc>
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d002      	beq.n	8004a28 <UART_SetConfig+0xa4>
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d00a      	beq.n	8004a3c <UART_SetConfig+0xb8>
 8004a26:	e013      	b.n	8004a50 <UART_SetConfig+0xcc>
 8004a28:	231f      	movs	r3, #31
 8004a2a:	18fb      	adds	r3, r7, r3
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	701a      	strb	r2, [r3, #0]
 8004a30:	e021      	b.n	8004a76 <UART_SetConfig+0xf2>
 8004a32:	231f      	movs	r3, #31
 8004a34:	18fb      	adds	r3, r7, r3
 8004a36:	2202      	movs	r2, #2
 8004a38:	701a      	strb	r2, [r3, #0]
 8004a3a:	e01c      	b.n	8004a76 <UART_SetConfig+0xf2>
 8004a3c:	231f      	movs	r3, #31
 8004a3e:	18fb      	adds	r3, r7, r3
 8004a40:	2204      	movs	r2, #4
 8004a42:	701a      	strb	r2, [r3, #0]
 8004a44:	e017      	b.n	8004a76 <UART_SetConfig+0xf2>
 8004a46:	231f      	movs	r3, #31
 8004a48:	18fb      	adds	r3, r7, r3
 8004a4a:	2208      	movs	r2, #8
 8004a4c:	701a      	strb	r2, [r3, #0]
 8004a4e:	e012      	b.n	8004a76 <UART_SetConfig+0xf2>
 8004a50:	231f      	movs	r3, #31
 8004a52:	18fb      	adds	r3, r7, r3
 8004a54:	2210      	movs	r2, #16
 8004a56:	701a      	strb	r2, [r3, #0]
 8004a58:	e00d      	b.n	8004a76 <UART_SetConfig+0xf2>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a67      	ldr	r2, [pc, #412]	; (8004bfc <UART_SetConfig+0x278>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d104      	bne.n	8004a6e <UART_SetConfig+0xea>
 8004a64:	231f      	movs	r3, #31
 8004a66:	18fb      	adds	r3, r7, r3
 8004a68:	2200      	movs	r2, #0
 8004a6a:	701a      	strb	r2, [r3, #0]
 8004a6c:	e003      	b.n	8004a76 <UART_SetConfig+0xf2>
 8004a6e:	231f      	movs	r3, #31
 8004a70:	18fb      	adds	r3, r7, r3
 8004a72:	2210      	movs	r2, #16
 8004a74:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	69da      	ldr	r2, [r3, #28]
 8004a7a:	2380      	movs	r3, #128	; 0x80
 8004a7c:	021b      	lsls	r3, r3, #8
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d15d      	bne.n	8004b3e <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8004a82:	231f      	movs	r3, #31
 8004a84:	18fb      	adds	r3, r7, r3
 8004a86:	781b      	ldrb	r3, [r3, #0]
 8004a88:	2b08      	cmp	r3, #8
 8004a8a:	d015      	beq.n	8004ab8 <UART_SetConfig+0x134>
 8004a8c:	dc18      	bgt.n	8004ac0 <UART_SetConfig+0x13c>
 8004a8e:	2b04      	cmp	r3, #4
 8004a90:	d00d      	beq.n	8004aae <UART_SetConfig+0x12a>
 8004a92:	dc15      	bgt.n	8004ac0 <UART_SetConfig+0x13c>
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d002      	beq.n	8004a9e <UART_SetConfig+0x11a>
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d005      	beq.n	8004aa8 <UART_SetConfig+0x124>
 8004a9c:	e010      	b.n	8004ac0 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a9e:	f7ff fc77 	bl	8004390 <HAL_RCC_GetPCLK1Freq>
 8004aa2:	0003      	movs	r3, r0
 8004aa4:	61bb      	str	r3, [r7, #24]
        break;
 8004aa6:	e012      	b.n	8004ace <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004aa8:	4b55      	ldr	r3, [pc, #340]	; (8004c00 <UART_SetConfig+0x27c>)
 8004aaa:	61bb      	str	r3, [r7, #24]
        break;
 8004aac:	e00f      	b.n	8004ace <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004aae:	f7ff fc01 	bl	80042b4 <HAL_RCC_GetSysClockFreq>
 8004ab2:	0003      	movs	r3, r0
 8004ab4:	61bb      	str	r3, [r7, #24]
        break;
 8004ab6:	e00a      	b.n	8004ace <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ab8:	2380      	movs	r3, #128	; 0x80
 8004aba:	021b      	lsls	r3, r3, #8
 8004abc:	61bb      	str	r3, [r7, #24]
        break;
 8004abe:	e006      	b.n	8004ace <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004ac4:	231e      	movs	r3, #30
 8004ac6:	18fb      	adds	r3, r7, r3
 8004ac8:	2201      	movs	r2, #1
 8004aca:	701a      	strb	r2, [r3, #0]
        break;
 8004acc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d100      	bne.n	8004ad6 <UART_SetConfig+0x152>
 8004ad4:	e07b      	b.n	8004bce <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ad6:	69bb      	ldr	r3, [r7, #24]
 8004ad8:	005a      	lsls	r2, r3, #1
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	085b      	lsrs	r3, r3, #1
 8004ae0:	18d2      	adds	r2, r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	0019      	movs	r1, r3
 8004ae8:	0010      	movs	r0, r2
 8004aea:	f7fb fb1f 	bl	800012c <__udivsi3>
 8004aee:	0003      	movs	r3, r0
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	2b0f      	cmp	r3, #15
 8004af8:	d91c      	bls.n	8004b34 <UART_SetConfig+0x1b0>
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	2380      	movs	r3, #128	; 0x80
 8004afe:	025b      	lsls	r3, r3, #9
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d217      	bcs.n	8004b34 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	b29a      	uxth	r2, r3
 8004b08:	200e      	movs	r0, #14
 8004b0a:	183b      	adds	r3, r7, r0
 8004b0c:	210f      	movs	r1, #15
 8004b0e:	438a      	bics	r2, r1
 8004b10:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	085b      	lsrs	r3, r3, #1
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	2207      	movs	r2, #7
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	b299      	uxth	r1, r3
 8004b1e:	183b      	adds	r3, r7, r0
 8004b20:	183a      	adds	r2, r7, r0
 8004b22:	8812      	ldrh	r2, [r2, #0]
 8004b24:	430a      	orrs	r2, r1
 8004b26:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	183a      	adds	r2, r7, r0
 8004b2e:	8812      	ldrh	r2, [r2, #0]
 8004b30:	60da      	str	r2, [r3, #12]
 8004b32:	e04c      	b.n	8004bce <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8004b34:	231e      	movs	r3, #30
 8004b36:	18fb      	adds	r3, r7, r3
 8004b38:	2201      	movs	r2, #1
 8004b3a:	701a      	strb	r2, [r3, #0]
 8004b3c:	e047      	b.n	8004bce <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b3e:	231f      	movs	r3, #31
 8004b40:	18fb      	adds	r3, r7, r3
 8004b42:	781b      	ldrb	r3, [r3, #0]
 8004b44:	2b08      	cmp	r3, #8
 8004b46:	d015      	beq.n	8004b74 <UART_SetConfig+0x1f0>
 8004b48:	dc18      	bgt.n	8004b7c <UART_SetConfig+0x1f8>
 8004b4a:	2b04      	cmp	r3, #4
 8004b4c:	d00d      	beq.n	8004b6a <UART_SetConfig+0x1e6>
 8004b4e:	dc15      	bgt.n	8004b7c <UART_SetConfig+0x1f8>
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d002      	beq.n	8004b5a <UART_SetConfig+0x1d6>
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d005      	beq.n	8004b64 <UART_SetConfig+0x1e0>
 8004b58:	e010      	b.n	8004b7c <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b5a:	f7ff fc19 	bl	8004390 <HAL_RCC_GetPCLK1Freq>
 8004b5e:	0003      	movs	r3, r0
 8004b60:	61bb      	str	r3, [r7, #24]
        break;
 8004b62:	e012      	b.n	8004b8a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b64:	4b26      	ldr	r3, [pc, #152]	; (8004c00 <UART_SetConfig+0x27c>)
 8004b66:	61bb      	str	r3, [r7, #24]
        break;
 8004b68:	e00f      	b.n	8004b8a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b6a:	f7ff fba3 	bl	80042b4 <HAL_RCC_GetSysClockFreq>
 8004b6e:	0003      	movs	r3, r0
 8004b70:	61bb      	str	r3, [r7, #24]
        break;
 8004b72:	e00a      	b.n	8004b8a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b74:	2380      	movs	r3, #128	; 0x80
 8004b76:	021b      	lsls	r3, r3, #8
 8004b78:	61bb      	str	r3, [r7, #24]
        break;
 8004b7a:	e006      	b.n	8004b8a <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004b80:	231e      	movs	r3, #30
 8004b82:	18fb      	adds	r3, r7, r3
 8004b84:	2201      	movs	r2, #1
 8004b86:	701a      	strb	r2, [r3, #0]
        break;
 8004b88:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d01e      	beq.n	8004bce <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	085a      	lsrs	r2, r3, #1
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	18d2      	adds	r2, r2, r3
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	0019      	movs	r1, r3
 8004ba0:	0010      	movs	r0, r2
 8004ba2:	f7fb fac3 	bl	800012c <__udivsi3>
 8004ba6:	0003      	movs	r3, r0
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	2b0f      	cmp	r3, #15
 8004bb0:	d909      	bls.n	8004bc6 <UART_SetConfig+0x242>
 8004bb2:	693a      	ldr	r2, [r7, #16]
 8004bb4:	2380      	movs	r3, #128	; 0x80
 8004bb6:	025b      	lsls	r3, r3, #9
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d204      	bcs.n	8004bc6 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	693a      	ldr	r2, [r7, #16]
 8004bc2:	60da      	str	r2, [r3, #12]
 8004bc4:	e003      	b.n	8004bce <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8004bc6:	231e      	movs	r3, #30
 8004bc8:	18fb      	adds	r3, r7, r3
 8004bca:	2201      	movs	r2, #1
 8004bcc:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004bda:	231e      	movs	r3, #30
 8004bdc:	18fb      	adds	r3, r7, r3
 8004bde:	781b      	ldrb	r3, [r3, #0]
}
 8004be0:	0018      	movs	r0, r3
 8004be2:	46bd      	mov	sp, r7
 8004be4:	b008      	add	sp, #32
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	ffff69f3 	.word	0xffff69f3
 8004bec:	ffffcfff 	.word	0xffffcfff
 8004bf0:	fffff4ff 	.word	0xfffff4ff
 8004bf4:	40013800 	.word	0x40013800
 8004bf8:	40021000 	.word	0x40021000
 8004bfc:	40004400 	.word	0x40004400
 8004c00:	007a1200 	.word	0x007a1200

08004c04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b082      	sub	sp, #8
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c10:	2201      	movs	r2, #1
 8004c12:	4013      	ands	r3, r2
 8004c14:	d00b      	beq.n	8004c2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	4a4a      	ldr	r2, [pc, #296]	; (8004d48 <UART_AdvFeatureConfig+0x144>)
 8004c1e:	4013      	ands	r3, r2
 8004c20:	0019      	movs	r1, r3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c32:	2202      	movs	r2, #2
 8004c34:	4013      	ands	r3, r2
 8004c36:	d00b      	beq.n	8004c50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	4a43      	ldr	r2, [pc, #268]	; (8004d4c <UART_AdvFeatureConfig+0x148>)
 8004c40:	4013      	ands	r3, r2
 8004c42:	0019      	movs	r1, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c54:	2204      	movs	r2, #4
 8004c56:	4013      	ands	r3, r2
 8004c58:	d00b      	beq.n	8004c72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	4a3b      	ldr	r2, [pc, #236]	; (8004d50 <UART_AdvFeatureConfig+0x14c>)
 8004c62:	4013      	ands	r3, r2
 8004c64:	0019      	movs	r1, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c76:	2208      	movs	r2, #8
 8004c78:	4013      	ands	r3, r2
 8004c7a:	d00b      	beq.n	8004c94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	4a34      	ldr	r2, [pc, #208]	; (8004d54 <UART_AdvFeatureConfig+0x150>)
 8004c84:	4013      	ands	r3, r2
 8004c86:	0019      	movs	r1, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	430a      	orrs	r2, r1
 8004c92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c98:	2210      	movs	r2, #16
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	d00b      	beq.n	8004cb6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	4a2c      	ldr	r2, [pc, #176]	; (8004d58 <UART_AdvFeatureConfig+0x154>)
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	0019      	movs	r1, r3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	430a      	orrs	r2, r1
 8004cb4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cba:	2220      	movs	r2, #32
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	d00b      	beq.n	8004cd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	4a25      	ldr	r2, [pc, #148]	; (8004d5c <UART_AdvFeatureConfig+0x158>)
 8004cc8:	4013      	ands	r3, r2
 8004cca:	0019      	movs	r1, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	430a      	orrs	r2, r1
 8004cd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cdc:	2240      	movs	r2, #64	; 0x40
 8004cde:	4013      	ands	r3, r2
 8004ce0:	d01d      	beq.n	8004d1e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	4a1d      	ldr	r2, [pc, #116]	; (8004d60 <UART_AdvFeatureConfig+0x15c>)
 8004cea:	4013      	ands	r3, r2
 8004cec:	0019      	movs	r1, r3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cfe:	2380      	movs	r3, #128	; 0x80
 8004d00:	035b      	lsls	r3, r3, #13
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d10b      	bne.n	8004d1e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	4a15      	ldr	r2, [pc, #84]	; (8004d64 <UART_AdvFeatureConfig+0x160>)
 8004d0e:	4013      	ands	r3, r2
 8004d10:	0019      	movs	r1, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	430a      	orrs	r2, r1
 8004d1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d22:	2280      	movs	r2, #128	; 0x80
 8004d24:	4013      	ands	r3, r2
 8004d26:	d00b      	beq.n	8004d40 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	4a0e      	ldr	r2, [pc, #56]	; (8004d68 <UART_AdvFeatureConfig+0x164>)
 8004d30:	4013      	ands	r3, r2
 8004d32:	0019      	movs	r1, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	605a      	str	r2, [r3, #4]
  }
}
 8004d40:	46c0      	nop			; (mov r8, r8)
 8004d42:	46bd      	mov	sp, r7
 8004d44:	b002      	add	sp, #8
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	fffdffff 	.word	0xfffdffff
 8004d4c:	fffeffff 	.word	0xfffeffff
 8004d50:	fffbffff 	.word	0xfffbffff
 8004d54:	ffff7fff 	.word	0xffff7fff
 8004d58:	ffffefff 	.word	0xffffefff
 8004d5c:	ffffdfff 	.word	0xffffdfff
 8004d60:	ffefffff 	.word	0xffefffff
 8004d64:	ff9fffff 	.word	0xff9fffff
 8004d68:	fff7ffff 	.word	0xfff7ffff

08004d6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b086      	sub	sp, #24
 8004d70:	af02      	add	r7, sp, #8
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2280      	movs	r2, #128	; 0x80
 8004d78:	2100      	movs	r1, #0
 8004d7a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d7c:	f7fd fc5c 	bl	8002638 <HAL_GetTick>
 8004d80:	0003      	movs	r3, r0
 8004d82:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	2208      	movs	r2, #8
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	2b08      	cmp	r3, #8
 8004d90:	d10c      	bne.n	8004dac <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2280      	movs	r2, #128	; 0x80
 8004d96:	0391      	lsls	r1, r2, #14
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	4a17      	ldr	r2, [pc, #92]	; (8004df8 <UART_CheckIdleState+0x8c>)
 8004d9c:	9200      	str	r2, [sp, #0]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f000 f82c 	bl	8004dfc <UART_WaitOnFlagUntilTimeout>
 8004da4:	1e03      	subs	r3, r0, #0
 8004da6:	d001      	beq.n	8004dac <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e021      	b.n	8004df0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2204      	movs	r2, #4
 8004db4:	4013      	ands	r3, r2
 8004db6:	2b04      	cmp	r3, #4
 8004db8:	d10c      	bne.n	8004dd4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2280      	movs	r2, #128	; 0x80
 8004dbe:	03d1      	lsls	r1, r2, #15
 8004dc0:	6878      	ldr	r0, [r7, #4]
 8004dc2:	4a0d      	ldr	r2, [pc, #52]	; (8004df8 <UART_CheckIdleState+0x8c>)
 8004dc4:	9200      	str	r2, [sp, #0]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f000 f818 	bl	8004dfc <UART_WaitOnFlagUntilTimeout>
 8004dcc:	1e03      	subs	r3, r0, #0
 8004dce:	d001      	beq.n	8004dd4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dd0:	2303      	movs	r3, #3
 8004dd2:	e00d      	b.n	8004df0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2220      	movs	r2, #32
 8004dd8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2220      	movs	r2, #32
 8004dde:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2274      	movs	r2, #116	; 0x74
 8004dea:	2100      	movs	r1, #0
 8004dec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	0018      	movs	r0, r3
 8004df2:	46bd      	mov	sp, r7
 8004df4:	b004      	add	sp, #16
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	01ffffff 	.word	0x01ffffff

08004dfc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	603b      	str	r3, [r7, #0]
 8004e08:	1dfb      	adds	r3, r7, #7
 8004e0a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e0c:	e05e      	b.n	8004ecc <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	3301      	adds	r3, #1
 8004e12:	d05b      	beq.n	8004ecc <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e14:	f7fd fc10 	bl	8002638 <HAL_GetTick>
 8004e18:	0002      	movs	r2, r0
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	69ba      	ldr	r2, [r7, #24]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d302      	bcc.n	8004e2a <UART_WaitOnFlagUntilTimeout+0x2e>
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d11b      	bne.n	8004e62 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	492f      	ldr	r1, [pc, #188]	; (8004ef4 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8004e36:	400a      	ands	r2, r1
 8004e38:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	689a      	ldr	r2, [r3, #8]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2101      	movs	r1, #1
 8004e46:	438a      	bics	r2, r1
 8004e48:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2220      	movs	r2, #32
 8004e54:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2274      	movs	r2, #116	; 0x74
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e044      	b.n	8004eec <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2204      	movs	r2, #4
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	d02e      	beq.n	8004ecc <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	69da      	ldr	r2, [r3, #28]
 8004e74:	2380      	movs	r3, #128	; 0x80
 8004e76:	011b      	lsls	r3, r3, #4
 8004e78:	401a      	ands	r2, r3
 8004e7a:	2380      	movs	r3, #128	; 0x80
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d124      	bne.n	8004ecc <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	2280      	movs	r2, #128	; 0x80
 8004e88:	0112      	lsls	r2, r2, #4
 8004e8a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4917      	ldr	r1, [pc, #92]	; (8004ef4 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8004e98:	400a      	ands	r2, r1
 8004e9a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	689a      	ldr	r2, [r3, #8]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2101      	movs	r1, #1
 8004ea8:	438a      	bics	r2, r1
 8004eaa:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2220      	movs	r2, #32
 8004eb0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2280      	movs	r2, #128	; 0x80
 8004ebc:	2120      	movs	r1, #32
 8004ebe:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2274      	movs	r2, #116	; 0x74
 8004ec4:	2100      	movs	r1, #0
 8004ec6:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e00f      	b.n	8004eec <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	69db      	ldr	r3, [r3, #28]
 8004ed2:	68ba      	ldr	r2, [r7, #8]
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	68ba      	ldr	r2, [r7, #8]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	425a      	negs	r2, r3
 8004edc:	4153      	adcs	r3, r2
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	001a      	movs	r2, r3
 8004ee2:	1dfb      	adds	r3, r7, #7
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d091      	beq.n	8004e0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	0018      	movs	r0, r3
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	b004      	add	sp, #16
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	fffffe5f 	.word	0xfffffe5f

08004ef8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	1dbb      	adds	r3, r7, #6
 8004f04:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	1dba      	adds	r2, r7, #6
 8004f10:	2158      	movs	r1, #88	; 0x58
 8004f12:	8812      	ldrh	r2, [r2, #0]
 8004f14:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2280      	movs	r2, #128	; 0x80
 8004f1a:	2100      	movs	r1, #0
 8004f1c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2222      	movs	r2, #34	; 0x22
 8004f22:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d02b      	beq.n	8004f84 <UART_Start_Receive_DMA+0x8c>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f30:	4a25      	ldr	r2, [pc, #148]	; (8004fc8 <UART_Start_Receive_DMA+0xd0>)
 8004f32:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f38:	4a24      	ldr	r2, [pc, #144]	; (8004fcc <UART_Start_Receive_DMA+0xd4>)
 8004f3a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f40:	4a23      	ldr	r2, [pc, #140]	; (8004fd0 <UART_Start_Receive_DMA+0xd8>)
 8004f42:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f48:	2200      	movs	r2, #0
 8004f4a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	3324      	adds	r3, #36	; 0x24
 8004f56:	0019      	movs	r1, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f5c:	001a      	movs	r2, r3
 8004f5e:	1dbb      	adds	r3, r7, #6
 8004f60:	881b      	ldrh	r3, [r3, #0]
 8004f62:	f7fd fd06 	bl	8002972 <HAL_DMA_Start_IT>
 8004f66:	1e03      	subs	r3, r0, #0
 8004f68:	d00c      	beq.n	8004f84 <UART_Start_Receive_DMA+0x8c>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2280      	movs	r2, #128	; 0x80
 8004f6e:	2110      	movs	r1, #16
 8004f70:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2274      	movs	r2, #116	; 0x74
 8004f76:	2100      	movs	r1, #0
 8004f78:	5499      	strb	r1, [r3, r2]

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2220      	movs	r2, #32
 8004f7e:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e01d      	b.n	8004fc0 <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2274      	movs	r2, #116	; 0x74
 8004f88:	2100      	movs	r1, #0
 8004f8a:	5499      	strb	r1, [r3, r2]

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2180      	movs	r1, #128	; 0x80
 8004f98:	0049      	lsls	r1, r1, #1
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	689a      	ldr	r2, [r3, #8]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2101      	movs	r1, #1
 8004faa:	430a      	orrs	r2, r1
 8004fac:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	689a      	ldr	r2, [r3, #8]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2140      	movs	r1, #64	; 0x40
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
}
 8004fc0:	0018      	movs	r0, r3
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	b004      	add	sp, #16
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	0800505d 	.word	0x0800505d
 8004fcc:	080050f9 	.word	0x080050f9
 8004fd0:	08005135 	.word	0x08005135

08004fd4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	21c0      	movs	r1, #192	; 0xc0
 8004fe8:	438a      	bics	r2, r1
 8004fea:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2220      	movs	r2, #32
 8004ff0:	679a      	str	r2, [r3, #120]	; 0x78
}
 8004ff2:	46c0      	nop			; (mov r8, r8)
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	b002      	add	sp, #8
 8004ff8:	bd80      	pop	{r7, pc}
	...

08004ffc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4912      	ldr	r1, [pc, #72]	; (8005058 <UART_EndRxTransfer+0x5c>)
 8005010:	400a      	ands	r2, r1
 8005012:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	689a      	ldr	r2, [r3, #8]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2101      	movs	r1, #1
 8005020:	438a      	bics	r2, r1
 8005022:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005028:	2b01      	cmp	r3, #1
 800502a:	d107      	bne.n	800503c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2110      	movs	r1, #16
 8005038:	438a      	bics	r2, r1
 800503a:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2220      	movs	r2, #32
 8005040:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	665a      	str	r2, [r3, #100]	; 0x64
}
 800504e:	46c0      	nop			; (mov r8, r8)
 8005050:	46bd      	mov	sp, r7
 8005052:	b002      	add	sp, #8
 8005054:	bd80      	pop	{r7, pc}
 8005056:	46c0      	nop			; (mov r8, r8)
 8005058:	fffffedf 	.word	0xfffffedf

0800505c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005068:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	2b20      	cmp	r3, #32
 8005070:	d02a      	beq.n	80050c8 <UART_DMAReceiveCplt+0x6c>
  {
    huart->RxXferCount = 0U;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	225a      	movs	r2, #90	; 0x5a
 8005076:	2100      	movs	r1, #0
 8005078:	5299      	strh	r1, [r3, r2]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	491b      	ldr	r1, [pc, #108]	; (80050f4 <UART_DMAReceiveCplt+0x98>)
 8005086:	400a      	ands	r2, r1
 8005088:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	689a      	ldr	r2, [r3, #8]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2101      	movs	r1, #1
 8005096:	438a      	bics	r2, r1
 8005098:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	689a      	ldr	r2, [r3, #8]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	2140      	movs	r1, #64	; 0x40
 80050a6:	438a      	bics	r2, r1
 80050a8:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2220      	movs	r2, #32
 80050ae:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d107      	bne.n	80050c8 <UART_DMAReceiveCplt+0x6c>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2110      	movs	r1, #16
 80050c4:	438a      	bics	r2, r1
 80050c6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d108      	bne.n	80050e2 <UART_DMAReceiveCplt+0x86>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2258      	movs	r2, #88	; 0x58
 80050d4:	5a9a      	ldrh	r2, [r3, r2]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	0011      	movs	r1, r2
 80050da:	0018      	movs	r0, r3
 80050dc:	f7ff fc46 	bl	800496c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80050e0:	e003      	b.n	80050ea <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	0018      	movs	r0, r3
 80050e6:	f7ff fc29 	bl	800493c <HAL_UART_RxCpltCallback>
}
 80050ea:	46c0      	nop			; (mov r8, r8)
 80050ec:	46bd      	mov	sp, r7
 80050ee:	b004      	add	sp, #16
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	46c0      	nop			; (mov r8, r8)
 80050f4:	fffffeff 	.word	0xfffffeff

080050f8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005104:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800510a:	2b01      	cmp	r3, #1
 800510c:	d10a      	bne.n	8005124 <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2258      	movs	r2, #88	; 0x58
 8005112:	5a9b      	ldrh	r3, [r3, r2]
 8005114:	085b      	lsrs	r3, r3, #1
 8005116:	b29a      	uxth	r2, r3
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	0011      	movs	r1, r2
 800511c:	0018      	movs	r0, r3
 800511e:	f7ff fc25 	bl	800496c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005122:	e003      	b.n	800512c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	0018      	movs	r0, r3
 8005128:	f7ff fc10 	bl	800494c <HAL_UART_RxHalfCpltCallback>
}
 800512c:	46c0      	nop			; (mov r8, r8)
 800512e:	46bd      	mov	sp, r7
 8005130:	b004      	add	sp, #16
 8005132:	bd80      	pop	{r7, pc}

08005134 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b086      	sub	sp, #24
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005140:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005146:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800514c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	2280      	movs	r2, #128	; 0x80
 8005156:	4013      	ands	r3, r2
 8005158:	2b80      	cmp	r3, #128	; 0x80
 800515a:	d10a      	bne.n	8005172 <UART_DMAError+0x3e>
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	2b21      	cmp	r3, #33	; 0x21
 8005160:	d107      	bne.n	8005172 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	2252      	movs	r2, #82	; 0x52
 8005166:	2100      	movs	r1, #0
 8005168:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	0018      	movs	r0, r3
 800516e:	f7ff ff31 	bl	8004fd4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	2240      	movs	r2, #64	; 0x40
 800517a:	4013      	ands	r3, r2
 800517c:	2b40      	cmp	r3, #64	; 0x40
 800517e:	d10a      	bne.n	8005196 <UART_DMAError+0x62>
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2b22      	cmp	r3, #34	; 0x22
 8005184:	d107      	bne.n	8005196 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	225a      	movs	r2, #90	; 0x5a
 800518a:	2100      	movs	r1, #0
 800518c:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	0018      	movs	r0, r3
 8005192:	f7ff ff33 	bl	8004ffc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	2280      	movs	r2, #128	; 0x80
 800519a:	589b      	ldr	r3, [r3, r2]
 800519c:	2210      	movs	r2, #16
 800519e:	431a      	orrs	r2, r3
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	2180      	movs	r1, #128	; 0x80
 80051a4:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	0018      	movs	r0, r3
 80051aa:	f7ff fbd7 	bl	800495c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051ae:	46c0      	nop			; (mov r8, r8)
 80051b0:	46bd      	mov	sp, r7
 80051b2:	b006      	add	sp, #24
 80051b4:	bd80      	pop	{r7, pc}
	...

080051b8 <__errno>:
 80051b8:	4b01      	ldr	r3, [pc, #4]	; (80051c0 <__errno+0x8>)
 80051ba:	6818      	ldr	r0, [r3, #0]
 80051bc:	4770      	bx	lr
 80051be:	46c0      	nop			; (mov r8, r8)
 80051c0:	20000028 	.word	0x20000028

080051c4 <__libc_init_array>:
 80051c4:	b570      	push	{r4, r5, r6, lr}
 80051c6:	2600      	movs	r6, #0
 80051c8:	4d0c      	ldr	r5, [pc, #48]	; (80051fc <__libc_init_array+0x38>)
 80051ca:	4c0d      	ldr	r4, [pc, #52]	; (8005200 <__libc_init_array+0x3c>)
 80051cc:	1b64      	subs	r4, r4, r5
 80051ce:	10a4      	asrs	r4, r4, #2
 80051d0:	42a6      	cmp	r6, r4
 80051d2:	d109      	bne.n	80051e8 <__libc_init_array+0x24>
 80051d4:	2600      	movs	r6, #0
 80051d6:	f001 fb6d 	bl	80068b4 <_init>
 80051da:	4d0a      	ldr	r5, [pc, #40]	; (8005204 <__libc_init_array+0x40>)
 80051dc:	4c0a      	ldr	r4, [pc, #40]	; (8005208 <__libc_init_array+0x44>)
 80051de:	1b64      	subs	r4, r4, r5
 80051e0:	10a4      	asrs	r4, r4, #2
 80051e2:	42a6      	cmp	r6, r4
 80051e4:	d105      	bne.n	80051f2 <__libc_init_array+0x2e>
 80051e6:	bd70      	pop	{r4, r5, r6, pc}
 80051e8:	00b3      	lsls	r3, r6, #2
 80051ea:	58eb      	ldr	r3, [r5, r3]
 80051ec:	4798      	blx	r3
 80051ee:	3601      	adds	r6, #1
 80051f0:	e7ee      	b.n	80051d0 <__libc_init_array+0xc>
 80051f2:	00b3      	lsls	r3, r6, #2
 80051f4:	58eb      	ldr	r3, [r5, r3]
 80051f6:	4798      	blx	r3
 80051f8:	3601      	adds	r6, #1
 80051fa:	e7f2      	b.n	80051e2 <__libc_init_array+0x1e>
 80051fc:	08009828 	.word	0x08009828
 8005200:	08009828 	.word	0x08009828
 8005204:	08009828 	.word	0x08009828
 8005208:	0800982c 	.word	0x0800982c

0800520c <memset>:
 800520c:	0003      	movs	r3, r0
 800520e:	1882      	adds	r2, r0, r2
 8005210:	4293      	cmp	r3, r2
 8005212:	d100      	bne.n	8005216 <memset+0xa>
 8005214:	4770      	bx	lr
 8005216:	7019      	strb	r1, [r3, #0]
 8005218:	3301      	adds	r3, #1
 800521a:	e7f9      	b.n	8005210 <memset+0x4>

0800521c <iprintf>:
 800521c:	b40f      	push	{r0, r1, r2, r3}
 800521e:	4b0b      	ldr	r3, [pc, #44]	; (800524c <iprintf+0x30>)
 8005220:	b513      	push	{r0, r1, r4, lr}
 8005222:	681c      	ldr	r4, [r3, #0]
 8005224:	2c00      	cmp	r4, #0
 8005226:	d005      	beq.n	8005234 <iprintf+0x18>
 8005228:	69a3      	ldr	r3, [r4, #24]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d102      	bne.n	8005234 <iprintf+0x18>
 800522e:	0020      	movs	r0, r4
 8005230:	f000 fb56 	bl	80058e0 <__sinit>
 8005234:	ab05      	add	r3, sp, #20
 8005236:	0020      	movs	r0, r4
 8005238:	9a04      	ldr	r2, [sp, #16]
 800523a:	68a1      	ldr	r1, [r4, #8]
 800523c:	9301      	str	r3, [sp, #4]
 800523e:	f000 feab 	bl	8005f98 <_vfiprintf_r>
 8005242:	bc16      	pop	{r1, r2, r4}
 8005244:	bc08      	pop	{r3}
 8005246:	b004      	add	sp, #16
 8005248:	4718      	bx	r3
 800524a:	46c0      	nop			; (mov r8, r8)
 800524c:	20000028 	.word	0x20000028

08005250 <putchar>:
 8005250:	4b08      	ldr	r3, [pc, #32]	; (8005274 <putchar+0x24>)
 8005252:	b570      	push	{r4, r5, r6, lr}
 8005254:	681c      	ldr	r4, [r3, #0]
 8005256:	0005      	movs	r5, r0
 8005258:	2c00      	cmp	r4, #0
 800525a:	d005      	beq.n	8005268 <putchar+0x18>
 800525c:	69a3      	ldr	r3, [r4, #24]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d102      	bne.n	8005268 <putchar+0x18>
 8005262:	0020      	movs	r0, r4
 8005264:	f000 fb3c 	bl	80058e0 <__sinit>
 8005268:	0029      	movs	r1, r5
 800526a:	0020      	movs	r0, r4
 800526c:	68a2      	ldr	r2, [r4, #8]
 800526e:	f001 f94f 	bl	8006510 <_putc_r>
 8005272:	bd70      	pop	{r4, r5, r6, pc}
 8005274:	20000028 	.word	0x20000028

08005278 <_puts_r>:
 8005278:	b570      	push	{r4, r5, r6, lr}
 800527a:	0005      	movs	r5, r0
 800527c:	000e      	movs	r6, r1
 800527e:	2800      	cmp	r0, #0
 8005280:	d004      	beq.n	800528c <_puts_r+0x14>
 8005282:	6983      	ldr	r3, [r0, #24]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d101      	bne.n	800528c <_puts_r+0x14>
 8005288:	f000 fb2a 	bl	80058e0 <__sinit>
 800528c:	69ab      	ldr	r3, [r5, #24]
 800528e:	68ac      	ldr	r4, [r5, #8]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d102      	bne.n	800529a <_puts_r+0x22>
 8005294:	0028      	movs	r0, r5
 8005296:	f000 fb23 	bl	80058e0 <__sinit>
 800529a:	4b2d      	ldr	r3, [pc, #180]	; (8005350 <_puts_r+0xd8>)
 800529c:	429c      	cmp	r4, r3
 800529e:	d122      	bne.n	80052e6 <_puts_r+0x6e>
 80052a0:	686c      	ldr	r4, [r5, #4]
 80052a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80052a4:	07db      	lsls	r3, r3, #31
 80052a6:	d405      	bmi.n	80052b4 <_puts_r+0x3c>
 80052a8:	89a3      	ldrh	r3, [r4, #12]
 80052aa:	059b      	lsls	r3, r3, #22
 80052ac:	d402      	bmi.n	80052b4 <_puts_r+0x3c>
 80052ae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052b0:	f000 fbc7 	bl	8005a42 <__retarget_lock_acquire_recursive>
 80052b4:	89a3      	ldrh	r3, [r4, #12]
 80052b6:	071b      	lsls	r3, r3, #28
 80052b8:	d502      	bpl.n	80052c0 <_puts_r+0x48>
 80052ba:	6923      	ldr	r3, [r4, #16]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d129      	bne.n	8005314 <_puts_r+0x9c>
 80052c0:	0021      	movs	r1, r4
 80052c2:	0028      	movs	r0, r5
 80052c4:	f000 f948 	bl	8005558 <__swsetup_r>
 80052c8:	2800      	cmp	r0, #0
 80052ca:	d023      	beq.n	8005314 <_puts_r+0x9c>
 80052cc:	2501      	movs	r5, #1
 80052ce:	426d      	negs	r5, r5
 80052d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80052d2:	07db      	lsls	r3, r3, #31
 80052d4:	d405      	bmi.n	80052e2 <_puts_r+0x6a>
 80052d6:	89a3      	ldrh	r3, [r4, #12]
 80052d8:	059b      	lsls	r3, r3, #22
 80052da:	d402      	bmi.n	80052e2 <_puts_r+0x6a>
 80052dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052de:	f000 fbb1 	bl	8005a44 <__retarget_lock_release_recursive>
 80052e2:	0028      	movs	r0, r5
 80052e4:	bd70      	pop	{r4, r5, r6, pc}
 80052e6:	4b1b      	ldr	r3, [pc, #108]	; (8005354 <_puts_r+0xdc>)
 80052e8:	429c      	cmp	r4, r3
 80052ea:	d101      	bne.n	80052f0 <_puts_r+0x78>
 80052ec:	68ac      	ldr	r4, [r5, #8]
 80052ee:	e7d8      	b.n	80052a2 <_puts_r+0x2a>
 80052f0:	4b19      	ldr	r3, [pc, #100]	; (8005358 <_puts_r+0xe0>)
 80052f2:	429c      	cmp	r4, r3
 80052f4:	d1d5      	bne.n	80052a2 <_puts_r+0x2a>
 80052f6:	68ec      	ldr	r4, [r5, #12]
 80052f8:	e7d3      	b.n	80052a2 <_puts_r+0x2a>
 80052fa:	3601      	adds	r6, #1
 80052fc:	60a3      	str	r3, [r4, #8]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	da04      	bge.n	800530c <_puts_r+0x94>
 8005302:	69a2      	ldr	r2, [r4, #24]
 8005304:	429a      	cmp	r2, r3
 8005306:	dc16      	bgt.n	8005336 <_puts_r+0xbe>
 8005308:	290a      	cmp	r1, #10
 800530a:	d014      	beq.n	8005336 <_puts_r+0xbe>
 800530c:	6823      	ldr	r3, [r4, #0]
 800530e:	1c5a      	adds	r2, r3, #1
 8005310:	6022      	str	r2, [r4, #0]
 8005312:	7019      	strb	r1, [r3, #0]
 8005314:	68a3      	ldr	r3, [r4, #8]
 8005316:	7831      	ldrb	r1, [r6, #0]
 8005318:	3b01      	subs	r3, #1
 800531a:	2900      	cmp	r1, #0
 800531c:	d1ed      	bne.n	80052fa <_puts_r+0x82>
 800531e:	60a3      	str	r3, [r4, #8]
 8005320:	2b00      	cmp	r3, #0
 8005322:	da0f      	bge.n	8005344 <_puts_r+0xcc>
 8005324:	0028      	movs	r0, r5
 8005326:	0022      	movs	r2, r4
 8005328:	310a      	adds	r1, #10
 800532a:	f000 f8bf 	bl	80054ac <__swbuf_r>
 800532e:	250a      	movs	r5, #10
 8005330:	1c43      	adds	r3, r0, #1
 8005332:	d1cd      	bne.n	80052d0 <_puts_r+0x58>
 8005334:	e7ca      	b.n	80052cc <_puts_r+0x54>
 8005336:	0022      	movs	r2, r4
 8005338:	0028      	movs	r0, r5
 800533a:	f000 f8b7 	bl	80054ac <__swbuf_r>
 800533e:	1c43      	adds	r3, r0, #1
 8005340:	d1e8      	bne.n	8005314 <_puts_r+0x9c>
 8005342:	e7c3      	b.n	80052cc <_puts_r+0x54>
 8005344:	250a      	movs	r5, #10
 8005346:	6823      	ldr	r3, [r4, #0]
 8005348:	1c5a      	adds	r2, r3, #1
 800534a:	6022      	str	r2, [r4, #0]
 800534c:	701d      	strb	r5, [r3, #0]
 800534e:	e7bf      	b.n	80052d0 <_puts_r+0x58>
 8005350:	080097b4 	.word	0x080097b4
 8005354:	080097d4 	.word	0x080097d4
 8005358:	08009794 	.word	0x08009794

0800535c <puts>:
 800535c:	b510      	push	{r4, lr}
 800535e:	4b03      	ldr	r3, [pc, #12]	; (800536c <puts+0x10>)
 8005360:	0001      	movs	r1, r0
 8005362:	6818      	ldr	r0, [r3, #0]
 8005364:	f7ff ff88 	bl	8005278 <_puts_r>
 8005368:	bd10      	pop	{r4, pc}
 800536a:	46c0      	nop			; (mov r8, r8)
 800536c:	20000028 	.word	0x20000028

08005370 <siprintf>:
 8005370:	b40e      	push	{r1, r2, r3}
 8005372:	b500      	push	{lr}
 8005374:	490b      	ldr	r1, [pc, #44]	; (80053a4 <siprintf+0x34>)
 8005376:	b09c      	sub	sp, #112	; 0x70
 8005378:	ab1d      	add	r3, sp, #116	; 0x74
 800537a:	9002      	str	r0, [sp, #8]
 800537c:	9006      	str	r0, [sp, #24]
 800537e:	9107      	str	r1, [sp, #28]
 8005380:	9104      	str	r1, [sp, #16]
 8005382:	4809      	ldr	r0, [pc, #36]	; (80053a8 <siprintf+0x38>)
 8005384:	4909      	ldr	r1, [pc, #36]	; (80053ac <siprintf+0x3c>)
 8005386:	cb04      	ldmia	r3!, {r2}
 8005388:	9105      	str	r1, [sp, #20]
 800538a:	6800      	ldr	r0, [r0, #0]
 800538c:	a902      	add	r1, sp, #8
 800538e:	9301      	str	r3, [sp, #4]
 8005390:	f000 fcda 	bl	8005d48 <_svfiprintf_r>
 8005394:	2300      	movs	r3, #0
 8005396:	9a02      	ldr	r2, [sp, #8]
 8005398:	7013      	strb	r3, [r2, #0]
 800539a:	b01c      	add	sp, #112	; 0x70
 800539c:	bc08      	pop	{r3}
 800539e:	b003      	add	sp, #12
 80053a0:	4718      	bx	r3
 80053a2:	46c0      	nop			; (mov r8, r8)
 80053a4:	7fffffff 	.word	0x7fffffff
 80053a8:	20000028 	.word	0x20000028
 80053ac:	ffff0208 	.word	0xffff0208

080053b0 <strcasecmp>:
 80053b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053b2:	0005      	movs	r5, r0
 80053b4:	2400      	movs	r4, #0
 80053b6:	2703      	movs	r7, #3
 80053b8:	4e09      	ldr	r6, [pc, #36]	; (80053e0 <strcasecmp+0x30>)
 80053ba:	5d2a      	ldrb	r2, [r5, r4]
 80053bc:	5cb3      	ldrb	r3, [r6, r2]
 80053be:	403b      	ands	r3, r7
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d100      	bne.n	80053c6 <strcasecmp+0x16>
 80053c4:	3220      	adds	r2, #32
 80053c6:	5d0b      	ldrb	r3, [r1, r4]
 80053c8:	5cf0      	ldrb	r0, [r6, r3]
 80053ca:	4038      	ands	r0, r7
 80053cc:	2801      	cmp	r0, #1
 80053ce:	d100      	bne.n	80053d2 <strcasecmp+0x22>
 80053d0:	3320      	adds	r3, #32
 80053d2:	1ad0      	subs	r0, r2, r3
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d102      	bne.n	80053de <strcasecmp+0x2e>
 80053d8:	3401      	adds	r4, #1
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d1ed      	bne.n	80053ba <strcasecmp+0xa>
 80053de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053e0:	08009691 	.word	0x08009691

080053e4 <strtok>:
 80053e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053e6:	4b16      	ldr	r3, [pc, #88]	; (8005440 <strtok+0x5c>)
 80053e8:	0005      	movs	r5, r0
 80053ea:	681f      	ldr	r7, [r3, #0]
 80053ec:	000e      	movs	r6, r1
 80053ee:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80053f0:	2c00      	cmp	r4, #0
 80053f2:	d11d      	bne.n	8005430 <strtok+0x4c>
 80053f4:	2050      	movs	r0, #80	; 0x50
 80053f6:	f000 fb93 	bl	8005b20 <malloc>
 80053fa:	1e02      	subs	r2, r0, #0
 80053fc:	65b8      	str	r0, [r7, #88]	; 0x58
 80053fe:	d104      	bne.n	800540a <strtok+0x26>
 8005400:	2157      	movs	r1, #87	; 0x57
 8005402:	4b10      	ldr	r3, [pc, #64]	; (8005444 <strtok+0x60>)
 8005404:	4810      	ldr	r0, [pc, #64]	; (8005448 <strtok+0x64>)
 8005406:	f000 f91f 	bl	8005648 <__assert_func>
 800540a:	6004      	str	r4, [r0, #0]
 800540c:	6044      	str	r4, [r0, #4]
 800540e:	6084      	str	r4, [r0, #8]
 8005410:	60c4      	str	r4, [r0, #12]
 8005412:	6104      	str	r4, [r0, #16]
 8005414:	6144      	str	r4, [r0, #20]
 8005416:	6184      	str	r4, [r0, #24]
 8005418:	6284      	str	r4, [r0, #40]	; 0x28
 800541a:	62c4      	str	r4, [r0, #44]	; 0x2c
 800541c:	6304      	str	r4, [r0, #48]	; 0x30
 800541e:	6344      	str	r4, [r0, #52]	; 0x34
 8005420:	6384      	str	r4, [r0, #56]	; 0x38
 8005422:	63c4      	str	r4, [r0, #60]	; 0x3c
 8005424:	6404      	str	r4, [r0, #64]	; 0x40
 8005426:	6444      	str	r4, [r0, #68]	; 0x44
 8005428:	6484      	str	r4, [r0, #72]	; 0x48
 800542a:	64c4      	str	r4, [r0, #76]	; 0x4c
 800542c:	7704      	strb	r4, [r0, #28]
 800542e:	6244      	str	r4, [r0, #36]	; 0x24
 8005430:	0031      	movs	r1, r6
 8005432:	0028      	movs	r0, r5
 8005434:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005436:	2301      	movs	r3, #1
 8005438:	f000 f808 	bl	800544c <__strtok_r>
 800543c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800543e:	46c0      	nop			; (mov r8, r8)
 8005440:	20000028 	.word	0x20000028
 8005444:	080095dc 	.word	0x080095dc
 8005448:	080095f3 	.word	0x080095f3

0800544c <__strtok_r>:
 800544c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800544e:	2800      	cmp	r0, #0
 8005450:	d102      	bne.n	8005458 <__strtok_r+0xc>
 8005452:	6810      	ldr	r0, [r2, #0]
 8005454:	2800      	cmp	r0, #0
 8005456:	d013      	beq.n	8005480 <__strtok_r+0x34>
 8005458:	0004      	movs	r4, r0
 800545a:	0020      	movs	r0, r4
 800545c:	000e      	movs	r6, r1
 800545e:	7805      	ldrb	r5, [r0, #0]
 8005460:	3401      	adds	r4, #1
 8005462:	7837      	ldrb	r7, [r6, #0]
 8005464:	2f00      	cmp	r7, #0
 8005466:	d104      	bne.n	8005472 <__strtok_r+0x26>
 8005468:	2d00      	cmp	r5, #0
 800546a:	d10f      	bne.n	800548c <__strtok_r+0x40>
 800546c:	0028      	movs	r0, r5
 800546e:	6015      	str	r5, [r2, #0]
 8005470:	e006      	b.n	8005480 <__strtok_r+0x34>
 8005472:	3601      	adds	r6, #1
 8005474:	42bd      	cmp	r5, r7
 8005476:	d1f4      	bne.n	8005462 <__strtok_r+0x16>
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1ee      	bne.n	800545a <__strtok_r+0xe>
 800547c:	6014      	str	r4, [r2, #0]
 800547e:	7003      	strb	r3, [r0, #0]
 8005480:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005482:	002f      	movs	r7, r5
 8005484:	e00f      	b.n	80054a6 <__strtok_r+0x5a>
 8005486:	3301      	adds	r3, #1
 8005488:	2e00      	cmp	r6, #0
 800548a:	d104      	bne.n	8005496 <__strtok_r+0x4a>
 800548c:	0023      	movs	r3, r4
 800548e:	3401      	adds	r4, #1
 8005490:	781d      	ldrb	r5, [r3, #0]
 8005492:	0027      	movs	r7, r4
 8005494:	000b      	movs	r3, r1
 8005496:	781e      	ldrb	r6, [r3, #0]
 8005498:	42b5      	cmp	r5, r6
 800549a:	d1f4      	bne.n	8005486 <__strtok_r+0x3a>
 800549c:	2d00      	cmp	r5, #0
 800549e:	d0f0      	beq.n	8005482 <__strtok_r+0x36>
 80054a0:	2300      	movs	r3, #0
 80054a2:	3c01      	subs	r4, #1
 80054a4:	7023      	strb	r3, [r4, #0]
 80054a6:	6017      	str	r7, [r2, #0]
 80054a8:	e7ea      	b.n	8005480 <__strtok_r+0x34>
	...

080054ac <__swbuf_r>:
 80054ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ae:	0005      	movs	r5, r0
 80054b0:	000e      	movs	r6, r1
 80054b2:	0014      	movs	r4, r2
 80054b4:	2800      	cmp	r0, #0
 80054b6:	d004      	beq.n	80054c2 <__swbuf_r+0x16>
 80054b8:	6983      	ldr	r3, [r0, #24]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d101      	bne.n	80054c2 <__swbuf_r+0x16>
 80054be:	f000 fa0f 	bl	80058e0 <__sinit>
 80054c2:	4b22      	ldr	r3, [pc, #136]	; (800554c <__swbuf_r+0xa0>)
 80054c4:	429c      	cmp	r4, r3
 80054c6:	d12e      	bne.n	8005526 <__swbuf_r+0x7a>
 80054c8:	686c      	ldr	r4, [r5, #4]
 80054ca:	69a3      	ldr	r3, [r4, #24]
 80054cc:	60a3      	str	r3, [r4, #8]
 80054ce:	89a3      	ldrh	r3, [r4, #12]
 80054d0:	071b      	lsls	r3, r3, #28
 80054d2:	d532      	bpl.n	800553a <__swbuf_r+0x8e>
 80054d4:	6923      	ldr	r3, [r4, #16]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d02f      	beq.n	800553a <__swbuf_r+0x8e>
 80054da:	6823      	ldr	r3, [r4, #0]
 80054dc:	6922      	ldr	r2, [r4, #16]
 80054de:	b2f7      	uxtb	r7, r6
 80054e0:	1a98      	subs	r0, r3, r2
 80054e2:	6963      	ldr	r3, [r4, #20]
 80054e4:	b2f6      	uxtb	r6, r6
 80054e6:	4283      	cmp	r3, r0
 80054e8:	dc05      	bgt.n	80054f6 <__swbuf_r+0x4a>
 80054ea:	0021      	movs	r1, r4
 80054ec:	0028      	movs	r0, r5
 80054ee:	f000 f955 	bl	800579c <_fflush_r>
 80054f2:	2800      	cmp	r0, #0
 80054f4:	d127      	bne.n	8005546 <__swbuf_r+0x9a>
 80054f6:	68a3      	ldr	r3, [r4, #8]
 80054f8:	3001      	adds	r0, #1
 80054fa:	3b01      	subs	r3, #1
 80054fc:	60a3      	str	r3, [r4, #8]
 80054fe:	6823      	ldr	r3, [r4, #0]
 8005500:	1c5a      	adds	r2, r3, #1
 8005502:	6022      	str	r2, [r4, #0]
 8005504:	701f      	strb	r7, [r3, #0]
 8005506:	6963      	ldr	r3, [r4, #20]
 8005508:	4283      	cmp	r3, r0
 800550a:	d004      	beq.n	8005516 <__swbuf_r+0x6a>
 800550c:	89a3      	ldrh	r3, [r4, #12]
 800550e:	07db      	lsls	r3, r3, #31
 8005510:	d507      	bpl.n	8005522 <__swbuf_r+0x76>
 8005512:	2e0a      	cmp	r6, #10
 8005514:	d105      	bne.n	8005522 <__swbuf_r+0x76>
 8005516:	0021      	movs	r1, r4
 8005518:	0028      	movs	r0, r5
 800551a:	f000 f93f 	bl	800579c <_fflush_r>
 800551e:	2800      	cmp	r0, #0
 8005520:	d111      	bne.n	8005546 <__swbuf_r+0x9a>
 8005522:	0030      	movs	r0, r6
 8005524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005526:	4b0a      	ldr	r3, [pc, #40]	; (8005550 <__swbuf_r+0xa4>)
 8005528:	429c      	cmp	r4, r3
 800552a:	d101      	bne.n	8005530 <__swbuf_r+0x84>
 800552c:	68ac      	ldr	r4, [r5, #8]
 800552e:	e7cc      	b.n	80054ca <__swbuf_r+0x1e>
 8005530:	4b08      	ldr	r3, [pc, #32]	; (8005554 <__swbuf_r+0xa8>)
 8005532:	429c      	cmp	r4, r3
 8005534:	d1c9      	bne.n	80054ca <__swbuf_r+0x1e>
 8005536:	68ec      	ldr	r4, [r5, #12]
 8005538:	e7c7      	b.n	80054ca <__swbuf_r+0x1e>
 800553a:	0021      	movs	r1, r4
 800553c:	0028      	movs	r0, r5
 800553e:	f000 f80b 	bl	8005558 <__swsetup_r>
 8005542:	2800      	cmp	r0, #0
 8005544:	d0c9      	beq.n	80054da <__swbuf_r+0x2e>
 8005546:	2601      	movs	r6, #1
 8005548:	4276      	negs	r6, r6
 800554a:	e7ea      	b.n	8005522 <__swbuf_r+0x76>
 800554c:	080097b4 	.word	0x080097b4
 8005550:	080097d4 	.word	0x080097d4
 8005554:	08009794 	.word	0x08009794

08005558 <__swsetup_r>:
 8005558:	4b37      	ldr	r3, [pc, #220]	; (8005638 <__swsetup_r+0xe0>)
 800555a:	b570      	push	{r4, r5, r6, lr}
 800555c:	681d      	ldr	r5, [r3, #0]
 800555e:	0006      	movs	r6, r0
 8005560:	000c      	movs	r4, r1
 8005562:	2d00      	cmp	r5, #0
 8005564:	d005      	beq.n	8005572 <__swsetup_r+0x1a>
 8005566:	69ab      	ldr	r3, [r5, #24]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d102      	bne.n	8005572 <__swsetup_r+0x1a>
 800556c:	0028      	movs	r0, r5
 800556e:	f000 f9b7 	bl	80058e0 <__sinit>
 8005572:	4b32      	ldr	r3, [pc, #200]	; (800563c <__swsetup_r+0xe4>)
 8005574:	429c      	cmp	r4, r3
 8005576:	d10f      	bne.n	8005598 <__swsetup_r+0x40>
 8005578:	686c      	ldr	r4, [r5, #4]
 800557a:	230c      	movs	r3, #12
 800557c:	5ee2      	ldrsh	r2, [r4, r3]
 800557e:	b293      	uxth	r3, r2
 8005580:	0711      	lsls	r1, r2, #28
 8005582:	d42d      	bmi.n	80055e0 <__swsetup_r+0x88>
 8005584:	06d9      	lsls	r1, r3, #27
 8005586:	d411      	bmi.n	80055ac <__swsetup_r+0x54>
 8005588:	2309      	movs	r3, #9
 800558a:	2001      	movs	r0, #1
 800558c:	6033      	str	r3, [r6, #0]
 800558e:	3337      	adds	r3, #55	; 0x37
 8005590:	4313      	orrs	r3, r2
 8005592:	81a3      	strh	r3, [r4, #12]
 8005594:	4240      	negs	r0, r0
 8005596:	bd70      	pop	{r4, r5, r6, pc}
 8005598:	4b29      	ldr	r3, [pc, #164]	; (8005640 <__swsetup_r+0xe8>)
 800559a:	429c      	cmp	r4, r3
 800559c:	d101      	bne.n	80055a2 <__swsetup_r+0x4a>
 800559e:	68ac      	ldr	r4, [r5, #8]
 80055a0:	e7eb      	b.n	800557a <__swsetup_r+0x22>
 80055a2:	4b28      	ldr	r3, [pc, #160]	; (8005644 <__swsetup_r+0xec>)
 80055a4:	429c      	cmp	r4, r3
 80055a6:	d1e8      	bne.n	800557a <__swsetup_r+0x22>
 80055a8:	68ec      	ldr	r4, [r5, #12]
 80055aa:	e7e6      	b.n	800557a <__swsetup_r+0x22>
 80055ac:	075b      	lsls	r3, r3, #29
 80055ae:	d513      	bpl.n	80055d8 <__swsetup_r+0x80>
 80055b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80055b2:	2900      	cmp	r1, #0
 80055b4:	d008      	beq.n	80055c8 <__swsetup_r+0x70>
 80055b6:	0023      	movs	r3, r4
 80055b8:	3344      	adds	r3, #68	; 0x44
 80055ba:	4299      	cmp	r1, r3
 80055bc:	d002      	beq.n	80055c4 <__swsetup_r+0x6c>
 80055be:	0030      	movs	r0, r6
 80055c0:	f000 fab8 	bl	8005b34 <_free_r>
 80055c4:	2300      	movs	r3, #0
 80055c6:	6363      	str	r3, [r4, #52]	; 0x34
 80055c8:	2224      	movs	r2, #36	; 0x24
 80055ca:	89a3      	ldrh	r3, [r4, #12]
 80055cc:	4393      	bics	r3, r2
 80055ce:	81a3      	strh	r3, [r4, #12]
 80055d0:	2300      	movs	r3, #0
 80055d2:	6063      	str	r3, [r4, #4]
 80055d4:	6923      	ldr	r3, [r4, #16]
 80055d6:	6023      	str	r3, [r4, #0]
 80055d8:	2308      	movs	r3, #8
 80055da:	89a2      	ldrh	r2, [r4, #12]
 80055dc:	4313      	orrs	r3, r2
 80055de:	81a3      	strh	r3, [r4, #12]
 80055e0:	6923      	ldr	r3, [r4, #16]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d10b      	bne.n	80055fe <__swsetup_r+0xa6>
 80055e6:	21a0      	movs	r1, #160	; 0xa0
 80055e8:	2280      	movs	r2, #128	; 0x80
 80055ea:	89a3      	ldrh	r3, [r4, #12]
 80055ec:	0089      	lsls	r1, r1, #2
 80055ee:	0092      	lsls	r2, r2, #2
 80055f0:	400b      	ands	r3, r1
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d003      	beq.n	80055fe <__swsetup_r+0xa6>
 80055f6:	0021      	movs	r1, r4
 80055f8:	0030      	movs	r0, r6
 80055fa:	f000 fa4d 	bl	8005a98 <__smakebuf_r>
 80055fe:	220c      	movs	r2, #12
 8005600:	5ea3      	ldrsh	r3, [r4, r2]
 8005602:	2001      	movs	r0, #1
 8005604:	001a      	movs	r2, r3
 8005606:	b299      	uxth	r1, r3
 8005608:	4002      	ands	r2, r0
 800560a:	4203      	tst	r3, r0
 800560c:	d00f      	beq.n	800562e <__swsetup_r+0xd6>
 800560e:	2200      	movs	r2, #0
 8005610:	60a2      	str	r2, [r4, #8]
 8005612:	6962      	ldr	r2, [r4, #20]
 8005614:	4252      	negs	r2, r2
 8005616:	61a2      	str	r2, [r4, #24]
 8005618:	2000      	movs	r0, #0
 800561a:	6922      	ldr	r2, [r4, #16]
 800561c:	4282      	cmp	r2, r0
 800561e:	d1ba      	bne.n	8005596 <__swsetup_r+0x3e>
 8005620:	060a      	lsls	r2, r1, #24
 8005622:	d5b8      	bpl.n	8005596 <__swsetup_r+0x3e>
 8005624:	2240      	movs	r2, #64	; 0x40
 8005626:	4313      	orrs	r3, r2
 8005628:	81a3      	strh	r3, [r4, #12]
 800562a:	3801      	subs	r0, #1
 800562c:	e7b3      	b.n	8005596 <__swsetup_r+0x3e>
 800562e:	0788      	lsls	r0, r1, #30
 8005630:	d400      	bmi.n	8005634 <__swsetup_r+0xdc>
 8005632:	6962      	ldr	r2, [r4, #20]
 8005634:	60a2      	str	r2, [r4, #8]
 8005636:	e7ef      	b.n	8005618 <__swsetup_r+0xc0>
 8005638:	20000028 	.word	0x20000028
 800563c:	080097b4 	.word	0x080097b4
 8005640:	080097d4 	.word	0x080097d4
 8005644:	08009794 	.word	0x08009794

08005648 <__assert_func>:
 8005648:	b530      	push	{r4, r5, lr}
 800564a:	0014      	movs	r4, r2
 800564c:	001a      	movs	r2, r3
 800564e:	4b09      	ldr	r3, [pc, #36]	; (8005674 <__assert_func+0x2c>)
 8005650:	0005      	movs	r5, r0
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	b085      	sub	sp, #20
 8005656:	68d8      	ldr	r0, [r3, #12]
 8005658:	4b07      	ldr	r3, [pc, #28]	; (8005678 <__assert_func+0x30>)
 800565a:	2c00      	cmp	r4, #0
 800565c:	d101      	bne.n	8005662 <__assert_func+0x1a>
 800565e:	4b07      	ldr	r3, [pc, #28]	; (800567c <__assert_func+0x34>)
 8005660:	001c      	movs	r4, r3
 8005662:	9301      	str	r3, [sp, #4]
 8005664:	9100      	str	r1, [sp, #0]
 8005666:	002b      	movs	r3, r5
 8005668:	4905      	ldr	r1, [pc, #20]	; (8005680 <__assert_func+0x38>)
 800566a:	9402      	str	r4, [sp, #8]
 800566c:	f000 f9b8 	bl	80059e0 <fiprintf>
 8005670:	f001 f80a 	bl	8006688 <abort>
 8005674:	20000028 	.word	0x20000028
 8005678:	08009654 	.word	0x08009654
 800567c:	0800968f 	.word	0x0800968f
 8005680:	08009661 	.word	0x08009661

08005684 <__sflush_r>:
 8005684:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005686:	898b      	ldrh	r3, [r1, #12]
 8005688:	0005      	movs	r5, r0
 800568a:	000c      	movs	r4, r1
 800568c:	071a      	lsls	r2, r3, #28
 800568e:	d45f      	bmi.n	8005750 <__sflush_r+0xcc>
 8005690:	684a      	ldr	r2, [r1, #4]
 8005692:	2a00      	cmp	r2, #0
 8005694:	dc04      	bgt.n	80056a0 <__sflush_r+0x1c>
 8005696:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8005698:	2a00      	cmp	r2, #0
 800569a:	dc01      	bgt.n	80056a0 <__sflush_r+0x1c>
 800569c:	2000      	movs	r0, #0
 800569e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80056a0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80056a2:	2f00      	cmp	r7, #0
 80056a4:	d0fa      	beq.n	800569c <__sflush_r+0x18>
 80056a6:	2200      	movs	r2, #0
 80056a8:	2180      	movs	r1, #128	; 0x80
 80056aa:	682e      	ldr	r6, [r5, #0]
 80056ac:	602a      	str	r2, [r5, #0]
 80056ae:	001a      	movs	r2, r3
 80056b0:	0149      	lsls	r1, r1, #5
 80056b2:	400a      	ands	r2, r1
 80056b4:	420b      	tst	r3, r1
 80056b6:	d034      	beq.n	8005722 <__sflush_r+0x9e>
 80056b8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80056ba:	89a3      	ldrh	r3, [r4, #12]
 80056bc:	075b      	lsls	r3, r3, #29
 80056be:	d506      	bpl.n	80056ce <__sflush_r+0x4a>
 80056c0:	6863      	ldr	r3, [r4, #4]
 80056c2:	1ac0      	subs	r0, r0, r3
 80056c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d001      	beq.n	80056ce <__sflush_r+0x4a>
 80056ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80056cc:	1ac0      	subs	r0, r0, r3
 80056ce:	0002      	movs	r2, r0
 80056d0:	6a21      	ldr	r1, [r4, #32]
 80056d2:	2300      	movs	r3, #0
 80056d4:	0028      	movs	r0, r5
 80056d6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80056d8:	47b8      	blx	r7
 80056da:	89a1      	ldrh	r1, [r4, #12]
 80056dc:	1c43      	adds	r3, r0, #1
 80056de:	d106      	bne.n	80056ee <__sflush_r+0x6a>
 80056e0:	682b      	ldr	r3, [r5, #0]
 80056e2:	2b1d      	cmp	r3, #29
 80056e4:	d831      	bhi.n	800574a <__sflush_r+0xc6>
 80056e6:	4a2c      	ldr	r2, [pc, #176]	; (8005798 <__sflush_r+0x114>)
 80056e8:	40da      	lsrs	r2, r3
 80056ea:	07d3      	lsls	r3, r2, #31
 80056ec:	d52d      	bpl.n	800574a <__sflush_r+0xc6>
 80056ee:	2300      	movs	r3, #0
 80056f0:	6063      	str	r3, [r4, #4]
 80056f2:	6923      	ldr	r3, [r4, #16]
 80056f4:	6023      	str	r3, [r4, #0]
 80056f6:	04cb      	lsls	r3, r1, #19
 80056f8:	d505      	bpl.n	8005706 <__sflush_r+0x82>
 80056fa:	1c43      	adds	r3, r0, #1
 80056fc:	d102      	bne.n	8005704 <__sflush_r+0x80>
 80056fe:	682b      	ldr	r3, [r5, #0]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d100      	bne.n	8005706 <__sflush_r+0x82>
 8005704:	6560      	str	r0, [r4, #84]	; 0x54
 8005706:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005708:	602e      	str	r6, [r5, #0]
 800570a:	2900      	cmp	r1, #0
 800570c:	d0c6      	beq.n	800569c <__sflush_r+0x18>
 800570e:	0023      	movs	r3, r4
 8005710:	3344      	adds	r3, #68	; 0x44
 8005712:	4299      	cmp	r1, r3
 8005714:	d002      	beq.n	800571c <__sflush_r+0x98>
 8005716:	0028      	movs	r0, r5
 8005718:	f000 fa0c 	bl	8005b34 <_free_r>
 800571c:	2000      	movs	r0, #0
 800571e:	6360      	str	r0, [r4, #52]	; 0x34
 8005720:	e7bd      	b.n	800569e <__sflush_r+0x1a>
 8005722:	2301      	movs	r3, #1
 8005724:	0028      	movs	r0, r5
 8005726:	6a21      	ldr	r1, [r4, #32]
 8005728:	47b8      	blx	r7
 800572a:	1c43      	adds	r3, r0, #1
 800572c:	d1c5      	bne.n	80056ba <__sflush_r+0x36>
 800572e:	682b      	ldr	r3, [r5, #0]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d0c2      	beq.n	80056ba <__sflush_r+0x36>
 8005734:	2b1d      	cmp	r3, #29
 8005736:	d001      	beq.n	800573c <__sflush_r+0xb8>
 8005738:	2b16      	cmp	r3, #22
 800573a:	d101      	bne.n	8005740 <__sflush_r+0xbc>
 800573c:	602e      	str	r6, [r5, #0]
 800573e:	e7ad      	b.n	800569c <__sflush_r+0x18>
 8005740:	2340      	movs	r3, #64	; 0x40
 8005742:	89a2      	ldrh	r2, [r4, #12]
 8005744:	4313      	orrs	r3, r2
 8005746:	81a3      	strh	r3, [r4, #12]
 8005748:	e7a9      	b.n	800569e <__sflush_r+0x1a>
 800574a:	2340      	movs	r3, #64	; 0x40
 800574c:	430b      	orrs	r3, r1
 800574e:	e7fa      	b.n	8005746 <__sflush_r+0xc2>
 8005750:	690f      	ldr	r7, [r1, #16]
 8005752:	2f00      	cmp	r7, #0
 8005754:	d0a2      	beq.n	800569c <__sflush_r+0x18>
 8005756:	680a      	ldr	r2, [r1, #0]
 8005758:	600f      	str	r7, [r1, #0]
 800575a:	1bd2      	subs	r2, r2, r7
 800575c:	9201      	str	r2, [sp, #4]
 800575e:	2200      	movs	r2, #0
 8005760:	079b      	lsls	r3, r3, #30
 8005762:	d100      	bne.n	8005766 <__sflush_r+0xe2>
 8005764:	694a      	ldr	r2, [r1, #20]
 8005766:	60a2      	str	r2, [r4, #8]
 8005768:	9b01      	ldr	r3, [sp, #4]
 800576a:	2b00      	cmp	r3, #0
 800576c:	dc00      	bgt.n	8005770 <__sflush_r+0xec>
 800576e:	e795      	b.n	800569c <__sflush_r+0x18>
 8005770:	003a      	movs	r2, r7
 8005772:	0028      	movs	r0, r5
 8005774:	9b01      	ldr	r3, [sp, #4]
 8005776:	6a21      	ldr	r1, [r4, #32]
 8005778:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800577a:	47b0      	blx	r6
 800577c:	2800      	cmp	r0, #0
 800577e:	dc06      	bgt.n	800578e <__sflush_r+0x10a>
 8005780:	2340      	movs	r3, #64	; 0x40
 8005782:	2001      	movs	r0, #1
 8005784:	89a2      	ldrh	r2, [r4, #12]
 8005786:	4240      	negs	r0, r0
 8005788:	4313      	orrs	r3, r2
 800578a:	81a3      	strh	r3, [r4, #12]
 800578c:	e787      	b.n	800569e <__sflush_r+0x1a>
 800578e:	9b01      	ldr	r3, [sp, #4]
 8005790:	183f      	adds	r7, r7, r0
 8005792:	1a1b      	subs	r3, r3, r0
 8005794:	9301      	str	r3, [sp, #4]
 8005796:	e7e7      	b.n	8005768 <__sflush_r+0xe4>
 8005798:	20400001 	.word	0x20400001

0800579c <_fflush_r>:
 800579c:	690b      	ldr	r3, [r1, #16]
 800579e:	b570      	push	{r4, r5, r6, lr}
 80057a0:	0005      	movs	r5, r0
 80057a2:	000c      	movs	r4, r1
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d102      	bne.n	80057ae <_fflush_r+0x12>
 80057a8:	2500      	movs	r5, #0
 80057aa:	0028      	movs	r0, r5
 80057ac:	bd70      	pop	{r4, r5, r6, pc}
 80057ae:	2800      	cmp	r0, #0
 80057b0:	d004      	beq.n	80057bc <_fflush_r+0x20>
 80057b2:	6983      	ldr	r3, [r0, #24]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <_fflush_r+0x20>
 80057b8:	f000 f892 	bl	80058e0 <__sinit>
 80057bc:	4b14      	ldr	r3, [pc, #80]	; (8005810 <_fflush_r+0x74>)
 80057be:	429c      	cmp	r4, r3
 80057c0:	d11b      	bne.n	80057fa <_fflush_r+0x5e>
 80057c2:	686c      	ldr	r4, [r5, #4]
 80057c4:	220c      	movs	r2, #12
 80057c6:	5ea3      	ldrsh	r3, [r4, r2]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d0ed      	beq.n	80057a8 <_fflush_r+0xc>
 80057cc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80057ce:	07d2      	lsls	r2, r2, #31
 80057d0:	d404      	bmi.n	80057dc <_fflush_r+0x40>
 80057d2:	059b      	lsls	r3, r3, #22
 80057d4:	d402      	bmi.n	80057dc <_fflush_r+0x40>
 80057d6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057d8:	f000 f933 	bl	8005a42 <__retarget_lock_acquire_recursive>
 80057dc:	0028      	movs	r0, r5
 80057de:	0021      	movs	r1, r4
 80057e0:	f7ff ff50 	bl	8005684 <__sflush_r>
 80057e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80057e6:	0005      	movs	r5, r0
 80057e8:	07db      	lsls	r3, r3, #31
 80057ea:	d4de      	bmi.n	80057aa <_fflush_r+0xe>
 80057ec:	89a3      	ldrh	r3, [r4, #12]
 80057ee:	059b      	lsls	r3, r3, #22
 80057f0:	d4db      	bmi.n	80057aa <_fflush_r+0xe>
 80057f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057f4:	f000 f926 	bl	8005a44 <__retarget_lock_release_recursive>
 80057f8:	e7d7      	b.n	80057aa <_fflush_r+0xe>
 80057fa:	4b06      	ldr	r3, [pc, #24]	; (8005814 <_fflush_r+0x78>)
 80057fc:	429c      	cmp	r4, r3
 80057fe:	d101      	bne.n	8005804 <_fflush_r+0x68>
 8005800:	68ac      	ldr	r4, [r5, #8]
 8005802:	e7df      	b.n	80057c4 <_fflush_r+0x28>
 8005804:	4b04      	ldr	r3, [pc, #16]	; (8005818 <_fflush_r+0x7c>)
 8005806:	429c      	cmp	r4, r3
 8005808:	d1dc      	bne.n	80057c4 <_fflush_r+0x28>
 800580a:	68ec      	ldr	r4, [r5, #12]
 800580c:	e7da      	b.n	80057c4 <_fflush_r+0x28>
 800580e:	46c0      	nop			; (mov r8, r8)
 8005810:	080097b4 	.word	0x080097b4
 8005814:	080097d4 	.word	0x080097d4
 8005818:	08009794 	.word	0x08009794

0800581c <std>:
 800581c:	2300      	movs	r3, #0
 800581e:	b510      	push	{r4, lr}
 8005820:	0004      	movs	r4, r0
 8005822:	6003      	str	r3, [r0, #0]
 8005824:	6043      	str	r3, [r0, #4]
 8005826:	6083      	str	r3, [r0, #8]
 8005828:	8181      	strh	r1, [r0, #12]
 800582a:	6643      	str	r3, [r0, #100]	; 0x64
 800582c:	0019      	movs	r1, r3
 800582e:	81c2      	strh	r2, [r0, #14]
 8005830:	6103      	str	r3, [r0, #16]
 8005832:	6143      	str	r3, [r0, #20]
 8005834:	6183      	str	r3, [r0, #24]
 8005836:	2208      	movs	r2, #8
 8005838:	305c      	adds	r0, #92	; 0x5c
 800583a:	f7ff fce7 	bl	800520c <memset>
 800583e:	4b05      	ldr	r3, [pc, #20]	; (8005854 <std+0x38>)
 8005840:	6263      	str	r3, [r4, #36]	; 0x24
 8005842:	4b05      	ldr	r3, [pc, #20]	; (8005858 <std+0x3c>)
 8005844:	6224      	str	r4, [r4, #32]
 8005846:	62a3      	str	r3, [r4, #40]	; 0x28
 8005848:	4b04      	ldr	r3, [pc, #16]	; (800585c <std+0x40>)
 800584a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800584c:	4b04      	ldr	r3, [pc, #16]	; (8005860 <std+0x44>)
 800584e:	6323      	str	r3, [r4, #48]	; 0x30
 8005850:	bd10      	pop	{r4, pc}
 8005852:	46c0      	nop			; (mov r8, r8)
 8005854:	080065c9 	.word	0x080065c9
 8005858:	080065f1 	.word	0x080065f1
 800585c:	08006629 	.word	0x08006629
 8005860:	08006655 	.word	0x08006655

08005864 <_cleanup_r>:
 8005864:	b510      	push	{r4, lr}
 8005866:	4902      	ldr	r1, [pc, #8]	; (8005870 <_cleanup_r+0xc>)
 8005868:	f000 f8ca 	bl	8005a00 <_fwalk_reent>
 800586c:	bd10      	pop	{r4, pc}
 800586e:	46c0      	nop			; (mov r8, r8)
 8005870:	0800579d 	.word	0x0800579d

08005874 <__sfmoreglue>:
 8005874:	b570      	push	{r4, r5, r6, lr}
 8005876:	2568      	movs	r5, #104	; 0x68
 8005878:	1e4a      	subs	r2, r1, #1
 800587a:	4355      	muls	r5, r2
 800587c:	000e      	movs	r6, r1
 800587e:	0029      	movs	r1, r5
 8005880:	3174      	adds	r1, #116	; 0x74
 8005882:	f000 f9a1 	bl	8005bc8 <_malloc_r>
 8005886:	1e04      	subs	r4, r0, #0
 8005888:	d008      	beq.n	800589c <__sfmoreglue+0x28>
 800588a:	2100      	movs	r1, #0
 800588c:	002a      	movs	r2, r5
 800588e:	6001      	str	r1, [r0, #0]
 8005890:	6046      	str	r6, [r0, #4]
 8005892:	300c      	adds	r0, #12
 8005894:	60a0      	str	r0, [r4, #8]
 8005896:	3268      	adds	r2, #104	; 0x68
 8005898:	f7ff fcb8 	bl	800520c <memset>
 800589c:	0020      	movs	r0, r4
 800589e:	bd70      	pop	{r4, r5, r6, pc}

080058a0 <__sfp_lock_acquire>:
 80058a0:	b510      	push	{r4, lr}
 80058a2:	4802      	ldr	r0, [pc, #8]	; (80058ac <__sfp_lock_acquire+0xc>)
 80058a4:	f000 f8cd 	bl	8005a42 <__retarget_lock_acquire_recursive>
 80058a8:	bd10      	pop	{r4, pc}
 80058aa:	46c0      	nop			; (mov r8, r8)
 80058ac:	20000730 	.word	0x20000730

080058b0 <__sfp_lock_release>:
 80058b0:	b510      	push	{r4, lr}
 80058b2:	4802      	ldr	r0, [pc, #8]	; (80058bc <__sfp_lock_release+0xc>)
 80058b4:	f000 f8c6 	bl	8005a44 <__retarget_lock_release_recursive>
 80058b8:	bd10      	pop	{r4, pc}
 80058ba:	46c0      	nop			; (mov r8, r8)
 80058bc:	20000730 	.word	0x20000730

080058c0 <__sinit_lock_acquire>:
 80058c0:	b510      	push	{r4, lr}
 80058c2:	4802      	ldr	r0, [pc, #8]	; (80058cc <__sinit_lock_acquire+0xc>)
 80058c4:	f000 f8bd 	bl	8005a42 <__retarget_lock_acquire_recursive>
 80058c8:	bd10      	pop	{r4, pc}
 80058ca:	46c0      	nop			; (mov r8, r8)
 80058cc:	2000072b 	.word	0x2000072b

080058d0 <__sinit_lock_release>:
 80058d0:	b510      	push	{r4, lr}
 80058d2:	4802      	ldr	r0, [pc, #8]	; (80058dc <__sinit_lock_release+0xc>)
 80058d4:	f000 f8b6 	bl	8005a44 <__retarget_lock_release_recursive>
 80058d8:	bd10      	pop	{r4, pc}
 80058da:	46c0      	nop			; (mov r8, r8)
 80058dc:	2000072b 	.word	0x2000072b

080058e0 <__sinit>:
 80058e0:	b513      	push	{r0, r1, r4, lr}
 80058e2:	0004      	movs	r4, r0
 80058e4:	f7ff ffec 	bl	80058c0 <__sinit_lock_acquire>
 80058e8:	69a3      	ldr	r3, [r4, #24]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d002      	beq.n	80058f4 <__sinit+0x14>
 80058ee:	f7ff ffef 	bl	80058d0 <__sinit_lock_release>
 80058f2:	bd13      	pop	{r0, r1, r4, pc}
 80058f4:	64a3      	str	r3, [r4, #72]	; 0x48
 80058f6:	64e3      	str	r3, [r4, #76]	; 0x4c
 80058f8:	6523      	str	r3, [r4, #80]	; 0x50
 80058fa:	4b13      	ldr	r3, [pc, #76]	; (8005948 <__sinit+0x68>)
 80058fc:	4a13      	ldr	r2, [pc, #76]	; (800594c <__sinit+0x6c>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	62a2      	str	r2, [r4, #40]	; 0x28
 8005902:	9301      	str	r3, [sp, #4]
 8005904:	42a3      	cmp	r3, r4
 8005906:	d101      	bne.n	800590c <__sinit+0x2c>
 8005908:	2301      	movs	r3, #1
 800590a:	61a3      	str	r3, [r4, #24]
 800590c:	0020      	movs	r0, r4
 800590e:	f000 f81f 	bl	8005950 <__sfp>
 8005912:	6060      	str	r0, [r4, #4]
 8005914:	0020      	movs	r0, r4
 8005916:	f000 f81b 	bl	8005950 <__sfp>
 800591a:	60a0      	str	r0, [r4, #8]
 800591c:	0020      	movs	r0, r4
 800591e:	f000 f817 	bl	8005950 <__sfp>
 8005922:	2200      	movs	r2, #0
 8005924:	2104      	movs	r1, #4
 8005926:	60e0      	str	r0, [r4, #12]
 8005928:	6860      	ldr	r0, [r4, #4]
 800592a:	f7ff ff77 	bl	800581c <std>
 800592e:	2201      	movs	r2, #1
 8005930:	2109      	movs	r1, #9
 8005932:	68a0      	ldr	r0, [r4, #8]
 8005934:	f7ff ff72 	bl	800581c <std>
 8005938:	2202      	movs	r2, #2
 800593a:	2112      	movs	r1, #18
 800593c:	68e0      	ldr	r0, [r4, #12]
 800593e:	f7ff ff6d 	bl	800581c <std>
 8005942:	2301      	movs	r3, #1
 8005944:	61a3      	str	r3, [r4, #24]
 8005946:	e7d2      	b.n	80058ee <__sinit+0xe>
 8005948:	080095d8 	.word	0x080095d8
 800594c:	08005865 	.word	0x08005865

08005950 <__sfp>:
 8005950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005952:	0007      	movs	r7, r0
 8005954:	f7ff ffa4 	bl	80058a0 <__sfp_lock_acquire>
 8005958:	4b1f      	ldr	r3, [pc, #124]	; (80059d8 <__sfp+0x88>)
 800595a:	681e      	ldr	r6, [r3, #0]
 800595c:	69b3      	ldr	r3, [r6, #24]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d102      	bne.n	8005968 <__sfp+0x18>
 8005962:	0030      	movs	r0, r6
 8005964:	f7ff ffbc 	bl	80058e0 <__sinit>
 8005968:	3648      	adds	r6, #72	; 0x48
 800596a:	68b4      	ldr	r4, [r6, #8]
 800596c:	6873      	ldr	r3, [r6, #4]
 800596e:	3b01      	subs	r3, #1
 8005970:	d504      	bpl.n	800597c <__sfp+0x2c>
 8005972:	6833      	ldr	r3, [r6, #0]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d022      	beq.n	80059be <__sfp+0x6e>
 8005978:	6836      	ldr	r6, [r6, #0]
 800597a:	e7f6      	b.n	800596a <__sfp+0x1a>
 800597c:	220c      	movs	r2, #12
 800597e:	5ea5      	ldrsh	r5, [r4, r2]
 8005980:	2d00      	cmp	r5, #0
 8005982:	d11a      	bne.n	80059ba <__sfp+0x6a>
 8005984:	0020      	movs	r0, r4
 8005986:	4b15      	ldr	r3, [pc, #84]	; (80059dc <__sfp+0x8c>)
 8005988:	3058      	adds	r0, #88	; 0x58
 800598a:	60e3      	str	r3, [r4, #12]
 800598c:	6665      	str	r5, [r4, #100]	; 0x64
 800598e:	f000 f857 	bl	8005a40 <__retarget_lock_init_recursive>
 8005992:	f7ff ff8d 	bl	80058b0 <__sfp_lock_release>
 8005996:	0020      	movs	r0, r4
 8005998:	2208      	movs	r2, #8
 800599a:	0029      	movs	r1, r5
 800599c:	6025      	str	r5, [r4, #0]
 800599e:	60a5      	str	r5, [r4, #8]
 80059a0:	6065      	str	r5, [r4, #4]
 80059a2:	6125      	str	r5, [r4, #16]
 80059a4:	6165      	str	r5, [r4, #20]
 80059a6:	61a5      	str	r5, [r4, #24]
 80059a8:	305c      	adds	r0, #92	; 0x5c
 80059aa:	f7ff fc2f 	bl	800520c <memset>
 80059ae:	6365      	str	r5, [r4, #52]	; 0x34
 80059b0:	63a5      	str	r5, [r4, #56]	; 0x38
 80059b2:	64a5      	str	r5, [r4, #72]	; 0x48
 80059b4:	64e5      	str	r5, [r4, #76]	; 0x4c
 80059b6:	0020      	movs	r0, r4
 80059b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059ba:	3468      	adds	r4, #104	; 0x68
 80059bc:	e7d7      	b.n	800596e <__sfp+0x1e>
 80059be:	2104      	movs	r1, #4
 80059c0:	0038      	movs	r0, r7
 80059c2:	f7ff ff57 	bl	8005874 <__sfmoreglue>
 80059c6:	1e04      	subs	r4, r0, #0
 80059c8:	6030      	str	r0, [r6, #0]
 80059ca:	d1d5      	bne.n	8005978 <__sfp+0x28>
 80059cc:	f7ff ff70 	bl	80058b0 <__sfp_lock_release>
 80059d0:	230c      	movs	r3, #12
 80059d2:	603b      	str	r3, [r7, #0]
 80059d4:	e7ef      	b.n	80059b6 <__sfp+0x66>
 80059d6:	46c0      	nop			; (mov r8, r8)
 80059d8:	080095d8 	.word	0x080095d8
 80059dc:	ffff0001 	.word	0xffff0001

080059e0 <fiprintf>:
 80059e0:	b40e      	push	{r1, r2, r3}
 80059e2:	b503      	push	{r0, r1, lr}
 80059e4:	0001      	movs	r1, r0
 80059e6:	ab03      	add	r3, sp, #12
 80059e8:	4804      	ldr	r0, [pc, #16]	; (80059fc <fiprintf+0x1c>)
 80059ea:	cb04      	ldmia	r3!, {r2}
 80059ec:	6800      	ldr	r0, [r0, #0]
 80059ee:	9301      	str	r3, [sp, #4]
 80059f0:	f000 fad2 	bl	8005f98 <_vfiprintf_r>
 80059f4:	b002      	add	sp, #8
 80059f6:	bc08      	pop	{r3}
 80059f8:	b003      	add	sp, #12
 80059fa:	4718      	bx	r3
 80059fc:	20000028 	.word	0x20000028

08005a00 <_fwalk_reent>:
 8005a00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a02:	0004      	movs	r4, r0
 8005a04:	0006      	movs	r6, r0
 8005a06:	2700      	movs	r7, #0
 8005a08:	9101      	str	r1, [sp, #4]
 8005a0a:	3448      	adds	r4, #72	; 0x48
 8005a0c:	6863      	ldr	r3, [r4, #4]
 8005a0e:	68a5      	ldr	r5, [r4, #8]
 8005a10:	9300      	str	r3, [sp, #0]
 8005a12:	9b00      	ldr	r3, [sp, #0]
 8005a14:	3b01      	subs	r3, #1
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	d504      	bpl.n	8005a24 <_fwalk_reent+0x24>
 8005a1a:	6824      	ldr	r4, [r4, #0]
 8005a1c:	2c00      	cmp	r4, #0
 8005a1e:	d1f5      	bne.n	8005a0c <_fwalk_reent+0xc>
 8005a20:	0038      	movs	r0, r7
 8005a22:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a24:	89ab      	ldrh	r3, [r5, #12]
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d908      	bls.n	8005a3c <_fwalk_reent+0x3c>
 8005a2a:	220e      	movs	r2, #14
 8005a2c:	5eab      	ldrsh	r3, [r5, r2]
 8005a2e:	3301      	adds	r3, #1
 8005a30:	d004      	beq.n	8005a3c <_fwalk_reent+0x3c>
 8005a32:	0029      	movs	r1, r5
 8005a34:	0030      	movs	r0, r6
 8005a36:	9b01      	ldr	r3, [sp, #4]
 8005a38:	4798      	blx	r3
 8005a3a:	4307      	orrs	r7, r0
 8005a3c:	3568      	adds	r5, #104	; 0x68
 8005a3e:	e7e8      	b.n	8005a12 <_fwalk_reent+0x12>

08005a40 <__retarget_lock_init_recursive>:
 8005a40:	4770      	bx	lr

08005a42 <__retarget_lock_acquire_recursive>:
 8005a42:	4770      	bx	lr

08005a44 <__retarget_lock_release_recursive>:
 8005a44:	4770      	bx	lr
	...

08005a48 <__swhatbuf_r>:
 8005a48:	b570      	push	{r4, r5, r6, lr}
 8005a4a:	000e      	movs	r6, r1
 8005a4c:	001d      	movs	r5, r3
 8005a4e:	230e      	movs	r3, #14
 8005a50:	5ec9      	ldrsh	r1, [r1, r3]
 8005a52:	0014      	movs	r4, r2
 8005a54:	b096      	sub	sp, #88	; 0x58
 8005a56:	2900      	cmp	r1, #0
 8005a58:	da07      	bge.n	8005a6a <__swhatbuf_r+0x22>
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	602b      	str	r3, [r5, #0]
 8005a5e:	89b3      	ldrh	r3, [r6, #12]
 8005a60:	061b      	lsls	r3, r3, #24
 8005a62:	d411      	bmi.n	8005a88 <__swhatbuf_r+0x40>
 8005a64:	2380      	movs	r3, #128	; 0x80
 8005a66:	00db      	lsls	r3, r3, #3
 8005a68:	e00f      	b.n	8005a8a <__swhatbuf_r+0x42>
 8005a6a:	466a      	mov	r2, sp
 8005a6c:	f000 fe26 	bl	80066bc <_fstat_r>
 8005a70:	2800      	cmp	r0, #0
 8005a72:	dbf2      	blt.n	8005a5a <__swhatbuf_r+0x12>
 8005a74:	23f0      	movs	r3, #240	; 0xf0
 8005a76:	9901      	ldr	r1, [sp, #4]
 8005a78:	021b      	lsls	r3, r3, #8
 8005a7a:	4019      	ands	r1, r3
 8005a7c:	4b05      	ldr	r3, [pc, #20]	; (8005a94 <__swhatbuf_r+0x4c>)
 8005a7e:	18c9      	adds	r1, r1, r3
 8005a80:	424b      	negs	r3, r1
 8005a82:	4159      	adcs	r1, r3
 8005a84:	6029      	str	r1, [r5, #0]
 8005a86:	e7ed      	b.n	8005a64 <__swhatbuf_r+0x1c>
 8005a88:	2340      	movs	r3, #64	; 0x40
 8005a8a:	2000      	movs	r0, #0
 8005a8c:	6023      	str	r3, [r4, #0]
 8005a8e:	b016      	add	sp, #88	; 0x58
 8005a90:	bd70      	pop	{r4, r5, r6, pc}
 8005a92:	46c0      	nop			; (mov r8, r8)
 8005a94:	ffffe000 	.word	0xffffe000

08005a98 <__smakebuf_r>:
 8005a98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a9a:	2602      	movs	r6, #2
 8005a9c:	898b      	ldrh	r3, [r1, #12]
 8005a9e:	0005      	movs	r5, r0
 8005aa0:	000c      	movs	r4, r1
 8005aa2:	4233      	tst	r3, r6
 8005aa4:	d006      	beq.n	8005ab4 <__smakebuf_r+0x1c>
 8005aa6:	0023      	movs	r3, r4
 8005aa8:	3347      	adds	r3, #71	; 0x47
 8005aaa:	6023      	str	r3, [r4, #0]
 8005aac:	6123      	str	r3, [r4, #16]
 8005aae:	2301      	movs	r3, #1
 8005ab0:	6163      	str	r3, [r4, #20]
 8005ab2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005ab4:	466a      	mov	r2, sp
 8005ab6:	ab01      	add	r3, sp, #4
 8005ab8:	f7ff ffc6 	bl	8005a48 <__swhatbuf_r>
 8005abc:	9900      	ldr	r1, [sp, #0]
 8005abe:	0007      	movs	r7, r0
 8005ac0:	0028      	movs	r0, r5
 8005ac2:	f000 f881 	bl	8005bc8 <_malloc_r>
 8005ac6:	2800      	cmp	r0, #0
 8005ac8:	d108      	bne.n	8005adc <__smakebuf_r+0x44>
 8005aca:	220c      	movs	r2, #12
 8005acc:	5ea3      	ldrsh	r3, [r4, r2]
 8005ace:	059a      	lsls	r2, r3, #22
 8005ad0:	d4ef      	bmi.n	8005ab2 <__smakebuf_r+0x1a>
 8005ad2:	2203      	movs	r2, #3
 8005ad4:	4393      	bics	r3, r2
 8005ad6:	431e      	orrs	r6, r3
 8005ad8:	81a6      	strh	r6, [r4, #12]
 8005ada:	e7e4      	b.n	8005aa6 <__smakebuf_r+0xe>
 8005adc:	4b0f      	ldr	r3, [pc, #60]	; (8005b1c <__smakebuf_r+0x84>)
 8005ade:	62ab      	str	r3, [r5, #40]	; 0x28
 8005ae0:	2380      	movs	r3, #128	; 0x80
 8005ae2:	89a2      	ldrh	r2, [r4, #12]
 8005ae4:	6020      	str	r0, [r4, #0]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	81a3      	strh	r3, [r4, #12]
 8005aea:	9b00      	ldr	r3, [sp, #0]
 8005aec:	6120      	str	r0, [r4, #16]
 8005aee:	6163      	str	r3, [r4, #20]
 8005af0:	9b01      	ldr	r3, [sp, #4]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00d      	beq.n	8005b12 <__smakebuf_r+0x7a>
 8005af6:	0028      	movs	r0, r5
 8005af8:	230e      	movs	r3, #14
 8005afa:	5ee1      	ldrsh	r1, [r4, r3]
 8005afc:	f000 fdf0 	bl	80066e0 <_isatty_r>
 8005b00:	2800      	cmp	r0, #0
 8005b02:	d006      	beq.n	8005b12 <__smakebuf_r+0x7a>
 8005b04:	2203      	movs	r2, #3
 8005b06:	89a3      	ldrh	r3, [r4, #12]
 8005b08:	4393      	bics	r3, r2
 8005b0a:	001a      	movs	r2, r3
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	81a3      	strh	r3, [r4, #12]
 8005b12:	89a0      	ldrh	r0, [r4, #12]
 8005b14:	4307      	orrs	r7, r0
 8005b16:	81a7      	strh	r7, [r4, #12]
 8005b18:	e7cb      	b.n	8005ab2 <__smakebuf_r+0x1a>
 8005b1a:	46c0      	nop			; (mov r8, r8)
 8005b1c:	08005865 	.word	0x08005865

08005b20 <malloc>:
 8005b20:	b510      	push	{r4, lr}
 8005b22:	4b03      	ldr	r3, [pc, #12]	; (8005b30 <malloc+0x10>)
 8005b24:	0001      	movs	r1, r0
 8005b26:	6818      	ldr	r0, [r3, #0]
 8005b28:	f000 f84e 	bl	8005bc8 <_malloc_r>
 8005b2c:	bd10      	pop	{r4, pc}
 8005b2e:	46c0      	nop			; (mov r8, r8)
 8005b30:	20000028 	.word	0x20000028

08005b34 <_free_r>:
 8005b34:	b570      	push	{r4, r5, r6, lr}
 8005b36:	0005      	movs	r5, r0
 8005b38:	2900      	cmp	r1, #0
 8005b3a:	d010      	beq.n	8005b5e <_free_r+0x2a>
 8005b3c:	1f0c      	subs	r4, r1, #4
 8005b3e:	6823      	ldr	r3, [r4, #0]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	da00      	bge.n	8005b46 <_free_r+0x12>
 8005b44:	18e4      	adds	r4, r4, r3
 8005b46:	0028      	movs	r0, r5
 8005b48:	f000 fe18 	bl	800677c <__malloc_lock>
 8005b4c:	4a1d      	ldr	r2, [pc, #116]	; (8005bc4 <_free_r+0x90>)
 8005b4e:	6813      	ldr	r3, [r2, #0]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d105      	bne.n	8005b60 <_free_r+0x2c>
 8005b54:	6063      	str	r3, [r4, #4]
 8005b56:	6014      	str	r4, [r2, #0]
 8005b58:	0028      	movs	r0, r5
 8005b5a:	f000 fe17 	bl	800678c <__malloc_unlock>
 8005b5e:	bd70      	pop	{r4, r5, r6, pc}
 8005b60:	42a3      	cmp	r3, r4
 8005b62:	d908      	bls.n	8005b76 <_free_r+0x42>
 8005b64:	6821      	ldr	r1, [r4, #0]
 8005b66:	1860      	adds	r0, r4, r1
 8005b68:	4283      	cmp	r3, r0
 8005b6a:	d1f3      	bne.n	8005b54 <_free_r+0x20>
 8005b6c:	6818      	ldr	r0, [r3, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	1841      	adds	r1, r0, r1
 8005b72:	6021      	str	r1, [r4, #0]
 8005b74:	e7ee      	b.n	8005b54 <_free_r+0x20>
 8005b76:	001a      	movs	r2, r3
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d001      	beq.n	8005b82 <_free_r+0x4e>
 8005b7e:	42a3      	cmp	r3, r4
 8005b80:	d9f9      	bls.n	8005b76 <_free_r+0x42>
 8005b82:	6811      	ldr	r1, [r2, #0]
 8005b84:	1850      	adds	r0, r2, r1
 8005b86:	42a0      	cmp	r0, r4
 8005b88:	d10b      	bne.n	8005ba2 <_free_r+0x6e>
 8005b8a:	6820      	ldr	r0, [r4, #0]
 8005b8c:	1809      	adds	r1, r1, r0
 8005b8e:	1850      	adds	r0, r2, r1
 8005b90:	6011      	str	r1, [r2, #0]
 8005b92:	4283      	cmp	r3, r0
 8005b94:	d1e0      	bne.n	8005b58 <_free_r+0x24>
 8005b96:	6818      	ldr	r0, [r3, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	1841      	adds	r1, r0, r1
 8005b9c:	6011      	str	r1, [r2, #0]
 8005b9e:	6053      	str	r3, [r2, #4]
 8005ba0:	e7da      	b.n	8005b58 <_free_r+0x24>
 8005ba2:	42a0      	cmp	r0, r4
 8005ba4:	d902      	bls.n	8005bac <_free_r+0x78>
 8005ba6:	230c      	movs	r3, #12
 8005ba8:	602b      	str	r3, [r5, #0]
 8005baa:	e7d5      	b.n	8005b58 <_free_r+0x24>
 8005bac:	6821      	ldr	r1, [r4, #0]
 8005bae:	1860      	adds	r0, r4, r1
 8005bb0:	4283      	cmp	r3, r0
 8005bb2:	d103      	bne.n	8005bbc <_free_r+0x88>
 8005bb4:	6818      	ldr	r0, [r3, #0]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	1841      	adds	r1, r0, r1
 8005bba:	6021      	str	r1, [r4, #0]
 8005bbc:	6063      	str	r3, [r4, #4]
 8005bbe:	6054      	str	r4, [r2, #4]
 8005bc0:	e7ca      	b.n	8005b58 <_free_r+0x24>
 8005bc2:	46c0      	nop			; (mov r8, r8)
 8005bc4:	2000053c 	.word	0x2000053c

08005bc8 <_malloc_r>:
 8005bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bca:	2303      	movs	r3, #3
 8005bcc:	1ccd      	adds	r5, r1, #3
 8005bce:	439d      	bics	r5, r3
 8005bd0:	3508      	adds	r5, #8
 8005bd2:	0006      	movs	r6, r0
 8005bd4:	2d0c      	cmp	r5, #12
 8005bd6:	d21f      	bcs.n	8005c18 <_malloc_r+0x50>
 8005bd8:	250c      	movs	r5, #12
 8005bda:	42a9      	cmp	r1, r5
 8005bdc:	d81e      	bhi.n	8005c1c <_malloc_r+0x54>
 8005bde:	0030      	movs	r0, r6
 8005be0:	f000 fdcc 	bl	800677c <__malloc_lock>
 8005be4:	4925      	ldr	r1, [pc, #148]	; (8005c7c <_malloc_r+0xb4>)
 8005be6:	680a      	ldr	r2, [r1, #0]
 8005be8:	0014      	movs	r4, r2
 8005bea:	2c00      	cmp	r4, #0
 8005bec:	d11a      	bne.n	8005c24 <_malloc_r+0x5c>
 8005bee:	4f24      	ldr	r7, [pc, #144]	; (8005c80 <_malloc_r+0xb8>)
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d104      	bne.n	8005c00 <_malloc_r+0x38>
 8005bf6:	0021      	movs	r1, r4
 8005bf8:	0030      	movs	r0, r6
 8005bfa:	f000 fcd3 	bl	80065a4 <_sbrk_r>
 8005bfe:	6038      	str	r0, [r7, #0]
 8005c00:	0029      	movs	r1, r5
 8005c02:	0030      	movs	r0, r6
 8005c04:	f000 fcce 	bl	80065a4 <_sbrk_r>
 8005c08:	1c43      	adds	r3, r0, #1
 8005c0a:	d12b      	bne.n	8005c64 <_malloc_r+0x9c>
 8005c0c:	230c      	movs	r3, #12
 8005c0e:	0030      	movs	r0, r6
 8005c10:	6033      	str	r3, [r6, #0]
 8005c12:	f000 fdbb 	bl	800678c <__malloc_unlock>
 8005c16:	e003      	b.n	8005c20 <_malloc_r+0x58>
 8005c18:	2d00      	cmp	r5, #0
 8005c1a:	dade      	bge.n	8005bda <_malloc_r+0x12>
 8005c1c:	230c      	movs	r3, #12
 8005c1e:	6033      	str	r3, [r6, #0]
 8005c20:	2000      	movs	r0, #0
 8005c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c24:	6823      	ldr	r3, [r4, #0]
 8005c26:	1b5b      	subs	r3, r3, r5
 8005c28:	d419      	bmi.n	8005c5e <_malloc_r+0x96>
 8005c2a:	2b0b      	cmp	r3, #11
 8005c2c:	d903      	bls.n	8005c36 <_malloc_r+0x6e>
 8005c2e:	6023      	str	r3, [r4, #0]
 8005c30:	18e4      	adds	r4, r4, r3
 8005c32:	6025      	str	r5, [r4, #0]
 8005c34:	e003      	b.n	8005c3e <_malloc_r+0x76>
 8005c36:	6863      	ldr	r3, [r4, #4]
 8005c38:	42a2      	cmp	r2, r4
 8005c3a:	d10e      	bne.n	8005c5a <_malloc_r+0x92>
 8005c3c:	600b      	str	r3, [r1, #0]
 8005c3e:	0030      	movs	r0, r6
 8005c40:	f000 fda4 	bl	800678c <__malloc_unlock>
 8005c44:	0020      	movs	r0, r4
 8005c46:	2207      	movs	r2, #7
 8005c48:	300b      	adds	r0, #11
 8005c4a:	1d23      	adds	r3, r4, #4
 8005c4c:	4390      	bics	r0, r2
 8005c4e:	1ac2      	subs	r2, r0, r3
 8005c50:	4298      	cmp	r0, r3
 8005c52:	d0e6      	beq.n	8005c22 <_malloc_r+0x5a>
 8005c54:	1a1b      	subs	r3, r3, r0
 8005c56:	50a3      	str	r3, [r4, r2]
 8005c58:	e7e3      	b.n	8005c22 <_malloc_r+0x5a>
 8005c5a:	6053      	str	r3, [r2, #4]
 8005c5c:	e7ef      	b.n	8005c3e <_malloc_r+0x76>
 8005c5e:	0022      	movs	r2, r4
 8005c60:	6864      	ldr	r4, [r4, #4]
 8005c62:	e7c2      	b.n	8005bea <_malloc_r+0x22>
 8005c64:	2303      	movs	r3, #3
 8005c66:	1cc4      	adds	r4, r0, #3
 8005c68:	439c      	bics	r4, r3
 8005c6a:	42a0      	cmp	r0, r4
 8005c6c:	d0e1      	beq.n	8005c32 <_malloc_r+0x6a>
 8005c6e:	1a21      	subs	r1, r4, r0
 8005c70:	0030      	movs	r0, r6
 8005c72:	f000 fc97 	bl	80065a4 <_sbrk_r>
 8005c76:	1c43      	adds	r3, r0, #1
 8005c78:	d1db      	bne.n	8005c32 <_malloc_r+0x6a>
 8005c7a:	e7c7      	b.n	8005c0c <_malloc_r+0x44>
 8005c7c:	2000053c 	.word	0x2000053c
 8005c80:	20000540 	.word	0x20000540

08005c84 <__ssputs_r>:
 8005c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c86:	688e      	ldr	r6, [r1, #8]
 8005c88:	b085      	sub	sp, #20
 8005c8a:	0007      	movs	r7, r0
 8005c8c:	000c      	movs	r4, r1
 8005c8e:	9203      	str	r2, [sp, #12]
 8005c90:	9301      	str	r3, [sp, #4]
 8005c92:	429e      	cmp	r6, r3
 8005c94:	d83c      	bhi.n	8005d10 <__ssputs_r+0x8c>
 8005c96:	2390      	movs	r3, #144	; 0x90
 8005c98:	898a      	ldrh	r2, [r1, #12]
 8005c9a:	00db      	lsls	r3, r3, #3
 8005c9c:	421a      	tst	r2, r3
 8005c9e:	d034      	beq.n	8005d0a <__ssputs_r+0x86>
 8005ca0:	2503      	movs	r5, #3
 8005ca2:	6909      	ldr	r1, [r1, #16]
 8005ca4:	6823      	ldr	r3, [r4, #0]
 8005ca6:	1a5b      	subs	r3, r3, r1
 8005ca8:	9302      	str	r3, [sp, #8]
 8005caa:	6963      	ldr	r3, [r4, #20]
 8005cac:	9802      	ldr	r0, [sp, #8]
 8005cae:	435d      	muls	r5, r3
 8005cb0:	0feb      	lsrs	r3, r5, #31
 8005cb2:	195d      	adds	r5, r3, r5
 8005cb4:	9b01      	ldr	r3, [sp, #4]
 8005cb6:	106d      	asrs	r5, r5, #1
 8005cb8:	3301      	adds	r3, #1
 8005cba:	181b      	adds	r3, r3, r0
 8005cbc:	42ab      	cmp	r3, r5
 8005cbe:	d900      	bls.n	8005cc2 <__ssputs_r+0x3e>
 8005cc0:	001d      	movs	r5, r3
 8005cc2:	0553      	lsls	r3, r2, #21
 8005cc4:	d532      	bpl.n	8005d2c <__ssputs_r+0xa8>
 8005cc6:	0029      	movs	r1, r5
 8005cc8:	0038      	movs	r0, r7
 8005cca:	f7ff ff7d 	bl	8005bc8 <_malloc_r>
 8005cce:	1e06      	subs	r6, r0, #0
 8005cd0:	d109      	bne.n	8005ce6 <__ssputs_r+0x62>
 8005cd2:	230c      	movs	r3, #12
 8005cd4:	603b      	str	r3, [r7, #0]
 8005cd6:	2340      	movs	r3, #64	; 0x40
 8005cd8:	2001      	movs	r0, #1
 8005cda:	89a2      	ldrh	r2, [r4, #12]
 8005cdc:	4240      	negs	r0, r0
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	81a3      	strh	r3, [r4, #12]
 8005ce2:	b005      	add	sp, #20
 8005ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ce6:	9a02      	ldr	r2, [sp, #8]
 8005ce8:	6921      	ldr	r1, [r4, #16]
 8005cea:	f000 fd2a 	bl	8006742 <memcpy>
 8005cee:	89a3      	ldrh	r3, [r4, #12]
 8005cf0:	4a14      	ldr	r2, [pc, #80]	; (8005d44 <__ssputs_r+0xc0>)
 8005cf2:	401a      	ands	r2, r3
 8005cf4:	2380      	movs	r3, #128	; 0x80
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	81a3      	strh	r3, [r4, #12]
 8005cfa:	9b02      	ldr	r3, [sp, #8]
 8005cfc:	6126      	str	r6, [r4, #16]
 8005cfe:	18f6      	adds	r6, r6, r3
 8005d00:	6026      	str	r6, [r4, #0]
 8005d02:	6165      	str	r5, [r4, #20]
 8005d04:	9e01      	ldr	r6, [sp, #4]
 8005d06:	1aed      	subs	r5, r5, r3
 8005d08:	60a5      	str	r5, [r4, #8]
 8005d0a:	9b01      	ldr	r3, [sp, #4]
 8005d0c:	429e      	cmp	r6, r3
 8005d0e:	d900      	bls.n	8005d12 <__ssputs_r+0x8e>
 8005d10:	9e01      	ldr	r6, [sp, #4]
 8005d12:	0032      	movs	r2, r6
 8005d14:	9903      	ldr	r1, [sp, #12]
 8005d16:	6820      	ldr	r0, [r4, #0]
 8005d18:	f000 fd1c 	bl	8006754 <memmove>
 8005d1c:	68a3      	ldr	r3, [r4, #8]
 8005d1e:	2000      	movs	r0, #0
 8005d20:	1b9b      	subs	r3, r3, r6
 8005d22:	60a3      	str	r3, [r4, #8]
 8005d24:	6823      	ldr	r3, [r4, #0]
 8005d26:	199e      	adds	r6, r3, r6
 8005d28:	6026      	str	r6, [r4, #0]
 8005d2a:	e7da      	b.n	8005ce2 <__ssputs_r+0x5e>
 8005d2c:	002a      	movs	r2, r5
 8005d2e:	0038      	movs	r0, r7
 8005d30:	f000 fd34 	bl	800679c <_realloc_r>
 8005d34:	1e06      	subs	r6, r0, #0
 8005d36:	d1e0      	bne.n	8005cfa <__ssputs_r+0x76>
 8005d38:	0038      	movs	r0, r7
 8005d3a:	6921      	ldr	r1, [r4, #16]
 8005d3c:	f7ff fefa 	bl	8005b34 <_free_r>
 8005d40:	e7c7      	b.n	8005cd2 <__ssputs_r+0x4e>
 8005d42:	46c0      	nop			; (mov r8, r8)
 8005d44:	fffffb7f 	.word	0xfffffb7f

08005d48 <_svfiprintf_r>:
 8005d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d4a:	b0a1      	sub	sp, #132	; 0x84
 8005d4c:	9003      	str	r0, [sp, #12]
 8005d4e:	001d      	movs	r5, r3
 8005d50:	898b      	ldrh	r3, [r1, #12]
 8005d52:	000f      	movs	r7, r1
 8005d54:	0016      	movs	r6, r2
 8005d56:	061b      	lsls	r3, r3, #24
 8005d58:	d511      	bpl.n	8005d7e <_svfiprintf_r+0x36>
 8005d5a:	690b      	ldr	r3, [r1, #16]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d10e      	bne.n	8005d7e <_svfiprintf_r+0x36>
 8005d60:	2140      	movs	r1, #64	; 0x40
 8005d62:	f7ff ff31 	bl	8005bc8 <_malloc_r>
 8005d66:	6038      	str	r0, [r7, #0]
 8005d68:	6138      	str	r0, [r7, #16]
 8005d6a:	2800      	cmp	r0, #0
 8005d6c:	d105      	bne.n	8005d7a <_svfiprintf_r+0x32>
 8005d6e:	230c      	movs	r3, #12
 8005d70:	9a03      	ldr	r2, [sp, #12]
 8005d72:	3801      	subs	r0, #1
 8005d74:	6013      	str	r3, [r2, #0]
 8005d76:	b021      	add	sp, #132	; 0x84
 8005d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d7a:	2340      	movs	r3, #64	; 0x40
 8005d7c:	617b      	str	r3, [r7, #20]
 8005d7e:	2300      	movs	r3, #0
 8005d80:	ac08      	add	r4, sp, #32
 8005d82:	6163      	str	r3, [r4, #20]
 8005d84:	3320      	adds	r3, #32
 8005d86:	7663      	strb	r3, [r4, #25]
 8005d88:	3310      	adds	r3, #16
 8005d8a:	76a3      	strb	r3, [r4, #26]
 8005d8c:	9507      	str	r5, [sp, #28]
 8005d8e:	0035      	movs	r5, r6
 8005d90:	782b      	ldrb	r3, [r5, #0]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d001      	beq.n	8005d9a <_svfiprintf_r+0x52>
 8005d96:	2b25      	cmp	r3, #37	; 0x25
 8005d98:	d147      	bne.n	8005e2a <_svfiprintf_r+0xe2>
 8005d9a:	1bab      	subs	r3, r5, r6
 8005d9c:	9305      	str	r3, [sp, #20]
 8005d9e:	42b5      	cmp	r5, r6
 8005da0:	d00c      	beq.n	8005dbc <_svfiprintf_r+0x74>
 8005da2:	0032      	movs	r2, r6
 8005da4:	0039      	movs	r1, r7
 8005da6:	9803      	ldr	r0, [sp, #12]
 8005da8:	f7ff ff6c 	bl	8005c84 <__ssputs_r>
 8005dac:	1c43      	adds	r3, r0, #1
 8005dae:	d100      	bne.n	8005db2 <_svfiprintf_r+0x6a>
 8005db0:	e0ae      	b.n	8005f10 <_svfiprintf_r+0x1c8>
 8005db2:	6962      	ldr	r2, [r4, #20]
 8005db4:	9b05      	ldr	r3, [sp, #20]
 8005db6:	4694      	mov	ip, r2
 8005db8:	4463      	add	r3, ip
 8005dba:	6163      	str	r3, [r4, #20]
 8005dbc:	782b      	ldrb	r3, [r5, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d100      	bne.n	8005dc4 <_svfiprintf_r+0x7c>
 8005dc2:	e0a5      	b.n	8005f10 <_svfiprintf_r+0x1c8>
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	4252      	negs	r2, r2
 8005dca:	6062      	str	r2, [r4, #4]
 8005dcc:	a904      	add	r1, sp, #16
 8005dce:	3254      	adds	r2, #84	; 0x54
 8005dd0:	1852      	adds	r2, r2, r1
 8005dd2:	1c6e      	adds	r6, r5, #1
 8005dd4:	6023      	str	r3, [r4, #0]
 8005dd6:	60e3      	str	r3, [r4, #12]
 8005dd8:	60a3      	str	r3, [r4, #8]
 8005dda:	7013      	strb	r3, [r2, #0]
 8005ddc:	65a3      	str	r3, [r4, #88]	; 0x58
 8005dde:	2205      	movs	r2, #5
 8005de0:	7831      	ldrb	r1, [r6, #0]
 8005de2:	4854      	ldr	r0, [pc, #336]	; (8005f34 <_svfiprintf_r+0x1ec>)
 8005de4:	f000 fca2 	bl	800672c <memchr>
 8005de8:	1c75      	adds	r5, r6, #1
 8005dea:	2800      	cmp	r0, #0
 8005dec:	d11f      	bne.n	8005e2e <_svfiprintf_r+0xe6>
 8005dee:	6822      	ldr	r2, [r4, #0]
 8005df0:	06d3      	lsls	r3, r2, #27
 8005df2:	d504      	bpl.n	8005dfe <_svfiprintf_r+0xb6>
 8005df4:	2353      	movs	r3, #83	; 0x53
 8005df6:	a904      	add	r1, sp, #16
 8005df8:	185b      	adds	r3, r3, r1
 8005dfa:	2120      	movs	r1, #32
 8005dfc:	7019      	strb	r1, [r3, #0]
 8005dfe:	0713      	lsls	r3, r2, #28
 8005e00:	d504      	bpl.n	8005e0c <_svfiprintf_r+0xc4>
 8005e02:	2353      	movs	r3, #83	; 0x53
 8005e04:	a904      	add	r1, sp, #16
 8005e06:	185b      	adds	r3, r3, r1
 8005e08:	212b      	movs	r1, #43	; 0x2b
 8005e0a:	7019      	strb	r1, [r3, #0]
 8005e0c:	7833      	ldrb	r3, [r6, #0]
 8005e0e:	2b2a      	cmp	r3, #42	; 0x2a
 8005e10:	d016      	beq.n	8005e40 <_svfiprintf_r+0xf8>
 8005e12:	0035      	movs	r5, r6
 8005e14:	2100      	movs	r1, #0
 8005e16:	200a      	movs	r0, #10
 8005e18:	68e3      	ldr	r3, [r4, #12]
 8005e1a:	782a      	ldrb	r2, [r5, #0]
 8005e1c:	1c6e      	adds	r6, r5, #1
 8005e1e:	3a30      	subs	r2, #48	; 0x30
 8005e20:	2a09      	cmp	r2, #9
 8005e22:	d94e      	bls.n	8005ec2 <_svfiprintf_r+0x17a>
 8005e24:	2900      	cmp	r1, #0
 8005e26:	d111      	bne.n	8005e4c <_svfiprintf_r+0x104>
 8005e28:	e017      	b.n	8005e5a <_svfiprintf_r+0x112>
 8005e2a:	3501      	adds	r5, #1
 8005e2c:	e7b0      	b.n	8005d90 <_svfiprintf_r+0x48>
 8005e2e:	4b41      	ldr	r3, [pc, #260]	; (8005f34 <_svfiprintf_r+0x1ec>)
 8005e30:	6822      	ldr	r2, [r4, #0]
 8005e32:	1ac0      	subs	r0, r0, r3
 8005e34:	2301      	movs	r3, #1
 8005e36:	4083      	lsls	r3, r0
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	002e      	movs	r6, r5
 8005e3c:	6023      	str	r3, [r4, #0]
 8005e3e:	e7ce      	b.n	8005dde <_svfiprintf_r+0x96>
 8005e40:	9b07      	ldr	r3, [sp, #28]
 8005e42:	1d19      	adds	r1, r3, #4
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	9107      	str	r1, [sp, #28]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	db01      	blt.n	8005e50 <_svfiprintf_r+0x108>
 8005e4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e4e:	e004      	b.n	8005e5a <_svfiprintf_r+0x112>
 8005e50:	425b      	negs	r3, r3
 8005e52:	60e3      	str	r3, [r4, #12]
 8005e54:	2302      	movs	r3, #2
 8005e56:	4313      	orrs	r3, r2
 8005e58:	6023      	str	r3, [r4, #0]
 8005e5a:	782b      	ldrb	r3, [r5, #0]
 8005e5c:	2b2e      	cmp	r3, #46	; 0x2e
 8005e5e:	d10a      	bne.n	8005e76 <_svfiprintf_r+0x12e>
 8005e60:	786b      	ldrb	r3, [r5, #1]
 8005e62:	2b2a      	cmp	r3, #42	; 0x2a
 8005e64:	d135      	bne.n	8005ed2 <_svfiprintf_r+0x18a>
 8005e66:	9b07      	ldr	r3, [sp, #28]
 8005e68:	3502      	adds	r5, #2
 8005e6a:	1d1a      	adds	r2, r3, #4
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	9207      	str	r2, [sp, #28]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	db2b      	blt.n	8005ecc <_svfiprintf_r+0x184>
 8005e74:	9309      	str	r3, [sp, #36]	; 0x24
 8005e76:	4e30      	ldr	r6, [pc, #192]	; (8005f38 <_svfiprintf_r+0x1f0>)
 8005e78:	2203      	movs	r2, #3
 8005e7a:	0030      	movs	r0, r6
 8005e7c:	7829      	ldrb	r1, [r5, #0]
 8005e7e:	f000 fc55 	bl	800672c <memchr>
 8005e82:	2800      	cmp	r0, #0
 8005e84:	d006      	beq.n	8005e94 <_svfiprintf_r+0x14c>
 8005e86:	2340      	movs	r3, #64	; 0x40
 8005e88:	1b80      	subs	r0, r0, r6
 8005e8a:	4083      	lsls	r3, r0
 8005e8c:	6822      	ldr	r2, [r4, #0]
 8005e8e:	3501      	adds	r5, #1
 8005e90:	4313      	orrs	r3, r2
 8005e92:	6023      	str	r3, [r4, #0]
 8005e94:	7829      	ldrb	r1, [r5, #0]
 8005e96:	2206      	movs	r2, #6
 8005e98:	4828      	ldr	r0, [pc, #160]	; (8005f3c <_svfiprintf_r+0x1f4>)
 8005e9a:	1c6e      	adds	r6, r5, #1
 8005e9c:	7621      	strb	r1, [r4, #24]
 8005e9e:	f000 fc45 	bl	800672c <memchr>
 8005ea2:	2800      	cmp	r0, #0
 8005ea4:	d03c      	beq.n	8005f20 <_svfiprintf_r+0x1d8>
 8005ea6:	4b26      	ldr	r3, [pc, #152]	; (8005f40 <_svfiprintf_r+0x1f8>)
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d125      	bne.n	8005ef8 <_svfiprintf_r+0x1b0>
 8005eac:	2207      	movs	r2, #7
 8005eae:	9b07      	ldr	r3, [sp, #28]
 8005eb0:	3307      	adds	r3, #7
 8005eb2:	4393      	bics	r3, r2
 8005eb4:	3308      	adds	r3, #8
 8005eb6:	9307      	str	r3, [sp, #28]
 8005eb8:	6963      	ldr	r3, [r4, #20]
 8005eba:	9a04      	ldr	r2, [sp, #16]
 8005ebc:	189b      	adds	r3, r3, r2
 8005ebe:	6163      	str	r3, [r4, #20]
 8005ec0:	e765      	b.n	8005d8e <_svfiprintf_r+0x46>
 8005ec2:	4343      	muls	r3, r0
 8005ec4:	0035      	movs	r5, r6
 8005ec6:	2101      	movs	r1, #1
 8005ec8:	189b      	adds	r3, r3, r2
 8005eca:	e7a6      	b.n	8005e1a <_svfiprintf_r+0xd2>
 8005ecc:	2301      	movs	r3, #1
 8005ece:	425b      	negs	r3, r3
 8005ed0:	e7d0      	b.n	8005e74 <_svfiprintf_r+0x12c>
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	200a      	movs	r0, #10
 8005ed6:	001a      	movs	r2, r3
 8005ed8:	3501      	adds	r5, #1
 8005eda:	6063      	str	r3, [r4, #4]
 8005edc:	7829      	ldrb	r1, [r5, #0]
 8005ede:	1c6e      	adds	r6, r5, #1
 8005ee0:	3930      	subs	r1, #48	; 0x30
 8005ee2:	2909      	cmp	r1, #9
 8005ee4:	d903      	bls.n	8005eee <_svfiprintf_r+0x1a6>
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d0c5      	beq.n	8005e76 <_svfiprintf_r+0x12e>
 8005eea:	9209      	str	r2, [sp, #36]	; 0x24
 8005eec:	e7c3      	b.n	8005e76 <_svfiprintf_r+0x12e>
 8005eee:	4342      	muls	r2, r0
 8005ef0:	0035      	movs	r5, r6
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	1852      	adds	r2, r2, r1
 8005ef6:	e7f1      	b.n	8005edc <_svfiprintf_r+0x194>
 8005ef8:	ab07      	add	r3, sp, #28
 8005efa:	9300      	str	r3, [sp, #0]
 8005efc:	003a      	movs	r2, r7
 8005efe:	0021      	movs	r1, r4
 8005f00:	4b10      	ldr	r3, [pc, #64]	; (8005f44 <_svfiprintf_r+0x1fc>)
 8005f02:	9803      	ldr	r0, [sp, #12]
 8005f04:	e000      	b.n	8005f08 <_svfiprintf_r+0x1c0>
 8005f06:	bf00      	nop
 8005f08:	9004      	str	r0, [sp, #16]
 8005f0a:	9b04      	ldr	r3, [sp, #16]
 8005f0c:	3301      	adds	r3, #1
 8005f0e:	d1d3      	bne.n	8005eb8 <_svfiprintf_r+0x170>
 8005f10:	89bb      	ldrh	r3, [r7, #12]
 8005f12:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005f14:	065b      	lsls	r3, r3, #25
 8005f16:	d400      	bmi.n	8005f1a <_svfiprintf_r+0x1d2>
 8005f18:	e72d      	b.n	8005d76 <_svfiprintf_r+0x2e>
 8005f1a:	2001      	movs	r0, #1
 8005f1c:	4240      	negs	r0, r0
 8005f1e:	e72a      	b.n	8005d76 <_svfiprintf_r+0x2e>
 8005f20:	ab07      	add	r3, sp, #28
 8005f22:	9300      	str	r3, [sp, #0]
 8005f24:	003a      	movs	r2, r7
 8005f26:	0021      	movs	r1, r4
 8005f28:	4b06      	ldr	r3, [pc, #24]	; (8005f44 <_svfiprintf_r+0x1fc>)
 8005f2a:	9803      	ldr	r0, [sp, #12]
 8005f2c:	f000 f9de 	bl	80062ec <_printf_i>
 8005f30:	e7ea      	b.n	8005f08 <_svfiprintf_r+0x1c0>
 8005f32:	46c0      	nop			; (mov r8, r8)
 8005f34:	080097f4 	.word	0x080097f4
 8005f38:	080097fa 	.word	0x080097fa
 8005f3c:	080097fe 	.word	0x080097fe
 8005f40:	00000000 	.word	0x00000000
 8005f44:	08005c85 	.word	0x08005c85

08005f48 <__sfputc_r>:
 8005f48:	6893      	ldr	r3, [r2, #8]
 8005f4a:	b510      	push	{r4, lr}
 8005f4c:	3b01      	subs	r3, #1
 8005f4e:	6093      	str	r3, [r2, #8]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	da04      	bge.n	8005f5e <__sfputc_r+0x16>
 8005f54:	6994      	ldr	r4, [r2, #24]
 8005f56:	42a3      	cmp	r3, r4
 8005f58:	db07      	blt.n	8005f6a <__sfputc_r+0x22>
 8005f5a:	290a      	cmp	r1, #10
 8005f5c:	d005      	beq.n	8005f6a <__sfputc_r+0x22>
 8005f5e:	6813      	ldr	r3, [r2, #0]
 8005f60:	1c58      	adds	r0, r3, #1
 8005f62:	6010      	str	r0, [r2, #0]
 8005f64:	7019      	strb	r1, [r3, #0]
 8005f66:	0008      	movs	r0, r1
 8005f68:	bd10      	pop	{r4, pc}
 8005f6a:	f7ff fa9f 	bl	80054ac <__swbuf_r>
 8005f6e:	0001      	movs	r1, r0
 8005f70:	e7f9      	b.n	8005f66 <__sfputc_r+0x1e>

08005f72 <__sfputs_r>:
 8005f72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f74:	0006      	movs	r6, r0
 8005f76:	000f      	movs	r7, r1
 8005f78:	0014      	movs	r4, r2
 8005f7a:	18d5      	adds	r5, r2, r3
 8005f7c:	42ac      	cmp	r4, r5
 8005f7e:	d101      	bne.n	8005f84 <__sfputs_r+0x12>
 8005f80:	2000      	movs	r0, #0
 8005f82:	e007      	b.n	8005f94 <__sfputs_r+0x22>
 8005f84:	7821      	ldrb	r1, [r4, #0]
 8005f86:	003a      	movs	r2, r7
 8005f88:	0030      	movs	r0, r6
 8005f8a:	f7ff ffdd 	bl	8005f48 <__sfputc_r>
 8005f8e:	3401      	adds	r4, #1
 8005f90:	1c43      	adds	r3, r0, #1
 8005f92:	d1f3      	bne.n	8005f7c <__sfputs_r+0xa>
 8005f94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f98 <_vfiprintf_r>:
 8005f98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f9a:	b0a1      	sub	sp, #132	; 0x84
 8005f9c:	0006      	movs	r6, r0
 8005f9e:	000c      	movs	r4, r1
 8005fa0:	001f      	movs	r7, r3
 8005fa2:	9203      	str	r2, [sp, #12]
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	d004      	beq.n	8005fb2 <_vfiprintf_r+0x1a>
 8005fa8:	6983      	ldr	r3, [r0, #24]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d101      	bne.n	8005fb2 <_vfiprintf_r+0x1a>
 8005fae:	f7ff fc97 	bl	80058e0 <__sinit>
 8005fb2:	4b8e      	ldr	r3, [pc, #568]	; (80061ec <_vfiprintf_r+0x254>)
 8005fb4:	429c      	cmp	r4, r3
 8005fb6:	d11c      	bne.n	8005ff2 <_vfiprintf_r+0x5a>
 8005fb8:	6874      	ldr	r4, [r6, #4]
 8005fba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005fbc:	07db      	lsls	r3, r3, #31
 8005fbe:	d405      	bmi.n	8005fcc <_vfiprintf_r+0x34>
 8005fc0:	89a3      	ldrh	r3, [r4, #12]
 8005fc2:	059b      	lsls	r3, r3, #22
 8005fc4:	d402      	bmi.n	8005fcc <_vfiprintf_r+0x34>
 8005fc6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005fc8:	f7ff fd3b 	bl	8005a42 <__retarget_lock_acquire_recursive>
 8005fcc:	89a3      	ldrh	r3, [r4, #12]
 8005fce:	071b      	lsls	r3, r3, #28
 8005fd0:	d502      	bpl.n	8005fd8 <_vfiprintf_r+0x40>
 8005fd2:	6923      	ldr	r3, [r4, #16]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d11d      	bne.n	8006014 <_vfiprintf_r+0x7c>
 8005fd8:	0021      	movs	r1, r4
 8005fda:	0030      	movs	r0, r6
 8005fdc:	f7ff fabc 	bl	8005558 <__swsetup_r>
 8005fe0:	2800      	cmp	r0, #0
 8005fe2:	d017      	beq.n	8006014 <_vfiprintf_r+0x7c>
 8005fe4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005fe6:	07db      	lsls	r3, r3, #31
 8005fe8:	d50d      	bpl.n	8006006 <_vfiprintf_r+0x6e>
 8005fea:	2001      	movs	r0, #1
 8005fec:	4240      	negs	r0, r0
 8005fee:	b021      	add	sp, #132	; 0x84
 8005ff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ff2:	4b7f      	ldr	r3, [pc, #508]	; (80061f0 <_vfiprintf_r+0x258>)
 8005ff4:	429c      	cmp	r4, r3
 8005ff6:	d101      	bne.n	8005ffc <_vfiprintf_r+0x64>
 8005ff8:	68b4      	ldr	r4, [r6, #8]
 8005ffa:	e7de      	b.n	8005fba <_vfiprintf_r+0x22>
 8005ffc:	4b7d      	ldr	r3, [pc, #500]	; (80061f4 <_vfiprintf_r+0x25c>)
 8005ffe:	429c      	cmp	r4, r3
 8006000:	d1db      	bne.n	8005fba <_vfiprintf_r+0x22>
 8006002:	68f4      	ldr	r4, [r6, #12]
 8006004:	e7d9      	b.n	8005fba <_vfiprintf_r+0x22>
 8006006:	89a3      	ldrh	r3, [r4, #12]
 8006008:	059b      	lsls	r3, r3, #22
 800600a:	d4ee      	bmi.n	8005fea <_vfiprintf_r+0x52>
 800600c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800600e:	f7ff fd19 	bl	8005a44 <__retarget_lock_release_recursive>
 8006012:	e7ea      	b.n	8005fea <_vfiprintf_r+0x52>
 8006014:	2300      	movs	r3, #0
 8006016:	ad08      	add	r5, sp, #32
 8006018:	616b      	str	r3, [r5, #20]
 800601a:	3320      	adds	r3, #32
 800601c:	766b      	strb	r3, [r5, #25]
 800601e:	3310      	adds	r3, #16
 8006020:	76ab      	strb	r3, [r5, #26]
 8006022:	9707      	str	r7, [sp, #28]
 8006024:	9f03      	ldr	r7, [sp, #12]
 8006026:	783b      	ldrb	r3, [r7, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d001      	beq.n	8006030 <_vfiprintf_r+0x98>
 800602c:	2b25      	cmp	r3, #37	; 0x25
 800602e:	d14e      	bne.n	80060ce <_vfiprintf_r+0x136>
 8006030:	9b03      	ldr	r3, [sp, #12]
 8006032:	1afb      	subs	r3, r7, r3
 8006034:	9305      	str	r3, [sp, #20]
 8006036:	9b03      	ldr	r3, [sp, #12]
 8006038:	429f      	cmp	r7, r3
 800603a:	d00d      	beq.n	8006058 <_vfiprintf_r+0xc0>
 800603c:	9b05      	ldr	r3, [sp, #20]
 800603e:	0021      	movs	r1, r4
 8006040:	0030      	movs	r0, r6
 8006042:	9a03      	ldr	r2, [sp, #12]
 8006044:	f7ff ff95 	bl	8005f72 <__sfputs_r>
 8006048:	1c43      	adds	r3, r0, #1
 800604a:	d100      	bne.n	800604e <_vfiprintf_r+0xb6>
 800604c:	e0b5      	b.n	80061ba <_vfiprintf_r+0x222>
 800604e:	696a      	ldr	r2, [r5, #20]
 8006050:	9b05      	ldr	r3, [sp, #20]
 8006052:	4694      	mov	ip, r2
 8006054:	4463      	add	r3, ip
 8006056:	616b      	str	r3, [r5, #20]
 8006058:	783b      	ldrb	r3, [r7, #0]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d100      	bne.n	8006060 <_vfiprintf_r+0xc8>
 800605e:	e0ac      	b.n	80061ba <_vfiprintf_r+0x222>
 8006060:	2201      	movs	r2, #1
 8006062:	1c7b      	adds	r3, r7, #1
 8006064:	9303      	str	r3, [sp, #12]
 8006066:	2300      	movs	r3, #0
 8006068:	4252      	negs	r2, r2
 800606a:	606a      	str	r2, [r5, #4]
 800606c:	a904      	add	r1, sp, #16
 800606e:	3254      	adds	r2, #84	; 0x54
 8006070:	1852      	adds	r2, r2, r1
 8006072:	602b      	str	r3, [r5, #0]
 8006074:	60eb      	str	r3, [r5, #12]
 8006076:	60ab      	str	r3, [r5, #8]
 8006078:	7013      	strb	r3, [r2, #0]
 800607a:	65ab      	str	r3, [r5, #88]	; 0x58
 800607c:	9b03      	ldr	r3, [sp, #12]
 800607e:	2205      	movs	r2, #5
 8006080:	7819      	ldrb	r1, [r3, #0]
 8006082:	485d      	ldr	r0, [pc, #372]	; (80061f8 <_vfiprintf_r+0x260>)
 8006084:	f000 fb52 	bl	800672c <memchr>
 8006088:	9b03      	ldr	r3, [sp, #12]
 800608a:	1c5f      	adds	r7, r3, #1
 800608c:	2800      	cmp	r0, #0
 800608e:	d120      	bne.n	80060d2 <_vfiprintf_r+0x13a>
 8006090:	682a      	ldr	r2, [r5, #0]
 8006092:	06d3      	lsls	r3, r2, #27
 8006094:	d504      	bpl.n	80060a0 <_vfiprintf_r+0x108>
 8006096:	2353      	movs	r3, #83	; 0x53
 8006098:	a904      	add	r1, sp, #16
 800609a:	185b      	adds	r3, r3, r1
 800609c:	2120      	movs	r1, #32
 800609e:	7019      	strb	r1, [r3, #0]
 80060a0:	0713      	lsls	r3, r2, #28
 80060a2:	d504      	bpl.n	80060ae <_vfiprintf_r+0x116>
 80060a4:	2353      	movs	r3, #83	; 0x53
 80060a6:	a904      	add	r1, sp, #16
 80060a8:	185b      	adds	r3, r3, r1
 80060aa:	212b      	movs	r1, #43	; 0x2b
 80060ac:	7019      	strb	r1, [r3, #0]
 80060ae:	9b03      	ldr	r3, [sp, #12]
 80060b0:	781b      	ldrb	r3, [r3, #0]
 80060b2:	2b2a      	cmp	r3, #42	; 0x2a
 80060b4:	d016      	beq.n	80060e4 <_vfiprintf_r+0x14c>
 80060b6:	2100      	movs	r1, #0
 80060b8:	68eb      	ldr	r3, [r5, #12]
 80060ba:	9f03      	ldr	r7, [sp, #12]
 80060bc:	783a      	ldrb	r2, [r7, #0]
 80060be:	1c78      	adds	r0, r7, #1
 80060c0:	3a30      	subs	r2, #48	; 0x30
 80060c2:	4684      	mov	ip, r0
 80060c4:	2a09      	cmp	r2, #9
 80060c6:	d94f      	bls.n	8006168 <_vfiprintf_r+0x1d0>
 80060c8:	2900      	cmp	r1, #0
 80060ca:	d111      	bne.n	80060f0 <_vfiprintf_r+0x158>
 80060cc:	e017      	b.n	80060fe <_vfiprintf_r+0x166>
 80060ce:	3701      	adds	r7, #1
 80060d0:	e7a9      	b.n	8006026 <_vfiprintf_r+0x8e>
 80060d2:	4b49      	ldr	r3, [pc, #292]	; (80061f8 <_vfiprintf_r+0x260>)
 80060d4:	682a      	ldr	r2, [r5, #0]
 80060d6:	1ac0      	subs	r0, r0, r3
 80060d8:	2301      	movs	r3, #1
 80060da:	4083      	lsls	r3, r0
 80060dc:	4313      	orrs	r3, r2
 80060de:	602b      	str	r3, [r5, #0]
 80060e0:	9703      	str	r7, [sp, #12]
 80060e2:	e7cb      	b.n	800607c <_vfiprintf_r+0xe4>
 80060e4:	9b07      	ldr	r3, [sp, #28]
 80060e6:	1d19      	adds	r1, r3, #4
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	9107      	str	r1, [sp, #28]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	db01      	blt.n	80060f4 <_vfiprintf_r+0x15c>
 80060f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80060f2:	e004      	b.n	80060fe <_vfiprintf_r+0x166>
 80060f4:	425b      	negs	r3, r3
 80060f6:	60eb      	str	r3, [r5, #12]
 80060f8:	2302      	movs	r3, #2
 80060fa:	4313      	orrs	r3, r2
 80060fc:	602b      	str	r3, [r5, #0]
 80060fe:	783b      	ldrb	r3, [r7, #0]
 8006100:	2b2e      	cmp	r3, #46	; 0x2e
 8006102:	d10a      	bne.n	800611a <_vfiprintf_r+0x182>
 8006104:	787b      	ldrb	r3, [r7, #1]
 8006106:	2b2a      	cmp	r3, #42	; 0x2a
 8006108:	d137      	bne.n	800617a <_vfiprintf_r+0x1e2>
 800610a:	9b07      	ldr	r3, [sp, #28]
 800610c:	3702      	adds	r7, #2
 800610e:	1d1a      	adds	r2, r3, #4
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	9207      	str	r2, [sp, #28]
 8006114:	2b00      	cmp	r3, #0
 8006116:	db2d      	blt.n	8006174 <_vfiprintf_r+0x1dc>
 8006118:	9309      	str	r3, [sp, #36]	; 0x24
 800611a:	2203      	movs	r2, #3
 800611c:	7839      	ldrb	r1, [r7, #0]
 800611e:	4837      	ldr	r0, [pc, #220]	; (80061fc <_vfiprintf_r+0x264>)
 8006120:	f000 fb04 	bl	800672c <memchr>
 8006124:	2800      	cmp	r0, #0
 8006126:	d007      	beq.n	8006138 <_vfiprintf_r+0x1a0>
 8006128:	4b34      	ldr	r3, [pc, #208]	; (80061fc <_vfiprintf_r+0x264>)
 800612a:	682a      	ldr	r2, [r5, #0]
 800612c:	1ac0      	subs	r0, r0, r3
 800612e:	2340      	movs	r3, #64	; 0x40
 8006130:	4083      	lsls	r3, r0
 8006132:	4313      	orrs	r3, r2
 8006134:	3701      	adds	r7, #1
 8006136:	602b      	str	r3, [r5, #0]
 8006138:	7839      	ldrb	r1, [r7, #0]
 800613a:	1c7b      	adds	r3, r7, #1
 800613c:	2206      	movs	r2, #6
 800613e:	4830      	ldr	r0, [pc, #192]	; (8006200 <_vfiprintf_r+0x268>)
 8006140:	9303      	str	r3, [sp, #12]
 8006142:	7629      	strb	r1, [r5, #24]
 8006144:	f000 faf2 	bl	800672c <memchr>
 8006148:	2800      	cmp	r0, #0
 800614a:	d045      	beq.n	80061d8 <_vfiprintf_r+0x240>
 800614c:	4b2d      	ldr	r3, [pc, #180]	; (8006204 <_vfiprintf_r+0x26c>)
 800614e:	2b00      	cmp	r3, #0
 8006150:	d127      	bne.n	80061a2 <_vfiprintf_r+0x20a>
 8006152:	2207      	movs	r2, #7
 8006154:	9b07      	ldr	r3, [sp, #28]
 8006156:	3307      	adds	r3, #7
 8006158:	4393      	bics	r3, r2
 800615a:	3308      	adds	r3, #8
 800615c:	9307      	str	r3, [sp, #28]
 800615e:	696b      	ldr	r3, [r5, #20]
 8006160:	9a04      	ldr	r2, [sp, #16]
 8006162:	189b      	adds	r3, r3, r2
 8006164:	616b      	str	r3, [r5, #20]
 8006166:	e75d      	b.n	8006024 <_vfiprintf_r+0x8c>
 8006168:	210a      	movs	r1, #10
 800616a:	434b      	muls	r3, r1
 800616c:	4667      	mov	r7, ip
 800616e:	189b      	adds	r3, r3, r2
 8006170:	3909      	subs	r1, #9
 8006172:	e7a3      	b.n	80060bc <_vfiprintf_r+0x124>
 8006174:	2301      	movs	r3, #1
 8006176:	425b      	negs	r3, r3
 8006178:	e7ce      	b.n	8006118 <_vfiprintf_r+0x180>
 800617a:	2300      	movs	r3, #0
 800617c:	001a      	movs	r2, r3
 800617e:	3701      	adds	r7, #1
 8006180:	606b      	str	r3, [r5, #4]
 8006182:	7839      	ldrb	r1, [r7, #0]
 8006184:	1c78      	adds	r0, r7, #1
 8006186:	3930      	subs	r1, #48	; 0x30
 8006188:	4684      	mov	ip, r0
 800618a:	2909      	cmp	r1, #9
 800618c:	d903      	bls.n	8006196 <_vfiprintf_r+0x1fe>
 800618e:	2b00      	cmp	r3, #0
 8006190:	d0c3      	beq.n	800611a <_vfiprintf_r+0x182>
 8006192:	9209      	str	r2, [sp, #36]	; 0x24
 8006194:	e7c1      	b.n	800611a <_vfiprintf_r+0x182>
 8006196:	230a      	movs	r3, #10
 8006198:	435a      	muls	r2, r3
 800619a:	4667      	mov	r7, ip
 800619c:	1852      	adds	r2, r2, r1
 800619e:	3b09      	subs	r3, #9
 80061a0:	e7ef      	b.n	8006182 <_vfiprintf_r+0x1ea>
 80061a2:	ab07      	add	r3, sp, #28
 80061a4:	9300      	str	r3, [sp, #0]
 80061a6:	0022      	movs	r2, r4
 80061a8:	0029      	movs	r1, r5
 80061aa:	0030      	movs	r0, r6
 80061ac:	4b16      	ldr	r3, [pc, #88]	; (8006208 <_vfiprintf_r+0x270>)
 80061ae:	e000      	b.n	80061b2 <_vfiprintf_r+0x21a>
 80061b0:	bf00      	nop
 80061b2:	9004      	str	r0, [sp, #16]
 80061b4:	9b04      	ldr	r3, [sp, #16]
 80061b6:	3301      	adds	r3, #1
 80061b8:	d1d1      	bne.n	800615e <_vfiprintf_r+0x1c6>
 80061ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80061bc:	07db      	lsls	r3, r3, #31
 80061be:	d405      	bmi.n	80061cc <_vfiprintf_r+0x234>
 80061c0:	89a3      	ldrh	r3, [r4, #12]
 80061c2:	059b      	lsls	r3, r3, #22
 80061c4:	d402      	bmi.n	80061cc <_vfiprintf_r+0x234>
 80061c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061c8:	f7ff fc3c 	bl	8005a44 <__retarget_lock_release_recursive>
 80061cc:	89a3      	ldrh	r3, [r4, #12]
 80061ce:	065b      	lsls	r3, r3, #25
 80061d0:	d500      	bpl.n	80061d4 <_vfiprintf_r+0x23c>
 80061d2:	e70a      	b.n	8005fea <_vfiprintf_r+0x52>
 80061d4:	980d      	ldr	r0, [sp, #52]	; 0x34
 80061d6:	e70a      	b.n	8005fee <_vfiprintf_r+0x56>
 80061d8:	ab07      	add	r3, sp, #28
 80061da:	9300      	str	r3, [sp, #0]
 80061dc:	0022      	movs	r2, r4
 80061de:	0029      	movs	r1, r5
 80061e0:	0030      	movs	r0, r6
 80061e2:	4b09      	ldr	r3, [pc, #36]	; (8006208 <_vfiprintf_r+0x270>)
 80061e4:	f000 f882 	bl	80062ec <_printf_i>
 80061e8:	e7e3      	b.n	80061b2 <_vfiprintf_r+0x21a>
 80061ea:	46c0      	nop			; (mov r8, r8)
 80061ec:	080097b4 	.word	0x080097b4
 80061f0:	080097d4 	.word	0x080097d4
 80061f4:	08009794 	.word	0x08009794
 80061f8:	080097f4 	.word	0x080097f4
 80061fc:	080097fa 	.word	0x080097fa
 8006200:	080097fe 	.word	0x080097fe
 8006204:	00000000 	.word	0x00000000
 8006208:	08005f73 	.word	0x08005f73

0800620c <_printf_common>:
 800620c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800620e:	0015      	movs	r5, r2
 8006210:	9301      	str	r3, [sp, #4]
 8006212:	688a      	ldr	r2, [r1, #8]
 8006214:	690b      	ldr	r3, [r1, #16]
 8006216:	000c      	movs	r4, r1
 8006218:	9000      	str	r0, [sp, #0]
 800621a:	4293      	cmp	r3, r2
 800621c:	da00      	bge.n	8006220 <_printf_common+0x14>
 800621e:	0013      	movs	r3, r2
 8006220:	0022      	movs	r2, r4
 8006222:	602b      	str	r3, [r5, #0]
 8006224:	3243      	adds	r2, #67	; 0x43
 8006226:	7812      	ldrb	r2, [r2, #0]
 8006228:	2a00      	cmp	r2, #0
 800622a:	d001      	beq.n	8006230 <_printf_common+0x24>
 800622c:	3301      	adds	r3, #1
 800622e:	602b      	str	r3, [r5, #0]
 8006230:	6823      	ldr	r3, [r4, #0]
 8006232:	069b      	lsls	r3, r3, #26
 8006234:	d502      	bpl.n	800623c <_printf_common+0x30>
 8006236:	682b      	ldr	r3, [r5, #0]
 8006238:	3302      	adds	r3, #2
 800623a:	602b      	str	r3, [r5, #0]
 800623c:	6822      	ldr	r2, [r4, #0]
 800623e:	2306      	movs	r3, #6
 8006240:	0017      	movs	r7, r2
 8006242:	401f      	ands	r7, r3
 8006244:	421a      	tst	r2, r3
 8006246:	d027      	beq.n	8006298 <_printf_common+0x8c>
 8006248:	0023      	movs	r3, r4
 800624a:	3343      	adds	r3, #67	; 0x43
 800624c:	781b      	ldrb	r3, [r3, #0]
 800624e:	1e5a      	subs	r2, r3, #1
 8006250:	4193      	sbcs	r3, r2
 8006252:	6822      	ldr	r2, [r4, #0]
 8006254:	0692      	lsls	r2, r2, #26
 8006256:	d430      	bmi.n	80062ba <_printf_common+0xae>
 8006258:	0022      	movs	r2, r4
 800625a:	9901      	ldr	r1, [sp, #4]
 800625c:	9800      	ldr	r0, [sp, #0]
 800625e:	9e08      	ldr	r6, [sp, #32]
 8006260:	3243      	adds	r2, #67	; 0x43
 8006262:	47b0      	blx	r6
 8006264:	1c43      	adds	r3, r0, #1
 8006266:	d025      	beq.n	80062b4 <_printf_common+0xa8>
 8006268:	2306      	movs	r3, #6
 800626a:	6820      	ldr	r0, [r4, #0]
 800626c:	682a      	ldr	r2, [r5, #0]
 800626e:	68e1      	ldr	r1, [r4, #12]
 8006270:	2500      	movs	r5, #0
 8006272:	4003      	ands	r3, r0
 8006274:	2b04      	cmp	r3, #4
 8006276:	d103      	bne.n	8006280 <_printf_common+0x74>
 8006278:	1a8d      	subs	r5, r1, r2
 800627a:	43eb      	mvns	r3, r5
 800627c:	17db      	asrs	r3, r3, #31
 800627e:	401d      	ands	r5, r3
 8006280:	68a3      	ldr	r3, [r4, #8]
 8006282:	6922      	ldr	r2, [r4, #16]
 8006284:	4293      	cmp	r3, r2
 8006286:	dd01      	ble.n	800628c <_printf_common+0x80>
 8006288:	1a9b      	subs	r3, r3, r2
 800628a:	18ed      	adds	r5, r5, r3
 800628c:	2700      	movs	r7, #0
 800628e:	42bd      	cmp	r5, r7
 8006290:	d120      	bne.n	80062d4 <_printf_common+0xc8>
 8006292:	2000      	movs	r0, #0
 8006294:	e010      	b.n	80062b8 <_printf_common+0xac>
 8006296:	3701      	adds	r7, #1
 8006298:	68e3      	ldr	r3, [r4, #12]
 800629a:	682a      	ldr	r2, [r5, #0]
 800629c:	1a9b      	subs	r3, r3, r2
 800629e:	42bb      	cmp	r3, r7
 80062a0:	ddd2      	ble.n	8006248 <_printf_common+0x3c>
 80062a2:	0022      	movs	r2, r4
 80062a4:	2301      	movs	r3, #1
 80062a6:	9901      	ldr	r1, [sp, #4]
 80062a8:	9800      	ldr	r0, [sp, #0]
 80062aa:	9e08      	ldr	r6, [sp, #32]
 80062ac:	3219      	adds	r2, #25
 80062ae:	47b0      	blx	r6
 80062b0:	1c43      	adds	r3, r0, #1
 80062b2:	d1f0      	bne.n	8006296 <_printf_common+0x8a>
 80062b4:	2001      	movs	r0, #1
 80062b6:	4240      	negs	r0, r0
 80062b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80062ba:	2030      	movs	r0, #48	; 0x30
 80062bc:	18e1      	adds	r1, r4, r3
 80062be:	3143      	adds	r1, #67	; 0x43
 80062c0:	7008      	strb	r0, [r1, #0]
 80062c2:	0021      	movs	r1, r4
 80062c4:	1c5a      	adds	r2, r3, #1
 80062c6:	3145      	adds	r1, #69	; 0x45
 80062c8:	7809      	ldrb	r1, [r1, #0]
 80062ca:	18a2      	adds	r2, r4, r2
 80062cc:	3243      	adds	r2, #67	; 0x43
 80062ce:	3302      	adds	r3, #2
 80062d0:	7011      	strb	r1, [r2, #0]
 80062d2:	e7c1      	b.n	8006258 <_printf_common+0x4c>
 80062d4:	0022      	movs	r2, r4
 80062d6:	2301      	movs	r3, #1
 80062d8:	9901      	ldr	r1, [sp, #4]
 80062da:	9800      	ldr	r0, [sp, #0]
 80062dc:	9e08      	ldr	r6, [sp, #32]
 80062de:	321a      	adds	r2, #26
 80062e0:	47b0      	blx	r6
 80062e2:	1c43      	adds	r3, r0, #1
 80062e4:	d0e6      	beq.n	80062b4 <_printf_common+0xa8>
 80062e6:	3701      	adds	r7, #1
 80062e8:	e7d1      	b.n	800628e <_printf_common+0x82>
	...

080062ec <_printf_i>:
 80062ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062ee:	b08b      	sub	sp, #44	; 0x2c
 80062f0:	9206      	str	r2, [sp, #24]
 80062f2:	000a      	movs	r2, r1
 80062f4:	3243      	adds	r2, #67	; 0x43
 80062f6:	9307      	str	r3, [sp, #28]
 80062f8:	9005      	str	r0, [sp, #20]
 80062fa:	9204      	str	r2, [sp, #16]
 80062fc:	7e0a      	ldrb	r2, [r1, #24]
 80062fe:	000c      	movs	r4, r1
 8006300:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006302:	2a78      	cmp	r2, #120	; 0x78
 8006304:	d806      	bhi.n	8006314 <_printf_i+0x28>
 8006306:	2a62      	cmp	r2, #98	; 0x62
 8006308:	d808      	bhi.n	800631c <_printf_i+0x30>
 800630a:	2a00      	cmp	r2, #0
 800630c:	d100      	bne.n	8006310 <_printf_i+0x24>
 800630e:	e0c0      	b.n	8006492 <_printf_i+0x1a6>
 8006310:	2a58      	cmp	r2, #88	; 0x58
 8006312:	d052      	beq.n	80063ba <_printf_i+0xce>
 8006314:	0026      	movs	r6, r4
 8006316:	3642      	adds	r6, #66	; 0x42
 8006318:	7032      	strb	r2, [r6, #0]
 800631a:	e022      	b.n	8006362 <_printf_i+0x76>
 800631c:	0010      	movs	r0, r2
 800631e:	3863      	subs	r0, #99	; 0x63
 8006320:	2815      	cmp	r0, #21
 8006322:	d8f7      	bhi.n	8006314 <_printf_i+0x28>
 8006324:	f7f9 fef8 	bl	8000118 <__gnu_thumb1_case_shi>
 8006328:	001f0016 	.word	0x001f0016
 800632c:	fff6fff6 	.word	0xfff6fff6
 8006330:	fff6fff6 	.word	0xfff6fff6
 8006334:	fff6001f 	.word	0xfff6001f
 8006338:	fff6fff6 	.word	0xfff6fff6
 800633c:	00a8fff6 	.word	0x00a8fff6
 8006340:	009a0036 	.word	0x009a0036
 8006344:	fff6fff6 	.word	0xfff6fff6
 8006348:	fff600b9 	.word	0xfff600b9
 800634c:	fff60036 	.word	0xfff60036
 8006350:	009efff6 	.word	0x009efff6
 8006354:	0026      	movs	r6, r4
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	3642      	adds	r6, #66	; 0x42
 800635a:	1d11      	adds	r1, r2, #4
 800635c:	6019      	str	r1, [r3, #0]
 800635e:	6813      	ldr	r3, [r2, #0]
 8006360:	7033      	strb	r3, [r6, #0]
 8006362:	2301      	movs	r3, #1
 8006364:	e0a7      	b.n	80064b6 <_printf_i+0x1ca>
 8006366:	6808      	ldr	r0, [r1, #0]
 8006368:	6819      	ldr	r1, [r3, #0]
 800636a:	1d0a      	adds	r2, r1, #4
 800636c:	0605      	lsls	r5, r0, #24
 800636e:	d50b      	bpl.n	8006388 <_printf_i+0x9c>
 8006370:	680d      	ldr	r5, [r1, #0]
 8006372:	601a      	str	r2, [r3, #0]
 8006374:	2d00      	cmp	r5, #0
 8006376:	da03      	bge.n	8006380 <_printf_i+0x94>
 8006378:	232d      	movs	r3, #45	; 0x2d
 800637a:	9a04      	ldr	r2, [sp, #16]
 800637c:	426d      	negs	r5, r5
 800637e:	7013      	strb	r3, [r2, #0]
 8006380:	4b61      	ldr	r3, [pc, #388]	; (8006508 <_printf_i+0x21c>)
 8006382:	270a      	movs	r7, #10
 8006384:	9303      	str	r3, [sp, #12]
 8006386:	e032      	b.n	80063ee <_printf_i+0x102>
 8006388:	680d      	ldr	r5, [r1, #0]
 800638a:	601a      	str	r2, [r3, #0]
 800638c:	0641      	lsls	r1, r0, #25
 800638e:	d5f1      	bpl.n	8006374 <_printf_i+0x88>
 8006390:	b22d      	sxth	r5, r5
 8006392:	e7ef      	b.n	8006374 <_printf_i+0x88>
 8006394:	680d      	ldr	r5, [r1, #0]
 8006396:	6819      	ldr	r1, [r3, #0]
 8006398:	1d08      	adds	r0, r1, #4
 800639a:	6018      	str	r0, [r3, #0]
 800639c:	062e      	lsls	r6, r5, #24
 800639e:	d501      	bpl.n	80063a4 <_printf_i+0xb8>
 80063a0:	680d      	ldr	r5, [r1, #0]
 80063a2:	e003      	b.n	80063ac <_printf_i+0xc0>
 80063a4:	066d      	lsls	r5, r5, #25
 80063a6:	d5fb      	bpl.n	80063a0 <_printf_i+0xb4>
 80063a8:	680d      	ldr	r5, [r1, #0]
 80063aa:	b2ad      	uxth	r5, r5
 80063ac:	4b56      	ldr	r3, [pc, #344]	; (8006508 <_printf_i+0x21c>)
 80063ae:	270a      	movs	r7, #10
 80063b0:	9303      	str	r3, [sp, #12]
 80063b2:	2a6f      	cmp	r2, #111	; 0x6f
 80063b4:	d117      	bne.n	80063e6 <_printf_i+0xfa>
 80063b6:	2708      	movs	r7, #8
 80063b8:	e015      	b.n	80063e6 <_printf_i+0xfa>
 80063ba:	3145      	adds	r1, #69	; 0x45
 80063bc:	700a      	strb	r2, [r1, #0]
 80063be:	4a52      	ldr	r2, [pc, #328]	; (8006508 <_printf_i+0x21c>)
 80063c0:	9203      	str	r2, [sp, #12]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	6821      	ldr	r1, [r4, #0]
 80063c6:	ca20      	ldmia	r2!, {r5}
 80063c8:	601a      	str	r2, [r3, #0]
 80063ca:	0608      	lsls	r0, r1, #24
 80063cc:	d550      	bpl.n	8006470 <_printf_i+0x184>
 80063ce:	07cb      	lsls	r3, r1, #31
 80063d0:	d502      	bpl.n	80063d8 <_printf_i+0xec>
 80063d2:	2320      	movs	r3, #32
 80063d4:	4319      	orrs	r1, r3
 80063d6:	6021      	str	r1, [r4, #0]
 80063d8:	2710      	movs	r7, #16
 80063da:	2d00      	cmp	r5, #0
 80063dc:	d103      	bne.n	80063e6 <_printf_i+0xfa>
 80063de:	2320      	movs	r3, #32
 80063e0:	6822      	ldr	r2, [r4, #0]
 80063e2:	439a      	bics	r2, r3
 80063e4:	6022      	str	r2, [r4, #0]
 80063e6:	0023      	movs	r3, r4
 80063e8:	2200      	movs	r2, #0
 80063ea:	3343      	adds	r3, #67	; 0x43
 80063ec:	701a      	strb	r2, [r3, #0]
 80063ee:	6863      	ldr	r3, [r4, #4]
 80063f0:	60a3      	str	r3, [r4, #8]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	db03      	blt.n	80063fe <_printf_i+0x112>
 80063f6:	2204      	movs	r2, #4
 80063f8:	6821      	ldr	r1, [r4, #0]
 80063fa:	4391      	bics	r1, r2
 80063fc:	6021      	str	r1, [r4, #0]
 80063fe:	2d00      	cmp	r5, #0
 8006400:	d102      	bne.n	8006408 <_printf_i+0x11c>
 8006402:	9e04      	ldr	r6, [sp, #16]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d00c      	beq.n	8006422 <_printf_i+0x136>
 8006408:	9e04      	ldr	r6, [sp, #16]
 800640a:	0028      	movs	r0, r5
 800640c:	0039      	movs	r1, r7
 800640e:	f7f9 ff13 	bl	8000238 <__aeabi_uidivmod>
 8006412:	9b03      	ldr	r3, [sp, #12]
 8006414:	3e01      	subs	r6, #1
 8006416:	5c5b      	ldrb	r3, [r3, r1]
 8006418:	7033      	strb	r3, [r6, #0]
 800641a:	002b      	movs	r3, r5
 800641c:	0005      	movs	r5, r0
 800641e:	429f      	cmp	r7, r3
 8006420:	d9f3      	bls.n	800640a <_printf_i+0x11e>
 8006422:	2f08      	cmp	r7, #8
 8006424:	d109      	bne.n	800643a <_printf_i+0x14e>
 8006426:	6823      	ldr	r3, [r4, #0]
 8006428:	07db      	lsls	r3, r3, #31
 800642a:	d506      	bpl.n	800643a <_printf_i+0x14e>
 800642c:	6863      	ldr	r3, [r4, #4]
 800642e:	6922      	ldr	r2, [r4, #16]
 8006430:	4293      	cmp	r3, r2
 8006432:	dc02      	bgt.n	800643a <_printf_i+0x14e>
 8006434:	2330      	movs	r3, #48	; 0x30
 8006436:	3e01      	subs	r6, #1
 8006438:	7033      	strb	r3, [r6, #0]
 800643a:	9b04      	ldr	r3, [sp, #16]
 800643c:	1b9b      	subs	r3, r3, r6
 800643e:	6123      	str	r3, [r4, #16]
 8006440:	9b07      	ldr	r3, [sp, #28]
 8006442:	0021      	movs	r1, r4
 8006444:	9300      	str	r3, [sp, #0]
 8006446:	9805      	ldr	r0, [sp, #20]
 8006448:	9b06      	ldr	r3, [sp, #24]
 800644a:	aa09      	add	r2, sp, #36	; 0x24
 800644c:	f7ff fede 	bl	800620c <_printf_common>
 8006450:	1c43      	adds	r3, r0, #1
 8006452:	d135      	bne.n	80064c0 <_printf_i+0x1d4>
 8006454:	2001      	movs	r0, #1
 8006456:	4240      	negs	r0, r0
 8006458:	b00b      	add	sp, #44	; 0x2c
 800645a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800645c:	2220      	movs	r2, #32
 800645e:	6809      	ldr	r1, [r1, #0]
 8006460:	430a      	orrs	r2, r1
 8006462:	6022      	str	r2, [r4, #0]
 8006464:	0022      	movs	r2, r4
 8006466:	2178      	movs	r1, #120	; 0x78
 8006468:	3245      	adds	r2, #69	; 0x45
 800646a:	7011      	strb	r1, [r2, #0]
 800646c:	4a27      	ldr	r2, [pc, #156]	; (800650c <_printf_i+0x220>)
 800646e:	e7a7      	b.n	80063c0 <_printf_i+0xd4>
 8006470:	0648      	lsls	r0, r1, #25
 8006472:	d5ac      	bpl.n	80063ce <_printf_i+0xe2>
 8006474:	b2ad      	uxth	r5, r5
 8006476:	e7aa      	b.n	80063ce <_printf_i+0xe2>
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	680d      	ldr	r5, [r1, #0]
 800647c:	1d10      	adds	r0, r2, #4
 800647e:	6949      	ldr	r1, [r1, #20]
 8006480:	6018      	str	r0, [r3, #0]
 8006482:	6813      	ldr	r3, [r2, #0]
 8006484:	062e      	lsls	r6, r5, #24
 8006486:	d501      	bpl.n	800648c <_printf_i+0x1a0>
 8006488:	6019      	str	r1, [r3, #0]
 800648a:	e002      	b.n	8006492 <_printf_i+0x1a6>
 800648c:	066d      	lsls	r5, r5, #25
 800648e:	d5fb      	bpl.n	8006488 <_printf_i+0x19c>
 8006490:	8019      	strh	r1, [r3, #0]
 8006492:	2300      	movs	r3, #0
 8006494:	9e04      	ldr	r6, [sp, #16]
 8006496:	6123      	str	r3, [r4, #16]
 8006498:	e7d2      	b.n	8006440 <_printf_i+0x154>
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	1d11      	adds	r1, r2, #4
 800649e:	6019      	str	r1, [r3, #0]
 80064a0:	6816      	ldr	r6, [r2, #0]
 80064a2:	2100      	movs	r1, #0
 80064a4:	0030      	movs	r0, r6
 80064a6:	6862      	ldr	r2, [r4, #4]
 80064a8:	f000 f940 	bl	800672c <memchr>
 80064ac:	2800      	cmp	r0, #0
 80064ae:	d001      	beq.n	80064b4 <_printf_i+0x1c8>
 80064b0:	1b80      	subs	r0, r0, r6
 80064b2:	6060      	str	r0, [r4, #4]
 80064b4:	6863      	ldr	r3, [r4, #4]
 80064b6:	6123      	str	r3, [r4, #16]
 80064b8:	2300      	movs	r3, #0
 80064ba:	9a04      	ldr	r2, [sp, #16]
 80064bc:	7013      	strb	r3, [r2, #0]
 80064be:	e7bf      	b.n	8006440 <_printf_i+0x154>
 80064c0:	6923      	ldr	r3, [r4, #16]
 80064c2:	0032      	movs	r2, r6
 80064c4:	9906      	ldr	r1, [sp, #24]
 80064c6:	9805      	ldr	r0, [sp, #20]
 80064c8:	9d07      	ldr	r5, [sp, #28]
 80064ca:	47a8      	blx	r5
 80064cc:	1c43      	adds	r3, r0, #1
 80064ce:	d0c1      	beq.n	8006454 <_printf_i+0x168>
 80064d0:	6823      	ldr	r3, [r4, #0]
 80064d2:	079b      	lsls	r3, r3, #30
 80064d4:	d415      	bmi.n	8006502 <_printf_i+0x216>
 80064d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064d8:	68e0      	ldr	r0, [r4, #12]
 80064da:	4298      	cmp	r0, r3
 80064dc:	dabc      	bge.n	8006458 <_printf_i+0x16c>
 80064de:	0018      	movs	r0, r3
 80064e0:	e7ba      	b.n	8006458 <_printf_i+0x16c>
 80064e2:	0022      	movs	r2, r4
 80064e4:	2301      	movs	r3, #1
 80064e6:	9906      	ldr	r1, [sp, #24]
 80064e8:	9805      	ldr	r0, [sp, #20]
 80064ea:	9e07      	ldr	r6, [sp, #28]
 80064ec:	3219      	adds	r2, #25
 80064ee:	47b0      	blx	r6
 80064f0:	1c43      	adds	r3, r0, #1
 80064f2:	d0af      	beq.n	8006454 <_printf_i+0x168>
 80064f4:	3501      	adds	r5, #1
 80064f6:	68e3      	ldr	r3, [r4, #12]
 80064f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064fa:	1a9b      	subs	r3, r3, r2
 80064fc:	42ab      	cmp	r3, r5
 80064fe:	dcf0      	bgt.n	80064e2 <_printf_i+0x1f6>
 8006500:	e7e9      	b.n	80064d6 <_printf_i+0x1ea>
 8006502:	2500      	movs	r5, #0
 8006504:	e7f7      	b.n	80064f6 <_printf_i+0x20a>
 8006506:	46c0      	nop			; (mov r8, r8)
 8006508:	08009805 	.word	0x08009805
 800650c:	08009816 	.word	0x08009816

08006510 <_putc_r>:
 8006510:	b570      	push	{r4, r5, r6, lr}
 8006512:	0006      	movs	r6, r0
 8006514:	000d      	movs	r5, r1
 8006516:	0014      	movs	r4, r2
 8006518:	2800      	cmp	r0, #0
 800651a:	d004      	beq.n	8006526 <_putc_r+0x16>
 800651c:	6983      	ldr	r3, [r0, #24]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d101      	bne.n	8006526 <_putc_r+0x16>
 8006522:	f7ff f9dd 	bl	80058e0 <__sinit>
 8006526:	4b1c      	ldr	r3, [pc, #112]	; (8006598 <_putc_r+0x88>)
 8006528:	429c      	cmp	r4, r3
 800652a:	d124      	bne.n	8006576 <_putc_r+0x66>
 800652c:	6874      	ldr	r4, [r6, #4]
 800652e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006530:	07db      	lsls	r3, r3, #31
 8006532:	d405      	bmi.n	8006540 <_putc_r+0x30>
 8006534:	89a3      	ldrh	r3, [r4, #12]
 8006536:	059b      	lsls	r3, r3, #22
 8006538:	d402      	bmi.n	8006540 <_putc_r+0x30>
 800653a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800653c:	f7ff fa81 	bl	8005a42 <__retarget_lock_acquire_recursive>
 8006540:	68a3      	ldr	r3, [r4, #8]
 8006542:	3b01      	subs	r3, #1
 8006544:	60a3      	str	r3, [r4, #8]
 8006546:	2b00      	cmp	r3, #0
 8006548:	da05      	bge.n	8006556 <_putc_r+0x46>
 800654a:	69a2      	ldr	r2, [r4, #24]
 800654c:	4293      	cmp	r3, r2
 800654e:	db1c      	blt.n	800658a <_putc_r+0x7a>
 8006550:	b2eb      	uxtb	r3, r5
 8006552:	2b0a      	cmp	r3, #10
 8006554:	d019      	beq.n	800658a <_putc_r+0x7a>
 8006556:	6823      	ldr	r3, [r4, #0]
 8006558:	1c5a      	adds	r2, r3, #1
 800655a:	6022      	str	r2, [r4, #0]
 800655c:	701d      	strb	r5, [r3, #0]
 800655e:	b2ed      	uxtb	r5, r5
 8006560:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006562:	07db      	lsls	r3, r3, #31
 8006564:	d405      	bmi.n	8006572 <_putc_r+0x62>
 8006566:	89a3      	ldrh	r3, [r4, #12]
 8006568:	059b      	lsls	r3, r3, #22
 800656a:	d402      	bmi.n	8006572 <_putc_r+0x62>
 800656c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800656e:	f7ff fa69 	bl	8005a44 <__retarget_lock_release_recursive>
 8006572:	0028      	movs	r0, r5
 8006574:	bd70      	pop	{r4, r5, r6, pc}
 8006576:	4b09      	ldr	r3, [pc, #36]	; (800659c <_putc_r+0x8c>)
 8006578:	429c      	cmp	r4, r3
 800657a:	d101      	bne.n	8006580 <_putc_r+0x70>
 800657c:	68b4      	ldr	r4, [r6, #8]
 800657e:	e7d6      	b.n	800652e <_putc_r+0x1e>
 8006580:	4b07      	ldr	r3, [pc, #28]	; (80065a0 <_putc_r+0x90>)
 8006582:	429c      	cmp	r4, r3
 8006584:	d1d3      	bne.n	800652e <_putc_r+0x1e>
 8006586:	68f4      	ldr	r4, [r6, #12]
 8006588:	e7d1      	b.n	800652e <_putc_r+0x1e>
 800658a:	0029      	movs	r1, r5
 800658c:	0022      	movs	r2, r4
 800658e:	0030      	movs	r0, r6
 8006590:	f7fe ff8c 	bl	80054ac <__swbuf_r>
 8006594:	0005      	movs	r5, r0
 8006596:	e7e3      	b.n	8006560 <_putc_r+0x50>
 8006598:	080097b4 	.word	0x080097b4
 800659c:	080097d4 	.word	0x080097d4
 80065a0:	08009794 	.word	0x08009794

080065a4 <_sbrk_r>:
 80065a4:	2300      	movs	r3, #0
 80065a6:	b570      	push	{r4, r5, r6, lr}
 80065a8:	4d06      	ldr	r5, [pc, #24]	; (80065c4 <_sbrk_r+0x20>)
 80065aa:	0004      	movs	r4, r0
 80065ac:	0008      	movs	r0, r1
 80065ae:	602b      	str	r3, [r5, #0]
 80065b0:	f7fb ff8c 	bl	80024cc <_sbrk>
 80065b4:	1c43      	adds	r3, r0, #1
 80065b6:	d103      	bne.n	80065c0 <_sbrk_r+0x1c>
 80065b8:	682b      	ldr	r3, [r5, #0]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d000      	beq.n	80065c0 <_sbrk_r+0x1c>
 80065be:	6023      	str	r3, [r4, #0]
 80065c0:	bd70      	pop	{r4, r5, r6, pc}
 80065c2:	46c0      	nop			; (mov r8, r8)
 80065c4:	20000734 	.word	0x20000734

080065c8 <__sread>:
 80065c8:	b570      	push	{r4, r5, r6, lr}
 80065ca:	000c      	movs	r4, r1
 80065cc:	250e      	movs	r5, #14
 80065ce:	5f49      	ldrsh	r1, [r1, r5]
 80065d0:	f000 f90a 	bl	80067e8 <_read_r>
 80065d4:	2800      	cmp	r0, #0
 80065d6:	db03      	blt.n	80065e0 <__sread+0x18>
 80065d8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80065da:	181b      	adds	r3, r3, r0
 80065dc:	6563      	str	r3, [r4, #84]	; 0x54
 80065de:	bd70      	pop	{r4, r5, r6, pc}
 80065e0:	89a3      	ldrh	r3, [r4, #12]
 80065e2:	4a02      	ldr	r2, [pc, #8]	; (80065ec <__sread+0x24>)
 80065e4:	4013      	ands	r3, r2
 80065e6:	81a3      	strh	r3, [r4, #12]
 80065e8:	e7f9      	b.n	80065de <__sread+0x16>
 80065ea:	46c0      	nop			; (mov r8, r8)
 80065ec:	ffffefff 	.word	0xffffefff

080065f0 <__swrite>:
 80065f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f2:	001f      	movs	r7, r3
 80065f4:	898b      	ldrh	r3, [r1, #12]
 80065f6:	0005      	movs	r5, r0
 80065f8:	000c      	movs	r4, r1
 80065fa:	0016      	movs	r6, r2
 80065fc:	05db      	lsls	r3, r3, #23
 80065fe:	d505      	bpl.n	800660c <__swrite+0x1c>
 8006600:	230e      	movs	r3, #14
 8006602:	5ec9      	ldrsh	r1, [r1, r3]
 8006604:	2200      	movs	r2, #0
 8006606:	2302      	movs	r3, #2
 8006608:	f000 f87c 	bl	8006704 <_lseek_r>
 800660c:	89a3      	ldrh	r3, [r4, #12]
 800660e:	4a05      	ldr	r2, [pc, #20]	; (8006624 <__swrite+0x34>)
 8006610:	0028      	movs	r0, r5
 8006612:	4013      	ands	r3, r2
 8006614:	81a3      	strh	r3, [r4, #12]
 8006616:	0032      	movs	r2, r6
 8006618:	230e      	movs	r3, #14
 800661a:	5ee1      	ldrsh	r1, [r4, r3]
 800661c:	003b      	movs	r3, r7
 800661e:	f000 f81f 	bl	8006660 <_write_r>
 8006622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006624:	ffffefff 	.word	0xffffefff

08006628 <__sseek>:
 8006628:	b570      	push	{r4, r5, r6, lr}
 800662a:	000c      	movs	r4, r1
 800662c:	250e      	movs	r5, #14
 800662e:	5f49      	ldrsh	r1, [r1, r5]
 8006630:	f000 f868 	bl	8006704 <_lseek_r>
 8006634:	89a3      	ldrh	r3, [r4, #12]
 8006636:	1c42      	adds	r2, r0, #1
 8006638:	d103      	bne.n	8006642 <__sseek+0x1a>
 800663a:	4a05      	ldr	r2, [pc, #20]	; (8006650 <__sseek+0x28>)
 800663c:	4013      	ands	r3, r2
 800663e:	81a3      	strh	r3, [r4, #12]
 8006640:	bd70      	pop	{r4, r5, r6, pc}
 8006642:	2280      	movs	r2, #128	; 0x80
 8006644:	0152      	lsls	r2, r2, #5
 8006646:	4313      	orrs	r3, r2
 8006648:	81a3      	strh	r3, [r4, #12]
 800664a:	6560      	str	r0, [r4, #84]	; 0x54
 800664c:	e7f8      	b.n	8006640 <__sseek+0x18>
 800664e:	46c0      	nop			; (mov r8, r8)
 8006650:	ffffefff 	.word	0xffffefff

08006654 <__sclose>:
 8006654:	b510      	push	{r4, lr}
 8006656:	230e      	movs	r3, #14
 8006658:	5ec9      	ldrsh	r1, [r1, r3]
 800665a:	f000 f81d 	bl	8006698 <_close_r>
 800665e:	bd10      	pop	{r4, pc}

08006660 <_write_r>:
 8006660:	b570      	push	{r4, r5, r6, lr}
 8006662:	0004      	movs	r4, r0
 8006664:	0008      	movs	r0, r1
 8006666:	0011      	movs	r1, r2
 8006668:	001a      	movs	r2, r3
 800666a:	2300      	movs	r3, #0
 800666c:	4d05      	ldr	r5, [pc, #20]	; (8006684 <_write_r+0x24>)
 800666e:	602b      	str	r3, [r5, #0]
 8006670:	f7f9 fde8 	bl	8000244 <_write>
 8006674:	1c43      	adds	r3, r0, #1
 8006676:	d103      	bne.n	8006680 <_write_r+0x20>
 8006678:	682b      	ldr	r3, [r5, #0]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d000      	beq.n	8006680 <_write_r+0x20>
 800667e:	6023      	str	r3, [r4, #0]
 8006680:	bd70      	pop	{r4, r5, r6, pc}
 8006682:	46c0      	nop			; (mov r8, r8)
 8006684:	20000734 	.word	0x20000734

08006688 <abort>:
 8006688:	2006      	movs	r0, #6
 800668a:	b510      	push	{r4, lr}
 800668c:	f000 f8ea 	bl	8006864 <raise>
 8006690:	2001      	movs	r0, #1
 8006692:	f7fb fec5 	bl	8002420 <_exit>
	...

08006698 <_close_r>:
 8006698:	2300      	movs	r3, #0
 800669a:	b570      	push	{r4, r5, r6, lr}
 800669c:	4d06      	ldr	r5, [pc, #24]	; (80066b8 <_close_r+0x20>)
 800669e:	0004      	movs	r4, r0
 80066a0:	0008      	movs	r0, r1
 80066a2:	602b      	str	r3, [r5, #0]
 80066a4:	f7fb fee5 	bl	8002472 <_close>
 80066a8:	1c43      	adds	r3, r0, #1
 80066aa:	d103      	bne.n	80066b4 <_close_r+0x1c>
 80066ac:	682b      	ldr	r3, [r5, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d000      	beq.n	80066b4 <_close_r+0x1c>
 80066b2:	6023      	str	r3, [r4, #0]
 80066b4:	bd70      	pop	{r4, r5, r6, pc}
 80066b6:	46c0      	nop			; (mov r8, r8)
 80066b8:	20000734 	.word	0x20000734

080066bc <_fstat_r>:
 80066bc:	2300      	movs	r3, #0
 80066be:	b570      	push	{r4, r5, r6, lr}
 80066c0:	4d06      	ldr	r5, [pc, #24]	; (80066dc <_fstat_r+0x20>)
 80066c2:	0004      	movs	r4, r0
 80066c4:	0008      	movs	r0, r1
 80066c6:	0011      	movs	r1, r2
 80066c8:	602b      	str	r3, [r5, #0]
 80066ca:	f7fb fedc 	bl	8002486 <_fstat>
 80066ce:	1c43      	adds	r3, r0, #1
 80066d0:	d103      	bne.n	80066da <_fstat_r+0x1e>
 80066d2:	682b      	ldr	r3, [r5, #0]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d000      	beq.n	80066da <_fstat_r+0x1e>
 80066d8:	6023      	str	r3, [r4, #0]
 80066da:	bd70      	pop	{r4, r5, r6, pc}
 80066dc:	20000734 	.word	0x20000734

080066e0 <_isatty_r>:
 80066e0:	2300      	movs	r3, #0
 80066e2:	b570      	push	{r4, r5, r6, lr}
 80066e4:	4d06      	ldr	r5, [pc, #24]	; (8006700 <_isatty_r+0x20>)
 80066e6:	0004      	movs	r4, r0
 80066e8:	0008      	movs	r0, r1
 80066ea:	602b      	str	r3, [r5, #0]
 80066ec:	f7fb fed9 	bl	80024a2 <_isatty>
 80066f0:	1c43      	adds	r3, r0, #1
 80066f2:	d103      	bne.n	80066fc <_isatty_r+0x1c>
 80066f4:	682b      	ldr	r3, [r5, #0]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d000      	beq.n	80066fc <_isatty_r+0x1c>
 80066fa:	6023      	str	r3, [r4, #0]
 80066fc:	bd70      	pop	{r4, r5, r6, pc}
 80066fe:	46c0      	nop			; (mov r8, r8)
 8006700:	20000734 	.word	0x20000734

08006704 <_lseek_r>:
 8006704:	b570      	push	{r4, r5, r6, lr}
 8006706:	0004      	movs	r4, r0
 8006708:	0008      	movs	r0, r1
 800670a:	0011      	movs	r1, r2
 800670c:	001a      	movs	r2, r3
 800670e:	2300      	movs	r3, #0
 8006710:	4d05      	ldr	r5, [pc, #20]	; (8006728 <_lseek_r+0x24>)
 8006712:	602b      	str	r3, [r5, #0]
 8006714:	f7fb fece 	bl	80024b4 <_lseek>
 8006718:	1c43      	adds	r3, r0, #1
 800671a:	d103      	bne.n	8006724 <_lseek_r+0x20>
 800671c:	682b      	ldr	r3, [r5, #0]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d000      	beq.n	8006724 <_lseek_r+0x20>
 8006722:	6023      	str	r3, [r4, #0]
 8006724:	bd70      	pop	{r4, r5, r6, pc}
 8006726:	46c0      	nop			; (mov r8, r8)
 8006728:	20000734 	.word	0x20000734

0800672c <memchr>:
 800672c:	b2c9      	uxtb	r1, r1
 800672e:	1882      	adds	r2, r0, r2
 8006730:	4290      	cmp	r0, r2
 8006732:	d101      	bne.n	8006738 <memchr+0xc>
 8006734:	2000      	movs	r0, #0
 8006736:	4770      	bx	lr
 8006738:	7803      	ldrb	r3, [r0, #0]
 800673a:	428b      	cmp	r3, r1
 800673c:	d0fb      	beq.n	8006736 <memchr+0xa>
 800673e:	3001      	adds	r0, #1
 8006740:	e7f6      	b.n	8006730 <memchr+0x4>

08006742 <memcpy>:
 8006742:	2300      	movs	r3, #0
 8006744:	b510      	push	{r4, lr}
 8006746:	429a      	cmp	r2, r3
 8006748:	d100      	bne.n	800674c <memcpy+0xa>
 800674a:	bd10      	pop	{r4, pc}
 800674c:	5ccc      	ldrb	r4, [r1, r3]
 800674e:	54c4      	strb	r4, [r0, r3]
 8006750:	3301      	adds	r3, #1
 8006752:	e7f8      	b.n	8006746 <memcpy+0x4>

08006754 <memmove>:
 8006754:	b510      	push	{r4, lr}
 8006756:	4288      	cmp	r0, r1
 8006758:	d902      	bls.n	8006760 <memmove+0xc>
 800675a:	188b      	adds	r3, r1, r2
 800675c:	4298      	cmp	r0, r3
 800675e:	d303      	bcc.n	8006768 <memmove+0x14>
 8006760:	2300      	movs	r3, #0
 8006762:	e007      	b.n	8006774 <memmove+0x20>
 8006764:	5c8b      	ldrb	r3, [r1, r2]
 8006766:	5483      	strb	r3, [r0, r2]
 8006768:	3a01      	subs	r2, #1
 800676a:	d2fb      	bcs.n	8006764 <memmove+0x10>
 800676c:	bd10      	pop	{r4, pc}
 800676e:	5ccc      	ldrb	r4, [r1, r3]
 8006770:	54c4      	strb	r4, [r0, r3]
 8006772:	3301      	adds	r3, #1
 8006774:	429a      	cmp	r2, r3
 8006776:	d1fa      	bne.n	800676e <memmove+0x1a>
 8006778:	e7f8      	b.n	800676c <memmove+0x18>
	...

0800677c <__malloc_lock>:
 800677c:	b510      	push	{r4, lr}
 800677e:	4802      	ldr	r0, [pc, #8]	; (8006788 <__malloc_lock+0xc>)
 8006780:	f7ff f95f 	bl	8005a42 <__retarget_lock_acquire_recursive>
 8006784:	bd10      	pop	{r4, pc}
 8006786:	46c0      	nop			; (mov r8, r8)
 8006788:	2000072c 	.word	0x2000072c

0800678c <__malloc_unlock>:
 800678c:	b510      	push	{r4, lr}
 800678e:	4802      	ldr	r0, [pc, #8]	; (8006798 <__malloc_unlock+0xc>)
 8006790:	f7ff f958 	bl	8005a44 <__retarget_lock_release_recursive>
 8006794:	bd10      	pop	{r4, pc}
 8006796:	46c0      	nop			; (mov r8, r8)
 8006798:	2000072c 	.word	0x2000072c

0800679c <_realloc_r>:
 800679c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800679e:	0007      	movs	r7, r0
 80067a0:	000d      	movs	r5, r1
 80067a2:	0016      	movs	r6, r2
 80067a4:	2900      	cmp	r1, #0
 80067a6:	d105      	bne.n	80067b4 <_realloc_r+0x18>
 80067a8:	0011      	movs	r1, r2
 80067aa:	f7ff fa0d 	bl	8005bc8 <_malloc_r>
 80067ae:	0004      	movs	r4, r0
 80067b0:	0020      	movs	r0, r4
 80067b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067b4:	2a00      	cmp	r2, #0
 80067b6:	d103      	bne.n	80067c0 <_realloc_r+0x24>
 80067b8:	f7ff f9bc 	bl	8005b34 <_free_r>
 80067bc:	0034      	movs	r4, r6
 80067be:	e7f7      	b.n	80067b0 <_realloc_r+0x14>
 80067c0:	f000 f870 	bl	80068a4 <_malloc_usable_size_r>
 80067c4:	002c      	movs	r4, r5
 80067c6:	42b0      	cmp	r0, r6
 80067c8:	d2f2      	bcs.n	80067b0 <_realloc_r+0x14>
 80067ca:	0031      	movs	r1, r6
 80067cc:	0038      	movs	r0, r7
 80067ce:	f7ff f9fb 	bl	8005bc8 <_malloc_r>
 80067d2:	1e04      	subs	r4, r0, #0
 80067d4:	d0ec      	beq.n	80067b0 <_realloc_r+0x14>
 80067d6:	0029      	movs	r1, r5
 80067d8:	0032      	movs	r2, r6
 80067da:	f7ff ffb2 	bl	8006742 <memcpy>
 80067de:	0029      	movs	r1, r5
 80067e0:	0038      	movs	r0, r7
 80067e2:	f7ff f9a7 	bl	8005b34 <_free_r>
 80067e6:	e7e3      	b.n	80067b0 <_realloc_r+0x14>

080067e8 <_read_r>:
 80067e8:	b570      	push	{r4, r5, r6, lr}
 80067ea:	0004      	movs	r4, r0
 80067ec:	0008      	movs	r0, r1
 80067ee:	0011      	movs	r1, r2
 80067f0:	001a      	movs	r2, r3
 80067f2:	2300      	movs	r3, #0
 80067f4:	4d05      	ldr	r5, [pc, #20]	; (800680c <_read_r+0x24>)
 80067f6:	602b      	str	r3, [r5, #0]
 80067f8:	f7fb fe1e 	bl	8002438 <_read>
 80067fc:	1c43      	adds	r3, r0, #1
 80067fe:	d103      	bne.n	8006808 <_read_r+0x20>
 8006800:	682b      	ldr	r3, [r5, #0]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d000      	beq.n	8006808 <_read_r+0x20>
 8006806:	6023      	str	r3, [r4, #0]
 8006808:	bd70      	pop	{r4, r5, r6, pc}
 800680a:	46c0      	nop			; (mov r8, r8)
 800680c:	20000734 	.word	0x20000734

08006810 <_raise_r>:
 8006810:	b570      	push	{r4, r5, r6, lr}
 8006812:	0004      	movs	r4, r0
 8006814:	000d      	movs	r5, r1
 8006816:	291f      	cmp	r1, #31
 8006818:	d904      	bls.n	8006824 <_raise_r+0x14>
 800681a:	2316      	movs	r3, #22
 800681c:	6003      	str	r3, [r0, #0]
 800681e:	2001      	movs	r0, #1
 8006820:	4240      	negs	r0, r0
 8006822:	bd70      	pop	{r4, r5, r6, pc}
 8006824:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006826:	2b00      	cmp	r3, #0
 8006828:	d004      	beq.n	8006834 <_raise_r+0x24>
 800682a:	008a      	lsls	r2, r1, #2
 800682c:	189b      	adds	r3, r3, r2
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	2a00      	cmp	r2, #0
 8006832:	d108      	bne.n	8006846 <_raise_r+0x36>
 8006834:	0020      	movs	r0, r4
 8006836:	f000 f831 	bl	800689c <_getpid_r>
 800683a:	002a      	movs	r2, r5
 800683c:	0001      	movs	r1, r0
 800683e:	0020      	movs	r0, r4
 8006840:	f000 f81a 	bl	8006878 <_kill_r>
 8006844:	e7ed      	b.n	8006822 <_raise_r+0x12>
 8006846:	2000      	movs	r0, #0
 8006848:	2a01      	cmp	r2, #1
 800684a:	d0ea      	beq.n	8006822 <_raise_r+0x12>
 800684c:	1c51      	adds	r1, r2, #1
 800684e:	d103      	bne.n	8006858 <_raise_r+0x48>
 8006850:	2316      	movs	r3, #22
 8006852:	3001      	adds	r0, #1
 8006854:	6023      	str	r3, [r4, #0]
 8006856:	e7e4      	b.n	8006822 <_raise_r+0x12>
 8006858:	2400      	movs	r4, #0
 800685a:	0028      	movs	r0, r5
 800685c:	601c      	str	r4, [r3, #0]
 800685e:	4790      	blx	r2
 8006860:	0020      	movs	r0, r4
 8006862:	e7de      	b.n	8006822 <_raise_r+0x12>

08006864 <raise>:
 8006864:	b510      	push	{r4, lr}
 8006866:	4b03      	ldr	r3, [pc, #12]	; (8006874 <raise+0x10>)
 8006868:	0001      	movs	r1, r0
 800686a:	6818      	ldr	r0, [r3, #0]
 800686c:	f7ff ffd0 	bl	8006810 <_raise_r>
 8006870:	bd10      	pop	{r4, pc}
 8006872:	46c0      	nop			; (mov r8, r8)
 8006874:	20000028 	.word	0x20000028

08006878 <_kill_r>:
 8006878:	2300      	movs	r3, #0
 800687a:	b570      	push	{r4, r5, r6, lr}
 800687c:	4d06      	ldr	r5, [pc, #24]	; (8006898 <_kill_r+0x20>)
 800687e:	0004      	movs	r4, r0
 8006880:	0008      	movs	r0, r1
 8006882:	0011      	movs	r1, r2
 8006884:	602b      	str	r3, [r5, #0]
 8006886:	f7fb fdbb 	bl	8002400 <_kill>
 800688a:	1c43      	adds	r3, r0, #1
 800688c:	d103      	bne.n	8006896 <_kill_r+0x1e>
 800688e:	682b      	ldr	r3, [r5, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d000      	beq.n	8006896 <_kill_r+0x1e>
 8006894:	6023      	str	r3, [r4, #0]
 8006896:	bd70      	pop	{r4, r5, r6, pc}
 8006898:	20000734 	.word	0x20000734

0800689c <_getpid_r>:
 800689c:	b510      	push	{r4, lr}
 800689e:	f7fb fda9 	bl	80023f4 <_getpid>
 80068a2:	bd10      	pop	{r4, pc}

080068a4 <_malloc_usable_size_r>:
 80068a4:	1f0b      	subs	r3, r1, #4
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	1f18      	subs	r0, r3, #4
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	da01      	bge.n	80068b2 <_malloc_usable_size_r+0xe>
 80068ae:	580b      	ldr	r3, [r1, r0]
 80068b0:	18c0      	adds	r0, r0, r3
 80068b2:	4770      	bx	lr

080068b4 <_init>:
 80068b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068b6:	46c0      	nop			; (mov r8, r8)
 80068b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ba:	bc08      	pop	{r3}
 80068bc:	469e      	mov	lr, r3
 80068be:	4770      	bx	lr

080068c0 <_fini>:
 80068c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068c2:	46c0      	nop			; (mov r8, r8)
 80068c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068c6:	bc08      	pop	{r3}
 80068c8:	469e      	mov	lr, r3
 80068ca:	4770      	bx	lr
