#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022f6d56a190 .scope module, "Simple_Single_CPU" "Simple_Single_CPU" 2 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0000022f6d970280 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000022f6d60ab60_0 .net "ALUOp", 1 0, L_0000022f6d970280;  1 drivers
o0000022f6d5af928 .functor BUFZ 1, C4<z>; HiZ drive
v0000022f6d609120_0 .net "ALUSrc", 0 0, o0000022f6d5af928;  0 drivers
v0000022f6d60aca0_0 .net "ALU_control", 3 0, v0000022f6d56a8c0_0;  1 drivers
v0000022f6d6091c0_0 .net "ALUresult", 31 0, v0000022f6d60a0c0_0;  1 drivers
v0000022f6d60bf90_0 .net "RSdata_o", 31 0, L_0000022f6d5a96a0;  1 drivers
v0000022f6d60bbd0_0 .net "RTdata_o", 31 0, L_0000022f6d5a9a90;  1 drivers
L_0000022f6d970238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022f6d60cd50_0 .net "RegWrite", 0 0, L_0000022f6d970238;  1 drivers
v0000022f6d60c7b0_0 .net *"_ivl_11", 2 0, L_0000022f6d60c350;  1 drivers
v0000022f6d60cc10_0 .net *"_ivl_9", 0 0, L_0000022f6d60cdf0;  1 drivers
o0000022f6d5afcb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000022f6d60b090_0 .net "clk_i", 0 0, o0000022f6d5afcb8;  0 drivers
v0000022f6d60c670_0 .net "cout", 0 0, v0000022f6d609800_0;  1 drivers
L_0000022f6d970088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000022f6d60c490_0 .net "imm_4", 31 0, L_0000022f6d970088;  1 drivers
v0000022f6d60ce90_0 .net "instr", 31 0, L_0000022f6d5a9630;  1 drivers
v0000022f6d60c710_0 .net "overflow", 0 0, v0000022f6d60aac0_0;  1 drivers
o0000022f6d5afce8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000022f6d60c990_0 .net "pc_i", 31 0, o0000022f6d5afce8;  0 drivers
RS_0000022f6d5afbf8 .resolv tri, v0000022f6d609c60_0, L_0000022f6d60ccb0;
v0000022f6d60b450_0 .net8 "pc_o", 31 0, RS_0000022f6d5afbf8;  2 drivers
o0000022f6d5afd18 .functor BUFZ 1, C4<z>; HiZ drive
v0000022f6d60c850_0 .net "rst_i", 0 0, o0000022f6d5afd18;  0 drivers
v0000022f6d60c8f0_0 .net "zero", 0 0, v0000022f6d60a700_0;  1 drivers
L_0000022f6d60c3f0 .part L_0000022f6d5a9630, 15, 5;
L_0000022f6d60b270 .part L_0000022f6d5a9630, 20, 5;
L_0000022f6d60bd10 .part L_0000022f6d5a9630, 7, 5;
L_0000022f6d60cdf0 .part L_0000022f6d5a9630, 30, 1;
L_0000022f6d60c350 .part L_0000022f6d5a9630, 12, 3;
L_0000022f6d60b630 .concat [ 3 1 0 0], L_0000022f6d60c350, L_0000022f6d60cdf0;
S_0000022f6d542ae0 .scope module, "ALU_Ctrl" "ALU_Ctrl" 2 65, 3 8 0, S_0000022f6d56a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o";
v0000022f6d56b220_0 .net "ALUOp", 1 0, L_0000022f6d970280;  alias, 1 drivers
v0000022f6d56a8c0_0 .var "ALU_Ctrl_o", 3 0;
v0000022f6d56b2c0_0 .net "instr", 3 0, L_0000022f6d60b630;  1 drivers
E_0000022f6d5aa5e0 .event anyedge, v0000022f6d56b220_0, v0000022f6d56b2c0_0;
S_0000022f6d542c70 .scope module, "Decoder" "Decoder" 2 50, 4 8 0, S_0000022f6d56a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 1 "ALUSrc";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 2 "ALUOp";
v0000022f6d56b4a0_0 .net "ALUOp", 1 0, L_0000022f6d970280;  alias, 1 drivers
v0000022f6d609300_0 .net "ALUSrc", 0 0, o0000022f6d5af928;  alias, 0 drivers
L_0000022f6d9701a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022f6d609da0_0 .net "ALUsrc", 0 0, L_0000022f6d9701a8;  1 drivers
L_0000022f6d9701f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022f6d609a80_0 .net "Branch", 0 0, L_0000022f6d9701f0;  1 drivers
v0000022f6d609440_0 .net "RegWrite", 0 0, L_0000022f6d970238;  alias, 1 drivers
v0000022f6d609580_0 .net "funct3", 2 0, L_0000022f6d60b310;  1 drivers
v0000022f6d60a160_0 .net "instr_i", 31 0, L_0000022f6d5a9630;  alias, 1 drivers
v0000022f6d60a8e0_0 .net "opcode", 6 0, L_0000022f6d60ca30;  1 drivers
L_0000022f6d60ca30 .part L_0000022f6d5a9630, 0, 7;
L_0000022f6d60b310 .part L_0000022f6d5a9630, 12, 3;
S_0000022f6d542e00 .scope module, "IM" "Instr_Memory" 2 33, 5 8 0, S_0000022f6d56a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0000022f6d5a9630 .functor BUFZ 32, L_0000022f6d60c530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022f6d60ac00_0 .net *"_ivl_0", 31 0, L_0000022f6d60c530;  1 drivers
L_0000022f6d9700d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000022f6d60a520_0 .net/2u *"_ivl_2", 31 0, L_0000022f6d9700d0;  1 drivers
v0000022f6d609b20_0 .net *"_ivl_4", 31 0, L_0000022f6d60bc70;  1 drivers
v0000022f6d60ae80_0 .net8 "addr_i", 31 0, RS_0000022f6d5afbf8;  alias, 2 drivers
v0000022f6d609e40_0 .var/i "i", 31 0;
v0000022f6d6094e0_0 .net "instr_o", 31 0, L_0000022f6d5a9630;  alias, 1 drivers
v0000022f6d6096c0 .array "instruction_file", 31 0, 31 0;
L_0000022f6d60c530 .array/port v0000022f6d6096c0, L_0000022f6d60bc70;
L_0000022f6d60bc70 .arith/div 32, RS_0000022f6d5afbf8, L_0000022f6d9700d0;
S_0000022f6d584360 .scope module, "PC" "ProgramCounter" 2 26, 6 8 0, S_0000022f6d56a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /OUTPUT 32 "pc_o";
v0000022f6d6093a0_0 .net "clk_i", 0 0, o0000022f6d5afcb8;  alias, 0 drivers
v0000022f6d60a660_0 .net "pc_i", 31 0, o0000022f6d5afce8;  alias, 0 drivers
v0000022f6d609c60_0 .var "pc_o", 31 0;
v0000022f6d609ee0_0 .net "rst_i", 0 0, o0000022f6d5afd18;  alias, 0 drivers
E_0000022f6d5aafa0 .event posedge, v0000022f6d6093a0_0;
S_0000022f6d5844f0 .scope module, "PC_plus_4_Adder" "Adder" 2 57, 7 8 0, S_0000022f6d56a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0000022f6d609bc0_0 .net "src1_i", 31 0, o0000022f6d5afce8;  alias, 0 drivers
v0000022f6d60ad40_0 .net "src2_i", 31 0, L_0000022f6d970088;  alias, 1 drivers
v0000022f6d609080_0 .net8 "sum_o", 31 0, RS_0000022f6d5afbf8;  alias, 2 drivers
L_0000022f6d60ccb0 .arith/sum 32, o0000022f6d5afce8, L_0000022f6d970088;
S_0000022f6d584680 .scope module, "RF" "Reg_File" 2 38, 8 8 0, S_0000022f6d56a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0000022f6d5a96a0 .functor BUFZ 32, L_0000022f6d60c210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022f6d5a9a90 .functor BUFZ 32, L_0000022f6d60b4f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022f6d609620_0 .net "RDaddr_i", 4 0, L_0000022f6d60bd10;  1 drivers
v0000022f6d60ade0_0 .net "RDdata_i", 31 0, v0000022f6d60a0c0_0;  alias, 1 drivers
v0000022f6d609760_0 .net "RSaddr_i", 4 0, L_0000022f6d60c3f0;  1 drivers
v0000022f6d609260_0 .net "RSdata_o", 31 0, L_0000022f6d5a96a0;  alias, 1 drivers
v0000022f6d60af20_0 .net "RTaddr_i", 4 0, L_0000022f6d60b270;  1 drivers
v0000022f6d60a840_0 .net "RTdata_o", 31 0, L_0000022f6d5a9a90;  alias, 1 drivers
v0000022f6d60a7a0_0 .net "RegWrite_i", 0 0, L_0000022f6d970238;  alias, 1 drivers
v0000022f6d609f80 .array/s "Reg_File", 31 0, 31 0;
v0000022f6d60a980_0 .net *"_ivl_0", 31 0, L_0000022f6d60c210;  1 drivers
v0000022f6d6099e0_0 .net *"_ivl_10", 6 0, L_0000022f6d60c2b0;  1 drivers
L_0000022f6d970160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022f6d60a5c0_0 .net *"_ivl_13", 1 0, L_0000022f6d970160;  1 drivers
v0000022f6d609d00_0 .net *"_ivl_2", 6 0, L_0000022f6d60b6d0;  1 drivers
L_0000022f6d970118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022f6d609940_0 .net *"_ivl_5", 1 0, L_0000022f6d970118;  1 drivers
v0000022f6d60a340_0 .net *"_ivl_8", 31 0, L_0000022f6d60b4f0;  1 drivers
v0000022f6d60aa20_0 .net "clk_i", 0 0, o0000022f6d5afcb8;  alias, 0 drivers
v0000022f6d60a020_0 .net "rst_i", 0 0, o0000022f6d5afd18;  alias, 0 drivers
L_0000022f6d60c210 .array/port v0000022f6d609f80, L_0000022f6d60b6d0;
L_0000022f6d60b6d0 .concat [ 5 2 0 0], L_0000022f6d60c3f0, L_0000022f6d970118;
L_0000022f6d60b4f0 .array/port v0000022f6d609f80, L_0000022f6d60c2b0;
L_0000022f6d60c2b0 .concat [ 5 2 0 0], L_0000022f6d60b270, L_0000022f6d970160;
S_0000022f6d599070 .scope module, "alu" "alu" 2 71, 9 7 0, S_0000022f6d56a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 32 "src1";
    .port_info 2 /INPUT 32 "src2";
    .port_info 3 /INPUT 4 "ALU_control";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "cout";
    .port_info 7 /OUTPUT 1 "overflow";
v0000022f6d60a200_0 .net "ALU_control", 3 0, v0000022f6d56a8c0_0;  alias, 1 drivers
v0000022f6d609800_0 .var "cout", 0 0;
v0000022f6d60aac0_0 .var "overflow", 0 0;
v0000022f6d60a0c0_0 .var "result", 31 0;
v0000022f6d60a3e0_0 .net "rst_n", 0 0, o0000022f6d5afd18;  alias, 0 drivers
v0000022f6d60a480_0 .net/s "src1", 31 0, L_0000022f6d5a96a0;  alias, 1 drivers
v0000022f6d6098a0_0 .net/s "src2", 31 0, L_0000022f6d5a9a90;  alias, 1 drivers
v0000022f6d60a700_0 .var "zero", 0 0;
E_0000022f6d5aafe0 .event anyedge, v0000022f6d56a8c0_0, v0000022f6d609260_0, v0000022f6d60a840_0, v0000022f6d60ade0_0;
E_0000022f6d5aa920 .event anyedge, v0000022f6d60ade0_0;
E_0000022f6d5ab0a0 .event anyedge, v0000022f6d56a8c0_0, v0000022f6d609260_0, v0000022f6d60a840_0;
E_0000022f6d5aa520 .event negedge, v0000022f6d609ee0_0;
    .scope S_0000022f6d584360;
T_0 ;
    %wait E_0000022f6d5aafa0;
    %load/vec4 v0000022f6d609ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022f6d609c60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022f6d60a660_0;
    %assign/vec4 v0000022f6d609c60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022f6d542e00;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022f6d609e40_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000022f6d609e40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000022f6d609e40_0;
    %store/vec4a v0000022f6d6096c0, 4, 0;
    %load/vec4 v0000022f6d609e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022f6d609e40_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 5 19 "$readmemb", "CO_test_data1.txt", v0000022f6d6096c0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000022f6d584680;
T_2 ;
    %wait E_0000022f6d5aafa0;
    %load/vec4 v0000022f6d60a020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022f6d60a7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000022f6d60ade0_0;
    %load/vec4 v0000022f6d609620_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000022f6d609620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000022f6d609f80, 4;
    %load/vec4 v0000022f6d609620_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f6d609f80, 0, 4;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022f6d542ae0;
T_3 ;
    %wait E_0000022f6d5aa5e0;
    %load/vec4 v0000022f6d56b220_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000022f6d56b2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022f6d56a8c0_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000022f6d56a8c0_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022f6d56a8c0_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022f6d56a8c0_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000022f6d56a8c0_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000022f6d56a8c0_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000022f6d56a8c0_0, 0, 4;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000022f6d56a8c0_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022f6d599070;
T_4 ;
    %wait E_0000022f6d5aa520;
    %load/vec4 v0000022f6d60a3e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022f6d60a0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f6d60a700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f6d609800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f6d60aac0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022f6d599070;
T_5 ;
    %wait E_0000022f6d5ab0a0;
    %load/vec4 v0000022f6d60a200_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000022f6d60a480_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000022f6d6098a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %split/vec4 32;
    %store/vec4 v0000022f6d60a0c0_0, 0, 32;
    %store/vec4 v0000022f6d609800_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000022f6d60a480_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000022f6d6098a0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0000022f6d60a0c0_0, 0, 32;
    %store/vec4 v0000022f6d609800_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0000022f6d60a480_0;
    %load/vec4 v0000022f6d6098a0_0;
    %and;
    %store/vec4 v0000022f6d60a0c0_0, 0, 32;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0000022f6d60a480_0;
    %load/vec4 v0000022f6d6098a0_0;
    %or;
    %store/vec4 v0000022f6d60a0c0_0, 0, 32;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0000022f6d60a480_0;
    %load/vec4 v0000022f6d6098a0_0;
    %xor;
    %store/vec4 v0000022f6d60a0c0_0, 0, 32;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0000022f6d60a480_0;
    %load/vec4 v0000022f6d6098a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000022f6d60a0c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f6d609800_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0000022f6d60a480_0;
    %load/vec4 v0000022f6d6098a0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000022f6d60a0c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f6d609800_0, 0, 1;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0000022f6d60a480_0;
    %load/vec4 v0000022f6d6098a0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000022f6d60a0c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f6d609800_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000022f6d599070;
T_6 ;
    %wait E_0000022f6d5aa920;
    %load/vec4 v0000022f6d60a0c0_0;
    %or/r;
    %inv;
    %assign/vec4 v0000022f6d60a700_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000022f6d599070;
T_7 ;
    %wait E_0000022f6d5aafe0;
    %load/vec4 v0000022f6d60a200_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000022f6d60a480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000022f6d6098a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000022f6d60a0c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f6d60aac0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000022f6d60a480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000022f6d6098a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000022f6d60a0c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f6d60aac0_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f6d60aac0_0, 0, 1;
T_7.5 ;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000022f6d60a200_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0000022f6d60a480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000022f6d6098a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000022f6d60a0c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f6d60aac0_0, 0, 1;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0000022f6d60a480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000022f6d6098a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000022f6d60a0c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f6d60aac0_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f6d60aac0_0, 0, 1;
T_7.11 ;
T_7.9 ;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f6d60aac0_0, 0, 1;
T_7.7 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "simple_single_cpu.v";
    "alu_ctrl.v";
    "decoder.v";
    "instr_memory.v";
    "programcounter.v";
    "adder.v";
    "reg_file.v";
    "alu.v";
