$date
	Fri Aug 22 16:55:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_siso_right $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # rst $end
$var reg 4 $ q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
1#
0"
0!
$end
#5000
1!
#10000
0!
1"
0#
#15000
b1000 $
1!
#20000
0!
0"
#25000
b100 $
1!
#30000
0!
1"
#35000
b1010 $
1!
#40000
0!
#45000
b1101 $
1!
#50000
0!
#55000
b1110 $
1!
#60000
0!
