------------------------------------------------------------------------------
--  File: not.vhd
------------------------------------------------------------------------------


-- NOT GATE
library IEEE;
use IEEE.std_logic_1164.all;

entity not_gate is 
port (a : in std_logic;
		 o : out std_logic);
end not_gate;

architecture dataflow of not_gate is
begin
o <= not(a);
end dataflow;
