###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon May 24 15:55:46 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.275
  Slack Time                    0.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S0_T3[0] v |                  | 0.015 |       |   0.137 |   -0.149 | 
     | sb_1b/U136 |                    | AOI22D0BWP40     | 0.015 | 0.001 |   0.137 |   -0.148 | 
     | sb_1b/U136 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.036 | 0.032 |   0.170 |   -0.116 | 
     | sb_1b/U138 |                    | AOI22D1BWP40     | 0.036 | 0.000 |   0.170 |   -0.116 | 
     | sb_1b/U138 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.028 | 0.029 |   0.199 |   -0.086 | 
     | sb_1b/U244 |                    | CKMUX2D2BWP40    | 0.028 | 0.000 |   0.199 |   -0.086 | 
     | sb_1b/U244 | I0 v -> Z v        | CKMUX2D2BWP40    | 0.067 | 0.072 |   0.271 |   -0.015 | 
     |            |                    | pe_tile_new_unq1 | 0.068 | 0.005 |   0.275 |   -0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.276
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S0_T4[0] v |                  | 0.017 |       |   0.138 |   -0.148 | 
     | sb_1b/U148 |                    | AOI22D0BWP40     | 0.017 | 0.000 |   0.138 |   -0.148 | 
     | sb_1b/U148 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.036 | 0.033 |   0.171 |   -0.115 | 
     | sb_1b/U150 |                    | AOI22D1BWP40     | 0.036 | 0.000 |   0.171 |   -0.115 | 
     | sb_1b/U150 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.028 | 0.031 |   0.202 |   -0.084 | 
     | sb_1b/U243 |                    | CKMUX2D2BWP40    | 0.028 | 0.000 |   0.202 |   -0.084 | 
     | sb_1b/U243 | I0 v -> Z v        | CKMUX2D2BWP40    | 0.064 | 0.070 |   0.272 |   -0.014 | 
     |            |                    | pe_tile_new_unq1 | 0.064 | 0.004 |   0.276 |   -0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.277
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +-----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew |  Delay | Arrival | Required | 
     |               |                      |                  |       |        |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S3_T4[12] v |                  | 0.016 |        |   0.138 |   -0.149 | 
     | sb_wide/U587  |                      | AOI22D1BWP40     | 0.016 | -0.000 |   0.137 |   -0.150 | 
     | sb_wide/U587  | B1 v -> ZN ^         | AOI22D1BWP40     | 0.024 |  0.026 |   0.163 |   -0.124 | 
     | sb_wide/U989  |                      | ND2D1BWP40       | 0.024 |  0.000 |   0.163 |   -0.124 | 
     | sb_wide/U989  | A1 ^ -> ZN v         | ND2D1BWP40       | 0.028 |  0.024 |   0.187 |   -0.100 | 
     | sb_wide/U1723 |                      | AO22D4BWP40      | 0.028 |  0.000 |   0.187 |   -0.100 | 
     | sb_wide/U1723 | B2 v -> Z v          | AO22D4BWP40      | 0.082 |  0.074 |   0.261 |   -0.025 | 
     |               |                      | pe_tile_new_unq1 | 0.087 |  0.015 |   0.277 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.278
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S0_T1[0] v |                  | 0.016 |       |   0.137 |   -0.150 | 
     | sb_1b/U151 |                    | AOI22D0BWP40     | 0.016 | 0.001 |   0.138 |   -0.150 | 
     | sb_1b/U151 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.032 | 0.030 |   0.168 |   -0.120 | 
     | sb_1b/U153 |                    | AOI22D1BWP40     | 0.032 | 0.000 |   0.168 |   -0.120 | 
     | sb_1b/U153 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.031 | 0.032 |   0.200 |   -0.088 | 
     | sb_1b/U246 |                    | CKMUX2D2BWP40    | 0.031 | 0.000 |   0.200 |   -0.088 | 
     | sb_1b/U246 | I0 v -> Z v        | CKMUX2D2BWP40    | 0.069 | 0.073 |   0.273 |   -0.015 | 
     |            |                    | pe_tile_new_unq1 | 0.070 | 0.005 |   0.278 |   -0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.278
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |            |                    |                  |       |        |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+--------+---------+----------| 
     |            | in_BUS1_S0_T0[0] v |                  | 0.015 |        |   0.137 |   -0.151 | 
     | sb_1b/U157 |                    | AOI22D0BWP40     | 0.015 | -0.000 |   0.136 |   -0.152 | 
     | sb_1b/U157 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.038 |  0.032 |   0.169 |   -0.119 | 
     | sb_1b/U159 |                    | AOI22D1BWP40     | 0.038 |  0.000 |   0.169 |   -0.119 | 
     | sb_1b/U159 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.029 |  0.032 |   0.201 |   -0.087 | 
     | sb_1b/U247 |                    | CKMUX2D2BWP40    | 0.029 |  0.000 |   0.201 |   -0.087 | 
     | sb_1b/U247 | I0 v -> Z v        | CKMUX2D2BWP40    | 0.067 |  0.073 |   0.273 |   -0.014 | 
     |            |                    | pe_tile_new_unq1 | 0.068 |  0.004 |   0.278 |   -0.010 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.280
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S2_T2[0] v |                  | 0.031 |       |   0.144 |   -0.147 | 
     | sb_1b/U65  |                    | AOI22D1BWP40     | 0.032 | 0.003 |   0.147 |   -0.144 | 
     | sb_1b/U65  | B1 v -> ZN ^       | AOI22D1BWP40     | 0.024 | 0.030 |   0.176 |   -0.114 | 
     | sb_1b/U135 |                    | AOI22D1BWP40     | 0.024 | 0.000 |   0.176 |   -0.114 | 
     | sb_1b/U135 | A2 ^ -> ZN v       | AOI22D1BWP40     | 0.029 | 0.025 |   0.201 |   -0.089 | 
     | sb_1b/U245 |                    | MUX2D2BWP40      | 0.029 | 0.000 |   0.201 |   -0.089 | 
     | sb_1b/U245 | I0 v -> Z v        | MUX2D2BWP40      | 0.066 | 0.074 |   0.276 |   -0.015 | 
     |            |                    | pe_tile_new_unq1 | 0.067 | 0.005 |   0.280 |   -0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.281
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S0_T3[0] v |                  | 0.015 |       |   0.137 |   -0.155 | 
     | sb_1b/U37 |                    | AOI22D0BWP40     | 0.015 | 0.001 |   0.137 |   -0.154 | 
     | sb_1b/U37 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.033 | 0.030 |   0.168 |   -0.123 | 
     | sb_1b/U39 |                    | AOI22D1BWP40     | 0.033 | 0.000 |   0.168 |   -0.123 | 
     | sb_1b/U39 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.036 | 0.034 |   0.202 |   -0.089 | 
     | sb_1b/U41 |                    | MUX2D2BWP40      | 0.036 | 0.000 |   0.202 |   -0.089 | 
     | sb_1b/U41 | I0 v -> Z v        | MUX2D2BWP40      | 0.069 | 0.074 |   0.276 |   -0.015 | 
     |           |                    | pe_tile_new_unq1 | 0.070 | 0.005 |   0.281 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.282
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T1[0] v |                  | 0.031 |       |   0.144 |   -0.148 | 
     | sb_1b/U86 |                    | AOI22D1BWP40     | 0.033 | 0.000 |   0.144 |   -0.148 | 
     | sb_1b/U86 | B1 v -> ZN ^       | AOI22D1BWP40     | 0.024 | 0.030 |   0.174 |   -0.118 | 
     | sb_1b/U89 |                    | AOI22D1BWP40     | 0.024 | 0.000 |   0.174 |   -0.118 | 
     | sb_1b/U89 | A2 ^ -> ZN v       | AOI22D1BWP40     | 0.028 | 0.025 |   0.199 |   -0.093 | 
     | sb_1b/U90 |                    | MUX2D1BWP40      | 0.028 | 0.000 |   0.199 |   -0.093 | 
     | sb_1b/U90 | I0 v -> Z v        | MUX2D1BWP40      | 0.073 | 0.082 |   0.281 |   -0.010 | 
     |           |                    | pe_tile_new_unq1 | 0.073 | 0.000 |   0.282 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.282
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +-----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |           |                    |                  |       |        |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+--------+---------+----------| 
     |           | in_BUS1_S3_T3[0] v |                  | 0.031 |        |   0.144 |   -0.149 | 
     | sb_1b/U73 |                    | AOI22D1BWP40     | 0.032 | -0.001 |   0.143 |   -0.150 | 
     | sb_1b/U73 | B1 v -> ZN ^       | AOI22D1BWP40     | 0.024 |  0.030 |   0.173 |   -0.119 | 
     | sb_1b/U77 |                    | AOI22D1BWP40     | 0.024 |  0.000 |   0.173 |   -0.119 | 
     | sb_1b/U77 | A2 ^ -> ZN v       | AOI22D1BWP40     | 0.030 |  0.026 |   0.199 |   -0.093 | 
     | sb_1b/U78 |                    | MUX2D1BWP40      | 0.030 |  0.000 |   0.199 |   -0.093 | 
     | sb_1b/U78 | I0 v -> Z v        | MUX2D1BWP40      | 0.073 |  0.083 |   0.282 |   -0.010 | 
     |           |                    | pe_tile_new_unq1 | 0.073 |  0.000 |   0.282 |   -0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.285
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T4[0] v |                  | 0.031 |       |   0.143 |   -0.152 | 
     | sb_1b/U66 |                    | AOI22D1BWP40     | 0.033 | 0.002 |   0.145 |   -0.150 | 
     | sb_1b/U66 | B1 v -> ZN ^       | AOI22D1BWP40     | 0.029 | 0.032 |   0.177 |   -0.118 | 
     | sb_1b/U69 |                    | AOI22D1BWP40     | 0.029 | 0.000 |   0.177 |   -0.118 | 
     | sb_1b/U69 | A2 ^ -> ZN v       | AOI22D1BWP40     | 0.031 | 0.026 |   0.203 |   -0.092 | 
     | sb_1b/U71 |                    | MUX2D1BWP40      | 0.031 | 0.000 |   0.203 |   -0.092 | 
     | sb_1b/U71 | I0 v -> Z v        | MUX2D1BWP40      | 0.071 | 0.081 |   0.285 |   -0.010 | 
     |           |                    | pe_tile_new_unq1 | 0.071 | 0.000 |   0.285 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.285
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |               |                     |                  |       |        |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S3_T4[9] v |                  | 0.017 |        |   0.138 |   -0.158 | 
     | sb_wide/U578  |                     | AOI22D1BWP40     | 0.017 | -0.000 |   0.137 |   -0.158 | 
     | sb_wide/U578  | B1 v -> ZN ^        | AOI22D1BWP40     | 0.024 |  0.026 |   0.164 |   -0.132 | 
     | sb_wide/U975  |                     | ND2D1BWP40       | 0.024 |  0.000 |   0.164 |   -0.132 | 
     | sb_wide/U975  | A1 ^ -> ZN v        | ND2D1BWP40       | 0.037 |  0.029 |   0.192 |   -0.103 | 
     | sb_wide/U1720 |                     | AO22D4BWP40      | 0.037 |  0.000 |   0.192 |   -0.103 | 
     | sb_wide/U1720 | B2 v -> Z v         | AO22D4BWP40      | 0.078 |  0.078 |   0.270 |   -0.025 | 
     |               |                     | pe_tile_new_unq1 | 0.084 |  0.015 |   0.285 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.285
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S2_T2[0] v |                  | 0.031 |       |   0.144 |   -0.152 | 
     | sb_1b/U92 |                    | AOI22D1BWP40     | 0.032 | 0.003 |   0.147 |   -0.149 | 
     | sb_1b/U92 | B1 v -> ZN ^       | AOI22D1BWP40     | 0.023 | 0.029 |   0.176 |   -0.120 | 
     | sb_1b/U95 |                    | AOI22D1BWP40     | 0.023 | 0.000 |   0.176 |   -0.120 | 
     | sb_1b/U95 | A2 ^ -> ZN v       | AOI22D1BWP40     | 0.033 | 0.027 |   0.203 |   -0.092 | 
     | sb_1b/U96 |                    | CKMUX2D2BWP40    | 0.033 | 0.000 |   0.203 |   -0.092 | 
     | sb_1b/U96 | I0 v -> Z v        | CKMUX2D2BWP40    | 0.078 | 0.075 |   0.278 |   -0.017 | 
     |           |                    | pe_tile_new_unq1 | 0.079 | 0.007 |   0.285 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.288
  Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S0_T4[0] v |                  | 0.017 |       |   0.138 |   -0.160 | 
     | sb_1b/U29 |                    | AOI22D0BWP40     | 0.017 | 0.000 |   0.138 |   -0.160 | 
     | sb_1b/U29 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.038 | 0.034 |   0.172 |   -0.125 | 
     | sb_1b/U32 |                    | AOI22D1BWP40     | 0.038 | 0.000 |   0.172 |   -0.125 | 
     | sb_1b/U32 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.028 | 0.032 |   0.204 |   -0.093 | 
     | sb_1b/U33 |                    | MUX2D2BWP40      | 0.028 | 0.000 |   0.204 |   -0.093 | 
     | sb_1b/U33 | I0 v -> Z v        | MUX2D2BWP40      | 0.072 | 0.078 |   0.282 |   -0.015 | 
     |           |                    | pe_tile_new_unq1 | 0.073 | 0.005 |   0.288 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.289
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T0[0] v |                  | 0.030 |       |   0.143 |   -0.156 | 
     | sb_1b/U43 |                    | AOI22D1BWP40     | 0.031 | 0.000 |   0.143 |   -0.156 | 
     | sb_1b/U43 | B1 v -> ZN ^       | AOI22D1BWP40     | 0.033 | 0.035 |   0.179 |   -0.121 | 
     | sb_1b/U47 |                    | AOI22D2BWP40     | 0.033 | 0.000 |   0.179 |   -0.121 | 
     | sb_1b/U47 | A2 ^ -> ZN v       | AOI22D2BWP40     | 0.027 | 0.025 |   0.204 |   -0.095 | 
     | sb_1b/U48 |                    | MUX2D1BWP40      | 0.027 | 0.000 |   0.204 |   -0.095 | 
     | sb_1b/U48 | I0 v -> Z v        | MUX2D1BWP40      | 0.077 | 0.084 |   0.288 |   -0.011 | 
     |           |                    | pe_tile_new_unq1 | 0.077 | 0.001 |   0.289 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.289
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T4[10] v |                  | 0.017 |       |   0.138 |   -0.161 | 
     | sb_wide/U581  |                      | AOI22D1BWP40     | 0.017 | 0.000 |   0.138 |   -0.161 | 
     | sb_wide/U581  | B1 v -> ZN ^         | AOI22D1BWP40     | 0.025 | 0.027 |   0.165 |   -0.134 | 
     | sb_wide/U991  |                      | ND2D1BWP40       | 0.025 | 0.000 |   0.165 |   -0.134 | 
     | sb_wide/U991  | A1 ^ -> ZN v         | ND2D1BWP40       | 0.040 | 0.031 |   0.195 |   -0.104 | 
     | sb_wide/U1721 |                      | AO22D4BWP40      | 0.040 | 0.000 |   0.196 |   -0.104 | 
     | sb_wide/U1721 | B2 v -> Z v          | AO22D4BWP40      | 0.081 | 0.078 |   0.274 |   -0.026 | 
     |               |                      | pe_tile_new_unq1 | 0.087 | 0.016 |   0.289 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.289
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S0_T1[0] v |                  | 0.016 |       |   0.137 |   -0.162 | 
     | sb_1b/U52 |                    | AOI22D0BWP40     | 0.016 | 0.000 |   0.138 |   -0.162 | 
     | sb_1b/U52 | B1 v -> ZN ^       | AOI22D0BWP40     | 0.036 | 0.033 |   0.170 |   -0.129 | 
     | sb_1b/U54 |                    | AOI22D1BWP40     | 0.036 | 0.000 |   0.170 |   -0.129 | 
     | sb_1b/U54 | B1 ^ -> ZN v       | AOI22D1BWP40     | 0.035 | 0.032 |   0.203 |   -0.097 | 
     | sb_1b/U56 |                    | MUX2D2BWP40      | 0.035 | 0.000 |   0.203 |   -0.097 | 
     | sb_1b/U56 | I0 v -> Z v        | MUX2D2BWP40      | 0.074 | 0.080 |   0.282 |   -0.017 | 
     |           |                    | pe_tile_new_unq1 | 0.075 | 0.007 |   0.289 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.291
  Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T4[15] v |                  | 0.015 |       |   0.137 |   -0.164 | 
     | sb_wide/U596  |                      | AOI22D1BWP40     | 0.015 | 0.001 |   0.138 |   -0.163 | 
     | sb_wide/U596  | B1 v -> ZN ^         | AOI22D1BWP40     | 0.028 | 0.028 |   0.166 |   -0.135 | 
     | sb_wide/U981  |                      | ND2D1BWP40       | 0.028 | 0.000 |   0.166 |   -0.135 | 
     | sb_wide/U981  | A1 ^ -> ZN v         | ND2D1BWP40       | 0.037 | 0.031 |   0.197 |   -0.104 | 
     | sb_wide/U1726 |                      | AO22D4BWP40      | 0.037 | 0.000 |   0.197 |   -0.104 | 
     | sb_wide/U1726 | B2 v -> Z v          | AO22D4BWP40      | 0.081 | 0.078 |   0.275 |   -0.026 | 
     |               |                      | pe_tile_new_unq1 | 0.087 | 0.016 |   0.291 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.292
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +----------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |           |                    |                  |       |       |  Time   |   Time   | 
     |-----------+--------------------+------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T2[0] v |                  | 0.029 |       |   0.143 |   -0.159 | 
     | sb_1b/U80 |                    | AOI22D1BWP40     | 0.030 | 0.004 |   0.147 |   -0.155 | 
     | sb_1b/U80 | B1 v -> ZN ^       | AOI22D1BWP40     | 0.034 | 0.036 |   0.182 |   -0.119 | 
     | sb_1b/U83 |                    | AOI22D2BWP40     | 0.034 | 0.000 |   0.182 |   -0.119 | 
     | sb_1b/U83 | A2 ^ -> ZN v       | AOI22D2BWP40     | 0.027 | 0.027 |   0.209 |   -0.092 | 
     | sb_1b/U84 |                    | MUX2D1BWP40      | 0.027 | 0.000 |   0.209 |   -0.092 | 
     | sb_1b/U84 | I0 v -> Z v        | MUX2D1BWP40      | 0.073 | 0.082 |   0.291 |   -0.010 | 
     |           |                    | pe_tile_new_unq1 | 0.073 | 0.000 |   0.292 |   -0.010 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.292
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.135
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |               |                     |                  |       |        |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S3_T4[2] v |                  | 0.014 |        |   0.135 |   -0.166 | 
     | sb_wide/U1498 |                     | AOI22D1BWP40     | 0.014 | -0.000 |   0.135 |   -0.167 | 
     | sb_wide/U1498 | B2 v -> ZN ^        | AOI22D1BWP40     | 0.028 |  0.028 |   0.163 |   -0.139 | 
     | sb_wide/U1500 |                     | ND2D1BWP40       | 0.028 |  0.000 |   0.163 |   -0.139 | 
     | sb_wide/U1500 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.043 |  0.031 |   0.194 |   -0.107 | 
     | sb_wide/U1713 |                     | AO22D4BWP40      | 0.043 |  0.000 |   0.195 |   -0.107 | 
     | sb_wide/U1713 | B2 v -> Z v         | AO22D4BWP40      | 0.079 |  0.083 |   0.277 |   -0.024 | 
     |               |                     | pe_tile_new_unq1 | 0.084 |  0.014 |   0.292 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.292
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T1[0] v |                  | 0.016 |       |   0.137 |   -0.165 | 
     | sb_wide/U443  |                     | AOI22D1BWP40     | 0.016 | 0.001 |   0.138 |   -0.164 | 
     | sb_wide/U443  | B1 v -> ZN ^        | AOI22D1BWP40     | 0.026 | 0.027 |   0.165 |   -0.137 | 
     | sb_wide/U1067 |                     | CKND2D1BWP40     | 0.026 | 0.000 |   0.165 |   -0.137 | 
     | sb_wide/U1067 | A1 ^ -> ZN v        | CKND2D1BWP40     | 0.025 | 0.022 |   0.187 |   -0.115 | 
     | sb_wide/U1679 |                     | AO22D2BWP40      | 0.025 | 0.000 |   0.187 |   -0.115 | 
     | sb_wide/U1679 | B2 v -> Z v         | AO22D2BWP40      | 0.102 | 0.101 |   0.289 |   -0.014 | 
     |               |                     | pe_tile_new_unq1 | 0.103 | 0.004 |   0.292 |   -0.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.294
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.136
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T1[2] v |                  | 0.015 |       |   0.136 |   -0.168 | 
     | sb_wide/U449  |                     | AOI22D1BWP40     | 0.015 | 0.001 |   0.137 |   -0.167 | 
     | sb_wide/U449  | B1 v -> ZN ^        | AOI22D1BWP40     | 0.023 | 0.025 |   0.162 |   -0.142 | 
     | sb_wide/U1047 |                     | ND2D1BWP40       | 0.023 | 0.000 |   0.162 |   -0.142 | 
     | sb_wide/U1047 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.030 | 0.025 |   0.188 |   -0.117 | 
     | sb_wide/U1681 |                     | AO22D2BWP40      | 0.030 | 0.000 |   0.188 |   -0.117 | 
     | sb_wide/U1681 | B2 v -> Z v         | AO22D2BWP40      | 0.102 | 0.103 |   0.290 |   -0.014 | 
     |               |                     | pe_tile_new_unq1 | 0.102 | 0.004 |   0.294 |   -0.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.295
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T4[15] v |                  | 0.015 |       |   0.137 |   -0.168 | 
     | sb_wide/U1612 |                      | AOI22D2BWP40     | 0.015 | 0.001 |   0.138 |   -0.167 | 
     | sb_wide/U1612 | B2 v -> ZN ^         | AOI22D2BWP40     | 0.027 | 0.028 |   0.166 |   -0.139 | 
     | sb_wide/U1614 |                      | ND2D2BWP40       | 0.027 | 0.000 |   0.166 |   -0.139 | 
     | sb_wide/U1614 | A1 ^ -> ZN v         | ND2D2BWP40       | 0.049 | 0.029 |   0.195 |   -0.110 | 
     | sb_wide/U1644 |                      | AO22D4BWP40      | 0.049 | 0.001 |   0.196 |   -0.109 | 
     | sb_wide/U1644 | B2 v -> Z v          | AO22D4BWP40      | 0.077 | 0.078 |   0.274 |   -0.031 | 
     |               |                      | pe_tile_new_unq1 | 0.089 | 0.021 |   0.295 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.295
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T4[6] v |                  | 0.017 |       |   0.138 |   -0.167 | 
     | sb_wide/U1609 |                     | AOI22D1BWP40     | 0.017 | 0.001 |   0.139 |   -0.166 | 
     | sb_wide/U1609 | B2 v -> ZN ^        | AOI22D1BWP40     | 0.031 | 0.031 |   0.170 |   -0.135 | 
     | sb_wide/U1611 |                     | ND2D1BWP40       | 0.031 | 0.000 |   0.170 |   -0.135 | 
     | sb_wide/U1611 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.037 | 0.032 |   0.201 |   -0.103 | 
     | sb_wide/U1717 |                     | AO22D4BWP40      | 0.037 | 0.000 |   0.201 |   -0.103 | 
     | sb_wide/U1717 | B2 v -> Z v         | AO22D4BWP40      | 0.078 | 0.078 |   0.279 |   -0.026 | 
     |               |                     | pe_tile_new_unq1 | 0.084 | 0.016 |   0.295 |   -0.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.295
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +-----------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |            |                    |                  |       |       |  Time   |   Time   | 
     |------------+--------------------+------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S1_T4[0] v |                  | 0.027 |       |   0.143 |   -0.162 | 
     | sb_1b/U30  |                    | AOI22D1BWP40     | 0.028 | 0.001 |   0.144 |   -0.160 | 
     | sb_1b/U30  | B1 v -> ZN ^       | AOI22D1BWP40     | 0.030 | 0.033 |   0.177 |   -0.128 | 
     | sb_1b/U147 |                    | AOI22D2BWP40     | 0.030 | 0.000 |   0.177 |   -0.128 | 
     | sb_1b/U147 | A2 ^ -> ZN v       | AOI22D2BWP40     | 0.035 | 0.030 |   0.207 |   -0.098 | 
     | sb_1b/U238 |                    | CKMUX2D2BWP40    | 0.035 | 0.000 |   0.207 |   -0.097 | 
     | sb_1b/U238 | I0 v -> Z v        | CKMUX2D2BWP40    | 0.080 | 0.079 |   0.287 |   -0.018 | 
     |            |                    | pe_tile_new_unq1 | 0.082 | 0.008 |   0.295 |   -0.010 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.295
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T4[14] v |                  | 0.017 |       |   0.138 |   -0.167 | 
     | sb_wide/U1390 |                      | AOI22D1BWP40     | 0.017 | 0.001 |   0.139 |   -0.166 | 
     | sb_wide/U1390 | B2 v -> ZN ^         | AOI22D1BWP40     | 0.033 | 0.033 |   0.172 |   -0.133 | 
     | sb_wide/U1392 |                      | ND2D1BWP40       | 0.033 | 0.000 |   0.172 |   -0.133 | 
     | sb_wide/U1392 | A1 ^ -> ZN v         | ND2D1BWP40       | 0.032 | 0.029 |   0.201 |   -0.104 | 
     | sb_wide/U1725 |                      | AO22D4BWP40      | 0.032 | 0.000 |   0.201 |   -0.104 | 
     | sb_wide/U1725 | B2 v -> Z v          | AO22D4BWP40      | 0.078 | 0.078 |   0.280 |   -0.026 | 
     |               |                      | pe_tile_new_unq1 | 0.084 | 0.016 |   0.295 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.295
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T1[1] v |                  | 0.016 |       |   0.137 |   -0.168 | 
     | sb_wide/U446  |                     | AOI22D1BWP40     | 0.016 | 0.001 |   0.138 |   -0.167 | 
     | sb_wide/U446  | B1 v -> ZN ^        | AOI22D1BWP40     | 0.024 | 0.026 |   0.164 |   -0.142 | 
     | sb_wide/U1055 |                     | ND2D1BWP40       | 0.024 | 0.000 |   0.164 |   -0.142 | 
     | sb_wide/U1055 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.029 | 0.024 |   0.188 |   -0.117 | 
     | sb_wide/U1680 |                     | AO22D2BWP40      | 0.029 | 0.000 |   0.188 |   -0.117 | 
     | sb_wide/U1680 | B2 v -> Z v         | AO22D2BWP40      | 0.105 | 0.104 |   0.292 |   -0.013 | 
     |               |                     | pe_tile_new_unq1 | 0.105 | 0.003 |   0.295 |   -0.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.296
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.135
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |               |                     |                  |       |        |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S3_T4[3] v |                  | 0.012 |        |   0.135 |   -0.171 | 
     | sb_wide/U1426 |                     | AOI22D1BWP40     | 0.012 | -0.001 |   0.134 |   -0.172 | 
     | sb_wide/U1426 | B2 v -> ZN ^        | AOI22D1BWP40     | 0.032 |  0.030 |   0.164 |   -0.142 | 
     | sb_wide/U1428 |                     | ND2D1BWP40       | 0.032 |  0.000 |   0.164 |   -0.142 | 
     | sb_wide/U1428 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.041 |  0.035 |   0.198 |   -0.107 | 
     | sb_wide/U1714 |                     | AO22D4BWP40      | 0.041 |  0.000 |   0.198 |   -0.107 | 
     | sb_wide/U1714 | B2 v -> Z v         | AO22D4BWP40      | 0.080 |  0.082 |   0.280 |   -0.025 | 
     |               |                     | pe_tile_new_unq1 | 0.085 |  0.015 |   0.296 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.296
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.135
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T4[0] v |                  | 0.013 |       |   0.135 |   -0.170 | 
     | sb_wide/U1477 |                     | AOI22D1BWP40     | 0.013 | 0.000 |   0.135 |   -0.170 | 
     | sb_wide/U1477 | B2 v -> ZN ^        | AOI22D1BWP40     | 0.030 | 0.030 |   0.165 |   -0.141 | 
     | sb_wide/U1479 |                     | ND2D1BWP40       | 0.030 | 0.000 |   0.165 |   -0.141 | 
     | sb_wide/U1479 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.044 | 0.035 |   0.200 |   -0.106 | 
     | sb_wide/U1711 |                     | AO22D4BWP40      | 0.044 | 0.000 |   0.200 |   -0.106 | 
     | sb_wide/U1711 | B2 v -> Z v         | AO22D4BWP40      | 0.081 | 0.076 |   0.276 |   -0.030 | 
     |               |                     | pe_tile_new_unq1 | 0.090 | 0.020 |   0.296 |   -0.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.296
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T1[3] v |                  | 0.015 |       |   0.137 |   -0.169 | 
     | sb_wide/U452  |                     | AOI22D1BWP40     | 0.015 | 0.001 |   0.138 |   -0.168 | 
     | sb_wide/U452  | B1 v -> ZN ^        | AOI22D1BWP40     | 0.025 | 0.026 |   0.164 |   -0.142 | 
     | sb_wide/U1049 |                     | ND2D1BWP40       | 0.025 | 0.000 |   0.164 |   -0.142 | 
     | sb_wide/U1049 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.031 | 0.026 |   0.190 |   -0.116 | 
     | sb_wide/U1682 |                     | AO22D2BWP40      | 0.031 | 0.000 |   0.190 |   -0.116 | 
     | sb_wide/U1682 | B2 v -> Z v         | AO22D2BWP40      | 0.100 | 0.103 |   0.293 |   -0.013 | 
     |               |                     | pe_tile_new_unq1 | 0.100 | 0.003 |   0.296 |   -0.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.298
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +----------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew |  Delay | Arrival | Required | 
     |              |                      |                  |       |        |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S3_T3[13] v |                  | 0.020 |        |   0.139 |   -0.169 | 
     | sb_wide/U560 |                      | AOI22D1BWP40     | 0.020 | -0.001 |   0.138 |   -0.170 | 
     | sb_wide/U560 | B1 v -> ZN ^         | AOI22D1BWP40     | 0.032 |  0.030 |   0.168 |   -0.140 | 
     | sb_wide/U561 |                      | ND2D1BWP40       | 0.032 |  0.000 |   0.168 |   -0.140 | 
     | sb_wide/U561 | A2 ^ -> ZN v         | ND2D1BWP40       | 0.026 |  0.024 |   0.192 |   -0.116 | 
     | sb_wide/U562 |                      | AO22D2BWP40      | 0.026 |  0.000 |   0.192 |   -0.116 | 
     | sb_wide/U562 | B2 v -> Z v          | AO22D2BWP40      | 0.113 |  0.099 |   0.290 |   -0.017 | 
     |              |                      | pe_tile_new_unq1 | 0.114 |  0.007 |   0.298 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.298
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T4[11] v |                  | 0.016 |       |   0.138 |   -0.170 | 
     | sb_wide/U584  |                      | AOI22D1BWP40     | 0.016 | 0.001 |   0.139 |   -0.169 | 
     | sb_wide/U584  | B1 v -> ZN ^         | AOI22D1BWP40     | 0.040 | 0.031 |   0.169 |   -0.138 | 
     | sb_wide/U967  |                      | ND2D1BWP40       | 0.040 | 0.000 |   0.169 |   -0.138 | 
     | sb_wide/U967  | A1 ^ -> ZN v         | ND2D1BWP40       | 0.036 | 0.034 |   0.203 |   -0.105 | 
     | sb_wide/U1722 |                      | AO22D4BWP40      | 0.036 | 0.000 |   0.203 |   -0.105 | 
     | sb_wide/U1722 | B2 v -> Z v          | AO22D4BWP40      | 0.080 | 0.079 |   0.282 |   -0.026 | 
     |               |                      | pe_tile_new_unq1 | 0.086 | 0.016 |   0.298 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.298
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T1[13] v |                  | 0.017 |       |   0.138 |   -0.170 | 
     | sb_wide/U1582 |                      | AOI22D1BWP40     | 0.017 | 0.000 |   0.139 |   -0.170 | 
     | sb_wide/U1582 | B2 v -> ZN ^         | AOI22D1BWP40     | 0.026 | 0.028 |   0.167 |   -0.141 | 
     | sb_wide/U1584 |                      | CKND2D1BWP40     | 0.026 | 0.000 |   0.167 |   -0.141 | 
     | sb_wide/U1584 | A1 ^ -> ZN v         | CKND2D1BWP40     | 0.029 | 0.024 |   0.191 |   -0.118 | 
     | sb_wide/U1692 |                      | AO22D2BWP40      | 0.029 | 0.000 |   0.191 |   -0.118 | 
     | sb_wide/U1692 | B2 v -> Z v          | AO22D2BWP40      | 0.105 | 0.103 |   0.294 |   -0.015 | 
     |               |                      | pe_tile_new_unq1 | 0.105 | 0.005 |   0.298 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.299
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T4[4] v |                  | 0.015 |       |   0.137 |   -0.172 | 
     | sb_wide/U135 |                     | AOI22D1BWP40     | 0.015 | 0.000 |   0.137 |   -0.172 | 
     | sb_wide/U135 | B1 v -> ZN ^        | AOI22D1BWP40     | 0.024 | 0.026 |   0.162 |   -0.146 | 
     | sb_wide/U136 |                     | ND2D1BWP40       | 0.024 | 0.000 |   0.162 |   -0.146 | 
     | sb_wide/U136 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.032 | 0.028 |   0.190 |   -0.119 | 
     | sb_wide/U137 |                     | AO22D2BWP40      | 0.032 | 0.000 |   0.190 |   -0.119 | 
     | sb_wide/U137 | B2 v -> Z v         | AO22D2BWP40      | 0.120 | 0.097 |   0.288 |   -0.021 | 
     |              |                     | pe_tile_new_unq1 | 0.123 | 0.011 |   0.299 |   -0.010 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.299
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |               |                     |                  |       |        |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S3_T4[8] v |                  | 0.015 |        |   0.137 |   -0.172 | 
     | sb_wide/U575  |                     | AOI22D1BWP40     | 0.015 | -0.000 |   0.137 |   -0.172 | 
     | sb_wide/U575  | B1 v -> ZN ^        | AOI22D1BWP40     | 0.041 |  0.032 |   0.169 |   -0.140 | 
     | sb_wide/U979  |                     | ND2D1BWP40       | 0.041 |  0.000 |   0.169 |   -0.140 | 
     | sb_wide/U979  | A1 ^ -> ZN v        | ND2D1BWP40       | 0.043 |  0.032 |   0.200 |   -0.109 | 
     | sb_wide/U1719 |                     | AO22D4BWP40      | 0.043 |  0.000 |   0.200 |   -0.109 | 
     | sb_wide/U1719 | B2 v -> Z v         | AO22D4BWP40      | 0.081 |  0.082 |   0.282 |   -0.027 | 
     |               |                     | pe_tile_new_unq1 | 0.088 |  0.017 |   0.299 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.299
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T3[7] v |                  | 0.020 |       |   0.139 |   -0.170 | 
     | sb_wide/U535 |                     | AOI22D1BWP40     | 0.020 | 0.001 |   0.140 |   -0.169 | 
     | sb_wide/U535 | B1 v -> ZN ^        | AOI22D1BWP40     | 0.024 | 0.027 |   0.167 |   -0.142 | 
     | sb_wide/U536 |                     | ND2D1BWP40       | 0.024 | 0.000 |   0.167 |   -0.142 | 
     | sb_wide/U536 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.032 | 0.026 |   0.193 |   -0.116 | 
     | sb_wide/U537 |                     | AO22D2BWP40      | 0.032 | 0.000 |   0.193 |   -0.116 | 
     | sb_wide/U537 | B2 v -> Z v         | AO22D2BWP40      | 0.111 | 0.099 |   0.292 |   -0.017 | 
     |              |                     | pe_tile_new_unq1 | 0.112 | 0.007 |   0.299 |   -0.010 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.299
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.135
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |               |                     |                  |       |        |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S3_T4[1] v |                  | 0.013 |        |   0.135 |   -0.174 | 
     | sb_wide/U1444 |                     | AOI22D1BWP40     | 0.013 | -0.000 |   0.135 |   -0.175 | 
     | sb_wide/U1444 | B2 v -> ZN ^        | AOI22D1BWP40     | 0.035 |  0.032 |   0.167 |   -0.142 | 
     | sb_wide/U1446 |                     | ND2D1BWP40       | 0.035 |  0.000 |   0.167 |   -0.142 | 
     | sb_wide/U1446 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.041 |  0.035 |   0.202 |   -0.107 | 
     | sb_wide/U1712 |                     | AO22D4BWP40      | 0.041 |  0.000 |   0.202 |   -0.107 | 
     | sb_wide/U1712 | B2 v -> Z v         | AO22D4BWP40      | 0.080 |  0.081 |   0.283 |   -0.026 | 
     |               |                     | pe_tile_new_unq1 | 0.086 |  0.016 |   0.299 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.299
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T1[6] v |                  | 0.018 |       |   0.138 |   -0.171 | 
     | sb_wide/U461  |                     | AOI22D1BWP40     | 0.018 | 0.001 |   0.139 |   -0.170 | 
     | sb_wide/U461  | B1 v -> ZN ^        | AOI22D1BWP40     | 0.024 | 0.026 |   0.165 |   -0.144 | 
     | sb_wide/U1051 |                     | ND2D1BWP40       | 0.024 | 0.000 |   0.165 |   -0.144 | 
     | sb_wide/U1051 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.032 | 0.026 |   0.192 |   -0.118 | 
     | sb_wide/U1685 |                     | AO22D2BWP40      | 0.032 | 0.000 |   0.192 |   -0.118 | 
     | sb_wide/U1685 | B2 v -> Z v         | AO22D2BWP40      | 0.100 | 0.105 |   0.297 |   -0.012 | 
     |               |                     | pe_tile_new_unq1 | 0.100 | 0.002 |   0.299 |   -0.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.299
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T4[10] v |                  | 0.017 |       |   0.138 |   -0.171 | 
     | sb_wide/U107 |                      | AOI22D1BWP40     | 0.017 | 0.000 |   0.138 |   -0.171 | 
     | sb_wide/U107 | B1 v -> ZN ^         | AOI22D1BWP40     | 0.023 | 0.025 |   0.164 |   -0.146 | 
     | sb_wide/U108 |                      | ND2D1BWP40       | 0.023 | 0.000 |   0.164 |   -0.146 | 
     | sb_wide/U108 | A2 ^ -> ZN v         | ND2D1BWP40       | 0.034 | 0.028 |   0.192 |   -0.118 | 
     | sb_wide/U109 |                      | AO22D2BWP40      | 0.034 | 0.000 |   0.192 |   -0.118 | 
     | sb_wide/U109 | B2 v -> Z v          | AO22D2BWP40      | 0.119 | 0.098 |   0.289 |   -0.020 | 
     |              |                      | pe_tile_new_unq1 | 0.121 | 0.010 |   0.299 |   -0.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.299
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T3[10] v |                  | 0.020 |       |   0.139 |   -0.171 | 
     | sb_wide/U548 |                      | AOI22D1BWP40     | 0.020 | 0.001 |   0.140 |   -0.169 | 
     | sb_wide/U548 | B1 v -> ZN ^         | AOI22D1BWP40     | 0.031 | 0.031 |   0.171 |   -0.138 | 
     | sb_wide/U549 |                      | ND2D1BWP40       | 0.031 | 0.000 |   0.171 |   -0.138 | 
     | sb_wide/U549 | A2 ^ -> ZN v         | ND2D1BWP40       | 0.024 | 0.024 |   0.196 |   -0.114 | 
     | sb_wide/U550 |                      | AO22D2BWP40      | 0.024 | 0.000 |   0.196 |   -0.114 | 
     | sb_wide/U550 | B2 v -> Z v          | AO22D2BWP40      | 0.110 | 0.097 |   0.293 |   -0.016 | 
     |              |                      | pe_tile_new_unq1 | 0.111 | 0.007 |   0.299 |   -0.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.300
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +----------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                      |                  |       |       |  Time   |   Time   | 
     |---------------+----------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T1[15] v |                  | 0.017 |       |   0.138 |   -0.171 | 
     | sb_wide/U1624 |                      | AOI22D1BWP40     | 0.017 | 0.000 |   0.138 |   -0.171 | 
     | sb_wide/U1624 | B2 v -> ZN ^         | AOI22D1BWP40     | 0.025 | 0.029 |   0.167 |   -0.143 | 
     | sb_wide/U1626 |                      | ND2D1BWP40       | 0.025 | 0.000 |   0.167 |   -0.143 | 
     | sb_wide/U1626 | A1 ^ -> ZN v         | ND2D1BWP40       | 0.031 | 0.026 |   0.193 |   -0.117 | 
     | sb_wide/U1694 |                      | AO22D2BWP40      | 0.031 | 0.000 |   0.193 |   -0.117 | 
     | sb_wide/U1694 | B2 v -> Z v          | AO22D2BWP40      | 0.102 | 0.103 |   0.296 |   -0.014 | 
     |               |                      | pe_tile_new_unq1 | 0.102 | 0.004 |   0.300 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.300
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.140
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T0[1] v |                  | 0.023 |       |   0.140 |   -0.169 | 
     | sb_wide/U372 |                     | AOI22D1BWP40     | 0.023 | 0.001 |   0.141 |   -0.169 | 
     | sb_wide/U372 | B2 v -> ZN ^        | AOI22D1BWP40     | 0.027 | 0.031 |   0.172 |   -0.138 | 
     | sb_wide/U373 |                     | ND2D1BWP40       | 0.027 | 0.000 |   0.172 |   -0.138 | 
     | sb_wide/U373 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.029 | 0.025 |   0.197 |   -0.113 | 
     | sb_wide/U374 |                     | AO22D2BWP40      | 0.029 | 0.000 |   0.197 |   -0.113 | 
     | sb_wide/U374 | B2 v -> Z v         | AO22D2BWP40      | 0.094 | 0.101 |   0.298 |   -0.012 | 
     |              |                     | pe_tile_new_unq1 | 0.094 | 0.002 |   0.300 |   -0.010 | 
     +--------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.300
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T0[0] v |                  | 0.021 |       |   0.139 |   -0.170 | 
     | sb_wide/U735 |                     | AOI22D1BWP40     | 0.021 | 0.001 |   0.141 |   -0.169 | 
     | sb_wide/U735 | B1 v -> ZN ^        | AOI22D1BWP40     | 0.028 | 0.030 |   0.171 |   -0.139 | 
     | sb_wide/U736 |                     | ND2D1BWP40       | 0.028 | 0.000 |   0.171 |   -0.139 | 
     | sb_wide/U736 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.028 | 0.025 |   0.196 |   -0.114 | 
     | sb_wide/U738 |                     | AO22D2BWP40      | 0.028 | 0.000 |   0.196 |   -0.114 | 
     | sb_wide/U738 | B2 v -> Z v         | AO22D2BWP40      | 0.096 | 0.101 |   0.297 |   -0.012 | 
     |              |                     | pe_tile_new_unq1 | 0.096 | 0.002 |   0.300 |   -0.010 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.300
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +-----------------------------------------------------------------------------------------------+ 
     |    Instance     |        Arc         |       Cell       |  Slew |  Delay | Arrival | Required | 
     |                 |                    |                  |       |        |  Time   |   Time   | 
     |-----------------+--------------------+------------------+-------+--------+---------+----------| 
     |                 | in_BUS1_S0_T0[0] v |                  | 0.015 |        |   0.137 |   -0.173 | 
     | sb_1b/U59       |                    | AOI22D0BWP40     | 0.015 | -0.000 |   0.136 |   -0.174 | 
     | sb_1b/U59       | B1 v -> ZN ^       | AOI22D0BWP40     | 0.032 |  0.030 |   0.167 |   -0.143 | 
     | sb_1b/FE_RC_3_0 |                    | MUX2ND2BWP40     | 0.032 |  0.000 |   0.167 |   -0.143 | 
     | sb_1b/FE_RC_3_0 | I0 ^ -> ZN v       | MUX2ND2BWP40     | 0.019 |  0.056 |   0.223 |   -0.087 | 
     | sb_1b/U63       |                    | CKMUX2D2BWP40    | 0.019 |  0.000 |   0.223 |   -0.087 | 
     | sb_1b/U63       | I0 v -> Z v        | CKMUX2D2BWP40    | 0.071 |  0.072 |   0.294 |   -0.015 | 
     |                 |                    | pe_tile_new_unq1 | 0.072 |  0.005 |   0.300 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.300
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T4[7] v |                  | 0.016 |       |   0.137 |   -0.173 | 
     | sb_wide/U266 |                     | AOI22D1BWP40     | 0.016 | 0.000 |   0.137 |   -0.173 | 
     | sb_wide/U266 | B1 v -> ZN ^        | AOI22D1BWP40     | 0.029 | 0.027 |   0.164 |   -0.146 | 
     | sb_wide/U267 |                     | ND2D1BWP40       | 0.029 | 0.000 |   0.164 |   -0.146 | 
     | sb_wide/U267 | A2 ^ -> ZN v        | ND2D1BWP40       | 0.033 | 0.028 |   0.192 |   -0.118 | 
     | sb_wide/U268 |                     | AO22D2BWP40      | 0.033 | 0.000 |   0.192 |   -0.118 | 
     | sb_wide/U268 | B2 v -> Z v         | AO22D2BWP40      | 0.116 | 0.099 |   0.292 |   -0.019 | 
     |              |                     | pe_tile_new_unq1 | 0.117 | 0.009 |   0.300 |   -0.010 | 
     +--------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.300
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T4[11] v |                  | 0.016 |       |   0.138 |   -0.173 | 
     | sb_wide/U234 |                      | AOI22D1BWP40     | 0.016 | 0.001 |   0.139 |   -0.172 | 
     | sb_wide/U234 | B1 v -> ZN ^         | AOI22D1BWP40     | 0.027 | 0.028 |   0.166 |   -0.144 | 
     | sb_wide/U235 |                      | ND2D1BWP40       | 0.027 | 0.000 |   0.166 |   -0.144 | 
     | sb_wide/U235 | A2 ^ -> ZN v         | ND2D1BWP40       | 0.027 | 0.025 |   0.191 |   -0.119 | 
     | sb_wide/U236 |                      | AO22D2BWP40      | 0.027 | 0.000 |   0.191 |   -0.119 | 
     | sb_wide/U236 | B2 v -> Z v          | AO22D2BWP40      | 0.119 | 0.099 |   0.290 |   -0.020 | 
     |              |                      | pe_tile_new_unq1 | 0.121 | 0.010 |   0.300 |   -0.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.301
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +---------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |               |                     |                  |       |       |  Time   |   Time   | 
     |---------------+---------------------+------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T1[8] v |                  | 0.017 |       |   0.138 |   -0.173 | 
     | sb_wide/U1507 |                     | AOI22D1BWP40     | 0.017 | 0.001 |   0.138 |   -0.172 | 
     | sb_wide/U1507 | B2 v -> ZN ^        | AOI22D1BWP40     | 0.027 | 0.029 |   0.167 |   -0.144 | 
     | sb_wide/U1509 |                     | CKND2D1BWP40     | 0.027 | 0.000 |   0.167 |   -0.144 | 
     | sb_wide/U1509 | A1 ^ -> ZN v        | CKND2D1BWP40     | 0.033 | 0.026 |   0.193 |   -0.117 | 
     | sb_wide/U1687 |                     | AO22D2BWP40      | 0.033 | 0.000 |   0.193 |   -0.117 | 
     | sb_wide/U1687 | B2 v -> Z v         | AO22D2BWP40      | 0.102 | 0.104 |   0.297 |   -0.014 | 
     |               |                     | pe_tile_new_unq1 | 0.102 | 0.004 |   0.301 |   -0.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.301
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.140
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T0[11] v |                  | 0.020 |       |   0.140 |   -0.171 | 
     | sb_wide/U331 |                      | AOI22D1BWP40     | 0.020 | 0.000 |   0.140 |   -0.171 | 
     | sb_wide/U331 | B2 v -> ZN ^         | AOI22D1BWP40     | 0.026 | 0.030 |   0.170 |   -0.141 | 
     | sb_wide/U332 |                      | ND2D1BWP40       | 0.026 | 0.000 |   0.170 |   -0.141 | 
     | sb_wide/U332 | A2 ^ -> ZN v         | ND2D1BWP40       | 0.033 | 0.027 |   0.197 |   -0.114 | 
     | sb_wide/U333 |                      | AO22D2BWP40      | 0.033 | 0.000 |   0.197 |   -0.114 | 
     | sb_wide/U333 | B2 v -> Z v          | AO22D2BWP40      | 0.094 | 0.102 |   0.299 |   -0.012 | 
     |              |                      | pe_tile_new_unq1 | 0.094 | 0.002 |   0.301 |   -0.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.301
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +---------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                      |                  |       |       |  Time   |   Time   | 
     |--------------+----------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T3[12] v |                  | 0.018 |       |   0.139 |   -0.172 | 
     | sb_wide/U556 |                      | AOI22D1BWP40     | 0.018 | 0.001 |   0.140 |   -0.171 | 
     | sb_wide/U556 | B1 v -> ZN ^         | AOI22D1BWP40     | 0.031 | 0.031 |   0.170 |   -0.140 | 
     | sb_wide/U557 |                      | ND2D1BWP40       | 0.031 | 0.000 |   0.170 |   -0.140 | 
     | sb_wide/U557 | A2 ^ -> ZN v         | ND2D1BWP40       | 0.027 | 0.024 |   0.195 |   -0.116 | 
     | sb_wide/U558 |                      | AO22D2BWP40      | 0.027 | 0.000 |   0.195 |   -0.116 | 
     | sb_wide/U558 | B2 v -> Z v          | AO22D2BWP40      | 0.115 | 0.098 |   0.293 |   -0.018 | 
     |              |                      | pe_tile_new_unq1 | 0.116 | 0.008 |   0.301 |   -0.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.301
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.140
     +----------------------------------------------------------------------------------------------+ 
     |    Instance     |        Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |                 |                    |                  |       |       |  Time   |   Time   | 
     |-----------------+--------------------+------------------+-------+-------+---------+----------| 
     |                 | in_BUS1_S1_T2[0] v |                  | 0.023 |       |   0.140 |   -0.171 | 
     | sb_1b/U40       |                    | AOI22D1BWP40     | 0.023 | 0.002 |   0.142 |   -0.169 | 
     | sb_1b/U40       | B1 v -> ZN ^       | AOI22D1BWP40     | 0.030 | 0.030 |   0.173 |   -0.138 | 
     | sb_1b/FE_RC_5_0 |                    | MUX2ND1BWP40     | 0.030 | 0.000 |   0.173 |   -0.138 | 
     | sb_1b/FE_RC_5_0 | I1 ^ -> ZN v       | MUX2ND1BWP40     | 0.019 | 0.046 |   0.219 |   -0.092 | 
     | sb_1b/U240      |                    | CKMUX2D2BWP40    | 0.019 | 0.000 |   0.219 |   -0.092 | 
     | sb_1b/U240      | I0 v -> Z v        | CKMUX2D2BWP40    | 0.081 | 0.076 |   0.294 |   -0.016 | 
     |                 |                    | pe_tile_new_unq1 | 0.082 | 0.007 |   0.301 |   -0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.301
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.141
     +--------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |       Cell       |  Slew | Delay | Arrival | Required | 
     |              |                     |                  |       |       |  Time   |   Time   | 
     |--------------+---------------------+------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T0[7] v |                  | 0.025 |       |   0.141 |   -0.170 | 
     | sb_wide/U350 |                     | AOI22D0BWP40     | 0.026 | 0.002 |   0.144 |   -0.168 | 
     | sb_wide/U350 | A2 v -> ZN ^        | AOI22D0BWP40     | 0.035 | 0.029 |   0.173 |   -0.138 | 
     | sb_wide/U352 |                     | ND2D1BWP40       | 0.035 | 0.000 |   0.173 |   -0.138 | 
     | sb_wide/U352 | A1 ^ -> ZN v        | ND2D1BWP40       | 0.026 | 0.025 |   0.198 |   -0.113 | 
     | sb_wide/U354 |                     | AO22D2BWP40      | 0.026 | 0.000 |   0.198 |   -0.113 | 
     | sb_wide/U354 | B2 v -> Z v         | AO22D2BWP40      | 0.096 | 0.101 |   0.299 |   -0.012 | 
     |              |                     | pe_tile_new_unq1 | 0.096 | 0.002 |   0.301 |   -0.010 | 
     +--------------------------------------------------------------------------------------------+ 

