VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {layout_lab_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {April 10, 2022}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.820}
    {-} {Setup} {0.329}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.440}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.605}
    {=} {Slack Time} {-0.165}
  END_SLK_CLC
  SLK -0.165
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.165} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.165} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.256} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {0.394} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.991} {0.000} {0.663} {} {1.551} {1.386} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.663} {0.239} {1.553} {1.388} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {^} {Y} {v} {} {INVX2} {0.259} {0.000} {0.301} {} {1.812} {1.647} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.301} {0.128} {1.814} {1.649} {} {} {} 
    INST {I0/LD/CTRL/U92} {C} {v} {Y} {^} {} {NAND3X1} {0.285} {0.000} {0.360} {} {2.099} {1.934} {} {2} {(440.40, 1000.50) (442.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.003} {0.000} {0.360} {0.081} {2.102} {1.937} {} {} {} 
    INST {I0/LD/CTRL/U91} {B} {^} {Y} {v} {} {NOR2X1} {0.243} {0.000} {0.229} {} {2.345} {2.180} {} {1} {(510.00, 1027.50) (512.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.001} {0.000} {0.229} {0.051} {2.347} {2.182} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC43_n31} {A} {v} {Y} {^} {} {INVX2} {0.186} {0.000} {0.182} {} {2.533} {2.368} {} {4} {(524.40, 931.50) (526.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n39} {} {0.001} {0.000} {0.182} {0.116} {2.534} {2.369} {} {} {} 
    INST {I0/LD/CTRL/U82} {A} {^} {Y} {v} {} {NAND2X1} {0.214} {0.000} {0.276} {} {2.748} {2.583} {} {2} {(541.20, 910.50) (538.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.276} {0.120} {2.751} {2.587} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.127} {0.000} {0.125} {} {2.878} {2.713} {} {1} {(788.40, 910.50) (790.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.125} {0.045} {2.880} {2.715} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.375} {} {3.159} {2.994} {} {2} {(858.00, 934.50) (860.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.375} {0.091} {3.160} {2.995} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {B} {v} {Y} {^} {} {NAND2X1} {0.312} {0.000} {0.291} {} {3.471} {3.306} {} {2} {(870.00, 937.50) (867.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.291} {0.090} {3.472} {3.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.329} {0.000} {0.346} {} {3.802} {3.637} {} {2} {(889.20, 934.50) (886.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.003} {0.000} {0.346} {0.096} {3.804} {3.639} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.244} {0.000} {0.217} {} {4.048} {3.883} {} {1} {(903.60, 964.50) (901.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.217} {0.058} {4.049} {3.885} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.514} {0.000} {0.662} {} {4.563} {4.399} {} {5} {(894.00, 991.50) (903.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.004} {0.000} {0.662} {0.242} {4.568} {4.403} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.369} {0.000} {0.256} {} {4.937} {4.772} {} {2} {(932.40, 991.50) (925.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.256} {0.089} {4.940} {4.775} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {A} {v} {Y} {v} {} {XOR2X1} {0.290} {0.000} {0.265} {} {5.230} {5.065} {} {2} {(942.00, 991.50) (949.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.004} {0.000} {0.265} {0.091} {5.235} {5.070} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {A} {v} {Y} {^} {} {XOR2X1} {0.182} {0.000} {0.135} {} {5.416} {5.251} {} {1} {(956.40, 931.50) (949.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n21} {} {0.001} {0.000} {0.135} {0.026} {5.417} {5.252} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.092} {0.000} {0.109} {} {5.509} {5.344} {} {1} {(958.80, 937.50) (961.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n19} {} {0.001} {0.000} {0.109} {0.032} {5.509} {5.344} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.095} {0.000} {0.106} {} {5.604} {5.439} {} {1} {(978.00, 934.50) (975.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.106} {0.025} {5.605} {5.440} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.165} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.165} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.586} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.398} {0.000} {1.247} {5.567} {0.820} {0.985} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.714}
    {-} {Setup} {0.915}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.748}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.902}
    {=} {Slack Time} {-0.154}
  END_SLK_CLC
  SLK -0.154
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.154} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.154} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.267} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.678} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.528} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.533} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.686} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.277} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.286} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.046} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.023} {0.000} {0.761} {0.568} {3.222} {3.068} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.354} {} {3.515} {3.361} {} {1} {(514.80, 670.50) (517.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.354} {0.049} {3.517} {3.363} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.327} {} {3.746} {3.592} {} {1} {(438.00, 667.50) (445.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.327} {0.065} {3.748} {3.594} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.157} {} {4.022} {3.868} {} {1} {(440.40, 448.50) (433.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.157} {0.051} {4.023} {3.869} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.634} {0.000} {0.869} {} {4.657} {4.503} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.020} {0.000} {0.869} {0.366} {4.677} {4.523} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U56} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.323} {} {4.902} {4.748} {} {1} {(471.60, 691.50) (464.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.001} {0.000} {0.323} {0.023} {4.902} {4.748} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.154} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.154} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.575} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.292} {0.000} {1.264} {5.567} {0.714} {0.868} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.714}
    {-} {Setup} {0.916}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.748}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.901}
    {=} {Slack Time} {-0.153}
  END_SLK_CLC
  SLK -0.153
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.153} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.153} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.268} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.678} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.528} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.534} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.687} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.689} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.278} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.287} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.047} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.023} {0.000} {0.761} {0.568} {3.222} {3.069} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.354} {} {3.515} {3.362} {} {1} {(514.80, 670.50) (517.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.354} {0.049} {3.517} {3.363} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.327} {} {3.746} {3.593} {} {1} {(438.00, 667.50) (445.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.327} {0.065} {3.748} {3.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.157} {} {4.022} {3.868} {} {1} {(440.40, 448.50) (433.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.157} {0.051} {4.023} {3.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.634} {0.000} {0.869} {} {4.657} {4.504} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.020} {0.000} {0.869} {0.366} {4.677} {4.524} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.322} {} {4.901} {4.748} {} {1} {(423.60, 730.50) (416.40, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.000} {0.000} {0.322} {0.022} {4.901} {4.748} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.153} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.153} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.574} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.292} {0.000} {1.264} {5.567} {0.714} {0.867} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.715}
    {-} {Setup} {0.916}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.749}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.899}
    {=} {Slack Time} {-0.151}
  END_SLK_CLC
  SLK -0.151
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.151} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.151} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.271} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.681} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.531} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.537} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.690} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.281} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.290} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.049} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.023} {0.000} {0.761} {0.568} {3.222} {3.072} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.354} {} {3.515} {3.365} {} {1} {(514.80, 670.50) (517.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.354} {0.049} {3.517} {3.366} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.327} {} {3.746} {3.596} {} {1} {(438.00, 667.50) (445.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.327} {0.065} {3.748} {3.598} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.157} {} {4.022} {3.871} {} {1} {(440.40, 448.50) (433.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.157} {0.051} {4.023} {3.873} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.634} {0.000} {0.869} {} {4.657} {4.506} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.020} {0.000} {0.869} {0.366} {4.677} {4.526} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.320} {} {4.899} {4.748} {} {1} {(358.80, 691.50) (366.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.000} {0.000} {0.320} {0.021} {4.899} {4.749} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.151} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.151} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.572} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.294} {0.000} {1.265} {5.567} {0.715} {0.865} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.756}
    {-} {Setup} {0.923}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.782}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.902}
    {=} {Slack Time} {-0.120}
  END_SLK_CLC
  SLK -0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.120} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.120} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.301} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.712} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.562} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.568} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.721} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.312} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.321} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.080} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.023} {0.000} {0.761} {0.568} {3.222} {3.103} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.354} {} {3.515} {3.395} {} {1} {(514.80, 670.50) (517.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.354} {0.049} {3.517} {3.397} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.327} {} {3.746} {3.627} {} {1} {(438.00, 667.50) (445.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.327} {0.065} {3.748} {3.628} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.157} {} {4.022} {3.902} {} {1} {(440.40, 448.50) (433.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.157} {0.051} {4.023} {3.904} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.634} {0.000} {0.869} {} {4.657} {4.537} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.020} {0.000} {0.869} {0.366} {4.677} {4.557} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.322} {} {4.901} {4.782} {} {1} {(392.40, 670.50) (385.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.001} {0.000} {0.322} {0.023} {4.902} {4.782} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.120} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.120} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.541} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.335} {0.000} {1.278} {5.567} {0.756} {0.875} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.722}
    {-} {Setup} {0.902}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.769}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.854}
    {=} {Slack Time} {-0.085}
  END_SLK_CLC
  SLK -0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.085} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.085} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.336} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.747} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.597} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.756} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.347} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.356} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.115} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.025} {0.000} {0.761} {0.568} {3.225} {3.140} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {3.500} {3.415} {} {1} {(519.60, 490.50) (522.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.340} {0.040} {3.501} {3.416} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.246} {} {3.673} {3.588} {} {1} {(550.80, 487.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.246} {0.032} {3.673} {3.588} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.328} {0.000} {0.176} {} {4.002} {3.917} {} {1} {(582.00, 490.50) (577.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.176} {0.059} {4.004} {3.919} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.836} {} {4.615} {4.530} {} {8} {(541.20, 367.50) (536.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.017} {0.000} {0.837} {0.350} {4.632} {4.547} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.315} {} {4.854} {4.769} {} {1} {(522.00, 730.50) (529.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.001} {0.000} {0.315} {0.023} {4.854} {4.769} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.085} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.085} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.506} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.301} {0.000} {1.239} {5.567} {0.722} {0.807} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.727}
    {-} {Setup} {0.902}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.775}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.856}
    {=} {Slack Time} {-0.081}
  END_SLK_CLC
  SLK -0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.081} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.081} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.340} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.751} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.601} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.606} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.759} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.350} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.359} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.119} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.025} {0.000} {0.761} {0.568} {3.225} {3.144} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {3.500} {3.419} {} {1} {(519.60, 490.50) (522.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.340} {0.040} {3.501} {3.420} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.246} {} {3.673} {3.592} {} {1} {(550.80, 487.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.246} {0.032} {3.673} {3.592} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.328} {0.000} {0.176} {} {4.002} {3.921} {} {1} {(582.00, 490.50) (577.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.176} {0.059} {4.004} {3.923} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.836} {} {4.615} {4.534} {} {8} {(541.20, 367.50) (536.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.018} {0.000} {0.837} {0.350} {4.633} {4.552} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.315} {} {4.855} {4.774} {} {1} {(584.40, 691.50) (591.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.315} {0.024} {4.856} {4.775} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.081} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.081} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.502} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.306} {0.000} {1.239} {5.567} {0.727} {0.808} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.735}
    {-} {Setup} {0.900}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.786}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.863}
    {=} {Slack Time} {-0.077}
  END_SLK_CLC
  SLK -0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.077} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.077} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.344} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.754} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.604} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.610} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.763} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.354} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.363} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.123} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.761} {0.568} {3.216} {3.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.350} {} {3.505} {3.428} {} {1} {(666.00, 571.50) (668.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.350} {0.047} {3.506} {3.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.282} {} {3.700} {3.623} {} {1} {(615.60, 547.50) (608.40, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.282} {0.044} {3.701} {3.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.154} {} {3.963} {3.886} {} {1} {(606.00, 448.50) (613.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.154} {0.049} {3.965} {3.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.882} {} {4.604} {4.527} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.028} {0.000} {0.882} {0.371} {4.631} {4.554} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.330} {} {4.862} {4.785} {} {1} {(694.80, 691.50) (702.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.330} {0.025} {4.863} {4.786} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.077} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.077} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.498} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.314} {0.000} {1.239} {5.567} {0.735} {0.812} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.738}
    {-} {Setup} {0.898}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.790}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.867}
    {=} {Slack Time} {-0.077}
  END_SLK_CLC
  SLK -0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.077} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.077} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.344} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.754} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.605} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.610} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.763} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.354} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.363} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.123} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.761} {0.568} {3.216} {3.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.350} {} {3.505} {3.428} {} {1} {(666.00, 571.50) (668.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.350} {0.047} {3.506} {3.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.282} {} {3.700} {3.623} {} {1} {(615.60, 547.50) (608.40, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.282} {0.044} {3.701} {3.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.154} {} {3.963} {3.886} {} {1} {(606.00, 448.50) (613.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.154} {0.049} {3.965} {3.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.882} {} {4.604} {4.527} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.023} {0.000} {0.882} {0.371} {4.627} {4.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135} {A} {v} {Y} {^} {} {OAI21X1} {0.239} {0.000} {0.336} {} {4.866} {4.789} {} {1} {(702.00, 571.50) (709.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.001} {0.000} {0.336} {0.029} {4.867} {4.790} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.077} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.077} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.498} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.317} {0.000} {1.239} {5.567} {0.738} {0.815} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.732}
    {-} {Setup} {0.900}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.782}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.858}
    {=} {Slack Time} {-0.077}
  END_SLK_CLC
  SLK -0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.077} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.077} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.344} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.755} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.605} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.610} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.764} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.355} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.364} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.123} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.761} {0.568} {3.216} {3.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.350} {} {3.505} {3.428} {} {1} {(666.00, 571.50) (668.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.350} {0.047} {3.506} {3.430} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.282} {} {3.700} {3.623} {} {1} {(615.60, 547.50) (608.40, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.282} {0.044} {3.701} {3.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.154} {} {3.963} {3.887} {} {1} {(606.00, 448.50) (613.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.154} {0.049} {3.965} {3.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.882} {} {4.604} {4.527} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.028} {0.000} {0.882} {0.371} {4.632} {4.555} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U60} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.326} {} {4.858} {4.781} {} {1} {(632.40, 691.50) (639.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.001} {0.000} {0.326} {0.023} {4.858} {4.782} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.077} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.077} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.498} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.311} {0.000} {1.239} {5.567} {0.732} {0.809} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.735}
    {-} {Setup} {0.900}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.785}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.861}
    {=} {Slack Time} {-0.075}
  END_SLK_CLC
  SLK -0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.075} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.075} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.346} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.756} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.606} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.765} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.767} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.356} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.365} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.124} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.761} {0.568} {3.216} {3.141} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.350} {} {3.505} {3.429} {} {1} {(666.00, 571.50) (668.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.350} {0.047} {3.506} {3.431} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.282} {} {3.700} {3.625} {} {1} {(615.60, 547.50) (608.40, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.282} {0.044} {3.701} {3.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.154} {} {3.963} {3.888} {} {1} {(606.00, 448.50) (613.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.154} {0.049} {3.965} {3.889} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.882} {} {4.604} {4.528} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.028} {0.000} {0.882} {0.371} {4.632} {4.556} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.328} {} {4.860} {4.784} {} {1} {(618.00, 670.50) (610.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.001} {0.000} {0.328} {0.024} {4.861} {4.785} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.075} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.075} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.497} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.314} {0.000} {1.239} {5.567} {0.735} {0.810} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.802}
    {-} {Setup} {0.930}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.822}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.894}
    {=} {Slack Time} {-0.072}
  END_SLK_CLC
  SLK -0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.072} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.072} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.349} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.759} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.609} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.768} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.770} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.359} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.368} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.127} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.023} {0.000} {0.761} {0.568} {3.222} {3.150} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.354} {} {3.515} {3.443} {} {1} {(514.80, 670.50) (517.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.354} {0.049} {3.517} {3.444} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.327} {} {3.746} {3.674} {} {1} {(438.00, 667.50) (445.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.327} {0.065} {3.748} {3.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.157} {} {4.022} {3.949} {} {1} {(440.40, 448.50) (433.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.157} {0.051} {4.023} {3.951} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.634} {0.000} {0.869} {} {4.657} {4.584} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.012} {0.000} {0.869} {0.366} {4.669} {4.597} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.323} {} {4.893} {4.821} {} {1} {(387.60, 511.50) (380.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.001} {0.000} {0.323} {0.023} {4.894} {4.822} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.072} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.072} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.494} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.381} {0.000} {1.291} {5.567} {0.802} {0.875} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.833}
    {-} {Setup} {0.932}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.851}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.897}
    {=} {Slack Time} {-0.046}
  END_SLK_CLC
  SLK -0.046
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.046} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.046} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.375} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.786} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.636} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.641} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.794} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.796} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.385} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.394} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.154} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.023} {0.000} {0.761} {0.568} {3.222} {3.176} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.354} {} {3.515} {3.469} {} {1} {(514.80, 670.50) (517.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.354} {0.049} {3.517} {3.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.327} {} {3.746} {3.700} {} {1} {(438.00, 667.50) (445.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.327} {0.065} {3.748} {3.702} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.157} {} {4.022} {3.976} {} {1} {(440.40, 448.50) (433.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.157} {0.051} {4.023} {3.977} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.634} {0.000} {0.869} {} {4.657} {4.611} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.007} {0.000} {0.869} {0.366} {4.664} {4.618} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.329} {} {4.897} {4.851} {} {1} {(370.80, 370.50) (378.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.001} {0.000} {0.329} {0.027} {4.897} {4.851} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.046} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.046} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.467} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.412} {0.000} {1.295} {5.567} {0.833} {0.879} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.772}
    {-} {Setup} {0.928}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.794}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.837}
    {=} {Slack Time} {-0.043}
  END_SLK_CLC
  SLK -0.043
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.043} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.043} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.378} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.788} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.638} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.797} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.799} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.388} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.397} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.157} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.028} {0.000} {0.761} {0.568} {3.227} {3.184} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {3.500} {3.456} {} {1} {(466.80, 511.50) (464.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.039} {3.501} {3.458} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.250} {} {3.675} {3.631} {} {1} {(440.40, 514.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.250} {0.034} {3.675} {3.632} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.332} {0.000} {0.180} {} {4.007} {3.964} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.180} {0.060} {4.010} {3.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.812} {} {4.604} {4.561} {} {8} {(428.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.015} {0.000} {0.812} {0.337} {4.619} {4.576} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.307} {} {4.836} {4.793} {} {1} {(394.80, 610.50) (387.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.001} {0.000} {0.307} {0.023} {4.837} {4.794} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.043} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.043} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.464} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.351} {0.000} {1.283} {5.567} {0.772} {0.816} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.736}
    {-} {Setup} {0.901}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.785}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.825}
    {=} {Slack Time} {-0.040}
  END_SLK_CLC
  SLK -0.040
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.040} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.040} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.381} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.791} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.641} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.647} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.800} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.802} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.391} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.400} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.160} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.169} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.270} {0.000} {0.336} {} {3.479} {3.438} {} {1} {(805.20, 631.50) (807.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.336} {0.038} {3.479} {3.439} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.299} {} {3.684} {3.644} {} {1} {(802.80, 607.50) (810.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.299} {0.052} {3.686} {3.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.158} {} {3.954} {3.914} {} {1} {(810.00, 448.50) (817.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.158} {0.051} {3.956} {3.916} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.857} {} {4.583} {4.543} {} {8} {(800.40, 367.50) (805.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.018} {0.000} {0.857} {0.360} {4.601} {4.561} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U62} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.319} {} {4.824} {4.784} {} {1} {(723.60, 691.50) (730.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.001} {0.000} {0.319} {0.023} {4.825} {4.785} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.040} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.040} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.461} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.315} {0.000} {1.239} {5.567} {0.736} {0.777} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.740}
    {-} {Setup} {0.901}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.789}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.828}
    {=} {Slack Time} {-0.039}
  END_SLK_CLC
  SLK -0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.039} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.383} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.793} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.643} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.802} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.804} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.393} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.402} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.161} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.170} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.270} {0.000} {0.336} {} {3.479} {3.440} {} {1} {(805.20, 631.50) (807.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.336} {0.038} {3.479} {3.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.299} {} {3.684} {3.646} {} {1} {(802.80, 607.50) (810.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.299} {0.052} {3.686} {3.647} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.158} {} {3.954} {3.916} {} {1} {(810.00, 448.50) (817.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.158} {0.051} {3.956} {3.917} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.857} {} {4.583} {4.544} {} {8} {(800.40, 367.50) (805.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.017} {0.000} {0.857} {0.360} {4.600} {4.561} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.323} {} {4.827} {4.789} {} {1} {(728.40, 631.50) (735.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.001} {0.000} {0.323} {0.025} {4.828} {4.789} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.039} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.460} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.319} {0.000} {1.239} {5.567} {0.740} {0.779} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.777}
    {-} {Setup} {0.929}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.798}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.837}
    {=} {Slack Time} {-0.038}
  END_SLK_CLC
  SLK -0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.038} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.038} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.383} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.793} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.643} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.802} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.804} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.393} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.402} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.161} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.028} {0.000} {0.761} {0.568} {3.227} {3.189} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {3.500} {3.461} {} {1} {(466.80, 511.50) (464.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.039} {3.501} {3.462} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.250} {} {3.675} {3.636} {} {1} {(440.40, 514.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.250} {0.034} {3.675} {3.637} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.332} {0.000} {0.180} {} {4.007} {3.969} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.180} {0.060} {4.010} {3.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.812} {} {4.604} {4.565} {} {8} {(428.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.015} {0.000} {0.812} {0.337} {4.619} {4.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19} {A} {v} {Y} {^} {} {OAI21X1} {0.217} {0.000} {0.307} {} {4.836} {4.798} {} {1} {(428.40, 610.50) (435.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.001} {0.000} {0.307} {0.022} {4.837} {4.798} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.038} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.038} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.460} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.356} {0.000} {1.284} {5.567} {0.777} {0.816} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.777}
    {-} {Setup} {0.929}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.798}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.835}
    {=} {Slack Time} {-0.036}
  END_SLK_CLC
  SLK -0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.036} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.036} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.385} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.795} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.645} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.804} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.395} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.164} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.028} {0.000} {0.761} {0.568} {3.227} {3.191} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {3.500} {3.463} {} {1} {(466.80, 511.50) (464.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.039} {3.501} {3.465} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.250} {} {3.675} {3.638} {} {1} {(440.40, 514.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.250} {0.034} {3.675} {3.639} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.332} {0.000} {0.180} {} {4.007} {3.971} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.180} {0.060} {4.010} {3.973} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.812} {} {4.604} {4.567} {} {8} {(428.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.013} {0.000} {0.812} {0.337} {4.617} {4.581} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.217} {0.000} {0.307} {} {4.834} {4.798} {} {1} {(433.20, 571.50) (440.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.307} {0.022} {4.835} {4.798} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.036} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.036} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.457} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.356} {0.000} {1.284} {5.567} {0.777} {0.813} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.741}
    {-} {Setup} {0.901}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.790}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.827}
    {=} {Slack Time} {-0.036}
  END_SLK_CLC
  SLK -0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.036} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.036} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.385} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.795} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.645} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.804} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.395} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.164} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.173} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.270} {0.000} {0.336} {} {3.479} {3.443} {} {1} {(805.20, 631.50) (807.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.336} {0.038} {3.479} {3.443} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.299} {} {3.684} {3.648} {} {1} {(802.80, 607.50) (810.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.299} {0.052} {3.686} {3.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.158} {} {3.954} {3.918} {} {1} {(810.00, 448.50) (817.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.158} {0.051} {3.956} {3.920} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.857} {} {4.583} {4.547} {} {8} {(800.40, 367.50) (805.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.015} {0.000} {0.857} {0.360} {4.598} {4.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.323} {} {4.826} {4.790} {} {1} {(716.40, 550.50) (709.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.001} {0.000} {0.323} {0.025} {4.827} {4.790} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.036} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.036} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.457} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.320} {0.000} {1.239} {5.567} {0.741} {0.777} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.834}
    {-} {Setup} {0.336}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.448}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.483}
    {=} {Slack Time} {-0.035}
  END_SLK_CLC
  SLK -0.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.035} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.035} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.386} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.412} {0.000} {1.247} {5.567} {0.834} {0.798} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.109} {0.000} {0.834} {} {1.942} {1.907} {} {2} {(1122.00, 748.50) (1146.00, 760.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.001} {0.000} {0.834} {0.303} {1.943} {1.908} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.369} {0.000} {0.320} {} {2.312} {2.276} {} {1} {(1136.40, 793.50) (1138.80, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN4_wenable_fifo} {} {0.001} {0.000} {0.320} {0.038} {2.313} {2.277} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC4_wenable_fifo} {A} {v} {Y} {v} {} {BUFX4} {0.494} {0.000} {0.427} {} {2.807} {2.772} {} {11} {(1141.20, 727.50) (1136.40, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.007} {0.000} {0.428} {0.610} {2.814} {2.778} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.356} {0.000} {0.328} {} {3.169} {3.134} {} {2} {(1117.20, 811.50) (1119.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.003} {0.000} {0.328} {0.095} {3.173} {3.137} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.329} {0.000} {0.334} {} {3.502} {3.467} {} {2} {(1119.60, 874.50) (1117.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.000} {0.000} {0.334} {0.092} {3.503} {3.467} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.243} {0.000} {0.224} {} {3.745} {3.710} {} {1} {(1122.00, 904.50) (1124.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.002} {0.000} {0.224} {0.060} {3.747} {3.712} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.501} {0.000} {0.643} {} {4.248} {4.212} {} {5} {(1134.00, 931.50) (1143.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.006} {0.000} {0.643} {0.234} {4.254} {4.218} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.377} {0.000} {0.272} {} {4.631} {4.596} {} {2} {(1078.80, 970.50) (1071.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.272} {0.096} {4.634} {4.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.393} {0.000} {0.420} {} {5.027} {4.992} {} {2} {(1081.20, 970.50) (1088.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.002} {0.000} {0.420} {0.144} {5.029} {4.994} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {^} {Y} {^} {} {XOR2X1} {0.233} {0.000} {0.163} {} {5.262} {5.227} {} {1} {(1078.80, 931.50) (1071.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n21} {} {0.002} {0.000} {0.163} {0.037} {5.264} {5.228} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.107} {0.000} {0.122} {} {5.371} {5.335} {} {1} {(1081.20, 877.50) (1078.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n19} {} {0.001} {0.000} {0.122} {0.038} {5.372} {5.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.110} {0.000} {0.123} {} {5.482} {5.446} {} {1} {(1078.80, 814.50) (1076.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.001} {0.000} {0.123} {0.032} {5.483} {5.448} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.035} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.035} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.457} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.412} {0.000} {1.247} {5.567} {0.834} {0.869} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.797}
    {-} {Setup} {0.931}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.817}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.850}
    {=} {Slack Time} {-0.033}
  END_SLK_CLC
  SLK -0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.033} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.033} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.388} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.799} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.649} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.654} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.808} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.399} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.408} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.167} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.028} {0.000} {0.761} {0.568} {3.227} {3.195} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {3.500} {3.467} {} {1} {(466.80, 511.50) (464.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.039} {3.501} {3.468} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.250} {} {3.675} {3.642} {} {1} {(440.40, 514.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.250} {0.034} {3.675} {3.642} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.332} {0.000} {0.180} {} {4.007} {3.974} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.180} {0.060} {4.010} {3.977} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.812} {} {4.604} {4.571} {} {8} {(428.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.015} {0.000} {0.812} {0.337} {4.618} {4.585} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.317} {} {4.849} {4.816} {} {1} {(402.00, 550.50) (394.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.317} {0.028} {4.850} {4.817} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.033} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.033} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.454} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.376} {0.000} {1.290} {5.567} {0.797} {0.830} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.783}
    {-} {Setup} {0.930}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.803}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.836}
    {=} {Slack Time} {-0.033}
  END_SLK_CLC
  SLK -0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.033} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.033} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.389} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.799} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.649} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.655} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.808} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.399} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.408} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.167} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.028} {0.000} {0.761} {0.568} {3.227} {3.195} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {3.500} {3.467} {} {1} {(466.80, 511.50) (464.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.039} {3.501} {3.468} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.250} {} {3.675} {3.642} {} {1} {(440.40, 514.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.250} {0.034} {3.675} {3.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.332} {0.000} {0.180} {} {4.007} {3.975} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.180} {0.060} {4.010} {3.977} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.812} {} {4.604} {4.571} {} {8} {(428.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.015} {0.000} {0.812} {0.337} {4.619} {4.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126} {A} {v} {Y} {^} {} {OAI21X1} {0.216} {0.000} {0.306} {} {4.835} {4.802} {} {1} {(378.00, 550.50) (370.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.000} {0.000} {0.306} {0.022} {4.836} {4.803} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.033} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.033} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.454} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.362} {0.000} {1.286} {5.567} {0.783} {0.816} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.742}
    {-} {Setup} {0.902}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.791}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.817}
    {=} {Slack Time} {-0.026}
  END_SLK_CLC
  SLK -0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.026} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.026} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.395} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.806} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.656} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.814} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.405} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.414} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.174} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.183} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.270} {0.000} {0.336} {} {3.479} {3.453} {} {1} {(805.20, 631.50) (807.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.336} {0.038} {3.479} {3.453} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.299} {} {3.684} {3.658} {} {1} {(802.80, 607.50) (810.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.299} {0.052} {3.686} {3.660} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.158} {} {3.954} {3.928} {} {1} {(810.00, 448.50) (817.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.158} {0.051} {3.956} {3.930} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.857} {} {4.583} {4.557} {} {8} {(800.40, 367.50) (805.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.012} {0.000} {0.857} {0.360} {4.595} {4.569} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.318} {} {4.816} {4.790} {} {1} {(764.40, 550.50) (771.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.000} {0.000} {0.318} {0.022} {4.817} {4.791} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.026} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.026} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.447} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.321} {0.000} {1.239} {5.567} {0.742} {0.768} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.789}
    {-} {Setup} {0.905}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.833}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.857}
    {=} {Slack Time} {-0.024}
  END_SLK_CLC
  SLK -0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.024} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.024} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.398} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.808} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.658} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.664} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.817} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.819} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.408} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.417} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.176} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.185} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.299} {0.000} {0.359} {} {3.508} {3.484} {} {1} {(882.00, 670.50) (879.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.359} {0.052} {3.510} {3.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.275} {} {3.699} {3.676} {} {1} {(898.80, 574.50) (906.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.275} {0.041} {3.700} {3.677} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.166} {} {3.970} {3.946} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.166} {0.054} {3.971} {3.948} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.886} {} {4.621} {4.598} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.016} {0.000} {0.885} {0.375} {4.637} {4.614} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.321} {} {4.857} {4.833} {} {1} {(860.40, 730.50) (867.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.000} {0.000} {0.321} {0.019} {4.857} {4.833} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.024} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.024} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.445} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.368} {0.000} {1.246} {5.567} {0.789} {0.813} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.860}
    {-} {Setup} {0.935}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.875}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.894}
    {=} {Slack Time} {-0.019}
  END_SLK_CLC
  SLK -0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.019} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.019} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.402} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.812} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.663} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.668} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.821} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.823} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.412} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.421} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.181} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.023} {0.000} {0.761} {0.568} {3.222} {3.203} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.354} {} {3.515} {3.496} {} {1} {(514.80, 670.50) (517.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.354} {0.049} {3.517} {3.498} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.327} {} {3.746} {3.727} {} {1} {(438.00, 667.50) (445.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.327} {0.065} {3.748} {3.729} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.157} {} {4.022} {4.002} {} {1} {(440.40, 448.50) (433.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.157} {0.051} {4.023} {4.004} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.634} {0.000} {0.869} {} {4.657} {4.638} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.008} {0.000} {0.869} {0.366} {4.665} {4.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.326} {} {4.893} {4.874} {} {1} {(478.80, 391.50) (486.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.001} {0.000} {0.326} {0.024} {4.894} {4.875} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.019} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.019} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.440} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.438} {0.000} {1.299} {5.567} {0.860} {0.879} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.860}
    {-} {Setup} {0.935}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.875}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.894}
    {=} {Slack Time} {-0.019}
  END_SLK_CLC
  SLK -0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.019} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.019} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.402} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.813} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.663} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.669} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.822} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.824} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.413} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.422} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.181} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.023} {0.000} {0.761} {0.568} {3.222} {3.204} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.354} {} {3.515} {3.496} {} {1} {(514.80, 670.50) (517.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.354} {0.049} {3.517} {3.498} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.230} {0.000} {0.327} {} {3.746} {3.728} {} {1} {(438.00, 667.50) (445.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.002} {0.000} {0.327} {0.065} {3.748} {3.729} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.273} {0.000} {0.157} {} {4.022} {4.003} {} {1} {(440.40, 448.50) (433.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.157} {0.051} {4.023} {4.005} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.634} {0.000} {0.869} {} {4.657} {4.638} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.008} {0.000} {0.869} {0.366} {4.664} {4.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U4} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.326} {} {4.893} {4.874} {} {1} {(478.80, 370.50) (486.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.001} {0.000} {0.326} {0.025} {4.894} {4.875} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.019} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.019} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.440} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.438} {0.000} {1.299} {5.567} {0.860} {0.878} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.803}
    {-} {Setup} {0.904}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.848}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.866}
    {=} {Slack Time} {-0.017}
  END_SLK_CLC
  SLK -0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.017} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.017} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.404} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.814} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.664} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.670} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.823} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.825} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.414} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.423} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.182} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.192} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.299} {0.000} {0.359} {} {3.508} {3.491} {} {1} {(882.00, 670.50) (879.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.359} {0.052} {3.510} {3.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.275} {} {3.699} {3.682} {} {1} {(898.80, 574.50) (906.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.275} {0.041} {3.700} {3.683} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.166} {} {3.970} {3.953} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.166} {0.054} {3.971} {3.954} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.886} {} {4.621} {4.604} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.015} {0.000} {0.885} {0.375} {4.637} {4.619} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U64} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.329} {} {4.865} {4.848} {} {1} {(906.00, 691.50) (913.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.001} {0.000} {0.329} {0.024} {4.866} {4.848} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.017} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.017} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.439} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.381} {0.000} {1.247} {5.567} {0.803} {0.820} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.834}
    {-} {Setup} {0.902}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.882}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.895}
    {=} {Slack Time} {-0.013}
  END_SLK_CLC
  SLK -0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.013} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.013} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.409} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.819} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.669} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.828} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.830} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.419} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.428} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.187} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.007} {0.000} {0.761} {0.568} {3.207} {3.194} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {3.494} {3.481} {} {1} {(990.00, 610.50) (992.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.349} {0.046} {3.495} {3.483} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.315} {} {3.714} {3.702} {} {1} {(1052.40, 607.50) (1059.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.315} {0.059} {3.716} {3.703} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.134} {} {3.968} {3.956} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.134} {0.041} {3.970} {3.957} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.914} {} {4.635} {4.622} {} {8} {(1069.20, 394.50) (1074.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.023} {0.000} {0.914} {0.388} {4.658} {4.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.340} {} {4.894} {4.882} {} {1} {(1030.80, 610.50) (1023.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.001} {0.000} {0.340} {0.026} {4.895} {4.882} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.013} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.013} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.434} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.412} {0.000} {1.247} {5.567} {0.834} {0.846} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.835}
    {-} {Setup} {0.903}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.881}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.884}
    {=} {Slack Time} {-0.003}
  END_SLK_CLC
  SLK -0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.003} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.003} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.418} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.829} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.679} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.685} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.838} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.429} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.197} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.007} {0.000} {0.761} {0.568} {3.207} {3.204} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {3.494} {3.491} {} {1} {(990.00, 610.50) (992.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.349} {0.046} {3.495} {3.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.315} {} {3.714} {3.712} {} {1} {(1052.40, 607.50) (1059.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.315} {0.059} {3.716} {3.713} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.134} {} {3.968} {3.966} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.134} {0.041} {3.970} {3.967} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.914} {} {4.635} {4.632} {} {8} {(1069.20, 394.50) (1074.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.021} {0.000} {0.914} {0.388} {4.656} {4.653} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.333} {} {4.884} {4.881} {} {1} {(1119.60, 610.50) (1126.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.000} {0.000} {0.333} {0.022} {4.884} {4.881} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.003} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.003} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.424} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.413} {0.000} {1.247} {5.567} {0.835} {0.837} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.827}
    {-} {Setup} {0.905}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.872}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.871}
    {=} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.001} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.001} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.422} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.832} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.682} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.841} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.843} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.432} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.201} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.008} {0.000} {0.761} {0.568} {3.207} {3.208} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.351} {} {3.497} {3.498} {} {1} {(999.60, 670.50) (1002.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.351} {0.048} {3.499} {3.500} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.204} {0.000} {0.296} {} {3.703} {3.704} {} {1} {(1050.00, 634.50) (1057.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.050} {3.705} {3.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.284} {0.000} {0.179} {} {3.988} {3.989} {} {1} {(1057.20, 508.50) (1064.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.179} {0.060} {3.990} {3.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.636} {0.000} {0.870} {} {4.625} {4.626} {} {8} {(1047.60, 367.50) (1042.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.018} {0.000} {0.870} {0.367} {4.643} {4.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.325} {} {4.870} {4.871} {} {1} {(1021.20, 691.50) (1028.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.001} {0.000} {0.325} {0.024} {4.871} {4.872} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.001} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.001} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.420} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.405} {0.000} {1.247} {5.567} {0.827} {0.826} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.834}
    {-} {Setup} {0.905}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.880}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.871}
    {=} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.009} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.009} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.430} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.841} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.691} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.696} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.849} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.851} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.440} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.449} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.209} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.008} {0.000} {0.761} {0.568} {3.207} {3.217} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.351} {} {3.497} {3.506} {} {1} {(999.60, 670.50) (1002.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.351} {0.048} {3.499} {3.508} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.204} {0.000} {0.296} {} {3.703} {3.712} {} {1} {(1050.00, 634.50) (1057.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.050} {3.705} {3.714} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.284} {0.000} {0.179} {} {3.988} {3.997} {} {1} {(1057.20, 508.50) (1064.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.179} {0.060} {3.990} {3.999} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.636} {0.000} {0.870} {} {4.625} {4.635} {} {8} {(1047.60, 367.50) (1042.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.015} {0.000} {0.870} {0.367} {4.640} {4.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.327} {} {4.870} {4.879} {} {1} {(1107.60, 631.50) (1114.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.001} {0.000} {0.327} {0.025} {4.871} {4.880} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.009} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.009} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.412} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.413} {0.000} {1.247} {5.567} {0.834} {0.825} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.834}
    {-} {Setup} {0.906}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.879}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.866}
    {=} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.012} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.012} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.433} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.832} {0.844} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.694} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.700} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.853} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.855} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.444} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.453} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.212} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.008} {0.000} {0.761} {0.568} {3.208} {3.220} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.351} {} {3.497} {3.509} {} {1} {(999.60, 670.50) (1002.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.351} {0.048} {3.499} {3.511} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.204} {0.000} {0.296} {} {3.703} {3.715} {} {1} {(1050.00, 634.50) (1057.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.050} {3.705} {3.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.284} {0.000} {0.179} {} {3.988} {4.000} {} {1} {(1057.20, 508.50) (1064.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.179} {0.060} {3.990} {4.002} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.636} {0.000} {0.870} {} {4.625} {4.638} {} {8} {(1047.60, 367.50) (1042.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.017} {0.000} {0.870} {0.367} {4.642} {4.655} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.322} {} {4.865} {4.878} {} {1} {(1107.60, 691.50) (1114.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.001} {0.000} {0.322} {0.022} {4.866} {4.879} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.012} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.012} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.409} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.413} {0.000} {1.247} {5.567} {0.834} {0.822} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.791}
    {-} {Setup} {0.906}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.835}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.822}
    {=} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.013} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.013} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.434} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.845} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.695} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.700} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.853} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.855} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.444} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.453} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.213} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.222} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.270} {0.000} {0.336} {} {3.479} {3.492} {} {1} {(805.20, 631.50) (807.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.336} {0.038} {3.479} {3.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.299} {} {3.684} {3.697} {} {1} {(802.80, 607.50) (810.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.299} {0.052} {3.686} {3.699} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.158} {} {3.954} {3.967} {} {1} {(810.00, 448.50) (817.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.158} {0.051} {3.956} {3.969} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.857} {} {4.583} {4.596} {} {8} {(800.40, 367.50) (805.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.019} {0.000} {0.857} {0.360} {4.602} {4.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.317} {} {4.822} {4.835} {} {1} {(783.60, 691.50) (790.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.000} {0.000} {0.317} {0.021} {4.822} {4.835} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.013} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.013} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.408} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.370} {0.000} {1.246} {5.567} {0.791} {0.778} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.832}
    {-} {Setup} {0.906}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.876}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.863}
    {=} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.013} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.013} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.435} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.845} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.695} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.701} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.854} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.445} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.454} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.213} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.008} {0.000} {0.761} {0.568} {3.207} {3.221} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.351} {} {3.497} {3.511} {} {1} {(999.60, 670.50) (1002.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.351} {0.048} {3.499} {3.512} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.204} {0.000} {0.296} {} {3.703} {3.717} {} {1} {(1050.00, 634.50) (1057.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.050} {3.705} {3.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.284} {0.000} {0.179} {} {3.988} {4.002} {} {1} {(1057.20, 508.50) (1064.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.179} {0.060} {3.990} {4.003} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.636} {0.000} {0.870} {} {4.625} {4.639} {} {8} {(1047.60, 367.50) (1042.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.019} {0.000} {0.870} {0.367} {4.644} {4.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U66} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.318} {} {4.862} {4.876} {} {1} {(999.60, 730.50) (1006.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.000} {0.000} {0.318} {0.020} {4.863} {4.876} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.013} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.013} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.408} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.411} {0.000} {1.247} {5.567} {0.832} {0.819} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.833}
    {-} {Setup} {0.934}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.849}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.834}
    {=} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.014} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.014} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.435} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.846} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.696} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.702} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.855} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.857} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.446} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.214} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.028} {0.000} {0.761} {0.568} {3.227} {3.242} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {3.500} {3.514} {} {1} {(466.80, 511.50) (464.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.039} {3.501} {3.515} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.250} {} {3.675} {3.689} {} {1} {(440.40, 514.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.250} {0.034} {3.675} {3.690} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.332} {0.000} {0.180} {} {4.007} {4.022} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.180} {0.060} {4.010} {4.024} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.812} {} {4.604} {4.618} {} {8} {(428.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.004} {0.000} {0.812} {0.337} {4.607} {4.622} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.314} {} {4.834} {4.848} {} {1} {(370.80, 391.50) (378.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.001} {0.000} {0.314} {0.027} {4.834} {4.849} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.014} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.014} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.407} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.412} {0.000} {1.295} {5.567} {0.833} {0.819} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.834}
    {-} {Setup} {0.935}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.849}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.832}
    {=} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.017} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.017} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.438} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.848} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.699} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.704} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.857} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.859} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.448} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.457} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.217} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.028} {0.000} {0.761} {0.568} {3.227} {3.244} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {3.500} {3.516} {} {1} {(466.80, 511.50) (464.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.039} {3.501} {3.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.250} {} {3.675} {3.692} {} {1} {(440.40, 514.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.250} {0.034} {3.675} {3.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.332} {0.000} {0.180} {} {4.007} {4.024} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.180} {0.060} {4.010} {4.026} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.812} {} {4.604} {4.621} {} {8} {(428.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.009} {0.000} {0.812} {0.337} {4.612} {4.629} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.309} {} {4.832} {4.849} {} {1} {(435.60, 430.50) (428.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.001} {0.000} {0.309} {0.023} {4.832} {4.849} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.017} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.017} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.404} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.413} {0.000} {1.296} {5.567} {0.834} {0.817} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.881}
    {-} {Setup} {0.936}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.894}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.863}
    {=} {Slack Time} {0.032}
  END_SLK_CLC
  SLK 0.032
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.032} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.032} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.453} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.863} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.713} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.719} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.872} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.874} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.463} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.472} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.232} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.025} {0.000} {0.761} {0.568} {3.225} {3.257} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {3.500} {3.531} {} {1} {(519.60, 490.50) (522.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.340} {0.040} {3.501} {3.533} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.246} {} {3.673} {3.704} {} {1} {(550.80, 487.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.246} {0.032} {3.673} {3.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.328} {0.000} {0.176} {} {4.002} {4.033} {} {1} {(582.00, 490.50) (577.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.176} {0.059} {4.004} {4.036} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.836} {} {4.615} {4.647} {} {8} {(541.20, 367.50) (536.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.016} {0.000} {0.837} {0.350} {4.631} {4.663} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U58} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.322} {} {4.862} {4.894} {} {1} {(512.40, 610.50) (519.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.001} {0.000} {0.322} {0.027} {4.863} {4.894} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.032} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.032} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.389} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.459} {0.000} {1.301} {5.567} {0.881} {0.849} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.855}
    {-} {Setup} {0.937}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.868}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.834}
    {=} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.034} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.034} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.455} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.866} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.716} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.721} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.874} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.876} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.465} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.474} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.234} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.028} {0.000} {0.761} {0.568} {3.227} {3.262} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.338} {} {3.500} {3.534} {} {1} {(466.80, 511.50) (464.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.338} {0.039} {3.501} {3.535} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.250} {} {3.675} {3.709} {} {1} {(440.40, 514.50) (447.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.250} {0.034} {3.675} {3.709} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.332} {0.000} {0.180} {} {4.007} {4.041} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.180} {0.060} {4.010} {4.044} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.812} {} {4.604} {4.638} {} {8} {(428.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.007} {0.000} {0.812} {0.337} {4.611} {4.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.311} {} {4.833} {4.867} {} {1} {(478.80, 430.50) (486.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.001} {0.000} {0.311} {0.025} {4.834} {4.868} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.034} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.034} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.387} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.434} {0.000} {1.299} {5.567} {0.855} {0.821} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.882}
    {-} {Setup} {0.937}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.895}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.857}
    {=} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.038} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.038} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.459} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.870} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.720} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.726} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.879} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.881} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.470} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.238} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.025} {0.000} {0.761} {0.568} {3.225} {3.263} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {3.500} {3.538} {} {1} {(519.60, 490.50) (522.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.340} {0.040} {3.501} {3.539} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.246} {} {3.673} {3.711} {} {1} {(550.80, 487.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.246} {0.032} {3.673} {3.711} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.328} {0.000} {0.176} {} {4.002} {4.040} {} {1} {(582.00, 490.50) (577.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.176} {0.059} {4.004} {4.042} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.836} {} {4.615} {4.653} {} {8} {(541.20, 367.50) (536.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.013} {0.000} {0.837} {0.350} {4.628} {4.666} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.319} {} {4.856} {4.894} {} {1} {(565.20, 571.50) (572.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.001} {0.000} {0.319} {0.026} {4.857} {4.895} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.038} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.038} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.383} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.461} {0.000} {1.301} {5.567} {0.882} {0.843} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.877}
    {-} {Setup} {0.938}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.890}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.846}
    {=} {Slack Time} {0.044}
  END_SLK_CLC
  SLK 0.044
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.044} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.044} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.465} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.875} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.725} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.731} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.884} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.886} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.475} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.484} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.243} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.025} {0.000} {0.761} {0.568} {3.225} {3.269} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {3.500} {3.543} {} {1} {(519.60, 490.50) (522.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.340} {0.040} {3.501} {3.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.246} {} {3.673} {3.716} {} {1} {(550.80, 487.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.246} {0.032} {3.673} {3.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.328} {0.000} {0.176} {} {4.002} {4.045} {} {1} {(582.00, 490.50) (577.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.176} {0.059} {4.004} {4.047} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.836} {} {4.615} {4.658} {} {8} {(541.20, 367.50) (536.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.011} {0.000} {0.837} {0.350} {4.626} {4.669} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U6} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.313} {} {4.846} {4.889} {} {1} {(543.60, 451.50) (536.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.313} {0.022} {4.846} {4.890} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.044} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.044} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.378} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.456} {0.000} {1.301} {5.567} {0.877} {0.834} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.877}
    {-} {Setup} {0.937}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.890}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.845}
    {=} {Slack Time} {0.045}
  END_SLK_CLC
  SLK 0.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.045} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.045} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.466} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.877} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.727} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.732} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.886} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.477} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.245} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.025} {0.000} {0.761} {0.568} {3.225} {3.270} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {3.500} {3.545} {} {1} {(519.60, 490.50) (522.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.340} {0.040} {3.501} {3.546} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.246} {} {3.673} {3.718} {} {1} {(550.80, 487.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.246} {0.032} {3.673} {3.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.328} {0.000} {0.176} {} {4.002} {4.047} {} {1} {(582.00, 490.50) (577.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.176} {0.059} {4.004} {4.049} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.836} {} {4.615} {4.660} {} {8} {(541.20, 367.50) (536.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.006} {0.000} {0.836} {0.350} {4.621} {4.666} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.316} {} {4.844} {4.889} {} {1} {(531.60, 391.50) (524.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.316} {0.024} {4.845} {4.890} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.045} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.045} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.376} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.456} {0.000} {1.301} {5.567} {0.877} {0.832} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.894}
    {-} {Setup} {0.939}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.906}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.845}
    {=} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.060} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.060} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.482} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.892} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.742} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.748} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.901} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.903} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.492} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.501} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.260} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.025} {0.000} {0.761} {0.568} {3.225} {3.286} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {3.500} {3.560} {} {1} {(519.60, 490.50) (522.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.340} {0.040} {3.501} {3.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.246} {} {3.673} {3.733} {} {1} {(550.80, 487.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.246} {0.032} {3.673} {3.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.328} {0.000} {0.176} {} {4.002} {4.062} {} {1} {(582.00, 490.50) (577.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.176} {0.059} {4.004} {4.064} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.836} {} {4.615} {4.675} {} {8} {(541.20, 367.50) (536.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.010} {0.000} {0.837} {0.350} {4.625} {4.686} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.313} {} {4.844} {4.905} {} {1} {(555.60, 430.50) (562.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.313} {0.022} {4.845} {4.906} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.060} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.060} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.361} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.473} {0.000} {1.302} {5.567} {0.894} {0.834} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.897}
    {-} {Setup} {0.938}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.908}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.843}
    {=} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.065} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.065} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.487} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.897} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.747} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.753} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.906} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.908} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.497} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.506} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.265} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.025} {0.000} {0.761} {0.568} {3.225} {3.291} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.340} {} {3.500} {3.565} {} {1} {(519.60, 490.50) (522.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.340} {0.040} {3.501} {3.566} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.246} {} {3.673} {3.738} {} {1} {(550.80, 487.50) (558.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.246} {0.032} {3.673} {3.739} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.328} {0.000} {0.176} {} {4.002} {4.067} {} {1} {(582.00, 490.50) (577.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.176} {0.059} {4.004} {4.069} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.611} {0.000} {0.836} {} {4.615} {4.680} {} {8} {(541.20, 367.50) (536.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.007} {0.000} {0.836} {0.350} {4.622} {4.687} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.314} {} {4.842} {4.907} {} {1} {(550.80, 391.50) (558.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.001} {0.000} {0.314} {0.023} {4.843} {4.908} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.065} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.065} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.356} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.475} {0.000} {1.303} {5.567} {0.897} {0.831} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.945}
    {-} {Setup} {0.937}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.958}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.859}
    {=} {Slack Time} {0.098}
  END_SLK_CLC
  SLK 0.098
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.098} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.098} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.520} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.930} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.780} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.786} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.939} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.941} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.530} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.539} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.298} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.307} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.299} {0.000} {0.359} {} {3.508} {3.606} {} {1} {(882.00, 670.50) (879.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.359} {0.052} {3.510} {3.608} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.275} {} {3.699} {3.798} {} {1} {(898.80, 574.50) (906.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.275} {0.041} {3.700} {3.799} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.166} {} {3.970} {4.069} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.166} {0.054} {3.971} {4.070} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.886} {} {4.621} {4.720} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.005} {0.000} {0.886} {0.375} {4.627} {4.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.331} {} {4.858} {4.957} {} {1} {(850.80, 391.50) (843.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.001} {0.000} {0.331} {0.025} {4.859} {4.958} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.098} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.098} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.323} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.524} {0.000} {1.306} {5.567} {0.945} {0.846} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.970}
    {-} {Setup} {0.937}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.982}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.882}
    {=} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.100} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.100} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.521} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.932} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.782} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.787} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.941} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.943} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.532} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.300} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.007} {0.000} {0.761} {0.568} {3.207} {3.307} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {3.494} {3.594} {} {1} {(990.00, 610.50) (992.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.349} {0.046} {3.495} {3.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.315} {} {3.714} {3.815} {} {1} {(1052.40, 607.50) (1059.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.315} {0.059} {3.716} {3.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.134} {} {3.968} {4.068} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.134} {0.041} {3.970} {4.070} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.914} {} {4.635} {4.735} {} {8} {(1069.20, 394.50) (1074.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.024} {0.000} {0.914} {0.388} {4.659} {4.759} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U68} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.329} {} {4.882} {4.982} {} {1} {(949.20, 571.50) (956.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.000} {0.000} {0.329} {0.020} {4.882} {4.982} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.100} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.100} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.321} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.549} {0.000} {1.306} {5.567} {0.970} {0.870} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.925}
    {-} {Setup} {0.938}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.937}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.837}
    {=} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.100} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.100} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.522} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.932} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.782} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.788} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.941} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.943} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.532} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.300} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.761} {0.568} {3.216} {3.316} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.350} {} {3.505} {3.605} {} {1} {(666.00, 571.50) (668.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.350} {0.047} {3.506} {3.607} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.282} {} {3.700} {3.800} {} {1} {(615.60, 547.50) (608.40, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.282} {0.044} {3.701} {3.802} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.154} {} {3.963} {4.064} {} {1} {(606.00, 448.50) (613.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.154} {0.049} {3.965} {4.065} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.882} {} {4.604} {4.704} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.005} {0.000} {0.882} {0.371} {4.609} {4.709} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.327} {} {4.836} {4.937} {} {1} {(608.40, 430.50) (615.60, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.327} {0.023} {4.837} {4.937} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.100} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.100} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.321} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.503} {0.000} {1.305} {5.567} {0.925} {0.824} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.957}
    {-} {Setup} {0.936}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.971}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.866}
    {=} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.105} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.105} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.527} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.832} {0.937} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.787} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.793} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.946} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.948} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.537} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.546} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.305} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.314} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.299} {0.000} {0.359} {} {3.508} {3.613} {} {1} {(882.00, 670.50) (879.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.359} {0.052} {3.510} {3.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.275} {} {3.699} {3.805} {} {1} {(898.80, 574.50) (906.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.275} {0.041} {3.700} {3.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.166} {} {3.970} {4.076} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.166} {0.054} {3.971} {4.077} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.886} {} {4.621} {4.727} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.006} {0.000} {0.886} {0.375} {4.627} {4.732} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U47} {A} {v} {Y} {^} {} {OAI21X1} {0.238} {0.000} {0.336} {} {4.865} {4.970} {} {1} {(906.00, 391.50) (913.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.001} {0.000} {0.336} {0.028} {4.866} {4.971} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.105} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.105} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.316} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.536} {0.000} {1.306} {5.567} {0.957} {0.852} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.980}
    {-} {Setup} {0.935}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.995}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.889}
    {=} {Slack Time} {0.106}
  END_SLK_CLC
  SLK 0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.106} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.106} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.527} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.832} {0.938} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.788} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.793} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.947} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.949} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.538} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.547} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.306} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.007} {0.000} {0.761} {0.568} {3.207} {3.313} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {3.494} {3.600} {} {1} {(990.00, 610.50) (992.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.349} {0.046} {3.495} {3.601} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.315} {} {3.714} {3.821} {} {1} {(1052.40, 607.50) (1059.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.315} {0.059} {3.716} {3.822} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.134} {} {3.968} {4.074} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.134} {0.041} {3.970} {4.076} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.914} {} {4.635} {4.741} {} {8} {(1069.20, 394.50) (1074.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.019} {0.000} {0.914} {0.388} {4.654} {4.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.338} {} {4.888} {4.994} {} {1} {(1134.00, 550.50) (1141.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.001} {0.000} {0.338} {0.025} {4.889} {4.995} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.106} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.106} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.315} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.559} {0.000} {1.306} {5.567} {0.980} {0.874} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.947}
    {-} {Setup} {0.938}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.959}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.852}
    {=} {Slack Time} {0.106}
  END_SLK_CLC
  SLK 0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.106} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.106} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.528} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.938} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.788} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.794} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.947} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.949} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.538} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.547} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.306} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.299} {0.000} {0.359} {} {3.508} {3.614} {} {1} {(882.00, 670.50) (879.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.359} {0.052} {3.510} {3.616} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.275} {} {3.699} {3.806} {} {1} {(898.80, 574.50) (906.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.275} {0.041} {3.700} {3.807} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.166} {} {3.970} {4.076} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.166} {0.054} {3.971} {4.078} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.886} {} {4.621} {4.728} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.006} {0.000} {0.886} {0.375} {4.627} {4.733} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U12} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.326} {} {4.852} {4.958} {} {1} {(886.80, 370.50) (879.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.326} {0.022} {4.852} {4.959} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.106} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.106} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.315} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.526} {0.000} {1.306} {5.567} {0.947} {0.841} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.969}
    {-} {Setup} {0.935}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.984}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.877}
    {=} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.108} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.108} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.529} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.939} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.789} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.795} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.948} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.950} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.539} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.548} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.307} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.007} {0.000} {0.761} {0.568} {3.207} {3.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {3.494} {3.601} {} {1} {(990.00, 610.50) (992.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.349} {0.046} {3.495} {3.603} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.315} {} {3.714} {3.822} {} {1} {(1052.40, 607.50) (1059.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.315} {0.059} {3.716} {3.823} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.134} {} {3.968} {4.076} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.134} {0.041} {3.970} {4.077} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.914} {} {4.635} {4.743} {} {8} {(1069.20, 394.50) (1074.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.005} {0.000} {0.914} {0.388} {4.640} {4.748} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U16} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.339} {} {4.876} {4.984} {} {1} {(982.80, 370.50) (990.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.001} {0.000} {0.339} {0.025} {4.877} {4.984} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.108} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.108} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.314} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.548} {0.000} {1.306} {5.567} {0.969} {0.862} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.940}
    {-} {Setup} {0.939}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.951}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.842}
    {=} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.109} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.109} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.530} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.832} {0.941} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.791} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.796} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.949} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.951} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.540} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.549} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.309} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.761} {0.568} {3.216} {3.325} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.350} {} {3.505} {3.614} {} {1} {(666.00, 571.50) (668.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.350} {0.047} {3.506} {3.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.282} {} {3.700} {3.809} {} {1} {(615.60, 547.50) (608.40, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.282} {0.044} {3.701} {3.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.154} {} {3.963} {4.072} {} {1} {(606.00, 448.50) (613.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.154} {0.049} {3.965} {4.074} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.882} {} {4.604} {4.713} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.015} {0.000} {0.882} {0.371} {4.619} {4.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.324} {} {4.842} {4.951} {} {1} {(670.80, 391.50) (678.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.000} {0.000} {0.324} {0.021} {4.842} {4.951} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.109} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.109} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.312} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.519} {0.000} {1.306} {5.567} {0.940} {0.831} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.981}
    {-} {Setup} {0.937}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.994}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.883}
    {=} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.111} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.111} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.532} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.943} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.793} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.798} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.951} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.953} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.542} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.311} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.007} {0.000} {0.761} {0.568} {3.207} {3.318} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {3.494} {3.605} {} {1} {(990.00, 610.50) (992.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.349} {0.046} {3.495} {3.606} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.315} {} {3.714} {3.825} {} {1} {(1052.40, 607.50) (1059.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.315} {0.059} {3.716} {3.827} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.134} {} {3.968} {4.079} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.134} {0.041} {3.970} {4.081} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.914} {} {4.635} {4.746} {} {8} {(1069.20, 394.50) (1074.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.021} {0.000} {0.914} {0.388} {4.655} {4.767} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.332} {} {4.882} {4.993} {} {1} {(1112.40, 571.50) (1119.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.001} {0.000} {0.332} {0.021} {4.883} {4.994} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.111} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.111} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.310} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.560} {0.000} {1.306} {5.567} {0.981} {0.870} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.940}
    {-} {Setup} {0.939}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.951}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.839}
    {=} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.112} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.112} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.533} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.832} {0.943} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.793} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.799} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.952} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.954} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.543} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.552} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.311} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.761} {0.568} {3.216} {3.328} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.350} {} {3.505} {3.617} {} {1} {(666.00, 571.50) (668.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.350} {0.047} {3.506} {3.618} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.282} {} {3.700} {3.812} {} {1} {(615.60, 547.50) (608.40, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.282} {0.044} {3.701} {3.813} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.154} {} {3.963} {4.075} {} {1} {(606.00, 448.50) (613.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.154} {0.049} {3.965} {4.076} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.882} {} {4.604} {4.715} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.013} {0.000} {0.882} {0.371} {4.617} {4.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.323} {} {4.839} {4.951} {} {1} {(661.20, 430.50) (668.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.000} {0.000} {0.323} {0.021} {4.839} {4.951} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.112} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.112} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.310} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.518} {0.000} {1.306} {5.567} {0.940} {0.828} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.969}
    {-} {Setup} {0.936}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.983}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.870}
    {=} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.113} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.113} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.534} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.944} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.794} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.800} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.953} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.955} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.544} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.553} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.312} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.007} {0.000} {0.761} {0.568} {3.207} {3.320} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {3.494} {3.606} {} {1} {(990.00, 610.50) (992.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.349} {0.046} {3.495} {3.608} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.315} {} {3.714} {3.827} {} {1} {(1052.40, 607.50) (1059.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.315} {0.059} {3.716} {3.829} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.134} {} {3.968} {4.081} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.134} {0.041} {3.970} {4.082} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.914} {} {4.635} {4.748} {} {8} {(1069.20, 394.50) (1074.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.005} {0.000} {0.914} {0.388} {4.640} {4.753} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U51} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.335} {} {4.870} {4.982} {} {1} {(934.80, 391.50) (942.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.335} {0.023} {4.870} {4.983} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.113} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.113} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.309} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.548} {0.000} {1.306} {5.567} {0.969} {0.856} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.978}
    {-} {Setup} {0.936}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.992}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.877}
    {=} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.115} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.115} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.536} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.832} {0.946} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.797} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.802} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.955} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.957} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.546} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.555} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.315} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.007} {0.000} {0.761} {0.568} {3.207} {3.322} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.349} {} {3.494} {3.609} {} {1} {(990.00, 610.50) (992.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.349} {0.046} {3.495} {3.610} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.219} {0.000} {0.315} {} {3.714} {3.829} {} {1} {(1052.40, 607.50) (1059.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.315} {0.059} {3.716} {3.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.134} {} {3.968} {4.083} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.134} {0.041} {3.970} {4.085} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.914} {} {4.635} {4.750} {} {8} {(1069.20, 394.50) (1074.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.012} {0.000} {0.914} {0.388} {4.647} {4.762} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.334} {} {4.876} {4.991} {} {1} {(1122.00, 430.50) (1129.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.000} {0.000} {0.334} {0.023} {4.877} {4.992} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.115} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.115} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.306} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.557} {0.000} {1.306} {5.567} {0.978} {0.863} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.971}
    {-} {Setup} {0.937}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.984}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.867}
    {=} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.118} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.118} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.539} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.832} {0.949} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.799} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.805} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.958} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.960} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.549} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.558} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.317} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.299} {0.000} {0.359} {} {3.508} {3.626} {} {1} {(882.00, 670.50) (879.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.359} {0.052} {3.510} {3.627} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.275} {} {3.699} {3.817} {} {1} {(898.80, 574.50) (906.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.275} {0.041} {3.700} {3.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.166} {} {3.970} {4.088} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.166} {0.054} {3.971} {4.089} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.886} {} {4.621} {4.739} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.013} {0.000} {0.885} {0.375} {4.634} {4.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.331} {} {4.866} {4.983} {} {1} {(843.60, 571.50) (836.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.001} {0.000} {0.331} {0.025} {4.867} {4.984} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.118} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.118} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.304} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.550} {0.000} {1.306} {5.567} {0.971} {0.854} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.969}
    {-} {Setup} {0.937}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.981}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.862}
    {=} {Slack Time} {0.119}
  END_SLK_CLC
  SLK 0.119
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.119} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.119} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.540} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.832} {0.951} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.801} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.960} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.962} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.551} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.560} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.319} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.328} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.299} {0.000} {0.359} {} {3.508} {3.627} {} {1} {(882.00, 670.50) (879.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.359} {0.052} {3.510} {3.629} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.275} {} {3.699} {3.818} {} {1} {(898.80, 574.50) (906.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.275} {0.041} {3.700} {3.819} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.166} {} {3.970} {4.089} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.166} {0.054} {3.971} {4.091} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.886} {} {4.621} {4.740} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.010} {0.000} {0.885} {0.375} {4.631} {4.750} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U119} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.330} {} {4.861} {4.980} {} {1} {(901.20, 550.50) (894.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.330} {0.024} {4.862} {4.981} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.119} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.119} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.302} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.547} {0.000} {1.306} {5.567} {0.969} {0.849} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.974}
    {-} {Setup} {0.937}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.987}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.868}
    {=} {Slack Time} {0.119}
  END_SLK_CLC
  SLK 0.119
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.119} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.119} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.540} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.832} {0.951} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.801} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.960} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.962} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.551} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.560} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.319} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.008} {0.000} {0.761} {0.568} {3.208} {3.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.351} {} {3.497} {3.616} {} {1} {(999.60, 670.50) (1002.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.351} {0.048} {3.499} {3.618} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.204} {0.000} {0.296} {} {3.703} {3.822} {} {1} {(1050.00, 634.50) (1057.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.050} {3.705} {3.824} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.284} {0.000} {0.179} {} {3.988} {4.107} {} {1} {(1057.20, 508.50) (1064.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.179} {0.060} {3.990} {4.109} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.636} {0.000} {0.870} {} {4.625} {4.745} {} {8} {(1047.60, 367.50) (1042.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.008} {0.000} {0.870} {0.367} {4.633} {4.753} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U49} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.330} {} {4.867} {4.986} {} {1} {(997.20, 391.50) (990.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.001} {0.000} {0.330} {0.027} {4.868} {4.987} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.119} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.119} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.302} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.553} {0.000} {1.306} {5.567} {0.974} {0.855} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.972}
    {-} {Setup} {0.938}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.985}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.865}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.120} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.120} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.542} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.952} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.802} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.808} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.961} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.963} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.552} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.561} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.320} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.329} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.299} {0.000} {0.359} {} {3.508} {3.628} {} {1} {(882.00, 670.50) (879.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.002} {0.000} {0.359} {0.052} {3.510} {3.630} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.275} {} {3.699} {3.820} {} {1} {(898.80, 574.50) (906.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.001} {0.000} {0.275} {0.041} {3.700} {3.821} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.166} {} {3.970} {4.090} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.166} {0.054} {3.971} {4.092} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.886} {} {4.621} {4.742} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.014} {0.000} {0.885} {0.375} {4.635} {4.756} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U141} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.329} {} {4.864} {4.984} {} {1} {(918.00, 631.50) (910.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.001} {0.000} {0.329} {0.024} {4.865} {4.985} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.120} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.120} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.301} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.551} {0.000} {1.306} {5.567} {0.972} {0.852} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.938}
    {-} {Setup} {0.939}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.828}
    {=} {Slack Time} {0.121}
  END_SLK_CLC
  SLK 0.121
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.121} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.121} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.543} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.832} {0.953} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.803} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.809} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.962} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.964} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.553} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.321} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.016} {0.000} {0.761} {0.568} {3.216} {3.338} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.289} {0.000} {0.350} {} {3.505} {3.626} {} {1} {(666.00, 571.50) (668.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.350} {0.047} {3.506} {3.628} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.194} {0.000} {0.282} {} {3.700} {3.822} {} {1} {(615.60, 547.50) (608.40, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.282} {0.044} {3.701} {3.823} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.154} {} {3.963} {4.085} {} {1} {(606.00, 448.50) (613.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.154} {0.049} {3.965} {4.086} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.882} {} {4.604} {4.725} {} {8} {(613.20, 367.50) (608.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.003} {0.000} {0.882} {0.371} {4.607} {4.729} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.322} {} {4.828} {4.949} {} {1} {(634.80, 370.50) (642.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.000} {0.000} {0.322} {0.020} {4.828} {4.950} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.121} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.121} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.300} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.517} {0.000} {1.306} {5.567} {0.938} {0.817} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.975}
    {-} {Setup} {0.938}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.987}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.864}
    {=} {Slack Time} {0.123}
  END_SLK_CLC
  SLK 0.123
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.123} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.123} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.544} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.832} {0.954} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.804} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.963} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.965} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.554} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.563} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.322} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.008} {0.000} {0.761} {0.568} {3.208} {3.330} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.351} {} {3.497} {3.620} {} {1} {(999.60, 670.50) (1002.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.351} {0.048} {3.499} {3.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.204} {0.000} {0.296} {} {3.703} {3.826} {} {1} {(1050.00, 634.50) (1057.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.050} {3.705} {3.827} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.284} {0.000} {0.179} {} {3.988} {4.111} {} {1} {(1057.20, 508.50) (1064.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.179} {0.060} {3.990} {4.112} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.636} {0.000} {0.870} {} {4.625} {4.748} {} {8} {(1047.60, 367.50) (1042.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.008} {0.000} {0.870} {0.367} {4.633} {4.756} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.327} {} {4.864} {4.986} {} {1} {(1021.20, 391.50) (1028.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.001} {0.000} {0.327} {0.025} {4.864} {4.987} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.123} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.123} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.299} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.553} {0.000} {1.306} {5.567} {0.975} {0.852} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.978}
    {-} {Setup} {0.938}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.990}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.864}
    {=} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.126} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.126} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.547} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.832} {0.958} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.808} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.814} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.967} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.969} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.558} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.567} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.326} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.008} {0.000} {0.761} {0.568} {3.208} {3.334} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.351} {} {3.497} {3.623} {} {1} {(999.60, 670.50) (1002.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.351} {0.048} {3.499} {3.625} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.204} {0.000} {0.296} {} {3.703} {3.829} {} {1} {(1050.00, 634.50) (1057.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.050} {3.705} {3.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.284} {0.000} {0.179} {} {3.988} {4.114} {} {1} {(1057.20, 508.50) (1064.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.179} {0.060} {3.990} {4.116} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.636} {0.000} {0.870} {} {4.625} {4.752} {} {8} {(1047.60, 367.50) (1042.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.008} {0.000} {0.870} {0.367} {4.633} {4.759} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.327} {} {4.863} {4.989} {} {1} {(1090.80, 391.50) (1098.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.327} {0.025} {4.864} {4.990} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.126} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.126} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.295} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.557} {0.000} {1.306} {5.567} {0.978} {0.852} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.978}
    {-} {Setup} {0.939}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.989}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.861}
    {=} {Slack Time} {0.127}
  END_SLK_CLC
  SLK 0.127
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.127} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.127} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.549} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.959} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.809} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.968} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.970} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.559} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.568} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.327} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.008} {0.000} {0.761} {0.568} {3.207} {3.335} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.290} {0.000} {0.351} {} {3.497} {3.625} {} {1} {(999.60, 670.50) (1002.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.351} {0.048} {3.499} {3.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.204} {0.000} {0.296} {} {3.703} {3.831} {} {1} {(1050.00, 634.50) (1057.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.296} {0.050} {3.705} {3.832} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.284} {0.000} {0.179} {} {3.988} {4.116} {} {1} {(1057.20, 508.50) (1064.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.179} {0.060} {3.990} {4.117} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.636} {0.000} {0.870} {} {4.625} {4.753} {} {8} {(1047.60, 367.50) (1042.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.012} {0.000} {0.870} {0.367} {4.638} {4.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.322} {} {4.861} {4.988} {} {1} {(1119.60, 490.50) (1126.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.000} {0.000} {0.322} {0.022} {4.861} {4.989} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.127} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.127} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.294} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.557} {0.000} {1.306} {5.567} {0.978} {0.850} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.942}
    {-} {Setup} {0.939}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.953}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.814}
    {=} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.139} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.139} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.561} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.971} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.821} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.827} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.980} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.982} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.571} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.339} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.270} {0.000} {0.336} {} {3.479} {3.618} {} {1} {(805.20, 631.50) (807.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.336} {0.038} {3.479} {3.619} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.299} {} {3.684} {3.824} {} {1} {(802.80, 607.50) (810.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.299} {0.052} {3.686} {3.825} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.158} {} {3.954} {4.094} {} {1} {(810.00, 448.50) (817.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.158} {0.051} {3.956} {4.095} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.857} {} {4.583} {4.722} {} {8} {(800.40, 367.50) (805.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.005} {0.000} {0.857} {0.360} {4.588} {4.727} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.322} {} {4.813} {4.953} {} {1} {(766.80, 370.50) (759.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.001} {0.000} {0.322} {0.024} {4.814} {4.953} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.139} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.139} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.282} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.521} {0.000} {1.306} {5.567} {0.942} {0.803} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.946}
    {-} {Setup} {0.939}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.957}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.816}
    {=} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.141} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.141} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.562} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.972} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.822} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.828} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.981} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.983} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.572} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.581} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.340} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.350} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.270} {0.000} {0.336} {} {3.479} {3.619} {} {1} {(805.20, 631.50) (807.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.336} {0.038} {3.479} {3.620} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.299} {} {3.684} {3.825} {} {1} {(802.80, 607.50) (810.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.299} {0.052} {3.686} {3.826} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.158} {} {3.954} {4.095} {} {1} {(810.00, 448.50) (817.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.158} {0.051} {3.956} {4.097} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.857} {} {4.583} {4.723} {} {8} {(800.40, 367.50) (805.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.008} {0.000} {0.857} {0.360} {4.590} {4.731} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.321} {} {4.816} {4.956} {} {1} {(795.60, 430.50) (802.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.001} {0.000} {0.321} {0.024} {4.816} {4.957} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.141} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.141} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.281} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.525} {0.000} {1.306} {5.567} {0.946} {0.806} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.943}
    {-} {Setup} {0.939}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.953}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.811}
    {=} {Slack Time} {0.142}
  END_SLK_CLC
  SLK 0.142
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.142} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.142} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.563} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.973} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.850} {0.000} {0.447} {} {1.682} {1.823} {} {4} {(1090.80, 733.50) (1066.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.006} {0.000} {0.447} {0.158} {1.687} {1.829} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.188} {} {1.840} {1.982} {} {2} {(1033.20, 571.50) (1030.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.002} {0.000} {0.188} {0.067} {1.842} {1.984} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.589} {0.000} {0.840} {} {2.431} {2.573} {} {8} {(990.00, 574.50) (987.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.009} {0.000} {0.840} {0.323} {2.440} {2.582} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC10_n29} {A} {^} {Y} {^} {} {BUFX2} {0.759} {0.000} {0.760} {} {3.200} {3.342} {} {11} {(985.20, 547.50) (990.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN10_n29} {} {0.009} {0.000} {0.761} {0.568} {3.209} {3.351} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.270} {0.000} {0.336} {} {3.479} {3.620} {} {1} {(805.20, 631.50) (807.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.336} {0.038} {3.479} {3.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.299} {} {3.684} {3.826} {} {1} {(802.80, 607.50) (810.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.299} {0.052} {3.686} {3.827} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.158} {} {3.954} {4.096} {} {1} {(810.00, 448.50) (817.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.158} {0.051} {3.956} {4.098} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.627} {0.000} {0.857} {} {4.583} {4.725} {} {8} {(800.40, 367.50) (805.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.006} {0.000} {0.857} {0.360} {4.588} {4.730} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U45} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.319} {} {4.811} {4.953} {} {1} {(723.60, 391.50) (730.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.000} {0.000} {0.319} {0.022} {4.811} {4.953} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.142} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.142} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.279} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.521} {0.000} {1.306} {5.567} {0.943} {0.801} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.783}
    {-} {Setup} {0.300}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.433}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.224}
    {=} {Slack Time} {0.209}
  END_SLK_CLC
  SLK 0.209
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.209} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.209} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.630} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {0.768} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.991} {0.000} {0.663} {} {1.551} {1.759} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.663} {0.239} {1.553} {1.762} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {^} {Y} {v} {} {INVX2} {0.259} {0.000} {0.301} {} {1.812} {2.021} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.301} {0.128} {1.814} {2.023} {} {} {} 
    INST {I0/LD/CTRL/U92} {C} {v} {Y} {^} {} {NAND3X1} {0.285} {0.000} {0.360} {} {2.099} {2.308} {} {2} {(440.40, 1000.50) (442.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.003} {0.000} {0.360} {0.081} {2.102} {2.311} {} {} {} 
    INST {I0/LD/CTRL/U91} {B} {^} {Y} {v} {} {NOR2X1} {0.243} {0.000} {0.229} {} {2.345} {2.554} {} {1} {(510.00, 1027.50) (512.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.001} {0.000} {0.229} {0.051} {2.347} {2.555} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC43_n31} {A} {v} {Y} {^} {} {INVX2} {0.186} {0.000} {0.182} {} {2.533} {2.742} {} {4} {(524.40, 931.50) (526.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n39} {} {0.001} {0.000} {0.182} {0.116} {2.534} {2.743} {} {} {} 
    INST {I0/LD/CTRL/U82} {A} {^} {Y} {v} {} {NAND2X1} {0.214} {0.000} {0.276} {} {2.748} {2.957} {} {2} {(541.20, 910.50) (538.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.276} {0.120} {2.752} {2.960} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.127} {0.000} {0.125} {} {2.878} {3.087} {} {1} {(788.40, 910.50) (790.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.125} {0.045} {2.880} {3.088} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.375} {} {3.159} {3.367} {} {2} {(858.00, 934.50) (860.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.375} {0.091} {3.160} {3.368} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {B} {v} {Y} {^} {} {NAND2X1} {0.312} {0.000} {0.291} {} {3.471} {3.680} {} {2} {(870.00, 937.50) (867.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.291} {0.090} {3.473} {3.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.329} {0.000} {0.346} {} {3.802} {4.010} {} {2} {(889.20, 934.50) (886.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.003} {0.000} {0.346} {0.096} {3.804} {4.013} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.244} {0.000} {0.217} {} {4.048} {4.257} {} {1} {(903.60, 964.50) (901.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.217} {0.058} {4.049} {4.258} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.514} {0.000} {0.662} {} {4.563} {4.772} {} {5} {(894.00, 991.50) (903.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.004} {0.000} {0.662} {0.242} {4.568} {4.776} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.369} {0.000} {0.256} {} {4.937} {5.146} {} {2} {(932.40, 991.50) (925.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.256} {0.089} {4.940} {5.149} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {A} {v} {Y} {^} {} {XOR2X1} {0.280} {0.000} {0.294} {} {5.220} {5.428} {} {2} {(942.00, 991.50) (949.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.005} {0.000} {0.294} {0.091} {5.224} {5.433} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.209} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.209} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.213} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.361} {0.000} {1.246} {5.567} {0.783} {0.574} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.669}
    {-} {Setup} {0.346}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.274}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.843}
    {=} {Slack Time} {0.430}
  END_SLK_CLC
  SLK 0.430
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.430} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.430} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.852} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {0.990} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.102} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.104} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.418} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.002} {0.000} {0.305} {0.127} {1.990} {2.420} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.329} {0.000} {0.398} {} {2.318} {2.749} {} {4} {(462.00, 1024.50) (459.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.398} {0.171} {2.323} {2.753} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.222} {0.000} {0.212} {} {2.544} {2.975} {} {3} {(529.20, 1030.50) (531.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.212} {0.106} {2.545} {2.976} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.154} {0.000} {0.219} {} {2.699} {3.129} {} {2} {(555.60, 1000.50) (558.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.001} {0.000} {0.219} {0.075} {2.700} {3.130} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.157} {0.000} {0.131} {} {2.857} {3.287} {} {1} {(572.40, 910.50) (574.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.131} {0.023} {2.857} {3.288} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.520} {} {3.351} {3.782} {} {9} {(584.40, 874.50) (589.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_load_data_0_int} {} {0.014} {0.000} {0.521} {0.387} {3.365} {3.796} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.534} {0.000} {0.515} {} {3.900} {4.330} {} {4} {(742.80, 913.50) (740.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.515} {0.146} {3.902} {4.332} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.091} {0.000} {0.179} {} {3.993} {4.423} {} {1} {(762.00, 868.50) (759.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.179} {0.018} {3.993} {4.423} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC12_n19} {A} {^} {Y} {^} {} {BUFX2} {0.474} {0.000} {0.472} {} {4.467} {4.897} {} {8} {(764.40, 874.50) (769.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN12_n19} {} {0.009} {0.000} {0.472} {0.352} {4.476} {4.907} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {D} {^} {Y} {v} {} {AOI22X1} {0.194} {0.000} {0.292} {} {4.670} {5.100} {} {1} {(546.00, 811.50) (543.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n26} {} {0.001} {0.000} {0.292} {0.051} {4.671} {5.102} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {C} {v} {Y} {^} {} {OAI21X1} {0.171} {0.000} {0.215} {} {4.842} {5.273} {} {1} {(421.20, 784.50) (421.20, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.215} {0.025} {4.843} {5.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.430} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.430} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.009} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.248} {0.000} {1.245} {5.567} {0.669} {0.239} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.692}
    {-} {Setup} {0.343}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.299}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.832}
    {=} {Slack Time} {0.467}
  END_SLK_CLC
  SLK 0.467
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.467} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.467} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.888} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.026} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.138} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.141} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.454} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.002} {0.000} {0.305} {0.127} {1.990} {2.457} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.329} {0.000} {0.398} {} {2.318} {2.785} {} {4} {(462.00, 1024.50) (459.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.398} {0.171} {2.323} {2.790} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.222} {0.000} {0.212} {} {2.544} {3.011} {} {3} {(529.20, 1030.50) (531.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.212} {0.106} {2.545} {3.012} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.154} {0.000} {0.219} {} {2.699} {3.165} {} {2} {(555.60, 1000.50) (558.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.001} {0.000} {0.219} {0.075} {2.700} {3.167} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.157} {0.000} {0.131} {} {2.857} {3.324} {} {1} {(572.40, 910.50) (574.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.131} {0.023} {2.857} {3.324} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.520} {} {3.351} {3.818} {} {9} {(584.40, 874.50) (589.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_load_data_0_int} {} {0.014} {0.000} {0.521} {0.387} {3.365} {3.832} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.534} {0.000} {0.515} {} {3.900} {4.366} {} {4} {(742.80, 913.50) (740.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.515} {0.146} {3.902} {4.369} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.091} {0.000} {0.179} {} {3.993} {4.460} {} {1} {(762.00, 868.50) (759.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.179} {0.018} {3.993} {4.460} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC12_n19} {A} {^} {Y} {^} {} {BUFX2} {0.474} {0.000} {0.472} {} {4.467} {4.934} {} {8} {(764.40, 874.50) (769.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN12_n19} {} {0.008} {0.000} {0.472} {0.352} {4.475} {4.942} {} {} {} 
    INST {I0/LD/T_SR_0/U30} {D} {^} {Y} {v} {} {AOI22X1} {0.177} {0.000} {0.280} {} {4.652} {5.118} {} {1} {(750.00, 811.50) (747.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n24} {} {0.001} {0.000} {0.280} {0.042} {4.653} {5.120} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {C} {v} {Y} {^} {} {OAI21X1} {0.178} {0.000} {0.223} {} {4.831} {5.298} {} {1} {(644.40, 817.50) (644.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.001} {0.000} {0.223} {0.030} {4.832} {5.299} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.467} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.467} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.046} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.271} {0.000} {1.239} {5.567} {0.692} {0.225} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.664}
    {-} {Setup} {0.346}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.268}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.800}
    {=} {Slack Time} {0.468}
  END_SLK_CLC
  SLK 0.468
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.468} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.468} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.889} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.139} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.141} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.455} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.002} {0.000} {0.305} {0.127} {1.990} {2.458} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.329} {0.000} {0.398} {} {2.318} {2.786} {} {4} {(462.00, 1024.50) (459.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.398} {0.171} {2.323} {2.790} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.222} {0.000} {0.212} {} {2.544} {3.012} {} {3} {(529.20, 1030.50) (531.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.212} {0.106} {2.545} {3.013} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.154} {0.000} {0.219} {} {2.699} {3.166} {} {2} {(555.60, 1000.50) (558.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.001} {0.000} {0.219} {0.075} {2.700} {3.168} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.157} {0.000} {0.131} {} {2.857} {3.325} {} {1} {(572.40, 910.50) (574.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.131} {0.023} {2.857} {3.325} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.520} {} {3.351} {3.819} {} {9} {(584.40, 874.50) (589.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_load_data_0_int} {} {0.014} {0.000} {0.521} {0.387} {3.365} {3.833} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.534} {0.000} {0.515} {} {3.900} {4.367} {} {4} {(742.80, 913.50) (740.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.515} {0.146} {3.902} {4.370} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.091} {0.000} {0.179} {} {3.993} {4.461} {} {1} {(762.00, 868.50) (759.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.179} {0.018} {3.993} {4.461} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC12_n19} {A} {^} {Y} {^} {} {BUFX2} {0.474} {0.000} {0.472} {} {4.467} {4.935} {} {8} {(764.40, 874.50) (769.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN12_n19} {} {0.011} {0.000} {0.472} {0.352} {4.478} {4.945} {} {} {} 
    INST {I0/LD/T_SR_0/U36} {D} {^} {Y} {v} {} {AOI22X1} {0.156} {0.000} {0.265} {} {4.633} {5.101} {} {1} {(450.00, 790.50) (452.40, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n27} {} {0.001} {0.000} {0.265} {0.033} {4.635} {5.102} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {v} {Y} {^} {} {OAI21X1} {0.165} {0.000} {0.207} {} {4.799} {5.267} {} {1} {(421.20, 817.50) (421.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.207} {0.026} {4.800} {5.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.468} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.468} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.047} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.243} {0.000} {1.243} {5.567} {0.664} {0.196} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.674}
    {-} {Setup} {0.345}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.280}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.791}
    {=} {Slack Time} {0.488}
  END_SLK_CLC
  SLK 0.488
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.488} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.488} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.909} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.048} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.160} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.162} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.476} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.002} {0.000} {0.305} {0.127} {1.990} {2.478} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.329} {0.000} {0.398} {} {2.318} {2.807} {} {4} {(462.00, 1024.50) (459.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.398} {0.171} {2.323} {2.811} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.222} {0.000} {0.212} {} {2.544} {3.033} {} {3} {(529.20, 1030.50) (531.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.212} {0.106} {2.545} {3.033} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.154} {0.000} {0.219} {} {2.699} {3.187} {} {2} {(555.60, 1000.50) (558.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.001} {0.000} {0.219} {0.075} {2.700} {3.188} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.157} {0.000} {0.131} {} {2.857} {3.345} {} {1} {(572.40, 910.50) (574.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.131} {0.023} {2.857} {3.346} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.520} {} {3.351} {3.839} {} {9} {(584.40, 874.50) (589.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_load_data_0_int} {} {0.014} {0.000} {0.521} {0.387} {3.365} {3.854} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.534} {0.000} {0.515} {} {3.900} {4.388} {} {4} {(742.80, 913.50) (740.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.515} {0.146} {3.902} {4.390} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.091} {0.000} {0.179} {} {3.993} {4.481} {} {1} {(762.00, 868.50) (759.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.179} {0.018} {3.993} {4.481} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC12_n19} {A} {^} {Y} {^} {} {BUFX2} {0.474} {0.000} {0.472} {} {4.467} {4.955} {} {8} {(764.40, 874.50) (769.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN12_n19} {} {0.010} {0.000} {0.472} {0.352} {4.477} {4.965} {} {} {} 
    INST {I0/LD/T_SR_0/U22} {D} {^} {Y} {v} {} {AOI22X1} {0.158} {0.000} {0.267} {} {4.635} {5.123} {} {1} {(459.60, 811.50) (462.00, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n18} {} {0.001} {0.000} {0.267} {0.034} {4.636} {5.125} {} {} {} 
    INST {I0/LD/T_SR_0/U21} {C} {v} {Y} {^} {} {OAI21X1} {0.155} {0.000} {0.207} {} {4.791} {5.279} {} {1} {(416.40, 844.50) (416.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.000} {0.000} {0.207} {0.020} {4.791} {5.280} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.488} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.488} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.067} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.253} {0.000} {1.237} {5.567} {0.674} {0.186} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.686}
    {-} {Setup} {0.345}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.291}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.776}
    {=} {Slack Time} {0.515}
  END_SLK_CLC
  SLK 0.515
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.515} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.515} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.936} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.186} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.189} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.503} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.305} {0.127} {1.990} {2.505} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.146} {0.000} {0.290} {} {2.136} {2.651} {} {2} {(486.00, 1027.50) (490.80, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.001} {0.000} {0.290} {0.077} {2.137} {2.652} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.185} {0.000} {0.175} {} {2.322} {2.837} {} {1} {(478.80, 964.50) (476.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN3_load_data_1_int} {} {0.000} {0.000} {0.175} {0.037} {2.322} {2.837} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_FE_OFN3_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.161} {0.000} {0.160} {} {2.483} {2.998} {} {4} {(495.60, 970.50) (498.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.160} {0.104} {2.485} {3.000} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC40_FE_OFN3_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.689} {0.000} {0.960} {} {3.174} {3.689} {} {8} {(522.00, 913.50) (519.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN36_FE_OFN3_load_data_1_int} {} {0.013} {0.000} {0.961} {0.350} {3.187} {3.702} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.664} {0.000} {0.599} {} {3.851} {4.366} {} {4} {(673.20, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.599} {0.149} {3.852} {4.367} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.090} {0.000} {0.262} {} {3.942} {4.457} {} {1} {(658.80, 853.50) (661.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.262} {0.018} {3.942} {4.457} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC48_n58} {A} {^} {Y} {^} {} {BUFX2} {0.485} {0.000} {0.458} {} {4.427} {4.942} {} {8} {(666.00, 847.50) (670.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN41_n58} {} {0.009} {0.000} {0.459} {0.343} {4.435} {4.950} {} {} {} 
    INST {I0/LD/T_SR_1/U36} {D} {^} {Y} {v} {} {AOI22X1} {0.150} {0.000} {0.376} {} {4.586} {5.101} {} {1} {(507.60, 811.50) (510.00, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n50} {} {0.001} {0.000} {0.376} {0.031} {4.587} {5.102} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {C} {v} {Y} {^} {} {OAI21X1} {0.188} {0.000} {0.203} {} {4.775} {5.290} {} {1} {(534.00, 844.50) (534.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.000} {0.000} {0.203} {0.022} {4.776} {5.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.515} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.515} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.094} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.265} {0.000} {1.238} {5.567} {0.686} {0.171} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.766}
    {-} {Setup} {0.342}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.374}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.859}
    {=} {Slack Time} {0.515}
  END_SLK_CLC
  SLK 0.515
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.515} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.515} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.936} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.187} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.189} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.503} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.002} {0.000} {0.305} {0.127} {1.990} {2.505} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.329} {0.000} {0.398} {} {2.318} {2.834} {} {4} {(462.00, 1024.50) (459.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.398} {0.171} {2.323} {2.838} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.222} {0.000} {0.212} {} {2.544} {3.060} {} {3} {(529.20, 1030.50) (531.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.212} {0.106} {2.545} {3.060} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.154} {0.000} {0.219} {} {2.699} {3.214} {} {2} {(555.60, 1000.50) (558.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.001} {0.000} {0.219} {0.075} {2.700} {3.215} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.157} {0.000} {0.131} {} {2.857} {3.372} {} {1} {(572.40, 910.50) (574.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.131} {0.023} {2.857} {3.372} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.520} {} {3.351} {3.866} {} {9} {(584.40, 874.50) (589.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_load_data_0_int} {} {0.014} {0.000} {0.521} {0.387} {3.365} {3.880} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.534} {0.000} {0.515} {} {3.900} {4.415} {} {4} {(742.80, 913.50) (740.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.515} {0.146} {3.902} {4.417} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.091} {0.000} {0.179} {} {3.993} {4.508} {} {1} {(762.00, 868.50) (759.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.179} {0.018} {3.993} {4.508} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC12_n19} {A} {^} {Y} {^} {} {BUFX2} {0.474} {0.000} {0.472} {} {4.467} {4.982} {} {8} {(764.40, 874.50) (769.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN12_n19} {} {0.003} {0.000} {0.472} {0.352} {4.470} {4.985} {} {} {} 
    INST {I0/LD/T_SR_0/U24} {C} {^} {Y} {v} {} {AOI21X1} {0.233} {0.000} {0.222} {} {4.703} {5.218} {} {1} {(762.00, 913.50) (762.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n21} {} {0.001} {0.000} {0.222} {0.035} {4.704} {5.219} {} {} {} 
    INST {I0/LD/T_SR_0/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.154} {0.000} {0.234} {} {4.858} {5.373} {} {1} {(766.80, 844.50) (766.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n30} {} {0.001} {0.000} {0.234} {0.027} {4.859} {5.374} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.515} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.515} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.094} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.345} {0.000} {1.245} {5.567} {0.766} {0.251} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.713}
    {-} {Setup} {0.347}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.316}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.798}
    {=} {Slack Time} {0.518}
  END_SLK_CLC
  SLK 0.518
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.518} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.518} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.939} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.189} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.191} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.505} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.305} {0.127} {1.990} {2.508} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.146} {0.000} {0.290} {} {2.136} {2.654} {} {2} {(486.00, 1027.50) (490.80, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.001} {0.000} {0.290} {0.077} {2.137} {2.655} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.185} {0.000} {0.175} {} {2.322} {2.839} {} {1} {(478.80, 964.50) (476.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN3_load_data_1_int} {} {0.000} {0.000} {0.175} {0.037} {2.322} {2.840} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_FE_OFN3_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.161} {0.000} {0.160} {} {2.483} {3.000} {} {4} {(495.60, 970.50) (498.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.160} {0.104} {2.485} {3.002} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC40_FE_OFN3_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.689} {0.000} {0.960} {} {3.174} {3.691} {} {8} {(522.00, 913.50) (519.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN36_FE_OFN3_load_data_1_int} {} {0.013} {0.000} {0.961} {0.350} {3.187} {3.705} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.664} {0.000} {0.599} {} {3.851} {4.368} {} {4} {(673.20, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.599} {0.149} {3.852} {4.369} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.090} {0.000} {0.262} {} {3.942} {4.459} {} {1} {(658.80, 853.50) (661.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.262} {0.018} {3.942} {4.459} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC48_n58} {A} {^} {Y} {^} {} {BUFX2} {0.485} {0.000} {0.458} {} {4.427} {4.944} {} {8} {(666.00, 847.50) (670.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN41_n58} {} {0.007} {0.000} {0.459} {0.343} {4.434} {4.952} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {D} {^} {Y} {v} {} {AOI22X1} {0.153} {0.000} {0.378} {} {4.587} {5.105} {} {1} {(534.00, 790.50) (531.60, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n51} {} {0.001} {0.000} {0.378} {0.032} {4.589} {5.106} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {C} {v} {Y} {^} {} {OAI21X1} {0.209} {0.000} {0.229} {} {4.797} {5.315} {} {1} {(488.40, 784.50) (488.40, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.001} {0.000} {0.229} {0.031} {4.798} {5.316} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.518} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.518} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.096} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.292} {0.000} {1.264} {5.567} {0.713} {0.196} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.712}
    {-} {Setup} {0.342}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.320}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.800}
    {=} {Slack Time} {0.521}
  END_SLK_CLC
  SLK 0.521
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.521} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.521} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.942} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.192} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.194} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.508} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.305} {0.127} {1.990} {2.511} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.146} {0.000} {0.290} {} {2.136} {2.657} {} {2} {(486.00, 1027.50) (490.80, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.001} {0.000} {0.290} {0.077} {2.137} {2.658} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.185} {0.000} {0.175} {} {2.322} {2.843} {} {1} {(478.80, 964.50) (476.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN3_load_data_1_int} {} {0.000} {0.000} {0.175} {0.037} {2.322} {2.843} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_FE_OFN3_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.161} {0.000} {0.160} {} {2.483} {3.003} {} {4} {(495.60, 970.50) (498.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.160} {0.104} {2.485} {3.006} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC40_FE_OFN3_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.689} {0.000} {0.960} {} {3.174} {3.695} {} {8} {(522.00, 913.50) (519.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN36_FE_OFN3_load_data_1_int} {} {0.013} {0.000} {0.961} {0.350} {3.187} {3.708} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.664} {0.000} {0.599} {} {3.851} {4.371} {} {4} {(673.20, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.599} {0.149} {3.852} {4.372} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.090} {0.000} {0.262} {} {3.942} {4.462} {} {1} {(658.80, 853.50) (661.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.262} {0.018} {3.942} {4.463} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC48_n58} {A} {^} {Y} {^} {} {BUFX2} {0.485} {0.000} {0.458} {} {4.427} {4.948} {} {8} {(666.00, 847.50) (670.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN41_n58} {} {0.004} {0.000} {0.459} {0.343} {4.431} {4.951} {} {} {} 
    INST {I0/LD/T_SR_1/U30} {D} {^} {Y} {v} {} {AOI22X1} {0.155} {0.000} {0.379} {} {4.586} {5.106} {} {1} {(680.40, 811.50) (682.80, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n53} {} {0.001} {0.000} {0.379} {0.033} {4.587} {5.108} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {C} {v} {Y} {^} {} {OAI21X1} {0.212} {0.000} {0.230} {} {4.799} {5.319} {} {1} {(651.60, 784.50) (651.60, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n44} {} {0.001} {0.000} {0.230} {0.032} {4.800} {5.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.521} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.521} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.099} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.291} {0.000} {1.239} {5.567} {0.712} {0.191} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.696}
    {-} {Setup} {0.345}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.301}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.776}
    {=} {Slack Time} {0.525}
  END_SLK_CLC
  SLK 0.525
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.525} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.525} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.946} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.196} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.199} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.512} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.002} {0.000} {0.305} {0.127} {1.990} {2.515} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.329} {0.000} {0.398} {} {2.318} {2.843} {} {4} {(462.00, 1024.50) (459.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.398} {0.171} {2.323} {2.848} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.222} {0.000} {0.212} {} {2.544} {3.069} {} {3} {(529.20, 1030.50) (531.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.212} {0.106} {2.545} {3.070} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.154} {0.000} {0.219} {} {2.699} {3.223} {} {2} {(555.60, 1000.50) (558.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.001} {0.000} {0.219} {0.075} {2.700} {3.225} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.157} {0.000} {0.131} {} {2.857} {3.382} {} {1} {(572.40, 910.50) (574.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.131} {0.023} {2.857} {3.382} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.520} {} {3.351} {3.876} {} {9} {(584.40, 874.50) (589.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_load_data_0_int} {} {0.014} {0.000} {0.521} {0.387} {3.365} {3.890} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.534} {0.000} {0.515} {} {3.900} {4.424} {} {4} {(742.80, 913.50) (740.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.515} {0.146} {3.902} {4.427} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.091} {0.000} {0.179} {} {3.993} {4.518} {} {1} {(762.00, 868.50) (759.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.179} {0.018} {3.993} {4.518} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC12_n19} {A} {^} {Y} {^} {} {BUFX2} {0.474} {0.000} {0.472} {} {4.467} {4.992} {} {8} {(764.40, 874.50) (769.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN12_n19} {} {0.009} {0.000} {0.472} {0.352} {4.476} {5.001} {} {} {} 
    INST {I0/LD/T_SR_0/U32} {D} {^} {Y} {v} {} {AOI22X1} {0.143} {0.000} {0.257} {} {4.619} {5.144} {} {1} {(610.80, 811.50) (608.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n25} {} {0.001} {0.000} {0.257} {0.028} {4.620} {5.144} {} {} {} 
    INST {I0/LD/T_SR_0/U31} {C} {v} {Y} {^} {} {OAI21X1} {0.156} {0.000} {0.211} {} {4.776} {5.301} {} {1} {(582.00, 817.50) (582.00, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.000} {0.000} {0.211} {0.023} {4.776} {5.301} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.525} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.525} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.104} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.275} {0.000} {1.239} {5.567} {0.696} {0.171} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.768}
    {-} {Setup} {0.307}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.411}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.886}
    {=} {Slack Time} {0.525}
  END_SLK_CLC
  SLK 0.525
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.525} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.525} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.946} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {^} {} {DFFSR} {0.991} {0.000} {0.663} {} {1.551} {2.076} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.663} {0.239} {1.553} {2.078} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {^} {Y} {v} {} {INVX2} {0.259} {0.000} {0.301} {} {1.812} {2.337} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.301} {0.128} {1.814} {2.339} {} {} {} 
    INST {I0/LD/CTRL/U92} {C} {v} {Y} {^} {} {NAND3X1} {0.285} {0.000} {0.360} {} {2.099} {2.624} {} {2} {(440.40, 1000.50) (442.80, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n79} {} {0.003} {0.000} {0.360} {0.081} {2.102} {2.627} {} {} {} 
    INST {I0/LD/CTRL/U91} {B} {^} {Y} {v} {} {NOR2X1} {0.243} {0.000} {0.229} {} {2.345} {2.870} {} {1} {(510.00, 1027.50) (512.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.001} {0.000} {0.229} {0.051} {2.347} {2.872} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC43_n31} {A} {v} {Y} {^} {} {INVX2} {0.186} {0.000} {0.182} {} {2.533} {3.058} {} {4} {(524.40, 931.50) (526.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n39} {} {0.001} {0.000} {0.182} {0.116} {2.534} {3.059} {} {} {} 
    INST {I0/LD/CTRL/U82} {A} {^} {Y} {v} {} {NAND2X1} {0.214} {0.000} {0.276} {} {2.748} {3.273} {} {2} {(541.20, 910.50) (538.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.276} {0.120} {2.751} {3.277} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.127} {0.000} {0.125} {} {2.878} {3.403} {} {1} {(788.40, 910.50) (790.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.125} {0.045} {2.880} {3.405} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.279} {0.000} {0.375} {} {3.159} {3.684} {} {2} {(858.00, 934.50) (860.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.375} {0.091} {3.160} {3.685} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {B} {v} {Y} {^} {} {NAND2X1} {0.312} {0.000} {0.291} {} {3.471} {3.996} {} {2} {(870.00, 937.50) (867.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.291} {0.090} {3.472} {3.998} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.329} {0.000} {0.346} {} {3.802} {4.327} {} {2} {(889.20, 934.50) (886.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.003} {0.000} {0.346} {0.096} {3.804} {4.329} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.244} {0.000} {0.217} {} {4.048} {4.573} {} {1} {(903.60, 964.50) (901.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.217} {0.058} {4.049} {4.575} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.514} {0.000} {0.662} {} {4.563} {5.089} {} {5} {(894.00, 991.50) (903.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.004} {0.000} {0.662} {0.242} {4.568} {5.093} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {^} {Y} {^} {} {XOR2X1} {0.315} {0.000} {0.284} {} {4.883} {5.408} {} {2} {(932.40, 991.50) (925.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.284} {0.089} {4.886} {5.411} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.525} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.525} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.104} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.347} {0.000} {1.245} {5.567} {0.768} {0.243} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.721}
    {-} {Setup} {0.342}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.329}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.800}
    {=} {Slack Time} {0.529}
  END_SLK_CLC
  SLK 0.529
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.529} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.529} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.950} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.201} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.203} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.517} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.305} {0.127} {1.990} {2.519} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.146} {0.000} {0.290} {} {2.136} {2.665} {} {2} {(486.00, 1027.50) (490.80, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.001} {0.000} {0.290} {0.077} {2.137} {2.666} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.185} {0.000} {0.175} {} {2.322} {2.851} {} {1} {(478.80, 964.50) (476.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN3_load_data_1_int} {} {0.000} {0.000} {0.175} {0.037} {2.322} {2.851} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_FE_OFN3_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.161} {0.000} {0.160} {} {2.483} {3.012} {} {4} {(495.60, 970.50) (498.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.160} {0.104} {2.485} {3.014} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC40_FE_OFN3_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.689} {0.000} {0.960} {} {3.174} {3.703} {} {8} {(522.00, 913.50) (519.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN36_FE_OFN3_load_data_1_int} {} {0.013} {0.000} {0.961} {0.350} {3.187} {3.716} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.664} {0.000} {0.599} {} {3.851} {4.380} {} {4} {(673.20, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.599} {0.149} {3.852} {4.381} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.090} {0.000} {0.262} {} {3.942} {4.471} {} {1} {(658.80, 853.50) (661.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.262} {0.018} {3.942} {4.471} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC48_n58} {A} {^} {Y} {^} {} {BUFX2} {0.485} {0.000} {0.458} {} {4.427} {4.956} {} {8} {(666.00, 847.50) (670.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN41_n58} {} {0.006} {0.000} {0.459} {0.343} {4.433} {4.962} {} {} {} 
    INST {I0/LD/T_SR_1/U32} {D} {^} {Y} {v} {} {AOI22X1} {0.155} {0.000} {0.380} {} {4.589} {5.118} {} {1} {(627.60, 790.50) (625.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n52} {} {0.001} {0.000} {0.380} {0.033} {4.590} {5.119} {} {} {} 
    INST {I0/LD/T_SR_1/U31} {C} {v} {Y} {^} {} {OAI21X1} {0.209} {0.000} {0.229} {} {4.799} {5.328} {} {1} {(591.60, 757.50) (591.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n43} {} {0.001} {0.000} {0.229} {0.031} {4.800} {5.329} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.529} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.529} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.108} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.300} {0.000} {1.239} {5.567} {0.721} {0.192} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.733}
    {-} {Setup} {0.343}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.339}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.796}
    {=} {Slack Time} {0.543}
  END_SLK_CLC
  SLK 0.543
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.543} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.543} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.964} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.102} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.214} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.217} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.531} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.305} {0.127} {1.990} {2.533} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.146} {0.000} {0.290} {} {2.136} {2.679} {} {2} {(486.00, 1027.50) (490.80, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.001} {0.000} {0.290} {0.077} {2.137} {2.680} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.185} {0.000} {0.175} {} {2.322} {2.865} {} {1} {(478.80, 964.50) (476.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN3_load_data_1_int} {} {0.000} {0.000} {0.175} {0.037} {2.322} {2.865} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_FE_OFN3_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.161} {0.000} {0.160} {} {2.483} {3.026} {} {4} {(495.60, 970.50) (498.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.160} {0.104} {2.485} {3.028} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC40_FE_OFN3_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.689} {0.000} {0.960} {} {3.174} {3.717} {} {8} {(522.00, 913.50) (519.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN36_FE_OFN3_load_data_1_int} {} {0.013} {0.000} {0.961} {0.350} {3.187} {3.730} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.664} {0.000} {0.599} {} {3.851} {4.394} {} {4} {(673.20, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.599} {0.149} {3.852} {4.395} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.090} {0.000} {0.262} {} {3.942} {4.485} {} {1} {(658.80, 853.50) (661.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.262} {0.018} {3.942} {4.485} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC48_n58} {A} {^} {Y} {^} {} {BUFX2} {0.485} {0.000} {0.458} {} {4.427} {4.970} {} {8} {(666.00, 847.50) (670.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN41_n58} {} {0.004} {0.000} {0.459} {0.343} {4.431} {4.974} {} {} {} 
    INST {I0/LD/T_SR_1/U28} {D} {^} {Y} {v} {} {AOI22X1} {0.163} {0.000} {0.385} {} {4.594} {5.137} {} {1} {(721.20, 751.50) (723.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n54} {} {0.001} {0.000} {0.385} {0.037} {4.595} {5.138} {} {} {} 
    INST {I0/LD/T_SR_1/U27} {C} {v} {Y} {^} {} {OAI21X1} {0.200} {0.000} {0.221} {} {4.795} {5.338} {} {1} {(661.20, 784.50) (661.20, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n45} {} {0.001} {0.000} {0.221} {0.026} {4.796} {5.339} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.543} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.543} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.122} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.312} {0.000} {1.239} {5.567} {0.733} {0.190} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.724}
    {-} {Setup} {0.332}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.342}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.786}
    {=} {Slack Time} {0.556}
  END_SLK_CLC
  SLK 0.556
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.556} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.556} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.978} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.228} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.230} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.544} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.305} {0.127} {1.990} {2.546} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.146} {0.000} {0.290} {} {2.136} {2.693} {} {2} {(486.00, 1027.50) (490.80, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.001} {0.000} {0.290} {0.077} {2.137} {2.693} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.185} {0.000} {0.175} {} {2.322} {2.878} {} {1} {(478.80, 964.50) (476.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN3_load_data_1_int} {} {0.000} {0.000} {0.175} {0.037} {2.322} {2.878} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_FE_OFN3_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.161} {0.000} {0.160} {} {2.483} {3.039} {} {4} {(495.60, 970.50) (498.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.160} {0.104} {2.485} {3.041} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC40_FE_OFN3_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.689} {0.000} {0.960} {} {3.174} {3.730} {} {8} {(522.00, 913.50) (519.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN36_FE_OFN3_load_data_1_int} {} {0.013} {0.000} {0.961} {0.350} {3.187} {3.744} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.664} {0.000} {0.599} {} {3.851} {4.407} {} {4} {(673.20, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.599} {0.149} {3.852} {4.408} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.090} {0.000} {0.262} {} {3.942} {4.498} {} {1} {(658.80, 853.50) (661.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.262} {0.018} {3.942} {4.498} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC48_n58} {A} {^} {Y} {^} {} {BUFX2} {0.485} {0.000} {0.458} {} {4.427} {4.983} {} {8} {(666.00, 847.50) (670.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN41_n58} {} {0.002} {0.000} {0.459} {0.343} {4.428} {4.985} {} {} {} 
    INST {I0/LD/T_SR_1/U24} {C} {^} {Y} {v} {} {AOI21X1} {0.206} {0.000} {0.235} {} {4.634} {5.190} {} {1} {(702.00, 868.50) (702.00, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n56} {} {0.000} {0.000} {0.235} {0.026} {4.634} {5.190} {} {} {} 
    INST {I0/LD/T_SR_1/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.151} {0.000} {0.251} {} {4.785} {5.342} {} {1} {(721.20, 877.50) (721.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n47} {} {0.001} {0.000} {0.251} {0.023} {4.786} {5.342} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.556} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.556} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.135} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.303} {0.000} {1.244} {5.567} {0.724} {0.168} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.732}
    {-} {Setup} {0.342}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.340}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.778}
    {=} {Slack Time} {0.562}
  END_SLK_CLC
  SLK 0.562
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.562} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.562} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.983} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.121} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.233} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.235} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.549} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.305} {0.127} {1.990} {2.552} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.146} {0.000} {0.290} {} {2.136} {2.698} {} {2} {(486.00, 1027.50) (490.80, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.001} {0.000} {0.290} {0.077} {2.137} {2.699} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.185} {0.000} {0.175} {} {2.322} {2.884} {} {1} {(478.80, 964.50) (476.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN3_load_data_1_int} {} {0.000} {0.000} {0.175} {0.037} {2.322} {2.884} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_FE_OFN3_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.161} {0.000} {0.160} {} {2.483} {3.044} {} {4} {(495.60, 970.50) (498.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.160} {0.104} {2.485} {3.047} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC40_FE_OFN3_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.689} {0.000} {0.960} {} {3.174} {3.736} {} {8} {(522.00, 913.50) (519.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN36_FE_OFN3_load_data_1_int} {} {0.013} {0.000} {0.961} {0.350} {3.187} {3.749} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.664} {0.000} {0.599} {} {3.851} {4.412} {} {4} {(673.20, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.599} {0.149} {3.852} {4.413} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.090} {0.000} {0.262} {} {3.942} {4.503} {} {1} {(658.80, 853.50) (661.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.262} {0.018} {3.942} {4.504} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC48_n58} {A} {^} {Y} {^} {} {BUFX2} {0.485} {0.000} {0.458} {} {4.427} {4.989} {} {8} {(666.00, 847.50) (670.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN41_n58} {} {0.000} {0.000} {0.459} {0.343} {4.427} {4.989} {} {} {} 
    INST {I0/LD/T_SR_1/U26} {D} {^} {Y} {v} {} {AOI22X1} {0.145} {0.000} {0.372} {} {4.572} {5.134} {} {1} {(697.20, 850.50) (699.60, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n55} {} {0.001} {0.000} {0.372} {0.029} {4.573} {5.134} {} {} {} 
    INST {I0/LD/T_SR_1/U25} {C} {v} {Y} {^} {} {OAI21X1} {0.205} {0.000} {0.227} {} {4.778} {5.339} {} {1} {(714.00, 817.50) (714.00, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n46} {} {0.001} {0.000} {0.227} {0.030} {4.778} {5.340} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.562} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.562} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.141} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.311} {0.000} {1.239} {5.567} {0.732} {0.171} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.831}
    {-} {Setup} {0.188}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.594}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.032}
    {=} {Slack Time} {0.562}
  END_SLK_CLC
  SLK 0.562
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.562} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.562} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.983} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.412} {0.000} {1.247} {5.567} {0.833} {1.396} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.109} {0.000} {0.834} {} {1.942} {2.504} {} {2} {(1122.00, 748.50) (1146.00, 760.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.001} {0.000} {0.834} {0.303} {1.943} {2.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.369} {0.000} {0.320} {} {2.312} {2.874} {} {1} {(1136.40, 793.50) (1138.80, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN4_wenable_fifo} {} {0.001} {0.000} {0.320} {0.038} {2.313} {2.875} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC4_wenable_fifo} {A} {v} {Y} {v} {} {BUFX4} {0.494} {0.000} {0.427} {} {2.807} {3.369} {} {11} {(1141.20, 727.50) (1136.40, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.007} {0.000} {0.428} {0.610} {2.814} {3.376} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.356} {0.000} {0.328} {} {3.169} {3.731} {} {2} {(1117.20, 811.50) (1119.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.003} {0.000} {0.328} {0.095} {3.173} {3.735} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.329} {0.000} {0.334} {} {3.502} {4.064} {} {2} {(1119.60, 874.50) (1117.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.000} {0.000} {0.334} {0.092} {3.503} {4.065} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.243} {0.000} {0.224} {} {3.745} {4.307} {} {1} {(1122.00, 904.50) (1124.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.002} {0.000} {0.224} {0.060} {3.747} {4.309} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.501} {0.000} {0.643} {} {4.248} {4.810} {} {5} {(1134.00, 931.50) (1143.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.006} {0.000} {0.643} {0.234} {4.254} {4.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.377} {0.000} {0.272} {} {4.631} {5.193} {} {2} {(1078.80, 970.50) (1071.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.272} {0.096} {4.634} {5.196} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.393} {0.000} {0.420} {} {5.027} {5.589} {} {2} {(1081.20, 970.50) (1088.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.004} {0.000} {0.420} {0.144} {5.032} {5.594} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.562} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.562} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.141} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.410} {0.000} {1.247} {5.567} {0.831} {0.269} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.680}
    {-} {Setup} {0.344}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.286}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.712}
    {=} {Slack Time} {0.574}
  END_SLK_CLC
  SLK 0.574
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.574} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.574} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {0.996} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.134} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.246} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.248} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.562} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.305} {0.127} {1.990} {2.565} {} {} {} 
    INST {I0/LD/CTRL/U85} {B} {^} {Y} {v} {} {NAND3X1} {0.146} {0.000} {0.290} {} {2.136} {2.711} {} {2} {(486.00, 1027.50) (490.80, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n37} {} {0.001} {0.000} {0.290} {0.077} {2.137} {2.711} {} {} {} 
    INST {I0/LD/CTRL/U84} {B} {v} {Y} {^} {} {NAND2X1} {0.185} {0.000} {0.175} {} {2.322} {2.896} {} {1} {(478.80, 964.50) (476.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN3_load_data_1_int} {} {0.000} {0.000} {0.175} {0.037} {2.322} {2.896} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC31_FE_OFN3_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.161} {0.000} {0.160} {} {2.483} {3.057} {} {4} {(495.60, 970.50) (498.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.160} {0.104} {2.485} {3.059} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC40_FE_OFN3_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.689} {0.000} {0.960} {} {3.174} {3.748} {} {8} {(522.00, 913.50) (519.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN36_FE_OFN3_load_data_1_int} {} {0.013} {0.000} {0.961} {0.350} {3.187} {3.762} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.664} {0.000} {0.599} {} {3.851} {4.425} {} {4} {(673.20, 868.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.001} {0.000} {0.599} {0.149} {3.852} {4.426} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.090} {0.000} {0.262} {} {3.942} {4.516} {} {1} {(658.80, 853.50) (661.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.262} {0.018} {3.942} {4.516} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC48_n58} {A} {^} {Y} {^} {} {BUFX2} {0.485} {0.000} {0.458} {} {4.427} {5.001} {} {8} {(666.00, 847.50) (670.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN41_n58} {} {0.009} {0.000} {0.459} {0.343} {4.436} {5.010} {} {} {} 
    INST {I0/LD/T_SR_1/U22} {D} {^} {Y} {v} {} {AOI22X1} {0.142} {0.000} {0.186} {} {4.577} {5.152} {} {1} {(505.20, 850.50) (502.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n59} {} {0.001} {0.000} {0.186} {0.027} {4.578} {5.152} {} {} {} 
    INST {I0/LD/T_SR_1/U21} {C} {v} {Y} {^} {} {OAI21X1} {0.134} {0.000} {0.215} {} {4.712} {5.286} {} {1} {(478.80, 844.50) (478.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n48} {} {0.000} {0.000} {0.215} {0.022} {4.712} {5.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.574} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.574} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.153} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.259} {0.000} {1.238} {5.567} {0.680} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.781}
    {-} {Setup} {0.346}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.386}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.793}
    {=} {Slack Time} {0.592}
  END_SLK_CLC
  SLK 0.592
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.592} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.592} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {1.014} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.152} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.264} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.266} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.580} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.002} {0.000} {0.305} {0.127} {1.990} {2.582} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.329} {0.000} {0.398} {} {2.318} {2.911} {} {4} {(462.00, 1024.50) (459.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.398} {0.171} {2.323} {2.915} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.222} {0.000} {0.212} {} {2.544} {3.137} {} {3} {(529.20, 1030.50) (531.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.212} {0.106} {2.545} {3.137} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.154} {0.000} {0.219} {} {2.699} {3.291} {} {2} {(555.60, 1000.50) (558.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.001} {0.000} {0.219} {0.075} {2.700} {3.292} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.157} {0.000} {0.131} {} {2.857} {3.449} {} {1} {(572.40, 910.50) (574.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.131} {0.023} {2.857} {3.450} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.520} {} {3.351} {3.943} {} {9} {(584.40, 874.50) (589.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_load_data_0_int} {} {0.014} {0.000} {0.521} {0.387} {3.365} {3.958} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.534} {0.000} {0.515} {} {3.900} {4.492} {} {4} {(742.80, 913.50) (740.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.515} {0.146} {3.902} {4.494} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.091} {0.000} {0.179} {} {3.993} {4.585} {} {1} {(762.00, 868.50) (759.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.179} {0.018} {3.993} {4.585} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC12_n19} {A} {^} {Y} {^} {} {BUFX2} {0.474} {0.000} {0.472} {} {4.467} {5.059} {} {8} {(764.40, 874.50) (769.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN12_n19} {} {0.008} {0.000} {0.472} {0.352} {4.475} {5.067} {} {} {} 
    INST {I0/LD/T_SR_0/U26} {D} {^} {Y} {v} {} {AOI22X1} {0.152} {0.000} {0.263} {} {4.627} {5.220} {} {1} {(781.20, 811.50) (778.80, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n22} {} {0.001} {0.000} {0.263} {0.032} {4.629} {5.221} {} {} {} 
    INST {I0/LD/T_SR_0/U25} {C} {v} {Y} {^} {} {OAI21X1} {0.164} {0.000} {0.216} {} {4.792} {5.385} {} {1} {(805.20, 844.50) (805.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n31} {} {0.001} {0.000} {0.216} {0.026} {4.793} {5.386} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.592} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.592} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.171} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.360} {0.000} {1.246} {5.567} {0.781} {0.189} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.790}
    {-} {Setup} {0.346}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.394}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.773}
    {=} {Slack Time} {0.621}
  END_SLK_CLC
  SLK 0.621
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.621} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.621} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {1.042} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.138} {0.000} {1.188} {5.567} {0.559} {1.180} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.112} {0.000} {0.709} {} {1.671} {2.292} {} {6} {(378.00, 988.50) (402.00, 1000.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.002} {0.000} {0.709} {0.239} {1.674} {2.294} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC29_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.314} {0.000} {0.305} {} {1.988} {2.608} {} {4} {(409.20, 1030.50) (411.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.002} {0.000} {0.305} {0.127} {1.990} {2.610} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {^} {Y} {v} {} {NAND2X1} {0.329} {0.000} {0.398} {} {2.318} {2.939} {} {4} {(462.00, 1024.50) (459.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.004} {0.000} {0.398} {0.171} {2.323} {2.943} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.222} {0.000} {0.212} {} {2.544} {3.165} {} {3} {(529.20, 1030.50) (531.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.001} {0.000} {0.212} {0.106} {2.545} {3.166} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.154} {0.000} {0.219} {} {2.699} {3.319} {} {2} {(555.60, 1000.50) (558.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.001} {0.000} {0.219} {0.075} {2.700} {3.321} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.157} {0.000} {0.131} {} {2.857} {3.477} {} {1} {(572.40, 910.50) (574.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.000} {0.000} {0.131} {0.023} {2.857} {3.478} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC2_load_data_0_int} {A} {^} {Y} {^} {} {BUFX2} {0.494} {0.000} {0.520} {} {3.351} {3.972} {} {9} {(584.40, 874.50) (589.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN2_load_data_0_int} {} {0.014} {0.000} {0.521} {0.387} {3.365} {3.986} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.534} {0.000} {0.515} {} {3.900} {4.520} {} {4} {(742.80, 913.50) (740.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.002} {0.000} {0.515} {0.146} {3.902} {4.522} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.091} {0.000} {0.179} {} {3.993} {4.613} {} {1} {(762.00, 868.50) (759.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.179} {0.018} {3.993} {4.613} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC12_n19} {A} {^} {Y} {^} {} {BUFX2} {0.474} {0.000} {0.472} {} {4.467} {5.087} {} {8} {(764.40, 874.50) (769.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN12_n19} {} {0.008} {0.000} {0.472} {0.352} {4.475} {5.096} {} {} {} 
    INST {I0/LD/T_SR_0/U28} {D} {^} {Y} {v} {} {AOI22X1} {0.139} {0.000} {0.254} {} {4.614} {5.235} {} {1} {(776.40, 790.50) (774.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n23} {} {0.001} {0.000} {0.254} {0.026} {4.615} {5.235} {} {} {} 
    INST {I0/LD/T_SR_0/U27} {C} {v} {Y} {^} {} {OAI21X1} {0.158} {0.000} {0.213} {} {4.773} {5.393} {} {1} {(790.80, 784.50) (790.80, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.001} {0.000} {0.213} {0.024} {4.773} {5.394} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.621} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.621} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.199} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.369} {0.000} {1.246} {5.567} {0.790} {0.170} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.481}
    {-} {Setup} {0.319}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.112}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.457}
    {=} {Slack Time} {0.655}
  END_SLK_CLC
  SLK 0.655
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.655} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.655} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {1.076} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.099} {0.000} {1.159} {5.567} {0.521} {1.175} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.673} {0.000} {0.133} {} {1.194} {1.848} {} {1} {(378.00, 1048.50) (402.00, 1060.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.133} {0.040} {1.195} {1.850} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC41_curr_state_0} {A} {v} {Y} {^} {} {INVX2} {0.228} {0.000} {0.274} {} {1.423} {2.078} {} {6} {(392.40, 1030.50) (394.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.007} {0.000} {0.274} {0.203} {1.430} {2.085} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC42_curr_state_0} {A} {^} {Y} {v} {} {INVX1} {0.199} {0.000} {0.192} {} {1.629} {2.284} {} {2} {(450.00, 1093.50) (452.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN37_curr_state_0} {} {0.001} {0.000} {0.192} {0.053} {1.630} {2.285} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC23_curr_state_0} {A} {v} {Y} {v} {} {BUFX2} {0.355} {0.000} {0.261} {} {1.985} {2.640} {} {5} {(466.80, 1054.50) (471.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN22_curr_state_0} {} {0.007} {0.000} {0.262} {0.188} {1.992} {2.647} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {v} {Y} {^} {} {NAND2X1} {0.395} {0.000} {0.525} {} {2.387} {3.041} {} {4} {(639.60, 997.50) (637.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.003} {0.000} {0.525} {0.158} {2.389} {3.044} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {^} {Y} {v} {} {NOR2X1} {0.433} {0.000} {0.391} {} {2.822} {3.477} {} {3} {(714.00, 973.50) (711.60, 970.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n15} {} {0.002} {0.000} {0.391} {0.098} {2.824} {3.479} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {INVX2} {0.198} {0.000} {0.190} {} {3.022} {3.677} {} {2} {(685.20, 991.50) (682.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n55} {} {0.001} {0.000} {0.190} {0.086} {3.023} {3.678} {} {} {} 
    INST {I0/LD/CTRL/U59} {B} {^} {Y} {v} {} {OAI21X1} {0.228} {0.000} {0.317} {} {3.251} {3.906} {} {3} {(666.00, 1027.50) (661.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n41} {} {0.000} {0.000} {0.317} {0.113} {3.251} {3.906} {} {} {} 
    INST {I0/LD/CTRL/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.177} {0.000} {0.197} {} {3.428} {4.083} {} {1} {(646.80, 1030.50) (639.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.001} {0.000} {0.197} {0.037} {3.429} {4.084} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {^} {Y} {v} {} {OAI21X1} {0.302} {0.000} {0.455} {} {3.731} {4.386} {} {4} {(567.60, 1024.50) (567.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.004} {0.000} {0.455} {0.170} {3.735} {4.390} {} {} {} 
    INST {I0/LD/CTRL/U37} {A} {v} {Y} {^} {} {INVX2} {0.276} {0.000} {0.268} {} {4.011} {4.666} {} {4} {(538.80, 1090.50) (536.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.003} {0.000} {0.268} {0.147} {4.014} {4.669} {} {} {} 
    INST {I0/LD/CTRL/U29} {C} {^} {Y} {v} {} {OAI21X1} {0.109} {0.000} {0.144} {} {4.123} {4.778} {} {1} {(555.60, 1084.50) (555.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n45} {} {0.001} {0.000} {0.144} {0.029} {4.124} {4.779} {} {} {} 
    INST {I0/LD/CTRL/U28} {A} {v} {Y} {v} {} {AND2X2} {0.207} {0.000} {0.086} {} {4.331} {4.986} {} {1} {(526.80, 1090.50) (519.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n44} {} {0.001} {0.000} {0.086} {0.037} {4.333} {4.988} {} {} {} 
    INST {I0/LD/CTRL/U27} {C} {v} {Y} {^} {} {OAI21X1} {0.123} {0.000} {0.182} {} {4.456} {5.111} {} {1} {(440.40, 1084.50) (440.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n96} {} {0.001} {0.000} {0.182} {0.033} {4.457} {5.112} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.655} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.655} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.421} {0.000} {1.063} {} {0.421} {-0.234} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.060} {0.000} {1.125} {5.567} {0.481} {-0.173} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86

