
*** Running vivado
    with args -log sys_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sys_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/utils_1/imports/synth_1/sys_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/utils_1/imports/synth_1/sys_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sys_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.309 ; gain = 439.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sys_top' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sys_top.vhd:46]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sys_top.vhd:55]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/.Xil/Vivado-15424-Arnav-G15/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'clk_wiz_inst' of component 'clk_wiz_0' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sys_top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/.Xil/Vivado-15424-Arnav-G15/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'clk_div' declared at 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/clk_div.vhd:36' bound to instance 'clk_div_128_inst' of component 'clk_div' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sys_top.vhd:122]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/clk_div.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (0#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/clk_div.vhd:42]
INFO: [Synth 8-3491] module 'adccntrl' declared at 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/adccntrl.vhd:36' bound to instance 'adc_ctrl_inst' of component 'adccntrl' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sys_top.vhd:129]
INFO: [Synth 8-638] synthesizing module 'adccntrl' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/adccntrl.vhd:45]
INFO: [Synth 8-226] default block is never used [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/adccntrl.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'adccntrl' (0#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/adccntrl.vhd:45]
INFO: [Synth 8-3491] module 'symb_det' declared at 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:5' bound to instance 'symb_det_inst' of component 'symb_det' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sys_top.vhd:138]
INFO: [Synth 8-638] synthesizing module 'symb_det' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:15]
INFO: [Synth 8-226] default block is never used [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:53]
WARNING: [Synth 8-614] signal 'last_note_clk' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:50]
WARNING: [Synth 8-614] signal 'signed_adc_last' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:50]
WARNING: [Synth 8-614] signal 'freq_counter' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'symb_det' (0#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:15]
INFO: [Synth 8-3491] module 'mcdecoder' declared at 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:3' bound to instance 'mcdecoder_inst' of component 'mcdecoder' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sys_top.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mcdecoder' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:15]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:37]
WARNING: [Synth 8-614] signal 'note_order' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:37]
WARNING: [Synth 8-614] signal 'prev_valid' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:37]
WARNING: [Synth 8-614] signal 'two_notes' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:37]
WARNING: [Synth 8-614] signal 'din' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:37]
WARNING: [Synth 8-614] signal 'two_notes' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'mcdecoder' (0#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:15]
INFO: [Synth 8-3491] module 'myuart' declared at 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:5' bound to instance 'myuart_inst' of component 'myuart' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sys_top.vhd:158]
INFO: [Synth 8-638] synthesizing module 'myuart' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:17]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:48]
WARNING: [Synth 8-614] signal 'din' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:48]
WARNING: [Synth 8-614] signal 'din_buffer' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'myuart' (0#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sys_top' (0#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sys_top.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1442.141 ; gain = 552.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1442.141 ; gain = 552.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1442.141 ; gain = 552.559
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1442.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Finished Parsing XDC File [d:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Parsing XDC File [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc]
Finished Parsing XDC File [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/constrs_1/imports/xdc/musicdec.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1541.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1541.262 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100m. (constraint file  {d:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100m. (constraint file  {d:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'adccntrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'symb_det'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mcdecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sidle |                             0001 |                               00
                    sz3h |                             0010 |                               01
                     sxl |                             0100 |                               10
                     sxh |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'adccntrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              st_waiting |                             0001 |                               00
            st_listening |                             0010 |                               01
             st_counting |                             0100 |                               10
              st_sending |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'symb_det'
WARNING: [Synth 8-327] inferring latch for variable 'symbol_out_reg' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:81]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_reset |                              000 |                              000
             st_starting |                              001 |                              010
            st_listening |                              010 |                              011
               st_ending |                              011 |                              101
              st_writing |                              100 |                              100
                st_error |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mcdecoder'
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'busy_reg' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'sout_reg' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:106]
WARNING: [Synth 8-327] inferring latch for variable 'din_buffer_reg' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	  31 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   9 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 3     
	  31 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 4     
	  12 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (myuart_inst/din_buffer_reg[0]) is unused and will be removed from module sys_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_wiz_inst has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |     5|
|4     |LUT1           |     8|
|5     |LUT2           |    23|
|6     |LUT3           |    16|
|7     |LUT4           |    27|
|8     |LUT5           |    20|
|9     |LUT6           |    44|
|10    |MUXF7          |     1|
|11    |FDCE           |    32|
|12    |FDPE           |     2|
|13    |FDRE           |    58|
|14    |LD             |    21|
|15    |IBUF           |     2|
|16    |OBUF           |     4|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1541.262 ; gain = 651.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1541.262 ; gain = 552.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1541.262 ; gain = 651.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1541.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1541.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LD => LDCE: 21 instances

The system cannot find the path specified.
Synth Design complete | Checksum: b762e7d7
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 20 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1541.262 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/sys_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sys_top_utilization_synth.rpt -pb sys_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 11:57:12 2023...
