// SPDX-License-Identifier: MIT
// Copyright (C) 2018-present iced project and contributors

// ‚ö†Ô∏èThis file was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è

#pragma once
#ifndef ICED_X86_ENCODER_IMM_SIZE_HPP
#define ICED_X86_ENCODER_IMM_SIZE_HPP

#include <cstdint>

namespace iced_x86::internal {

/// @brief Immediate size for encoder
enum class ImmSize : uint8_t {
	NONE = 0,
	SIZE1 = 1,
	SIZE2 = 2,
	SIZE4 = 3,
	SIZE8 = 4,
	SIZE2_1 = 5,   // ENTER xxxx,yy
	SIZE1_1 = 6,   // EXTRQ/INSERTQ xx,yy
	SIZE2_2 = 7,   // CALL16 FAR x:y
	SIZE4_2 = 8,   // CALL32 FAR x:y
	RIP_REL_SIZE1_TARGET16 = 9,
	RIP_REL_SIZE1_TARGET32 = 10,
	RIP_REL_SIZE1_TARGET64 = 11,
	RIP_REL_SIZE2_TARGET16 = 12,
	RIP_REL_SIZE2_TARGET32 = 13,
	RIP_REL_SIZE2_TARGET64 = 14,
	RIP_REL_SIZE4_TARGET32 = 15,
	RIP_REL_SIZE4_TARGET64 = 16,
	SIZE_IB_REG = 17,
	SIZE1_OP_CODE = 18
};

} // namespace iced_x86::internal

#endif // ICED_X86_ENCODER_IMM_SIZE_HPP
