// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1484\sampleModel1484_2_sub\Mysubsystem_27.v
// Created: 2024-06-10 04:37:40
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_27
// Source Path: sampleModel1484_2_sub/Subsystem/Mysubsystem_27
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_27
          (In1,
           Out1,
           Out2);


  input   [7:0] In1;  // uint8
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk46_out1;  // uint8
  wire [7:0] cfblk38_const_val_1;  // uint8
  wire [7:0] cfblk38_out1;  // uint8
  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk133_out1;  // uint8


  assign cfblk46_out1 = (In1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign cfblk38_const_val_1 = 8'b00000000;



  assign cfblk38_out1 = cfblk46_out1 + cfblk38_const_val_1;



  assign Out1 = cfblk38_out1;

  assign dtc_out = cfblk46_out1;



  assign cfblk133_out1 = dtc_out;



  assign Out2 = cfblk133_out1;

endmodule  // Mysubsystem_27

