<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"high level languages" | Genetic Logic Lab</title><link>/tag/high-level-languages/</link><atom:link href="/tag/high-level-languages/index.xml" rel="self" type="application/rss+xml"/><description>"high level languages"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Thu, 01 Oct 2009 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"high level languages"</title><link>/tag/high-level-languages/</link></image><item><title>A new verification method for embedded systems</title><link>/publication/thacker-new-2009/</link><pubDate>Thu, 01 Oct 2009 00:00:00 +0000</pubDate><guid>/publication/thacker-new-2009/</guid><description/></item><item><title>Synthesis of Timed Circuits Based on Decomposition</title><link>/publication/yoneda-synthesis-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/yoneda-synthesis-2007/</guid><description/></item></channel></rss>