// Seed: 2301560872
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output wor id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri id_7
);
  final $unsigned(63);
  ;
  wire [-1 'd0 : 1] id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd18,
    parameter id_6 = 32'd21
) (
    output wire id_0,
    output wand id_1,
    inout  tri1 _id_2,
    input  wor  id_3,
    input  tri1 id_4
);
  wire [1 'b0 -  id_2 : 1] _id_6;
  wire [1 'b0 : id_6] id_7;
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_3
  );
endmodule
