{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 15:46:22 2024 " "Info: Processing started: Thu Mar 07 15:46:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[2\] " "Info: Assuming node \"AVG\[2\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[1\] " "Info: Assuming node \"AVG\[1\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[0\] " "Info: Assuming node \"AVG\[0\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[0\] " "Info: Assuming node \"SR\[0\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[1\] " "Info: Assuming node \"SR\[1\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[2\] " "Info: Assuming node \"SR\[2\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT " "Info: Detected gated clock \"F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|process_2~1 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|process_2~1\" as buffer" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|process_2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|process_2~0 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|process_2~0\" as buffer" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|process_2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Mux0~0 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Mux0~0\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 122 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|zReadCLK " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|zReadCLK\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 75 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|zReadCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|AVGen_SCK " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|AVGen_SCK\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|AVGen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|ReadCLK " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|ReadCLK\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|ReadCLK" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|AVGen_READ " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|AVGen_READ\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|AVGen_READ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADCmulti_ExtClk:inst1\|SCKL " "Info: Detected gated clock \"F1_readADCmulti_ExtClk:inst1\|SCKL\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|SCKL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|nFS " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|nFS\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|nFS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|clockDIV\[3\] " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|clockDIV\[3\]\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 98 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|clockDIV\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|Fso " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|Fso\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 49 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Fso" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK register F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 116.31 MHz 8.598 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 116.31 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" and destination register \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK\" (period= 8.598 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.042 ns + Longest register register " "Info: + Longest register to register delay is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 1 REG LC_X13_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.175 ns) 2.042 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 2 REG LC_X12_Y7_N3 1 " "Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 8.57 % ) " "Info: Total cell delay = 0.175 ns ( 8.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.867 ns ( 91.43 % ) " "Info: Total interconnect delay = 1.867 ns ( 91.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.814 ns - Smallest " "Info: - Smallest clock skew is -1.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 4.171 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 4.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.462 ns) 2.872 ns F0_ClockEnable_BETA2:inst\|ReadCLK 2 COMB LC_X13_Y7_N9 13 " "Info: 2: + IC(1.683 ns) + CELL(0.462 ns) = 2.872 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.574 ns) 4.171 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 3 REG LC_X12_Y7_N3 1 " "Info: 3: + IC(0.725 ns) + CELL(0.574 ns) = 4.171 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.763 ns ( 42.27 % ) " "Info: Total cell delay = 1.763 ns ( 42.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.408 ns ( 57.73 % ) " "Info: Total interconnect delay = 2.408 ns ( 57.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.171 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.171 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.683ns 0.725ns } { 0.000ns 0.727ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 5.985 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 5.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|zReadCLK 2 REG LC_X13_Y7_N9 1 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X13_Y7_N9; Fanout = 1; REG Node = 'F0_ClockEnable_BETA2:inst\|zReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|zReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 3.079 ns F0_ClockEnable_BETA2:inst\|ReadCLK 3 COMB LC_X13_Y7_N9 13 " "Info: 3: + IC(0.000 ns) + CELL(0.372 ns) = 3.079 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F0_ClockEnable_BETA2:inst|zReadCLK F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.574 ns) 5.985 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 4 REG LC_X13_Y13_N1 2 " "Info: 4: + IC(2.332 ns) + CELL(0.574 ns) = 5.985 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 41.47 % ) " "Info: Total cell delay = 2.482 ns ( 41.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.503 ns ( 58.53 % ) " "Info: Total interconnect delay = 3.503 ns ( 58.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.985 ns" { MCLK F0_ClockEnable_BETA2:inst|zReadCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.985 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|zReadCLK {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.171ns 0.000ns 2.332ns } { 0.000ns 0.727ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.171 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.171 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.683ns 0.725ns } { 0.000ns 0.727ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.985 ns" { MCLK F0_ClockEnable_BETA2:inst|zReadCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.985 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|zReadCLK {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.171ns 0.000ns 2.332ns } { 0.000ns 0.727ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.171 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.171 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.683ns 0.725ns } { 0.000ns 0.727ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.985 ns" { MCLK F0_ClockEnable_BETA2:inst|zReadCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.985 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|zReadCLK {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.171ns 0.000ns 2.332ns } { 0.000ns 0.727ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[2\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK register F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 122.19 MHz 8.184 ns Internal " "Info: Clock \"AVG\[2\]\" has Internal fmax of 122.19 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" and destination register \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK\" (period= 8.184 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.042 ns + Longest register register " "Info: + Longest register to register delay is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 1 REG LC_X13_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.175 ns) 2.042 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 2 REG LC_X12_Y7_N3 1 " "Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 8.57 % ) " "Info: Total cell delay = 0.175 ns ( 8.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.867 ns ( 91.43 % ) " "Info: Total interconnect delay = 1.867 ns ( 91.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.607 ns - Smallest " "Info: - Smallest clock skew is -1.607 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 5.176 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[2\]\" to destination register is 5.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_R10 30 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R10; Fanout = 30; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.152 ns) + CELL(0.125 ns) 2.985 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X13_Y7_N3 7 " "Info: 2: + IC(2.152 ns) + CELL(0.125 ns) = 2.985 ns; Loc. = LC_X13_Y7_N3; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.125 ns) 3.561 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.451 ns) + CELL(0.125 ns) = 3.561 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.877 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.877 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.574 ns) 5.176 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y7_N3 1 " "Info: 5: + IC(0.725 ns) + CELL(0.574 ns) = 5.176 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.657 ns ( 32.01 % ) " "Info: Total cell delay = 1.657 ns ( 32.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.519 ns ( 67.99 % ) " "Info: Total interconnect delay = 3.519 ns ( 67.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.176 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.176 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.152ns 0.451ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 6.783 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[2\]\" to source register is 6.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_R10 30 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R10; Fanout = 30; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.152 ns) + CELL(0.125 ns) 2.985 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X13_Y7_N3 7 " "Info: 2: + IC(2.152 ns) + CELL(0.125 ns) = 2.985 ns; Loc. = LC_X13_Y7_N3; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.125 ns) 3.561 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.451 ns) + CELL(0.125 ns) = 3.561 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.877 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.877 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.574 ns) 6.783 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 5 REG LC_X13_Y13_N1 2 " "Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 6.783 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.657 ns ( 24.43 % ) " "Info: Total cell delay = 1.657 ns ( 24.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.126 ns ( 75.57 % ) " "Info: Total interconnect delay = 5.126 ns ( 75.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.783 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.783 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 2.152ns 0.451ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.176 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.176 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.152ns 0.451ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.783 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.783 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 2.152ns 0.451ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.176 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.176 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.152ns 0.451ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.783 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.783 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 2.152ns 0.451ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[1\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK register F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 122.19 MHz 8.184 ns Internal " "Info: Clock \"AVG\[1\]\" has Internal fmax of 122.19 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" and destination register \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK\" (period= 8.184 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.042 ns + Longest register register " "Info: + Longest register to register delay is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 1 REG LC_X13_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.175 ns) 2.042 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 2 REG LC_X12_Y7_N3 1 " "Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 8.57 % ) " "Info: Total cell delay = 0.175 ns ( 8.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.867 ns ( 91.43 % ) " "Info: Total interconnect delay = 1.867 ns ( 91.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.607 ns - Smallest " "Info: - Smallest clock skew is -1.607 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 5.274 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[1\]\" to destination register is 5.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_A12 26 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A12; Fanout = 26; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.462 ns) 3.083 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X13_Y7_N3 7 " "Info: 2: + IC(1.913 ns) + CELL(0.462 ns) = 3.083 ns; Loc. = LC_X13_Y7_N3; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.125 ns) 3.659 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.451 ns) + CELL(0.125 ns) = 3.659 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.975 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.975 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.574 ns) 5.274 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y7_N3 1 " "Info: 5: + IC(0.725 ns) + CELL(0.574 ns) = 5.274 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.994 ns ( 37.81 % ) " "Info: Total cell delay = 1.994 ns ( 37.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.280 ns ( 62.19 % ) " "Info: Total interconnect delay = 3.280 ns ( 62.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.274 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.913ns 0.451ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 6.881 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[1\]\" to source register is 6.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_A12 26 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A12; Fanout = 26; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.462 ns) 3.083 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X13_Y7_N3 7 " "Info: 2: + IC(1.913 ns) + CELL(0.462 ns) = 3.083 ns; Loc. = LC_X13_Y7_N3; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.125 ns) 3.659 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.451 ns) + CELL(0.125 ns) = 3.659 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.975 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.975 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.574 ns) 6.881 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 5 REG LC_X13_Y13_N1 2 " "Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 6.881 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.994 ns ( 28.98 % ) " "Info: Total cell delay = 1.994 ns ( 28.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.887 ns ( 71.02 % ) " "Info: Total interconnect delay = 4.887 ns ( 71.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.881 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.913ns 0.451ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.274 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.913ns 0.451ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.881 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.913ns 0.451ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.274 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.913ns 0.451ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.881 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.913ns 0.451ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[0\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK register F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 122.19 MHz 8.184 ns Internal " "Info: Clock \"AVG\[0\]\" has Internal fmax of 122.19 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" and destination register \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK\" (period= 8.184 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.042 ns + Longest register register " "Info: + Longest register to register delay is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 1 REG LC_X13_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.175 ns) 2.042 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 2 REG LC_X12_Y7_N3 1 " "Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 8.57 % ) " "Info: Total cell delay = 0.175 ns ( 8.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.867 ns ( 91.43 % ) " "Info: Total interconnect delay = 1.867 ns ( 91.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.607 ns - Smallest " "Info: - Smallest clock skew is -1.607 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 5.230 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[0\]\" to destination register is 5.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_V11 23 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V11; Fanout = 23; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.760 ns) + CELL(0.571 ns) 3.039 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X13_Y7_N3 7 " "Info: 2: + IC(1.760 ns) + CELL(0.571 ns) = 3.039 ns; Loc. = LC_X13_Y7_N3; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.125 ns) 3.615 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.451 ns) + CELL(0.125 ns) = 3.615 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.931 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.931 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.574 ns) 5.230 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y7_N3 1 " "Info: 5: + IC(0.725 ns) + CELL(0.574 ns) = 5.230 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.103 ns ( 40.21 % ) " "Info: Total cell delay = 2.103 ns ( 40.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.127 ns ( 59.79 % ) " "Info: Total interconnect delay = 3.127 ns ( 59.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.230 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.760ns 0.451ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 6.837 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[0\]\" to source register is 6.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_V11 23 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V11; Fanout = 23; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.760 ns) + CELL(0.571 ns) 3.039 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X13_Y7_N3 7 " "Info: 2: + IC(1.760 ns) + CELL(0.571 ns) = 3.039 ns; Loc. = LC_X13_Y7_N3; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.125 ns) 3.615 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.451 ns) + CELL(0.125 ns) = 3.615 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.931 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.931 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.574 ns) 6.837 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 5 REG LC_X13_Y13_N1 2 " "Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 6.837 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.103 ns ( 30.76 % ) " "Info: Total cell delay = 2.103 ns ( 30.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.734 ns ( 69.24 % ) " "Info: Total interconnect delay = 4.734 ns ( 69.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.837 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.837 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.760ns 0.451ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.230 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.760ns 0.451ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.837 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.837 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.760ns 0.451ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.230 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.760ns 0.451ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.837 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.837 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.760ns 0.451ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[0\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK register F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 119.1 MHz 8.396 ns Internal " "Info: Clock \"SR\[0\]\" has Internal fmax of 119.1 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" and destination register \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK\" (period= 8.396 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.042 ns + Longest register register " "Info: + Longest register to register delay is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 1 REG LC_X13_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.175 ns) 2.042 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 2 REG LC_X12_Y7_N3 1 " "Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 8.57 % ) " "Info: Total cell delay = 0.175 ns ( 8.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.867 ns ( 91.43 % ) " "Info: Total interconnect delay = 1.867 ns ( 91.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.713 ns - Smallest " "Info: - Smallest clock skew is -1.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 5.542 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[0\]\" to destination register is 5.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_G14 21 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G14; Fanout = 21; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.090 ns) + CELL(0.319 ns) 3.117 ns F0_ClockEnable_BETA2:inst\|Mux0~0 2 COMB LC_X13_Y7_N6 2 " "Info: 2: + IC(2.090 ns) + CELL(0.319 ns) = 3.117 ns; Loc. = LC_X13_Y7_N6; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { SR[0] F0_ClockEnable_BETA2:inst|Mux0~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.319 ns) 3.927 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.491 ns) + CELL(0.319 ns) = 3.927 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { F0_ClockEnable_BETA2:inst|Mux0~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.243 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.243 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.574 ns) 5.542 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y7_N3 1 " "Info: 5: + IC(0.725 ns) + CELL(0.574 ns) = 5.542 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.045 ns ( 36.90 % ) " "Info: Total cell delay = 2.045 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.497 ns ( 63.10 % ) " "Info: Total interconnect delay = 3.497 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.542 ns" { SR[0] F0_ClockEnable_BETA2:inst|Mux0~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.542 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Mux0~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.090ns 0.491ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 7.255 ns - Longest register " "Info: - Longest clock path from clock \"SR\[0\]\" to source register is 7.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_G14 21 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G14; Fanout = 21; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.090 ns) + CELL(0.319 ns) 3.117 ns F0_ClockEnable_BETA2:inst\|process_2~1 2 COMB LC_X13_Y7_N7 2 " "Info: 2: + IC(2.090 ns) + CELL(0.319 ns) = 3.117 ns; Loc. = LC_X13_Y7_N7; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { SR[0] F0_ClockEnable_BETA2:inst|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.462 ns) 4.033 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.454 ns) + CELL(0.462 ns) = 4.033 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.349 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.349 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.574 ns) 7.255 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 5 REG LC_X13_Y13_N1 2 " "Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 7.255 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.188 ns ( 30.16 % ) " "Info: Total cell delay = 2.188 ns ( 30.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.067 ns ( 69.84 % ) " "Info: Total interconnect delay = 5.067 ns ( 69.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.255 ns" { SR[0] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.255 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 2.090ns 0.454ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.542 ns" { SR[0] F0_ClockEnable_BETA2:inst|Mux0~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.542 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Mux0~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.090ns 0.491ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.255 ns" { SR[0] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.255 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 2.090ns 0.454ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.542 ns" { SR[0] F0_ClockEnable_BETA2:inst|Mux0~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.542 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Mux0~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.090ns 0.491ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.255 ns" { SR[0] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.255 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 2.090ns 0.454ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[1\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK register F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 119.1 MHz 8.396 ns Internal " "Info: Clock \"SR\[1\]\" has Internal fmax of 119.1 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" and destination register \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK\" (period= 8.396 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.042 ns + Longest register register " "Info: + Longest register to register delay is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 1 REG LC_X13_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.175 ns) 2.042 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 2 REG LC_X12_Y7_N3 1 " "Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 8.57 % ) " "Info: Total cell delay = 0.175 ns ( 8.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.867 ns ( 91.43 % ) " "Info: Total interconnect delay = 1.867 ns ( 91.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.713 ns - Smallest " "Info: - Smallest clock skew is -1.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 5.623 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[1\]\" to destination register is 5.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_H13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 17; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.462 ns) 3.198 ns F0_ClockEnable_BETA2:inst\|Mux0~0 2 COMB LC_X13_Y7_N6 2 " "Info: 2: + IC(2.028 ns) + CELL(0.462 ns) = 3.198 ns; Loc. = LC_X13_Y7_N6; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { SR[1] F0_ClockEnable_BETA2:inst|Mux0~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.319 ns) 4.008 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.491 ns) + CELL(0.319 ns) = 4.008 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { F0_ClockEnable_BETA2:inst|Mux0~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.324 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.324 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.574 ns) 5.623 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y7_N3 1 " "Info: 5: + IC(0.725 ns) + CELL(0.574 ns) = 5.623 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.188 ns ( 38.91 % ) " "Info: Total cell delay = 2.188 ns ( 38.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.435 ns ( 61.09 % ) " "Info: Total interconnect delay = 3.435 ns ( 61.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.623 ns" { SR[1] F0_ClockEnable_BETA2:inst|Mux0~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.623 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Mux0~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.028ns 0.491ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 7.336 ns - Longest register " "Info: - Longest clock path from clock \"SR\[1\]\" to source register is 7.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_H13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 17; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.462 ns) 3.198 ns F0_ClockEnable_BETA2:inst\|process_2~1 2 COMB LC_X13_Y7_N7 2 " "Info: 2: + IC(2.028 ns) + CELL(0.462 ns) = 3.198 ns; Loc. = LC_X13_Y7_N7; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.462 ns) 4.114 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.454 ns) + CELL(0.462 ns) = 4.114 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.430 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.430 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.574 ns) 7.336 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 5 REG LC_X13_Y13_N1 2 " "Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 7.336 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.331 ns ( 31.77 % ) " "Info: Total cell delay = 2.331 ns ( 31.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.005 ns ( 68.23 % ) " "Info: Total interconnect delay = 5.005 ns ( 68.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.336 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.336 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 2.028ns 0.454ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.623 ns" { SR[1] F0_ClockEnable_BETA2:inst|Mux0~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.623 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Mux0~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.028ns 0.491ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.336 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.336 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 2.028ns 0.454ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.623 ns" { SR[1] F0_ClockEnable_BETA2:inst|Mux0~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.623 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Mux0~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.028ns 0.491ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.336 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.336 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 2.028ns 0.454ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[2\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK register F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 119.13 MHz 8.394 ns Internal " "Info: Clock \"SR\[2\]\" has Internal fmax of 119.13 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" and destination register \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK\" (period= 8.394 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.042 ns + Longest register register " "Info: + Longest register to register delay is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 1 REG LC_X13_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.175 ns) 2.042 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 2 REG LC_X12_Y7_N3 1 " "Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 8.57 % ) " "Info: Total cell delay = 0.175 ns ( 8.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.867 ns ( 91.43 % ) " "Info: Total interconnect delay = 1.867 ns ( 91.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.712 ns - Smallest " "Info: - Smallest clock skew is -1.712 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 5.505 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[2\]\" to destination register is 5.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_U12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U12; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.571 ns) 3.080 ns F0_ClockEnable_BETA2:inst\|Mux0~0 2 COMB LC_X13_Y7_N6 2 " "Info: 2: + IC(1.801 ns) + CELL(0.571 ns) = 3.080 ns; Loc. = LC_X13_Y7_N6; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux0~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.319 ns) 3.890 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.491 ns) + CELL(0.319 ns) = 3.890 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { F0_ClockEnable_BETA2:inst|Mux0~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.206 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.206 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.574 ns) 5.505 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y7_N3 1 " "Info: 5: + IC(0.725 ns) + CELL(0.574 ns) = 5.505 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.297 ns ( 41.73 % ) " "Info: Total cell delay = 2.297 ns ( 41.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.208 ns ( 58.27 % ) " "Info: Total interconnect delay = 3.208 ns ( 58.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.505 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux0~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.505 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux0~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.801ns 0.491ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 7.217 ns - Longest register " "Info: - Longest clock path from clock \"SR\[2\]\" to source register is 7.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_U12 16 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U12; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.571 ns) 3.079 ns F0_ClockEnable_BETA2:inst\|process_2~1 2 COMB LC_X13_Y7_N7 2 " "Info: 2: + IC(1.800 ns) + CELL(0.571 ns) = 3.079 ns; Loc. = LC_X13_Y7_N7; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { SR[2] F0_ClockEnable_BETA2:inst|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.462 ns) 3.995 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.454 ns) + CELL(0.462 ns) = 3.995 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.311 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.311 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.574 ns) 7.217 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 5 REG LC_X13_Y13_N1 2 " "Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 7.217 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.440 ns ( 33.81 % ) " "Info: Total cell delay = 2.440 ns ( 33.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.777 ns ( 66.19 % ) " "Info: Total interconnect delay = 4.777 ns ( 66.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.217 ns" { SR[2] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.217 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.800ns 0.454ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.505 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux0~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.505 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux0~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.801ns 0.491ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.217 ns" { SR[2] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.217 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.800ns 0.454ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 1.867ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.505 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux0~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.505 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux0~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.801ns 0.491ns 0.191ns 0.725ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.217 ns" { SR[2] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.217 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.800ns 0.454ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 54 " "Warning: Circuit may not operate. Detected 54 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[16\] MCLK 1.139 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[16\]\" for clock \"MCLK\" (Hold time is 1.139 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.176 ns + Largest " "Info: + Largest clock skew is 2.176 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 9.702 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 9.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X10_Y10_N5 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X10_Y10_N5; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.809 ns) 4.795 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X11_Y11_N6 3 " "Info: 3: + IC(1.279 ns) + CELL(0.809 ns) = 4.795 ns; Loc. = LC_X11_Y11_N6; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.125 ns) 6.294 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 4 COMB LC_X12_Y7_N6 24 " "Info: 4: + IC(1.374 ns) + CELL(0.125 ns) = 6.294 ns; Loc. = LC_X12_Y7_N6; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.834 ns) + CELL(0.574 ns) 9.702 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[16\] 5 REG LC_X6_Y13_N4 1 " "Info: 5: + IC(2.834 ns) + CELL(0.574 ns) = 9.702 ns; Loc. = LC_X6_Y13_N4; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[16\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.408 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.044 ns ( 31.37 % ) " "Info: Total cell delay = 3.044 ns ( 31.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.658 ns ( 68.63 % ) " "Info: Total interconnect delay = 6.658 ns ( 68.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.702 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.702 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[16] {} } { 0.000ns 0.000ns 1.171ns 1.279ns 1.374ns 2.834ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 7.526 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to source register is 7.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.462 ns) 2.872 ns F0_ClockEnable_BETA2:inst\|ReadCLK 2 COMB LC_X13_Y7_N9 13 " "Info: 2: + IC(1.683 ns) + CELL(0.462 ns) = 2.872 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.462 ns) 4.086 ns F1_readADCmulti_ExtClk:inst1\|SCKL 3 COMB LC_X12_Y7_N3 30 " "Info: 3: + IC(0.752 ns) + CELL(0.462 ns) = 4.086 ns; Loc. = LC_X12_Y7_N3; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.866 ns) + CELL(0.574 ns) 7.526 ns F20_EmulateADC:inst9\|SRDATA\[23\] 4 REG LC_X6_Y13_N2 13 " "Info: 4: + IC(2.866 ns) + CELL(0.574 ns) = 7.526 ns; Loc. = LC_X6_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.225 ns ( 29.56 % ) " "Info: Total cell delay = 2.225 ns ( 29.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.301 ns ( 70.44 % ) " "Info: Total interconnect delay = 5.301 ns ( 70.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.526 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.526 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.683ns 0.752ns 2.866ns } { 0.000ns 0.727ns 0.462ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.702 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.702 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[16] {} } { 0.000ns 0.000ns 1.171ns 1.279ns 1.374ns 2.834ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.526 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.526 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.683ns 0.752ns 2.866ns } { 0.000ns 0.727ns 0.462ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.940 ns - Shortest register register " "Info: - Shortest register to register delay is 0.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X6_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.369 ns) 0.940 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[16\] 2 REG LC_X6_Y13_N4 1 " "Info: 2: + IC(0.571 ns) + CELL(0.369 ns) = 0.940 ns; Loc. = LC_X6_Y13_N4; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[16\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.26 % ) " "Info: Total cell delay = 0.369 ns ( 39.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.571 ns ( 60.74 % ) " "Info: Total interconnect delay = 0.571 ns ( 60.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.940 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[16] {} } { 0.000ns 0.571ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.702 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.702 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[16] {} } { 0.000ns 0.000ns 1.171ns 1.279ns 1.374ns 2.834ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.526 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.526 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.683ns 0.752ns 2.866ns } { 0.000ns 0.727ns 0.462ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.940 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[16] {} } { 0.000ns 0.571ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "F1_readADCmulti_ExtClk:inst1\|AVGen_READ AVG\[0\] MCLK 12.893 ns register " "Info: tsu for register \"F1_readADCmulti_ExtClk:inst1\|AVGen_READ\" (data pin = \"AVG\[0\]\", clock pin = \"MCLK\") is 12.893 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.245 ns + Longest pin register " "Info: + Longest pin to register delay is 17.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_V11 23 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V11; Fanout = 23; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.319 ns) 2.922 ns F1_readADCmulti_ExtClk:inst1\|Mux10~1 2 COMB LC_X11_Y11_N0 11 " "Info: 2: + IC(1.895 ns) + CELL(0.319 ns) = 2.922 ns; Loc. = LC_X11_Y11_N0; Fanout = 11; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Mux10~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { AVG[0] F1_readADCmulti_ExtClk:inst1|Mux10~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.611 ns) 4.686 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT 3 COMB LC_X14_Y11_N6 1 " "Info: 3: + IC(1.153 ns) + CELL(0.611 ns) = 4.686 ns; Loc. = LC_X14_Y11_N6; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { F1_readADCmulti_ExtClk:inst1|Mux10~1 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 5.195 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20 4 COMB LC_X14_Y11_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 5.195 ns; Loc. = LC_X14_Y11_N7; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.611 ns) 6.519 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17 5 COMB LC_X13_Y11_N5 2 " "Info: 5: + IC(0.713 ns) + CELL(0.611 ns) = 6.519 ns; Loc. = LC_X13_Y11_N5; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 6.596 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12 6 COMB LC_X13_Y11_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 6.596 ns; Loc. = LC_X13_Y11_N6; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 6.673 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7 7 COMB LC_X13_Y11_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 6.673 ns; Loc. = LC_X13_Y11_N7; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 7.182 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0 8 COMB LC_X13_Y11_N8 4 " "Info: 8: + IC(0.000 ns) + CELL(0.509 ns) = 7.182 ns; Loc. = LC_X13_Y11_N8; Fanout = 4; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.125 ns) 8.039 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[10\]~4 9 COMB LC_X12_Y11_N8 4 " "Info: 9: + IC(0.732 ns) + CELL(0.125 ns) = 8.039 ns; Loc. = LC_X12_Y11_N8; Fanout = 4; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[10\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.611 ns) 9.344 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~17 10 COMB LC_X13_Y11_N1 2 " "Info: 10: + IC(0.694 ns) + CELL(0.611 ns) = 9.344 ns; Loc. = LC_X13_Y11_N1; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 9.421 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12 11 COMB LC_X13_Y11_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.077 ns) = 9.421 ns; Loc. = LC_X13_Y11_N2; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 9.498 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7 12 COMB LC_X13_Y11_N3 1 " "Info: 12: + IC(0.000 ns) + CELL(0.077 ns) = 9.498 ns; Loc. = LC_X13_Y11_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 10.007 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0 13 COMB LC_X13_Y11_N4 1 " "Info: 13: + IC(0.000 ns) + CELL(0.509 ns) = 10.007 ns; Loc. = LC_X13_Y11_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.125 ns) 11.229 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\] 14 COMB LC_X11_Y11_N8 5 " "Info: 14: + IC(1.097 ns) + CELL(0.125 ns) = 11.229 ns; Loc. = LC_X11_Y11_N8; Fanout = 5; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 54 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.319 ns) 12.343 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~5 15 COMB LC_X12_Y11_N9 2 " "Info: 15: + IC(0.795 ns) + CELL(0.319 ns) = 12.343 ns; Loc. = LC_X12_Y11_N9; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.467 ns) 13.253 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17 16 COMB LC_X12_Y11_N3 1 " "Info: 16: + IC(0.443 ns) + CELL(0.467 ns) = 13.253 ns; Loc. = LC_X12_Y11_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.163 ns) 13.416 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12 17 COMB LC_X12_Y11_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.163 ns) = 13.416 ns; Loc. = LC_X12_Y11_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 14.025 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0 18 COMB LC_X12_Y11_N6 1 " "Info: 18: + IC(0.000 ns) + CELL(0.609 ns) = 14.025 ns; Loc. = LC_X12_Y11_N6; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.125 ns) 15.334 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~0 19 COMB LC_X11_Y11_N9 1 " "Info: 19: + IC(1.184 ns) + CELL(0.125 ns) = 15.334 ns; Loc. = LC_X11_Y11_N9; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~0 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.125 ns) 15.910 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~1 20 COMB LC_X11_Y11_N3 1 " "Info: 20: + IC(0.451 ns) + CELL(0.125 ns) = 15.910 ns; Loc. = LC_X11_Y11_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~0 F1_readADCmulti_ExtClk:inst1|LessThan4~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 16.226 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~2 21 COMB LC_X11_Y11_N4 1 " "Info: 21: + IC(0.191 ns) + CELL(0.125 ns) = 16.226 ns; Loc. = LC_X11_Y11_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~1 F1_readADCmulti_ExtClk:inst1|LessThan4~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.125 ns) 16.685 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~3 22 COMB LC_X11_Y11_N5 1 " "Info: 22: + IC(0.334 ns) + CELL(0.125 ns) = 16.685 ns; Loc. = LC_X11_Y11_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.369 ns) 17.245 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 23 REG LC_X11_Y11_N6 3 " "Info: 23: + IC(0.191 ns) + CELL(0.369 ns) = 17.245 ns; Loc. = LC_X11_Y11_N6; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.372 ns ( 42.75 % ) " "Info: Total cell delay = 7.372 ns ( 42.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.873 ns ( 57.25 % ) " "Info: Total interconnect delay = 9.873 ns ( 57.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.245 ns" { AVG[0] F1_readADCmulti_ExtClk:inst1|Mux10~1 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~0 F1_readADCmulti_ExtClk:inst1|LessThan4~1 F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.245 ns" { AVG[0] {} AVG[0]~combout {} F1_readADCmulti_ExtClk:inst1|Mux10~1 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~1 {} F1_readADCmulti_ExtClk:inst1|LessThan4~2 {} F1_readADCmulti_ExtClk:inst1|LessThan4~3 {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.895ns 1.153ns 0.000ns 0.713ns 0.000ns 0.000ns 0.000ns 0.732ns 0.694ns 0.000ns 0.000ns 0.000ns 1.097ns 0.795ns 0.443ns 0.000ns 0.000ns 1.184ns 0.451ns 0.191ns 0.334ns 0.191ns } { 0.000ns 0.708ns 0.319ns 0.611ns 0.509ns 0.611ns 0.077ns 0.077ns 0.509ns 0.125ns 0.611ns 0.077ns 0.077ns 0.509ns 0.125ns 0.319ns 0.467ns 0.163ns 0.609ns 0.125ns 0.125ns 0.125ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 4.560 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to destination register is 4.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X10_Y10_N5 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X10_Y10_N5; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.574 ns) 4.560 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X11_Y11_N6 3 " "Info: 3: + IC(1.279 ns) + CELL(0.574 ns) = 4.560 ns; Loc. = LC_X11_Y11_N6; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 46.27 % ) " "Info: Total cell delay = 2.110 ns ( 46.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.450 ns ( 53.73 % ) " "Info: Total interconnect delay = 2.450 ns ( 53.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.560 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.560 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.171ns 1.279ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.245 ns" { AVG[0] F1_readADCmulti_ExtClk:inst1|Mux10~1 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~0 F1_readADCmulti_ExtClk:inst1|LessThan4~1 F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.245 ns" { AVG[0] {} AVG[0]~combout {} F1_readADCmulti_ExtClk:inst1|Mux10~1 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~1 {} F1_readADCmulti_ExtClk:inst1|LessThan4~2 {} F1_readADCmulti_ExtClk:inst1|LessThan4~3 {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.895ns 1.153ns 0.000ns 0.713ns 0.000ns 0.000ns 0.000ns 0.732ns 0.694ns 0.000ns 0.000ns 0.000ns 1.097ns 0.795ns 0.443ns 0.000ns 0.000ns 1.184ns 0.451ns 0.191ns 0.334ns 0.191ns } { 0.000ns 0.708ns 0.319ns 0.611ns 0.509ns 0.611ns 0.077ns 0.077ns 0.509ns 0.125ns 0.611ns 0.077ns 0.077ns 0.509ns 0.125ns 0.319ns 0.467ns 0.163ns 0.609ns 0.125ns 0.125ns 0.125ns 0.125ns 0.369ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.560 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.560 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.171ns 1.279ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SR\[1\] TEST_TCLK23\[1\] F1_readADCmulti_ExtClk:inst1\|TCLK23\[1\] 13.112 ns register " "Info: tco from clock \"SR\[1\]\" to destination pin \"TEST_TCLK23\[1\]\" through register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[1\]\" is 13.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 9.776 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to source register is 9.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_H13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 17; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.462 ns) 3.198 ns F0_ClockEnable_BETA2:inst\|process_2~1 2 COMB LC_X13_Y7_N7 2 " "Info: 2: + IC(2.028 ns) + CELL(0.462 ns) = 3.198 ns; Loc. = LC_X13_Y7_N7; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.462 ns) 4.114 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.454 ns) + CELL(0.462 ns) = 4.114 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.430 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.430 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.809 ns) 5.964 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y7_N3 1 " "Info: 5: + IC(0.725 ns) + CELL(0.809 ns) = 5.964 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 6.336 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X12_Y7_N3 30 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 6.336 ns; Loc. = LC_X12_Y7_N3; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.866 ns) + CELL(0.574 ns) 9.776 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[1\] 7 REG LC_X8_Y13_N6 9 " "Info: 7: + IC(2.866 ns) + CELL(0.574 ns) = 9.776 ns; Loc. = LC_X8_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[1] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.512 ns ( 35.92 % ) " "Info: Total cell delay = 3.512 ns ( 35.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.264 ns ( 64.08 % ) " "Info: Total interconnect delay = 6.264 ns ( 64.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.776 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.776 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[1] {} } { 0.000ns 0.000ns 2.028ns 0.454ns 0.191ns 0.725ns 0.000ns 2.866ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.101 ns + Longest register pin " "Info: + Longest register to pin delay is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[1\] 1 REG LC_X8_Y13_N6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[1] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(1.454 ns) 3.101 ns TEST_TCLK23\[1\] 2 PIN PIN_C2 0 " "Info: 2: + IC(1.647 ns) + CELL(1.454 ns) = 3.101 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'TEST_TCLK23\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[1] TEST_TCLK23[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 440 1192 1383 456 "TEST_TCLK23\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 46.89 % ) " "Info: Total cell delay = 1.454 ns ( 46.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.647 ns ( 53.11 % ) " "Info: Total interconnect delay = 1.647 ns ( 53.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[1] TEST_TCLK23[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.101 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[1] {} TEST_TCLK23[1] {} } { 0.000ns 1.647ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.776 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.776 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[1] {} } { 0.000ns 0.000ns 2.028ns 0.454ns 0.191ns 0.725ns 0.000ns 2.866ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[1] TEST_TCLK23[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.101 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[1] {} TEST_TCLK23[1] {} } { 0.000ns 1.647ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SR\[1\] SCKL 8.332 ns Longest " "Info: Longest tpd from source pin \"SR\[1\]\" to destination pin \"SCKL\" is 8.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_H13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 17; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.462 ns) 3.198 ns F0_ClockEnable_BETA2:inst\|process_2~1 2 COMB LC_X13_Y7_N7 2 " "Info: 2: + IC(2.028 ns) + CELL(0.462 ns) = 3.198 ns; Loc. = LC_X13_Y7_N7; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.462 ns) 4.114 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.454 ns) + CELL(0.462 ns) = 4.114 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.430 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.430 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.462 ns) 5.644 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X12_Y7_N3 30 " "Info: 5: + IC(0.752 ns) + CELL(0.462 ns) = 5.644 ns; Loc. = LC_X12_Y7_N3; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(1.454 ns) 8.332 ns SCKL 6 PIN PIN_U11 0 " "Info: 6: + IC(1.234 ns) + CELL(1.454 ns) = 8.332 ns; Loc. = PIN_U11; Fanout = 0; PIN Node = 'SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { F1_readADCmulti_ExtClk:inst1|SCKL SCKL } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 1192 1368 264 "SCKL" "" } { 472 360 400 488 "SCKL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.673 ns ( 44.08 % ) " "Info: Total cell delay = 3.673 ns ( 44.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.659 ns ( 55.92 % ) " "Info: Total interconnect delay = 4.659 ns ( 55.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.332 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL SCKL } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.332 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} SCKL {} } { 0.000ns 0.000ns 2.028ns 0.454ns 0.191ns 0.752ns 1.234ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.462ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT AVG\[1\] SR\[1\] 3.297 ns register " "Info: th for register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT\" (data pin = \"AVG\[1\]\", clock pin = \"SR\[1\]\") is 3.297 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 7.336 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to destination register is 7.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_H13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 17; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.462 ns) 3.198 ns F0_ClockEnable_BETA2:inst\|process_2~1 2 COMB LC_X13_Y7_N7 2 " "Info: 2: + IC(2.028 ns) + CELL(0.462 ns) = 3.198 ns; Loc. = LC_X13_Y7_N7; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.462 ns) 4.114 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X13_Y7_N8 1 " "Info: 3: + IC(0.454 ns) + CELL(0.462 ns) = 4.114 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.430 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X13_Y7_N9 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.430 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.574 ns) 7.336 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT 5 REG LC_X13_Y13_N3 2 " "Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 7.336 ns; Loc. = LC_X13_Y13_N3; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.331 ns ( 31.77 % ) " "Info: Total cell delay = 2.331 ns ( 31.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.005 ns ( 68.23 % ) " "Info: Total interconnect delay = 5.005 ns ( 68.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.336 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.336 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} } { 0.000ns 0.000ns 2.028ns 0.454ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.177 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_A12 26 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A12; Fanout = 26; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.571 ns) 2.731 ns F1_readADCmulti_ExtClk:inst1\|LessThan2~1 2 COMB LC_X13_Y13_N6 1 " "Info: 2: + IC(1.452 ns) + CELL(0.571 ns) = 2.731 ns; Loc. = LC_X13_Y13_N6; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { AVG[1] F1_readADCmulti_ExtClk:inst1|LessThan2~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.047 ns F1_readADCmulti_ExtClk:inst1\|LessThan2~2 3 COMB LC_X13_Y13_N7 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.047 ns; Loc. = LC_X13_Y13_N7; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan2~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan2~1 F1_readADCmulti_ExtClk:inst1|LessThan2~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.363 ns F1_readADCmulti_ExtClk:inst1\|LessThan2~3 4 COMB LC_X13_Y13_N8 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.363 ns; Loc. = LC_X13_Y13_N8; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan2~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan2~2 F1_readADCmulti_ExtClk:inst1|LessThan2~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.369 ns) 4.177 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT 5 REG LC_X13_Y13_N3 2 " "Info: 5: + IC(0.445 ns) + CELL(0.369 ns) = 4.177 ns; Loc. = LC_X13_Y13_N3; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { F1_readADCmulti_ExtClk:inst1|LessThan2~3 F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 45.44 % ) " "Info: Total cell delay = 1.898 ns ( 45.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.279 ns ( 54.56 % ) " "Info: Total interconnect delay = 2.279 ns ( 54.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.177 ns" { AVG[1] F1_readADCmulti_ExtClk:inst1|LessThan2~1 F1_readADCmulti_ExtClk:inst1|LessThan2~2 F1_readADCmulti_ExtClk:inst1|LessThan2~3 F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.177 ns" { AVG[1] {} AVG[1]~combout {} F1_readADCmulti_ExtClk:inst1|LessThan2~1 {} F1_readADCmulti_ExtClk:inst1|LessThan2~2 {} F1_readADCmulti_ExtClk:inst1|LessThan2~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} } { 0.000ns 0.000ns 1.452ns 0.191ns 0.191ns 0.445ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.336 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.336 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} } { 0.000ns 0.000ns 2.028ns 0.454ns 0.191ns 2.332ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.177 ns" { AVG[1] F1_readADCmulti_ExtClk:inst1|LessThan2~1 F1_readADCmulti_ExtClk:inst1|LessThan2~2 F1_readADCmulti_ExtClk:inst1|LessThan2~3 F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.177 ns" { AVG[1] {} AVG[1]~combout {} F1_readADCmulti_ExtClk:inst1|LessThan2~1 {} F1_readADCmulti_ExtClk:inst1|LessThan2~2 {} F1_readADCmulti_ExtClk:inst1|LessThan2~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} } { 0.000ns 0.000ns 1.452ns 0.191ns 0.191ns 0.445ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.369ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 15:46:23 2024 " "Info: Processing ended: Thu Mar 07 15:46:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
