Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/User/Documents/Proy_3_grupo_7_II_2016/codigos/Micro/pico/empaquetado_RTC_tb_isim_beh.exe -prj C:/Users/User/Documents/Proy_3_grupo_7_II_2016/codigos/Micro/pico/empaquetado_RTC_tb_beh.prj work.empaquetado_RTC_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/User/Documents/Proy_3_grupo_7_II_2016/codigos/Micro/pico/../../Nueva carpeta/or2.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/Proy_3_grupo_7_II_2016/codigos/Micro/pico/../../Nueva carpeta/Mux2x7.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/Proy_3_grupo_7_II_2016/codigos/Micro/pico/../../Nueva carpeta/memoria_DRULC.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/Proy_3_grupo_7_II_2016/codigos/Micro/pico/../../Nueva carpeta/lectura.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/Proy_3_grupo_7_II_2016/codigos/Micro/pico/../../Nueva carpeta/escritura.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/Proy_3_grupo_7_II_2016/codigos/Micro/pico/../../Nueva carpeta/control_salida.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/Proy_3_grupo_7_II_2016/codigos/Micro/pico/../../Nueva carpeta/control_principal_rtc.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/Proy_3_grupo_7_II_2016/codigos/Micro/pico/../../Nueva carpeta/ModuloRTC.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/Proy_3_grupo_7_II_2016/codigos/Micro/pico/../../Nueva%20carpeta/empaquetado_RTC_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 105324 KB
Fuse CPU Usage: 654 ms
Compiling module Mux2x7
Compiling module or2
Compiling module control_principal_rtc
Compiling module lectura
Compiling module escritura
Compiling module control_salida
Compiling module memoria_DMULC
Compiling module ModuloRTC
Compiling module empaquetado_RTC_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/User/Documents/Proy_3_grupo_7_II_2016/codigos/Micro/pico/empaquetado_RTC_tb_isim_beh.exe
Fuse Memory Usage: 109916 KB
Fuse CPU Usage: 966 ms
