<<<<<<< HEAD
Warning (10273): Verilog HDL warning at CPU_RISCV.sv(171): extended using "x" or "z" File: /home/esl/Workspace/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv Line: 171
Info (10281): Verilog HDL Declaration information at CPU_RISCV.sv(38): object "rs1" differs only in case from object "RS1" in the same scope File: /home/esl/Workspace/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv Line: 38
Info (10281): Verilog HDL Declaration information at CPU_RISCV.sv(40): object "rs2" differs only in case from object "RS2" in the same scope File: /home/esl/Workspace/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv Line: 40
=======
Warning (10273): Verilog HDL warning at CPU_RISCV.sv(156): extended using "x" or "z" File: /home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv Line: 156
Info (10281): Verilog HDL Declaration information at CPU_RISCV.sv(28): object "rs1" differs only in case from object "RS1" in the same scope File: /home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv Line: 28
Info (10281): Verilog HDL Declaration information at CPU_RISCV.sv(30): object "rs2" differs only in case from object "RS2" in the same scope File: /home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv Line: 30
>>>>>>> 872bc982ff20af9f62104a23e55ed0f291e5a770
