

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Nov 19 15:15:56 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2510717|  2510717|  2510717|  2510717|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop           |  2510716|  2510716|     96566|          -|          -|    26|    no    |
        | + Col_Loop          |    96564|    96564|      3714|          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     3712|     3712|       116|          -|          -|    32|    no    |
        |   +++ W_Row_Loop    |      105|      105|        35|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       33|       33|        11|          -|          -|     3|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 17 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 6 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 27 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [cnn/conv_1.cpp:8]   --->   Operation 28 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [cnn/conv_1.cpp:8]   --->   Operation 29 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [cnn/conv_1.cpp:8]   --->   Operation 30 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:8]   --->   Operation 32 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %7, label %Row_Loop_begin" [cnn/conv_1.cpp:8]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str23) nounwind" [cnn/conv_1.cpp:9]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str23)" [cnn/conv_1.cpp:9]   --->   Operation 35 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %2" [cnn/conv_1.cpp:11]   --->   Operation 36 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:42]   --->   Operation 37 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 38 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [cnn/conv_1.cpp:11]   --->   Operation 39 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 40 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:11]   --->   Operation 41 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn/conv_1.cpp:11]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str124) nounwind" [cnn/conv_1.cpp:12]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str124)" [cnn/conv_1.cpp:12]   --->   Operation 44 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %c_0 to i10" [cnn/conv_1.cpp:35]   --->   Operation 45 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %phi_mul, %zext_ln35" [cnn/conv_1.cpp:35]   --->   Operation 46 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_11 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [cnn/conv_1.cpp:14]   --->   Operation 47 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i15 %tmp_11 to i16" [cnn/conv_1.cpp:14]   --->   Operation 48 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.76ns)   --->   "br label %3" [cnn/conv_1.cpp:14]   --->   Operation 49 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str23, i32 %tmp_s)" [cnn/conv_1.cpp:41]   --->   Operation 50 'specregionend' 'empty_45' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 51 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 52 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [cnn/conv_1.cpp:14]   --->   Operation 53 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 54 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [cnn/conv_1.cpp:14]   --->   Operation 55 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [cnn/conv_1.cpp:14]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str225) nounwind" [cnn/conv_1.cpp:15]   --->   Operation 57 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str225)" [cnn/conv_1.cpp:15]   --->   Operation 58 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %f_0 to i64" [cnn/conv_1.cpp:26]   --->   Operation 59 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i6 %f_0 to i10" [cnn/conv_1.cpp:35]   --->   Operation 60 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i6 %f_0 to i16" [cnn/conv_1.cpp:35]   --->   Operation 61 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.94ns)   --->   "%add_ln35_2 = add i16 %zext_ln14, %zext_ln35_5" [cnn/conv_1.cpp:35]   --->   Operation 62 'add' 'add_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i16 %add_ln35_2 to i64" [cnn/conv_1.cpp:35]   --->   Operation 63 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_6" [cnn/conv_1.cpp:35]   --->   Operation 64 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.76ns)   --->   "br label %4" [cnn/conv_1.cpp:18]   --->   Operation 65 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str124, i32 %tmp_5)" [cnn/conv_1.cpp:40]   --->   Operation 66 'specregionend' 'empty_44' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_1.cpp:11]   --->   Operation 67 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 68 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [cnn/conv_1.cpp:26]   --->   Operation 69 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i5" [cnn/conv_1.cpp:18]   --->   Operation 70 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn/conv_1.cpp:18]   --->   Operation 71 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 72 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn/conv_1.cpp:18]   --->   Operation 73 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Row_Loop_begin" [cnn/conv_1.cpp:18]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str326) nounwind" [cnn/conv_1.cpp:19]   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str326)" [cnn/conv_1.cpp:19]   --->   Operation 76 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn/conv_1.cpp:26]   --->   Operation 77 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i4 %tmp_10 to i5" [cnn/conv_1.cpp:26]   --->   Operation 78 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_10, %zext_ln18" [cnn/conv_1.cpp:26]   --->   Operation 79 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln18, %r_0" [cnn/conv_1.cpp:26]   --->   Operation 80 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [cnn/conv_1.cpp:26]   --->   Operation 81 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i10 %tmp_12 to i11" [cnn/conv_1.cpp:26]   --->   Operation 82 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [cnn/conv_1.cpp:26]   --->   Operation 83 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i7 %tmp_13 to i11" [cnn/conv_1.cpp:26]   --->   Operation 84 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_11, %zext_ln26_12" [cnn/conv_1.cpp:26]   --->   Operation 85 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (1.76ns)   --->   "br label %5" [cnn/conv_1.cpp:21]   --->   Operation 86 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:31]   --->   Operation 87 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:31]   --->   Operation 88 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 6.76>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_4, %6 ]" [cnn/conv_1.cpp:26]   --->   Operation 89 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %6 ]"   --->   Operation 90 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i5" [cnn/conv_1.cpp:21]   --->   Operation 91 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn/conv_1.cpp:21]   --->   Operation 92 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 93 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn/conv_1.cpp:21]   --->   Operation 94 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %6" [cnn/conv_1.cpp:21]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i2 %wc_0 to i5" [cnn/conv_1.cpp:26]   --->   Operation 96 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.78ns)   --->   "%add_ln26_7 = add i5 %zext_ln26_13, %sub_ln26" [cnn/conv_1.cpp:26]   --->   Operation 97 'add' 'add_ln26_7' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_36_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_7, i5 0)" [cnn/conv_1.cpp:26]   --->   Operation 98 'bitconcatenate' 'tmp_36_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.73ns)   --->   "%add_ln26_8 = add i10 %zext_ln35_4, %tmp_36_cast" [cnn/conv_1.cpp:26]   --->   Operation 99 'add' 'add_ln26_8' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i10 %add_ln26_8 to i64" [cnn/conv_1.cpp:26]   --->   Operation 100 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_14" [cnn/conv_1.cpp:26]   --->   Operation 101 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %c_0, %zext_ln21" [cnn/conv_1.cpp:26]   --->   Operation 102 'add' 'add_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i5 %add_ln26_2 to i11" [cnn/conv_1.cpp:26]   --->   Operation 103 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.63ns)   --->   "%add_ln26_9 = add i11 %zext_ln26_15, %sub_ln26_1" [cnn/conv_1.cpp:26]   --->   Operation 104 'add' 'add_ln26_9' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26_9 to i64" [cnn/conv_1.cpp:26]   --->   Operation 105 'sext' 'sext_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [784 x float]* %input_0, i64 0, i64 %sext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 106 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [cnn/conv_1.cpp:26]   --->   Operation 107 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 108 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 108 'load' 'input_0_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str326, i32 %tmp_8)" [cnn/conv_1.cpp:30]   --->   Operation 109 'specregionend' 'empty_42' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br label %4" [cnn/conv_1.cpp:18]   --->   Operation 110 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 111 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [cnn/conv_1.cpp:26]   --->   Operation 111 'load' 'conv_1_weights_0_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 112 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 112 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 113 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:26]   --->   Operation 113 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 114 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:26]   --->   Operation 114 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 115 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:26]   --->   Operation 115 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 116 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:26]   --->   Operation 116 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 117 [5/5] (7.25ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [cnn/conv_1.cpp:26]   --->   Operation 117 'fadd' 'w_sum_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 118 [4/5] (7.25ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [cnn/conv_1.cpp:26]   --->   Operation 118 'fadd' 'w_sum_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 119 [3/5] (7.25ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [cnn/conv_1.cpp:26]   --->   Operation 119 'fadd' 'w_sum_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 120 [2/5] (7.25ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [cnn/conv_1.cpp:26]   --->   Operation 120 'fadd' 'w_sum_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str427) nounwind" [cnn/conv_1.cpp:22]   --->   Operation 121 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/5] (7.25ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [cnn/conv_1.cpp:26]   --->   Operation 122 'fadd' 'w_sum_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "br label %5" [cnn/conv_1.cpp:21]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 3.25>
ST_17 : Operation 124 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:31]   --->   Operation 124 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 18 <SV = 6> <Delay = 7.25>
ST_18 : Operation 125 [5/5] (7.25ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [cnn/conv_1.cpp:31]   --->   Operation 125 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 7> <Delay = 7.25>
ST_19 : Operation 126 [4/5] (7.25ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [cnn/conv_1.cpp:31]   --->   Operation 126 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 7.25>
ST_20 : Operation 127 [3/5] (7.25ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [cnn/conv_1.cpp:31]   --->   Operation 127 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 7.25>
ST_21 : Operation 128 [2/5] (7.25ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [cnn/conv_1.cpp:31]   --->   Operation 128 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 7.25>
ST_22 : Operation 129 [1/5] (7.25ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [cnn/conv_1.cpp:31]   --->   Operation 129 'fadd' 'w_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 5.43>
ST_23 : Operation 130 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:34]   --->   Operation 130 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 6.40>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [cnn/conv_1.cpp:34]   --->   Operation 131 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [cnn/conv_1.cpp:34]   --->   Operation 132 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [cnn/conv_1.cpp:34]   --->   Operation 133 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [cnn/conv_1.cpp:34]   --->   Operation 134 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 135 [1/1] (2.44ns)   --->   "%icmp_ln34_2 = icmp eq i23 %trunc_ln34, 0" [cnn/conv_1.cpp:34]   --->   Operation 135 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%or_ln34 = or i1 %icmp_ln34_2, %icmp_ln34" [cnn/conv_1.cpp:34]   --->   Operation 136 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 137 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:34]   --->   Operation 137 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_9" [cnn/conv_1.cpp:34]   --->   Operation 138 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 139 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_5 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [cnn/conv_1.cpp:34]   --->   Operation 139 'select' 'w_sum_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 13> <Delay = 3.25>
ST_25 : Operation 140 [1/1] (3.25ns)   --->   "store float %w_sum_5, float* %conv_out_addr, align 4" [cnn/conv_1.cpp:35]   --->   Operation 140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str225, i32 %tmp_6)" [cnn/conv_1.cpp:39]   --->   Operation 141 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "br label %3" [cnn/conv_1.cpp:14]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', cnn/conv_1.cpp:8) [7]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', cnn/conv_1.cpp:8) [7]  (0 ns)
	'add' operation ('r', cnn/conv_1.cpp:8) [12]  (1.78 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', cnn/conv_1.cpp:11) [19]  (0 ns)
	'add' operation ('c', cnn/conv_1.cpp:11) [22]  (1.78 ns)

 <State 4>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', cnn/conv_1.cpp:14) [33]  (0 ns)
	'add' operation ('add_ln35_2', cnn/conv_1.cpp:35) [44]  (1.94 ns)

 <State 5>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr') with incoming values : ('wr', cnn/conv_1.cpp:18) [49]  (0 ns)
	'add' operation ('add_ln26', cnn/conv_1.cpp:26) [62]  (1.78 ns)
	'sub' operation ('sub_ln26_1', cnn/conv_1.cpp:26) [67]  (1.73 ns)

 <State 6>: 6.77ns
The critical path consists of the following:
	'phi' operation ('wc') with incoming values : ('wc', cnn/conv_1.cpp:21) [71]  (0 ns)
	'add' operation ('add_ln26_7', cnn/conv_1.cpp:26) [80]  (1.78 ns)
	'add' operation ('add_ln26_8', cnn/conv_1.cpp:26) [82]  (1.73 ns)
	'getelementptr' operation ('conv_1_weights_0_add', cnn/conv_1.cpp:26) [84]  (0 ns)
	'load' operation ('conv_1_weights_0_loa', cnn/conv_1.cpp:26) on array 'conv_1_weights_0' [90]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa', cnn/conv_1.cpp:26) on array 'conv_1_weights_0' [90]  (3.25 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', cnn/conv_1.cpp:26) [92]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', cnn/conv_1.cpp:26) [92]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', cnn/conv_1.cpp:26) [92]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', cnn/conv_1.cpp:26) [92]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/conv_1.cpp:26) [93]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/conv_1.cpp:26) [93]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/conv_1.cpp:26) [93]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/conv_1.cpp:26) [93]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/conv_1.cpp:26) [93]  (7.26 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load', cnn/conv_1.cpp:31) on array 'conv_1_bias' [100]  (3.25 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/conv_1.cpp:31) [101]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/conv_1.cpp:31) [101]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/conv_1.cpp:31) [101]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/conv_1.cpp:31) [101]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/conv_1.cpp:31) [101]  (7.26 ns)

 <State 23>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', cnn/conv_1.cpp:34) [108]  (5.43 ns)

 <State 24>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', cnn/conv_1.cpp:34) [108]  (5.43 ns)
	'and' operation ('and_ln34', cnn/conv_1.cpp:34) [109]  (0 ns)
	'select' operation ('w_sum', cnn/conv_1.cpp:34) [110]  (0.978 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln35', cnn/conv_1.cpp:35) of variable 'w_sum', cnn/conv_1.cpp:34 on array 'conv_out' [111]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
