
SAM3U_CW1173.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ea94  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008ea94  0008ea94  0001ea94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000010c8  20000000  0008ea9c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00001d6c  200010c8  0008fb64  000210c8  2**2
                  ALLOC
  4 .stack        00002000  20080000  20080000  00030000  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000210c8  2**0
                  CONTENTS, READONLY
  6 .comment      000000a5  00000000  00000000  000210f1  2**0
                  CONTENTS, READONLY
  7 .debug_info   000436dd  00000000  00000000  00021196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_abbrev 0000964f  00000000  00000000  00064873  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_loc    0000f618  00000000  00000000  0006dec2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00001700  00000000  00000000  0007d4da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_ranges 00002808  00000000  00000000  0007ebda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  0002278a  00000000  00000000  000813e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   00031a0b  00000000  00000000  000a3b6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    000626a6  00000000  00000000  000d5577  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_frame  00004e20  00000000  00000000  00137c20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

00080000 <exception_table>:
   80000:	00 20 08 20 69 6f 08 00 67 6f 08 00 67 6f 08 00     . . io..go..go..
   80010:	67 6f 08 00 67 6f 08 00 67 6f 08 00 00 00 00 00     go..go..go......
	...
   8002c:	67 6f 08 00 67 6f 08 00 00 00 00 00 67 6f 08 00     go..go......go..
   8003c:	67 6f 08 00 67 6f 08 00 67 6f 08 00 67 6f 08 00     go..go..go..go..
   8004c:	67 6f 08 00 67 6f 08 00 67 6f 08 00 67 6f 08 00     go..go..go..go..
   8005c:	67 6f 08 00 67 6f 08 00 67 6f 08 00 dd 53 08 00     go..go..go...S..
   8006c:	f1 53 08 00 67 6f 08 00 d5 3a 08 00 f5 3a 08 00     .S..go...:...:..
   8007c:	15 3b 08 00 67 6f 08 00 67 6f 08 00 67 6f 08 00     .;..go..go..go..
   8008c:	67 6f 08 00 67 6f 08 00 67 6f 08 00 09 36 08 00     go..go..go...6..
   8009c:	67 6f 08 00 67 6f 08 00 67 6f 08 00 67 6f 08 00     go..go..go..go..
   800ac:	67 6f 08 00 67 6f 08 00 a5 5b 08 00 67 6f 08 00     go..go...[..go..

000800bc <__do_global_dtors_aux>:
   800bc:	b510      	push	{r4, lr}
   800be:	4c05      	ldr	r4, [pc, #20]	; (800d4 <__do_global_dtors_aux+0x18>)
   800c0:	7823      	ldrb	r3, [r4, #0]
   800c2:	b933      	cbnz	r3, 800d2 <__do_global_dtors_aux+0x16>
   800c4:	4b04      	ldr	r3, [pc, #16]	; (800d8 <__do_global_dtors_aux+0x1c>)
   800c6:	b113      	cbz	r3, 800ce <__do_global_dtors_aux+0x12>
   800c8:	4804      	ldr	r0, [pc, #16]	; (800dc <__do_global_dtors_aux+0x20>)
   800ca:	f3af 8000 	nop.w
   800ce:	2301      	movs	r3, #1
   800d0:	7023      	strb	r3, [r4, #0]
   800d2:	bd10      	pop	{r4, pc}
   800d4:	200010c8 	.word	0x200010c8
   800d8:	00000000 	.word	0x00000000
   800dc:	0008ea9c 	.word	0x0008ea9c

000800e0 <frame_dummy>:
   800e0:	b508      	push	{r3, lr}
   800e2:	4b03      	ldr	r3, [pc, #12]	; (800f0 <frame_dummy+0x10>)
   800e4:	b11b      	cbz	r3, 800ee <frame_dummy+0xe>
   800e6:	4903      	ldr	r1, [pc, #12]	; (800f4 <frame_dummy+0x14>)
   800e8:	4803      	ldr	r0, [pc, #12]	; (800f8 <frame_dummy+0x18>)
   800ea:	f3af 8000 	nop.w
   800ee:	bd08      	pop	{r3, pc}
   800f0:	00000000 	.word	0x00000000
   800f4:	200010cc 	.word	0x200010cc
   800f8:	0008ea9c 	.word	0x0008ea9c

000800fc <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
   800fc:	4a02      	ldr	r2, [pc, #8]	; (80108 <udi_cdc_comm_disable+0xc>)
   800fe:	7813      	ldrb	r3, [r2, #0]
   80100:	3b01      	subs	r3, #1
   80102:	b2db      	uxtb	r3, r3
   80104:	7013      	strb	r3, [r2, #0]
}
   80106:	4770      	bx	lr
   80108:	200010ef 	.word	0x200010ef

0008010c <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
   8010c:	2000      	movs	r0, #0
   8010e:	4770      	bx	lr

00080110 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
   80110:	2000      	movs	r0, #0
   80112:	4770      	bx	lr

00080114 <udi_cdc_comm_setup>:
	if (Udd_setup_is_in()) {
   80114:	4a1e      	ldr	r2, [pc, #120]	; (80190 <udi_cdc_comm_setup+0x7c>)
   80116:	7813      	ldrb	r3, [r2, #0]
   80118:	f992 2000 	ldrsb.w	r2, [r2]
   8011c:	2a00      	cmp	r2, #0
   8011e:	db05      	blt.n	8012c <udi_cdc_comm_setup+0x18>
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   80120:	f003 0360 	and.w	r3, r3, #96	; 0x60
   80124:	2b20      	cmp	r3, #32
   80126:	d01a      	beq.n	8015e <udi_cdc_comm_setup+0x4a>
	return false;  // request Not supported
   80128:	2000      	movs	r0, #0
   8012a:	4770      	bx	lr
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   8012c:	f003 0360 	and.w	r3, r3, #96	; 0x60
   80130:	2b20      	cmp	r3, #32
   80132:	d001      	beq.n	80138 <udi_cdc_comm_setup+0x24>
	return false;  // request Not supported
   80134:	2000      	movs	r0, #0
   80136:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
   80138:	4b15      	ldr	r3, [pc, #84]	; (80190 <udi_cdc_comm_setup+0x7c>)
   8013a:	785b      	ldrb	r3, [r3, #1]
   8013c:	2b21      	cmp	r3, #33	; 0x21
   8013e:	d001      	beq.n	80144 <udi_cdc_comm_setup+0x30>
	return false;  // request Not supported
   80140:	2000      	movs	r0, #0
   80142:	4770      	bx	lr
						udd_g_ctrlreq.req.wLength)
   80144:	4b12      	ldr	r3, [pc, #72]	; (80190 <udi_cdc_comm_setup+0x7c>)
				if (sizeof(usb_cdc_line_coding_t) !=
   80146:	88db      	ldrh	r3, [r3, #6]
   80148:	2b07      	cmp	r3, #7
   8014a:	d001      	beq.n	80150 <udi_cdc_comm_setup+0x3c>
					return false; // Error for USB host
   8014c:	2000      	movs	r0, #0
   8014e:	4770      	bx	lr
				udd_g_ctrlreq.payload =
   80150:	4b0f      	ldr	r3, [pc, #60]	; (80190 <udi_cdc_comm_setup+0x7c>)
   80152:	4a10      	ldr	r2, [pc, #64]	; (80194 <udi_cdc_comm_setup+0x80>)
   80154:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
   80156:	2207      	movs	r2, #7
   80158:	819a      	strh	r2, [r3, #12]
				return true;
   8015a:	2001      	movs	r0, #1
   8015c:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
   8015e:	4b0c      	ldr	r3, [pc, #48]	; (80190 <udi_cdc_comm_setup+0x7c>)
   80160:	7858      	ldrb	r0, [r3, #1]
   80162:	2820      	cmp	r0, #32
   80164:	d004      	beq.n	80170 <udi_cdc_comm_setup+0x5c>
   80166:	2822      	cmp	r0, #34	; 0x22
   80168:	bf14      	ite	ne
   8016a:	2000      	movne	r0, #0
   8016c:	2001      	moveq	r0, #1
   8016e:	4770      	bx	lr
						udd_g_ctrlreq.req.wLength)
   80170:	4b07      	ldr	r3, [pc, #28]	; (80190 <udi_cdc_comm_setup+0x7c>)
				if (sizeof(usb_cdc_line_coding_t) !=
   80172:	88db      	ldrh	r3, [r3, #6]
   80174:	2b07      	cmp	r3, #7
   80176:	d001      	beq.n	8017c <udi_cdc_comm_setup+0x68>
					return false; // Error for USB host
   80178:	2000      	movs	r0, #0
}
   8017a:	4770      	bx	lr
				udd_g_ctrlreq.callback =
   8017c:	4b04      	ldr	r3, [pc, #16]	; (80190 <udi_cdc_comm_setup+0x7c>)
   8017e:	4a06      	ldr	r2, [pc, #24]	; (80198 <udi_cdc_comm_setup+0x84>)
   80180:	611a      	str	r2, [r3, #16]
				udd_g_ctrlreq.payload =
   80182:	4a04      	ldr	r2, [pc, #16]	; (80194 <udi_cdc_comm_setup+0x80>)
   80184:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
   80186:	2207      	movs	r2, #7
   80188:	819a      	strh	r2, [r3, #12]
				return true;
   8018a:	2001      	movs	r0, #1
   8018c:	4770      	bx	lr
   8018e:	bf00      	nop
   80190:	20002df4 	.word	0x20002df4
   80194:	200010e8 	.word	0x200010e8
   80198:	000803b1 	.word	0x000803b1

0008019c <udi_cdc_comm_enable>:
{
   8019c:	b510      	push	{r4, lr}
	udi_cdc_nb_comm_enabled = 0;
   8019e:	2400      	movs	r4, #0
   801a0:	4b11      	ldr	r3, [pc, #68]	; (801e8 <udi_cdc_comm_enable+0x4c>)
   801a2:	701c      	strb	r4, [r3, #0]
	udi_cdc_state[port] = CPU_TO_LE16(0);
   801a4:	4b11      	ldr	r3, [pc, #68]	; (801ec <udi_cdc_comm_enable+0x50>)
   801a6:	801c      	strh	r4, [r3, #0]
	uid_cdc_state_msg[port].header.bmRequestType =
   801a8:	4b11      	ldr	r3, [pc, #68]	; (801f0 <udi_cdc_comm_enable+0x54>)
   801aa:	22a1      	movs	r2, #161	; 0xa1
   801ac:	701a      	strb	r2, [r3, #0]
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
   801ae:	2220      	movs	r2, #32
   801b0:	705a      	strb	r2, [r3, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
   801b2:	805c      	strh	r4, [r3, #2]
	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
   801b4:	2201      	movs	r2, #1
   801b6:	809a      	strh	r2, [r3, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
   801b8:	2202      	movs	r2, #2
   801ba:	80da      	strh	r2, [r3, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
   801bc:	811c      	strh	r4, [r3, #8]
	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
   801be:	490d      	ldr	r1, [pc, #52]	; (801f4 <udi_cdc_comm_enable+0x58>)
   801c0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   801c4:	600b      	str	r3, [r1, #0]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
   801c6:	710c      	strb	r4, [r1, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
   801c8:	714c      	strb	r4, [r1, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
   801ca:	2308      	movs	r3, #8
   801cc:	718b      	strb	r3, [r1, #6]
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
   801ce:	4620      	mov	r0, r4
   801d0:	4b09      	ldr	r3, [pc, #36]	; (801f8 <udi_cdc_comm_enable+0x5c>)
   801d2:	4798      	blx	r3
	if (!UDI_CDC_ENABLE_EXT(port)) {
   801d4:	4620      	mov	r0, r4
   801d6:	4b09      	ldr	r3, [pc, #36]	; (801fc <udi_cdc_comm_enable+0x60>)
   801d8:	4798      	blx	r3
   801da:	b120      	cbz	r0, 801e6 <udi_cdc_comm_enable+0x4a>
	udi_cdc_nb_comm_enabled++;
   801dc:	4a02      	ldr	r2, [pc, #8]	; (801e8 <udi_cdc_comm_enable+0x4c>)
   801de:	7813      	ldrb	r3, [r2, #0]
   801e0:	3301      	adds	r3, #1
   801e2:	b2db      	uxtb	r3, r3
   801e4:	7013      	strb	r3, [r2, #0]
}
   801e6:	bd10      	pop	{r4, pc}
   801e8:	200010ef 	.word	0x200010ef
   801ec:	20001504 	.word	0x20001504
   801f0:	2000191c 	.word	0x2000191c
   801f4:	200010e8 	.word	0x200010e8
   801f8:	0008342d 	.word	0x0008342d
   801fc:	0008338d 	.word	0x0008338d

00080200 <udi_cdc_tx_send>:

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
   80200:	4b42      	ldr	r3, [pc, #264]	; (8030c <udi_cdc_tx_send+0x10c>)
   80202:	781b      	ldrb	r3, [r3, #0]
   80204:	b103      	cbz	r3, 80208 <udi_cdc_tx_send+0x8>
   80206:	4770      	bx	lr
{
   80208:	b570      	push	{r4, r5, r6, lr}
   8020a:	b082      	sub	sp, #8
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
   8020c:	4b40      	ldr	r3, [pc, #256]	; (80310 <udi_cdc_tx_send+0x110>)
   8020e:	4798      	blx	r3
   80210:	2800      	cmp	r0, #0
   80212:	d045      	beq.n	802a0 <udi_cdc_tx_send+0xa0>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
   80214:	4b3f      	ldr	r3, [pc, #252]	; (80314 <udi_cdc_tx_send+0x114>)
   80216:	881c      	ldrh	r4, [r3, #0]
   80218:	4b3f      	ldr	r3, [pc, #252]	; (80318 <udi_cdc_tx_send+0x118>)
   8021a:	4798      	blx	r3
   8021c:	4284      	cmp	r4, r0
   8021e:	d03d      	beq.n	8029c <udi_cdc_tx_send+0x9c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   80220:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i");
   80224:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80226:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   8022a:	4b3c      	ldr	r3, [pc, #240]	; (8031c <udi_cdc_tx_send+0x11c>)
   8022c:	2200      	movs	r2, #0
   8022e:	701a      	strb	r2, [r3, #0]
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
   80230:	4b3b      	ldr	r3, [pc, #236]	; (80320 <udi_cdc_tx_send+0x120>)
   80232:	781b      	ldrb	r3, [r3, #0]
   80234:	b2dc      	uxtb	r4, r3
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
   80236:	4a3b      	ldr	r2, [pc, #236]	; (80324 <udi_cdc_tx_send+0x124>)
   80238:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
   8023c:	2b00      	cmp	r3, #0
   8023e:	d036      	beq.n	802ae <udi_cdc_tx_send+0xae>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
   80240:	4b39      	ldr	r3, [pc, #228]	; (80328 <udi_cdc_tx_send+0x128>)
   80242:	2200      	movs	r2, #0
   80244:	801a      	strh	r2, [r3, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
   80246:	4b39      	ldr	r3, [pc, #228]	; (8032c <udi_cdc_tx_send+0x12c>)
   80248:	781b      	ldrb	r3, [r3, #0]
   8024a:	2b00      	cmp	r3, #0
   8024c:	d14c      	bne.n	802e8 <udi_cdc_tx_send+0xe8>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
   8024e:	fab4 f384 	clz	r3, r4
   80252:	095b      	lsrs	r3, r3, #5
   80254:	4a32      	ldr	r2, [pc, #200]	; (80320 <udi_cdc_tx_send+0x120>)
   80256:	7013      	strb	r3, [r2, #0]
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
	}
	udi_cdc_tx_trans_ongoing[port] = true;
   80258:	4b2c      	ldr	r3, [pc, #176]	; (8030c <udi_cdc_tx_send+0x10c>)
   8025a:	2201      	movs	r2, #1
   8025c:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   8025e:	b925      	cbnz	r5, 8026a <udi_cdc_tx_send+0x6a>
		cpu_irq_enable();
   80260:	4b2e      	ldr	r3, [pc, #184]	; (8031c <udi_cdc_tx_send+0x11c>)
   80262:	701a      	strb	r2, [r3, #0]
   80264:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   80268:	b662      	cpsie	i
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
   8026a:	4626      	mov	r6, r4
   8026c:	4b2d      	ldr	r3, [pc, #180]	; (80324 <udi_cdc_tx_send+0x124>)
   8026e:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
   80272:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   80276:	bf14      	ite	ne
   80278:	2501      	movne	r5, #1
   8027a:	2500      	moveq	r5, #0
	if (b_short_packet) {
   8027c:	d138      	bne.n	802f0 <udi_cdc_tx_send+0xf0>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
   8027e:	4b25      	ldr	r3, [pc, #148]	; (80314 <udi_cdc_tx_send+0x114>)
   80280:	2200      	movs	r2, #0
   80282:	801a      	strh	r2, [r3, #0]
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
   80284:	4b2a      	ldr	r3, [pc, #168]	; (80330 <udi_cdc_tx_send+0x130>)
   80286:	9300      	str	r3, [sp, #0]
   80288:	4b26      	ldr	r3, [pc, #152]	; (80324 <udi_cdc_tx_send+0x124>)
   8028a:	f833 3016 	ldrh.w	r3, [r3, r6, lsl #1]
   8028e:	4a29      	ldr	r2, [pc, #164]	; (80334 <udi_cdc_tx_send+0x134>)
   80290:	eb02 2244 	add.w	r2, r2, r4, lsl #9
   80294:	4629      	mov	r1, r5
   80296:	2085      	movs	r0, #133	; 0x85
   80298:	4c27      	ldr	r4, [pc, #156]	; (80338 <udi_cdc_tx_send+0x138>)
   8029a:	47a0      	blx	r4
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
			udi_cdc_data_sent);
}
   8029c:	b002      	add	sp, #8
   8029e:	bd70      	pop	{r4, r5, r6, pc}
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
   802a0:	4b1c      	ldr	r3, [pc, #112]	; (80314 <udi_cdc_tx_send+0x114>)
   802a2:	881c      	ldrh	r4, [r3, #0]
   802a4:	4b25      	ldr	r3, [pc, #148]	; (8033c <udi_cdc_tx_send+0x13c>)
   802a6:	4798      	blx	r3
   802a8:	4284      	cmp	r4, r0
   802aa:	d1b9      	bne.n	80220 <udi_cdc_tx_send+0x20>
   802ac:	e7f6      	b.n	8029c <udi_cdc_tx_send+0x9c>
		sof_zlp_counter++;
   802ae:	4a1e      	ldr	r2, [pc, #120]	; (80328 <udi_cdc_tx_send+0x128>)
   802b0:	8813      	ldrh	r3, [r2, #0]
   802b2:	3301      	adds	r3, #1
   802b4:	8013      	strh	r3, [r2, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
   802b6:	4b16      	ldr	r3, [pc, #88]	; (80310 <udi_cdc_tx_send+0x110>)
   802b8:	4798      	blx	r3
   802ba:	b918      	cbnz	r0, 802c4 <udi_cdc_tx_send+0xc4>
   802bc:	4b1a      	ldr	r3, [pc, #104]	; (80328 <udi_cdc_tx_send+0x128>)
   802be:	881b      	ldrh	r3, [r3, #0]
   802c0:	2b63      	cmp	r3, #99	; 0x63
   802c2:	d908      	bls.n	802d6 <udi_cdc_tx_send+0xd6>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
   802c4:	4b12      	ldr	r3, [pc, #72]	; (80310 <udi_cdc_tx_send+0x110>)
   802c6:	4798      	blx	r3
   802c8:	2800      	cmp	r0, #0
   802ca:	d0b9      	beq.n	80240 <udi_cdc_tx_send+0x40>
   802cc:	4b16      	ldr	r3, [pc, #88]	; (80328 <udi_cdc_tx_send+0x128>)
   802ce:	881b      	ldrh	r3, [r3, #0]
   802d0:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
   802d4:	d2b4      	bcs.n	80240 <udi_cdc_tx_send+0x40>
	if (cpu_irq_is_enabled_flags(flags))
   802d6:	2d00      	cmp	r5, #0
   802d8:	d1e0      	bne.n	8029c <udi_cdc_tx_send+0x9c>
		cpu_irq_enable();
   802da:	4b10      	ldr	r3, [pc, #64]	; (8031c <udi_cdc_tx_send+0x11c>)
   802dc:	2201      	movs	r2, #1
   802de:	701a      	strb	r2, [r3, #0]
   802e0:	f3bf 8f5f 	dmb	sy
   802e4:	b662      	cpsie	i
}
   802e6:	e7d9      	b.n	8029c <udi_cdc_tx_send+0x9c>
		buf_sel_trans = (buf_sel_trans==0)?1:0;
   802e8:	fab4 f484 	clz	r4, r4
   802ec:	0964      	lsrs	r4, r4, #5
   802ee:	e7b3      	b.n	80258 <udi_cdc_tx_send+0x58>
		if (udd_is_high_speed()) {
   802f0:	4b07      	ldr	r3, [pc, #28]	; (80310 <udi_cdc_tx_send+0x110>)
   802f2:	4798      	blx	r3
   802f4:	b120      	cbz	r0, 80300 <udi_cdc_tx_send+0x100>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
   802f6:	4b08      	ldr	r3, [pc, #32]	; (80318 <udi_cdc_tx_send+0x118>)
   802f8:	4798      	blx	r3
   802fa:	4b06      	ldr	r3, [pc, #24]	; (80314 <udi_cdc_tx_send+0x114>)
   802fc:	8018      	strh	r0, [r3, #0]
   802fe:	e7c1      	b.n	80284 <udi_cdc_tx_send+0x84>
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
   80300:	4b0e      	ldr	r3, [pc, #56]	; (8033c <udi_cdc_tx_send+0x13c>)
   80302:	4798      	blx	r3
   80304:	4b03      	ldr	r3, [pc, #12]	; (80314 <udi_cdc_tx_send+0x114>)
   80306:	8018      	strh	r0, [r3, #0]
   80308:	e7bc      	b.n	80284 <udi_cdc_tx_send+0x84>
   8030a:	bf00      	nop
   8030c:	20001918 	.word	0x20001918
   80310:	00086349 	.word	0x00086349
   80314:	20001914 	.word	0x20001914
   80318:	000863a1 	.word	0x000863a1
   8031c:	200006ee 	.word	0x200006ee
   80320:	20001910 	.word	0x20001910
   80324:	2000190c 	.word	0x2000190c
   80328:	200010e4 	.word	0x200010e4
   8032c:	20001508 	.word	0x20001508
   80330:	00080341 	.word	0x00080341
   80334:	2000150c 	.word	0x2000150c
   80338:	00086605 	.word	0x00086605
   8033c:	00086391 	.word	0x00086391

00080340 <udi_cdc_data_sent>:
	if (UDD_EP_TRANSFER_OK != status) {
   80340:	b100      	cbz	r0, 80344 <udi_cdc_data_sent+0x4>
   80342:	4770      	bx	lr
{
   80344:	b508      	push	{r3, lr}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
   80346:	4b07      	ldr	r3, [pc, #28]	; (80364 <udi_cdc_data_sent+0x24>)
   80348:	781b      	ldrb	r3, [r3, #0]
   8034a:	fab3 f383 	clz	r3, r3
   8034e:	095b      	lsrs	r3, r3, #5
   80350:	4a05      	ldr	r2, [pc, #20]	; (80368 <udi_cdc_data_sent+0x28>)
   80352:	f822 0013 	strh.w	r0, [r2, r3, lsl #1]
	udi_cdc_tx_both_buf_to_send[port] = false;
   80356:	4b05      	ldr	r3, [pc, #20]	; (8036c <udi_cdc_data_sent+0x2c>)
   80358:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
   8035a:	4b05      	ldr	r3, [pc, #20]	; (80370 <udi_cdc_data_sent+0x30>)
   8035c:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_send(port);
   8035e:	4b05      	ldr	r3, [pc, #20]	; (80374 <udi_cdc_data_sent+0x34>)
   80360:	4798      	blx	r3
}
   80362:	bd08      	pop	{r3, pc}
   80364:	20001910 	.word	0x20001910
   80368:	2000190c 	.word	0x2000190c
   8036c:	20001508 	.word	0x20001508
   80370:	20001918 	.word	0x20001918
   80374:	00080201 	.word	0x00080201

00080378 <udi_cdc_data_sof_notify>:
{
   80378:	b508      	push	{r3, lr}
	udi_cdc_tx_send(port_notify);
   8037a:	2000      	movs	r0, #0
   8037c:	4b01      	ldr	r3, [pc, #4]	; (80384 <udi_cdc_data_sof_notify+0xc>)
   8037e:	4798      	blx	r3
}
   80380:	bd08      	pop	{r3, pc}
   80382:	bf00      	nop
   80384:	00080201 	.word	0x00080201

00080388 <udi_cdc_data_disable>:
{
   80388:	b508      	push	{r3, lr}
	udi_cdc_nb_data_enabled--;
   8038a:	4a06      	ldr	r2, [pc, #24]	; (803a4 <udi_cdc_data_disable+0x1c>)
   8038c:	7813      	ldrb	r3, [r2, #0]
   8038e:	3b01      	subs	r3, #1
   80390:	b2db      	uxtb	r3, r3
   80392:	7013      	strb	r3, [r2, #0]
	port = udi_cdc_nb_data_enabled;
   80394:	7810      	ldrb	r0, [r2, #0]
	UDI_CDC_DISABLE_EXT(port);
   80396:	4b04      	ldr	r3, [pc, #16]	; (803a8 <udi_cdc_data_disable+0x20>)
   80398:	4798      	blx	r3
	udi_cdc_data_running = false;
   8039a:	4b04      	ldr	r3, [pc, #16]	; (803ac <udi_cdc_data_disable+0x24>)
   8039c:	2200      	movs	r2, #0
   8039e:	701a      	strb	r2, [r3, #0]
}
   803a0:	bd08      	pop	{r3, pc}
   803a2:	bf00      	nop
   803a4:	200010f0 	.word	0x200010f0
   803a8:	0008339d 	.word	0x0008339d
   803ac:	200010e6 	.word	0x200010e6

000803b0 <udi_cdc_line_coding_received>:
{
   803b0:	b508      	push	{r3, lr}
	UDI_CDC_SET_CODING_EXT(port, (&udi_cdc_line_coding[port]));
   803b2:	4902      	ldr	r1, [pc, #8]	; (803bc <udi_cdc_line_coding_received+0xc>)
   803b4:	2000      	movs	r0, #0
   803b6:	4b02      	ldr	r3, [pc, #8]	; (803c0 <udi_cdc_line_coding_received+0x10>)
   803b8:	4798      	blx	r3
}
   803ba:	bd08      	pop	{r3, pc}
   803bc:	200010e8 	.word	0x200010e8
   803c0:	0008342d 	.word	0x0008342d

000803c4 <udi_cdc_multi_get_nb_received_data>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   803c4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i");
   803c8:	b672      	cpsid	i
   803ca:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   803ce:	4b0b      	ldr	r3, [pc, #44]	; (803fc <udi_cdc_multi_get_nb_received_data+0x38>)
   803d0:	2200      	movs	r2, #0
   803d2:	701a      	strb	r2, [r3, #0]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
   803d4:	4b0a      	ldr	r3, [pc, #40]	; (80400 <udi_cdc_multi_get_nb_received_data+0x3c>)
   803d6:	8818      	ldrh	r0, [r3, #0]
   803d8:	b283      	uxth	r3, r0
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
   803da:	4a0a      	ldr	r2, [pc, #40]	; (80404 <udi_cdc_multi_get_nb_received_data+0x40>)
   803dc:	7812      	ldrb	r2, [r2, #0]
   803de:	b2d2      	uxtb	r2, r2
   803e0:	4809      	ldr	r0, [pc, #36]	; (80408 <udi_cdc_multi_get_nb_received_data+0x44>)
   803e2:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
   803e6:	b280      	uxth	r0, r0
   803e8:	1ac0      	subs	r0, r0, r3
	if (cpu_irq_is_enabled_flags(flags))
   803ea:	b929      	cbnz	r1, 803f8 <udi_cdc_multi_get_nb_received_data+0x34>
		cpu_irq_enable();
   803ec:	4b03      	ldr	r3, [pc, #12]	; (803fc <udi_cdc_multi_get_nb_received_data+0x38>)
   803ee:	2201      	movs	r2, #1
   803f0:	701a      	strb	r2, [r3, #0]
   803f2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   803f6:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return nb_received;
}
   803f8:	4770      	bx	lr
   803fa:	bf00      	nop
   803fc:	200006ee 	.word	0x200006ee
   80400:	200014fc 	.word	0x200014fc
   80404:	200014f8 	.word	0x200014f8
   80408:	200014f4 	.word	0x200014f4

0008040c <udi_cdc_multi_is_rx_ready>:
{
	return udi_cdc_multi_get_nb_received_data(0);
}

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
   8040c:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
   8040e:	4b03      	ldr	r3, [pc, #12]	; (8041c <udi_cdc_multi_is_rx_ready+0x10>)
   80410:	4798      	blx	r3
}
   80412:	3800      	subs	r0, #0
   80414:	bf18      	it	ne
   80416:	2001      	movne	r0, #1
   80418:	bd08      	pop	{r3, pc}
   8041a:	bf00      	nop
   8041c:	000803c5 	.word	0x000803c5

00080420 <udi_cdc_rx_start>:
{
   80420:	b510      	push	{r4, lr}
   80422:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   80424:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i");
   80428:	b672      	cpsid	i
   8042a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8042e:	4b21      	ldr	r3, [pc, #132]	; (804b4 <udi_cdc_rx_start+0x94>)
   80430:	2200      	movs	r2, #0
   80432:	701a      	strb	r2, [r3, #0]
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
   80434:	4b20      	ldr	r3, [pc, #128]	; (804b8 <udi_cdc_rx_start+0x98>)
   80436:	781c      	ldrb	r4, [r3, #0]
	if (udi_cdc_rx_trans_ongoing[port] ||
   80438:	4b20      	ldr	r3, [pc, #128]	; (804bc <udi_cdc_rx_start+0x9c>)
   8043a:	781b      	ldrb	r3, [r3, #0]
   8043c:	bb5b      	cbnz	r3, 80496 <udi_cdc_rx_start+0x76>
   8043e:	b2e4      	uxtb	r4, r4
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
   80440:	4b1f      	ldr	r3, [pc, #124]	; (804c0 <udi_cdc_rx_start+0xa0>)
   80442:	881a      	ldrh	r2, [r3, #0]
   80444:	b292      	uxth	r2, r2
   80446:	4b1f      	ldr	r3, [pc, #124]	; (804c4 <udi_cdc_rx_start+0xa4>)
   80448:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
   8044c:	b29b      	uxth	r3, r3
	if (udi_cdc_rx_trans_ongoing[port] ||
   8044e:	429a      	cmp	r2, r3
   80450:	d321      	bcc.n	80496 <udi_cdc_rx_start+0x76>
	udi_cdc_rx_pos[port] = 0;
   80452:	4b1b      	ldr	r3, [pc, #108]	; (804c0 <udi_cdc_rx_start+0xa0>)
   80454:	2200      	movs	r2, #0
   80456:	801a      	strh	r2, [r3, #0]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
   80458:	fab4 f384 	clz	r3, r4
   8045c:	095b      	lsrs	r3, r3, #5
   8045e:	4a16      	ldr	r2, [pc, #88]	; (804b8 <udi_cdc_rx_start+0x98>)
   80460:	7013      	strb	r3, [r2, #0]
	udi_cdc_rx_trans_ongoing[port] = true;
   80462:	4b16      	ldr	r3, [pc, #88]	; (804bc <udi_cdc_rx_start+0x9c>)
   80464:	2201      	movs	r2, #1
   80466:	701a      	strb	r2, [r3, #0]
	if (cpu_irq_is_enabled_flags(flags))
   80468:	b921      	cbnz	r1, 80474 <udi_cdc_rx_start+0x54>
		cpu_irq_enable();
   8046a:	4b12      	ldr	r3, [pc, #72]	; (804b4 <udi_cdc_rx_start+0x94>)
   8046c:	701a      	strb	r2, [r3, #0]
   8046e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   80472:	b662      	cpsie	i
	if (udi_cdc_multi_is_rx_ready(port)) {
   80474:	2000      	movs	r0, #0
   80476:	4b14      	ldr	r3, [pc, #80]	; (804c8 <udi_cdc_rx_start+0xa8>)
   80478:	4798      	blx	r3
   8047a:	b9a8      	cbnz	r0, 804a8 <udi_cdc_rx_start+0x88>
	return udd_ep_run(ep,
   8047c:	4b13      	ldr	r3, [pc, #76]	; (804cc <udi_cdc_rx_start+0xac>)
   8047e:	9300      	str	r3, [sp, #0]
   80480:	f44f 7300 	mov.w	r3, #512	; 0x200
   80484:	4a12      	ldr	r2, [pc, #72]	; (804d0 <udi_cdc_rx_start+0xb0>)
   80486:	eb02 2244 	add.w	r2, r2, r4, lsl #9
   8048a:	2101      	movs	r1, #1
   8048c:	2006      	movs	r0, #6
   8048e:	4c11      	ldr	r4, [pc, #68]	; (804d4 <udi_cdc_rx_start+0xb4>)
   80490:	47a0      	blx	r4
}
   80492:	b002      	add	sp, #8
   80494:	bd10      	pop	{r4, pc}
	if (cpu_irq_is_enabled_flags(flags))
   80496:	b959      	cbnz	r1, 804b0 <udi_cdc_rx_start+0x90>
		cpu_irq_enable();
   80498:	4b06      	ldr	r3, [pc, #24]	; (804b4 <udi_cdc_rx_start+0x94>)
   8049a:	2201      	movs	r2, #1
   8049c:	701a      	strb	r2, [r3, #0]
   8049e:	f3bf 8f5f 	dmb	sy
   804a2:	b662      	cpsie	i
		return false;
   804a4:	2000      	movs	r0, #0
}
   804a6:	e7f4      	b.n	80492 <udi_cdc_rx_start+0x72>
		UDI_CDC_RX_NOTIFY(port);
   804a8:	2000      	movs	r0, #0
   804aa:	4b0b      	ldr	r3, [pc, #44]	; (804d8 <udi_cdc_rx_start+0xb8>)
   804ac:	4798      	blx	r3
   804ae:	e7e5      	b.n	8047c <udi_cdc_rx_start+0x5c>
		return false;
   804b0:	2000      	movs	r0, #0
   804b2:	e7ee      	b.n	80492 <udi_cdc_rx_start+0x72>
   804b4:	200006ee 	.word	0x200006ee
   804b8:	200014f8 	.word	0x200014f8
   804bc:	20001500 	.word	0x20001500
   804c0:	200014fc 	.word	0x200014fc
   804c4:	200014f4 	.word	0x200014f4
   804c8:	0008040d 	.word	0x0008040d
   804cc:	0008056d 	.word	0x0008056d
   804d0:	200010f4 	.word	0x200010f4
   804d4:	00086605 	.word	0x00086605
   804d8:	000833a9 	.word	0x000833a9

000804dc <udi_cdc_data_enable>:
{
   804dc:	b510      	push	{r4, lr}
	udi_cdc_nb_data_enabled = 0;
   804de:	2400      	movs	r4, #0
   804e0:	4b15      	ldr	r3, [pc, #84]	; (80538 <udi_cdc_data_enable+0x5c>)
   804e2:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
   804e4:	4b15      	ldr	r3, [pc, #84]	; (8053c <udi_cdc_data_enable+0x60>)
   804e6:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_both_buf_to_send[port] = false;
   804e8:	4b15      	ldr	r3, [pc, #84]	; (80540 <udi_cdc_data_enable+0x64>)
   804ea:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_sel[port] = 0;
   804ec:	4b15      	ldr	r3, [pc, #84]	; (80544 <udi_cdc_data_enable+0x68>)
   804ee:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][0] = 0;
   804f0:	4b15      	ldr	r3, [pc, #84]	; (80548 <udi_cdc_data_enable+0x6c>)
   804f2:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][1] = 0;
   804f4:	805c      	strh	r4, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
   804f6:	4b15      	ldr	r3, [pc, #84]	; (8054c <udi_cdc_data_enable+0x70>)
   804f8:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_send(port);
   804fa:	4620      	mov	r0, r4
   804fc:	4b14      	ldr	r3, [pc, #80]	; (80550 <udi_cdc_data_enable+0x74>)
   804fe:	4798      	blx	r3
	udi_cdc_rx_trans_ongoing[port] = false;
   80500:	4b14      	ldr	r3, [pc, #80]	; (80554 <udi_cdc_data_enable+0x78>)
   80502:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_sel[port] = 0;
   80504:	4b14      	ldr	r3, [pc, #80]	; (80558 <udi_cdc_data_enable+0x7c>)
   80506:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][0] = 0;
   80508:	4b14      	ldr	r3, [pc, #80]	; (8055c <udi_cdc_data_enable+0x80>)
   8050a:	801c      	strh	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][1] = 0;
   8050c:	805c      	strh	r4, [r3, #2]
	udi_cdc_rx_pos[port] = 0;
   8050e:	4b14      	ldr	r3, [pc, #80]	; (80560 <udi_cdc_data_enable+0x84>)
   80510:	801c      	strh	r4, [r3, #0]
	if (!udi_cdc_rx_start(port)) {
   80512:	4620      	mov	r0, r4
   80514:	4b13      	ldr	r3, [pc, #76]	; (80564 <udi_cdc_data_enable+0x88>)
   80516:	4798      	blx	r3
   80518:	b140      	cbz	r0, 8052c <udi_cdc_data_enable+0x50>
	udi_cdc_nb_data_enabled++;
   8051a:	4a07      	ldr	r2, [pc, #28]	; (80538 <udi_cdc_data_enable+0x5c>)
   8051c:	7813      	ldrb	r3, [r2, #0]
   8051e:	3301      	adds	r3, #1
   80520:	b2db      	uxtb	r3, r3
   80522:	7013      	strb	r3, [r2, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
   80524:	7813      	ldrb	r3, [r2, #0]
   80526:	b2db      	uxtb	r3, r3
   80528:	2b01      	cmp	r3, #1
   8052a:	d000      	beq.n	8052e <udi_cdc_data_enable+0x52>
}
   8052c:	bd10      	pop	{r4, pc}
		udi_cdc_data_running = true;
   8052e:	4b0e      	ldr	r3, [pc, #56]	; (80568 <udi_cdc_data_enable+0x8c>)
   80530:	2201      	movs	r2, #1
   80532:	701a      	strb	r2, [r3, #0]
   80534:	e7fa      	b.n	8052c <udi_cdc_data_enable+0x50>
   80536:	bf00      	nop
   80538:	200010f0 	.word	0x200010f0
   8053c:	20001918 	.word	0x20001918
   80540:	20001508 	.word	0x20001508
   80544:	20001910 	.word	0x20001910
   80548:	2000190c 	.word	0x2000190c
   8054c:	20001914 	.word	0x20001914
   80550:	00080201 	.word	0x00080201
   80554:	20001500 	.word	0x20001500
   80558:	200014f8 	.word	0x200014f8
   8055c:	200014f4 	.word	0x200014f4
   80560:	200014fc 	.word	0x200014fc
   80564:	00080421 	.word	0x00080421
   80568:	200010e6 	.word	0x200010e6

0008056c <udi_cdc_data_received>:
	if (UDD_EP_TRANSFER_OK != status) {
   8056c:	b9f8      	cbnz	r0, 805ae <udi_cdc_data_received+0x42>
{
   8056e:	b530      	push	{r4, r5, lr}
   80570:	b083      	sub	sp, #12
   80572:	4615      	mov	r5, r2
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
   80574:	4b0e      	ldr	r3, [pc, #56]	; (805b0 <udi_cdc_data_received+0x44>)
   80576:	781c      	ldrb	r4, [r3, #0]
   80578:	fab4 f484 	clz	r4, r4
   8057c:	0964      	lsrs	r4, r4, #5
	if (!n) {
   8057e:	b151      	cbz	r1, 80596 <udi_cdc_data_received+0x2a>
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
   80580:	b289      	uxth	r1, r1
   80582:	4b0c      	ldr	r3, [pc, #48]	; (805b4 <udi_cdc_data_received+0x48>)
   80584:	f823 1014 	strh.w	r1, [r3, r4, lsl #1]
	udi_cdc_rx_trans_ongoing[port] = false;
   80588:	2000      	movs	r0, #0
   8058a:	4b0b      	ldr	r3, [pc, #44]	; (805b8 <udi_cdc_data_received+0x4c>)
   8058c:	7018      	strb	r0, [r3, #0]
	udi_cdc_rx_start(port);
   8058e:	4b0b      	ldr	r3, [pc, #44]	; (805bc <udi_cdc_data_received+0x50>)
   80590:	4798      	blx	r3
}
   80592:	b003      	add	sp, #12
   80594:	bd30      	pop	{r4, r5, pc}
		udd_ep_run( ep,
   80596:	4b0a      	ldr	r3, [pc, #40]	; (805c0 <udi_cdc_data_received+0x54>)
   80598:	9300      	str	r3, [sp, #0]
   8059a:	f44f 7300 	mov.w	r3, #512	; 0x200
   8059e:	4a09      	ldr	r2, [pc, #36]	; (805c4 <udi_cdc_data_received+0x58>)
   805a0:	eb02 2244 	add.w	r2, r2, r4, lsl #9
   805a4:	2101      	movs	r1, #1
   805a6:	4628      	mov	r0, r5
   805a8:	4c07      	ldr	r4, [pc, #28]	; (805c8 <udi_cdc_data_received+0x5c>)
   805aa:	47a0      	blx	r4
		return;
   805ac:	e7f1      	b.n	80592 <udi_cdc_data_received+0x26>
   805ae:	4770      	bx	lr
   805b0:	200014f8 	.word	0x200014f8
   805b4:	200014f4 	.word	0x200014f4
   805b8:	20001500 	.word	0x20001500
   805bc:	00080421 	.word	0x00080421
   805c0:	0008056d 	.word	0x0008056d
   805c4:	200010f4 	.word	0x200010f4
   805c8:	00086605 	.word	0x00086605

000805cc <udi_cdc_multi_read_buf>:
{
	return udi_cdc_multi_getc(0);
}

iram_size_t udi_cdc_multi_read_buf(uint8_t port, void* buf, iram_size_t size)
{
   805cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   805d0:	4688      	mov	r8, r1
   805d2:	4617      	mov	r7, r2
	cpu_irq_disable();
   805d4:	4e21      	ldr	r6, [pc, #132]	; (8065c <udi_cdc_multi_read_buf+0x90>)
   805d6:	f04f 0b00 	mov.w	fp, #0
   805da:	46da      	mov	sl, fp
#endif

udi_cdc_read_buf_loop_wait:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
   805dc:	4d20      	ldr	r5, [pc, #128]	; (80660 <udi_cdc_multi_read_buf+0x94>)
	buf_sel = udi_cdc_rx_buf_sel[port];
   805de:	f8df 9098 	ldr.w	r9, [pc, #152]	; 80678 <udi_cdc_multi_read_buf+0xac>
   805e2:	e00a      	b.n	805fa <udi_cdc_multi_read_buf+0x2e>
		cpu_irq_enable();
   805e4:	2001      	movs	r0, #1
   805e6:	7030      	strb	r0, [r6, #0]
   805e8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   805ec:	b662      	cpsie	i
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
	cpu_irq_restore(flags);
	while (again) {
   805ee:	428a      	cmp	r2, r1
   805f0:	d816      	bhi.n	80620 <udi_cdc_multi_read_buf+0x54>
		if (!udi_cdc_data_running) {
   805f2:	4b1c      	ldr	r3, [pc, #112]	; (80664 <udi_cdc_multi_read_buf+0x98>)
   805f4:	781b      	ldrb	r3, [r3, #0]
   805f6:	2b00      	cmp	r3, #0
   805f8:	d02d      	beq.n	80656 <udi_cdc_multi_read_buf+0x8a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   805fa:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i");
   805fe:	b672      	cpsid	i
   80600:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   80604:	f886 a000 	strb.w	sl, [r6]
	pos = udi_cdc_rx_pos[port];
   80608:	8829      	ldrh	r1, [r5, #0]
   8060a:	b289      	uxth	r1, r1
	buf_sel = udi_cdc_rx_buf_sel[port];
   8060c:	f899 3000 	ldrb.w	r3, [r9]
   80610:	b2db      	uxtb	r3, r3
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
   80612:	4a15      	ldr	r2, [pc, #84]	; (80668 <udi_cdc_multi_read_buf+0x9c>)
   80614:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
   80618:	b292      	uxth	r2, r2
	if (cpu_irq_is_enabled_flags(flags))
   8061a:	2800      	cmp	r0, #0
   8061c:	d1e7      	bne.n	805ee <udi_cdc_multi_read_buf+0x22>
   8061e:	e7e1      	b.n	805e4 <udi_cdc_multi_read_buf+0x18>
		}
		goto udi_cdc_read_buf_loop_wait;
	}

	// Read data
	copy_nb = udi_cdc_rx_buf_nb[port][buf_sel] - pos;
   80620:	4a11      	ldr	r2, [pc, #68]	; (80668 <udi_cdc_multi_read_buf+0x9c>)
   80622:	f832 4013 	ldrh.w	r4, [r2, r3, lsl #1]
   80626:	b2a4      	uxth	r4, r4
   80628:	1a64      	subs	r4, r4, r1
	if (copy_nb>size) {
   8062a:	42bc      	cmp	r4, r7
   8062c:	bf28      	it	cs
   8062e:	463c      	movcs	r4, r7
		copy_nb = size;
	}
	memcpy(ptr_buf, &udi_cdc_rx_buf[port][buf_sel][pos], copy_nb);
   80630:	eb01 2143 	add.w	r1, r1, r3, lsl #9
   80634:	4622      	mov	r2, r4
   80636:	4b0d      	ldr	r3, [pc, #52]	; (8066c <udi_cdc_multi_read_buf+0xa0>)
   80638:	4419      	add	r1, r3
   8063a:	4640      	mov	r0, r8
   8063c:	4b0c      	ldr	r3, [pc, #48]	; (80670 <udi_cdc_multi_read_buf+0xa4>)
   8063e:	4798      	blx	r3
	udi_cdc_rx_pos[port] += copy_nb;
   80640:	882b      	ldrh	r3, [r5, #0]
   80642:	4423      	add	r3, r4
   80644:	b29b      	uxth	r3, r3
   80646:	802b      	strh	r3, [r5, #0]
	ptr_buf += copy_nb;
   80648:	44a0      	add	r8, r4
	size -= copy_nb;
   8064a:	1b3f      	subs	r7, r7, r4
	udi_cdc_rx_start(port);
   8064c:	4658      	mov	r0, fp
   8064e:	4b09      	ldr	r3, [pc, #36]	; (80674 <udi_cdc_multi_read_buf+0xa8>)
   80650:	4798      	blx	r3

	if (size) {
   80652:	2f00      	cmp	r7, #0
   80654:	d1d1      	bne.n	805fa <udi_cdc_multi_read_buf+0x2e>
		goto udi_cdc_read_buf_loop_wait;
	}
	return 0;
}
   80656:	4638      	mov	r0, r7
   80658:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8065c:	200006ee 	.word	0x200006ee
   80660:	200014fc 	.word	0x200014fc
   80664:	200010e6 	.word	0x200010e6
   80668:	200014f4 	.word	0x200014f4
   8066c:	200010f4 	.word	0x200010f4
   80670:	000878e9 	.word	0x000878e9
   80674:	00080421 	.word	0x00080421
   80678:	200014f8 	.word	0x200014f8

0008067c <udi_cdc_multi_get_free_tx_buffer>:
{
	return udi_cdc_multi_read_buf(0, buf, size);
}

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
{
   8067c:	b410      	push	{r4}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8067e:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i");
   80682:	b672      	cpsid	i
   80684:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   80688:	4b14      	ldr	r3, [pc, #80]	; (806dc <udi_cdc_multi_get_free_tx_buffer+0x60>)
   8068a:	2100      	movs	r1, #0
   8068c:	7019      	strb	r1, [r3, #0]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
   8068e:	4b14      	ldr	r3, [pc, #80]	; (806e0 <udi_cdc_multi_get_free_tx_buffer+0x64>)
   80690:	781b      	ldrb	r3, [r3, #0]
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
   80692:	4914      	ldr	r1, [pc, #80]	; (806e4 <udi_cdc_multi_get_free_tx_buffer+0x68>)
   80694:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
   80698:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
   8069c:	d00a      	beq.n	806b4 <udi_cdc_multi_get_free_tx_buffer+0x38>
			udi_cdc_tx_both_buf_to_send[port] = true;
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
			buf_sel_nb = 0;
		}
	}
	retval = UDI_CDC_TX_BUFFERS - buf_sel_nb;  
   8069e:	f5c0 7000 	rsb	r0, r0, #512	; 0x200
	if (cpu_irq_is_enabled_flags(flags))
   806a2:	b92a      	cbnz	r2, 806b0 <udi_cdc_multi_get_free_tx_buffer+0x34>
		cpu_irq_enable();
   806a4:	4b0d      	ldr	r3, [pc, #52]	; (806dc <udi_cdc_multi_get_free_tx_buffer+0x60>)
   806a6:	2201      	movs	r2, #1
   806a8:	701a      	strb	r2, [r3, #0]
   806aa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   806ae:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return retval;
}
   806b0:	bc10      	pop	{r4}
   806b2:	4770      	bx	lr
   806b4:	b2dc      	uxtb	r4, r3
		if ((!udi_cdc_tx_trans_ongoing[port])
   806b6:	4b0c      	ldr	r3, [pc, #48]	; (806e8 <udi_cdc_multi_get_free_tx_buffer+0x6c>)
   806b8:	781b      	ldrb	r3, [r3, #0]
   806ba:	2b00      	cmp	r3, #0
   806bc:	d1ef      	bne.n	8069e <udi_cdc_multi_get_free_tx_buffer+0x22>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
   806be:	4b0b      	ldr	r3, [pc, #44]	; (806ec <udi_cdc_multi_get_free_tx_buffer+0x70>)
   806c0:	781b      	ldrb	r3, [r3, #0]
   806c2:	2b00      	cmp	r3, #0
   806c4:	d1eb      	bne.n	8069e <udi_cdc_multi_get_free_tx_buffer+0x22>
			udi_cdc_tx_both_buf_to_send[port] = true;
   806c6:	4b09      	ldr	r3, [pc, #36]	; (806ec <udi_cdc_multi_get_free_tx_buffer+0x70>)
   806c8:	2101      	movs	r1, #1
   806ca:	7019      	strb	r1, [r3, #0]
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
   806cc:	fab4 f484 	clz	r4, r4
   806d0:	0964      	lsrs	r4, r4, #5
   806d2:	4b03      	ldr	r3, [pc, #12]	; (806e0 <udi_cdc_multi_get_free_tx_buffer+0x64>)
   806d4:	701c      	strb	r4, [r3, #0]
			buf_sel_nb = 0;
   806d6:	2000      	movs	r0, #0
   806d8:	e7e1      	b.n	8069e <udi_cdc_multi_get_free_tx_buffer+0x22>
   806da:	bf00      	nop
   806dc:	200006ee 	.word	0x200006ee
   806e0:	20001910 	.word	0x20001910
   806e4:	2000190c 	.word	0x2000190c
   806e8:	20001918 	.word	0x20001918
   806ec:	20001508 	.word	0x20001508

000806f0 <udi_cdc_multi_is_tx_ready>:
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
   806f0:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
   806f2:	4b03      	ldr	r3, [pc, #12]	; (80700 <udi_cdc_multi_is_tx_ready+0x10>)
   806f4:	4798      	blx	r3
}
   806f6:	3800      	subs	r0, #0
   806f8:	bf18      	it	ne
   806fa:	2001      	movne	r0, #1
   806fc:	bd08      	pop	{r3, pc}
   806fe:	bf00      	nop
   80700:	0008067d 	.word	0x0008067d

00080704 <udi_cdc_multi_putc>:
{
	return udi_cdc_multi_is_tx_ready(0);
}

int udi_cdc_multi_putc(uint8_t port, int value)
{
   80704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80708:	460c      	mov	r4, r1

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
   8070a:	4b1a      	ldr	r3, [pc, #104]	; (80774 <udi_cdc_multi_putc+0x70>)
   8070c:	799d      	ldrb	r5, [r3, #6]
   8070e:	2d09      	cmp	r5, #9
   80710:	bf14      	ite	ne
   80712:	2500      	movne	r5, #0
   80714:	2501      	moveq	r5, #1

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   80716:	4e18      	ldr	r6, [pc, #96]	; (80778 <udi_cdc_multi_putc+0x74>)
	cpu_irq_disable();
   80718:	4f18      	ldr	r7, [pc, #96]	; (8077c <udi_cdc_multi_putc+0x78>)
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
   8071a:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8078c <udi_cdc_multi_putc+0x88>
   8071e:	e01d      	b.n	8075c <udi_cdc_multi_putc+0x58>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   80720:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i");
   80724:	b672      	cpsid	i
   80726:	f3bf 8f5f 	dmb	sy
   8072a:	2300      	movs	r3, #0
   8072c:	703b      	strb	r3, [r7, #0]
   8072e:	f898 2000 	ldrb.w	r2, [r8]
   80732:	b2d1      	uxtb	r1, r2
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
   80734:	4b12      	ldr	r3, [pc, #72]	; (80780 <udi_cdc_multi_putc+0x7c>)
   80736:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
   8073a:	f102 0c01 	add.w	ip, r2, #1
   8073e:	f823 c011 	strh.w	ip, [r3, r1, lsl #1]
   80742:	4b10      	ldr	r3, [pc, #64]	; (80784 <udi_cdc_multi_putc+0x80>)
   80744:	eb03 2341 	add.w	r3, r3, r1, lsl #9
   80748:	549c      	strb	r4, [r3, r2]
	if (cpu_irq_is_enabled_flags(flags))
   8074a:	b920      	cbnz	r0, 80756 <udi_cdc_multi_putc+0x52>
		cpu_irq_enable();
   8074c:	2301      	movs	r3, #1
   8074e:	703b      	strb	r3, [r7, #0]
   80750:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   80754:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (b_databit_9) {
   80756:	b15d      	cbz	r5, 80770 <udi_cdc_multi_putc+0x6c>
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
   80758:	1224      	asrs	r4, r4, #8
		b_databit_9 = false;
   8075a:	2500      	movs	r5, #0
	if (!udi_cdc_multi_is_tx_ready(port)) {
   8075c:	2000      	movs	r0, #0
   8075e:	47b0      	blx	r6
   80760:	2800      	cmp	r0, #0
   80762:	d1dd      	bne.n	80720 <udi_cdc_multi_putc+0x1c>
		if (!udi_cdc_data_running) {
   80764:	4b08      	ldr	r3, [pc, #32]	; (80788 <udi_cdc_multi_putc+0x84>)
   80766:	781b      	ldrb	r3, [r3, #0]
   80768:	2b00      	cmp	r3, #0
   8076a:	d1f7      	bne.n	8075c <udi_cdc_multi_putc+0x58>
		goto udi_cdc_putc_process_one_byte;
	}
	return true;
}
   8076c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return true;
   80770:	2001      	movs	r0, #1
   80772:	e7fb      	b.n	8076c <udi_cdc_multi_putc+0x68>
   80774:	200010e8 	.word	0x200010e8
   80778:	000806f1 	.word	0x000806f1
   8077c:	200006ee 	.word	0x200006ee
   80780:	2000190c 	.word	0x2000190c
   80784:	2000150c 	.word	0x2000150c
   80788:	200010e6 	.word	0x200010e6
   8078c:	20001910 	.word	0x20001910

00080790 <readFabricationZone>:
*   \brief  Read the fabrication zone (security mode 1&2)
*   \param  buffer  Pointer to a buffer (2 bytes required)
*   \return The provided pointer
*/
uint8_t* readFabricationZone(uint8_t* buffer)
{
   80790:	b510      	push	{r4, lr}
   80792:	4604      	mov	r4, r0
    readSMC(2, 0, buffer);
   80794:	4602      	mov	r2, r0
   80796:	2100      	movs	r1, #0
   80798:	2002      	movs	r0, #2
   8079a:	4b02      	ldr	r3, [pc, #8]	; (807a4 <readFabricationZone+0x14>)
   8079c:	4798      	blx	r3
    return buffer;
}
   8079e:	4620      	mov	r0, r4
   807a0:	bd10      	pop	{r4, pc}
   807a2:	bf00      	nop
   807a4:	00080e5d 	.word	0x00080e5d

000807a8 <writeIssuerZone>:
/*! \fn     writeIssuerZone(uint8_t* buffer)
*   \brief  Write in the issuer zone (security mode 1 - Authenticated!)
*   \param  buffer  Pointer to a buffer (8 bytes required)
*/
void writeIssuerZone(uint8_t* buffer)
{
   807a8:	b508      	push	{r3, lr}
   807aa:	4602      	mov	r2, r0
    writeSMC(16, 64, buffer);
   807ac:	2140      	movs	r1, #64	; 0x40
   807ae:	2010      	movs	r0, #16
   807b0:	4b01      	ldr	r3, [pc, #4]	; (807b8 <writeIssuerZone+0x10>)
   807b2:	4798      	blx	r3
}
   807b4:	bd08      	pop	{r3, pc}
   807b6:	bf00      	nop
   807b8:	00080d8d 	.word	0x00080d8d

000807bc <readSecurityCodeAttemptsCounters>:
*   \brief  Read the number of code attempts left (security mode 1&2)
*   \param  buffer  Pointer to a buffer (2 bytes required)
*   \return The provided pointer
*/
uint8_t* readSecurityCodeAttemptsCounters(uint8_t* buffer)
{
   807bc:	b510      	push	{r4, lr}
   807be:	4604      	mov	r4, r0
    readSMC(14, 12, buffer);
   807c0:	4602      	mov	r2, r0
   807c2:	210c      	movs	r1, #12
   807c4:	200e      	movs	r0, #14
   807c6:	4b02      	ldr	r3, [pc, #8]	; (807d0 <readSecurityCodeAttemptsCounters+0x14>)
   807c8:	4798      	blx	r3
    return buffer;
}
   807ca:	4620      	mov	r0, r4
   807cc:	bd10      	pop	{r4, pc}
   807ce:	bf00      	nop
   807d0:	00080e5d 	.word	0x00080e5d

000807d4 <readMemoryTestZone>:
*   \brief  Read the Test zone (security mode 1&2)
*   \param  buffer  Pointer to a buffer (2 bytes required)
*   \return The provided pointer
*/
uint8_t* readMemoryTestZone(uint8_t* buffer)
{
   807d4:	b510      	push	{r4, lr}
   807d6:	4604      	mov	r4, r0
    readSMC(178, 176, buffer);
   807d8:	4602      	mov	r2, r0
   807da:	21b0      	movs	r1, #176	; 0xb0
   807dc:	20b2      	movs	r0, #178	; 0xb2
   807de:	4b02      	ldr	r3, [pc, #8]	; (807e8 <readMemoryTestZone+0x14>)
   807e0:	4798      	blx	r3
    return buffer;
}
   807e2:	4620      	mov	r0, r4
   807e4:	bd10      	pop	{r4, pc}
   807e6:	bf00      	nop
   807e8:	00080e5d 	.word	0x00080e5d

000807ec <writeMemoryTestZone>:
/*! \fn     writeMemoryTestZone(uint8_t* buffer)
*   \brief  Write in the Test zone (security mode 1&2)
*   \param  buffer  Pointer to a buffer (2 bytes required)
*/
void writeMemoryTestZone(uint8_t* buffer)
{
   807ec:	b508      	push	{r3, lr}
   807ee:	4602      	mov	r2, r0
    writeSMC(1408, 16, buffer);
   807f0:	2110      	movs	r1, #16
   807f2:	f44f 60b0 	mov.w	r0, #1408	; 0x580
   807f6:	4b01      	ldr	r3, [pc, #4]	; (807fc <writeMemoryTestZone+0x10>)
   807f8:	4798      	blx	r3
}
   807fa:	bd08      	pop	{r3, pc}
   807fc:	00080d8d 	.word	0x00080d8d

00080800 <readManufacturerZone>:
*   \brief  Read the manufacturer zone (security mode 1&2)
*   \param  buffer  Pointer to a buffer (2 bytes required)
*   \return The provided pointer
*/
uint8_t* readManufacturerZone(uint8_t* buffer)
{
   80800:	b510      	push	{r4, lr}
   80802:	4604      	mov	r4, r0
    readSMC(180, 178, buffer);
   80804:	4602      	mov	r2, r0
   80806:	21b2      	movs	r1, #178	; 0xb2
   80808:	20b4      	movs	r0, #180	; 0xb4
   8080a:	4b02      	ldr	r3, [pc, #8]	; (80814 <readManufacturerZone+0x14>)
   8080c:	4798      	blx	r3
    return buffer;
}
   8080e:	4620      	mov	r0, r4
   80810:	bd10      	pop	{r4, pc}
   80812:	bf00      	nop
   80814:	00080e5d 	.word	0x00080e5d

00080818 <writeManufacturerZone>:
/*! \fn     writeManufacturerZone(uint8_t* buffer)
*   \brief  Write in the manufacturer zone (security mode 1 - Authenticated!)
*   \param  buffer  Pointer to a buffer (2 bytes required)
*/
void writeManufacturerZone(uint8_t* buffer)
{
   80818:	b508      	push	{r3, lr}
   8081a:	4602      	mov	r2, r0
    writeSMC(1424, 16, buffer);
   8081c:	2110      	movs	r1, #16
   8081e:	f44f 60b2 	mov.w	r0, #1424	; 0x590
   80822:	4b01      	ldr	r3, [pc, #4]	; (80828 <writeManufacturerZone+0x10>)
   80824:	4798      	blx	r3
}
   80826:	bd08      	pop	{r3, pc}
   80828:	00080d8d 	.word	0x00080d8d

0008082c <writeManufacturerFuse>:

/*! \fn     writeManufacturerFuse(void)
*   \brief  Write manufacturer fuse, controlling access to the MFZ
*/
void writeManufacturerFuse(void)
{
   8082c:	b508      	push	{r3, lr}
    blowFuse(MAN_FUSE);
   8082e:	2000      	movs	r0, #0
   80830:	4b01      	ldr	r3, [pc, #4]	; (80838 <writeManufacturerFuse+0xc>)
   80832:	4798      	blx	r3
}
   80834:	bd08      	pop	{r3, pc}
   80836:	bf00      	nop
   80838:	00080ba5 	.word	0x00080ba5

0008083c <write_issuers_fuse>:

/*! \fn     write_issuers_fuse(void)
*   \brief  Write issuers fuse, setting the AT88SC102 into Security Mode 2, we need to be authenticated here
*/
void write_issuers_fuse(void)
{
   8083c:	b508      	push	{r3, lr}
    blowFuse(ISSUER_FUSE);
   8083e:	2002      	movs	r0, #2
   80840:	4b01      	ldr	r3, [pc, #4]	; (80848 <write_issuers_fuse+0xc>)
   80842:	4798      	blx	r3
}
   80844:	bd08      	pop	{r3, pc}
   80846:	bf00      	nop
   80848:	00080ba5 	.word	0x00080ba5

0008084c <write_ec2en_fuse>:

/*! \fn     write_ec2en_fuse(void)
*   \brief  Write ec2en fuse, to be done before blowing issuer fuse
*/
void write_ec2en_fuse(void)
{
   8084c:	b508      	push	{r3, lr}
    blowFuse(EC2EN_FUSE);
   8084e:	2001      	movs	r0, #1
   80850:	4b01      	ldr	r3, [pc, #4]	; (80858 <write_ec2en_fuse+0xc>)
   80852:	4798      	blx	r3
}
   80854:	bd08      	pop	{r3, pc}
   80856:	bf00      	nop
   80858:	00080ba5 	.word	0x00080ba5

0008085c <checkSecurityMode2>:
/*! \fn     checkSecurityMode2(void)
*   \brief  Check that the smartcard is in mode two by trying to write his manufacturer zone
*   \return Success status
*/
RET_TYPE checkSecurityMode2(void)
{
   8085c:	b510      	push	{r4, lr}
   8085e:	b082      	sub	sp, #8
    uint16_t manZoneRead, temp_uint;
    
    // Read manufacturer zone, set temp_uint to its opposite
    readManufacturerZone((uint8_t*)&manZoneRead);
   80860:	f10d 0006 	add.w	r0, sp, #6
   80864:	4c0b      	ldr	r4, [pc, #44]	; (80894 <checkSecurityMode2+0x38>)
   80866:	47a0      	blx	r4
    temp_uint = ~manZoneRead;
   80868:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   8086c:	43db      	mvns	r3, r3
   8086e:	f8ad 3004 	strh.w	r3, [sp, #4]
    
    // Perform test write
    writeManufacturerZone((uint8_t*)&temp_uint);
   80872:	a801      	add	r0, sp, #4
   80874:	4b08      	ldr	r3, [pc, #32]	; (80898 <checkSecurityMode2+0x3c>)
   80876:	4798      	blx	r3
    readManufacturerZone((uint8_t*)&manZoneRead);
   80878:	f10d 0006 	add.w	r0, sp, #6
   8087c:	47a0      	blx	r4
    
    if (temp_uint != manZoneRead)
   8087e:	f8bd 0004 	ldrh.w	r0, [sp, #4]
   80882:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    } 
    else
    {
        return RETURN_NOK;
    }
}
   80886:	4298      	cmp	r0, r3
   80888:	f04f 30ff 	mov.w	r0, #4294967295
   8088c:	bf18      	it	ne
   8088e:	2000      	movne	r0, #0
   80890:	b002      	add	sp, #8
   80892:	bd10      	pop	{r4, pc}
   80894:	00080801 	.word	0x00080801
   80898:	00080819 	.word	0x00080819

0008089c <writeSecurityCode>:
/*! \fn     writeSecurityCode(uint16_t* code)
*   \brief  Write a new security code (security mode 1&2 - Authenticated!)
*   \param  code  The pin code
*/
void writeSecurityCode(volatile uint16_t* code)
{
   8089c:	b510      	push	{r4, lr}
   8089e:	4604      	mov	r4, r0
    *code = swap16(*code);
   808a0:	8803      	ldrh	r3, [r0, #0]
   808a2:	8802      	ldrh	r2, [r0, #0]
   808a4:	b292      	uxth	r2, r2
   808a6:	f3c3 2307 	ubfx	r3, r3, #8, #8
   808aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   808ae:	b29b      	uxth	r3, r3
   808b0:	8003      	strh	r3, [r0, #0]
    writeSMC(80, 16, (uint8_t*)code);
   808b2:	4602      	mov	r2, r0
   808b4:	2110      	movs	r1, #16
   808b6:	2050      	movs	r0, #80	; 0x50
   808b8:	4b05      	ldr	r3, [pc, #20]	; (808d0 <writeSecurityCode+0x34>)
   808ba:	4798      	blx	r3
    *code = swap16(*code);
   808bc:	8823      	ldrh	r3, [r4, #0]
   808be:	8822      	ldrh	r2, [r4, #0]
   808c0:	b292      	uxth	r2, r2
   808c2:	f3c3 2307 	ubfx	r3, r3, #8, #8
   808c6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   808ca:	b29b      	uxth	r3, r3
   808cc:	8023      	strh	r3, [r4, #0]
}
   808ce:	bd10      	pop	{r4, pc}
   808d0:	00080d8d 	.word	0x00080d8d

000808d4 <resetBlankCard>:
{
   808d4:	b500      	push	{lr}
   808d6:	b083      	sub	sp, #12
    uint16_t default_pin = SMARTCARD_FACTORY_PIN;
   808d8:	f24f 03f0 	movw	r3, #61680	; 0xf0f0
   808dc:	f8ad 3006 	strh.w	r3, [sp, #6]
    uint8_t data_buffer[2] = {0xFF, 0xFF};
   808e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   808e4:	f8ad 3004 	strh.w	r3, [sp, #4]
    writeSMC(1441, 1, data_buffer);
   808e8:	aa01      	add	r2, sp, #4
   808ea:	2101      	movs	r1, #1
   808ec:	f240 50a1 	movw	r0, #1441	; 0x5a1
   808f0:	4b04      	ldr	r3, [pc, #16]	; (80904 <resetBlankCard+0x30>)
   808f2:	4798      	blx	r3
    writeSecurityCode(&default_pin);
   808f4:	f10d 0006 	add.w	r0, sp, #6
   808f8:	4b03      	ldr	r3, [pc, #12]	; (80908 <resetBlankCard+0x34>)
   808fa:	4798      	blx	r3
}
   808fc:	b003      	add	sp, #12
   808fe:	f85d fb04 	ldr.w	pc, [sp], #4
   80902:	bf00      	nop
   80904:	00080d8d 	.word	0x00080d8d
   80908:	0008089d 	.word	0x0008089d

0008090c <setAuthenticatedReadWriteAccessToZone1and2>:

/*! \fn     setAuthenticatedReadWriteAccessToZone1and2(void)
*   \brief  Function called to only allow reads and writes to the application zone 1 & 2 when authenticated
*/
void setAuthenticatedReadWriteAccessToZone1and2(void)
{
   8090c:	b510      	push	{r4, lr}
   8090e:	b082      	sub	sp, #8
    uint8_t temp_buffer[2] = {0x80, 0x00};
   80910:	2380      	movs	r3, #128	; 0x80
   80912:	f8ad 3004 	strh.w	r3, [sp, #4]
    // Set P1 to 1 to allow write, remove R1 to prevent non authenticated reads
    writeSMC(176, 16, temp_buffer);
   80916:	aa01      	add	r2, sp, #4
   80918:	2110      	movs	r1, #16
   8091a:	20b0      	movs	r0, #176	; 0xb0
   8091c:	4c04      	ldr	r4, [pc, #16]	; (80930 <setAuthenticatedReadWriteAccessToZone1and2+0x24>)
   8091e:	47a0      	blx	r4
    // Set P2 to 1 to allow write, remove R2 to prevent non authenticated reads
    writeSMC(736, 16, temp_buffer);
   80920:	aa01      	add	r2, sp, #4
   80922:	2110      	movs	r1, #16
   80924:	f44f 7038 	mov.w	r0, #736	; 0x2e0
   80928:	47a0      	blx	r4
}
   8092a:	b002      	add	sp, #8
   8092c:	bd10      	pop	{r4, pc}
   8092e:	bf00      	nop
   80930:	00080d8d 	.word	0x00080d8d

00080934 <transformBlankCardIntoMooltipass>:
{
   80934:	b510      	push	{r4, lr}
   80936:	b086      	sub	sp, #24
    uint16_t default_pin = SMARTCARD_DEFAULT_PIN;
   80938:	f24f 03f0 	movw	r3, #61680	; 0xf0f0
   8093c:	f8ad 3002 	strh.w	r3, [sp, #2]
    if (checkSecurityMode2() == RETURN_OK)
   80940:	4b13      	ldr	r3, [pc, #76]	; (80990 <transformBlankCardIntoMooltipass+0x5c>)
   80942:	4798      	blx	r3
   80944:	b300      	cbz	r0, 80988 <transformBlankCardIntoMooltipass+0x54>
    resetBlankCard();
   80946:	4b13      	ldr	r3, [pc, #76]	; (80994 <transformBlankCardIntoMooltipass+0x60>)
   80948:	4798      	blx	r3
    writeSecurityCode(&default_pin);
   8094a:	f10d 0002 	add.w	r0, sp, #2
   8094e:	4b12      	ldr	r3, [pc, #72]	; (80998 <transformBlankCardIntoMooltipass+0x64>)
   80950:	4798      	blx	r3
    strcpy((char*)temp_buffer, "limpkin");
   80952:	ac01      	add	r4, sp, #4
   80954:	4b11      	ldr	r3, [pc, #68]	; (8099c <transformBlankCardIntoMooltipass+0x68>)
   80956:	e893 0003 	ldmia.w	r3, {r0, r1}
   8095a:	e884 0003 	stmia.w	r4, {r0, r1}
    writeIssuerZone(temp_buffer);
   8095e:	4620      	mov	r0, r4
   80960:	4b0f      	ldr	r3, [pc, #60]	; (809a0 <transformBlankCardIntoMooltipass+0x6c>)
   80962:	4798      	blx	r3
    *temp_buf16 = swap16(2014);
   80964:	f64d 6307 	movw	r3, #56839	; 0xde07
   80968:	f8ad 3004 	strh.w	r3, [sp, #4]
    writeManufacturerZone(temp_buffer);
   8096c:	4620      	mov	r0, r4
   8096e:	4b0d      	ldr	r3, [pc, #52]	; (809a4 <transformBlankCardIntoMooltipass+0x70>)
   80970:	4798      	blx	r3
    setAuthenticatedReadWriteAccessToZone1and2();
   80972:	4b0d      	ldr	r3, [pc, #52]	; (809a8 <transformBlankCardIntoMooltipass+0x74>)
   80974:	4798      	blx	r3
    writeManufacturerFuse();
   80976:	4b0d      	ldr	r3, [pc, #52]	; (809ac <transformBlankCardIntoMooltipass+0x78>)
   80978:	4798      	blx	r3
    write_ec2en_fuse();
   8097a:	4b0d      	ldr	r3, [pc, #52]	; (809b0 <transformBlankCardIntoMooltipass+0x7c>)
   8097c:	4798      	blx	r3
    write_issuers_fuse();
   8097e:	4b0d      	ldr	r3, [pc, #52]	; (809b4 <transformBlankCardIntoMooltipass+0x80>)
   80980:	4798      	blx	r3
    return RETURN_OK;
   80982:	2000      	movs	r0, #0
}
   80984:	b006      	add	sp, #24
   80986:	bd10      	pop	{r4, pc}
        return RETURN_NOK;
   80988:	f04f 30ff 	mov.w	r0, #4294967295
   8098c:	e7fa      	b.n	80984 <transformBlankCardIntoMooltipass+0x50>
   8098e:	bf00      	nop
   80990:	0008085d 	.word	0x0008085d
   80994:	000808d5 	.word	0x000808d5
   80998:	0008089d 	.word	0x0008089d
   8099c:	0008e3e8 	.word	0x0008e3e8
   809a0:	000807a9 	.word	0x000807a9
   809a4:	00080819 	.word	0x00080819
   809a8:	0008090d 	.word	0x0008090d
   809ac:	0008082d 	.word	0x0008082d
   809b0:	0008084d 	.word	0x0008084d
   809b4:	0008083d 	.word	0x0008083d

000809b8 <getNumberOfSecurityCodeTriesLeft>:
/*! \fn     getNumberOfSecurityCodeTriesLeft(void)
*   \brief  Get the number of security code tries left
*   \return Number of tries left
*/
uint8_t getNumberOfSecurityCodeTriesLeft(void)
{
   809b8:	b500      	push	{lr}
   809ba:	b083      	sub	sp, #12
    uint8_t temp_buffer[2];
    uint8_t return_val = 0;
    uint8_t i;

    readSecurityCodeAttemptsCounters(temp_buffer);
   809bc:	a801      	add	r0, sp, #4
   809be:	4b09      	ldr	r3, [pc, #36]	; (809e4 <getNumberOfSecurityCodeTriesLeft+0x2c>)
   809c0:	4798      	blx	r3
    for(i = 0; i < 4; i++)
    {
        if ((temp_buffer[0] >> (4+i)) & 0x01)
   809c2:	f89d 1004 	ldrb.w	r1, [sp, #4]
   809c6:	2304      	movs	r3, #4
    uint8_t return_val = 0;
   809c8:	2000      	movs	r0, #0
        if ((temp_buffer[0] >> (4+i)) & 0x01)
   809ca:	fa41 f203 	asr.w	r2, r1, r3
   809ce:	f012 0f01 	tst.w	r2, #1
        {
            return_val++;
   809d2:	bf1c      	itt	ne
   809d4:	3001      	addne	r0, #1
   809d6:	b2c0      	uxtbne	r0, r0
    for(i = 0; i < 4; i++)
   809d8:	3301      	adds	r3, #1
   809da:	2b08      	cmp	r3, #8
   809dc:	d1f5      	bne.n	809ca <getNumberOfSecurityCodeTriesLeft+0x12>
        }
    }

    return return_val;
}
   809de:	b003      	add	sp, #12
   809e0:	f85d fb04 	ldr.w	pc, [sp], #4
   809e4:	000807bd 	.word	0x000807bd

000809e8 <smartcardHPulseDelay>:

/*! \fn     smartcardHPulseDelay(void)
*   \brief  2us half pulse delay, specified by datasheet (min 3.3us/2)
*/
void smartcardHPulseDelay(void)
{
   809e8:	b508      	push	{r3, lr}
    delay_us(2);
   809ea:	200e      	movs	r0, #14
   809ec:	4b01      	ldr	r3, [pc, #4]	; (809f4 <smartcardHPulseDelay+0xc>)
   809ee:	4798      	blx	r3
}
   809f0:	bd08      	pop	{r3, pc}
   809f2:	bf00      	nop
   809f4:	20000089 	.word	0x20000089

000809f8 <smartcardPowerDelay>:

/*! \fn     smartcardPowerDelay(void)
*   \brief  Delay to let the card come online/offline
*/
void smartcardPowerDelay(void)
{
   809f8:	b508      	push	{r3, lr}
    delay_ms(130);
   809fa:	4802      	ldr	r0, [pc, #8]	; (80a04 <smartcardPowerDelay+0xc>)
   809fc:	4b02      	ldr	r3, [pc, #8]	; (80a08 <smartcardPowerDelay+0x10>)
   809fe:	4798      	blx	r3
}
   80a00:	bd08      	pop	{r3, pc}
   80a02:	bf00      	nop
   80a04:	000d9a25 	.word	0x000d9a25
   80a08:	20000089 	.word	0x20000089

00080a0c <clockPulseSMC>:

/*! \fn     clockPulseSMC(void)
*   \brief  Send a 4us H->L clock pulse (datasheet: min 3.3us)
*/
void clockPulseSMC(void)
{
   80a0c:	b570      	push	{r4, r5, r6, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80a0e:	4d04      	ldr	r5, [pc, #16]	; (80a20 <clockPulseSMC+0x14>)
   80a10:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
   80a14:	632e      	str	r6, [r5, #48]	; 0x30
	scard_sck_high();
	smartcardHPulseDelay();
   80a16:	4c03      	ldr	r4, [pc, #12]	; (80a24 <clockPulseSMC+0x18>)
   80a18:	47a0      	blx	r4
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80a1a:	636e      	str	r6, [r5, #52]	; 0x34
	scard_sck_low();
	smartcardHPulseDelay();
   80a1c:	47a0      	blx	r4
}
   80a1e:	bd70      	pop	{r4, r5, r6, pc}
   80a20:	400e0c00 	.word	0x400e0c00
   80a24:	000809e9 	.word	0x000809e9

00080a28 <invertedClockPulseSMC>:

/*! \fn     invertedClockPulseSMC(void)
*   \brief  Send a 4us L->H clock pulse (datasheet: min 3.3us)
*/
void invertedClockPulseSMC(void)
{
   80a28:	b570      	push	{r4, r5, r6, lr}
   80a2a:	4d04      	ldr	r5, [pc, #16]	; (80a3c <invertedClockPulseSMC+0x14>)
   80a2c:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
   80a30:	636e      	str	r6, [r5, #52]	; 0x34
	scard_sck_low();
	smartcardHPulseDelay();
   80a32:	4c03      	ldr	r4, [pc, #12]	; (80a40 <invertedClockPulseSMC+0x18>)
   80a34:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80a36:	632e      	str	r6, [r5, #48]	; 0x30
	scard_sck_high();
	smartcardHPulseDelay();
   80a38:	47a0      	blx	r4
}
   80a3a:	bd70      	pop	{r4, r5, r6, pc}
   80a3c:	400e0c00 	.word	0x400e0c00
   80a40:	000809e9 	.word	0x000809e9

00080a44 <clearPgmRstSignals>:

/*! \fn     clearPgmRstSignals(void)
*   \brief  Clear PGM / RST signal for normal operation mode
*/
void clearPgmRstSignals(void)
{
   80a44:	b510      	push	{r4, lr}
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80a46:	4b04      	ldr	r3, [pc, #16]	; (80a58 <clearPgmRstSignals+0x14>)
   80a48:	2220      	movs	r2, #32
   80a4a:	635a      	str	r2, [r3, #52]	; 0x34
   80a4c:	2208      	movs	r2, #8
   80a4e:	635a      	str	r2, [r3, #52]	; 0x34
	scard_pgm_low();
	scard_rst_low();
    smartcardHPulseDelay();
   80a50:	4c02      	ldr	r4, [pc, #8]	; (80a5c <clearPgmRstSignals+0x18>)
   80a52:	47a0      	blx	r4
	smartcardHPulseDelay();
   80a54:	47a0      	blx	r4
}
   80a56:	bd10      	pop	{r4, pc}
   80a58:	400e0c00 	.word	0x400e0c00
   80a5c:	000809e9 	.word	0x000809e9

00080a60 <setPgmRstSignals>:

/*! \fn     setPgmRstSignals(void)
*   \brief  Set PGM / RST signal for standby mode
*/
void setPgmRstSignals(void)
{
   80a60:	b508      	push	{r3, lr}
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80a62:	4b04      	ldr	r3, [pc, #16]	; (80a74 <setPgmRstSignals+0x14>)
   80a64:	2208      	movs	r2, #8
   80a66:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80a68:	2220      	movs	r2, #32
   80a6a:	635a      	str	r2, [r3, #52]	; 0x34
	scard_rst_high();
	scard_pgm_low();
    smartcardHPulseDelay();
   80a6c:	4b02      	ldr	r3, [pc, #8]	; (80a78 <setPgmRstSignals+0x18>)
   80a6e:	4798      	blx	r3
}
   80a70:	bd08      	pop	{r3, pc}
   80a72:	bf00      	nop
   80a74:	400e0c00 	.word	0x400e0c00
   80a78:	000809e9 	.word	0x000809e9

00080a7c <performLowLevelWriteNErase>:
/*! \fn     performLowLevelWriteNErase(uint8_t is_write)
*   \brief  Perform a write or erase operation on the smart card
*   \param  is_write    Boolean to indicate if it is a write
*/
void performLowLevelWriteNErase(uint8_t is_write)
{
   80a7c:	b570      	push	{r4, r5, r6, lr}
   80a7e:	4604      	mov	r4, r0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80a80:	4b11      	ldr	r3, [pc, #68]	; (80ac8 <performLowLevelWriteNErase+0x4c>)
   80a82:	2220      	movs	r2, #32
   80a84:	631a      	str	r2, [r3, #48]	; 0x30
    /* Set programming control signal */
	scard_pgm_high();
    smartcardHPulseDelay();
   80a86:	4b11      	ldr	r3, [pc, #68]	; (80acc <performLowLevelWriteNErase+0x50>)
   80a88:	4798      	blx	r3

    /* Set data according to write / erase */
    if (is_write != FALSE)
   80a8a:	b1bc      	cbz	r4, 80abc <performLowLevelWriteNErase+0x40>
   80a8c:	4b0e      	ldr	r3, [pc, #56]	; (80ac8 <performLowLevelWriteNErase+0x4c>)
   80a8e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80a92:	631a      	str	r2, [r3, #48]	; 0x30
    }
    else
    {
		scard_io_low();
    }
    smartcardHPulseDelay();
   80a94:	4c0d      	ldr	r4, [pc, #52]	; (80acc <performLowLevelWriteNErase+0x50>)
   80a96:	47a0      	blx	r4
   80a98:	4d0b      	ldr	r5, [pc, #44]	; (80ac8 <performLowLevelWriteNErase+0x4c>)
   80a9a:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
   80a9e:	632e      	str	r6, [r5, #48]	; 0x30

    /* Set clock */
	scard_sck_high();
    smartcardHPulseDelay();
   80aa0:	47a0      	blx	r4
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80aa2:	2320      	movs	r3, #32
   80aa4:	636b      	str	r3, [r5, #52]	; 0x34
    delay_ms(4);
   80aa6:	f646 3025 	movw	r0, #27429	; 0x6b25
   80aaa:	4b09      	ldr	r3, [pc, #36]	; (80ad0 <performLowLevelWriteNErase+0x54>)
   80aac:	4798      	blx	r3
   80aae:	636e      	str	r6, [r5, #52]	; 0x34
    scard_pgm_low();
    smartcardTchpDelay();

    /* Release clock */
    scard_sck_low();
    smartcardHPulseDelay();
   80ab0:	47a0      	blx	r4
   80ab2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   80ab6:	636b      	str	r3, [r5, #52]	; 0x34

    /* Release data */
    scard_io_low();
    smartcardHPulseDelay();
   80ab8:	47a0      	blx	r4
}
   80aba:	bd70      	pop	{r4, r5, r6, pc}
   80abc:	4b02      	ldr	r3, [pc, #8]	; (80ac8 <performLowLevelWriteNErase+0x4c>)
   80abe:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80ac2:	635a      	str	r2, [r3, #52]	; 0x34
   80ac4:	e7e6      	b.n	80a94 <performLowLevelWriteNErase+0x18>
   80ac6:	bf00      	nop
   80ac8:	400e0c00 	.word	0x400e0c00
   80acc:	000809e9 	.word	0x000809e9
   80ad0:	20000089 	.word	0x20000089

00080ad4 <setSPIModeSMC>:

/*! \fn     setSPIModeSMC(void)
*   \brief  Activate SPI controller for the SMC
*/
void setSPIModeSMC(void)
{
   80ad4:	b530      	push	{r4, r5, lr}
   80ad6:	b085      	sub	sp, #20
	usart_spi_opt_t opts;
	
	opts.baudrate = 125000;
   80ad8:	4b12      	ldr	r3, [pc, #72]	; (80b24 <setSPIModeSMC+0x50>)
   80ada:	9300      	str	r3, [sp, #0]
	opts.char_length = US_MR_CHRL_8_BIT;
   80adc:	23c0      	movs	r3, #192	; 0xc0
   80ade:	9301      	str	r3, [sp, #4]
	opts.channel_mode = US_MR_CHMODE_NORMAL;
   80ae0:	2300      	movs	r3, #0
   80ae2:	9303      	str	r3, [sp, #12]
	opts.spi_mode = SPI_MODE_0;
   80ae4:	9302      	str	r3, [sp, #8]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80ae6:	200f      	movs	r0, #15
   80ae8:	4b0f      	ldr	r3, [pc, #60]	; (80b28 <setSPIModeSMC+0x54>)
   80aea:	4798      	blx	r3
	
	sysclk_enable_peripheral_clock(SCARD_USART_ID);
	usart_init_spi_master(SCARD_USART, &opts ,sysclk_get_cpu_hz());
   80aec:	4c0f      	ldr	r4, [pc, #60]	; (80b2c <setSPIModeSMC+0x58>)
   80aee:	4a10      	ldr	r2, [pc, #64]	; (80b30 <setSPIModeSMC+0x5c>)
   80af0:	4669      	mov	r1, sp
   80af2:	4620      	mov	r0, r4
   80af4:	4b0f      	ldr	r3, [pc, #60]	; (80b34 <setSPIModeSMC+0x60>)
   80af6:	4798      	blx	r3
	gpio_configure_pin(SCARD_IOTX_IDX, PIO_PERIPH_A);
   80af8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80afc:	2016      	movs	r0, #22
   80afe:	4d0e      	ldr	r5, [pc, #56]	; (80b38 <setSPIModeSMC+0x64>)
   80b00:	47a8      	blx	r5
	gpio_configure_pin(SCARD_IORX_IDX, PIO_PERIPH_A);
   80b02:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80b06:	2017      	movs	r0, #23
   80b08:	47a8      	blx	r5
	gpio_configure_pin(SCARD_SCK_IDX, SCK_PERIPH);
   80b0a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80b0e:	2019      	movs	r0, #25
   80b10:	47a8      	blx	r5
	
	usart_enable_rx(SCARD_USART);
   80b12:	4620      	mov	r0, r4
   80b14:	4b09      	ldr	r3, [pc, #36]	; (80b3c <setSPIModeSMC+0x68>)
   80b16:	4798      	blx	r3
	usart_enable_tx(SCARD_USART);
   80b18:	4620      	mov	r0, r4
   80b1a:	4b09      	ldr	r3, [pc, #36]	; (80b40 <setSPIModeSMC+0x6c>)
   80b1c:	4798      	blx	r3
	
}
   80b1e:	b005      	add	sp, #20
   80b20:	bd30      	pop	{r4, r5, pc}
   80b22:	bf00      	nop
   80b24:	0001e848 	.word	0x0001e848
   80b28:	00085565 	.word	0x00085565
   80b2c:	40098000 	.word	0x40098000
   80b30:	05b8d800 	.word	0x05b8d800
   80b34:	00086d0d 	.word	0x00086d0d
   80b38:	00085221 	.word	0x00085221
   80b3c:	00086e81 	.word	0x00086e81
   80b40:	00086e71 	.word	0x00086e71

00080b44 <setBBModeAndPgmRstSMC>:

/*! \fn     setBBModeAndPgmRstSMC(void)
*   \brief  Switch to big banging, and clear pgm/rst signal for normal operation
*/
void setBBModeAndPgmRstSMC(void)
{
   80b44:	b510      	push	{r4, lr}
    /* Deactivate SPI port */
    usart_disable_rx(SCARD_USART);
   80b46:	4c10      	ldr	r4, [pc, #64]	; (80b88 <setBBModeAndPgmRstSMC+0x44>)
   80b48:	4620      	mov	r0, r4
   80b4a:	4b10      	ldr	r3, [pc, #64]	; (80b8c <setBBModeAndPgmRstSMC+0x48>)
   80b4c:	4798      	blx	r3
	usart_disable_tx(SCARD_USART);
   80b4e:	4620      	mov	r0, r4
   80b50:	4b0f      	ldr	r3, [pc, #60]	; (80b90 <setBBModeAndPgmRstSMC+0x4c>)
   80b52:	4798      	blx	r3

    /* Clock & data low */
	gpio_configure_pin(SCARD_IOTX_IDX, (PIO_TYPE_PIO_OUTPUT_0 | PIO_DEFAULT));
   80b54:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80b58:	2016      	movs	r0, #22
   80b5a:	4c0e      	ldr	r4, [pc, #56]	; (80b94 <setBBModeAndPgmRstSMC+0x50>)
   80b5c:	47a0      	blx	r4
	gpio_configure_pin(SCARD_IORX_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80b5e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80b62:	2017      	movs	r0, #23
   80b64:	47a0      	blx	r4
	gpio_configure_pin(SCARD_SCK_IDX, (PIO_TYPE_PIO_OUTPUT_0 | PIO_DEFAULT));
   80b66:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80b6a:	2019      	movs	r0, #25
   80b6c:	47a0      	blx	r4
   80b6e:	4b0a      	ldr	r3, [pc, #40]	; (80b98 <setBBModeAndPgmRstSMC+0x54>)
   80b70:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80b74:	635a      	str	r2, [r3, #52]	; 0x34
   80b76:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80b7a:	635a      	str	r2, [r3, #52]	; 0x34
    scard_sck_low();
    scard_io_low();
	
    smartcardHPulseDelay();
   80b7c:	4b07      	ldr	r3, [pc, #28]	; (80b9c <setBBModeAndPgmRstSMC+0x58>)
   80b7e:	4798      	blx	r3

    /* Clear PGM and RST signals */
    clearPgmRstSignals();
   80b80:	4b07      	ldr	r3, [pc, #28]	; (80ba0 <setBBModeAndPgmRstSMC+0x5c>)
   80b82:	4798      	blx	r3
}
   80b84:	bd10      	pop	{r4, pc}
   80b86:	bf00      	nop
   80b88:	40098000 	.word	0x40098000
   80b8c:	00086e87 	.word	0x00086e87
   80b90:	00086e77 	.word	0x00086e77
   80b94:	00085221 	.word	0x00085221
   80b98:	400e0c00 	.word	0x400e0c00
   80b9c:	000809e9 	.word	0x000809e9
   80ba0:	00080a45 	.word	0x00080a45

00080ba4 <blowFuse>:
/*! \fn     blowFuse(uint8_t fuse_name)
*   \brief  Blow the manufacturer or issuer fuse
*   \param  fuse_name    Which fuse to blow
*/
void blowFuse(uint8_t fuse_name)
{
   80ba4:	b570      	push	{r4, r5, r6, lr}
    uint16_t i;

    /* Set the index to write */
    if (fuse_name == MAN_FUSE)
   80ba6:	b130      	cbz	r0, 80bb6 <blowFuse+0x12>
    {
        i = 1460;
    }
    else if (fuse_name == ISSUER_FUSE)
   80ba8:	2802      	cmp	r0, #2
   80baa:	d01d      	beq.n	80be8 <blowFuse+0x44>
    {
        i = 1560;
    }
    else if (fuse_name == EC2EN_FUSE)
   80bac:	2801      	cmp	r0, #1
   80bae:	d01e      	beq.n	80bee <blowFuse+0x4a>
    {
        i = 0;
    }

    /* Switch to bit banging */
    setBBModeAndPgmRstSMC();
   80bb0:	4b10      	ldr	r3, [pc, #64]	; (80bf4 <blowFuse+0x50>)
   80bb2:	4798      	blx	r3

    /* Get to the good index */
    while(i--)clockPulseSMC();
   80bb4:	e00d      	b.n	80bd2 <blowFuse+0x2e>
        i = 1460;
   80bb6:	f240 54b4 	movw	r4, #1460	; 0x5b4
    setBBModeAndPgmRstSMC();
   80bba:	4b0e      	ldr	r3, [pc, #56]	; (80bf4 <blowFuse+0x50>)
   80bbc:	4798      	blx	r3
    while(i--)clockPulseSMC();
   80bbe:	3c01      	subs	r4, #1
   80bc0:	b2a4      	uxth	r4, r4
   80bc2:	4e0d      	ldr	r6, [pc, #52]	; (80bf8 <blowFuse+0x54>)
   80bc4:	f64f 75ff 	movw	r5, #65535	; 0xffff
   80bc8:	47b0      	blx	r6
   80bca:	3c01      	subs	r4, #1
   80bcc:	b2a4      	uxth	r4, r4
   80bce:	42ac      	cmp	r4, r5
   80bd0:	d1fa      	bne.n	80bc8 <blowFuse+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80bd2:	4b0a      	ldr	r3, [pc, #40]	; (80bfc <blowFuse+0x58>)
   80bd4:	2208      	movs	r2, #8
   80bd6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set RST signal */
	scard_rst_high();

    /* Perform a write */
    performLowLevelWriteNErase(TRUE);
   80bd8:	2001      	movs	r0, #1
   80bda:	4b09      	ldr	r3, [pc, #36]	; (80c00 <blowFuse+0x5c>)
   80bdc:	4798      	blx	r3

    /* Set PGM / RST signals to standby mode */
    setPgmRstSignals();
   80bde:	4b09      	ldr	r3, [pc, #36]	; (80c04 <blowFuse+0x60>)
   80be0:	4798      	blx	r3

    /* Switch to SPI mode */
    setSPIModeSMC();
   80be2:	4b09      	ldr	r3, [pc, #36]	; (80c08 <blowFuse+0x64>)
   80be4:	4798      	blx	r3
}
   80be6:	bd70      	pop	{r4, r5, r6, pc}
        i = 1560;
   80be8:	f44f 64c3 	mov.w	r4, #1560	; 0x618
   80bec:	e7e5      	b.n	80bba <blowFuse+0x16>
        i = 1529;
   80bee:	f240 54f9 	movw	r4, #1529	; 0x5f9
   80bf2:	e7e2      	b.n	80bba <blowFuse+0x16>
   80bf4:	00080b45 	.word	0x00080b45
   80bf8:	00080a0d 	.word	0x00080a0d
   80bfc:	400e0c00 	.word	0x400e0c00
   80c00:	00080a7d 	.word	0x00080a7d
   80c04:	00080a61 	.word	0x00080a61
   80c08:	00080ad5 	.word	0x00080ad5

00080c0c <securityValidationSMC>:
*   \brief  Check security code
*   \param  code    The code
*   \return success_status (see card_detect_return_t)
*/
RET_TYPE securityValidationSMC(uint16_t code, uint8_t reset_after_send)
{
   80c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80c10:	4607      	mov	r7, r0
   80c12:	460e      	mov	r6, r1
    RET_TYPE return_val = RETURN_PIN_NOK_0;
    uint8_t temp_bool;
    uint16_t i;

    /* Switch to bit banging */
    setBBModeAndPgmRstSMC();
   80c14:	4b54      	ldr	r3, [pc, #336]	; (80d68 <securityValidationSMC+0x15c>)
   80c16:	4798      	blx	r3
   80c18:	2450      	movs	r4, #80	; 0x50

    /* Get to the SC */
    for(i = 0; i < 80; i++)
        invertedClockPulseSMC();
   80c1a:	4d54      	ldr	r5, [pc, #336]	; (80d6c <securityValidationSMC+0x160>)
   80c1c:	47a8      	blx	r5
    for(i = 0; i < 80; i++)
   80c1e:	3c01      	subs	r4, #1
   80c20:	b2a4      	uxth	r4, r4
   80c22:	2c00      	cmp	r4, #0
   80c24:	d1fa      	bne.n	80c1c <securityValidationSMC+0x10>
   80c26:	4b52      	ldr	r3, [pc, #328]	; (80d70 <securityValidationSMC+0x164>)
   80c28:	2210      	movs	r2, #16
   80c2a:	631a      	str	r2, [r3, #48]	; 0x30

	scard_aux1_high();	

    /* Clock is at high level now, as input must be switched during this time */
    /* Enter the SC */
    smartcardHPulseDelay();
   80c2c:	4b51      	ldr	r3, [pc, #324]	; (80d74 <securityValidationSMC+0x168>)
   80c2e:	4798      	blx	r3
   80c30:	250f      	movs	r5, #15
   80c32:	f8df a13c 	ldr.w	sl, [pc, #316]	; 80d70 <securityValidationSMC+0x164>
        }
        else
        {
            scard_io_high();
        }
        smartcardHPulseDelay();
   80c36:	f8df 913c 	ldr.w	r9, [pc, #316]	; 80d74 <securityValidationSMC+0x168>

        /* Inverted clock pulse */
        invertedClockPulseSMC();
   80c3a:	f8df 8130 	ldr.w	r8, [pc, #304]	; 80d6c <securityValidationSMC+0x160>
        if (((code >> (15-i)) & 0x0001) != 0x0000)
   80c3e:	fa47 f305 	asr.w	r3, r7, r5
   80c42:	f013 0f01 	tst.w	r3, #1
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80c46:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   80c4a:	bf14      	ite	ne
   80c4c:	f8ca 3034 	strne.w	r3, [sl, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80c50:	f8ca 3030 	streq.w	r3, [sl, #48]	; 0x30
        smartcardHPulseDelay();
   80c54:	47c8      	blx	r9
        invertedClockPulseSMC();
   80c56:	47c0      	blx	r8
    for(i = 0; i < 16; i++)
   80c58:	3d01      	subs	r5, #1
   80c5a:	f1b5 3fff 	cmp.w	r5, #4294967295
   80c5e:	d1ee      	bne.n	80c3e <securityValidationSMC+0x32>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80c60:	4f43      	ldr	r7, [pc, #268]	; (80d70 <securityValidationSMC+0x164>)
   80c62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   80c66:	637b      	str	r3, [r7, #52]	; 0x34
    }

    /* Bring clock and data low */
    scard_sck_low();
    smartcardHPulseDelay();
   80c68:	4d42      	ldr	r5, [pc, #264]	; (80d74 <securityValidationSMC+0x168>)
   80c6a:	47a8      	blx	r5
	smartcardHPulseDelay();
   80c6c:	47a8      	blx	r5
   80c6e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   80c72:	637b      	str	r3, [r7, #52]	; 0x34
    scard_io_low();
    smartcardHPulseDelay();	
   80c74:	47a8      	blx	r5
	smartcardHPulseDelay();
   80c76:	47a8      	blx	r5
	
	if (reset_after_send == 1){
   80c78:	2e01      	cmp	r6, #1
   80c7a:	d002      	beq.n	80c82 <securityValidationSMC+0x76>
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80c7c:	463d      	mov	r5, r7
            temp_bool = FALSE;
        }
        else
        {
            /* Clock pulse */
            clockPulseSMC();
   80c7e:	4f3e      	ldr	r7, [pc, #248]	; (80d78 <securityValidationSMC+0x16c>)
   80c80:	e051      	b.n	80d26 <securityValidationSMC+0x11a>
		delay_us(10);
   80c82:	2045      	movs	r0, #69	; 0x45
   80c84:	4b3d      	ldr	r3, [pc, #244]	; (80d7c <securityValidationSMC+0x170>)
   80c86:	4798      	blx	r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80c88:	4b39      	ldr	r3, [pc, #228]	; (80d70 <securityValidationSMC+0x164>)
   80c8a:	2210      	movs	r2, #16
   80c8c:	635a      	str	r2, [r3, #52]	; 0x34
		setPgmRstSignals();
   80c8e:	4b3c      	ldr	r3, [pc, #240]	; (80d80 <securityValidationSMC+0x174>)
   80c90:	4798      	blx	r3
		setSPIModeSMC();
   80c92:	4b3c      	ldr	r3, [pc, #240]	; (80d84 <securityValidationSMC+0x178>)
   80c94:	4798      	blx	r3
		return RETURN_PIN_NOK_0;
   80c96:	2520      	movs	r5, #32
   80c98:	e060      	b.n	80d5c <securityValidationSMC+0x150>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80c9a:	4c35      	ldr	r4, [pc, #212]	; (80d70 <securityValidationSMC+0x164>)
   80c9c:	2520      	movs	r5, #32
   80c9e:	6325      	str	r5, [r4, #48]	; 0x30
			    smartcardHPulseDelay();
   80ca0:	4e34      	ldr	r6, [pc, #208]	; (80d74 <securityValidationSMC+0x168>)
   80ca2:	47b0      	blx	r6
   80ca4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   80ca8:	6323      	str	r3, [r4, #48]	; 0x30
			    smartcardHPulseDelay();
   80caa:	47b0      	blx	r6
   80cac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   80cb0:	6323      	str	r3, [r4, #48]	; 0x30
			    smartcardHPulseDelay();
   80cb2:	47b0      	blx	r6
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80cb4:	2310      	movs	r3, #16
   80cb6:	6363      	str	r3, [r4, #52]	; 0x34
				setPgmRstSignals();
   80cb8:	4b31      	ldr	r3, [pc, #196]	; (80d80 <securityValidationSMC+0x174>)
   80cba:	4798      	blx	r3
				setSPIModeSMC();
   80cbc:	4b31      	ldr	r3, [pc, #196]	; (80d84 <securityValidationSMC+0x178>)
   80cbe:	4798      	blx	r3
				return RETURN_PIN_NOK_0;
   80cc0:	e04c      	b.n	80d5c <securityValidationSMC+0x150>
			if (reset_after_send == 3){			
   80cc2:	2e03      	cmp	r6, #3
   80cc4:	d00f      	beq.n	80ce6 <securityValidationSMC+0xda>
            performLowLevelWriteNErase(FALSE);
   80cc6:	2000      	movs	r0, #0
   80cc8:	4b2f      	ldr	r3, [pc, #188]	; (80d88 <securityValidationSMC+0x17c>)
   80cca:	4798      	blx	r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80ccc:	4b28      	ldr	r3, [pc, #160]	; (80d70 <securityValidationSMC+0x164>)
   80cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
            if (scard_io_read())
   80cd0:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80cd4:	d110      	bne.n	80cf8 <securityValidationSMC+0xec>
                if (i == 0)
   80cd6:	b1ec      	cbz	r4, 80d14 <securityValidationSMC+0x108>
                else if (i == 1)
   80cd8:	2c01      	cmp	r4, #1
   80cda:	d01d      	beq.n	80d18 <securityValidationSMC+0x10c>
                else if (i == 2)
   80cdc:	2c02      	cmp	r4, #2
   80cde:	bf0c      	ite	eq
   80ce0:	2521      	moveq	r5, #33	; 0x21
   80ce2:	2520      	movne	r5, #32
   80ce4:	e009      	b.n	80cfa <securityValidationSMC+0xee>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80ce6:	4b22      	ldr	r3, [pc, #136]	; (80d70 <securityValidationSMC+0x164>)
   80ce8:	2210      	movs	r2, #16
   80cea:	635a      	str	r2, [r3, #52]	; 0x34
				setPgmRstSignals();
   80cec:	4b24      	ldr	r3, [pc, #144]	; (80d80 <securityValidationSMC+0x174>)
   80cee:	4798      	blx	r3
				setSPIModeSMC();
   80cf0:	4b24      	ldr	r3, [pc, #144]	; (80d84 <securityValidationSMC+0x178>)
   80cf2:	4798      	blx	r3
				return RETURN_PIN_NOK_0;
   80cf4:	2520      	movs	r5, #32
   80cf6:	e031      	b.n	80d5c <securityValidationSMC+0x150>
                return_val = RETURN_PIN_OK;
   80cf8:	2524      	movs	r5, #36	; 0x24
            clockPulseSMC();
   80cfa:	4b1f      	ldr	r3, [pc, #124]	; (80d78 <securityValidationSMC+0x16c>)
   80cfc:	4798      	blx	r3
    }

    /* If we couldn't find a spot to write, no tries left */
    if (i == 4)
    {
        return_val = RETURN_PIN_NOK_0;
   80cfe:	2c04      	cmp	r4, #4
   80d00:	bf08      	it	eq
   80d02:	2520      	moveq	r5, #32
   80d04:	4b1a      	ldr	r3, [pc, #104]	; (80d70 <securityValidationSMC+0x164>)
   80d06:	2210      	movs	r2, #16
   80d08:	635a      	str	r2, [r3, #52]	; 0x34


	scard_aux1_low();

    /* Set PGM / RST signals to standby mode */
    setPgmRstSignals();
   80d0a:	4b1d      	ldr	r3, [pc, #116]	; (80d80 <securityValidationSMC+0x174>)
   80d0c:	4798      	blx	r3

    /* Switch to SPI mode */
    setSPIModeSMC();
   80d0e:	4b1d      	ldr	r3, [pc, #116]	; (80d84 <securityValidationSMC+0x178>)
   80d10:	4798      	blx	r3

    return return_val;
   80d12:	e023      	b.n	80d5c <securityValidationSMC+0x150>
                    return_val = RETURN_PIN_NOK_3;
   80d14:	2523      	movs	r5, #35	; 0x23
   80d16:	e7f0      	b.n	80cfa <securityValidationSMC+0xee>
                    return_val = RETURN_PIN_NOK_2;
   80d18:	2522      	movs	r5, #34	; 0x22
   80d1a:	e7ee      	b.n	80cfa <securityValidationSMC+0xee>
            clockPulseSMC();
   80d1c:	47b8      	blx	r7
            i++;
   80d1e:	3401      	adds	r4, #1
   80d20:	b2a4      	uxth	r4, r4
    while((temp_bool == TRUE) && (i < 4))
   80d22:	2c04      	cmp	r4, #4
   80d24:	d01d      	beq.n	80d62 <securityValidationSMC+0x156>
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80d26:	6beb      	ldr	r3, [r5, #60]	; 0x3c
        if (scard_io_read())
   80d28:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80d2c:	d0f6      	beq.n	80d1c <securityValidationSMC+0x110>
			if (reset_after_send == 2){			
   80d2e:	2e02      	cmp	r6, #2
   80d30:	d0b3      	beq.n	80c9a <securityValidationSMC+0x8e>
            performLowLevelWriteNErase(TRUE);
   80d32:	2001      	movs	r0, #1
   80d34:	4b14      	ldr	r3, [pc, #80]	; (80d88 <securityValidationSMC+0x17c>)
   80d36:	4798      	blx	r3
            while(scard_io_read())
   80d38:	2320      	movs	r3, #32
   80d3a:	490d      	ldr	r1, [pc, #52]	; (80d70 <securityValidationSMC+0x164>)
   80d3c:	6bca      	ldr	r2, [r1, #60]	; 0x3c
   80d3e:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
   80d42:	d0be      	beq.n	80cc2 <securityValidationSMC+0xb6>
				if(timeout == 0)
   80d44:	3b01      	subs	r3, #1
   80d46:	b29b      	uxth	r3, r3
   80d48:	2b00      	cmp	r3, #0
   80d4a:	d1f7      	bne.n	80d3c <securityValidationSMC+0x130>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80d4c:	4b08      	ldr	r3, [pc, #32]	; (80d70 <securityValidationSMC+0x164>)
   80d4e:	2210      	movs	r2, #16
   80d50:	635a      	str	r2, [r3, #52]	; 0x34
					setPgmRstSignals();
   80d52:	4b0b      	ldr	r3, [pc, #44]	; (80d80 <securityValidationSMC+0x174>)
   80d54:	4798      	blx	r3
					setSPIModeSMC();
   80d56:	4b0b      	ldr	r3, [pc, #44]	; (80d84 <securityValidationSMC+0x178>)
   80d58:	4798      	blx	r3
					return RETURN_PIN_TIMEOUT;
   80d5a:	2525      	movs	r5, #37	; 0x25
}
   80d5c:	4628      	mov	r0, r5
   80d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        return_val = RETURN_PIN_NOK_0;
   80d62:	2520      	movs	r5, #32
   80d64:	e7ce      	b.n	80d04 <securityValidationSMC+0xf8>
   80d66:	bf00      	nop
   80d68:	00080b45 	.word	0x00080b45
   80d6c:	00080a29 	.word	0x00080a29
   80d70:	400e0c00 	.word	0x400e0c00
   80d74:	000809e9 	.word	0x000809e9
   80d78:	00080a0d 	.word	0x00080a0d
   80d7c:	20000089 	.word	0x20000089
   80d80:	00080a61 	.word	0x00080a61
   80d84:	00080ad5 	.word	0x00080ad5
   80d88:	00080a7d 	.word	0x00080a7d

00080d8c <writeSMC>:
*   \param  start_index_bit         Where to start writing bits
*   \param  nb_bits                 Number of bits to write
*   \param  data_to_write           Pointer to the buffer
*/
void writeSMC(uint16_t start_index_bit, uint16_t nb_bits, uint8_t* data_to_write)
{
   80d8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80d90:	4606      	mov	r6, r0
   80d92:	460f      	mov	r7, r1
   80d94:	4690      	mov	r8, r2
    uint16_t current_written_bit = 0;
    uint8_t masked_bit_to_write = 0;
    uint16_t i;

    /* Switch to bit banging */
    setBBModeAndPgmRstSMC();
   80d96:	4b2b      	ldr	r3, [pc, #172]	; (80e44 <writeSMC+0xb8>)
   80d98:	4798      	blx	r3

    /* Try to not erase AZ1 if EZ1 is 0xFFFFFFF... and we're writing the first bit of the AZ2 */
    if (start_index_bit >= SMARTCARD_AZ2_BIT_START)
   80d9a:	f5b6 7f38 	cmp.w	r6, #736	; 0x2e0
   80d9e:	d208      	bcs.n	80db2 <writeSMC+0x26>
        }                
    }
    else
    {
        /* Get to the good index, clock pulses */
        for(i = 0; i < start_index_bit; i++)
   80da0:	b31e      	cbz	r6, 80dea <writeSMC+0x5e>
   80da2:	2400      	movs	r4, #0
        {
            clockPulseSMC();
   80da4:	4d28      	ldr	r5, [pc, #160]	; (80e48 <writeSMC+0xbc>)
   80da6:	47a8      	blx	r5
        for(i = 0; i < start_index_bit; i++)
   80da8:	3401      	adds	r4, #1
   80daa:	b2a4      	uxth	r4, r4
   80dac:	42a6      	cmp	r6, r4
   80dae:	d1fa      	bne.n	80da6 <writeSMC+0x1a>
   80db0:	e01b      	b.n	80dea <writeSMC+0x5e>
   80db2:	f240 24df 	movw	r4, #735	; 0x2df
            clockPulseSMC();            
   80db6:	4d24      	ldr	r5, [pc, #144]	; (80e48 <writeSMC+0xbc>)
   80db8:	47a8      	blx	r5
        for(i = 0; i < SMARTCARD_AZ2_BIT_START - 1; i++)
   80dba:	3c01      	subs	r4, #1
   80dbc:	b2a4      	uxth	r4, r4
   80dbe:	2c00      	cmp	r4, #0
   80dc0:	d1fa      	bne.n	80db8 <writeSMC+0x2c>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80dc2:	4d22      	ldr	r5, [pc, #136]	; (80e4c <writeSMC+0xc0>)
   80dc4:	f44f 0980 	mov.w	r9, #4194304	; 0x400000
   80dc8:	f8c5 9030 	str.w	r9, [r5, #48]	; 0x30
        clockPulseSMC();
   80dcc:	4b1e      	ldr	r3, [pc, #120]	; (80e48 <writeSMC+0xbc>)
   80dce:	4798      	blx	r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80dd0:	f8c5 9034 	str.w	r9, [r5, #52]	; 0x34
        for(i = 0; i < (start_index_bit - SMARTCARD_AZ2_BIT_START); i++)
   80dd4:	f5a6 7538 	sub.w	r5, r6, #736	; 0x2e0
   80dd8:	2d00      	cmp	r5, #0
   80dda:	dd06      	ble.n	80dea <writeSMC+0x5e>
            clockPulseSMC();            
   80ddc:	f8df 9068 	ldr.w	r9, [pc, #104]	; 80e48 <writeSMC+0xbc>
   80de0:	47c8      	blx	r9
        for(i = 0; i < (start_index_bit - SMARTCARD_AZ2_BIT_START); i++)
   80de2:	3401      	adds	r4, #1
   80de4:	b2a4      	uxth	r4, r4
   80de6:	42ac      	cmp	r4, r5
   80de8:	dbfa      	blt.n	80de0 <writeSMC+0x54>
        }                
    }

    /* Start writing */
    for(current_written_bit = 0; current_written_bit < nb_bits; current_written_bit++)
   80dea:	b327      	cbz	r7, 80e36 <writeSMC+0xaa>
   80dec:	3f01      	subs	r7, #1
   80dee:	b2bf      	uxth	r7, r7
   80df0:	2500      	movs	r5, #0
    {
        /* If we are at the start of a 16bits word or writing our first bit, erase the word */
        if ((((start_index_bit+current_written_bit) & 0x000F) == 0) || (current_written_bit == 0))
        {
            performLowLevelWriteNErase(FALSE);
   80df2:	46ab      	mov	fp, r5
   80df4:	f8df a060 	ldr.w	sl, [pc, #96]	; 80e58 <writeSMC+0xcc>
        {
            performLowLevelWriteNErase(TRUE);
        }

        /* Go to next address */
        clockPulseSMC();
   80df8:	f8df 904c 	ldr.w	r9, [pc, #76]	; 80e48 <writeSMC+0xbc>
   80dfc:	e010      	b.n	80e20 <writeSMC+0x94>
            performLowLevelWriteNErase(FALSE);
   80dfe:	4658      	mov	r0, fp
   80e00:	47d0      	blx	sl
        masked_bit_to_write = (data_to_write[(current_written_bit>>3)] >> (7 - (current_written_bit & 0x0007))) & 0x01;
   80e02:	08e4      	lsrs	r4, r4, #3
   80e04:	f818 3004 	ldrb.w	r3, [r8, r4]
   80e08:	43ea      	mvns	r2, r5
   80e0a:	f002 0207 	and.w	r2, r2, #7
   80e0e:	4113      	asrs	r3, r2
        if (masked_bit_to_write == 0x00)
   80e10:	f013 0f01 	tst.w	r3, #1
   80e14:	d00c      	beq.n	80e30 <writeSMC+0xa4>
        clockPulseSMC();
   80e16:	47c8      	blx	r9
    for(current_written_bit = 0; current_written_bit < nb_bits; current_written_bit++)
   80e18:	1c6b      	adds	r3, r5, #1
   80e1a:	42bd      	cmp	r5, r7
   80e1c:	d00b      	beq.n	80e36 <writeSMC+0xaa>
   80e1e:	461d      	mov	r5, r3
   80e20:	b2ac      	uxth	r4, r5
        if ((((start_index_bit+current_written_bit) & 0x000F) == 0) || (current_written_bit == 0))
   80e22:	19a3      	adds	r3, r4, r6
   80e24:	f013 0f0f 	tst.w	r3, #15
   80e28:	d0e9      	beq.n	80dfe <writeSMC+0x72>
   80e2a:	2c00      	cmp	r4, #0
   80e2c:	d1e9      	bne.n	80e02 <writeSMC+0x76>
   80e2e:	e7e6      	b.n	80dfe <writeSMC+0x72>
            performLowLevelWriteNErase(TRUE);
   80e30:	2001      	movs	r0, #1
   80e32:	47d0      	blx	sl
   80e34:	e7ef      	b.n	80e16 <writeSMC+0x8a>
    }

    /* Set PGM / RST signals to standby mode */
    setPgmRstSignals();
   80e36:	4b06      	ldr	r3, [pc, #24]	; (80e50 <writeSMC+0xc4>)
   80e38:	4798      	blx	r3

    /* Switch to SPI mode */
    setSPIModeSMC();
   80e3a:	4b06      	ldr	r3, [pc, #24]	; (80e54 <writeSMC+0xc8>)
   80e3c:	4798      	blx	r3
}
   80e3e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80e42:	bf00      	nop
   80e44:	00080b45 	.word	0x00080b45
   80e48:	00080a0d 	.word	0x00080a0d
   80e4c:	400e0c00 	.word	0x400e0c00
   80e50:	00080a61 	.word	0x00080a61
   80e54:	00080ad5 	.word	0x00080ad5
   80e58:	00080a7d 	.word	0x00080a7d

00080e5c <readSMC>:
*   \param  start_record_index      The index at which we start recording the answer
*   \param  data_to_receive        Pointer to the buffer
*   \return The buffer
*/
uint8_t* readSMC(uint8_t nb_bytes_total_read, uint8_t start_record_index, uint8_t* data_to_receive)
{
   80e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80e60:	b083      	sub	sp, #12
   80e62:	4607      	mov	r7, r0
   80e64:	4688      	mov	r8, r1
   80e66:	4693      	mov	fp, r2
    uint8_t* return_val = data_to_receive;
    uint8_t i;

    /* Set PGM / RST signals for operation */
    clearPgmRstSignals();
   80e68:	4b11      	ldr	r3, [pc, #68]	; (80eb0 <readSMC+0x54>)
   80e6a:	4798      	blx	r3
	
	/* Read */
	uint32_t temp;
    for(i = 0; i < nb_bytes_total_read; i++)
   80e6c:	b1cf      	cbz	r7, 80ea2 <readSMC+0x46>
   80e6e:	465e      	mov	r6, fp
   80e70:	2500      	movs	r5, #0
    {
        /* Start transmission */
		usart_putchar(SCARD_USART, 0x00);
   80e72:	4c10      	ldr	r4, [pc, #64]	; (80eb4 <readSMC+0x58>)
   80e74:	f8df a044 	ldr.w	sl, [pc, #68]	; 80ebc <readSMC+0x60>
        /* Store data in buffer or discard it*/
		while (!(SCARD_USART->US_CSR & US_CSR_TXRDY));
				
		usart_getchar(SCARD_USART, &temp);
   80e78:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80ec0 <readSMC+0x64>
		usart_putchar(SCARD_USART, 0x00);
   80e7c:	2100      	movs	r1, #0
   80e7e:	4620      	mov	r0, r4
   80e80:	47d0      	blx	sl
		while (!(SCARD_USART->US_CSR & US_CSR_TXRDY));
   80e82:	6963      	ldr	r3, [r4, #20]
   80e84:	f013 0f02 	tst.w	r3, #2
   80e88:	d0fb      	beq.n	80e82 <readSMC+0x26>
		usart_getchar(SCARD_USART, &temp);
   80e8a:	a901      	add	r1, sp, #4
   80e8c:	4620      	mov	r0, r4
   80e8e:	47c8      	blx	r9
		
        if (i >= start_record_index)
   80e90:	45a8      	cmp	r8, r5
        {			
			*(data_to_receive++) = (uint8_t)temp;
   80e92:	bf9c      	itt	ls
   80e94:	9b01      	ldrls	r3, [sp, #4]
   80e96:	f806 3b01 	strbls.w	r3, [r6], #1
    for(i = 0; i < nb_bytes_total_read; i++)
   80e9a:	3501      	adds	r5, #1
   80e9c:	b2ed      	uxtb	r5, r5
   80e9e:	42af      	cmp	r7, r5
   80ea0:	d1ec      	bne.n	80e7c <readSMC+0x20>
        }
    }

    /* Set PGM / RST signals to standby mode */
    setPgmRstSignals();
   80ea2:	4b05      	ldr	r3, [pc, #20]	; (80eb8 <readSMC+0x5c>)
   80ea4:	4798      	blx	r3

    return return_val;
}
   80ea6:	4658      	mov	r0, fp
   80ea8:	b003      	add	sp, #12
   80eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80eae:	bf00      	nop
   80eb0:	00080a45 	.word	0x00080a45
   80eb4:	40098000 	.word	0x40098000
   80eb8:	00080a61 	.word	0x00080a61
   80ebc:	00086ed1 	.word	0x00086ed1
   80ec0:	00086efb 	.word	0x00086efb

00080ec4 <firstDetectFunctionSMC>:
/*! \fn     firstDetectFunctionSMC(void)
*   \brief  functions performed once the smart card is detected
*   \return The detection result (see card_detect_return_t)
*/
RET_TYPE firstDetectFunctionSMC(void)
{
   80ec4:	b510      	push	{r4, lr}
   80ec6:	b082      	sub	sp, #8
    uint8_t data_buffer[2];
    uint16_t *data_buf16 = (uint16_t*)data_buffer;
    uint16_t temp_uint;

	/* Fuse pin low */
	gpio_configure_pin(SCARD_AUX1_IDX, (PIO_TYPE_PIO_OUTPUT_0 | PIO_DEFAULT));
   80ec8:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80ecc:	2004      	movs	r0, #4
   80ece:	4c27      	ldr	r4, [pc, #156]	; (80f6c <firstDetectFunctionSMC+0xa8>)
   80ed0:	47a0      	blx	r4

    /* Default state: PGM to 0 and RST to 1 */
	gpio_configure_pin(SCARD_PGM_IDX, (PIO_TYPE_PIO_OUTPUT_0 | PIO_DEFAULT));
   80ed2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80ed6:	2005      	movs	r0, #5
   80ed8:	47a0      	blx	r4
	gpio_configure_pin(SCARD_RST_IDX, (PIO_TYPE_PIO_OUTPUT_1 | PIO_DEFAULT));
   80eda:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80ede:	2003      	movs	r0, #3
   80ee0:	47a0      	blx	r4
   80ee2:	4b23      	ldr	r3, [pc, #140]	; (80f70 <firstDetectFunctionSMC+0xac>)
   80ee4:	2220      	movs	r2, #32
   80ee6:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80ee8:	2208      	movs	r2, #8
   80eea:	631a      	str	r2, [r3, #48]	; 0x30
    scard_pgm_low();
	scard_rst_high();

    /* Activate SPI port */
    setSPIModeSMC();
   80eec:	4b21      	ldr	r3, [pc, #132]	; (80f74 <firstDetectFunctionSMC+0xb0>)
   80eee:	4798      	blx	r3
    
    /* Let the card come online */
    smartcardPowerDelay();
   80ef0:	4b21      	ldr	r3, [pc, #132]	; (80f78 <firstDetectFunctionSMC+0xb4>)
   80ef2:	4798      	blx	r3

    /* Check smart card FZ */
    readFabricationZone(data_buffer);
   80ef4:	a801      	add	r0, sp, #4
   80ef6:	4b21      	ldr	r3, [pc, #132]	; (80f7c <firstDetectFunctionSMC+0xb8>)
   80ef8:	4798      	blx	r3
    if ((swap16(*data_buf16)) != SMARTCARD_FABRICATION_ZONE)
   80efa:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   80efe:	0213      	lsls	r3, r2, #8
   80f00:	ea43 2312 	orr.w	r3, r3, r2, lsr #8
   80f04:	b21b      	sxth	r3, r3
   80f06:	f640 720f 	movw	r2, #3855	; 0xf0f
   80f0a:	4293      	cmp	r3, r2
   80f0c:	d002      	beq.n	80f14 <firstDetectFunctionSMC+0x50>
    {
        return RETURN_CARD_NDET;
   80f0e:	2001      	movs	r0, #1
        case 2: return RETURN_CARD_2_TRIES_LEFT;
        case 1: return RETURN_CARD_1_TRIES_LEFT;
        case 0: return RETURN_CARD_0_TRIES_LEFT;
        default: return RETURN_CARD_0_TRIES_LEFT;
    }
}
   80f10:	b002      	add	sp, #8
   80f12:	bd10      	pop	{r4, pc}
    readMemoryTestZone((uint8_t*)&temp_uint);
   80f14:	f10d 0002 	add.w	r0, sp, #2
   80f18:	4c19      	ldr	r4, [pc, #100]	; (80f80 <firstDetectFunctionSMC+0xbc>)
   80f1a:	47a0      	blx	r4
    temp_uint = temp_uint + 5;
   80f1c:	f8bd 3002 	ldrh.w	r3, [sp, #2]
   80f20:	3305      	adds	r3, #5
   80f22:	f8ad 3002 	strh.w	r3, [sp, #2]
    writeMemoryTestZone((uint8_t*)&temp_uint);
   80f26:	f10d 0002 	add.w	r0, sp, #2
   80f2a:	4b16      	ldr	r3, [pc, #88]	; (80f84 <firstDetectFunctionSMC+0xc0>)
   80f2c:	4798      	blx	r3
    if (*(uint16_t*)readMemoryTestZone(data_buffer) != temp_uint)
   80f2e:	a801      	add	r0, sp, #4
   80f30:	47a0      	blx	r4
   80f32:	8802      	ldrh	r2, [r0, #0]
   80f34:	f8bd 3002 	ldrh.w	r3, [sp, #2]
   80f38:	429a      	cmp	r2, r3
   80f3a:	d001      	beq.n	80f40 <firstDetectFunctionSMC+0x7c>
        return RETURN_CARD_TEST_PB;
   80f3c:	2002      	movs	r0, #2
   80f3e:	e7e7      	b.n	80f10 <firstDetectFunctionSMC+0x4c>
    switch(getNumberOfSecurityCodeTriesLeft())
   80f40:	4b11      	ldr	r3, [pc, #68]	; (80f88 <firstDetectFunctionSMC+0xc4>)
   80f42:	4798      	blx	r3
   80f44:	2804      	cmp	r0, #4
   80f46:	d80c      	bhi.n	80f62 <firstDetectFunctionSMC+0x9e>
   80f48:	e8df f000 	tbb	[pc, r0]
   80f4c:	03050709 	.word	0x03050709
   80f50:	0d          	.byte	0x0d
   80f51:	00          	.byte	0x00
   80f52:	2013      	movs	r0, #19
   80f54:	e7dc      	b.n	80f10 <firstDetectFunctionSMC+0x4c>
        case 2: return RETURN_CARD_2_TRIES_LEFT;
   80f56:	2012      	movs	r0, #18
   80f58:	e7da      	b.n	80f10 <firstDetectFunctionSMC+0x4c>
        case 1: return RETURN_CARD_1_TRIES_LEFT;
   80f5a:	2011      	movs	r0, #17
   80f5c:	e7d8      	b.n	80f10 <firstDetectFunctionSMC+0x4c>
        case 0: return RETURN_CARD_0_TRIES_LEFT;
   80f5e:	2010      	movs	r0, #16
   80f60:	e7d6      	b.n	80f10 <firstDetectFunctionSMC+0x4c>
        default: return RETURN_CARD_0_TRIES_LEFT;
   80f62:	2010      	movs	r0, #16
   80f64:	e7d4      	b.n	80f10 <firstDetectFunctionSMC+0x4c>
        case 4: return RETURN_CARD_4_TRIES_LEFT;
   80f66:	2014      	movs	r0, #20
   80f68:	e7d2      	b.n	80f10 <firstDetectFunctionSMC+0x4c>
   80f6a:	bf00      	nop
   80f6c:	00085221 	.word	0x00085221
   80f70:	400e0c00 	.word	0x400e0c00
   80f74:	00080ad5 	.word	0x00080ad5
   80f78:	000809f9 	.word	0x000809f9
   80f7c:	00080791 	.word	0x00080791
   80f80:	000807d5 	.word	0x000807d5
   80f84:	000807ed 	.word	0x000807ed
   80f88:	000809b9 	.word	0x000809b9

00080f8c <removeFunctionSMC>:

/*! \fn     removeFunctionSMC(void)
*   \brief  functions performed once the smart card is removed
*/
void removeFunctionSMC(void)
{
   80f8c:	b510      	push	{r4, lr}
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80f8e:	4b12      	ldr	r3, [pc, #72]	; (80fd8 <removeFunctionSMC+0x4c>)
   80f90:	2220      	movs	r2, #32
   80f92:	635a      	str	r2, [r3, #52]	; 0x34
    /* Setup all output pins as tri-state */
    scard_pgm_low();
	gpio_configure_pin(SCARD_AUX1_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80f94:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80f98:	2004      	movs	r0, #4
   80f9a:	4c10      	ldr	r4, [pc, #64]	; (80fdc <removeFunctionSMC+0x50>)
   80f9c:	47a0      	blx	r4
	gpio_configure_pin(SCARD_AUX2_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80f9e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80fa2:	2005      	movs	r0, #5
   80fa4:	47a0      	blx	r4
	gpio_configure_pin(SCARD_RST_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80fa6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80faa:	2003      	movs	r0, #3
   80fac:	47a0      	blx	r4
	gpio_configure_pin(SCARD_IOTX_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80fae:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80fb2:	2016      	movs	r0, #22
   80fb4:	47a0      	blx	r4
	gpio_configure_pin(SCARD_IORX_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80fb6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80fba:	2017      	movs	r0, #23
   80fbc:	47a0      	blx	r4
	gpio_configure_pin(SCARD_SCK_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   80fbe:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80fc2:	2019      	movs	r0, #25
   80fc4:	47a0      	blx	r4
	
    /* Deactivate port */
	usart_disable_rx(SCARD_USART);
   80fc6:	4c06      	ldr	r4, [pc, #24]	; (80fe0 <removeFunctionSMC+0x54>)
   80fc8:	4620      	mov	r0, r4
   80fca:	4b06      	ldr	r3, [pc, #24]	; (80fe4 <removeFunctionSMC+0x58>)
   80fcc:	4798      	blx	r3
	usart_disable_tx(SCARD_USART);
   80fce:	4620      	mov	r0, r4
   80fd0:	4b05      	ldr	r3, [pc, #20]	; (80fe8 <removeFunctionSMC+0x5c>)
   80fd2:	4798      	blx	r3
}
   80fd4:	bd10      	pop	{r4, pc}
   80fd6:	bf00      	nop
   80fd8:	400e0c00 	.word	0x400e0c00
   80fdc:	00085221 	.word	0x00085221
   80fe0:	40098000 	.word	0x40098000
   80fe4:	00086e87 	.word	0x00086e87
   80fe8:	00086e77 	.word	0x00086e77

00080fec <initPortSMC>:

/*! \fn     initPortSMC(void)
*   \brief  Initialize smart card port
*/
void initPortSMC(void)
{
   80fec:	b508      	push	{r3, lr}
    /* Setup card detection input with pull-up */
	gpio_configure_pin(SCARD_PRESENT_IDX, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT | PIO_PULLUP));
   80fee:	4904      	ldr	r1, [pc, #16]	; (81000 <initPortSMC+0x14>)
   80ff0:	2002      	movs	r0, #2
   80ff2:	4b04      	ldr	r3, [pc, #16]	; (81004 <initPortSMC+0x18>)
   80ff4:	4798      	blx	r3
        PORT_SPI_NATIVE &= ~(1 << MISO_SPI_NATIVE);
        PORT_SPI_NATIVE |= (1 << SS_SPI_NATIVE);
    #endif

    /* Set all output pins as tri-state */
    removeFunctionSMC();
   80ff6:	4b04      	ldr	r3, [pc, #16]	; (81008 <initPortSMC+0x1c>)
   80ff8:	4798      	blx	r3
	setPgmRstSignals();
   80ffa:	4b04      	ldr	r3, [pc, #16]	; (8100c <initPortSMC+0x20>)
   80ffc:	4798      	blx	r3
}
   80ffe:	bd08      	pop	{r3, pc}
   81000:	28000001 	.word	0x28000001
   81004:	00085221 	.word	0x00085221
   81008:	00080f8d 	.word	0x00080f8d
   8100c:	00080a61 	.word	0x00080a61

00081010 <compareBit>:


// Greg's function
// Walk up to the security code register, enter a bit in the right place, then reset.
void compareBit(uint16_t bit, uint16_t value)
{
   81010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81012:	4605      	mov	r5, r0
   81014:	460f      	mov	r7, r1
    uint16_t i;

    /* Switch to bit banging */
    setBBModeAndPgmRstSMC();
   81016:	4b18      	ldr	r3, [pc, #96]	; (81078 <compareBit+0x68>)
   81018:	4798      	blx	r3

    /* Get to the SC */
    for(i = 0; i < 80 + bit; i++)
   8101a:	354f      	adds	r5, #79	; 0x4f
   8101c:	2400      	movs	r4, #0
		invertedClockPulseSMC();
   8101e:	4e17      	ldr	r6, [pc, #92]	; (8107c <compareBit+0x6c>)
   81020:	47b0      	blx	r6
    for(i = 0; i < 80 + bit; i++)
   81022:	3401      	adds	r4, #1
   81024:	b2a4      	uxth	r4, r4
   81026:	42ac      	cmp	r4, r5
   81028:	ddfa      	ble.n	81020 <compareBit+0x10>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8102a:	4b15      	ldr	r3, [pc, #84]	; (81080 <compareBit+0x70>)
   8102c:	2210      	movs	r2, #16
   8102e:	631a      	str	r2, [r3, #48]	; 0x30

    scard_aux1_high();

    // Clock is at high level now, as input must be switched during this time */
    // Enter test value
    smartcardHPulseDelay();
   81030:	4b14      	ldr	r3, [pc, #80]	; (81084 <compareBit+0x74>)
   81032:	4798      	blx	r3
	if (value)
   81034:	b1df      	cbz	r7, 8106e <compareBit+0x5e>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81036:	4b12      	ldr	r3, [pc, #72]	; (81080 <compareBit+0x70>)
   81038:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   8103c:	635a      	str	r2, [r3, #52]	; 0x34
    }
    else
    {
	    scard_io_high();
    }
    smartcardHPulseDelay();
   8103e:	4c11      	ldr	r4, [pc, #68]	; (81084 <compareBit+0x74>)
   81040:	47a0      	blx	r4
    invertedClockPulseSMC();
   81042:	4b0e      	ldr	r3, [pc, #56]	; (8107c <compareBit+0x6c>)
   81044:	4798      	blx	r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81046:	4d0e      	ldr	r5, [pc, #56]	; (81080 <compareBit+0x70>)
   81048:	2308      	movs	r3, #8
   8104a:	632b      	str	r3, [r5, #48]	; 0x30
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8104c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   81050:	636b      	str	r3, [r5, #52]	; 0x34
	// Bring reset high
	scard_rst_high();

    /* Bring clock and data low */
    scard_sck_low();
    smartcardHPulseDelay();
   81052:	47a0      	blx	r4
    smartcardHPulseDelay();
   81054:	47a0      	blx	r4
   81056:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   8105a:	636b      	str	r3, [r5, #52]	; 0x34
    scard_io_low();
    smartcardHPulseDelay();
   8105c:	47a0      	blx	r4
    smartcardHPulseDelay();
   8105e:	47a0      	blx	r4
   81060:	2310      	movs	r3, #16
   81062:	636b      	str	r3, [r5, #52]	; 0x34
    
	// Cleanup
    scard_aux1_low();

    /* Set PGM / RST signals to standby mode */
    setPgmRstSignals();
   81064:	4b08      	ldr	r3, [pc, #32]	; (81088 <compareBit+0x78>)
   81066:	4798      	blx	r3

    /* Switch to SPI mode */
    setSPIModeSMC();
   81068:	4b08      	ldr	r3, [pc, #32]	; (8108c <compareBit+0x7c>)
   8106a:	4798      	blx	r3

    return;	
   8106c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8106e:	4b04      	ldr	r3, [pc, #16]	; (81080 <compareBit+0x70>)
   81070:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   81074:	631a      	str	r2, [r3, #48]	; 0x30
   81076:	e7e2      	b.n	8103e <compareBit+0x2e>
   81078:	00080b45 	.word	0x00080b45
   8107c:	00080a29 	.word	0x00080a29
   81080:	400e0c00 	.word	0x400e0c00
   81084:	000809e9 	.word	0x000809e9
   81088:	00080a61 	.word	0x00080a61
   8108c:	00080ad5 	.word	0x00080ad5

00081090 <iso7816_update_crc>:
 * \param crc CRC result.
 *
 * \return CRC value.
 */
static uint16_t iso7816_update_crc(uint8_t data, uint16_t crc)
{
   81090:	b410      	push	{r4}
	uint8_t idx;
	uint16_t tmp = (uint16_t)data << 8;
   81092:	0200      	lsls	r0, r0, #8
   81094:	2308      	movs	r3, #8

	for (idx = 0; idx < 8; idx++) {
		if ((crc ^ tmp) & 0x8000) {
			crc <<= 1;
			crc ^= (uint16_t)0x1021; /* X^12 + X^5 + 1 */
   81096:	f241 0421 	movw	r4, #4129	; 0x1021
		if ((crc ^ tmp) & 0x8000) {
   8109a:	ea81 0200 	eor.w	r2, r1, r0
   8109e:	f412 4f00 	tst.w	r2, #32768	; 0x8000
			crc <<= 1;
   810a2:	ea4f 0141 	mov.w	r1, r1, lsl #1
   810a6:	b289      	uxth	r1, r1
			crc ^= (uint16_t)0x1021; /* X^12 + X^5 + 1 */
   810a8:	bf18      	it	ne
   810aa:	4061      	eorne	r1, r4
		} else {
			crc <<= 1;
		}

		tmp <<= 1;
   810ac:	0040      	lsls	r0, r0, #1
   810ae:	b280      	uxth	r0, r0
   810b0:	3b01      	subs	r3, #1
	for (idx = 0; idx < 8; idx++) {
   810b2:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
   810b6:	d1f0      	bne.n	8109a <iso7816_update_crc+0xa>
	}

	return crc;
}
   810b8:	4608      	mov	r0, r1
   810ba:	bc10      	pop	{r4}
   810bc:	4770      	bx	lr
	...

000810c0 <iso7816_icc_power_off>:
{
   810c0:	b508      	push	{r3, lr}
	gpio_set_pin_low(gs_ul_rst_pin_idx);
   810c2:	4b02      	ldr	r3, [pc, #8]	; (810cc <iso7816_icc_power_off+0xc>)
   810c4:	6818      	ldr	r0, [r3, #0]
   810c6:	4b02      	ldr	r3, [pc, #8]	; (810d0 <iso7816_icc_power_off+0x10>)
   810c8:	4798      	blx	r3
   810ca:	bd08      	pop	{r3, pc}
   810cc:	200023f4 	.word	0x200023f4
   810d0:	00085205 	.word	0x00085205

000810d4 <iso7816_get_char>:
 * \param p_char_received Pointer for store the received char.
 *
 * \return 0xff: if timeout else status of US_CSR.
 */
uint32_t iso7816_get_char(Usart* p_usart, uint8_t *p_char_received)
{
   810d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   810d8:	b083      	sub	sp, #12
   810da:	4605      	mov	r5, r0
   810dc:	4689      	mov	r9, r1
	uint32_t ul_data;
	uint32_t ul_status;
	uint32_t ul_timeout = 0;

	if (gs_uc_state == USART_SEND) {		
   810de:	4b1d      	ldr	r3, [pc, #116]	; (81154 <iso7816_get_char+0x80>)
   810e0:	781b      	ldrb	r3, [r3, #0]
   810e2:	b943      	cbnz	r3, 810f6 <iso7816_get_char+0x22>
		while ((usart_get_status(p_usart) & US_CSR_TXEMPTY) ==
   810e4:	4c1c      	ldr	r4, [pc, #112]	; (81158 <iso7816_get_char+0x84>)
   810e6:	4628      	mov	r0, r5
   810e8:	47a0      	blx	r4
   810ea:	f410 7f00 	tst.w	r0, #512	; 0x200
   810ee:	d0fa      	beq.n	810e6 <iso7816_get_char+0x12>
		/*
		usart_reset_status(p_usart);
		usart_reset_iterations(p_usart);
		usart_reset_nack(p_usart);
		*/
		gs_uc_state = USART_RCV;
   810f0:	2201      	movs	r2, #1
   810f2:	4b18      	ldr	r3, [pc, #96]	; (81154 <iso7816_get_char+0x80>)
   810f4:	701a      	strb	r2, [r3, #0]
{
   810f6:	2400      	movs	r4, #0
		//iso7816_icc_power_off();
		//iso7816_icc_power_on();	
	}

	/* Wait USART ready for reception. */
	while (((usart_get_status(p_usart) & US_CSR_RXRDY) == 0)) {
   810f8:	4e17      	ldr	r6, [pc, #92]	; (81158 <iso7816_get_char+0x84>)
		if (ul_timeout++ > RX_TIMEOUT * (g_ul_clk / 1000000)) {
   810fa:	f8df 806c 	ldr.w	r8, [pc, #108]	; 81168 <iso7816_get_char+0x94>
   810fe:	4f17      	ldr	r7, [pc, #92]	; (8115c <iso7816_get_char+0x88>)
	while (((usart_get_status(p_usart) & US_CSR_RXRDY) == 0)) {
   81100:	4628      	mov	r0, r5
   81102:	47b0      	blx	r6
   81104:	f010 0f01 	tst.w	r0, #1
   81108:	d10d      	bne.n	81126 <iso7816_get_char+0x52>
		if (ul_timeout++ > RX_TIMEOUT * (g_ul_clk / 1000000)) {
   8110a:	1c61      	adds	r1, r4, #1
   8110c:	f8d8 3000 	ldr.w	r3, [r8]
   81110:	fba7 2303 	umull	r2, r3, r7, r3
   81114:	0c9b      	lsrs	r3, r3, #18
   81116:	f642 62e0 	movw	r2, #12000	; 0x2ee0
   8111a:	fb02 f303 	mul.w	r3, r2, r3
   8111e:	429c      	cmp	r4, r3
   81120:	d813      	bhi.n	8114a <iso7816_get_char+0x76>
   81122:	460c      	mov	r4, r1
   81124:	e7ec      	b.n	81100 <iso7816_get_char+0x2c>
		}
	}

	/* At least one complete character has been received and US_RHR has not
	 * yet been read. */
	usart_read(p_usart, &ul_data);
   81126:	a901      	add	r1, sp, #4
   81128:	4628      	mov	r0, r5
   8112a:	4b0d      	ldr	r3, [pc, #52]	; (81160 <iso7816_get_char+0x8c>)
   8112c:	4798      	blx	r3
	/* ISO7816 only has 8 bits data. */
	*p_char_received = 0xFF & ul_data;
   8112e:	9b01      	ldr	r3, [sp, #4]
   81130:	f889 3000 	strb.w	r3, [r9]

	ul_status = usart_get_status(p_usart) & (US_CSR_OVRE |
   81134:	4628      	mov	r0, r5
   81136:	4b08      	ldr	r3, [pc, #32]	; (81158 <iso7816_get_char+0x84>)
   81138:	4798      	blx	r3
   8113a:	f242 54e0 	movw	r4, #9696	; 0x25e0
			US_CSR_FRAME | US_CSR_PARE | US_CSR_TIMEOUT |
			US_CSR_NACK | US_CSR_ITER);

	if (ul_status != 0) {
   8113e:	4004      	ands	r4, r0
   81140:	d004      	beq.n	8114c <iso7816_get_char+0x78>
		usart_reset_status(p_usart);
   81142:	4628      	mov	r0, r5
   81144:	4b07      	ldr	r3, [pc, #28]	; (81164 <iso7816_get_char+0x90>)
   81146:	4798      	blx	r3
   81148:	e000      	b.n	8114c <iso7816_get_char+0x78>
			return (0xff);
   8114a:	24ff      	movs	r4, #255	; 0xff
	}

	/* Return status. */
	return (ul_status);
}
   8114c:	4620      	mov	r0, r4
   8114e:	b003      	add	sp, #12
   81150:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81154:	200002f0 	.word	0x200002f0
   81158:	00086e99 	.word	0x00086e99
   8115c:	431bde83 	.word	0x431bde83
   81160:	00086ee3 	.word	0x00086ee3
   81164:	00086e9d 	.word	0x00086e9d
   81168:	200023f0 	.word	0x200023f0

0008116c <iso7816_send_char>:
 * \param uc_char Char to be sent.
 *
 * \return status of US_CSR.
 */
uint32_t iso7816_send_char(Usart* p_usart, uint8_t uc_char)
{
   8116c:	b570      	push	{r4, r5, r6, lr}
   8116e:	4604      	mov	r4, r0
   81170:	460e      	mov	r6, r1
	uint32_t ul_status;

	if (USART_RCV == gs_uc_state) {
   81172:	4b14      	ldr	r3, [pc, #80]	; (811c4 <iso7816_send_char+0x58>)
   81174:	781b      	ldrb	r3, [r3, #0]
   81176:	2b01      	cmp	r3, #1
   81178:	d013      	beq.n	811a2 <iso7816_send_char+0x36>
		usart_reset_nack(p_usart);
		gs_uc_state = USART_SEND;
	}

	/* Wait USART ready for transmit. */
	while ((usart_get_status(p_usart) & US_CSR_TXRDY) == 0) {
   8117a:	4d13      	ldr	r5, [pc, #76]	; (811c8 <iso7816_send_char+0x5c>)
   8117c:	4620      	mov	r0, r4
   8117e:	47a8      	blx	r5
   81180:	f010 0f02 	tst.w	r0, #2
   81184:	d0fa      	beq.n	8117c <iso7816_send_char+0x10>
	}

	/* There is no character in the US_THR, transmit a char. */
	usart_write(p_usart, uc_char);
   81186:	4631      	mov	r1, r6
   81188:	4620      	mov	r0, r4
   8118a:	4b10      	ldr	r3, [pc, #64]	; (811cc <iso7816_send_char+0x60>)
   8118c:	4798      	blx	r3

	ul_status = usart_get_status(p_usart) & (US_CSR_OVRE |
   8118e:	4620      	mov	r0, r4
   81190:	4b0d      	ldr	r3, [pc, #52]	; (811c8 <iso7816_send_char+0x5c>)
   81192:	4798      	blx	r3
   81194:	f242 53e0 	movw	r3, #9696	; 0x25e0
			US_CSR_FRAME | US_CSR_PARE | US_CSR_TIMEOUT |
			US_CSR_NACK | US_CSR_ITER);

	if (ul_status != 0) {
   81198:	ea10 0503 	ands.w	r5, r0, r3
   8119c:	d10d      	bne.n	811ba <iso7816_send_char+0x4e>
		usart_reset_status(p_usart);
	}

	/* Return status. */
	return (ul_status);
}
   8119e:	4628      	mov	r0, r5
   811a0:	bd70      	pop	{r4, r5, r6, pc}
		usart_reset_status(p_usart);
   811a2:	4b0b      	ldr	r3, [pc, #44]	; (811d0 <iso7816_send_char+0x64>)
   811a4:	4798      	blx	r3
		usart_reset_iterations(p_usart);
   811a6:	4620      	mov	r0, r4
   811a8:	4b0a      	ldr	r3, [pc, #40]	; (811d4 <iso7816_send_char+0x68>)
   811aa:	4798      	blx	r3
		usart_reset_nack(p_usart);
   811ac:	4620      	mov	r0, r4
   811ae:	4b0a      	ldr	r3, [pc, #40]	; (811d8 <iso7816_send_char+0x6c>)
   811b0:	4798      	blx	r3
		gs_uc_state = USART_SEND;
   811b2:	2200      	movs	r2, #0
   811b4:	4b03      	ldr	r3, [pc, #12]	; (811c4 <iso7816_send_char+0x58>)
   811b6:	701a      	strb	r2, [r3, #0]
   811b8:	e7df      	b.n	8117a <iso7816_send_char+0xe>
		usart_reset_status(p_usart);
   811ba:	4620      	mov	r0, r4
   811bc:	4b04      	ldr	r3, [pc, #16]	; (811d0 <iso7816_send_char+0x64>)
   811be:	4798      	blx	r3
	return (ul_status);
   811c0:	e7ed      	b.n	8119e <iso7816_send_char+0x32>
   811c2:	bf00      	nop
   811c4:	200002f0 	.word	0x200002f0
   811c8:	00086e99 	.word	0x00086e99
   811cc:	00086ebd 	.word	0x00086ebd
   811d0:	00086e9d 	.word	0x00086e9d
   811d4:	00086ea5 	.word	0x00086ea5
   811d8:	00086ead 	.word	0x00086ead

000811dc <iso7816_xfr_block_apdu_t0>:
 *
 * \return           Message index.
 */
uint16_t iso7816_xfr_block_apdu_t0(Usart* p_usart, const uint8_t *p_apdu,
		uint8_t *p_message, uint16_t us_length)
{
   811dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   811e0:	b087      	sub	sp, #28
   811e2:	4607      	mov	r7, r0
   811e4:	9001      	str	r0, [sp, #4]
   811e6:	4689      	mov	r9, r1
   811e8:	4692      	mov	sl, r2
   811ea:	461c      	mov	r4, r3
	uint8_t uc_proc_byte;
	uint8_t uc_cmd_case;
	
	uint32_t status = 0;

	status |= iso7816_send_char(p_usart, p_apdu[0]); /* CLA */
   811ec:	7809      	ldrb	r1, [r1, #0]
   811ee:	4e6e      	ldr	r6, [pc, #440]	; (813a8 <iso7816_xfr_block_apdu_t0+0x1cc>)
   811f0:	47b0      	blx	r6
   811f2:	4605      	mov	r5, r0
	status |= iso7816_send_char(p_usart, p_apdu[1]); /* INS */	
   811f4:	f899 1001 	ldrb.w	r1, [r9, #1]
   811f8:	4638      	mov	r0, r7
   811fa:	47b0      	blx	r6
   811fc:	4305      	orrs	r5, r0
	status |= iso7816_send_char(p_usart, p_apdu[2]); /* P1 */
   811fe:	f899 1002 	ldrb.w	r1, [r9, #2]
   81202:	4638      	mov	r0, r7
   81204:	47b0      	blx	r6
   81206:	4305      	orrs	r5, r0
	status |= iso7816_send_char(p_usart, p_apdu[3]); /* P2 */
   81208:	f899 1003 	ldrb.w	r1, [r9, #3]
   8120c:	4638      	mov	r0, r7
   8120e:	47b0      	blx	r6
   81210:	4305      	orrs	r5, r0
	status |= iso7816_send_char(p_usart, p_apdu[4]); /* P3 */
   81212:	f899 1004 	ldrb.w	r1, [r9, #4]
   81216:	4638      	mov	r0, r7
   81218:	47b0      	blx	r6
   8121a:	4305      	orrs	r5, r0

	/* Handle the four structures of command APDU. */
	us_apdu_index = 5;

	/* Check transfer cases */
	if (us_length == 4) {
   8121c:	2c04      	cmp	r4, #4
   8121e:	d02c      	beq.n	8127a <iso7816_xfr_block_apdu_t0+0x9e>
		uc_cmd_case = CASE1;
		us_ne_nc = 0;
	} else if (us_length == 5) {
   81220:	2c05      	cmp	r4, #5
   81222:	d010      	beq.n	81246 <iso7816_xfr_block_apdu_t0+0x6a>
		uc_cmd_case = CASE2;
		us_ne_nc = p_apdu[4];
		if (us_ne_nc == 0) {
			us_ne_nc = 256;
		}
	} else if (us_length == 6) {
   81224:	2c06      	cmp	r4, #6
   81226:	d016      	beq.n	81256 <iso7816_xfr_block_apdu_t0+0x7a>
		us_ne_nc = p_apdu[4];
		uc_cmd_case = CASE3;
	} else if (us_length == 7) {
   81228:	2c07      	cmp	r4, #7
   8122a:	d019      	beq.n	81260 <iso7816_xfr_block_apdu_t0+0x84>
			us_ne_nc = (p_apdu[5] << 8) + p_apdu[6];
		} else {
			uc_cmd_case = CASE3;
		}
	} else {
		us_ne_nc = p_apdu[4];
   8122c:	f899 4004 	ldrb.w	r4, [r9, #4]
		if (us_ne_nc == 0) {
   81230:	bb94      	cbnz	r4, 81298 <iso7816_xfr_block_apdu_t0+0xbc>
			uc_cmd_case = CASE3;
			us_ne_nc = (p_apdu[5] << 8) + p_apdu[6];
   81232:	f899 3005 	ldrb.w	r3, [r9, #5]
   81236:	f899 4006 	ldrb.w	r4, [r9, #6]
   8123a:	eb04 2403 	add.w	r4, r4, r3, lsl #8
   8123e:	b2a4      	uxth	r4, r4
			uc_cmd_case = CASE3;
   81240:	f04f 0803 	mov.w	r8, #3
   81244:	e01c      	b.n	81280 <iso7816_xfr_block_apdu_t0+0xa4>
		us_ne_nc = p_apdu[4];
   81246:	f899 4004 	ldrb.w	r4, [r9, #4]
		if (us_ne_nc == 0) {
   8124a:	b9fc      	cbnz	r4, 8128c <iso7816_xfr_block_apdu_t0+0xb0>
		uc_cmd_case = CASE2;
   8124c:	f04f 0802 	mov.w	r8, #2
			us_ne_nc = 256;
   81250:	f44f 7480 	mov.w	r4, #256	; 0x100
   81254:	e014      	b.n	81280 <iso7816_xfr_block_apdu_t0+0xa4>
		us_ne_nc = p_apdu[4];
   81256:	f899 4004 	ldrb.w	r4, [r9, #4]
		uc_cmd_case = CASE3;
   8125a:	f04f 0803 	mov.w	r8, #3
   8125e:	e00f      	b.n	81280 <iso7816_xfr_block_apdu_t0+0xa4>
		us_ne_nc = p_apdu[4];
   81260:	f899 4004 	ldrb.w	r4, [r9, #4]
		if (us_ne_nc == 0) {
   81264:	b9ac      	cbnz	r4, 81292 <iso7816_xfr_block_apdu_t0+0xb6>
			us_ne_nc = (p_apdu[5] << 8) + p_apdu[6];
   81266:	f899 3005 	ldrb.w	r3, [r9, #5]
   8126a:	f899 4006 	ldrb.w	r4, [r9, #6]
   8126e:	eb04 2403 	add.w	r4, r4, r3, lsl #8
   81272:	b2a4      	uxth	r4, r4
			uc_cmd_case = CASE2;
   81274:	f04f 0802 	mov.w	r8, #2
   81278:	e002      	b.n	81280 <iso7816_xfr_block_apdu_t0+0xa4>
		uc_cmd_case = CASE1;
   8127a:	f04f 0801 	mov.w	r8, #1
		us_ne_nc = 0;
   8127e:	2400      	movs	r4, #0
		uc_cmd_case = CASE2;
   81280:	2300      	movs	r3, #0
   81282:	9302      	str	r3, [sp, #8]
   81284:	9303      	str	r3, [sp, #12]
   81286:	2705      	movs	r7, #5
		}
	}

	/* Handle procedure bytes. */
	do {
		status |= iso7816_get_char(p_usart, &uc_proc_byte);
   81288:	4e48      	ldr	r6, [pc, #288]	; (813ac <iso7816_xfr_block_apdu_t0+0x1d0>)
   8128a:	e056      	b.n	8133a <iso7816_xfr_block_apdu_t0+0x15e>
		uc_cmd_case = CASE2;
   8128c:	f04f 0802 	mov.w	r8, #2
   81290:	e7f6      	b.n	81280 <iso7816_xfr_block_apdu_t0+0xa4>
			uc_cmd_case = CASE3;
   81292:	f04f 0803 	mov.w	r8, #3
   81296:	e7f3      	b.n	81280 <iso7816_xfr_block_apdu_t0+0xa4>
			uc_cmd_case = CASE3;
   81298:	f04f 0803 	mov.w	r8, #3
   8129c:	e7f0      	b.n	81280 <iso7816_xfr_block_apdu_t0+0xa4>
				((uc_proc_byte & 0xF0) == 0x90)) {
			uc_sw1 = 1;
		}
		/* Handle INS. */
		else if (p_apdu[1] == uc_proc_byte) {
			if (uc_cmd_case == CASE2) {
   8129e:	f1b8 0f02 	cmp.w	r8, #2
   812a2:	d026      	beq.n	812f2 <iso7816_xfr_block_apdu_t0+0x116>
					status |= iso7816_get_char(p_usart, &p_message[us_message_index++]);
				} while (0 != --us_ne_nc);
			} else {
				/* Send data. */
				do {
					status |= iso7816_send_char(p_usart,
   812a4:	f8df b100 	ldr.w	fp, [pc, #256]	; 813a8 <iso7816_xfr_block_apdu_t0+0x1cc>
							p_apdu[us_apdu_index++]);
   812a8:	1c7e      	adds	r6, r7, #1
   812aa:	b2b6      	uxth	r6, r6
					status |= iso7816_send_char(p_usart,
   812ac:	f819 1007 	ldrb.w	r1, [r9, r7]
   812b0:	9801      	ldr	r0, [sp, #4]
   812b2:	47d8      	blx	fp
   812b4:	4305      	orrs	r5, r0
				} while (0 != --us_ne_nc);
   812b6:	3c01      	subs	r4, #1
   812b8:	b2a4      	uxth	r4, r4
							p_apdu[us_apdu_index++]);
   812ba:	4637      	mov	r7, r6
				} while (0 != --us_ne_nc);
   812bc:	2c00      	cmp	r4, #0
   812be:	d1f3      	bne.n	812a8 <iso7816_xfr_block_apdu_t0+0xcc>
			break;
		}
	} while (us_ne_nc != 0);

	/* Status Bytes. */
	if (uc_sw1 == 0) {
   812c0:	9b02      	ldr	r3, [sp, #8]
   812c2:	2b00      	cmp	r3, #0
   812c4:	d065      	beq.n	81392 <iso7816_xfr_block_apdu_t0+0x1b6>
		status |= iso7816_get_char(p_usart, &p_message[us_message_index++]); /* SW1 */
	} else {
		p_message[us_message_index++] = uc_proc_byte;
   812c6:	9a03      	ldr	r2, [sp, #12]
   812c8:	1c54      	adds	r4, r2, #1
   812ca:	b2a4      	uxth	r4, r4
   812cc:	f89d 3017 	ldrb.w	r3, [sp, #23]
   812d0:	f80a 3002 	strb.w	r3, [sl, r2]
	}

	status |= iso7816_get_char(p_usart, &p_message[us_message_index++]); /* SW2 */
   812d4:	eb0a 0104 	add.w	r1, sl, r4
   812d8:	9801      	ldr	r0, [sp, #4]
   812da:	4b34      	ldr	r3, [pc, #208]	; (813ac <iso7816_xfr_block_apdu_t0+0x1d0>)
   812dc:	4798      	blx	r3
	
	printf("%x\n", (unsigned int)status);
   812de:	ea45 0100 	orr.w	r1, r5, r0
   812e2:	4833      	ldr	r0, [pc, #204]	; (813b0 <iso7816_xfr_block_apdu_t0+0x1d4>)
   812e4:	4b33      	ldr	r3, [pc, #204]	; (813b4 <iso7816_xfr_block_apdu_t0+0x1d8>)
   812e6:	4798      	blx	r3
	status |= iso7816_get_char(p_usart, &p_message[us_message_index++]); /* SW2 */
   812e8:	1c60      	adds	r0, r4, #1

	return (us_message_index);
   812ea:	b280      	uxth	r0, r0
}
   812ec:	b007      	add	sp, #28
   812ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   812f2:	9903      	ldr	r1, [sp, #12]
   812f4:	4626      	mov	r6, r4
					status |= iso7816_get_char(p_usart, &p_message[us_message_index++]);
   812f6:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 813ac <iso7816_xfr_block_apdu_t0+0x1d0>
   812fa:	1c4f      	adds	r7, r1, #1
   812fc:	b2bf      	uxth	r7, r7
   812fe:	4451      	add	r1, sl
   81300:	9801      	ldr	r0, [sp, #4]
   81302:	47c8      	blx	r9
   81304:	4305      	orrs	r5, r0
				} while (0 != --us_ne_nc);
   81306:	3e01      	subs	r6, #1
   81308:	b2b6      	uxth	r6, r6
					status |= iso7816_get_char(p_usart, &p_message[us_message_index++]);
   8130a:	4639      	mov	r1, r7
				} while (0 != --us_ne_nc);
   8130c:	2e00      	cmp	r6, #0
   8130e:	d1f4      	bne.n	812fa <iso7816_xfr_block_apdu_t0+0x11e>
   81310:	9b03      	ldr	r3, [sp, #12]
   81312:	441c      	add	r4, r3
   81314:	b2a3      	uxth	r3, r4
   81316:	9303      	str	r3, [sp, #12]
   81318:	e7d2      	b.n	812c0 <iso7816_xfr_block_apdu_t0+0xe4>
				status |= iso7816_get_char(p_usart, &p_message[us_message_index++]);
   8131a:	9a03      	ldr	r2, [sp, #12]
   8131c:	f102 0b01 	add.w	fp, r2, #1
   81320:	fa1f fb8b 	uxth.w	fp, fp
   81324:	eb0a 0102 	add.w	r1, sl, r2
   81328:	9801      	ldr	r0, [sp, #4]
   8132a:	47b0      	blx	r6
   8132c:	4305      	orrs	r5, r0
   8132e:	f8cd b00c 	str.w	fp, [sp, #12]
			us_ne_nc--;
   81332:	3c01      	subs	r4, #1
   81334:	b2a4      	uxth	r4, r4
	} while (us_ne_nc != 0);
   81336:	2c00      	cmp	r4, #0
   81338:	d0c2      	beq.n	812c0 <iso7816_xfr_block_apdu_t0+0xe4>
		status |= iso7816_get_char(p_usart, &uc_proc_byte);
   8133a:	f10d 0117 	add.w	r1, sp, #23
   8133e:	9801      	ldr	r0, [sp, #4]
   81340:	47b0      	blx	r6
   81342:	4305      	orrs	r5, r0
		uint8_t uc_proc_byte_x = (uc_proc_byte ^ 0xff);
   81344:	f89d 3017 	ldrb.w	r3, [sp, #23]
		if (ISO_NULL_VAL == uc_proc_byte) {
   81348:	2b60      	cmp	r3, #96	; 0x60
   8134a:	d0f4      	beq.n	81336 <iso7816_xfr_block_apdu_t0+0x15a>
   8134c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
		else if (((uc_proc_byte & 0xF0) == 0x60) ||
   81350:	2a60      	cmp	r2, #96	; 0x60
   81352:	d018      	beq.n	81386 <iso7816_xfr_block_apdu_t0+0x1aa>
   81354:	2a90      	cmp	r2, #144	; 0x90
   81356:	d019      	beq.n	8138c <iso7816_xfr_block_apdu_t0+0x1b0>
		else if (p_apdu[1] == uc_proc_byte) {
   81358:	f899 2001 	ldrb.w	r2, [r9, #1]
   8135c:	4293      	cmp	r3, r2
   8135e:	d09e      	beq.n	8129e <iso7816_xfr_block_apdu_t0+0xc2>
		uint8_t uc_proc_byte_x = (uc_proc_byte ^ 0xff);
   81360:	43db      	mvns	r3, r3
		else if (p_apdu[1] == uc_proc_byte_x) {
   81362:	b2db      	uxtb	r3, r3
   81364:	4293      	cmp	r3, r2
   81366:	d1ab      	bne.n	812c0 <iso7816_xfr_block_apdu_t0+0xe4>
			if (uc_cmd_case == CASE2) {
   81368:	f1b8 0f02 	cmp.w	r8, #2
   8136c:	d0d5      	beq.n	8131a <iso7816_xfr_block_apdu_t0+0x13e>
				status |= iso7816_send_char(p_usart, p_apdu[us_apdu_index++]);
   8136e:	f107 0b01 	add.w	fp, r7, #1
   81372:	fa1f fb8b 	uxth.w	fp, fp
   81376:	f819 1007 	ldrb.w	r1, [r9, r7]
   8137a:	9801      	ldr	r0, [sp, #4]
   8137c:	4b0a      	ldr	r3, [pc, #40]	; (813a8 <iso7816_xfr_block_apdu_t0+0x1cc>)
   8137e:	4798      	blx	r3
   81380:	4305      	orrs	r5, r0
   81382:	465f      	mov	r7, fp
   81384:	e7d5      	b.n	81332 <iso7816_xfr_block_apdu_t0+0x156>
			uc_sw1 = 1;
   81386:	2301      	movs	r3, #1
   81388:	9302      	str	r3, [sp, #8]
   8138a:	e7d4      	b.n	81336 <iso7816_xfr_block_apdu_t0+0x15a>
   8138c:	2301      	movs	r3, #1
   8138e:	9302      	str	r3, [sp, #8]
   81390:	e7d1      	b.n	81336 <iso7816_xfr_block_apdu_t0+0x15a>
		status |= iso7816_get_char(p_usart, &p_message[us_message_index++]); /* SW1 */
   81392:	9b03      	ldr	r3, [sp, #12]
   81394:	1c5c      	adds	r4, r3, #1
   81396:	b2a4      	uxth	r4, r4
   81398:	eb0a 0103 	add.w	r1, sl, r3
   8139c:	9801      	ldr	r0, [sp, #4]
   8139e:	4b03      	ldr	r3, [pc, #12]	; (813ac <iso7816_xfr_block_apdu_t0+0x1d0>)
   813a0:	4798      	blx	r3
   813a2:	4305      	orrs	r5, r0
   813a4:	e796      	b.n	812d4 <iso7816_xfr_block_apdu_t0+0xf8>
   813a6:	bf00      	nop
   813a8:	0008116d 	.word	0x0008116d
   813ac:	000810d5 	.word	0x000810d5
   813b0:	0008e458 	.word	0x0008e458
   813b4:	000878c1 	.word	0x000878c1

000813b8 <iso7816_xfr_block_apdu_t1>:
 *
 * \return           Message index.
 */
uint16_t iso7816_xfr_block_apdu_t1(Usart* p_usart, const uint8_t *p_apdu,
		uint8_t *p_message, uint16_t us_length)
{
   813b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t index;
	uint16_t edc;
	uint32_t rx_len;
	uint16_t us_message_index = 0;

	if (us_length <= 0) {
   813bc:	2b00      	cmp	r3, #0
   813be:	f000 80a4 	beq.w	8150a <iso7816_xfr_block_apdu_t1+0x152>
   813c2:	4690      	mov	r8, r2
   813c4:	460d      	mov	r5, r1
   813c6:	4683      	mov	fp, r0
		return false;
	}

	if (tc3 & 0x1) {
   813c8:	4b72      	ldr	r3, [pc, #456]	; (81594 <iso7816_xfr_block_apdu_t1+0x1dc>)
   813ca:	781e      	ldrb	r6, [r3, #0]
   813cc:	f006 0a01 	and.w	sl, r6, #1
   813d0:	f346 0600 	sbfx	r6, r6, #0, #1
   813d4:	b2b6      	uxth	r6, r6
	} else {
		edc = 0;
	}

	/* Update the edc for the data to be transmitted */
	for (index = 0; index < (p_apdu[2] + 3); index++) {
   813d6:	f891 9002 	ldrb.w	r9, [r1, #2]
   813da:	f109 0903 	add.w	r9, r9, #3
   813de:	2400      	movs	r4, #0
		*edc = iso7816_update_crc(data, *edc);
   813e0:	4f6d      	ldr	r7, [pc, #436]	; (81598 <iso7816_xfr_block_apdu_t1+0x1e0>)
   813e2:	e006      	b.n	813f2 <iso7816_xfr_block_apdu_t1+0x3a>
   813e4:	4631      	mov	r1, r6
   813e6:	47b8      	blx	r7
   813e8:	4606      	mov	r6, r0
	for (index = 0; index < (p_apdu[2] + 3); index++) {
   813ea:	3401      	adds	r4, #1
   813ec:	b2e4      	uxtb	r4, r4
   813ee:	454c      	cmp	r4, r9
   813f0:	da06      	bge.n	81400 <iso7816_xfr_block_apdu_t1+0x48>
		iso7816_update_edc(p_apdu[index], &edc);
   813f2:	5d28      	ldrb	r0, [r5, r4]
	if (tc3 & 0x1) {  /* type = CRC */
   813f4:	f1ba 0f00 	cmp.w	sl, #0
   813f8:	d1f4      	bne.n	813e4 <iso7816_xfr_block_apdu_t1+0x2c>
		*edc = *edc ^ data;
   813fa:	4046      	eors	r6, r0
   813fc:	b2b6      	uxth	r6, r6
   813fe:	e7f4      	b.n	813ea <iso7816_xfr_block_apdu_t1+0x32>
   81400:	2400      	movs	r4, #0
	}

	/* Transmit Data Bytes */
	for (index = 0; index < (p_apdu[2] + 3); index++) {
		iso7816_send_char(p_usart, p_apdu[index]);
   81402:	4f66      	ldr	r7, [pc, #408]	; (8159c <iso7816_xfr_block_apdu_t1+0x1e4>)
   81404:	5d29      	ldrb	r1, [r5, r4]
   81406:	4658      	mov	r0, fp
   81408:	47b8      	blx	r7
	for (index = 0; index < (p_apdu[2] + 3); index++) {
   8140a:	3401      	adds	r4, #1
   8140c:	b2e4      	uxtb	r4, r4
   8140e:	78ab      	ldrb	r3, [r5, #2]
   81410:	3303      	adds	r3, #3
   81412:	429c      	cmp	r4, r3
   81414:	dbf6      	blt.n	81404 <iso7816_xfr_block_apdu_t1+0x4c>
	}

	/* Transmit EDC */
	iso7816_send_char(p_usart, (uint8_t)edc);
   81416:	b2f1      	uxtb	r1, r6
   81418:	4658      	mov	r0, fp
   8141a:	4b60      	ldr	r3, [pc, #384]	; (8159c <iso7816_xfr_block_apdu_t1+0x1e4>)
   8141c:	4798      	blx	r3

	if (tc3 & 0x1) {
   8141e:	4b5d      	ldr	r3, [pc, #372]	; (81594 <iso7816_xfr_block_apdu_t1+0x1dc>)
   81420:	781b      	ldrb	r3, [r3, #0]
   81422:	f013 0f01 	tst.w	r3, #1
   81426:	d14f      	bne.n	814c8 <iso7816_xfr_block_apdu_t1+0x110>
		iso7816_send_char(p_usart, (uint8_t)edc >> 8);
	}

	if (iso7816_get_char(p_usart, &p_message[0]) == 0xff) {
   81428:	4641      	mov	r1, r8
   8142a:	4658      	mov	r0, fp
   8142c:	4b5c      	ldr	r3, [pc, #368]	; (815a0 <iso7816_xfr_block_apdu_t1+0x1e8>)
   8142e:	4798      	blx	r3
   81430:	28ff      	cmp	r0, #255	; 0xff
   81432:	d06d      	beq.n	81510 <iso7816_xfr_block_apdu_t1+0x158>
		return us_message_index;
	}

	us_message_index++;

	if (iso7816_get_char(p_usart, &p_message[1]) == 0xff) {
   81434:	f108 0101 	add.w	r1, r8, #1
   81438:	4658      	mov	r0, fp
   8143a:	4b59      	ldr	r3, [pc, #356]	; (815a0 <iso7816_xfr_block_apdu_t1+0x1e8>)
   8143c:	4798      	blx	r3
   8143e:	28ff      	cmp	r0, #255	; 0xff
   81440:	d069      	beq.n	81516 <iso7816_xfr_block_apdu_t1+0x15e>
		return us_message_index;
	}

	us_message_index++;

	if (iso7816_get_char(p_usart, &p_message[2]) == 0xff) {
   81442:	f108 0102 	add.w	r1, r8, #2
   81446:	4658      	mov	r0, fp
   81448:	4b55      	ldr	r3, [pc, #340]	; (815a0 <iso7816_xfr_block_apdu_t1+0x1e8>)
   8144a:	4798      	blx	r3
   8144c:	28ff      	cmp	r0, #255	; 0xff
   8144e:	d065      	beq.n	8151c <iso7816_xfr_block_apdu_t1+0x164>
		return us_message_index;
	}

	us_message_index++;

	rx_len = p_message[2] + 1;
   81450:	f898 4002 	ldrb.w	r4, [r8, #2]
   81454:	1c65      	adds	r5, r4, #1

	if (tc3 & 0x1) {
   81456:	4b4f      	ldr	r3, [pc, #316]	; (81594 <iso7816_xfr_block_apdu_t1+0x1dc>)
   81458:	781b      	ldrb	r3, [r3, #0]
   8145a:	f013 0301 	ands.w	r3, r3, #1
   8145e:	d038      	beq.n	814d2 <iso7816_xfr_block_apdu_t1+0x11a>
		rx_len++;
   81460:	f105 0901 	add.w	r9, r5, #1
	}

	for (index = 3; index < (rx_len + 3); index++) {
   81464:	1d2e      	adds	r6, r5, #4
   81466:	2e03      	cmp	r6, #3
		rx_len++;
   81468:	bf88      	it	hi
   8146a:	464d      	movhi	r5, r9
	for (index = 3; index < (rx_len + 3); index++) {
   8146c:	f240 8082 	bls.w	81574 <iso7816_xfr_block_apdu_t1+0x1bc>
		rx_len++;
   81470:	2103      	movs	r1, #3
   81472:	460c      	mov	r4, r1
		if (iso7816_get_char(p_usart, &p_message[index]) == 0xff) {
   81474:	f8df 9128 	ldr.w	r9, [pc, #296]	; 815a0 <iso7816_xfr_block_apdu_t1+0x1e8>
   81478:	4441      	add	r1, r8
   8147a:	4658      	mov	r0, fp
   8147c:	47c8      	blx	r9
   8147e:	28ff      	cmp	r0, #255	; 0xff
   81480:	d04f      	beq.n	81522 <iso7816_xfr_block_apdu_t1+0x16a>
	for (index = 3; index < (rx_len + 3); index++) {
   81482:	3401      	adds	r4, #1
   81484:	b2e4      	uxtb	r4, r4
   81486:	4621      	mov	r1, r4
   81488:	42b4      	cmp	r4, r6
   8148a:	d3f5      	bcc.n	81478 <iso7816_xfr_block_apdu_t1+0xc0>
			return us_message_index;
		}
	}

	/* Check for the CRC Error */
	if (tc3 & 0x1) {
   8148c:	4b41      	ldr	r3, [pc, #260]	; (81594 <iso7816_xfr_block_apdu_t1+0x1dc>)
   8148e:	781b      	ldrb	r3, [r3, #0]
   81490:	f013 0f01 	tst.w	r3, #1
   81494:	d148      	bne.n	81528 <iso7816_xfr_block_apdu_t1+0x170>
		}
	} else {
		edc = 0;
		edc = edc ^ p_message[0];
		edc = edc ^ p_message[1];
		edc = edc ^ p_message[2];
   81496:	f898 2001 	ldrb.w	r2, [r8, #1]
   8149a:	f898 3000 	ldrb.w	r3, [r8]
   8149e:	405a      	eors	r2, r3
   814a0:	f898 3002 	ldrb.w	r3, [r8, #2]
   814a4:	405a      	eors	r2, r3
   814a6:	2103      	movs	r1, #3
   814a8:	460b      	mov	r3, r1

		for (index = 3; index < (rx_len + 3); index++) {
			edc = edc ^ p_message[index];
   814aa:	f818 1001 	ldrb.w	r1, [r8, r1]
   814ae:	404a      	eors	r2, r1
		for (index = 3; index < (rx_len + 3); index++) {
   814b0:	3301      	adds	r3, #1
   814b2:	b2db      	uxtb	r3, r3
   814b4:	4619      	mov	r1, r3
   814b6:	42b3      	cmp	r3, r6
   814b8:	d3f7      	bcc.n	814aa <iso7816_xfr_block_apdu_t1+0xf2>
		}

		if (edc != p_message[index + 1]) {
   814ba:	4441      	add	r1, r8
   814bc:	784b      	ldrb	r3, [r1, #1]
   814be:	4293      	cmp	r3, r2
   814c0:	d01f      	beq.n	81502 <iso7816_xfr_block_apdu_t1+0x14a>
			return us_message_index;
   814c2:	2003      	movs	r0, #3
   814c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		iso7816_send_char(p_usart, (uint8_t)edc >> 8);
   814c8:	2100      	movs	r1, #0
   814ca:	4658      	mov	r0, fp
   814cc:	4b33      	ldr	r3, [pc, #204]	; (8159c <iso7816_xfr_block_apdu_t1+0x1e4>)
   814ce:	4798      	blx	r3
   814d0:	e7aa      	b.n	81428 <iso7816_xfr_block_apdu_t1+0x70>
	for (index = 3; index < (rx_len + 3); index++) {
   814d2:	1cee      	adds	r6, r5, #3
   814d4:	2e03      	cmp	r6, #3
   814d6:	d8cb      	bhi.n	81470 <iso7816_xfr_block_apdu_t1+0xb8>
	if (tc3 & 0x1) {
   814d8:	2b00      	cmp	r3, #0
   814da:	d14a      	bne.n	81572 <iso7816_xfr_block_apdu_t1+0x1ba>
		edc = edc ^ p_message[2];
   814dc:	f898 2000 	ldrb.w	r2, [r8]
   814e0:	f898 3001 	ldrb.w	r3, [r8, #1]
   814e4:	405a      	eors	r2, r3
   814e6:	f898 3002 	ldrb.w	r3, [r8, #2]
   814ea:	405a      	eors	r2, r3
		for (index = 3; index < (rx_len + 3); index++) {
   814ec:	2103      	movs	r1, #3
   814ee:	e7e4      	b.n	814ba <iso7816_xfr_block_apdu_t1+0x102>
				((edc & 0xFF) != p_message[rx_len - 1])) {
   814f0:	44a8      	add	r8, r5
		if (((edc >> 8) != p_message[rx_len - 2]) ||
   814f2:	f818 3c01 	ldrb.w	r3, [r8, #-1]
   814f6:	b2c0      	uxtb	r0, r0
   814f8:	4283      	cmp	r3, r0
   814fa:	d002      	beq.n	81502 <iso7816_xfr_block_apdu_t1+0x14a>
			return us_message_index;
   814fc:	2003      	movs	r0, #3
   814fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
	}

	us_message_index += rx_len;
   81502:	1ce8      	adds	r0, r5, #3
   81504:	b280      	uxth	r0, r0
	return us_message_index;
   81506:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return false;
   8150a:	4618      	mov	r0, r3
   8150c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return us_message_index;
   81510:	2000      	movs	r0, #0
   81512:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return us_message_index;
   81516:	2001      	movs	r0, #1
   81518:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return us_message_index;
   8151c:	2002      	movs	r0, #2
   8151e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return us_message_index;
   81522:	2003      	movs	r0, #3
   81524:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		edc = iso7816_update_crc(p_message[0], edc);
   81528:	f64f 71ff 	movw	r1, #65535	; 0xffff
   8152c:	f898 0000 	ldrb.w	r0, [r8]
   81530:	4c19      	ldr	r4, [pc, #100]	; (81598 <iso7816_xfr_block_apdu_t1+0x1e0>)
   81532:	47a0      	blx	r4
		edc = iso7816_update_crc(p_message[1], edc);
   81534:	4601      	mov	r1, r0
   81536:	f898 0001 	ldrb.w	r0, [r8, #1]
   8153a:	47a0      	blx	r4
		edc = iso7816_update_crc(p_message[2], edc);
   8153c:	4601      	mov	r1, r0
   8153e:	f898 0002 	ldrb.w	r0, [r8, #2]
   81542:	47a0      	blx	r4
   81544:	2303      	movs	r3, #3
   81546:	461c      	mov	r4, r3
			edc = iso7816_update_crc(p_message[index], edc);
   81548:	4f13      	ldr	r7, [pc, #76]	; (81598 <iso7816_xfr_block_apdu_t1+0x1e0>)
   8154a:	4601      	mov	r1, r0
   8154c:	f818 0003 	ldrb.w	r0, [r8, r3]
   81550:	47b8      	blx	r7
		for (index = 3; index < (rx_len + 3); index++) {
   81552:	3401      	adds	r4, #1
   81554:	b2e4      	uxtb	r4, r4
   81556:	4623      	mov	r3, r4
   81558:	42b4      	cmp	r4, r6
   8155a:	d3f6      	bcc.n	8154a <iso7816_xfr_block_apdu_t1+0x192>
		if (((edc >> 8) != p_message[rx_len - 2]) ||
   8155c:	eb08 0305 	add.w	r3, r8, r5
   81560:	f813 2c02 	ldrb.w	r2, [r3, #-2]
   81564:	f3c0 230f 	ubfx	r3, r0, #8, #16
   81568:	429a      	cmp	r2, r3
   8156a:	d0c1      	beq.n	814f0 <iso7816_xfr_block_apdu_t1+0x138>
			return us_message_index;
   8156c:	2003      	movs	r0, #3
   8156e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	rx_len = p_message[2] + 1;
   81572:	46a9      	mov	r9, r5
		edc = iso7816_update_crc(p_message[0], edc);
   81574:	f64f 71ff 	movw	r1, #65535	; 0xffff
   81578:	f898 0000 	ldrb.w	r0, [r8]
   8157c:	4d06      	ldr	r5, [pc, #24]	; (81598 <iso7816_xfr_block_apdu_t1+0x1e0>)
   8157e:	47a8      	blx	r5
		edc = iso7816_update_crc(p_message[1], edc);
   81580:	4601      	mov	r1, r0
   81582:	f898 0001 	ldrb.w	r0, [r8, #1]
   81586:	47a8      	blx	r5
		edc = iso7816_update_crc(p_message[2], edc);
   81588:	4601      	mov	r1, r0
   8158a:	4620      	mov	r0, r4
   8158c:	47a8      	blx	r5
   8158e:	464d      	mov	r5, r9
   81590:	e7e4      	b.n	8155c <iso7816_xfr_block_apdu_t1+0x1a4>
   81592:	bf00      	nop
   81594:	20001927 	.word	0x20001927
   81598:	00081091 	.word	0x00081091
   8159c:	0008116d 	.word	0x0008116d
   815a0:	000810d5 	.word	0x000810d5

000815a4 <iso7816_data_block_atr>:
 * \param p_usart Pointer to the usart device.
 * \param p_atr    Pointer to ATR buffer.
 * \param p_length Pointer for store the ATR length.
 */
void iso7816_data_block_atr(Usart* p_usart, uint8_t *p_atr, uint8_t *p_length)
{
   815a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   815a8:	4607      	mov	r7, r0
   815aa:	460e      	mov	r6, r1
   815ac:	4690      	mov	r8, r2
	uint32_t i;
	uint32_t j;
	uint8_t uc_value;

	*p_length = 0;
   815ae:	2300      	movs	r3, #0
   815b0:	7013      	strb	r3, [r2, #0]

	ta1=0;
   815b2:	4a55      	ldr	r2, [pc, #340]	; (81708 <iso7816_data_block_atr+0x164>)
   815b4:	7013      	strb	r3, [r2, #0]
	td1=0;
   815b6:	4a55      	ldr	r2, [pc, #340]	; (8170c <iso7816_data_block_atr+0x168>)
   815b8:	7013      	strb	r3, [r2, #0]
	tc3=0;
   815ba:	4a55      	ldr	r2, [pc, #340]	; (81710 <iso7816_data_block_atr+0x16c>)
   815bc:	7013      	strb	r3, [r2, #0]

	/* Read ATR TS. */
	iso7816_get_char(p_usart, &p_atr[0]);
   815be:	4c55      	ldr	r4, [pc, #340]	; (81714 <iso7816_data_block_atr+0x170>)
   815c0:	47a0      	blx	r4

	/* Read ATR T0. */
	iso7816_get_char(p_usart, &p_atr[1]);
   815c2:	1c71      	adds	r1, r6, #1
   815c4:	4638      	mov	r0, r7
   815c6:	47a0      	blx	r4

	uc_value = p_atr[1] & 0xF0;
   815c8:	7874      	ldrb	r4, [r6, #1]
   815ca:	f004 09f0 	and.w	r9, r4, #240	; 0xf0
	i = 2;

	/* Read ATR T1. */
	if (uc_value & 0x10) { /* TA[1] */
   815ce:	f014 0f10 	tst.w	r4, #16
   815d2:	d11d      	bne.n	81610 <iso7816_data_block_atr+0x6c>
	i = 2;
   815d4:	2502      	movs	r5, #2
		iso7816_get_char(p_usart, &p_atr[i++]);
		ta1 = p_atr[2];
	}

	if (uc_value & 0x20) { /* TB[1] */
   815d6:	f014 0f20 	tst.w	r4, #32
   815da:	d122      	bne.n	81622 <iso7816_data_block_atr+0x7e>
		iso7816_get_char(p_usart, &p_atr[i++]);
	}

	if (uc_value & 0x40) { /* TC[1] */
   815dc:	f014 0f40 	tst.w	r4, #64	; 0x40
   815e0:	d127      	bne.n	81632 <iso7816_data_block_atr+0x8e>
		iso7816_get_char(p_usart, &p_atr[i++]);
	}

	if (uc_value & 0x80) { /* TD[1] */
   815e2:	f019 0f80 	tst.w	r9, #128	; 0x80
   815e6:	d12b      	bne.n	81640 <iso7816_data_block_atr+0x9c>
			uc_value = 0;
		}
	}

	/* Historical Bytes. */
	uc_value = p_atr[1] & 0x0F;
   815e8:	7873      	ldrb	r3, [r6, #1]
	for (j = 0; j < uc_value; j++) {
   815ea:	f013 030f 	ands.w	r3, r3, #15
   815ee:	d00b      	beq.n	81608 <iso7816_data_block_atr+0x64>
   815f0:	1974      	adds	r4, r6, r5
   815f2:	eb05 0903 	add.w	r9, r5, r3
   815f6:	444e      	add	r6, r9
		iso7816_get_char(p_usart, &p_atr[i++]);
   815f8:	4d46      	ldr	r5, [pc, #280]	; (81714 <iso7816_data_block_atr+0x170>)
   815fa:	4621      	mov	r1, r4
   815fc:	4638      	mov	r0, r7
   815fe:	47a8      	blx	r5
   81600:	3401      	adds	r4, #1
	for (j = 0; j < uc_value; j++) {
   81602:	42b4      	cmp	r4, r6
   81604:	d1f9      	bne.n	815fa <iso7816_data_block_atr+0x56>
		iso7816_get_char(p_usart, &p_atr[i++]);
   81606:	464d      	mov	r5, r9
	}

	*p_length = i;
   81608:	f888 5000 	strb.w	r5, [r8]
}
   8160c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		iso7816_get_char(p_usart, &p_atr[i++]);
   81610:	1cb1      	adds	r1, r6, #2
   81612:	4638      	mov	r0, r7
   81614:	4b3f      	ldr	r3, [pc, #252]	; (81714 <iso7816_data_block_atr+0x170>)
   81616:	4798      	blx	r3
		ta1 = p_atr[2];
   81618:	78b2      	ldrb	r2, [r6, #2]
   8161a:	4b3b      	ldr	r3, [pc, #236]	; (81708 <iso7816_data_block_atr+0x164>)
   8161c:	701a      	strb	r2, [r3, #0]
		iso7816_get_char(p_usart, &p_atr[i++]);
   8161e:	2503      	movs	r5, #3
   81620:	e7d9      	b.n	815d6 <iso7816_data_block_atr+0x32>
		iso7816_get_char(p_usart, &p_atr[i++]);
   81622:	f105 0a01 	add.w	sl, r5, #1
   81626:	1971      	adds	r1, r6, r5
   81628:	4638      	mov	r0, r7
   8162a:	4b3a      	ldr	r3, [pc, #232]	; (81714 <iso7816_data_block_atr+0x170>)
   8162c:	4798      	blx	r3
   8162e:	4655      	mov	r5, sl
   81630:	e7d4      	b.n	815dc <iso7816_data_block_atr+0x38>
		iso7816_get_char(p_usart, &p_atr[i++]);
   81632:	1c6c      	adds	r4, r5, #1
   81634:	1971      	adds	r1, r6, r5
   81636:	4638      	mov	r0, r7
   81638:	4b36      	ldr	r3, [pc, #216]	; (81714 <iso7816_data_block_atr+0x170>)
   8163a:	4798      	blx	r3
   8163c:	4625      	mov	r5, r4
   8163e:	e7d0      	b.n	815e2 <iso7816_data_block_atr+0x3e>
		iso7816_get_char(p_usart, &p_atr[i]);
   81640:	1971      	adds	r1, r6, r5
   81642:	4638      	mov	r0, r7
   81644:	4b33      	ldr	r3, [pc, #204]	; (81714 <iso7816_data_block_atr+0x170>)
   81646:	4798      	blx	r3
		td1 = p_atr[i];
   81648:	f816 9005 	ldrb.w	r9, [r6, r5]
   8164c:	4b2f      	ldr	r3, [pc, #188]	; (8170c <iso7816_data_block_atr+0x168>)
   8164e:	f883 9000 	strb.w	r9, [r3]
		uc_value = p_atr[i++] & 0xF0;
   81652:	1c6c      	adds	r4, r5, #1
	if (uc_value) {
   81654:	f019 0af0 	ands.w	sl, r9, #240	; 0xf0
   81658:	d00b      	beq.n	81672 <iso7816_data_block_atr+0xce>
		if (uc_value & 0x10) { /* TA[2] */
   8165a:	f019 0f10 	tst.w	r9, #16
   8165e:	d10a      	bne.n	81676 <iso7816_data_block_atr+0xd2>
		if (uc_value & 0x20) { /* TB[2] */
   81660:	f019 0f20 	tst.w	r9, #32
   81664:	d10e      	bne.n	81684 <iso7816_data_block_atr+0xe0>
		if (uc_value & 0x40) { /* TC[2] */
   81666:	f019 0f40 	tst.w	r9, #64	; 0x40
   8166a:	d112      	bne.n	81692 <iso7816_data_block_atr+0xee>
		if (uc_value & 0x80) { /* TD[2] */
   8166c:	f01a 0f80 	tst.w	sl, #128	; 0x80
   81670:	d116      	bne.n	816a0 <iso7816_data_block_atr+0xfc>
			iso7816_get_char(p_usart, &p_atr[i++]);
   81672:	4625      	mov	r5, r4
   81674:	e7b8      	b.n	815e8 <iso7816_data_block_atr+0x44>
			iso7816_get_char(p_usart, &p_atr[i++]);
   81676:	3502      	adds	r5, #2
   81678:	1931      	adds	r1, r6, r4
   8167a:	4638      	mov	r0, r7
   8167c:	4b25      	ldr	r3, [pc, #148]	; (81714 <iso7816_data_block_atr+0x170>)
   8167e:	4798      	blx	r3
   81680:	462c      	mov	r4, r5
   81682:	e7ed      	b.n	81660 <iso7816_data_block_atr+0xbc>
			iso7816_get_char(p_usart, &p_atr[i++]);
   81684:	1c65      	adds	r5, r4, #1
   81686:	1931      	adds	r1, r6, r4
   81688:	4638      	mov	r0, r7
   8168a:	4b22      	ldr	r3, [pc, #136]	; (81714 <iso7816_data_block_atr+0x170>)
   8168c:	4798      	blx	r3
   8168e:	462c      	mov	r4, r5
   81690:	e7e9      	b.n	81666 <iso7816_data_block_atr+0xc2>
			iso7816_get_char(p_usart, &p_atr[i++]);
   81692:	1c65      	adds	r5, r4, #1
   81694:	1931      	adds	r1, r6, r4
   81696:	4638      	mov	r0, r7
   81698:	4b1e      	ldr	r3, [pc, #120]	; (81714 <iso7816_data_block_atr+0x170>)
   8169a:	4798      	blx	r3
   8169c:	462c      	mov	r4, r5
   8169e:	e7e5      	b.n	8166c <iso7816_data_block_atr+0xc8>
			iso7816_get_char(p_usart, &p_atr[i]);
   816a0:	1931      	adds	r1, r6, r4
   816a2:	4638      	mov	r0, r7
   816a4:	4b1b      	ldr	r3, [pc, #108]	; (81714 <iso7816_data_block_atr+0x170>)
   816a6:	4798      	blx	r3
			uc_value = p_atr[i++] & 0xF0;
   816a8:	1c65      	adds	r5, r4, #1
   816aa:	f816 9004 	ldrb.w	r9, [r6, r4]
	if (uc_value) {
   816ae:	f019 0af0 	ands.w	sl, r9, #240	; 0xf0
   816b2:	d099      	beq.n	815e8 <iso7816_data_block_atr+0x44>
		if (uc_value & 0x10) { /* TA[3] */
   816b4:	f019 0f10 	tst.w	r9, #16
   816b8:	d10e      	bne.n	816d8 <iso7816_data_block_atr+0x134>
		if (uc_value & 0x20) { /* TB[3] */
   816ba:	f019 0f20 	tst.w	r9, #32
   816be:	d112      	bne.n	816e6 <iso7816_data_block_atr+0x142>
		if (uc_value & 0x40) { /* TC[3] */
   816c0:	f019 0f40 	tst.w	r9, #64	; 0x40
   816c4:	d116      	bne.n	816f4 <iso7816_data_block_atr+0x150>
		if (uc_value & 0x80) { /* TD[3] */
   816c6:	f01a 0f80 	tst.w	sl, #128	; 0x80
   816ca:	d08d      	beq.n	815e8 <iso7816_data_block_atr+0x44>
			iso7816_get_char(p_usart, &p_atr[i]);
   816cc:	1971      	adds	r1, r6, r5
   816ce:	4638      	mov	r0, r7
   816d0:	4b10      	ldr	r3, [pc, #64]	; (81714 <iso7816_data_block_atr+0x170>)
   816d2:	4798      	blx	r3
			uc_value = p_atr[i++] & 0xF0;
   816d4:	3501      	adds	r5, #1
   816d6:	e787      	b.n	815e8 <iso7816_data_block_atr+0x44>
			iso7816_get_char(p_usart, &p_atr[i++]);
   816d8:	3402      	adds	r4, #2
   816da:	1971      	adds	r1, r6, r5
   816dc:	4638      	mov	r0, r7
   816de:	4b0d      	ldr	r3, [pc, #52]	; (81714 <iso7816_data_block_atr+0x170>)
   816e0:	4798      	blx	r3
   816e2:	4625      	mov	r5, r4
   816e4:	e7e9      	b.n	816ba <iso7816_data_block_atr+0x116>
			iso7816_get_char(p_usart, &p_atr[i++]);
   816e6:	1c6c      	adds	r4, r5, #1
   816e8:	1971      	adds	r1, r6, r5
   816ea:	4638      	mov	r0, r7
   816ec:	4b09      	ldr	r3, [pc, #36]	; (81714 <iso7816_data_block_atr+0x170>)
   816ee:	4798      	blx	r3
   816f0:	4625      	mov	r5, r4
   816f2:	e7e5      	b.n	816c0 <iso7816_data_block_atr+0x11c>
			iso7816_get_char(p_usart, &p_atr[i++]);
   816f4:	1c6c      	adds	r4, r5, #1
   816f6:	1971      	adds	r1, r6, r5
   816f8:	4638      	mov	r0, r7
   816fa:	4b06      	ldr	r3, [pc, #24]	; (81714 <iso7816_data_block_atr+0x170>)
   816fc:	4798      	blx	r3
			tc3 = p_atr[i - 1];
   816fe:	5d72      	ldrb	r2, [r6, r5]
   81700:	4b03      	ldr	r3, [pc, #12]	; (81710 <iso7816_data_block_atr+0x16c>)
   81702:	701a      	strb	r2, [r3, #0]
			iso7816_get_char(p_usart, &p_atr[i++]);
   81704:	4625      	mov	r5, r4
   81706:	e7de      	b.n	816c6 <iso7816_data_block_atr+0x122>
   81708:	20001926 	.word	0x20001926
   8170c:	20001928 	.word	0x20001928
   81710:	20001927 	.word	0x20001927
   81714:	000810d5 	.word	0x000810d5

00081718 <iso7816_warm_reset>:
 * \brief Warm reset.
 *
 * \param p_usart Pointer to the usart device.
 */
void iso7816_warm_reset(Usart* p_usart)
{
   81718:	b510      	push	{r4, lr}
   8171a:	b082      	sub	sp, #8
   8171c:	4604      	mov	r4, r0
	uint32_t i;
	uint32_t ul_data;

	iso7816_icc_power_off();
   8171e:	4b16      	ldr	r3, [pc, #88]	; (81778 <iso7816_warm_reset+0x60>)
   81720:	4798      	blx	r3

	/* tb: wait 400 cycles. */
	for (i = 0; i < (RST_WAIT_TIME * (g_ul_clk / 1000000)); i++) {
   81722:	4b16      	ldr	r3, [pc, #88]	; (8177c <iso7816_warm_reset+0x64>)
   81724:	681b      	ldr	r3, [r3, #0]
   81726:	4a16      	ldr	r2, [pc, #88]	; (81780 <iso7816_warm_reset+0x68>)
   81728:	fba2 2303 	umull	r2, r3, r2, r3
   8172c:	0c9b      	lsrs	r3, r3, #18
   8172e:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   81732:	00db      	lsls	r3, r3, #3
   81734:	d00c      	beq.n	81750 <iso7816_warm_reset+0x38>
   81736:	2200      	movs	r2, #0
   81738:	4810      	ldr	r0, [pc, #64]	; (8177c <iso7816_warm_reset+0x64>)
   8173a:	4911      	ldr	r1, [pc, #68]	; (81780 <iso7816_warm_reset+0x68>)
   8173c:	3201      	adds	r2, #1
   8173e:	6803      	ldr	r3, [r0, #0]
   81740:	fba1 e303 	umull	lr, r3, r1, r3
   81744:	0c9b      	lsrs	r3, r3, #18
   81746:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   8174a:	ebb2 0fc3 	cmp.w	r2, r3, lsl #3
   8174e:	d3f5      	bcc.n	8173c <iso7816_warm_reset+0x24>
	}

	usart_read(p_usart, &ul_data);
   81750:	a901      	add	r1, sp, #4
   81752:	4620      	mov	r0, r4
   81754:	4b0b      	ldr	r3, [pc, #44]	; (81784 <iso7816_warm_reset+0x6c>)
   81756:	4798      	blx	r3
	usart_reset_status(p_usart);
   81758:	4620      	mov	r0, r4
   8175a:	4b0b      	ldr	r3, [pc, #44]	; (81788 <iso7816_warm_reset+0x70>)
   8175c:	4798      	blx	r3
	usart_reset_iterations(p_usart);
   8175e:	4620      	mov	r0, r4
   81760:	4b0a      	ldr	r3, [pc, #40]	; (8178c <iso7816_warm_reset+0x74>)
   81762:	4798      	blx	r3
	usart_reset_nack(p_usart);
   81764:	4620      	mov	r0, r4
   81766:	4b0a      	ldr	r3, [pc, #40]	; (81790 <iso7816_warm_reset+0x78>)
   81768:	4798      	blx	r3
	gpio_set_pin_high(gs_ul_rst_pin_idx);
   8176a:	4b0a      	ldr	r3, [pc, #40]	; (81794 <iso7816_warm_reset+0x7c>)
   8176c:	6818      	ldr	r0, [r3, #0]
   8176e:	4b0a      	ldr	r3, [pc, #40]	; (81798 <iso7816_warm_reset+0x80>)
   81770:	4798      	blx	r3

	iso7816_icc_power_on();
}
   81772:	b002      	add	sp, #8
   81774:	bd10      	pop	{r4, pc}
   81776:	bf00      	nop
   81778:	000810c1 	.word	0x000810c1
   8177c:	200023f0 	.word	0x200023f0
   81780:	431bde83 	.word	0x431bde83
   81784:	00086ee3 	.word	0x00086ee3
   81788:	00086e9d 	.word	0x00086e9d
   8178c:	00086ea5 	.word	0x00086ea5
   81790:	00086ead 	.word	0x00086ead
   81794:	200023f4 	.word	0x200023f4
   81798:	000851eb 	.word	0x000851eb

0008179c <iso7816_decode_atr>:
 *
 * \param p_usart Pointer to the usart device.
 * \param p_atr Pinter on ATR buffer.
 */
uint8_t iso7816_decode_atr(Usart* p_usart, uint8_t *p_atr)
{
   8179c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   817a0:	b09c      	sub	sp, #112	; 0x70
   817a2:	4686      	mov	lr, r0
   817a4:	4688      	mov	r8, r1
	uint32_t ftable[16] = {0, 372, 558, 744, 1116, 1488, 1860, 0,
   817a6:	4e65      	ldr	r6, [pc, #404]	; (8193c <iso7816_decode_atr+0x1a0>)
   817a8:	ac0c      	add	r4, sp, #48	; 0x30
   817aa:	4635      	mov	r5, r6
   817ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   817ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   817b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   817b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   817b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   817b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   817b8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   817bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			       0, 512, 768, 1024, 1536, 2048, 0, 0};
	uint32_t dtable[10] = {0, 1, 2, 4, 8, 16, 32, 64, 12, 20};
   817c0:	ad02      	add	r5, sp, #8
   817c2:	f106 0440 	add.w	r4, r6, #64	; 0x40
   817c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   817c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   817ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   817cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   817ce:	e894 0003 	ldmia.w	r4, {r0, r1}
   817d2:	e885 0003 	stmia.w	r5, {r0, r1}
	uint8_t ppss[4] = {0,0,0,0};
   817d6:	2300      	movs	r3, #0
   817d8:	9301      	str	r3, [sp, #4]
	uint32_t y;
	uint8_t uc_offset;
	uint32_t fidi = 0;

	i = 2;
	y = p_atr[1] & 0xF0;
   817da:	f898 1001 	ldrb.w	r1, [r8, #1]

	/* Read ATR Ti. */
	uc_offset = 1;

	if (y & 0x10) {
   817de:	f011 0f10 	tst.w	r1, #16
   817e2:	d018      	beq.n	81816 <iso7816_decode_atr+0x7a>
	y = p_atr[1] & 0xF0;
   817e4:	f001 03f0 	and.w	r3, r1, #240	; 0xf0
   817e8:	2202      	movs	r2, #2
   817ea:	e004      	b.n	817f6 <iso7816_decode_atr+0x5a>
			if (y & 0x40) { /* TC[i] */
				i++;
			}

			if (y & 0x80) { /* TD[i] */
				y = p_atr[i++] & 0xF0;
   817ec:	f818 3002 	ldrb.w	r3, [r8, r2]
   817f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
   817f4:	3201      	adds	r2, #1
		while (y) {
   817f6:	b173      	cbz	r3, 81816 <iso7816_decode_atr+0x7a>
			if (y & 0x10) { /* TA[i] */
   817f8:	f013 0f10 	tst.w	r3, #16
				i++;
   817fc:	bf18      	it	ne
   817fe:	3201      	addne	r2, #1
			if (y & 0x20) { /* TB[i] */
   81800:	f013 0f20 	tst.w	r3, #32
				i++;
   81804:	bf18      	it	ne
   81806:	3201      	addne	r2, #1
			if (y & 0x40) { /* TC[i] */
   81808:	f013 0f40 	tst.w	r3, #64	; 0x40
				i++;
   8180c:	bf18      	it	ne
   8180e:	3201      	addne	r2, #1
			if (y & 0x80) { /* TD[i] */
   81810:	f013 0f80 	tst.w	r3, #128	; 0x80
   81814:	d1ea      	bne.n	817ec <iso7816_decode_atr+0x50>
			uc_offset++;
		}
	}

	y = p_atr[1] & 0x0F;
	for (j = 0; j < y; j++) {
   81816:	f011 020f 	ands.w	r2, r1, #15
   8181a:	d003      	beq.n	81824 <iso7816_decode_atr+0x88>
   8181c:	2300      	movs	r3, #0
   8181e:	3301      	adds	r3, #1
   81820:	429a      	cmp	r2, r3
   81822:	d1fc      	bne.n	8181e <iso7816_decode_atr+0x82>
		i++;
	}

	if (td1 & 0x10) {
   81824:	4b46      	ldr	r3, [pc, #280]	; (81940 <iso7816_decode_atr+0x1a4>)
   81826:	7818      	ldrb	r0, [r3, #0]
   81828:	f010 0f10 	tst.w	r0, #16
   8182c:	f040 8081 	bne.w	81932 <iso7816_decode_atr+0x196>
		return 0;
	}

	if (ta1 && ((ta1 & 0xf) != 0)) {
   81830:	4b44      	ldr	r3, [pc, #272]	; (81944 <iso7816_decode_atr+0x1a8>)
   81832:	781b      	ldrb	r3, [r3, #0]
   81834:	b17b      	cbz	r3, 81856 <iso7816_decode_atr+0xba>
   81836:	f013 020f 	ands.w	r2, r3, #15
   8183a:	d044      	beq.n	818c6 <iso7816_decode_atr+0x12a>
		fidi = ftable[(ta1 >> 4) & 0xf] / dtable[ta1 & 0xf];
   8183c:	091b      	lsrs	r3, r3, #4
   8183e:	a91c      	add	r1, sp, #112	; 0x70
   81840:	eb01 0383 	add.w	r3, r1, r3, lsl #2
   81844:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   81848:	f853 6c40 	ldr.w	r6, [r3, #-64]
   8184c:	f852 3c68 	ldr.w	r3, [r2, #-104]
   81850:	fbb6 f6f3 	udiv	r6, r6, r3
   81854:	e000      	b.n	81858 <iso7816_decode_atr+0xbc>
	uint32_t fidi = 0;
   81856:	2600      	movs	r6, #0
	}

	if (td1 & 0xf) {
   81858:	f010 000f 	ands.w	r0, r0, #15
   8185c:	d16a      	bne.n	81934 <iso7816_decode_atr+0x198>
   8185e:	4674      	mov	r4, lr
		return (td1 & 0xf);
	}
	
	// Propose speeds to card
	iso7816_send_char(p_usart, 0xff);
   81860:	21ff      	movs	r1, #255	; 0xff
   81862:	4670      	mov	r0, lr
   81864:	4d38      	ldr	r5, [pc, #224]	; (81948 <iso7816_decode_atr+0x1ac>)
   81866:	47a8      	blx	r5
	iso7816_send_char(p_usart, 0x10);
   81868:	2110      	movs	r1, #16
   8186a:	4620      	mov	r0, r4
   8186c:	47a8      	blx	r5
	iso7816_send_char(p_usart, ta1);
   8186e:	4f35      	ldr	r7, [pc, #212]	; (81944 <iso7816_decode_atr+0x1a8>)
   81870:	7839      	ldrb	r1, [r7, #0]
   81872:	4620      	mov	r0, r4
   81874:	47a8      	blx	r5
	iso7816_send_char(p_usart, 0xff ^ 0x10 ^ ta1);
   81876:	7839      	ldrb	r1, [r7, #0]
   81878:	f081 01ef 	eor.w	r1, r1, #239	; 0xef
   8187c:	4620      	mov	r0, r4
   8187e:	47a8      	blx	r5

	iso7816_get_char(p_usart, &ppss[0]);
   81880:	a901      	add	r1, sp, #4
   81882:	4620      	mov	r0, r4
   81884:	4d31      	ldr	r5, [pc, #196]	; (8194c <iso7816_decode_atr+0x1b0>)
   81886:	47a8      	blx	r5
	iso7816_get_char(p_usart, &ppss[1]);
   81888:	f10d 0105 	add.w	r1, sp, #5
   8188c:	4620      	mov	r0, r4
   8188e:	47a8      	blx	r5
	iso7816_get_char(p_usart, &ppss[2]);
   81890:	f10d 0106 	add.w	r1, sp, #6
   81894:	4620      	mov	r0, r4
   81896:	47a8      	blx	r5
	iso7816_get_char(p_usart, &ppss[3]);
   81898:	f10d 0107 	add.w	r1, sp, #7
   8189c:	4620      	mov	r0, r4
   8189e:	47a8      	blx	r5

	if ((ppss[0] != 0xff) || (ppss[1] != 0x10)) {
   818a0:	f89d 3004 	ldrb.w	r3, [sp, #4]
   818a4:	2bff      	cmp	r3, #255	; 0xff
   818a6:	d103      	bne.n	818b0 <iso7816_decode_atr+0x114>
   818a8:	f89d 3005 	ldrb.w	r3, [sp, #5]
   818ac:	2b10      	cmp	r3, #16
   818ae:	d00c      	beq.n	818ca <iso7816_decode_atr+0x12e>
		// Fail - if card doesn't support this we reset card again
		iso7816_warm_reset(p_usart);
   818b0:	4620      	mov	r0, r4
   818b2:	4b27      	ldr	r3, [pc, #156]	; (81950 <iso7816_decode_atr+0x1b4>)
   818b4:	4798      	blx	r3
		// Read ATR to clear buffer
		uint8_t plength;
		iso7816_data_block_atr(p_usart, p_atr, &plength);
   818b6:	f10d 0203 	add.w	r2, sp, #3
   818ba:	4641      	mov	r1, r8
   818bc:	4620      	mov	r0, r4
   818be:	4b25      	ldr	r3, [pc, #148]	; (81954 <iso7816_decode_atr+0x1b8>)
   818c0:	4798      	blx	r3
		return 0;
   818c2:	2000      	movs	r0, #0
   818c4:	e036      	b.n	81934 <iso7816_decode_atr+0x198>
	uint32_t fidi = 0;
   818c6:	2600      	movs	r6, #0
   818c8:	e7c6      	b.n	81858 <iso7816_decode_atr+0xbc>
	}

	if (ppss[2] != ta1) {
   818ca:	f89d 2006 	ldrb.w	r2, [sp, #6]
   818ce:	4b1d      	ldr	r3, [pc, #116]	; (81944 <iso7816_decode_atr+0x1a8>)
   818d0:	781b      	ldrb	r3, [r3, #0]
   818d2:	4293      	cmp	r3, r2
   818d4:	d013      	beq.n	818fe <iso7816_decode_atr+0x162>
		if (ppss[3] == (0xff ^ 0x10 ^ ppss[2])) {
   818d6:	f89d 3007 	ldrb.w	r3, [sp, #7]
   818da:	f082 02ef 	eor.w	r2, r2, #239	; 0xef
   818de:	4293      	cmp	r3, r2
   818e0:	d11c      	bne.n	8191c <iso7816_decode_atr+0x180>
			fidi = ftable[(ppss[3] >>
					4) & 0xf] / dtable[ppss[3] & 0xf];
   818e2:	091a      	lsrs	r2, r3, #4
			fidi = ftable[(ppss[3] >>
   818e4:	a91c      	add	r1, sp, #112	; 0x70
   818e6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
					4) & 0xf] / dtable[ppss[3] & 0xf];
   818ea:	f003 030f 	and.w	r3, r3, #15
   818ee:	eb01 0383 	add.w	r3, r1, r3, lsl #2
			fidi = ftable[(ppss[3] >>
   818f2:	f852 6c40 	ldr.w	r6, [r2, #-64]
   818f6:	f853 3c68 	ldr.w	r3, [r3, #-104]
   818fa:	fbb6 f6f3 	udiv	r6, r6, r3
			return 0;
		}
	}

	/* Enable TX and RX. */
	usart_disable_rx(p_usart);
   818fe:	4620      	mov	r0, r4
   81900:	4b15      	ldr	r3, [pc, #84]	; (81958 <iso7816_decode_atr+0x1bc>)
   81902:	4798      	blx	r3
	usart_disable_tx(p_usart);
   81904:	4620      	mov	r0, r4
   81906:	4b15      	ldr	r3, [pc, #84]	; (8195c <iso7816_decode_atr+0x1c0>)
   81908:	4798      	blx	r3

	p_usart->US_FIDI = fidi;
   8190a:	6426      	str	r6, [r4, #64]	; 0x40

	usart_enable_rx(p_usart);
   8190c:	4620      	mov	r0, r4
   8190e:	4b14      	ldr	r3, [pc, #80]	; (81960 <iso7816_decode_atr+0x1c4>)
   81910:	4798      	blx	r3
	usart_enable_tx(p_usart);
   81912:	4620      	mov	r0, r4
   81914:	4b13      	ldr	r3, [pc, #76]	; (81964 <iso7816_decode_atr+0x1c8>)
   81916:	4798      	blx	r3

	return 0;
   81918:	2000      	movs	r0, #0
   8191a:	e00b      	b.n	81934 <iso7816_decode_atr+0x198>
			iso7816_warm_reset(p_usart);
   8191c:	4620      	mov	r0, r4
   8191e:	4b0c      	ldr	r3, [pc, #48]	; (81950 <iso7816_decode_atr+0x1b4>)
   81920:	4798      	blx	r3
			iso7816_data_block_atr(p_usart, p_atr, &plength);
   81922:	f10d 0203 	add.w	r2, sp, #3
   81926:	4641      	mov	r1, r8
   81928:	4620      	mov	r0, r4
   8192a:	4b0a      	ldr	r3, [pc, #40]	; (81954 <iso7816_decode_atr+0x1b8>)
   8192c:	4798      	blx	r3
			return 0;
   8192e:	2000      	movs	r0, #0
   81930:	e000      	b.n	81934 <iso7816_decode_atr+0x198>
		return 0;
   81932:	2000      	movs	r0, #0
}
   81934:	b01c      	add	sp, #112	; 0x70
   81936:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8193a:	bf00      	nop
   8193c:	0008e3f0 	.word	0x0008e3f0
   81940:	20001928 	.word	0x20001928
   81944:	20001926 	.word	0x20001926
   81948:	0008116d 	.word	0x0008116d
   8194c:	000810d5 	.word	0x000810d5
   81950:	00081719 	.word	0x00081719
   81954:	000815a5 	.word	0x000815a5
   81958:	00086e87 	.word	0x00086e87
   8195c:	00086e77 	.word	0x00086e77
   81960:	00086e81 	.word	0x00086e81
   81964:	00086e71 	.word	0x00086e71

00081968 <iso7816_init>:
 * \param ul_mck          USART module input clock frequency.
 * \param ul_rst_pin_idx  Control smart card RST pin index.
 */
void iso7816_init(Usart* p_usart, const usart_iso7816_opt_t *p_usart_opt,
		uint32_t ul_mck, uint32_t ul_rst_pin_idx)
{
   81968:	b570      	push	{r4, r5, r6, lr}
   8196a:	4604      	mov	r4, r0
   8196c:	460d      	mov	r5, r1
   8196e:	4616      	mov	r6, r2
	/* Pin RST of ISO7816 initialize. */
	gs_ul_rst_pin_idx = ul_rst_pin_idx;
   81970:	4a0d      	ldr	r2, [pc, #52]	; (819a8 <iso7816_init+0x40>)
   81972:	6013      	str	r3, [r2, #0]
	gpio_set_pin_low(gs_ul_rst_pin_idx);
   81974:	4618      	mov	r0, r3
   81976:	4b0d      	ldr	r3, [pc, #52]	; (819ac <iso7816_init+0x44>)
   81978:	4798      	blx	r3

	/* Init the global variable for ISO7816. */
	g_ul_clk = ul_mck;
   8197a:	4b0d      	ldr	r3, [pc, #52]	; (819b0 <iso7816_init+0x48>)
   8197c:	601e      	str	r6, [r3, #0]

	usart_init_iso7816(p_usart, p_usart_opt, g_ul_clk);
   8197e:	681a      	ldr	r2, [r3, #0]
   81980:	4629      	mov	r1, r5
   81982:	4620      	mov	r0, r4
   81984:	4b0b      	ldr	r3, [pc, #44]	; (819b4 <iso7816_init+0x4c>)
   81986:	4798      	blx	r3

	/* Disable interrupts. */
	usart_disable_interrupt(p_usart, 0xffffffff);
   81988:	f04f 31ff 	mov.w	r1, #4294967295
   8198c:	4620      	mov	r0, r4
   8198e:	4b0a      	ldr	r3, [pc, #40]	; (819b8 <iso7816_init+0x50>)
   81990:	4798      	blx	r3

	/* Write the Timeguard Register. */
	usart_set_tx_timeguard(p_usart, 5);
   81992:	2105      	movs	r1, #5
   81994:	4620      	mov	r0, r4
   81996:	4b09      	ldr	r3, [pc, #36]	; (819bc <iso7816_init+0x54>)
   81998:	4798      	blx	r3

	/* Enable TX and RX. */
	usart_enable_rx(p_usart);
   8199a:	4620      	mov	r0, r4
   8199c:	4b08      	ldr	r3, [pc, #32]	; (819c0 <iso7816_init+0x58>)
   8199e:	4798      	blx	r3
	usart_enable_tx(p_usart);
   819a0:	4620      	mov	r0, r4
   819a2:	4b08      	ldr	r3, [pc, #32]	; (819c4 <iso7816_init+0x5c>)
   819a4:	4798      	blx	r3
   819a6:	bd70      	pop	{r4, r5, r6, pc}
   819a8:	200023f4 	.word	0x200023f4
   819ac:	00085205 	.word	0x00085205
   819b0:	200023f0 	.word	0x200023f0
   819b4:	00086c39 	.word	0x00086c39
   819b8:	00086e91 	.word	0x00086e91
   819bc:	00086e7d 	.word	0x00086e7d
   819c0:	00086e81 	.word	0x00086e81
   819c4:	00086e71 	.word	0x00086e71

000819c8 <ctrl_scarddata_req>:
#define SCARD_MODE_AT88SC102_COMPAREBIT 0x08

/* Handle "Smartcard Data" request */
bool ctrl_scarddata_req(void)
{
	uint8_t offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xFF;
   819c8:	4b0c      	ldr	r3, [pc, #48]	; (819fc <ctrl_scarddata_req+0x34>)
   819ca:	8859      	ldrh	r1, [r3, #2]
   819cc:	0a0b      	lsrs	r3, r1, #8
	uint8_t datalen = (udd_g_ctrlreq.req.wValue) & 0xFF;
	uint16_t rxlen;
	
	if (offset > scard_rx_buffer_size){
   819ce:	4a0c      	ldr	r2, [pc, #48]	; (81a00 <ctrl_scarddata_req+0x38>)
   819d0:	8812      	ldrh	r2, [r2, #0]
   819d2:	ebb2 2f11 	cmp.w	r2, r1, lsr #8
   819d6:	d30d      	bcc.n	819f4 <ctrl_scarddata_req+0x2c>
	uint8_t offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xFF;
   819d8:	b2d8      	uxtb	r0, r3
		/* No data to send - point our buffer to memory actually used to prevent errors */
		rxlen = 0;
		offset = 0;
	} else {
		rxlen = scard_rx_buffer_size - offset;
   819da:	1ad3      	subs	r3, r2, r3
   819dc:	b29b      	uxth	r3, r3
   819de:	b2c9      	uxtb	r1, r1
   819e0:	428b      	cmp	r3, r1
   819e2:	bf28      	it	cs
   819e4:	460b      	movcs	r3, r1
		if (rxlen > datalen){
			rxlen = datalen;
		}
	}
	
	udd_g_ctrlreq.payload = scard_rx_buffer + offset;
   819e6:	4905      	ldr	r1, [pc, #20]	; (819fc <ctrl_scarddata_req+0x34>)
   819e8:	4a06      	ldr	r2, [pc, #24]	; (81a04 <ctrl_scarddata_req+0x3c>)
   819ea:	4402      	add	r2, r0
   819ec:	608a      	str	r2, [r1, #8]
	udd_g_ctrlreq.payload_size = rxlen;
   819ee:	818b      	strh	r3, [r1, #12]
	
	return true;
}
   819f0:	2001      	movs	r0, #1
   819f2:	4770      	bx	lr
		rxlen = 0;
   819f4:	2300      	movs	r3, #0
		offset = 0;
   819f6:	4618      	mov	r0, r3
   819f8:	e7f5      	b.n	819e6 <ctrl_scarddata_req+0x1e>
   819fa:	bf00      	nop
   819fc:	20002df4 	.word	0x20002df4
   81a00:	200024f8 	.word	0x200024f8
   81a04:	200024fc 	.word	0x200024fc

00081a08 <ctrl_scardconfig_req>:
{
	/* Version information, used to indicate to host computer what the firmware in the CW-Lite 
	   supports. */
	static uint8_t scard_protocol_version = 02;
	
	switch(udd_g_ctrlreq.req.wValue & 0xff){
   81a08:	4b0e      	ldr	r3, [pc, #56]	; (81a44 <ctrl_scardconfig_req+0x3c>)
   81a0a:	789b      	ldrb	r3, [r3, #2]
   81a0c:	2b01      	cmp	r3, #1
   81a0e:	d004      	beq.n	81a1a <ctrl_scardconfig_req+0x12>
   81a10:	2b02      	cmp	r3, #2
   81a12:	d00a      	beq.n	81a2a <ctrl_scardconfig_req+0x22>
   81a14:	b17b      	cbz	r3, 81a36 <ctrl_scardconfig_req+0x2e>
   81a16:	2000      	movs	r0, #0
   81a18:	4770      	bx	lr
		case SCARD_CFG_ATR:
			udd_g_ctrlreq.payload = scard_atr;
   81a1a:	4b0a      	ldr	r3, [pc, #40]	; (81a44 <ctrl_scardconfig_req+0x3c>)
   81a1c:	4a0a      	ldr	r2, [pc, #40]	; (81a48 <ctrl_scardconfig_req+0x40>)
   81a1e:	609a      	str	r2, [r3, #8]
			udd_g_ctrlreq.payload_size = scard_atr_size;
   81a20:	4a0a      	ldr	r2, [pc, #40]	; (81a4c <ctrl_scardconfig_req+0x44>)
   81a22:	7812      	ldrb	r2, [r2, #0]
   81a24:	819a      	strh	r2, [r3, #12]
			return true;
   81a26:	2001      	movs	r0, #1
   81a28:	4770      	bx	lr
			break;
			
		case SCARD_CFG_PROTOCOL:
			udd_g_ctrlreq.payload = &scard_protocol;
   81a2a:	4b06      	ldr	r3, [pc, #24]	; (81a44 <ctrl_scardconfig_req+0x3c>)
   81a2c:	4a08      	ldr	r2, [pc, #32]	; (81a50 <ctrl_scardconfig_req+0x48>)
   81a2e:	609a      	str	r2, [r3, #8]
			udd_g_ctrlreq.payload_size = 1;
   81a30:	2001      	movs	r0, #1
   81a32:	8198      	strh	r0, [r3, #12]
			return true;
   81a34:	4770      	bx	lr
			break;
			
		case SCARD_CFG_VERSION:
			udd_g_ctrlreq.payload = &scard_protocol_version;
   81a36:	4b03      	ldr	r3, [pc, #12]	; (81a44 <ctrl_scardconfig_req+0x3c>)
   81a38:	4a06      	ldr	r2, [pc, #24]	; (81a54 <ctrl_scardconfig_req+0x4c>)
   81a3a:	609a      	str	r2, [r3, #8]
			udd_g_ctrlreq.payload_size = 1;
   81a3c:	2001      	movs	r0, #1
   81a3e:	8198      	strh	r0, [r3, #12]
		default:
			return false;
			break;
	}
	
}
   81a40:	4770      	bx	lr
   81a42:	bf00      	nop
   81a44:	20002df4 	.word	0x20002df4
   81a48:	20002600 	.word	0x20002600
   81a4c:	200025fc 	.word	0x200025fc
   81a50:	20002638 	.word	0x20002638
   81a54:	200002f1 	.word	0x200002f1

00081a58 <ctrl_scardaux_req>:

/* Handle "Smartcard Auxilary" request */
bool ctrl_scardaux_req(void)
{
	if(udd_g_ctrlreq.req.wValue == SCARD_MODE_AT88SC102_IN)
   81a58:	4b05      	ldr	r3, [pc, #20]	; (81a70 <ctrl_scardaux_req+0x18>)
   81a5a:	885b      	ldrh	r3, [r3, #2]
   81a5c:	2b02      	cmp	r3, #2
   81a5e:	d001      	beq.n	81a64 <ctrl_scardaux_req+0xc>
	{	
		udd_g_ctrlreq.payload = &at88sc102_status;
		udd_g_ctrlreq.payload_size = 1;
		return true;
	}
	return false;
   81a60:	2000      	movs	r0, #0
}
   81a62:	4770      	bx	lr
		udd_g_ctrlreq.payload = &at88sc102_status;
   81a64:	4b02      	ldr	r3, [pc, #8]	; (81a70 <ctrl_scardaux_req+0x18>)
   81a66:	4a03      	ldr	r2, [pc, #12]	; (81a74 <ctrl_scardaux_req+0x1c>)
   81a68:	609a      	str	r2, [r3, #8]
		udd_g_ctrlreq.payload_size = 1;
   81a6a:	2001      	movs	r0, #1
   81a6c:	8198      	strh	r0, [r3, #12]
		return true;
   81a6e:	4770      	bx	lr
   81a70:	20002df4 	.word	0x20002df4
   81a74:	20002637 	.word	0x20002637

00081a78 <ctrl_scarddata_cb>:

/* Handle "Smartcard Data" Output from Computer */
void ctrl_scarddata_cb(void)
{
	if (udd_g_ctrlreq.req.wLength > udd_g_ctrlreq.payload_size)	return;
   81a78:	4b11      	ldr	r3, [pc, #68]	; (81ac0 <ctrl_scarddata_cb+0x48>)
   81a7a:	88d8      	ldrh	r0, [r3, #6]
   81a7c:	899b      	ldrh	r3, [r3, #12]
   81a7e:	4283      	cmp	r3, r0
   81a80:	d31d      	bcc.n	81abe <ctrl_scarddata_cb+0x46>
	
	for(uint8_t i = 0; i < udd_g_ctrlreq.req.wLength; i++){		
   81a82:	b1e0      	cbz	r0, 81abe <ctrl_scarddata_cb+0x46>
{
   81a84:	b5f0      	push	{r4, r5, r6, r7, lr}
		if ((udd_g_ctrlreq.req.wValue + i) < DATA_BUFFER_SIZE){
   81a86:	4b0e      	ldr	r3, [pc, #56]	; (81ac0 <ctrl_scarddata_cb+0x48>)
   81a88:	885c      	ldrh	r4, [r3, #2]
			scard_tx_buffer[udd_g_ctrlreq.req.wValue + i] = udd_g_ctrlreq.payload[i];
   81a8a:	f8d3 e008 	ldr.w	lr, [r3, #8]
   81a8e:	1c66      	adds	r6, r4, #1
   81a90:	b2b6      	uxth	r6, r6
	for(uint8_t i = 0; i < udd_g_ctrlreq.req.wLength; i++){		
   81a92:	2200      	movs	r2, #0
   81a94:	4613      	mov	r3, r2
			scard_tx_buffer[udd_g_ctrlreq.req.wValue + i] = udd_g_ctrlreq.payload[i];
   81a96:	f8df c030 	ldr.w	ip, [pc, #48]	; 81ac8 <ctrl_scarddata_cb+0x50>
			scard_tx_buffer_size = udd_g_ctrlreq.req.wValue + i + 1;
   81a9a:	4f0a      	ldr	r7, [pc, #40]	; (81ac4 <ctrl_scarddata_cb+0x4c>)
   81a9c:	e004      	b.n	81aa8 <ctrl_scarddata_cb+0x30>
	for(uint8_t i = 0; i < udd_g_ctrlreq.req.wLength; i++){		
   81a9e:	1c53      	adds	r3, r2, #1
   81aa0:	b2da      	uxtb	r2, r3
   81aa2:	4613      	mov	r3, r2
   81aa4:	4290      	cmp	r0, r2
   81aa6:	d909      	bls.n	81abc <ctrl_scarddata_cb+0x44>
		if ((udd_g_ctrlreq.req.wValue + i) < DATA_BUFFER_SIZE){
   81aa8:	1911      	adds	r1, r2, r4
   81aaa:	29ff      	cmp	r1, #255	; 0xff
   81aac:	dcf7      	bgt.n	81a9e <ctrl_scarddata_cb+0x26>
			scard_tx_buffer[udd_g_ctrlreq.req.wValue + i] = udd_g_ctrlreq.payload[i];
   81aae:	f81e 5002 	ldrb.w	r5, [lr, r2]
   81ab2:	f80c 5001 	strb.w	r5, [ip, r1]
			scard_tx_buffer_size = udd_g_ctrlreq.req.wValue + i + 1;
   81ab6:	4433      	add	r3, r6
   81ab8:	803b      	strh	r3, [r7, #0]
   81aba:	e7f0      	b.n	81a9e <ctrl_scarddata_cb+0x26>
		}
	}
}
   81abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81abe:	4770      	bx	lr
   81ac0:	20002df4 	.word	0x20002df4
   81ac4:	2000263a 	.word	0x2000263a
   81ac8:	200023f8 	.word	0x200023f8

00081acc <ctrl_scardaux_cb>:
	}
}

/* Handle "Smartcard Aux" Output from Computer */
void ctrl_scardaux_cb(void)
{
   81acc:	b508      	push	{r3, lr}
	if (udd_g_ctrlreq.req.wLength > udd_g_ctrlreq.payload_size)	return;
   81ace:	4a2d      	ldr	r2, [pc, #180]	; (81b84 <ctrl_scardaux_cb+0xb8>)
   81ad0:	88d3      	ldrh	r3, [r2, #6]
   81ad2:	8992      	ldrh	r2, [r2, #12]
   81ad4:	429a      	cmp	r2, r3
   81ad6:	d303      	bcc.n	81ae0 <ctrl_scardaux_cb+0x14>
	
	if((udd_g_ctrlreq.req.wValue & 0xFF) == SCARD_MODE_AT88SC102_OUT)
   81ad8:	4a2a      	ldr	r2, [pc, #168]	; (81b84 <ctrl_scardaux_cb+0xb8>)
   81ada:	7892      	ldrb	r2, [r2, #2]
   81adc:	2a03      	cmp	r2, #3
   81ade:	d000      	beq.n	81ae2 <ctrl_scardaux_cb+0x16>
				break;
		}
		
	}
	return;
}
   81ae0:	bd08      	pop	{r3, pc}
		at88sc102_status = 0;
   81ae2:	4a29      	ldr	r2, [pc, #164]	; (81b88 <ctrl_scardaux_cb+0xbc>)
   81ae4:	2100      	movs	r1, #0
   81ae6:	7011      	strb	r1, [r2, #0]
		if (udd_g_ctrlreq.req.wLength < 1) return;
   81ae8:	2b00      	cmp	r3, #0
   81aea:	d0f9      	beq.n	81ae0 <ctrl_scardaux_cb+0x14>
		udd_g_ctrlreq.req.wLength--;
   81aec:	3b01      	subs	r3, #1
   81aee:	b29b      	uxth	r3, r3
   81af0:	4a24      	ldr	r2, [pc, #144]	; (81b84 <ctrl_scardaux_cb+0xb8>)
   81af2:	80d3      	strh	r3, [r2, #6]
		switch(udd_g_ctrlreq.payload[0]) {
   81af4:	6890      	ldr	r0, [r2, #8]
   81af6:	7802      	ldrb	r2, [r0, #0]
   81af8:	3a02      	subs	r2, #2
   81afa:	2a06      	cmp	r2, #6
   81afc:	d8f0      	bhi.n	81ae0 <ctrl_scardaux_cb+0x14>
   81afe:	e8df f002 	tbb	[pc, r2]
   81b02:	0b04      	.short	0x0b04
   81b04:	2f261e15 	.word	0x2f261e15
   81b08:	38          	.byte	0x38
   81b09:	00          	.byte	0x00
				initPortSMC();
   81b0a:	4b20      	ldr	r3, [pc, #128]	; (81b8c <ctrl_scardaux_cb+0xc0>)
   81b0c:	4798      	blx	r3
				at88sc102_status = firstDetectFunctionSMC();
   81b0e:	4b20      	ldr	r3, [pc, #128]	; (81b90 <ctrl_scardaux_cb+0xc4>)
   81b10:	4798      	blx	r3
   81b12:	4b1d      	ldr	r3, [pc, #116]	; (81b88 <ctrl_scardaux_cb+0xbc>)
   81b14:	7018      	strb	r0, [r3, #0]
				break;
   81b16:	e7e3      	b.n	81ae0 <ctrl_scardaux_cb+0x14>
				if (udd_g_ctrlreq.req.wLength < 2) return;
   81b18:	2b01      	cmp	r3, #1
   81b1a:	d9e1      	bls.n	81ae0 <ctrl_scardaux_cb+0x14>
				at88sc102_status = securityValidationSMC(*((uint16_t *)(udd_g_ctrlreq.payload+1)), FALSE);
   81b1c:	2100      	movs	r1, #0
   81b1e:	f8b0 0001 	ldrh.w	r0, [r0, #1]
   81b22:	4b1c      	ldr	r3, [pc, #112]	; (81b94 <ctrl_scardaux_cb+0xc8>)
   81b24:	4798      	blx	r3
   81b26:	4b18      	ldr	r3, [pc, #96]	; (81b88 <ctrl_scardaux_cb+0xbc>)
   81b28:	7018      	strb	r0, [r3, #0]
				break;
   81b2a:	e7d9      	b.n	81ae0 <ctrl_scardaux_cb+0x14>
				if (udd_g_ctrlreq.req.wLength < 2) return;
   81b2c:	2b01      	cmp	r3, #1
   81b2e:	d9d7      	bls.n	81ae0 <ctrl_scardaux_cb+0x14>
				writeSecurityCode(((uint16_t *)(udd_g_ctrlreq.payload+1)));
   81b30:	3001      	adds	r0, #1
   81b32:	4b19      	ldr	r3, [pc, #100]	; (81b98 <ctrl_scardaux_cb+0xcc>)
   81b34:	4798      	blx	r3
				at88sc102_status = 1;
   81b36:	4b14      	ldr	r3, [pc, #80]	; (81b88 <ctrl_scardaux_cb+0xbc>)
   81b38:	2201      	movs	r2, #1
   81b3a:	701a      	strb	r2, [r3, #0]
				break;
   81b3c:	e7d0      	b.n	81ae0 <ctrl_scardaux_cb+0x14>
				if (transformBlankCardIntoMooltipass() == RETURN_OK){
   81b3e:	4b17      	ldr	r3, [pc, #92]	; (81b9c <ctrl_scardaux_cb+0xd0>)
   81b40:	4798      	blx	r3
   81b42:	2800      	cmp	r0, #0
   81b44:	d1cc      	bne.n	81ae0 <ctrl_scardaux_cb+0x14>
					at88sc102_status = 1;
   81b46:	4b10      	ldr	r3, [pc, #64]	; (81b88 <ctrl_scardaux_cb+0xbc>)
   81b48:	2201      	movs	r2, #1
   81b4a:	701a      	strb	r2, [r3, #0]
   81b4c:	e7c8      	b.n	81ae0 <ctrl_scardaux_cb+0x14>
				if (udd_g_ctrlreq.req.wLength < 3) return;
   81b4e:	2b02      	cmp	r3, #2
   81b50:	d9c6      	bls.n	81ae0 <ctrl_scardaux_cb+0x14>
				at88sc102_status = securityValidationSMC(*((uint16_t *)(udd_g_ctrlreq.payload+2)), *(udd_g_ctrlreq.payload+1));
   81b52:	7841      	ldrb	r1, [r0, #1]
   81b54:	8840      	ldrh	r0, [r0, #2]
   81b56:	4b0f      	ldr	r3, [pc, #60]	; (81b94 <ctrl_scardaux_cb+0xc8>)
   81b58:	4798      	blx	r3
   81b5a:	4b0b      	ldr	r3, [pc, #44]	; (81b88 <ctrl_scardaux_cb+0xbc>)
   81b5c:	7018      	strb	r0, [r3, #0]
				break;
   81b5e:	e7bf      	b.n	81ae0 <ctrl_scardaux_cb+0x14>
				at88sc102_status = getNumberOfSecurityCodeTriesLeft();
   81b60:	4b0f      	ldr	r3, [pc, #60]	; (81ba0 <ctrl_scardaux_cb+0xd4>)
   81b62:	4798      	blx	r3
   81b64:	4a08      	ldr	r2, [pc, #32]	; (81b88 <ctrl_scardaux_cb+0xbc>)
   81b66:	7010      	strb	r0, [r2, #0]
				udd_g_ctrlreq.payload = &at88sc102_status;
   81b68:	4b06      	ldr	r3, [pc, #24]	; (81b84 <ctrl_scardaux_cb+0xb8>)
   81b6a:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size = 1;
   81b6c:	2201      	movs	r2, #1
   81b6e:	819a      	strh	r2, [r3, #12]
				break;
   81b70:	e7b6      	b.n	81ae0 <ctrl_scardaux_cb+0x14>
				compareBit(15, 1);
   81b72:	2101      	movs	r1, #1
   81b74:	200f      	movs	r0, #15
   81b76:	4b0b      	ldr	r3, [pc, #44]	; (81ba4 <ctrl_scardaux_cb+0xd8>)
   81b78:	4798      	blx	r3
				at88sc102_status = 1; 
   81b7a:	4b03      	ldr	r3, [pc, #12]	; (81b88 <ctrl_scardaux_cb+0xbc>)
   81b7c:	2201      	movs	r2, #1
   81b7e:	701a      	strb	r2, [r3, #0]
				break;
   81b80:	e7ae      	b.n	81ae0 <ctrl_scardaux_cb+0x14>
   81b82:	bf00      	nop
   81b84:	20002df4 	.word	0x20002df4
   81b88:	20002637 	.word	0x20002637
   81b8c:	00080fed 	.word	0x00080fed
   81b90:	00080ec5 	.word	0x00080ec5
   81b94:	00080c0d 	.word	0x00080c0d
   81b98:	0008089d 	.word	0x0008089d
   81b9c:	00080935 	.word	0x00080935
   81ba0:	000809b9 	.word	0x000809b9
   81ba4:	00081011 	.word	0x00081011

00081ba8 <scard_reset_init>:

/* Reset Smart-Card Interface on SAM3U Device */
void scard_reset_init(void)
{
   81ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81bac:	b088      	sub	sp, #32
	usart_iso7816_opt_t conf_iso7816_t;
	conf_iso7816_t.iso7816_hz = ISO7816_BAUDRATE *ISO7816_FI_DI; //4000000UL;
   81bae:	4b31      	ldr	r3, [pc, #196]	; (81c74 <scard_reset_init+0xcc>)
   81bb0:	9300      	str	r3, [sp, #0]
	conf_iso7816_t.fidi_ratio = ISO7816_FI_DI;
   81bb2:	f44f 73ba 	mov.w	r3, #372	; 0x174
   81bb6:	9301      	str	r3, [sp, #4]
	conf_iso7816_t.parity_type= US_MR_PAR_EVEN;
   81bb8:	2300      	movs	r3, #0
   81bba:	9302      	str	r3, [sp, #8]
	conf_iso7816_t.inhibit_nack = 0x00;
   81bbc:	9303      	str	r3, [sp, #12]
	conf_iso7816_t.dis_suc_nack = 0x00;
   81bbe:	9304      	str	r3, [sp, #16]
	conf_iso7816_t.max_iterations = 0x03;
   81bc0:	2503      	movs	r5, #3
   81bc2:	9505      	str	r5, [sp, #20]
	conf_iso7816_t.bit_order = 0x00;
   81bc4:	9306      	str	r3, [sp, #24]
	conf_iso7816_t.protocol_type = 0x00;	/* T=0 Protocol */
   81bc6:	9307      	str	r3, [sp, #28]
   81bc8:	200f      	movs	r0, #15
   81bca:	4b2b      	ldr	r3, [pc, #172]	; (81c78 <scard_reset_init+0xd0>)
   81bcc:	4798      	blx	r3
	
	sysclk_enable_peripheral_clock(SCARD_USART_ID);
	gpio_configure_pin(PIN_USART2_TXD, PIN_USART2_TXD_FLAGS);
   81bce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81bd2:	2016      	movs	r0, #22
   81bd4:	4c29      	ldr	r4, [pc, #164]	; (81c7c <scard_reset_init+0xd4>)
   81bd6:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART2_SCK, PIN_USART2_SCK_FLAGS);
   81bd8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81bdc:	2019      	movs	r0, #25
   81bde:	47a0      	blx	r4
	gpio_configure_pin(PIN_ISO7816_RST_IDX, PIN_ISO7816_RST_FLAG);
   81be0:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   81be4:	4628      	mov	r0, r5
   81be6:	47a0      	blx	r4
	iso7816_init(SCARD_USART, &conf_iso7816_t, sysclk_get_cpu_hz(), PIN_ISO7816_RST_IDX);
   81be8:	4c25      	ldr	r4, [pc, #148]	; (81c80 <scard_reset_init+0xd8>)
   81bea:	462b      	mov	r3, r5
   81bec:	4a25      	ldr	r2, [pc, #148]	; (81c84 <scard_reset_init+0xdc>)
   81bee:	4669      	mov	r1, sp
   81bf0:	4620      	mov	r0, r4
   81bf2:	4d25      	ldr	r5, [pc, #148]	; (81c88 <scard_reset_init+0xe0>)
   81bf4:	47a8      	blx	r5
	
	/* Reset (includes power off/on */
	iso7816_warm_reset(SCARD_USART);
   81bf6:	4620      	mov	r0, r4
   81bf8:	4b24      	ldr	r3, [pc, #144]	; (81c8c <scard_reset_init+0xe4>)
   81bfa:	4798      	blx	r3
	
	iso7816_data_block_atr(SCARD_USART, scard_atr, &scard_atr_size);
   81bfc:	4d24      	ldr	r5, [pc, #144]	; (81c90 <scard_reset_init+0xe8>)
   81bfe:	4e25      	ldr	r6, [pc, #148]	; (81c94 <scard_reset_init+0xec>)
   81c00:	462a      	mov	r2, r5
   81c02:	4631      	mov	r1, r6
   81c04:	4620      	mov	r0, r4
   81c06:	4b24      	ldr	r3, [pc, #144]	; (81c98 <scard_reset_init+0xf0>)
   81c08:	4798      	blx	r3
	scard_protocol = iso7816_decode_atr(SCARD_USART, scard_atr);
   81c0a:	4631      	mov	r1, r6
   81c0c:	4620      	mov	r0, r4
   81c0e:	4b23      	ldr	r3, [pc, #140]	; (81c9c <scard_reset_init+0xf4>)
   81c10:	4798      	blx	r3
   81c12:	4b23      	ldr	r3, [pc, #140]	; (81ca0 <scard_reset_init+0xf8>)
   81c14:	7018      	strb	r0, [r3, #0]
	
	printf("ATR (%d len): ", scard_atr_size);
   81c16:	7829      	ldrb	r1, [r5, #0]
   81c18:	4822      	ldr	r0, [pc, #136]	; (81ca4 <scard_reset_init+0xfc>)
   81c1a:	4b23      	ldr	r3, [pc, #140]	; (81ca8 <scard_reset_init+0x100>)
   81c1c:	4798      	blx	r3
	for(unsigned int i = 0; i < scard_atr_size; i++){
   81c1e:	782b      	ldrb	r3, [r5, #0]
   81c20:	b16b      	cbz	r3, 81c3e <scard_reset_init+0x96>
   81c22:	4635      	mov	r5, r6
   81c24:	2400      	movs	r4, #0
		printf("%02x ", scard_atr[i]);
   81c26:	f8df 8094 	ldr.w	r8, [pc, #148]	; 81cbc <scard_reset_init+0x114>
   81c2a:	4f1f      	ldr	r7, [pc, #124]	; (81ca8 <scard_reset_init+0x100>)
	for(unsigned int i = 0; i < scard_atr_size; i++){
   81c2c:	4e18      	ldr	r6, [pc, #96]	; (81c90 <scard_reset_init+0xe8>)
		printf("%02x ", scard_atr[i]);
   81c2e:	f815 1b01 	ldrb.w	r1, [r5], #1
   81c32:	4640      	mov	r0, r8
   81c34:	47b8      	blx	r7
	for(unsigned int i = 0; i < scard_atr_size; i++){
   81c36:	3401      	adds	r4, #1
   81c38:	7833      	ldrb	r3, [r6, #0]
   81c3a:	42a3      	cmp	r3, r4
   81c3c:	d8f7      	bhi.n	81c2e <scard_reset_init+0x86>
	}
	printf("\n");
   81c3e:	481b      	ldr	r0, [pc, #108]	; (81cac <scard_reset_init+0x104>)
   81c40:	4b19      	ldr	r3, [pc, #100]	; (81ca8 <scard_reset_init+0x100>)
   81c42:	4798      	blx	r3
	
	if (scard_protocol == 1) {
   81c44:	4b16      	ldr	r3, [pc, #88]	; (81ca0 <scard_reset_init+0xf8>)
   81c46:	781b      	ldrb	r3, [r3, #0]
   81c48:	2b01      	cmp	r3, #1
   81c4a:	d002      	beq.n	81c52 <scard_reset_init+0xaa>
		/* Enable TX and RX. */
		usart_enable_rx(SCARD_USART);
		usart_enable_tx(SCARD_USART);
	}

}
   81c4c:	b008      	add	sp, #32
   81c4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		conf_iso7816_t.protocol_type  = 1;
   81c52:	9307      	str	r3, [sp, #28]
		conf_iso7816_t.max_iterations = 0;
   81c54:	2300      	movs	r3, #0
   81c56:	9305      	str	r3, [sp, #20]
		usart_init_iso7816(SCARD_USART, &conf_iso7816_t, sysclk_get_cpu_hz());
   81c58:	4c09      	ldr	r4, [pc, #36]	; (81c80 <scard_reset_init+0xd8>)
   81c5a:	4a0a      	ldr	r2, [pc, #40]	; (81c84 <scard_reset_init+0xdc>)
   81c5c:	4669      	mov	r1, sp
   81c5e:	4620      	mov	r0, r4
   81c60:	4b13      	ldr	r3, [pc, #76]	; (81cb0 <scard_reset_init+0x108>)
   81c62:	4798      	blx	r3
		usart_enable_rx(SCARD_USART);
   81c64:	4620      	mov	r0, r4
   81c66:	4b13      	ldr	r3, [pc, #76]	; (81cb4 <scard_reset_init+0x10c>)
   81c68:	4798      	blx	r3
		usart_enable_tx(SCARD_USART);
   81c6a:	4620      	mov	r0, r4
   81c6c:	4b12      	ldr	r3, [pc, #72]	; (81cb8 <scard_reset_init+0x110>)
   81c6e:	4798      	blx	r3
}
   81c70:	e7ec      	b.n	81c4c <scard_reset_init+0xa4>
   81c72:	bf00      	nop
   81c74:	00367e00 	.word	0x00367e00
   81c78:	00085565 	.word	0x00085565
   81c7c:	00085221 	.word	0x00085221
   81c80:	40098000 	.word	0x40098000
   81c84:	05b8d800 	.word	0x05b8d800
   81c88:	00081969 	.word	0x00081969
   81c8c:	00081719 	.word	0x00081719
   81c90:	200025fc 	.word	0x200025fc
   81c94:	20002600 	.word	0x20002600
   81c98:	000815a5 	.word	0x000815a5
   81c9c:	0008179d 	.word	0x0008179d
   81ca0:	20002638 	.word	0x20002638
   81ca4:	0008e45c 	.word	0x0008e45c
   81ca8:	000878c1 	.word	0x000878c1
   81cac:	0008e550 	.word	0x0008e550
   81cb0:	00086c39 	.word	0x00086c39
   81cb4:	00086e81 	.word	0x00086e81
   81cb8:	00086e71 	.word	0x00086e71
   81cbc:	0008e46c 	.word	0x0008e46c

00081cc0 <ctrl_scardconfig_cb>:
	if (udd_g_ctrlreq.req.wLength > udd_g_ctrlreq.payload_size)	return;
   81cc0:	4b15      	ldr	r3, [pc, #84]	; (81d18 <ctrl_scardconfig_cb+0x58>)
   81cc2:	88da      	ldrh	r2, [r3, #6]
   81cc4:	899b      	ldrh	r3, [r3, #12]
   81cc6:	429a      	cmp	r2, r3
   81cc8:	d824      	bhi.n	81d14 <ctrl_scardconfig_cb+0x54>
{
   81cca:	b510      	push	{r4, lr}
	switch(udd_g_ctrlreq.req.wValue & 0xff){
   81ccc:	4b12      	ldr	r3, [pc, #72]	; (81d18 <ctrl_scardconfig_cb+0x58>)
   81cce:	789b      	ldrb	r3, [r3, #2]
   81cd0:	2b01      	cmp	r3, #1
   81cd2:	d002      	beq.n	81cda <ctrl_scardconfig_cb+0x1a>
   81cd4:	2b05      	cmp	r3, #5
   81cd6:	d003      	beq.n	81ce0 <ctrl_scardconfig_cb+0x20>
}
   81cd8:	bd10      	pop	{r4, pc}
			scard_reset_init();
   81cda:	4b10      	ldr	r3, [pc, #64]	; (81d1c <ctrl_scardconfig_cb+0x5c>)
   81cdc:	4798      	blx	r3
			break;
   81cde:	e7fb      	b.n	81cd8 <ctrl_scardconfig_cb+0x18>
			scard_rx_buffer_size = 0;
   81ce0:	4b0f      	ldr	r3, [pc, #60]	; (81d20 <ctrl_scardconfig_cb+0x60>)
   81ce2:	2200      	movs	r2, #0
   81ce4:	801a      	strh	r2, [r3, #0]
			if (scard_protocol){
   81ce6:	4b0f      	ldr	r3, [pc, #60]	; (81d24 <ctrl_scardconfig_cb+0x64>)
   81ce8:	781b      	ldrb	r3, [r3, #0]
   81cea:	b14b      	cbz	r3, 81d00 <ctrl_scardconfig_cb+0x40>
				scard_rx_buffer_size = iso7816_xfr_block_apdu_t1(SCARD_USART, scard_tx_buffer, scard_rx_buffer, scard_tx_buffer_size);
   81cec:	4b0e      	ldr	r3, [pc, #56]	; (81d28 <ctrl_scardconfig_cb+0x68>)
   81cee:	881b      	ldrh	r3, [r3, #0]
   81cf0:	4a0e      	ldr	r2, [pc, #56]	; (81d2c <ctrl_scardconfig_cb+0x6c>)
   81cf2:	490f      	ldr	r1, [pc, #60]	; (81d30 <ctrl_scardconfig_cb+0x70>)
   81cf4:	480f      	ldr	r0, [pc, #60]	; (81d34 <ctrl_scardconfig_cb+0x74>)
   81cf6:	4c10      	ldr	r4, [pc, #64]	; (81d38 <ctrl_scardconfig_cb+0x78>)
   81cf8:	47a0      	blx	r4
   81cfa:	4b09      	ldr	r3, [pc, #36]	; (81d20 <ctrl_scardconfig_cb+0x60>)
   81cfc:	8018      	strh	r0, [r3, #0]
   81cfe:	e7eb      	b.n	81cd8 <ctrl_scardconfig_cb+0x18>
				scard_rx_buffer_size = iso7816_xfr_block_apdu_t0(SCARD_USART, scard_tx_buffer, scard_rx_buffer, scard_tx_buffer_size);
   81d00:	4b09      	ldr	r3, [pc, #36]	; (81d28 <ctrl_scardconfig_cb+0x68>)
   81d02:	881b      	ldrh	r3, [r3, #0]
   81d04:	4a09      	ldr	r2, [pc, #36]	; (81d2c <ctrl_scardconfig_cb+0x6c>)
   81d06:	490a      	ldr	r1, [pc, #40]	; (81d30 <ctrl_scardconfig_cb+0x70>)
   81d08:	480a      	ldr	r0, [pc, #40]	; (81d34 <ctrl_scardconfig_cb+0x74>)
   81d0a:	4c0c      	ldr	r4, [pc, #48]	; (81d3c <ctrl_scardconfig_cb+0x7c>)
   81d0c:	47a0      	blx	r4
   81d0e:	4b04      	ldr	r3, [pc, #16]	; (81d20 <ctrl_scardconfig_cb+0x60>)
   81d10:	8018      	strh	r0, [r3, #0]
   81d12:	e7e1      	b.n	81cd8 <ctrl_scardconfig_cb+0x18>
   81d14:	4770      	bx	lr
   81d16:	bf00      	nop
   81d18:	20002df4 	.word	0x20002df4
   81d1c:	00081ba9 	.word	0x00081ba9
   81d20:	200024f8 	.word	0x200024f8
   81d24:	20002638 	.word	0x20002638
   81d28:	2000263a 	.word	0x2000263a
   81d2c:	200024fc 	.word	0x200024fc
   81d30:	200023f8 	.word	0x200023f8
   81d34:	40098000 	.word	0x40098000
   81d38:	000813b9 	.word	0x000813b9
   81d3c:	000811dd 	.word	0x000811dd

00081d40 <FPGA_setlock>:
uint8_t volatile *xram = (uint8_t *) PSRAM_BASE_ADDRESS;

static volatile fpga_lockstatus_t _fpga_locked = fpga_unlocked;

int FPGA_setlock(fpga_lockstatus_t lockstatus)
{
   81d40:	b510      	push	{r4, lr}
   81d42:	4604      	mov	r4, r0
	int ret = 0;
	cpu_irq_enter_critical();
   81d44:	4b06      	ldr	r3, [pc, #24]	; (81d60 <FPGA_setlock+0x20>)
   81d46:	4798      	blx	r3
	if (_fpga_locked == fpga_unlocked)
   81d48:	4b06      	ldr	r3, [pc, #24]	; (81d64 <FPGA_setlock+0x24>)
   81d4a:	781b      	ldrb	r3, [r3, #0]
   81d4c:	b933      	cbnz	r3, 81d5c <FPGA_setlock+0x1c>
	{
		ret = 1;
		_fpga_locked = lockstatus;	
   81d4e:	4b05      	ldr	r3, [pc, #20]	; (81d64 <FPGA_setlock+0x24>)
   81d50:	701c      	strb	r4, [r3, #0]
		ret = 1;
   81d52:	2401      	movs	r4, #1
	}
	cpu_irq_leave_critical();
   81d54:	4b04      	ldr	r3, [pc, #16]	; (81d68 <FPGA_setlock+0x28>)
   81d56:	4798      	blx	r3
	return ret;
}
   81d58:	4620      	mov	r0, r4
   81d5a:	bd10      	pop	{r4, pc}
	int ret = 0;
   81d5c:	2400      	movs	r4, #0
   81d5e:	e7f9      	b.n	81d54 <FPGA_setlock+0x14>
   81d60:	00084f0d 	.word	0x00084f0d
   81d64:	20001929 	.word	0x20001929
   81d68:	00084f49 	.word	0x00084f49

00081d6c <FPGA_releaselock>:

void FPGA_releaselock(void)
{
	_fpga_locked = fpga_unlocked;
   81d6c:	4b01      	ldr	r3, [pc, #4]	; (81d74 <FPGA_releaselock+0x8>)
   81d6e:	2200      	movs	r2, #0
   81d70:	701a      	strb	r2, [r3, #0]
}
   81d72:	4770      	bx	lr
   81d74:	20001929 	.word	0x20001929

00081d78 <FPGA_lockstatus>:

fpga_lockstatus_t FPGA_lockstatus(void)
{
	return _fpga_locked;
   81d78:	4b01      	ldr	r3, [pc, #4]	; (81d80 <FPGA_lockstatus+0x8>)
   81d7a:	7818      	ldrb	r0, [r3, #0]
}
   81d7c:	4770      	bx	lr
   81d7e:	bf00      	nop
   81d80:	20001929 	.word	0x20001929

00081d84 <FPGA_setaddr>:
	FPGA_releaselock();
	cpu_irq_leave_critical();
}

void FPGA_setaddr(uint32_t addr)
{
   81d84:	b508      	push	{r3, lr}
   81d86:	4601      	mov	r1, r0
	pio_sync_output_write(FPGA_ADDR_PORT, addr);
   81d88:	4804      	ldr	r0, [pc, #16]	; (81d9c <FPGA_setaddr+0x18>)
   81d8a:	4b05      	ldr	r3, [pc, #20]	; (81da0 <FPGA_setaddr+0x1c>)
   81d8c:	4798      	blx	r3
	gpio_set_pin_low(FPGA_ALE_GPIO);
   81d8e:	2035      	movs	r0, #53	; 0x35
   81d90:	4b04      	ldr	r3, [pc, #16]	; (81da4 <FPGA_setaddr+0x20>)
   81d92:	4798      	blx	r3
	gpio_set_pin_high(FPGA_ALE_GPIO);
   81d94:	2035      	movs	r0, #53	; 0x35
   81d96:	4b04      	ldr	r3, [pc, #16]	; (81da8 <FPGA_setaddr+0x24>)
   81d98:	4798      	blx	r3
}
   81d9a:	bd08      	pop	{r3, pc}
   81d9c:	400e0e00 	.word	0x400e0e00
   81da0:	000851c3 	.word	0x000851c3
   81da4:	00085205 	.word	0x00085205
   81da8:	000851eb 	.word	0x000851eb

00081dac <smc_normaltiming>:
		*(xram+i) = data[i];
	}
}

//Set timing for normal mode
void smc_normaltiming(void){
   81dac:	b510      	push	{r4, lr}
	smc_set_setup_timing(SMC, 0,
   81dae:	4c0b      	ldr	r4, [pc, #44]	; (81ddc <smc_normaltiming+0x30>)
   81db0:	f44f 7280 	mov.w	r2, #256	; 0x100
   81db4:	2100      	movs	r1, #0
   81db6:	4620      	mov	r0, r4
   81db8:	4b09      	ldr	r3, [pc, #36]	; (81de0 <smc_normaltiming+0x34>)
   81dba:	4798      	blx	r3
	SMC_SETUP_NCS_WR_SETUP(1) |
	SMC_SETUP_NRD_SETUP(0) |
	SMC_SETUP_NCS_RD_SETUP(0)
	);
	
	smc_set_pulse_timing(SMC, 0,
   81dbc:	4a09      	ldr	r2, [pc, #36]	; (81de4 <smc_normaltiming+0x38>)
   81dbe:	2100      	movs	r1, #0
   81dc0:	4620      	mov	r0, r4
   81dc2:	4b09      	ldr	r3, [pc, #36]	; (81de8 <smc_normaltiming+0x3c>)
   81dc4:	4798      	blx	r3
	SMC_PULSE_NCS_WR_PULSE(1) |
	SMC_PULSE_NRD_PULSE(4) |
	SMC_PULSE_NCS_RD_PULSE(4)
	);
	
	smc_set_cycle_timing(SMC, 0,
   81dc6:	4a09      	ldr	r2, [pc, #36]	; (81dec <smc_normaltiming+0x40>)
   81dc8:	2100      	movs	r1, #0
   81dca:	4620      	mov	r0, r4
   81dcc:	4b08      	ldr	r3, [pc, #32]	; (81df0 <smc_normaltiming+0x44>)
   81dce:	4798      	blx	r3
	SMC_CYCLE_NWE_CYCLE(2) |
	SMC_CYCLE_NRD_CYCLE(5)
	);
	
	smc_set_mode(SMC, 0,
   81dd0:	2203      	movs	r2, #3
   81dd2:	2100      	movs	r1, #0
   81dd4:	4620      	mov	r0, r4
   81dd6:	4b07      	ldr	r3, [pc, #28]	; (81df4 <smc_normaltiming+0x48>)
   81dd8:	4798      	blx	r3
	SMC_MODE_READ_MODE_NRD_CTRL |
	SMC_MODE_WRITE_MODE_NWE_CTRL |
	SMC_MODE_DBW_BIT_8
	);
}
   81dda:	bd10      	pop	{r4, pc}
   81ddc:	400e0000 	.word	0x400e0000
   81de0:	000850f5 	.word	0x000850f5
   81de4:	04040101 	.word	0x04040101
   81de8:	00085101 	.word	0x00085101
   81dec:	00050002 	.word	0x00050002
   81df0:	0008510d 	.word	0x0008510d
   81df4:	00085119 	.word	0x00085119

00081df8 <efc_perform_command>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t efc_perform_command(Efc *p_efc, uint32_t ul_command,
		uint32_t ul_argument)
{
   81df8:	b538      	push	{r3, r4, r5, lr}
	uint32_t result;
	irqflags_t flags;

	/* Unique ID commands are not supported. */
	if (ul_command == EFC_FCMD_STUI || ul_command == EFC_FCMD_SPUI) {
   81dfa:	f1a1 030e 	sub.w	r3, r1, #14
   81dfe:	2b01      	cmp	r3, #1
   81e00:	d802      	bhi.n	81e08 <efc_perform_command+0x10>
		return EFC_RC_NOT_SUPPORT;
   81e02:	f04f 30ff 	mov.w	r0, #4294967295
	result = efc_perform_fcr(p_efc,
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
			EEFC_FCR_FCMD(ul_command));
	cpu_irq_restore(flags);
	return result;
}
   81e06:	bd38      	pop	{r3, r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   81e08:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i");
   81e0c:	b672      	cpsid	i
   81e0e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   81e12:	2500      	movs	r5, #0
   81e14:	4b0a      	ldr	r3, [pc, #40]	; (81e40 <efc_perform_command+0x48>)
   81e16:	701d      	strb	r5, [r3, #0]
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
   81e18:	0212      	lsls	r2, r2, #8
   81e1a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
   81e1e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
	result = efc_perform_fcr(p_efc,
   81e22:	f042 42b4 	orr.w	r2, r2, #1509949440	; 0x5a000000
			EEFC_FCR_FCMD(ul_command));
   81e26:	b2c9      	uxtb	r1, r1
	result = efc_perform_fcr(p_efc,
   81e28:	4311      	orrs	r1, r2
   81e2a:	4b06      	ldr	r3, [pc, #24]	; (81e44 <efc_perform_command+0x4c>)
   81e2c:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
   81e2e:	2c00      	cmp	r4, #0
   81e30:	d1e9      	bne.n	81e06 <efc_perform_command+0xe>
		cpu_irq_enable();
   81e32:	2201      	movs	r2, #1
   81e34:	4b02      	ldr	r3, [pc, #8]	; (81e40 <efc_perform_command+0x48>)
   81e36:	701a      	strb	r2, [r3, #0]
   81e38:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   81e3c:	b662      	cpsie	i
   81e3e:	bd38      	pop	{r3, r4, r5, pc}
   81e40:	200006ee 	.word	0x200006ee
   81e44:	2000006d 	.word	0x2000006d

00081e48 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   81e48:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   81e4a:	0189      	lsls	r1, r1, #6
   81e4c:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   81e4e:	2402      	movs	r4, #2
   81e50:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   81e52:	f04f 31ff 	mov.w	r1, #4294967295
   81e56:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   81e58:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   81e5a:	605a      	str	r2, [r3, #4]
}
   81e5c:	bc10      	pop	{r4}
   81e5e:	4770      	bx	lr

00081e60 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   81e60:	0189      	lsls	r1, r1, #6
   81e62:	2305      	movs	r3, #5
   81e64:	5043      	str	r3, [r0, r1]
   81e66:	4770      	bx	lr

00081e68 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   81e68:	0189      	lsls	r1, r1, #6
   81e6a:	2302      	movs	r3, #2
   81e6c:	5043      	str	r3, [r0, r1]
   81e6e:	4770      	bx	lr

00081e70 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   81e70:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   81e74:	61ca      	str	r2, [r1, #28]
   81e76:	4770      	bx	lr

00081e78 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   81e78:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   81e7c:	624a      	str	r2, [r1, #36]	; 0x24
   81e7e:	4770      	bx	lr

00081e80 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   81e80:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   81e84:	6a08      	ldr	r0, [r1, #32]
}
   81e86:	4770      	bx	lr

00081e88 <flash_read_unique_id>:
 * \param ul_size Data buffer size in DWORD.
 *
 * \return 0 if successful; otherwise returns an error code.
 */
uint32_t flash_read_unique_id(uint32_t *pul_data, uint32_t ul_size)
{
   81e88:	b570      	push	{r4, r5, r6, lr}
   81e8a:	b086      	sub	sp, #24
   81e8c:	4604      	mov	r4, r0
   81e8e:	460e      	mov	r6, r1
	uint32_t uid_buf[4];
	uint32_t ul_idx;

	if (FLASH_RC_OK != efc_perform_read_sequence(EFC, EFC_FCMD_STUI,
   81e90:	2304      	movs	r3, #4
   81e92:	9300      	str	r3, [sp, #0]
   81e94:	ab02      	add	r3, sp, #8
   81e96:	220f      	movs	r2, #15
   81e98:	210e      	movs	r1, #14
   81e9a:	480d      	ldr	r0, [pc, #52]	; (81ed0 <flash_read_unique_id+0x48>)
   81e9c:	4d0d      	ldr	r5, [pc, #52]	; (81ed4 <flash_read_unique_id+0x4c>)
   81e9e:	47a8      	blx	r5
   81ea0:	b118      	cbz	r0, 81eaa <flash_read_unique_id+0x22>
			EFC_FCMD_SPUI, uid_buf, 4)) {
		return FLASH_RC_ERROR;
   81ea2:	2510      	movs	r5, #16
	for (ul_idx = 0; ul_idx < ul_size; ul_idx++) {
		pul_data[ul_idx] = uid_buf[ul_idx];
	}

	return FLASH_RC_OK;
}
   81ea4:	4628      	mov	r0, r5
   81ea6:	b006      	add	sp, #24
   81ea8:	bd70      	pop	{r4, r5, r6, pc}
   81eaa:	4605      	mov	r5, r0
   81eac:	2e04      	cmp	r6, #4
   81eae:	bf28      	it	cs
   81eb0:	2604      	movcs	r6, #4
	for (ul_idx = 0; ul_idx < ul_size; ul_idx++) {
   81eb2:	b156      	cbz	r6, 81eca <flash_read_unique_id+0x42>
   81eb4:	aa02      	add	r2, sp, #8
   81eb6:	4623      	mov	r3, r4
   81eb8:	eb04 0186 	add.w	r1, r4, r6, lsl #2
		pul_data[ul_idx] = uid_buf[ul_idx];
   81ebc:	f852 0b04 	ldr.w	r0, [r2], #4
   81ec0:	f843 0b04 	str.w	r0, [r3], #4
	for (ul_idx = 0; ul_idx < ul_size; ul_idx++) {
   81ec4:	428b      	cmp	r3, r1
   81ec6:	d1f9      	bne.n	81ebc <flash_read_unique_id+0x34>
   81ec8:	e7ec      	b.n	81ea4 <flash_read_unique_id+0x1c>
	return FLASH_RC_OK;
   81eca:	4635      	mov	r5, r6
   81ecc:	e7ea      	b.n	81ea4 <flash_read_unique_id+0x1c>
   81ece:	bf00      	nop
   81ed0:	400e0800 	.word	0x400e0800
   81ed4:	20000001 	.word	0x20000001

00081ed8 <init_circ_buf>:

    @param cbuf Points to the structure to be initialized.
*/
void init_circ_buf(tcirc_buf *cbuf)
{
    cbuf->head = cbuf->tail = 0;
   81ed8:	2300      	movs	r3, #0
   81eda:	6043      	str	r3, [r0, #4]
   81edc:	6003      	str	r3, [r0, #0]
    cbuf->dropped = 0;
   81ede:	6083      	str	r3, [r0, #8]
}
   81ee0:	4770      	bx	lr
	...

00081ee4 <add_to_circ_buf>:

    @param cbuf Pointer to structure that contains data.
    @param ch Character to add to buffer.
*/
void add_to_circ_buf(tcirc_buf *cbuf, uint8_t ch, bool block)
{
   81ee4:	b410      	push	{r4}
  __ASM volatile ("cpsid i");
   81ee6:	b672      	cpsid	i
   81ee8:	f3bf 8f5f 	dmb	sy
    // Add char to buffer
	cpu_irq_disable();
   81eec:	4b11      	ldr	r3, [pc, #68]	; (81f34 <add_to_circ_buf+0x50>)
   81eee:	2400      	movs	r4, #0
   81ef0:	701c      	strb	r4, [r3, #0]
    unsigned int newhead = cbuf->head;
   81ef2:	6804      	ldr	r4, [r0, #0]
    newhead++;
   81ef4:	3401      	adds	r4, #1
    if (newhead >= CIRCBUFSIZE)
        newhead = 0;
   81ef6:	2cc8      	cmp	r4, #200	; 0xc8
   81ef8:	bf28      	it	cs
   81efa:	2400      	movcs	r4, #0
    while (newhead == cbuf->tail)
   81efc:	6843      	ldr	r3, [r0, #4]
   81efe:	42a3      	cmp	r3, r4
   81f00:	d10b      	bne.n	81f1a <add_to_circ_buf+0x36>
    {
        if (!block)
   81f02:	2a00      	cmp	r2, #0
   81f04:	d1fa      	bne.n	81efc <add_to_circ_buf+0x18>
        {
            cbuf->dropped++;
   81f06:	6883      	ldr	r3, [r0, #8]
   81f08:	3301      	adds	r3, #1
   81f0a:	6083      	str	r3, [r0, #8]
			cpu_irq_enable();
   81f0c:	4b09      	ldr	r3, [pc, #36]	; (81f34 <add_to_circ_buf+0x50>)
   81f0e:	2201      	movs	r2, #1
   81f10:	701a      	strb	r2, [r3, #0]
   81f12:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   81f16:	b662      	cpsie	i
            return;
   81f18:	e009      	b.n	81f2e <add_to_circ_buf+0x4a>
        //TODO: Need to add processing here if you want a blocking
		//      function.
        
    }

    cbuf->buf[cbuf->head] = ch;
   81f1a:	6803      	ldr	r3, [r0, #0]
   81f1c:	4403      	add	r3, r0
   81f1e:	7319      	strb	r1, [r3, #12]
    cbuf->head = newhead;
   81f20:	6004      	str	r4, [r0, #0]
	cpu_irq_enable();
   81f22:	4b04      	ldr	r3, [pc, #16]	; (81f34 <add_to_circ_buf+0x50>)
   81f24:	2201      	movs	r2, #1
   81f26:	701a      	strb	r2, [r3, #0]
   81f28:	f3bf 8f5f 	dmb	sy
   81f2c:	b662      	cpsie	i
}
   81f2e:	bc10      	pop	{r4}
   81f30:	4770      	bx	lr
   81f32:	bf00      	nop
   81f34:	200006ee 	.word	0x200006ee

00081f38 <get_from_circ_buf>:

    @return retval Character to be returned from buffer.  If no char
    is available, returns SERIAL_ERR.
*/
uint8_t get_from_circ_buf(tcirc_buf *cbuf)
{
   81f38:	4602      	mov	r2, r0
  __ASM volatile ("cpsid i");
   81f3a:	b672      	cpsid	i
   81f3c:	f3bf 8f5f 	dmb	sy
    // Get char from buffer
    // Be sure to check first that there is a char in buffer
	cpu_irq_disable();
   81f40:	4b0e      	ldr	r3, [pc, #56]	; (81f7c <get_from_circ_buf+0x44>)
   81f42:	2100      	movs	r1, #0
   81f44:	7019      	strb	r1, [r3, #0]
    unsigned int newtail = cbuf->tail;
   81f46:	6843      	ldr	r3, [r0, #4]
    uint8_t retval = cbuf->buf[newtail];
   81f48:	18c1      	adds	r1, r0, r3
   81f4a:	7b08      	ldrb	r0, [r1, #12]

    if (newtail == cbuf->head) {
   81f4c:	6811      	ldr	r1, [r2, #0]
   81f4e:	4299      	cmp	r1, r3
   81f50:	d00b      	beq.n	81f6a <get_from_circ_buf+0x32>
		cpu_irq_enable();
        return SERIAL_ERR;
	}

    newtail++;
   81f52:	3301      	adds	r3, #1
    if (newtail >= CIRCBUFSIZE)
        // Rollover
        newtail = 0;
   81f54:	2bc8      	cmp	r3, #200	; 0xc8
   81f56:	bf28      	it	cs
   81f58:	2300      	movcs	r3, #0
    cbuf->tail = newtail;
   81f5a:	6053      	str	r3, [r2, #4]

	cpu_irq_enable();
   81f5c:	4b07      	ldr	r3, [pc, #28]	; (81f7c <get_from_circ_buf+0x44>)
   81f5e:	2201      	movs	r2, #1
   81f60:	701a      	strb	r2, [r3, #0]
   81f62:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   81f66:	b662      	cpsie	i
    return retval;
}
   81f68:	4770      	bx	lr
		cpu_irq_enable();
   81f6a:	4b04      	ldr	r3, [pc, #16]	; (81f7c <get_from_circ_buf+0x44>)
   81f6c:	2201      	movs	r2, #1
   81f6e:	701a      	strb	r2, [r3, #0]
   81f70:	f3bf 8f5f 	dmb	sy
   81f74:	b662      	cpsie	i
        return SERIAL_ERR;
   81f76:	20ff      	movs	r0, #255	; 0xff
   81f78:	4770      	bx	lr
   81f7a:	bf00      	nop
   81f7c:	200006ee 	.word	0x200006ee

00081f80 <circ_buf_has_char>:
    @retval false if buffer is empty.
*/
bool circ_buf_has_char(tcirc_buf *cbuf)
{
    // Return true if buffer empty
    unsigned int head = cbuf->head;
   81f80:	6803      	ldr	r3, [r0, #0]
    return (head != cbuf->tail);
   81f82:	6840      	ldr	r0, [r0, #4]
}
   81f84:	1ac0      	subs	r0, r0, r3
   81f86:	bf18      	it	ne
   81f88:	2001      	movne	r0, #1
   81f8a:	4770      	bx	lr

00081f8c <circ_buf_count>:
  __ASM volatile ("cpsid i");
   81f8c:	b672      	cpsid	i
   81f8e:	f3bf 8f5f 	dmb	sy
 */
unsigned int circ_buf_count(tcirc_buf *cbuf)
{
    int count;

	cpu_irq_disable();
   81f92:	4b07      	ldr	r3, [pc, #28]	; (81fb0 <circ_buf_count+0x24>)
   81f94:	2200      	movs	r2, #0
   81f96:	701a      	strb	r2, [r3, #0]
    count = cbuf->head;
   81f98:	6803      	ldr	r3, [r0, #0]
    count -= cbuf->tail;
   81f9a:	6840      	ldr	r0, [r0, #4]
    if (count < 0)
   81f9c:	1a18      	subs	r0, r3, r0
        count += CIRCBUFSIZE;
   81f9e:	bf48      	it	mi
   81fa0:	30c8      	addmi	r0, #200	; 0xc8
		
	cpu_irq_enable();
   81fa2:	4b03      	ldr	r3, [pc, #12]	; (81fb0 <circ_buf_count+0x24>)
   81fa4:	2201      	movs	r2, #1
   81fa6:	701a      	strb	r2, [r3, #0]
   81fa8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   81fac:	b662      	cpsie	i
    return (unsigned int)count;
}
   81fae:	4770      	bx	lr
   81fb0:	200006ee 	.word	0x200006ee

00081fb4 <ISPProtocol_ProgramMemory>:
 *  words or pages of data to the attached device.
 *
 *  \param[in] V2Command  Issued V2 Protocol command byte from the host
 */
void ISPProtocol_ProgramMemory(uint8_t V2Command, uint8_t * buffer)
{
   81fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81fb8:	b08d      	sub	sp, #52	; 0x34
   81fba:	9103      	str	r1, [sp, #12]
		uint8_t  ProgrammingCommands[3];
		uint8_t  PollValue1;
		uint8_t  PollValue2;
	} Write_Memory_Params; 

	if (udd_g_ctrlreq.payload_size != 9){
   81fbc:	4b92      	ldr	r3, [pc, #584]	; (82208 <ISPProtocol_ProgramMemory+0x254>)
   81fbe:	8999      	ldrh	r1, [r3, #12]
   81fc0:	2909      	cmp	r1, #9
   81fc2:	d005      	beq.n	81fd0 <ISPProtocol_ProgramMemory+0x1c>
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   81fc4:	4891      	ldr	r0, [pc, #580]	; (8220c <ISPProtocol_ProgramMemory+0x258>)
   81fc6:	4b92      	ldr	r3, [pc, #584]	; (82210 <ISPProtocol_ProgramMemory+0x25c>)
   81fc8:	4798      	blx	r3
	//printf("AVRPROG: Programming Done: %x\n", ProgrammingStatus);
	avrisp_status_payload[0] = V2Command;
	avrisp_status_payload[1] = ProgrammingStatus;
	avrisp_status_payload_size = 2;

}
   81fca:	b00d      	add	sp, #52	; 0x34
   81fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81fd0:	4683      	mov	fp, r0
	memcpy(&Write_Memory_Params, udd_g_ctrlreq.payload, sizeof(Write_Memory_Params));
   81fd2:	4b8d      	ldr	r3, [pc, #564]	; (82208 <ISPProtocol_ProgramMemory+0x254>)
   81fd4:	689a      	ldr	r2, [r3, #8]
   81fd6:	ab09      	add	r3, sp, #36	; 0x24
   81fd8:	6810      	ldr	r0, [r2, #0]
   81fda:	6851      	ldr	r1, [r2, #4]
   81fdc:	c303      	stmia	r3!, {r0, r1}
   81fde:	8912      	ldrh	r2, [r2, #8]
   81fe0:	801a      	strh	r2, [r3, #0]
	if (Write_Memory_Params.BytesToWrite > 256)
   81fe2:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
   81fe6:	9305      	str	r3, [sp, #20]
   81fe8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   81fec:	d813      	bhi.n	82016 <ISPProtocol_ProgramMemory+0x62>
	uint8_t  PollValue         = (V2Command == CMD_PROGRAM_FLASH_ISP) ? Write_Memory_Params.PollValue1 :
   81fee:	f1bb 0f13 	cmp.w	fp, #19
   81ff2:	bf0c      	ite	eq
   81ff4:	f89d 302b 	ldrbeq.w	r3, [sp, #43]	; 0x2b
   81ff8:	f89d 302c 	ldrbne.w	r3, [sp, #44]	; 0x2c
   81ffc:	9306      	str	r3, [sp, #24]
	uint16_t PageStartAddress  = (CurrentAddress & 0xFFFF);
   81ffe:	4b85      	ldr	r3, [pc, #532]	; (82214 <ISPProtocol_ProgramMemory+0x260>)
   82000:	681b      	ldr	r3, [r3, #0]
   82002:	9307      	str	r3, [sp, #28]
	for (uint16_t CurrentByte = 0; CurrentByte < Write_Memory_Params.BytesToWrite; CurrentByte++)
   82004:	9b05      	ldr	r3, [sp, #20]
   82006:	2b00      	cmp	r3, #0
   82008:	d043      	beq.n	82092 <ISPProtocol_ProgramMemory+0xde>
   8200a:	2400      	movs	r4, #0
	uint16_t PollAddress       = 0;
   8200c:	9404      	str	r4, [sp, #16]
			MustLoadExtendedAddress = false;
   8200e:	4627      	mov	r7, r4
   82010:	f8cd b008 	str.w	fp, [sp, #8]
   82014:	e0a6      	b.n	82164 <ISPProtocol_ProgramMemory+0x1b0>
		avrisp_status_payload[0] = V2Command;
   82016:	4b80      	ldr	r3, [pc, #512]	; (82218 <ISPProtocol_ProgramMemory+0x264>)
   82018:	f883 b000 	strb.w	fp, [r3]
		avrisp_status_payload[1] = STATUS_CMD_FAILED;
   8201c:	22c0      	movs	r2, #192	; 0xc0
   8201e:	705a      	strb	r2, [r3, #1]
		avrisp_status_payload_size = 2;
   82020:	4b7e      	ldr	r3, [pc, #504]	; (8221c <ISPProtocol_ProgramMemory+0x268>)
   82022:	2202      	movs	r2, #2
   82024:	801a      	strh	r2, [r3, #0]
		return;
   82026:	e7d0      	b.n	81fca <ISPProtocol_ProgramMemory+0x16>
			ISPTarget_LoadExtendedAddress();
   82028:	4b7d      	ldr	r3, [pc, #500]	; (82220 <ISPProtocol_ProgramMemory+0x26c>)
   8202a:	4798      	blx	r3
			MustLoadExtendedAddress = false;
   8202c:	4b7d      	ldr	r3, [pc, #500]	; (82224 <ISPProtocol_ProgramMemory+0x270>)
   8202e:	701f      	strb	r7, [r3, #0]
   82030:	e0a3      	b.n	8217a <ISPProtocol_ProgramMemory+0x1c6>
			  Write_Memory_Params.ProgrammingCommands[2] |=  READ_WRITE_HIGH_BYTE_MASK;
   82032:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
   82036:	f043 0308 	orr.w	r3, r3, #8
   8203a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
			PollAddress = (CurrentAddress & 0xFFFF);
   8203e:	4b75      	ldr	r3, [pc, #468]	; (82214 <ISPProtocol_ProgramMemory+0x260>)
   82040:	881b      	ldrh	r3, [r3, #0]
		if (!(ProgrammingMode & PROG_MODE_PAGED_WRITES_MASK))
   82042:	f018 0f01 	tst.w	r8, #1
   82046:	f000 80d4 	beq.w	821f2 <ISPProtocol_ProgramMemory+0x23e>
			PollAddress = (CurrentAddress & 0xFFFF);
   8204a:	9304      	str	r3, [sp, #16]
			CurrentAddress++;
   8204c:	4a71      	ldr	r2, [pc, #452]	; (82214 <ISPProtocol_ProgramMemory+0x260>)
   8204e:	6813      	ldr	r3, [r2, #0]
   82050:	3301      	adds	r3, #1
   82052:	6013      	str	r3, [r2, #0]
			if ((V2Command == CMD_PROGRAM_FLASH_ISP) && !(CurrentAddress & 0xFFFF))
   82054:	9a02      	ldr	r2, [sp, #8]
   82056:	2a13      	cmp	r2, #19
   82058:	d17f      	bne.n	8215a <ISPProtocol_ProgramMemory+0x1a6>
   8205a:	b29b      	uxth	r3, r3
   8205c:	2b00      	cmp	r3, #0
   8205e:	d17c      	bne.n	8215a <ISPProtocol_ProgramMemory+0x1a6>
			  MustLoadExtendedAddress = true;
   82060:	2301      	movs	r3, #1
   82062:	4a70      	ldr	r2, [pc, #448]	; (82224 <ISPProtocol_ProgramMemory+0x270>)
   82064:	7013      	strb	r3, [r2, #0]
   82066:	e078      	b.n	8215a <ISPProtocol_ProgramMemory+0x1a6>
   82068:	9304      	str	r3, [sp, #16]
   8206a:	e061      	b.n	82130 <ISPProtocol_ProgramMemory+0x17c>
			PollAddress = (CurrentAddress & 0xFFFF);
   8206c:	9304      	str	r3, [sp, #16]
   8206e:	e06d      	b.n	8214c <ISPProtocol_ProgramMemory+0x198>
   82070:	f8dd b008 	ldr.w	fp, [sp, #8]
   82074:	2300      	movs	r3, #0
	if (Write_Memory_Params.ProgrammingMode & PROG_MODE_COMMIT_PAGE_MASK)
   82076:	f89d 5026 	ldrb.w	r5, [sp, #38]	; 0x26
   8207a:	f99d 4026 	ldrsb.w	r4, [sp, #38]	; 0x26
   8207e:	2c00      	cmp	r4, #0
   82080:	db0e      	blt.n	820a0 <ISPProtocol_ProgramMemory+0xec>
	avrisp_status_payload[0] = V2Command;
   82082:	4a65      	ldr	r2, [pc, #404]	; (82218 <ISPProtocol_ProgramMemory+0x264>)
   82084:	f882 b000 	strb.w	fp, [r2]
	avrisp_status_payload[1] = ProgrammingStatus;
   82088:	7053      	strb	r3, [r2, #1]
	avrisp_status_payload_size = 2;
   8208a:	4b64      	ldr	r3, [pc, #400]	; (8221c <ISPProtocol_ProgramMemory+0x268>)
   8208c:	2202      	movs	r2, #2
   8208e:	801a      	strh	r2, [r3, #0]
   82090:	e79b      	b.n	81fca <ISPProtocol_ProgramMemory+0x16>
	uint16_t PollAddress       = 0;
   82092:	9b05      	ldr	r3, [sp, #20]
   82094:	9304      	str	r3, [sp, #16]
	uint8_t  ProgrammingStatus = STATUS_CMD_OK;
   82096:	2300      	movs	r3, #0
   82098:	e7ed      	b.n	82076 <ISPProtocol_ProgramMemory+0xc2>
   8209a:	f8dd b008 	ldr.w	fp, [sp, #8]
   8209e:	e7ea      	b.n	82076 <ISPProtocol_ProgramMemory+0xc2>
		static inline void ISPTarget_SendByte(const uint8_t data)
		{
#if AVRISP_USEUART
		  usart_putchar(AVRISP_USART, data);
#else
		  spi_write(SPI, data, 0, 0);
   820a0:	4f61      	ldr	r7, [pc, #388]	; (82228 <ISPProtocol_ProgramMemory+0x274>)
   820a2:	2300      	movs	r3, #0
   820a4:	461a      	mov	r2, r3
   820a6:	f89d 1029 	ldrb.w	r1, [sp, #41]	; 0x29
   820aa:	4638      	mov	r0, r7
   820ac:	4e5f      	ldr	r6, [pc, #380]	; (8222c <ISPProtocol_ProgramMemory+0x278>)
   820ae:	47b0      	blx	r6
   820b0:	2300      	movs	r3, #0
   820b2:	461a      	mov	r2, r3
   820b4:	9907      	ldr	r1, [sp, #28]
   820b6:	f3c1 2107 	ubfx	r1, r1, #8, #8
   820ba:	4638      	mov	r0, r7
   820bc:	47b0      	blx	r6
   820be:	2300      	movs	r3, #0
   820c0:	461a      	mov	r2, r3
   820c2:	f89d 101c 	ldrb.w	r1, [sp, #28]
   820c6:	4638      	mov	r0, r7
   820c8:	47b0      	blx	r6
   820ca:	2300      	movs	r3, #0
   820cc:	461a      	mov	r2, r3
   820ce:	4619      	mov	r1, r3
   820d0:	4638      	mov	r0, r7
   820d2:	47b0      	blx	r6
		if ((Write_Memory_Params.ProgrammingMode & PROG_MODE_PAGED_VALUE_MASK) && !(PollAddress))
   820d4:	f015 0f20 	tst.w	r5, #32
   820d8:	d007      	beq.n	820ea <ISPProtocol_ProgramMemory+0x136>
   820da:	9b04      	ldr	r3, [sp, #16]
   820dc:	b92b      	cbnz	r3, 820ea <ISPProtocol_ProgramMemory+0x136>
			Write_Memory_Params.ProgrammingMode = (Write_Memory_Params.ProgrammingMode & ~PROG_MODE_PAGED_VALUE_MASK) |
   820de:	f024 0330 	bic.w	r3, r4, #48	; 0x30
   820e2:	f043 0310 	orr.w	r3, r3, #16
   820e6:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
		ProgrammingStatus = ISPTarget_WaitForProgComplete(Write_Memory_Params.ProgrammingMode, PollAddress, PollValue,
   820ea:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
   820ee:	9300      	str	r3, [sp, #0]
   820f0:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
   820f4:	9a06      	ldr	r2, [sp, #24]
   820f6:	9904      	ldr	r1, [sp, #16]
   820f8:	f89d 0026 	ldrb.w	r0, [sp, #38]	; 0x26
   820fc:	4c4c      	ldr	r4, [pc, #304]	; (82230 <ISPProtocol_ProgramMemory+0x27c>)
   820fe:	47a0      	blx	r4
   82100:	4603      	mov	r3, r0
		if ((V2Command == CMD_PROGRAM_FLASH_ISP) && !(CurrentAddress & 0xFFFF))
   82102:	f1bb 0f13 	cmp.w	fp, #19
   82106:	d1bc      	bne.n	82082 <ISPProtocol_ProgramMemory+0xce>
   82108:	4a42      	ldr	r2, [pc, #264]	; (82214 <ISPProtocol_ProgramMemory+0x260>)
   8210a:	8812      	ldrh	r2, [r2, #0]
   8210c:	2a00      	cmp	r2, #0
   8210e:	d1b8      	bne.n	82082 <ISPProtocol_ProgramMemory+0xce>
		  MustLoadExtendedAddress = true;
   82110:	4a44      	ldr	r2, [pc, #272]	; (82224 <ISPProtocol_ProgramMemory+0x270>)
   82112:	2101      	movs	r1, #1
   82114:	7011      	strb	r1, [r2, #0]
   82116:	e7b4      	b.n	82082 <ISPProtocol_ProgramMemory+0xce>
			CurrentAddress++;
   82118:	4a3e      	ldr	r2, [pc, #248]	; (82214 <ISPProtocol_ProgramMemory+0x260>)
   8211a:	6813      	ldr	r3, [r2, #0]
   8211c:	3301      	adds	r3, #1
   8211e:	6013      	str	r3, [r2, #0]
			if ((V2Command == CMD_PROGRAM_FLASH_ISP) && !(CurrentAddress & 0xFFFF))
   82120:	e01b      	b.n	8215a <ISPProtocol_ProgramMemory+0x1a6>
		if (!(ProgrammingMode & PROG_MODE_PAGED_WRITES_MASK))
   82122:	f018 0f01 	tst.w	r8, #1
   82126:	d067      	beq.n	821f8 <ISPProtocol_ProgramMemory+0x244>
   82128:	e010      	b.n	8214c <ISPProtocol_ProgramMemory+0x198>
   8212a:	f018 0f01 	tst.w	r8, #1
   8212e:	d10d      	bne.n	8214c <ISPProtocol_ProgramMemory+0x198>
			ProgrammingStatus = ISPTarget_WaitForProgComplete(ProgrammingMode, PollAddress, PollValue,
   82130:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
   82134:	9300      	str	r3, [sp, #0]
   82136:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
   8213a:	9a06      	ldr	r2, [sp, #24]
   8213c:	9904      	ldr	r1, [sp, #16]
   8213e:	4640      	mov	r0, r8
   82140:	4d3b      	ldr	r5, [pc, #236]	; (82230 <ISPProtocol_ProgramMemory+0x27c>)
   82142:	47a8      	blx	r5
			if (ProgrammingStatus != STATUS_CMD_OK)
   82144:	4603      	mov	r3, r0
   82146:	2800      	cmp	r0, #0
   82148:	d1a7      	bne.n	8209a <ISPProtocol_ProgramMemory+0xe6>
			PollAddress = 0;
   8214a:	9704      	str	r7, [sp, #16]
		if ((CurrentByte & 0x01) || (V2Command == CMD_PROGRAM_EEPROM_ISP))
   8214c:	f014 0f01 	tst.w	r4, #1
   82150:	f47f af7c 	bne.w	8204c <ISPProtocol_ProgramMemory+0x98>
   82154:	9b02      	ldr	r3, [sp, #8]
   82156:	2b15      	cmp	r3, #21
   82158:	d0de      	beq.n	82118 <ISPProtocol_ProgramMemory+0x164>
	for (uint16_t CurrentByte = 0; CurrentByte < Write_Memory_Params.BytesToWrite; CurrentByte++)
   8215a:	3401      	adds	r4, #1
   8215c:	b2a4      	uxth	r4, r4
   8215e:	9b05      	ldr	r3, [sp, #20]
   82160:	42a3      	cmp	r3, r4
   82162:	d085      	beq.n	82070 <ISPProtocol_ProgramMemory+0xbc>
		uint8_t ByteToWrite     = *(NextWriteByte++);
   82164:	9b03      	ldr	r3, [sp, #12]
   82166:	f813 bb01 	ldrb.w	fp, [r3], #1
   8216a:	9303      	str	r3, [sp, #12]
		uint8_t ProgrammingMode = Write_Memory_Params.ProgrammingMode;
   8216c:	f89d 8026 	ldrb.w	r8, [sp, #38]	; 0x26
		if (MustLoadExtendedAddress)
   82170:	4b2c      	ldr	r3, [pc, #176]	; (82224 <ISPProtocol_ProgramMemory+0x270>)
   82172:	781b      	ldrb	r3, [r3, #0]
   82174:	2b00      	cmp	r3, #0
   82176:	f47f af57 	bne.w	82028 <ISPProtocol_ProgramMemory+0x74>
		ISPTarget_SendByte(Write_Memory_Params.ProgrammingCommands[0]);
   8217a:	f89d 9028 	ldrb.w	r9, [sp, #40]	; 0x28
   8217e:	4e2a      	ldr	r6, [pc, #168]	; (82228 <ISPProtocol_ProgramMemory+0x274>)
   82180:	463b      	mov	r3, r7
   82182:	463a      	mov	r2, r7
   82184:	4649      	mov	r1, r9
   82186:	4630      	mov	r0, r6
   82188:	4d28      	ldr	r5, [pc, #160]	; (8222c <ISPProtocol_ProgramMemory+0x278>)
   8218a:	47a8      	blx	r5
		ISPTarget_SendByte(CurrentAddress >> 8);
   8218c:	f8df a084 	ldr.w	sl, [pc, #132]	; 82214 <ISPProtocol_ProgramMemory+0x260>
   82190:	463b      	mov	r3, r7
   82192:	463a      	mov	r2, r7
   82194:	f89a 1001 	ldrb.w	r1, [sl, #1]
   82198:	4630      	mov	r0, r6
   8219a:	47a8      	blx	r5
   8219c:	463b      	mov	r3, r7
   8219e:	463a      	mov	r2, r7
   821a0:	f89a 1000 	ldrb.w	r1, [sl]
   821a4:	4630      	mov	r0, r6
   821a6:	47a8      	blx	r5
   821a8:	463b      	mov	r3, r7
   821aa:	463a      	mov	r2, r7
   821ac:	4659      	mov	r1, fp
   821ae:	4630      	mov	r0, r6
   821b0:	47a8      	blx	r5
		if (V2Command == CMD_PROGRAM_FLASH_ISP)
   821b2:	9b02      	ldr	r3, [sp, #8]
   821b4:	2b13      	cmp	r3, #19
		  Write_Memory_Params.ProgrammingCommands[0] ^= READ_WRITE_HIGH_BYTE_MASK;
   821b6:	bf04      	itt	eq
   821b8:	f089 0908 	eoreq.w	r9, r9, #8
   821bc:	f88d 9028 	strbeq.w	r9, [sp, #40]	; 0x28
		if (!(PollAddress) && (ByteToWrite != PollValue))
   821c0:	9b04      	ldr	r3, [sp, #16]
   821c2:	2b00      	cmp	r3, #0
   821c4:	d1b1      	bne.n	8212a <ISPProtocol_ProgramMemory+0x176>
   821c6:	9b06      	ldr	r3, [sp, #24]
   821c8:	455b      	cmp	r3, fp
   821ca:	d0aa      	beq.n	82122 <ISPProtocol_ProgramMemory+0x16e>
			if ((CurrentByte & 0x01) && (V2Command == CMD_PROGRAM_FLASH_ISP))
   821cc:	f014 0f01 	tst.w	r4, #1
   821d0:	d003      	beq.n	821da <ISPProtocol_ProgramMemory+0x226>
   821d2:	9b02      	ldr	r3, [sp, #8]
   821d4:	2b13      	cmp	r3, #19
   821d6:	f43f af2c 	beq.w	82032 <ISPProtocol_ProgramMemory+0x7e>
			  Write_Memory_Params.ProgrammingCommands[2] &= ~READ_WRITE_HIGH_BYTE_MASK;
   821da:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
   821de:	f023 0308 	bic.w	r3, r3, #8
   821e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
			PollAddress = (CurrentAddress & 0xFFFF);
   821e6:	4b0b      	ldr	r3, [pc, #44]	; (82214 <ISPProtocol_ProgramMemory+0x260>)
   821e8:	881b      	ldrh	r3, [r3, #0]
		if (!(ProgrammingMode & PROG_MODE_PAGED_WRITES_MASK))
   821ea:	f018 0f01 	tst.w	r8, #1
   821ee:	f47f af3d 	bne.w	8206c <ISPProtocol_ProgramMemory+0xb8>
			if (!(PollAddress) && !(ProgrammingMode & PROG_MODE_WORD_READYBUSY_MASK))
   821f2:	2b00      	cmp	r3, #0
   821f4:	f47f af38 	bne.w	82068 <ISPProtocol_ProgramMemory+0xb4>
   821f8:	f018 0f08 	tst.w	r8, #8
   821fc:	d198      	bne.n	82130 <ISPProtocol_ProgramMemory+0x17c>
			  ProgrammingMode = (ProgrammingMode & ~PROG_MODE_WORD_VALUE_MASK) | PROG_MODE_WORD_TIMEDELAY_MASK;
   821fe:	f028 0806 	bic.w	r8, r8, #6
   82202:	f048 0802 	orr.w	r8, r8, #2
   82206:	e793      	b.n	82130 <ISPProtocol_ProgramMemory+0x17c>
   82208:	20002df4 	.word	0x20002df4
   8220c:	0008e4cc 	.word	0x0008e4cc
   82210:	000878c1 	.word	0x000878c1
   82214:	20002660 	.word	0x20002660
   82218:	20002640 	.word	0x20002640
   8221c:	2000263e 	.word	0x2000263e
   82220:	00082895 	.word	0x00082895
   82224:	2000263c 	.word	0x2000263c
   82228:	40008000 	.word	0x40008000
   8222c:	00085653 	.word	0x00085653
   82230:	000828d5 	.word	0x000828d5

00082234 <ISPProtocol_ReadMemory>:
 *  words or pages of data from the attached device.
 *
 *  \param[in] V2Command  Issued V2 Protocol command byte from the host
 */
void ISPProtocol_ReadMemory(uint8_t V2Command, uint8_t * buffer)
{
   82234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82238:	b085      	sub	sp, #20
   8223a:	9000      	str	r0, [sp, #0]
	{
		uint16_t BytesToRead;
		uint8_t  ReadMemoryCommand;
	} Read_Memory_Params;
	
	if (udd_g_ctrlreq.payload_size != 3){
   8223c:	4b45      	ldr	r3, [pc, #276]	; (82354 <ISPProtocol_ReadMemory+0x120>)
   8223e:	899b      	ldrh	r3, [r3, #12]
   82240:	2b03      	cmp	r3, #3
   82242:	d118      	bne.n	82276 <ISPProtocol_ReadMemory+0x42>
		printf("AVRPROG: Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
		return;
	}

	memcpy(&Read_Memory_Params, udd_g_ctrlreq.payload, sizeof(Read_Memory_Params));
   82244:	4b43      	ldr	r3, [pc, #268]	; (82354 <ISPProtocol_ReadMemory+0x120>)
   82246:	689b      	ldr	r3, [r3, #8]
   82248:	681b      	ldr	r3, [r3, #0]
   8224a:	9303      	str	r3, [sp, #12]

	//Default to failed status
	avrisp_status_payload[0] = V2Command;
   8224c:	4a42      	ldr	r2, [pc, #264]	; (82358 <ISPProtocol_ReadMemory+0x124>)
   8224e:	9800      	ldr	r0, [sp, #0]
   82250:	7010      	strb	r0, [r2, #0]
	avrisp_status_payload[1] = STATUS_CMD_FAILED;
   82252:	20c0      	movs	r0, #192	; 0xc0
   82254:	7050      	strb	r0, [r2, #1]
	avrisp_status_payload_size = 2;
   82256:	4a41      	ldr	r2, [pc, #260]	; (8235c <ISPProtocol_ReadMemory+0x128>)
   82258:	2002      	movs	r0, #2
   8225a:	8010      	strh	r0, [r2, #0]
		
	//printf("AVRPROG: Attempting to read %d bytes\n", Read_Memory_Params.BytesToRead);

	//Woops... too long
	if (Read_Memory_Params.BytesToRead > 256)
   8225c:	b29b      	uxth	r3, r3
   8225e:	9301      	str	r3, [sp, #4]
   82260:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   82264:	d872      	bhi.n	8234c <ISPProtocol_ReadMemory+0x118>
	{
		return;
	}

	/* Read each byte from the device and write them to the packet for the host */
	for (uint16_t CurrentByte = 0; CurrentByte < Read_Memory_Params.BytesToRead; CurrentByte++)
   82266:	2b00      	cmp	r3, #0
   82268:	d06a      	beq.n	82340 <ISPProtocol_ReadMemory+0x10c>
   8226a:	f101 38ff 	add.w	r8, r1, #4294967295
   8226e:	2700      	movs	r7, #0
	{
		/* Check to see if we need to send a LOAD EXTENDED ADDRESS command to the target */
		if (MustLoadExtendedAddress)
		{
			ISPTarget_LoadExtendedAddress();
			MustLoadExtendedAddress = false;
   82270:	463e      	mov	r6, r7
   82272:	4c3b      	ldr	r4, [pc, #236]	; (82360 <ISPProtocol_ReadMemory+0x12c>)
   82274:	e026      	b.n	822c4 <ISPProtocol_ReadMemory+0x90>
		printf("AVRPROG: Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   82276:	4619      	mov	r1, r3
   82278:	483a      	ldr	r0, [pc, #232]	; (82364 <ISPProtocol_ReadMemory+0x130>)
   8227a:	4b3b      	ldr	r3, [pc, #236]	; (82368 <ISPProtocol_ReadMemory+0x134>)
   8227c:	4798      	blx	r3
		return;
   8227e:	e065      	b.n	8234c <ISPProtocol_ReadMemory+0x118>
			ISPTarget_LoadExtendedAddress();
   82280:	4b3a      	ldr	r3, [pc, #232]	; (8236c <ISPProtocol_ReadMemory+0x138>)
   82282:	4798      	blx	r3
			MustLoadExtendedAddress = false;
   82284:	4b3a      	ldr	r3, [pc, #232]	; (82370 <ISPProtocol_ReadMemory+0x13c>)
   82286:	701e      	strb	r6, [r3, #0]
   82288:	e022      	b.n	822d0 <ISPProtocol_ReadMemory+0x9c>
		buffer[CurrentByte] = ISPTarget_TransferByte(0x00);

		/* AVR FLASH addressing requires us to modify the read command based on if we are reading a high
		 * or low byte at the current word address */
		if (V2Command == CMD_READ_FLASH_ISP)
		  Read_Memory_Params.ReadMemoryCommand ^= READ_WRITE_HIGH_BYTE_MASK;
   8228a:	f089 0908 	eor.w	r9, r9, #8
   8228e:	f88d 900e 	strb.w	r9, [sp, #14]

		/* EEPROM just increments the address each byte, flash needs to increment on each word and
		 * also check to ensure that a LOAD EXTENDED ADDRESS command is issued each time the extended
		 * address boundary has been crossed */
		if ((CurrentByte & 0x01) || (V2Command == CMD_READ_EEPROM_ISP))
   82292:	f01b 0f01 	tst.w	fp, #1
   82296:	d010      	beq.n	822ba <ISPProtocol_ReadMemory+0x86>
		{
			CurrentAddress++;
   82298:	4a36      	ldr	r2, [pc, #216]	; (82374 <ISPProtocol_ReadMemory+0x140>)
   8229a:	6813      	ldr	r3, [r2, #0]
   8229c:	3301      	adds	r3, #1
   8229e:	6013      	str	r3, [r2, #0]

			if ((V2Command != CMD_READ_EEPROM_ISP) && !(CurrentAddress & 0xFFFF))
   822a0:	e006      	b.n	822b0 <ISPProtocol_ReadMemory+0x7c>
			CurrentAddress++;
   822a2:	4a34      	ldr	r2, [pc, #208]	; (82374 <ISPProtocol_ReadMemory+0x140>)
   822a4:	6813      	ldr	r3, [r2, #0]
   822a6:	3301      	adds	r3, #1
   822a8:	6013      	str	r3, [r2, #0]
			if ((V2Command != CMD_READ_EEPROM_ISP) && !(CurrentAddress & 0xFFFF))
   822aa:	9a00      	ldr	r2, [sp, #0]
   822ac:	2a16      	cmp	r2, #22
   822ae:	d004      	beq.n	822ba <ISPProtocol_ReadMemory+0x86>
   822b0:	b29b      	uxth	r3, r3
   822b2:	b913      	cbnz	r3, 822ba <ISPProtocol_ReadMemory+0x86>
			  MustLoadExtendedAddress = true;
   822b4:	2301      	movs	r3, #1
   822b6:	4a2e      	ldr	r2, [pc, #184]	; (82370 <ISPProtocol_ReadMemory+0x13c>)
   822b8:	7013      	strb	r3, [r2, #0]
	for (uint16_t CurrentByte = 0; CurrentByte < Read_Memory_Params.BytesToRead; CurrentByte++)
   822ba:	3701      	adds	r7, #1
   822bc:	b2bb      	uxth	r3, r7
   822be:	9a01      	ldr	r2, [sp, #4]
   822c0:	429a      	cmp	r2, r3
   822c2:	d93d      	bls.n	82340 <ISPProtocol_ReadMemory+0x10c>
   822c4:	fa1f fb87 	uxth.w	fp, r7
		if (MustLoadExtendedAddress)
   822c8:	4b29      	ldr	r3, [pc, #164]	; (82370 <ISPProtocol_ReadMemory+0x13c>)
   822ca:	781b      	ldrb	r3, [r3, #0]
   822cc:	2b00      	cmp	r3, #0
   822ce:	d1d7      	bne.n	82280 <ISPProtocol_ReadMemory+0x4c>
		ISPTarget_SendByte(Read_Memory_Params.ReadMemoryCommand);
   822d0:	f89d 900e 	ldrb.w	r9, [sp, #14]
   822d4:	4633      	mov	r3, r6
   822d6:	4632      	mov	r2, r6
   822d8:	4649      	mov	r1, r9
   822da:	4620      	mov	r0, r4
   822dc:	4d26      	ldr	r5, [pc, #152]	; (82378 <ISPProtocol_ReadMemory+0x144>)
   822de:	47a8      	blx	r5
		ISPTarget_SendByte(CurrentAddress >> 8);
   822e0:	f8df a090 	ldr.w	sl, [pc, #144]	; 82374 <ISPProtocol_ReadMemory+0x140>
   822e4:	4633      	mov	r3, r6
   822e6:	4632      	mov	r2, r6
   822e8:	f89a 1001 	ldrb.w	r1, [sl, #1]
   822ec:	4620      	mov	r0, r4
   822ee:	47a8      	blx	r5
   822f0:	4633      	mov	r3, r6
   822f2:	4632      	mov	r2, r6
   822f4:	f89a 1000 	ldrb.w	r1, [sl]
   822f8:	4620      	mov	r0, r4
   822fa:	47a8      	blx	r5
   822fc:	4633      	mov	r3, r6
   822fe:	4632      	mov	r2, r6
   82300:	4631      	mov	r1, r6
   82302:	4620      	mov	r0, r4
   82304:	47a8      	blx	r5
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_empty(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   82306:	6923      	ldr	r3, [r4, #16]
   82308:	f413 7f00 	tst.w	r3, #512	; 0x200
   8230c:	d0fb      	beq.n	82306 <ISPProtocol_ReadMemory+0xd2>
			uint32_t ReceivedByte;
			usart_getchar(AVRISP_USART, &ReceivedByte);
#else
			uint16_t ReceivedByte;
			uint8_t _;
			spi_read(SPI, &ReceivedByte, &_);
   8230e:	f10d 0209 	add.w	r2, sp, #9
   82312:	f10d 010a 	add.w	r1, sp, #10
   82316:	4620      	mov	r0, r4
   82318:	4b18      	ldr	r3, [pc, #96]	; (8237c <ISPProtocol_ReadMemory+0x148>)
   8231a:	4798      	blx	r3
#endif		
			#if defined(INVERTED_ISP_MISO)
			return ~ReceivedByte;
			#else
			return  ReceivedByte;
   8231c:	f89d 300a 	ldrb.w	r3, [sp, #10]
		buffer[CurrentByte] = ISPTarget_TransferByte(0x00);
   82320:	f808 3f01 	strb.w	r3, [r8, #1]!
		if (V2Command == CMD_READ_FLASH_ISP)
   82324:	9b00      	ldr	r3, [sp, #0]
   82326:	2b14      	cmp	r3, #20
   82328:	d0af      	beq.n	8228a <ISPProtocol_ReadMemory+0x56>
		if ((CurrentByte & 0x01) || (V2Command == CMD_READ_EEPROM_ISP))
   8232a:	f01b 0f01 	tst.w	fp, #1
   8232e:	d1b8      	bne.n	822a2 <ISPProtocol_ReadMemory+0x6e>
   82330:	9b00      	ldr	r3, [sp, #0]
   82332:	2b16      	cmp	r3, #22
   82334:	d1c1      	bne.n	822ba <ISPProtocol_ReadMemory+0x86>
			CurrentAddress++;
   82336:	4a0f      	ldr	r2, [pc, #60]	; (82374 <ISPProtocol_ReadMemory+0x140>)
   82338:	6813      	ldr	r3, [r2, #0]
   8233a:	3301      	adds	r3, #1
   8233c:	6013      	str	r3, [r2, #0]
			if ((V2Command != CMD_READ_EEPROM_ISP) && !(CurrentAddress & 0xFFFF))
   8233e:	e7bc      	b.n	822ba <ISPProtocol_ReadMemory+0x86>
		}
	}

	//printf("AVRPROG: Read %d bytes\n", Read_Memory_Params.BytesToRead);
	avrisp_status_payload[1] = STATUS_CMD_OK;
   82340:	4b05      	ldr	r3, [pc, #20]	; (82358 <ISPProtocol_ReadMemory+0x124>)
   82342:	2200      	movs	r2, #0
   82344:	705a      	strb	r2, [r3, #1]
	avrisp_status_payload_size = 2;
   82346:	4b05      	ldr	r3, [pc, #20]	; (8235c <ISPProtocol_ReadMemory+0x128>)
   82348:	2202      	movs	r2, #2
   8234a:	801a      	strh	r2, [r3, #0]
}
   8234c:	b005      	add	sp, #20
   8234e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82352:	bf00      	nop
   82354:	20002df4 	.word	0x20002df4
   82358:	20002640 	.word	0x20002640
   8235c:	2000263e 	.word	0x2000263e
   82360:	40008000 	.word	0x40008000
   82364:	0008e474 	.word	0x0008e474
   82368:	000878c1 	.word	0x000878c1
   8236c:	00082895 	.word	0x00082895
   82370:	2000263c 	.word	0x2000263c
   82374:	20002660 	.word	0x20002660
   82378:	00085653 	.word	0x00085653
   8237c:	00085625 	.word	0x00085625

00082380 <ISPProtocol_ReadFuseLockSigOSCCAL>:
 *  reading the requested configuration byte from the device.
 *
 *  \param[in] V2Command  Issued V2 Protocol command byte from the host
 */
void ISPProtocol_ReadFuseLockSigOSCCAL(uint8_t V2Command)
{
   82380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82384:	b085      	sub	sp, #20
	{
		uint8_t RetByte;
		uint8_t ReadCommandBytes[4];
	} Read_FuseLockSigOSCCAL_Params;

	if (udd_g_ctrlreq.payload_size != 5){
   82386:	4b21      	ldr	r3, [pc, #132]	; (8240c <ISPProtocol_ReadFuseLockSigOSCCAL+0x8c>)
   82388:	8999      	ldrh	r1, [r3, #12]
   8238a:	2905      	cmp	r1, #5
   8238c:	d139      	bne.n	82402 <ISPProtocol_ReadFuseLockSigOSCCAL+0x82>
   8238e:	4607      	mov	r7, r0
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
		return;
	}

	memcpy(&Read_FuseLockSigOSCCAL_Params, udd_g_ctrlreq.payload, sizeof(Read_FuseLockSigOSCCAL_Params));
   82390:	4b1e      	ldr	r3, [pc, #120]	; (8240c <ISPProtocol_ReadFuseLockSigOSCCAL+0x8c>)
   82392:	689b      	ldr	r3, [r3, #8]
   82394:	6818      	ldr	r0, [r3, #0]
   82396:	9002      	str	r0, [sp, #8]
   82398:	791a      	ldrb	r2, [r3, #4]
   8239a:	f88d 200c 	strb.w	r2, [sp, #12]
   8239e:	f893 b000 	ldrb.w	fp, [r3]

	uint8_t ResponseBytes[4];

	/* Send the Fuse or Lock byte read commands as given by the host to the device, store response */
	for (uint8_t RByte = 0; RByte < sizeof(ResponseBytes); RByte++)
   823a2:	f10d 0609 	add.w	r6, sp, #9
   823a6:	ad01      	add	r5, sp, #4
   823a8:	f10d 0a08 	add.w	sl, sp, #8
		  spi_write(SPI, data, 0, 0);
   823ac:	4c18      	ldr	r4, [pc, #96]	; (82410 <ISPProtocol_ReadFuseLockSigOSCCAL+0x90>)
   823ae:	f8df 9074 	ldr.w	r9, [pc, #116]	; 82424 <ISPProtocol_ReadFuseLockSigOSCCAL+0xa4>
			spi_read(SPI, &ReceivedByte, &_);
   823b2:	f8df 8074 	ldr.w	r8, [pc, #116]	; 82428 <ISPProtocol_ReadFuseLockSigOSCCAL+0xa8>
		  spi_write(SPI, data, 0, 0);
   823b6:	2300      	movs	r3, #0
   823b8:	461a      	mov	r2, r3
   823ba:	f816 1b01 	ldrb.w	r1, [r6], #1
   823be:	4620      	mov	r0, r4
   823c0:	47c8      	blx	r9
   823c2:	6923      	ldr	r3, [r4, #16]
   823c4:	f413 7f00 	tst.w	r3, #512	; 0x200
   823c8:	d0fb      	beq.n	823c2 <ISPProtocol_ReadFuseLockSigOSCCAL+0x42>
			spi_read(SPI, &ReceivedByte, &_);
   823ca:	f10d 0201 	add.w	r2, sp, #1
   823ce:	f10d 0102 	add.w	r1, sp, #2
   823d2:	4620      	mov	r0, r4
   823d4:	47c0      	blx	r8
			return  ReceivedByte;
   823d6:	f89d 3002 	ldrb.w	r3, [sp, #2]
	  ResponseBytes[RByte] = ISPTarget_TransferByte(Read_FuseLockSigOSCCAL_Params.ReadCommandBytes[RByte]);
   823da:	f805 3b01 	strb.w	r3, [r5], #1
	for (uint8_t RByte = 0; RByte < sizeof(ResponseBytes); RByte++)
   823de:	4555      	cmp	r5, sl
   823e0:	d1e9      	bne.n	823b6 <ISPProtocol_ReadFuseLockSigOSCCAL+0x36>

	avrisp_status_payload[0] = V2Command;
   823e2:	4b0c      	ldr	r3, [pc, #48]	; (82414 <ISPProtocol_ReadFuseLockSigOSCCAL+0x94>)
   823e4:	701f      	strb	r7, [r3, #0]
	avrisp_status_payload[1] = STATUS_CMD_OK;
   823e6:	2200      	movs	r2, #0
   823e8:	705a      	strb	r2, [r3, #1]
	avrisp_status_payload[2] = ResponseBytes[Read_FuseLockSigOSCCAL_Params.RetByte - 1];
   823ea:	a904      	add	r1, sp, #16
   823ec:	448b      	add	fp, r1
   823ee:	f81b 1c0d 	ldrb.w	r1, [fp, #-13]
   823f2:	7099      	strb	r1, [r3, #2]
	avrisp_status_payload[3] = STATUS_CMD_OK;
   823f4:	70da      	strb	r2, [r3, #3]
		
	avrisp_status_payload_size = 4;	
   823f6:	4b08      	ldr	r3, [pc, #32]	; (82418 <ISPProtocol_ReadFuseLockSigOSCCAL+0x98>)
   823f8:	2204      	movs	r2, #4
   823fa:	801a      	strh	r2, [r3, #0]
}
   823fc:	b005      	add	sp, #20
   823fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   82402:	4806      	ldr	r0, [pc, #24]	; (8241c <ISPProtocol_ReadFuseLockSigOSCCAL+0x9c>)
   82404:	4b06      	ldr	r3, [pc, #24]	; (82420 <ISPProtocol_ReadFuseLockSigOSCCAL+0xa0>)
   82406:	4798      	blx	r3
		return;
   82408:	e7f8      	b.n	823fc <ISPProtocol_ReadFuseLockSigOSCCAL+0x7c>
   8240a:	bf00      	nop
   8240c:	20002df4 	.word	0x20002df4
   82410:	40008000 	.word	0x40008000
   82414:	20002640 	.word	0x20002640
   82418:	2000263e 	.word	0x2000263e
   8241c:	0008e4cc 	.word	0x0008e4cc
   82420:	000878c1 	.word	0x000878c1
   82424:	00085653 	.word	0x00085653
   82428:	00085625 	.word	0x00085625

0008242c <ISPProtocol_WriteFuseLock>:
 *  byte to the device.
 *
 *  \param[in] V2Command  Issued V2 Protocol command byte from the host
 */
void ISPProtocol_WriteFuseLock(uint8_t V2Command)
{
   8242c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82430:	b083      	sub	sp, #12
	struct
	{
		uint8_t WriteCommandBytes[4];
	} Write_FuseLockSig_Params;
	
	if (udd_g_ctrlreq.payload_size != sizeof(Write_FuseLockSig_Params)){
   82432:	4b13      	ldr	r3, [pc, #76]	; (82480 <ISPProtocol_WriteFuseLock+0x54>)
   82434:	8999      	ldrh	r1, [r3, #12]
   82436:	2904      	cmp	r1, #4
   82438:	d11d      	bne.n	82476 <ISPProtocol_WriteFuseLock+0x4a>
   8243a:	4605      	mov	r5, r0
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
		return;
	}

	memcpy(&Write_FuseLockSig_Params, udd_g_ctrlreq.payload, sizeof(Write_FuseLockSig_Params));
   8243c:	4b10      	ldr	r3, [pc, #64]	; (82480 <ISPProtocol_WriteFuseLock+0x54>)
   8243e:	689b      	ldr	r3, [r3, #8]
   82440:	681b      	ldr	r3, [r3, #0]
   82442:	9301      	str	r3, [sp, #4]

	/* Send the Fuse or Lock byte program commands as given by the host to the device */
	for (uint8_t SByte = 0; SByte < sizeof(Write_FuseLockSig_Params.WriteCommandBytes); SByte++) {
   82444:	ac01      	add	r4, sp, #4
   82446:	f10d 0908 	add.w	r9, sp, #8
		  spi_write(SPI, data, 0, 0);
   8244a:	f8df 804c 	ldr.w	r8, [pc, #76]	; 82498 <ISPProtocol_WriteFuseLock+0x6c>
   8244e:	2700      	movs	r7, #0
   82450:	4e0c      	ldr	r6, [pc, #48]	; (82484 <ISPProtocol_WriteFuseLock+0x58>)
   82452:	463b      	mov	r3, r7
   82454:	463a      	mov	r2, r7
   82456:	f814 1b01 	ldrb.w	r1, [r4], #1
   8245a:	4640      	mov	r0, r8
   8245c:	47b0      	blx	r6
   8245e:	454c      	cmp	r4, r9
   82460:	d1f7      	bne.n	82452 <ISPProtocol_WriteFuseLock+0x26>
	  ISPTarget_SendByte(Write_FuseLockSig_Params.WriteCommandBytes[SByte]);
	}

	avrisp_status_payload[0] = V2Command;
   82462:	4b09      	ldr	r3, [pc, #36]	; (82488 <ISPProtocol_WriteFuseLock+0x5c>)
   82464:	701d      	strb	r5, [r3, #0]
	avrisp_status_payload[1] = STATUS_CMD_OK;
   82466:	2200      	movs	r2, #0
   82468:	705a      	strb	r2, [r3, #1]
	//Supposed to be an extra status byte, but always OK so we don't bother
//	avrisp_status_payload[2] = STATUS_CMD_OK;
	
	avrisp_status_payload_size = 2;	
   8246a:	4b08      	ldr	r3, [pc, #32]	; (8248c <ISPProtocol_WriteFuseLock+0x60>)
   8246c:	2202      	movs	r2, #2
   8246e:	801a      	strh	r2, [r3, #0]
}
   82470:	b003      	add	sp, #12
   82472:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   82476:	4806      	ldr	r0, [pc, #24]	; (82490 <ISPProtocol_WriteFuseLock+0x64>)
   82478:	4b06      	ldr	r3, [pc, #24]	; (82494 <ISPProtocol_WriteFuseLock+0x68>)
   8247a:	4798      	blx	r3
		return;
   8247c:	e7f8      	b.n	82470 <ISPProtocol_WriteFuseLock+0x44>
   8247e:	bf00      	nop
   82480:	20002df4 	.word	0x20002df4
   82484:	00085653 	.word	0x00085653
   82488:	20002640 	.word	0x20002640
   8248c:	2000263e 	.word	0x2000263e
   82490:	0008e4cc 	.word	0x0008e4cc
   82494:	000878c1 	.word	0x000878c1
   82498:	40008000 	.word	0x40008000

0008249c <ISPProtocol_SPIMulti>:
/** Handler for the CMD_SPI_MULTI command, writing and reading arbitrary SPI data to and from the attached device. */
void ISPProtocol_SPIMulti(void)
{
	//Not implemented for this device, alternative methods of accessing SPI interface present
	;
}
   8249c:	4770      	bx	lr
	...

000824a0 <ISPProtocol_DelayMS>:
 *
 *  \param[in] DelayMS  Number of milliseconds to delay for
 */
void ISPProtocol_DelayMS(uint8_t DelayMS)
{
	if (DelayMS){delay_ms(DelayMS);};
   824a0:	b900      	cbnz	r0, 824a4 <ISPProtocol_DelayMS+0x4>
   824a2:	4770      	bx	lr
{
   824a4:	b538      	push	{r3, r4, r5, lr}
   824a6:	4601      	mov	r1, r0
	if (DelayMS){delay_ms(DelayMS);};
   824a8:	f243 62b0 	movw	r2, #14000	; 0x36b0
   824ac:	2300      	movs	r3, #0
   824ae:	4806      	ldr	r0, [pc, #24]	; (824c8 <ISPProtocol_DelayMS+0x28>)
   824b0:	f243 64af 	movw	r4, #13999	; 0x36af
   824b4:	2500      	movs	r5, #0
   824b6:	fbe0 4501 	umlal	r4, r5, r0, r1
   824ba:	4620      	mov	r0, r4
   824bc:	4629      	mov	r1, r5
   824be:	4c03      	ldr	r4, [pc, #12]	; (824cc <ISPProtocol_DelayMS+0x2c>)
   824c0:	47a0      	blx	r4
   824c2:	4b03      	ldr	r3, [pc, #12]	; (824d0 <ISPProtocol_DelayMS+0x30>)
   824c4:	4798      	blx	r3
}
   824c6:	bd38      	pop	{r3, r4, r5, pc}
   824c8:	05b8d800 	.word	0x05b8d800
   824cc:	00087581 	.word	0x00087581
   824d0:	20000089 	.word	0x20000089

000824d4 <ISPProtocol_EnterISPMode>:
{
   824d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   824d8:	b08b      	sub	sp, #44	; 0x2c
	if (udd_g_ctrlreq.payload_size != 11){
   824da:	4b42      	ldr	r3, [pc, #264]	; (825e4 <ISPProtocol_EnterISPMode+0x110>)
   824dc:	8999      	ldrh	r1, [r3, #12]
   824de:	290b      	cmp	r1, #11
   824e0:	d003      	beq.n	824ea <ISPProtocol_EnterISPMode+0x16>
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   824e2:	4841      	ldr	r0, [pc, #260]	; (825e8 <ISPProtocol_EnterISPMode+0x114>)
   824e4:	4b41      	ldr	r3, [pc, #260]	; (825ec <ISPProtocol_EnterISPMode+0x118>)
   824e6:	4798      	blx	r3
		return;
   824e8:	e074      	b.n	825d4 <ISPProtocol_EnterISPMode+0x100>
	memcpy(&Enter_ISP_Params, udd_g_ctrlreq.payload, sizeof(Enter_ISP_Params));
   824ea:	4b3e      	ldr	r3, [pc, #248]	; (825e4 <ISPProtocol_EnterISPMode+0x110>)
   824ec:	689b      	ldr	r3, [r3, #8]
   824ee:	aa07      	add	r2, sp, #28
   824f0:	6818      	ldr	r0, [r3, #0]
   824f2:	6859      	ldr	r1, [r3, #4]
   824f4:	c203      	stmia	r2!, {r0, r1}
   824f6:	8918      	ldrh	r0, [r3, #8]
   824f8:	7a99      	ldrb	r1, [r3, #10]
   824fa:	8010      	strh	r0, [r2, #0]
   824fc:	7091      	strb	r1, [r2, #2]
   824fe:	785e      	ldrb	r6, [r3, #1]
   82500:	9603      	str	r6, [sp, #12]
   82502:	7898      	ldrb	r0, [r3, #2]
   82504:	78dc      	ldrb	r4, [r3, #3]
   82506:	f893 b004 	ldrb.w	fp, [r3, #4]
   8250a:	795a      	ldrb	r2, [r3, #5]
   8250c:	9202      	str	r2, [sp, #8]
   8250e:	799b      	ldrb	r3, [r3, #6]
   82510:	9301      	str	r3, [sp, #4]
	CurrentAddress = 0;
   82512:	4b37      	ldr	r3, [pc, #220]	; (825f0 <ISPProtocol_EnterISPMode+0x11c>)
   82514:	2200      	movs	r2, #0
   82516:	601a      	str	r2, [r3, #0]
	ISPProtocol_DelayMS(Enter_ISP_Params.ExecutionDelayMS);
   82518:	4d36      	ldr	r5, [pc, #216]	; (825f4 <ISPProtocol_EnterISPMode+0x120>)
   8251a:	47a8      	blx	r5
	ISPTarget_EnableTargetISP();
   8251c:	4b36      	ldr	r3, [pc, #216]	; (825f8 <ISPProtocol_EnterISPMode+0x124>)
   8251e:	4798      	blx	r3
	ISPTarget_ChangeTargetResetLine(true);
   82520:	2001      	movs	r0, #1
   82522:	4b36      	ldr	r3, [pc, #216]	; (825fc <ISPProtocol_EnterISPMode+0x128>)
   82524:	4798      	blx	r3
	ISPProtocol_DelayMS(Enter_ISP_Params.PinStabDelayMS);
   82526:	4630      	mov	r0, r6
   82528:	47a8      	blx	r5
	while (Enter_ISP_Params.SynchLoops-- && TimeoutTicksRemaining)
   8252a:	f104 38ff 	add.w	r8, r4, #4294967295
   8252e:	fa5f f888 	uxtb.w	r8, r8
   82532:	b114      	cbz	r4, 8253a <ISPProtocol_EnterISPMode+0x66>
			ISPProtocol_DelayMS(Enter_ISP_Params.ByteDelay);
   82534:	462f      	mov	r7, r5
   82536:	4c32      	ldr	r4, [pc, #200]	; (82600 <ISPProtocol_EnterISPMode+0x12c>)
   82538:	e01c      	b.n	82574 <ISPProtocol_EnterISPMode+0xa0>
	uint8_t ResponseStatus = STATUS_CMD_FAILED;
   8253a:	24c0      	movs	r4, #192	; 0xc0
   8253c:	e03f      	b.n	825be <ISPProtocol_EnterISPMode+0xea>
		if (!(Enter_ISP_Params.PollIndex) || (ResponseBytes[Enter_ISP_Params.PollIndex - 1] == Enter_ISP_Params.PollValue))
   8253e:	9b01      	ldr	r3, [sp, #4]
   82540:	2b00      	cmp	r3, #0
   82542:	d03b      	beq.n	825bc <ISPProtocol_EnterISPMode+0xe8>
   82544:	aa0a      	add	r2, sp, #40	; 0x28
   82546:	18d3      	adds	r3, r2, r3
   82548:	f813 3c11 	ldrb.w	r3, [r3, #-17]
   8254c:	9a02      	ldr	r2, [sp, #8]
   8254e:	4293      	cmp	r3, r2
   82550:	d034      	beq.n	825bc <ISPProtocol_EnterISPMode+0xe8>
			ISPTarget_ChangeTargetResetLine(false);
   82552:	2000      	movs	r0, #0
   82554:	4d29      	ldr	r5, [pc, #164]	; (825fc <ISPProtocol_EnterISPMode+0x128>)
   82556:	47a8      	blx	r5
			ISPProtocol_DelayMS(Enter_ISP_Params.PinStabDelayMS);
   82558:	9e03      	ldr	r6, [sp, #12]
   8255a:	4630      	mov	r0, r6
   8255c:	47b8      	blx	r7
			ISPTarget_ChangeTargetResetLine(true);
   8255e:	2001      	movs	r0, #1
   82560:	47a8      	blx	r5
			ISPProtocol_DelayMS(Enter_ISP_Params.PinStabDelayMS);
   82562:	4630      	mov	r0, r6
   82564:	47b8      	blx	r7
	while (Enter_ISP_Params.SynchLoops-- && TimeoutTicksRemaining)
   82566:	f108 38ff 	add.w	r8, r8, #4294967295
   8256a:	fa5f f888 	uxtb.w	r8, r8
   8256e:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
   82572:	d034      	beq.n	825de <ISPProtocol_EnterISPMode+0x10a>
   82574:	4b23      	ldr	r3, [pc, #140]	; (82604 <ISPProtocol_EnterISPMode+0x130>)
   82576:	681b      	ldr	r3, [r3, #0]
   82578:	b37b      	cbz	r3, 825da <ISPProtocol_EnterISPMode+0x106>
   8257a:	f10d 0623 	add.w	r6, sp, #35	; 0x23
   8257e:	ad06      	add	r5, sp, #24
   82580:	f10d 0a1c 	add.w	sl, sp, #28
   82584:	f8df 9090 	ldr.w	r9, [pc, #144]	; 82618 <ISPProtocol_EnterISPMode+0x144>
			ISPProtocol_DelayMS(Enter_ISP_Params.ByteDelay);
   82588:	4658      	mov	r0, fp
   8258a:	47b8      	blx	r7
   8258c:	2300      	movs	r3, #0
   8258e:	461a      	mov	r2, r3
   82590:	f816 1b01 	ldrb.w	r1, [r6], #1
   82594:	4620      	mov	r0, r4
   82596:	47c8      	blx	r9
   82598:	6923      	ldr	r3, [r4, #16]
   8259a:	f413 7f00 	tst.w	r3, #512	; 0x200
   8259e:	d0fb      	beq.n	82598 <ISPProtocol_EnterISPMode+0xc4>
			spi_read(SPI, &ReceivedByte, &_);
   825a0:	f10d 0215 	add.w	r2, sp, #21
   825a4:	f10d 0116 	add.w	r1, sp, #22
   825a8:	4620      	mov	r0, r4
   825aa:	4b17      	ldr	r3, [pc, #92]	; (82608 <ISPProtocol_EnterISPMode+0x134>)
   825ac:	4798      	blx	r3
			return  ReceivedByte;
   825ae:	f89d 3016 	ldrb.w	r3, [sp, #22]
			ResponseBytes[RByte] = ISPTarget_TransferByte(Enter_ISP_Params.EnterProgBytes[RByte]);
   825b2:	f805 3b01 	strb.w	r3, [r5], #1
		for (uint8_t RByte = 0; RByte < sizeof(ResponseBytes); RByte++)
   825b6:	4555      	cmp	r5, sl
   825b8:	d1e6      	bne.n	82588 <ISPProtocol_EnterISPMode+0xb4>
   825ba:	e7c0      	b.n	8253e <ISPProtocol_EnterISPMode+0x6a>
			ResponseStatus = STATUS_CMD_OK;
   825bc:	2400      	movs	r4, #0
	printf("AVRPROG: Enter ISP Mode: %x\n", ResponseStatus);
   825be:	4621      	mov	r1, r4
   825c0:	4812      	ldr	r0, [pc, #72]	; (8260c <ISPProtocol_EnterISPMode+0x138>)
   825c2:	4b0a      	ldr	r3, [pc, #40]	; (825ec <ISPProtocol_EnterISPMode+0x118>)
   825c4:	4798      	blx	r3
	avrisp_status_payload[0] = CMD_ENTER_PROGMODE_ISP;
   825c6:	4b12      	ldr	r3, [pc, #72]	; (82610 <ISPProtocol_EnterISPMode+0x13c>)
   825c8:	2210      	movs	r2, #16
   825ca:	701a      	strb	r2, [r3, #0]
	avrisp_status_payload[1] = ResponseStatus;
   825cc:	705c      	strb	r4, [r3, #1]
	avrisp_status_payload_size = 2;
   825ce:	4b11      	ldr	r3, [pc, #68]	; (82614 <ISPProtocol_EnterISPMode+0x140>)
   825d0:	2202      	movs	r2, #2
   825d2:	801a      	strh	r2, [r3, #0]
}
   825d4:	b00b      	add	sp, #44	; 0x2c
   825d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t ResponseStatus = STATUS_CMD_FAILED;
   825da:	24c0      	movs	r4, #192	; 0xc0
   825dc:	e7ef      	b.n	825be <ISPProtocol_EnterISPMode+0xea>
   825de:	24c0      	movs	r4, #192	; 0xc0
   825e0:	e7ed      	b.n	825be <ISPProtocol_EnterISPMode+0xea>
   825e2:	bf00      	nop
   825e4:	20002df4 	.word	0x20002df4
   825e8:	0008e4cc 	.word	0x0008e4cc
   825ec:	000878c1 	.word	0x000878c1
   825f0:	20002660 	.word	0x20002660
   825f4:	000824a1 	.word	0x000824a1
   825f8:	00082715 	.word	0x00082715
   825fc:	000827d5 	.word	0x000827d5
   82600:	40008000 	.word	0x40008000
   82604:	20002664 	.word	0x20002664
   82608:	00085625 	.word	0x00085625
   8260c:	0008e49c 	.word	0x0008e49c
   82610:	20002640 	.word	0x20002640
   82614:	2000263e 	.word	0x2000263e
   82618:	00085653 	.word	0x00085653

0008261c <ISPProtocol_LeaveISPMode>:
{
   8261c:	b538      	push	{r3, r4, r5, lr}
	if (udd_g_ctrlreq.payload_size != 2){
   8261e:	4b0f      	ldr	r3, [pc, #60]	; (8265c <ISPProtocol_LeaveISPMode+0x40>)
   82620:	8999      	ldrh	r1, [r3, #12]
   82622:	2902      	cmp	r1, #2
   82624:	d003      	beq.n	8262e <ISPProtocol_LeaveISPMode+0x12>
		printf("Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   82626:	480e      	ldr	r0, [pc, #56]	; (82660 <ISPProtocol_LeaveISPMode+0x44>)
   82628:	4b0e      	ldr	r3, [pc, #56]	; (82664 <ISPProtocol_LeaveISPMode+0x48>)
   8262a:	4798      	blx	r3
}
   8262c:	bd38      	pop	{r3, r4, r5, pc}
	memcpy(&Leave_ISP_Params, udd_g_ctrlreq.payload, sizeof(Leave_ISP_Params));
   8262e:	4b0b      	ldr	r3, [pc, #44]	; (8265c <ISPProtocol_LeaveISPMode+0x40>)
   82630:	689b      	ldr	r3, [r3, #8]
   82632:	881d      	ldrh	r5, [r3, #0]
	ISPProtocol_DelayMS(Leave_ISP_Params.PreDelayMS);
   82634:	b2e8      	uxtb	r0, r5
   82636:	4c0c      	ldr	r4, [pc, #48]	; (82668 <ISPProtocol_LeaveISPMode+0x4c>)
   82638:	47a0      	blx	r4
	ISPTarget_ChangeTargetResetLine(false);
   8263a:	2000      	movs	r0, #0
   8263c:	4b0b      	ldr	r3, [pc, #44]	; (8266c <ISPProtocol_LeaveISPMode+0x50>)
   8263e:	4798      	blx	r3
	ISPTarget_DisableTargetISP();
   82640:	4b0b      	ldr	r3, [pc, #44]	; (82670 <ISPProtocol_LeaveISPMode+0x54>)
   82642:	4798      	blx	r3
	ISPProtocol_DelayMS(Leave_ISP_Params.PostDelayMS);
   82644:	0a28      	lsrs	r0, r5, #8
   82646:	47a0      	blx	r4
	avrisp_status_payload[0] = CMD_LEAVE_PROGMODE_ISP;
   82648:	4b0a      	ldr	r3, [pc, #40]	; (82674 <ISPProtocol_LeaveISPMode+0x58>)
   8264a:	2211      	movs	r2, #17
   8264c:	701a      	strb	r2, [r3, #0]
	avrisp_status_payload[1] = STATUS_CMD_OK;
   8264e:	2200      	movs	r2, #0
   82650:	705a      	strb	r2, [r3, #1]
	avrisp_status_payload_size = 2;
   82652:	4b09      	ldr	r3, [pc, #36]	; (82678 <ISPProtocol_LeaveISPMode+0x5c>)
   82654:	2202      	movs	r2, #2
   82656:	801a      	strh	r2, [r3, #0]
   82658:	e7e8      	b.n	8262c <ISPProtocol_LeaveISPMode+0x10>
   8265a:	bf00      	nop
   8265c:	20002df4 	.word	0x20002df4
   82660:	0008e4cc 	.word	0x0008e4cc
   82664:	000878c1 	.word	0x000878c1
   82668:	000824a1 	.word	0x000824a1
   8266c:	000827d5 	.word	0x000827d5
   82670:	000827bd 	.word	0x000827bd
   82674:	20002640 	.word	0x20002640
   82678:	2000263e 	.word	0x2000263e

0008267c <ISPProtocol_ChipErase>:
{
   8267c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82680:	b082      	sub	sp, #8
	if (udd_g_ctrlreq.payload_size != sizeof(Erase_Chip_Params)){
   82682:	4b1b      	ldr	r3, [pc, #108]	; (826f0 <ISPProtocol_ChipErase+0x74>)
   82684:	8999      	ldrh	r1, [r3, #12]
   82686:	2906      	cmp	r1, #6
   82688:	d12a      	bne.n	826e0 <ISPProtocol_ChipErase+0x64>
	memcpy(&Erase_Chip_Params, udd_g_ctrlreq.payload, sizeof(Erase_Chip_Params));
   8268a:	4b19      	ldr	r3, [pc, #100]	; (826f0 <ISPProtocol_ChipErase+0x74>)
   8268c:	689b      	ldr	r3, [r3, #8]
   8268e:	6818      	ldr	r0, [r3, #0]
   82690:	9000      	str	r0, [sp, #0]
   82692:	889a      	ldrh	r2, [r3, #4]
   82694:	f8ad 2004 	strh.w	r2, [sp, #4]
   82698:	f893 a000 	ldrb.w	sl, [r3]
   8269c:	f893 9001 	ldrb.w	r9, [r3, #1]
	for (uint8_t SByte = 0; SByte < sizeof(Erase_Chip_Params.EraseCommandBytes); SByte++) {
   826a0:	f10d 0402 	add.w	r4, sp, #2
   826a4:	f10d 0806 	add.w	r8, sp, #6
		  spi_write(SPI, data, 0, 0);
   826a8:	4f12      	ldr	r7, [pc, #72]	; (826f4 <ISPProtocol_ChipErase+0x78>)
   826aa:	2600      	movs	r6, #0
   826ac:	4d12      	ldr	r5, [pc, #72]	; (826f8 <ISPProtocol_ChipErase+0x7c>)
   826ae:	4633      	mov	r3, r6
   826b0:	4632      	mov	r2, r6
   826b2:	f814 1b01 	ldrb.w	r1, [r4], #1
   826b6:	4638      	mov	r0, r7
   826b8:	47a8      	blx	r5
   826ba:	4544      	cmp	r4, r8
   826bc:	d1f7      	bne.n	826ae <ISPProtocol_ChipErase+0x32>
	if (!(Erase_Chip_Params.PollMethod))
   826be:	f1b9 0f00 	cmp.w	r9, #0
   826c2:	d111      	bne.n	826e8 <ISPProtocol_ChipErase+0x6c>
	  ISPProtocol_DelayMS(Erase_Chip_Params.EraseDelayMS);
   826c4:	4650      	mov	r0, sl
   826c6:	4b0d      	ldr	r3, [pc, #52]	; (826fc <ISPProtocol_ChipErase+0x80>)
   826c8:	4798      	blx	r3
	avrisp_status_payload[0] = CMD_CHIP_ERASE_ISP;
   826ca:	4b0d      	ldr	r3, [pc, #52]	; (82700 <ISPProtocol_ChipErase+0x84>)
   826cc:	2212      	movs	r2, #18
   826ce:	701a      	strb	r2, [r3, #0]
	avrisp_status_payload[1] = ResponseStatus;
   826d0:	f883 9001 	strb.w	r9, [r3, #1]
	avrisp_status_payload_size = 2;
   826d4:	4b0b      	ldr	r3, [pc, #44]	; (82704 <ISPProtocol_ChipErase+0x88>)
   826d6:	2202      	movs	r2, #2
   826d8:	801a      	strh	r2, [r3, #0]
}
   826da:	b002      	add	sp, #8
   826dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		printf("AVRPROG: Erase: Payload size = %d, error!?\n", udd_g_ctrlreq.payload_size);
   826e0:	4809      	ldr	r0, [pc, #36]	; (82708 <ISPProtocol_ChipErase+0x8c>)
   826e2:	4b0a      	ldr	r3, [pc, #40]	; (8270c <ISPProtocol_ChipErase+0x90>)
   826e4:	4798      	blx	r3
		return;
   826e6:	e7f8      	b.n	826da <ISPProtocol_ChipErase+0x5e>
	  ResponseStatus = ISPTarget_WaitWhileTargetBusy();
   826e8:	4b09      	ldr	r3, [pc, #36]	; (82710 <ISPProtocol_ChipErase+0x94>)
   826ea:	4798      	blx	r3
   826ec:	4681      	mov	r9, r0
   826ee:	e7ec      	b.n	826ca <ISPProtocol_ChipErase+0x4e>
   826f0:	20002df4 	.word	0x20002df4
   826f4:	40008000 	.word	0x40008000
   826f8:	00085653 	.word	0x00085653
   826fc:	000824a1 	.word	0x000824a1
   82700:	20002640 	.word	0x20002640
   82704:	2000263e 	.word	0x2000263e
   82708:	0008e4bc 	.word	0x0008e4bc
   8270c:	000878c1 	.word	0x000878c1
   82710:	00082819 	.word	0x00082819

00082714 <ISPTarget_EnableTargetISP>:

/** Initializes the appropriate SPI driver (hardware or software, depending on the selected ISP speed) ready for
 *  communication with the attached target.
 */
void ISPTarget_EnableTargetISP(void)
{
   82714:	b538      	push	{r3, r4, r5, lr}
	uint32_t sckfreq = avrispmkIIfreqs[V2Params_GetParameterValue(PARAM_SCK_DURATION)];
   82716:	2098      	movs	r0, #152	; 0x98
   82718:	4b1e      	ldr	r3, [pc, #120]	; (82794 <ISPTarget_EnableTargetISP+0x80>)
   8271a:	4798      	blx	r3
   8271c:	4b1e      	ldr	r3, [pc, #120]	; (82798 <ISPTarget_EnableTargetISP+0x84>)
   8271e:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
	gpio_configure_pin(AVRISP_MOSI_GPIO, AVRISP_MOSI_FLAGS);
	gpio_configure_pin(AVRISP_SCK_GPIO, AVRISP_SCK_FLAGS);
	usart_enable_tx(AVRISP_USART);
	usart_enable_rx(AVRISP_USART);
#else
	spi_enable_clock(SPI);
   82722:	4c1e      	ldr	r4, [pc, #120]	; (8279c <ISPTarget_EnableTargetISP+0x88>)
   82724:	4620      	mov	r0, r4
   82726:	4b1e      	ldr	r3, [pc, #120]	; (827a0 <ISPTarget_EnableTargetISP+0x8c>)
   82728:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SWRST;
   8272a:	2380      	movs	r3, #128	; 0x80
   8272c:	6023      	str	r3, [r4, #0]
	p_spi->SPI_MR |= SPI_MR_MSTR;
   8272e:	6863      	ldr	r3, [r4, #4]
   82730:	f043 0301 	orr.w	r3, r3, #1
   82734:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
   82736:	6863      	ldr	r3, [r4, #4]
   82738:	f043 0310 	orr.w	r3, r3, #16
   8273c:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
   8273e:	6863      	ldr	r3, [r4, #4]
   82740:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   82744:	6063      	str	r3, [r4, #4]
	spi_set_master_mode(SPI);
	spi_disable_mode_fault_detect(SPI);
	spi_disable_loopback(SPI);
	
	/* Silently fail and just use faster baud if user requests something too slow */
	int16_t bauddiv = spi_calc_baudrate_div(sckfreq, sysclk_get_cpu_hz());
   82746:	4917      	ldr	r1, [pc, #92]	; (827a4 <ISPTarget_EnableTargetISP+0x90>)
   82748:	4628      	mov	r0, r5
   8274a:	4b17      	ldr	r3, [pc, #92]	; (827a8 <ISPTarget_EnableTargetISP+0x94>)
   8274c:	4798      	blx	r3
	if (bauddiv < 0){
		bauddiv = 255;
   8274e:	1e04      	subs	r4, r0, #0
   82750:	bfb8      	it	lt
   82752:	24ff      	movlt	r4, #255	; 0xff
	}
	
	//printf("SPI... %d %d\n", bauddiv, sckfreq);
		
	spi_set_clock_polarity(SPI, 0, 0);
   82754:	4d11      	ldr	r5, [pc, #68]	; (8279c <ISPTarget_EnableTargetISP+0x88>)
   82756:	2200      	movs	r2, #0
   82758:	4611      	mov	r1, r2
   8275a:	4628      	mov	r0, r5
   8275c:	4b13      	ldr	r3, [pc, #76]	; (827ac <ISPTarget_EnableTargetISP+0x98>)
   8275e:	4798      	blx	r3
	spi_set_clock_phase(SPI, 0, 1);
   82760:	2201      	movs	r2, #1
   82762:	2100      	movs	r1, #0
   82764:	4628      	mov	r0, r5
   82766:	4b12      	ldr	r3, [pc, #72]	; (827b0 <ISPTarget_EnableTargetISP+0x9c>)
   82768:	4798      	blx	r3
	spi_set_baudrate_div(SPI, 0, bauddiv);
   8276a:	b2e2      	uxtb	r2, r4
   8276c:	2100      	movs	r1, #0
   8276e:	4628      	mov	r0, r5
   82770:	4b10      	ldr	r3, [pc, #64]	; (827b4 <ISPTarget_EnableTargetISP+0xa0>)
   82772:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
   82774:	2301      	movs	r3, #1
   82776:	602b      	str	r3, [r5, #0]
	
	spi_enable(SPI);
	
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
   82778:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8277c:	200e      	movs	r0, #14
   8277e:	4c0e      	ldr	r4, [pc, #56]	; (827b8 <ISPTarget_EnableTargetISP+0xa4>)
   82780:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
   82782:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82786:	200d      	movs	r0, #13
   82788:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
   8278a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8278e:	200f      	movs	r0, #15
   82790:	47a0      	blx	r4
#endif

}
   82792:	bd38      	pop	{r3, r4, r5, pc}
   82794:	00082c51 	.word	0x00082c51
   82798:	200002f8 	.word	0x200002f8
   8279c:	40008000 	.word	0x40008000
   827a0:	00085605 	.word	0x00085605
   827a4:	05b8d800 	.word	0x05b8d800
   827a8:	000856c3 	.word	0x000856c3
   827ac:	00085687 	.word	0x00085687
   827b0:	000856a5 	.word	0x000856a5
   827b4:	000856d9 	.word	0x000856d9
   827b8:	00085221 	.word	0x00085221

000827bc <ISPTarget_DisableTargetISP>:

/** Shuts down the current selected SPI driver (hardware or software, depending on the selected ISP speed) so that no
 *  further communications can occur until the driver is re-initialized.
 */
void ISPTarget_DisableTargetISP(void)
{
   827bc:	b508      	push	{r3, lr}
	p_spi->SPI_CR = SPI_CR_SPIDIS;
   827be:	4803      	ldr	r0, [pc, #12]	; (827cc <ISPTarget_DisableTargetISP+0x10>)
   827c0:	2302      	movs	r3, #2
   827c2:	6003      	str	r3, [r0, #0]
	usart_disable_tx(AVRISP_USART);
	usart_disable_rx(AVRISP_USART);
	sysclk_disable_peripheral_clock(AVRISP_USART_ID);
#else
	spi_disable(SPI);
	spi_disable_clock(SPI);
   827c4:	4b02      	ldr	r3, [pc, #8]	; (827d0 <ISPTarget_DisableTargetISP+0x14>)
   827c6:	4798      	blx	r3
#endif
}
   827c8:	bd08      	pop	{r3, pc}
   827ca:	bf00      	nop
   827cc:	40008000 	.word	0x40008000
   827d0:	00085615 	.word	0x00085615

000827d4 <ISPTarget_ChangeTargetResetLine>:
 *  When not asserted, the line is tristated so as not to interfere with normal device operation.
 *
 *  \param[in] ResetTarget  Boolean true when the target should be held in reset, \c false otherwise
 */
void ISPTarget_ChangeTargetResetLine(const bool ResetTarget)
{	
   827d4:	b508      	push	{r3, lr}
	if (ResetTarget)
   827d6:	b180      	cbz	r0, 827fa <ISPTarget_ChangeTargetResetLine+0x26>
	{
		gpio_configure_pin(PIN_TARG_NRST_GPIO, (PIO_TYPE_PIO_OUTPUT_1 | PIO_DEFAULT));
   827d8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   827dc:	2011      	movs	r0, #17
   827de:	4b0a      	ldr	r3, [pc, #40]	; (82808 <ISPTarget_ChangeTargetResetLine+0x34>)
   827e0:	4798      	blx	r3

		if (!(V2Params_GetParameterValue(PARAM_RESET_POLARITY))){
   827e2:	209e      	movs	r0, #158	; 0x9e
   827e4:	4b09      	ldr	r3, [pc, #36]	; (8280c <ISPTarget_ChangeTargetResetLine+0x38>)
   827e6:	4798      	blx	r3
   827e8:	b918      	cbnz	r0, 827f2 <ISPTarget_ChangeTargetResetLine+0x1e>
		  gpio_set_pin_high(PIN_TARG_NRST_GPIO);
   827ea:	2011      	movs	r0, #17
   827ec:	4b08      	ldr	r3, [pc, #32]	; (82810 <ISPTarget_ChangeTargetResetLine+0x3c>)
   827ee:	4798      	blx	r3
   827f0:	e008      	b.n	82804 <ISPTarget_ChangeTargetResetLine+0x30>
		}else{
    	  gpio_set_pin_low(PIN_TARG_NRST_GPIO);
   827f2:	2011      	movs	r0, #17
   827f4:	4b07      	ldr	r3, [pc, #28]	; (82814 <ISPTarget_ChangeTargetResetLine+0x40>)
   827f6:	4798      	blx	r3
   827f8:	e004      	b.n	82804 <ISPTarget_ChangeTargetResetLine+0x30>
		}
	}
	else
	{
		gpio_configure_pin(PIN_TARG_NRST_GPIO, (PIO_TYPE_PIO_INPUT | PIO_DEFAULT));
   827fa:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   827fe:	2011      	movs	r0, #17
   82800:	4b01      	ldr	r3, [pc, #4]	; (82808 <ISPTarget_ChangeTargetResetLine+0x34>)
   82802:	4798      	blx	r3
	}
}
   82804:	bd08      	pop	{r3, pc}
   82806:	bf00      	nop
   82808:	00085221 	.word	0x00085221
   8280c:	00082c51 	.word	0x00082c51
   82810:	000851eb 	.word	0x000851eb
   82814:	00085205 	.word	0x00085205

00082818 <ISPTarget_WaitWhileTargetBusy>:
 *  BUSY flag until it is cleared, or until the command timeout period has expired.
 *
 *  \return V2 Protocol status \ref STATUS_CMD_OK if the no timeout occurred, \ref STATUS_RDY_BSY_TOUT otherwise
 */
uint8_t ISPTarget_WaitWhileTargetBusy(void)
{
   82818:	b570      	push	{r4, r5, r6, lr}
   8281a:	b082      	sub	sp, #8
   8281c:	4c19      	ldr	r4, [pc, #100]	; (82884 <ISPTarget_WaitWhileTargetBusy+0x6c>)
   8281e:	2600      	movs	r6, #0
   82820:	4d19      	ldr	r5, [pc, #100]	; (82888 <ISPTarget_WaitWhileTargetBusy+0x70>)
   82822:	4633      	mov	r3, r6
   82824:	4632      	mov	r2, r6
   82826:	21f0      	movs	r1, #240	; 0xf0
   82828:	4620      	mov	r0, r4
   8282a:	47a8      	blx	r5
   8282c:	4633      	mov	r3, r6
   8282e:	4632      	mov	r2, r6
   82830:	4631      	mov	r1, r6
   82832:	4620      	mov	r0, r4
   82834:	47a8      	blx	r5
   82836:	4633      	mov	r3, r6
   82838:	4632      	mov	r2, r6
   8283a:	4631      	mov	r1, r6
   8283c:	4620      	mov	r0, r4
   8283e:	47a8      	blx	r5
   82840:	4633      	mov	r3, r6
   82842:	4632      	mov	r2, r6
   82844:	4631      	mov	r1, r6
   82846:	4620      	mov	r0, r4
   82848:	47a8      	blx	r5
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8284a:	6923      	ldr	r3, [r4, #16]
   8284c:	f413 7f00 	tst.w	r3, #512	; 0x200
   82850:	d0fb      	beq.n	8284a <ISPTarget_WaitWhileTargetBusy+0x32>
			spi_read(SPI, &ReceivedByte, &_);
   82852:	f10d 0205 	add.w	r2, sp, #5
   82856:	f10d 0106 	add.w	r1, sp, #6
   8285a:	4620      	mov	r0, r4
   8285c:	4b0b      	ldr	r3, [pc, #44]	; (8288c <ISPTarget_WaitWhileTargetBusy+0x74>)
   8285e:	4798      	blx	r3
			return  ReceivedByte;
   82860:	f89d 0006 	ldrb.w	r0, [sp, #6]
	{
		ISPTarget_SendByte(0xF0);
		ISPTarget_SendByte(0x00);
		ISPTarget_SendByte(0x00);
	}
	while ((ISPTarget_TransferByte(0x00) & 0x01) && TimeoutTicksRemaining);
   82864:	f010 0001 	ands.w	r0, r0, #1
   82868:	d005      	beq.n	82876 <ISPTarget_WaitWhileTargetBusy+0x5e>
   8286a:	4b09      	ldr	r3, [pc, #36]	; (82890 <ISPTarget_WaitWhileTargetBusy+0x78>)
   8286c:	681b      	ldr	r3, [r3, #0]
   8286e:	2b00      	cmp	r3, #0
   82870:	d1d7      	bne.n	82822 <ISPTarget_WaitWhileTargetBusy+0xa>

	return (TimeoutTicksRemaining > 0) ? STATUS_CMD_OK : STATUS_RDY_BSY_TOUT;
   82872:	2081      	movs	r0, #129	; 0x81
   82874:	e004      	b.n	82880 <ISPTarget_WaitWhileTargetBusy+0x68>
   82876:	4b06      	ldr	r3, [pc, #24]	; (82890 <ISPTarget_WaitWhileTargetBusy+0x78>)
   82878:	681b      	ldr	r3, [r3, #0]
   8287a:	2b00      	cmp	r3, #0
   8287c:	bf08      	it	eq
   8287e:	2081      	moveq	r0, #129	; 0x81
}
   82880:	b002      	add	sp, #8
   82882:	bd70      	pop	{r4, r5, r6, pc}
   82884:	40008000 	.word	0x40008000
   82888:	00085653 	.word	0x00085653
   8288c:	00085625 	.word	0x00085625
   82890:	20002664 	.word	0x20002664

00082894 <ISPTarget_LoadExtendedAddress>:
/** Sends a low-level LOAD EXTENDED ADDRESS command to the target, for addressing of memory beyond the
 *  64KB boundary. This sends the command with the correct address as indicated by the current address
 *  pointer variable set by the host when a SET ADDRESS command is issued.
 */
void ISPTarget_LoadExtendedAddress(void)
{
   82894:	b538      	push	{r3, r4, r5, lr}
		  spi_write(SPI, data, 0, 0);
   82896:	4d0c      	ldr	r5, [pc, #48]	; (828c8 <ISPTarget_LoadExtendedAddress+0x34>)
   82898:	2300      	movs	r3, #0
   8289a:	461a      	mov	r2, r3
   8289c:	214d      	movs	r1, #77	; 0x4d
   8289e:	4628      	mov	r0, r5
   828a0:	4c0a      	ldr	r4, [pc, #40]	; (828cc <ISPTarget_LoadExtendedAddress+0x38>)
   828a2:	47a0      	blx	r4
   828a4:	2300      	movs	r3, #0
   828a6:	461a      	mov	r2, r3
   828a8:	4619      	mov	r1, r3
   828aa:	4628      	mov	r0, r5
   828ac:	47a0      	blx	r4
   828ae:	2300      	movs	r3, #0
   828b0:	461a      	mov	r2, r3
   828b2:	4907      	ldr	r1, [pc, #28]	; (828d0 <ISPTarget_LoadExtendedAddress+0x3c>)
   828b4:	7889      	ldrb	r1, [r1, #2]
   828b6:	4628      	mov	r0, r5
   828b8:	47a0      	blx	r4
   828ba:	2300      	movs	r3, #0
   828bc:	461a      	mov	r2, r3
   828be:	4619      	mov	r1, r3
   828c0:	4628      	mov	r0, r5
   828c2:	47a0      	blx	r4
	ISPTarget_SendByte(LOAD_EXTENDED_ADDRESS_CMD);
	ISPTarget_SendByte(0x00);
	ISPTarget_SendByte(CurrentAddress >> 16);
	ISPTarget_SendByte(0x00);
}
   828c4:	bd38      	pop	{r3, r4, r5, pc}
   828c6:	bf00      	nop
   828c8:	40008000 	.word	0x40008000
   828cc:	00085653 	.word	0x00085653
   828d0:	20002660 	.word	0x20002660

000828d4 <ISPTarget_WaitForProgComplete>:
uint8_t ISPTarget_WaitForProgComplete(const uint8_t ProgrammingMode,
                                      const uint16_t PollAddress,
                                      const uint8_t PollValue,
                                      const uint8_t DelayMS,
                                      const uint8_t ReadMemCommand)
{
   828d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   828d8:	b082      	sub	sp, #8
   828da:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
	uint8_t ProgrammingStatus = STATUS_CMD_OK;

	/* Determine method of Programming Complete check */
	switch (ProgrammingMode & ~(PROG_MODE_PAGED_WRITES_MASK | PROG_MODE_COMMIT_PAGE_MASK))
   828de:	f000 047e 	and.w	r4, r0, #126	; 0x7e
   828e2:	2c20      	cmp	r4, #32
   828e4:	dc18      	bgt.n	82918 <ISPTarget_WaitForProgComplete+0x44>
   828e6:	460e      	mov	r6, r1
   828e8:	4617      	mov	r7, r2
   828ea:	2c01      	cmp	r4, #1
   828ec:	dd5b      	ble.n	829a6 <ISPTarget_WaitForProgComplete+0xd2>
   828ee:	3c02      	subs	r4, #2
   828f0:	2c1e      	cmp	r4, #30
   828f2:	d85a      	bhi.n	829aa <ISPTarget_WaitForProgComplete+0xd6>
   828f4:	e8df f004 	tbb	[pc, r4]
   828f8:	591e5919 	.word	0x591e5919
   828fc:	59545959 	.word	0x59545959
   82900:	59595959 	.word	0x59595959
   82904:	59195959 	.word	0x59195959
   82908:	59595959 	.word	0x59595959
   8290c:	59595959 	.word	0x59595959
   82910:	59595959 	.word	0x59595959
   82914:	5959      	.short	0x5959
   82916:	1e          	.byte	0x1e
   82917:	00          	.byte	0x00
   82918:	2c40      	cmp	r4, #64	; 0x40
   8291a:	d041      	beq.n	829a0 <ISPTarget_WaitForProgComplete+0xcc>
   8291c:	2000      	movs	r0, #0
			ProgrammingStatus = ISPTarget_WaitWhileTargetBusy();
			break;
	}

	/* Program complete - reset timeout */
	TimeoutTicksRemaining = COMMAND_TIMEOUT_TICKS;
   8291e:	4b24      	ldr	r3, [pc, #144]	; (829b0 <ISPTarget_WaitForProgComplete+0xdc>)
   82920:	2264      	movs	r2, #100	; 0x64
   82922:	601a      	str	r2, [r3, #0]

	return ProgrammingStatus;
}
   82924:	b002      	add	sp, #8
   82926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			ISPProtocol_DelayMS(DelayMS);
   8292a:	4618      	mov	r0, r3
   8292c:	4b21      	ldr	r3, [pc, #132]	; (829b4 <ISPTarget_WaitForProgComplete+0xe0>)
   8292e:	4798      	blx	r3
	uint8_t ProgrammingStatus = STATUS_CMD_OK;
   82930:	2000      	movs	r0, #0
			break;
   82932:	e7f4      	b.n	8291e <ISPTarget_WaitForProgComplete+0x4a>
				ISPTarget_SendByte(PollAddress >> 8);
   82934:	ea4f 2a11 	mov.w	sl, r1, lsr #8
   82938:	4c1f      	ldr	r4, [pc, #124]	; (829b8 <ISPTarget_WaitForProgComplete+0xe4>)
   8293a:	f04f 0900 	mov.w	r9, #0
   8293e:	4d1f      	ldr	r5, [pc, #124]	; (829bc <ISPTarget_WaitForProgComplete+0xe8>)
   82940:	464b      	mov	r3, r9
   82942:	464a      	mov	r2, r9
   82944:	4641      	mov	r1, r8
   82946:	4620      	mov	r0, r4
   82948:	47a8      	blx	r5
   8294a:	464b      	mov	r3, r9
   8294c:	464a      	mov	r2, r9
   8294e:	4651      	mov	r1, sl
   82950:	4620      	mov	r0, r4
   82952:	47a8      	blx	r5
   82954:	464b      	mov	r3, r9
   82956:	464a      	mov	r2, r9
   82958:	b2f1      	uxtb	r1, r6
   8295a:	4620      	mov	r0, r4
   8295c:	47a8      	blx	r5
   8295e:	464b      	mov	r3, r9
   82960:	464a      	mov	r2, r9
   82962:	4649      	mov	r1, r9
   82964:	4620      	mov	r0, r4
   82966:	47a8      	blx	r5
   82968:	6923      	ldr	r3, [r4, #16]
   8296a:	f413 7f00 	tst.w	r3, #512	; 0x200
   8296e:	d0fb      	beq.n	82968 <ISPTarget_WaitForProgComplete+0x94>
			spi_read(SPI, &ReceivedByte, &_);
   82970:	f10d 0205 	add.w	r2, sp, #5
   82974:	f10d 0106 	add.w	r1, sp, #6
   82978:	4620      	mov	r0, r4
   8297a:	4b11      	ldr	r3, [pc, #68]	; (829c0 <ISPTarget_WaitForProgComplete+0xec>)
   8297c:	4798      	blx	r3
			return  ReceivedByte;
   8297e:	f89d 3006 	ldrb.w	r3, [sp, #6]
			while ((ISPTarget_TransferByte(0x00) == PollValue) && TimeoutTicksRemaining);
   82982:	429f      	cmp	r7, r3
   82984:	d105      	bne.n	82992 <ISPTarget_WaitForProgComplete+0xbe>
   82986:	4b0a      	ldr	r3, [pc, #40]	; (829b0 <ISPTarget_WaitForProgComplete+0xdc>)
   82988:	681b      	ldr	r3, [r3, #0]
   8298a:	2b00      	cmp	r3, #0
   8298c:	d1d8      	bne.n	82940 <ISPTarget_WaitForProgComplete+0x6c>
			  ProgrammingStatus = STATUS_CMD_TOUT;
   8298e:	2080      	movs	r0, #128	; 0x80
   82990:	e7c5      	b.n	8291e <ISPTarget_WaitForProgComplete+0x4a>
			if (!(TimeoutTicksRemaining))
   82992:	4b07      	ldr	r3, [pc, #28]	; (829b0 <ISPTarget_WaitForProgComplete+0xdc>)
   82994:	681b      	ldr	r3, [r3, #0]
			  ProgrammingStatus = STATUS_CMD_TOUT;
   82996:	2b00      	cmp	r3, #0
   82998:	bf14      	ite	ne
   8299a:	2000      	movne	r0, #0
   8299c:	2080      	moveq	r0, #128	; 0x80
   8299e:	e7be      	b.n	8291e <ISPTarget_WaitForProgComplete+0x4a>
			ProgrammingStatus = ISPTarget_WaitWhileTargetBusy();
   829a0:	4b08      	ldr	r3, [pc, #32]	; (829c4 <ISPTarget_WaitForProgComplete+0xf0>)
   829a2:	4798      	blx	r3
			break;
   829a4:	e7bb      	b.n	8291e <ISPTarget_WaitForProgComplete+0x4a>
	switch (ProgrammingMode & ~(PROG_MODE_PAGED_WRITES_MASK | PROG_MODE_COMMIT_PAGE_MASK))
   829a6:	2000      	movs	r0, #0
   829a8:	e7b9      	b.n	8291e <ISPTarget_WaitForProgComplete+0x4a>
   829aa:	2000      	movs	r0, #0
   829ac:	e7b7      	b.n	8291e <ISPTarget_WaitForProgComplete+0x4a>
   829ae:	bf00      	nop
   829b0:	20002664 	.word	0x20002664
   829b4:	000824a1 	.word	0x000824a1
   829b8:	40008000 	.word	0x40008000
   829bc:	00085653 	.word	0x00085653
   829c0:	00085625 	.word	0x00085625
   829c4:	00082819 	.word	0x00082819

000829c8 <V2Protocol_ProcessCommand>:
/** Master V2 Protocol packet handler, for received V2 Protocol packets from a connected host.
 *  This routine decodes the issued command and passes off the handling of the command to the
 *  appropriate function.
 */
bool V2Protocol_ProcessCommand(void)
{
   829c8:	b538      	push	{r3, r4, r5, lr}
	status_payload[0] = udd_g_ctrlreq.req.wValue & 0xff;
   829ca:	4b7e      	ldr	r3, [pc, #504]	; (82bc4 <V2Protocol_ProcessCommand+0x1fc>)
   829cc:	789c      	ldrb	r4, [r3, #2]
   829ce:	4b7e      	ldr	r3, [pc, #504]	; (82bc8 <V2Protocol_ProcessCommand+0x200>)
   829d0:	701c      	strb	r4, [r3, #0]
	uint8_t offset;

	
	/* Reset timeout counter duration and start the timer */
	//TimeoutTicksRemaining = COMMAND_TIMEOUT_TICKS;
	start_timeoutcnt();
   829d2:	4b7e      	ldr	r3, [pc, #504]	; (82bcc <V2Protocol_ProcessCommand+0x204>)
   829d4:	4798      	blx	r3

	switch (V2Command)
   829d6:	1e63      	subs	r3, r4, #1
   829d8:	2b21      	cmp	r3, #33	; 0x21
   829da:	f200 80e8 	bhi.w	82bae <V2Protocol_ProcessCommand+0x1e6>
   829de:	e8df f013 	tbh	[pc, r3, lsl #1]
   829e2:	0022      	.short	0x0022
   829e4:	00370037 	.word	0x00370037
   829e8:	00e600e6 	.word	0x00e600e6
   829ec:	00e6006c 	.word	0x00e6006c
   829f0:	00e600e6 	.word	0x00e600e6
   829f4:	00e6008b 	.word	0x00e6008b
   829f8:	00e600e6 	.word	0x00e600e6
   829fc:	00e600e6 	.word	0x00e600e6
   82a00:	00970093 	.word	0x00970093
   82a04:	009b00a7 	.word	0x009b00a7
   82a08:	009b00a1 	.word	0x009b00a1
   82a0c:	00b000a1 	.word	0x00b000a1
   82a10:	00b000ab 	.word	0x00b000ab
   82a14:	00ab00ab 	.word	0x00ab00ab
   82a18:	00b500ab 	.word	0x00b500ab
   82a1c:	00e600e6 	.word	0x00e600e6
   82a20:	00d300b9 	.word	0x00d300b9
   82a24:	00c3      	.short	0x00c3
}

/** Handler for the CMD_SIGN_ON command, returning the programmer ID string to the host. */
static void V2Protocol_SignOn(void)
{
	status_payload[1] = STATUS_CMD_OK;
   82a26:	4b68      	ldr	r3, [pc, #416]	; (82bc8 <V2Protocol_ProcessCommand+0x200>)
   82a28:	2200      	movs	r2, #0
   82a2a:	705a      	strb	r2, [r3, #1]
	status_payload[2] = sizeof(PROGRAMMER_ID) - 1;
   82a2c:	220d      	movs	r2, #13
   82a2e:	709a      	strb	r2, [r3, #2]
	memcpy(status_payload + 3, PROGRAMMER_ID, sizeof(PROGRAMMER_ID) - 1);
   82a30:	4c67      	ldr	r4, [pc, #412]	; (82bd0 <V2Protocol_ProcessCommand+0x208>)
   82a32:	cc07      	ldmia	r4!, {r0, r1, r2}
   82a34:	f8c3 0003 	str.w	r0, [r3, #3]
   82a38:	f8c3 1007 	str.w	r1, [r3, #7]
   82a3c:	f8c3 200b 	str.w	r2, [r3, #11]
   82a40:	7822      	ldrb	r2, [r4, #0]
   82a42:	73da      	strb	r2, [r3, #15]
	udd_g_ctrlreq.payload = status_payload;
   82a44:	4a5f      	ldr	r2, [pc, #380]	; (82bc4 <V2Protocol_ProcessCommand+0x1fc>)
   82a46:	6093      	str	r3, [r2, #8]
	udd_g_ctrlreq.payload_size = 3+sizeof(PROGRAMMER_ID) - 1;
   82a48:	2310      	movs	r3, #16
   82a4a:	8193      	strh	r3, [r2, #12]
	return true;
   82a4c:	2001      	movs	r0, #1
}
   82a4e:	bd38      	pop	{r3, r4, r5, pc}
 *
 *  \param[in] V2Command  Issued V2 Protocol command byte from the host
 */
static void V2Protocol_GetSetParam(const uint8_t V2Command)
{
	uint8_t ParamID = udd_g_ctrlreq.payload[0];
   82a50:	4b5c      	ldr	r3, [pc, #368]	; (82bc4 <V2Protocol_ProcessCommand+0x1fc>)
   82a52:	689b      	ldr	r3, [r3, #8]
   82a54:	781d      	ldrb	r5, [r3, #0]
	uint8_t ParamValue;

	if (V2Command == CMD_SET_PARAMETER) {
   82a56:	2c02      	cmp	r4, #2
   82a58:	d00c      	beq.n	82a74 <V2Protocol_ProcessCommand+0xac>
	  ParamValue = udd_g_ctrlreq.payload[1];	  
	}

	avrisp_status_payload_size = 2;
   82a5a:	4b5e      	ldr	r3, [pc, #376]	; (82bd4 <V2Protocol_ProcessCommand+0x20c>)
   82a5c:	2202      	movs	r2, #2
   82a5e:	801a      	strh	r2, [r3, #0]

	uint8_t ParamPrivs = V2Params_GetParameterPrivileges(ParamID);
   82a60:	4628      	mov	r0, r5
   82a62:	4b5d      	ldr	r3, [pc, #372]	; (82bd8 <V2Protocol_ProcessCommand+0x210>)
   82a64:	4798      	blx	r3
	if ((V2Command == CMD_SET_PARAMETER) && (ParamPrivs & PARAM_PRIV_WRITE))
	{
		avrisp_status_payload[1] = STATUS_CMD_OK;
		V2Params_SetParameterValue(ParamID, ParamValue);
	}
	else if ((V2Command == CMD_GET_PARAMETER) && (ParamPrivs & PARAM_PRIV_READ))
   82a66:	2c03      	cmp	r4, #3
   82a68:	d017      	beq.n	82a9a <V2Protocol_ProcessCommand+0xd2>
		avrisp_status_payload[2] = V2Params_GetParameterValue(ParamID);
		avrisp_status_payload_size += 1;
	}
	else
	{
		avrisp_status_payload[1] = STATUS_CMD_FAILED;
   82a6a:	4b5c      	ldr	r3, [pc, #368]	; (82bdc <V2Protocol_ProcessCommand+0x214>)
   82a6c:	22c0      	movs	r2, #192	; 0xc0
   82a6e:	705a      	strb	r2, [r3, #1]
	return true;
   82a70:	2001      	movs	r0, #1
   82a72:	e7ec      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
	  ParamValue = udd_g_ctrlreq.payload[1];	  
   82a74:	785c      	ldrb	r4, [r3, #1]
	avrisp_status_payload_size = 2;
   82a76:	4b57      	ldr	r3, [pc, #348]	; (82bd4 <V2Protocol_ProcessCommand+0x20c>)
   82a78:	2202      	movs	r2, #2
   82a7a:	801a      	strh	r2, [r3, #0]
	uint8_t ParamPrivs = V2Params_GetParameterPrivileges(ParamID);
   82a7c:	4628      	mov	r0, r5
   82a7e:	4b56      	ldr	r3, [pc, #344]	; (82bd8 <V2Protocol_ProcessCommand+0x210>)
   82a80:	4798      	blx	r3
	if ((V2Command == CMD_SET_PARAMETER) && (ParamPrivs & PARAM_PRIV_WRITE))
   82a82:	f010 0f02 	tst.w	r0, #2
   82a86:	d0f0      	beq.n	82a6a <V2Protocol_ProcessCommand+0xa2>
		avrisp_status_payload[1] = STATUS_CMD_OK;
   82a88:	4b54      	ldr	r3, [pc, #336]	; (82bdc <V2Protocol_ProcessCommand+0x214>)
   82a8a:	2200      	movs	r2, #0
   82a8c:	705a      	strb	r2, [r3, #1]
		V2Params_SetParameterValue(ParamID, ParamValue);
   82a8e:	4621      	mov	r1, r4
   82a90:	4628      	mov	r0, r5
   82a92:	4b53      	ldr	r3, [pc, #332]	; (82be0 <V2Protocol_ProcessCommand+0x218>)
   82a94:	4798      	blx	r3
	return true;
   82a96:	2001      	movs	r0, #1
		V2Params_SetParameterValue(ParamID, ParamValue);
   82a98:	e7d9      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
	else if ((V2Command == CMD_GET_PARAMETER) && (ParamPrivs & PARAM_PRIV_READ))
   82a9a:	f010 0f01 	tst.w	r0, #1
   82a9e:	d0e4      	beq.n	82a6a <V2Protocol_ProcessCommand+0xa2>
		avrisp_status_payload[1] = STATUS_CMD_OK;
   82aa0:	4c4e      	ldr	r4, [pc, #312]	; (82bdc <V2Protocol_ProcessCommand+0x214>)
   82aa2:	2300      	movs	r3, #0
   82aa4:	7063      	strb	r3, [r4, #1]
		avrisp_status_payload[2] = V2Params_GetParameterValue(ParamID);
   82aa6:	4628      	mov	r0, r5
   82aa8:	4b4e      	ldr	r3, [pc, #312]	; (82be4 <V2Protocol_ProcessCommand+0x21c>)
   82aaa:	4798      	blx	r3
   82aac:	70a0      	strb	r0, [r4, #2]
		avrisp_status_payload_size += 1;
   82aae:	4a49      	ldr	r2, [pc, #292]	; (82bd4 <V2Protocol_ProcessCommand+0x20c>)
   82ab0:	8813      	ldrh	r3, [r2, #0]
   82ab2:	3301      	adds	r3, #1
   82ab4:	8013      	strh	r3, [r2, #0]
	return true;
   82ab6:	2001      	movs	r0, #1
		avrisp_status_payload_size += 1;
   82ab8:	e7c9      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
 *  global storage variable for later use, and issuing LOAD EXTENDED ADDRESS commands
 *  to the attached device as required.
 */
static void V2Protocol_LoadAddress(void)
{
	CurrentAddress = (udd_g_ctrlreq.payload[3] << 24) | (udd_g_ctrlreq.payload[2] << 16) | (udd_g_ctrlreq.payload[1] << 8) | (udd_g_ctrlreq.payload[0]);
   82aba:	4b42      	ldr	r3, [pc, #264]	; (82bc4 <V2Protocol_ProcessCommand+0x1fc>)
   82abc:	689b      	ldr	r3, [r3, #8]
   82abe:	78da      	ldrb	r2, [r3, #3]
   82ac0:	7899      	ldrb	r1, [r3, #2]
   82ac2:	0409      	lsls	r1, r1, #16
   82ac4:	ea41 6102 	orr.w	r1, r1, r2, lsl #24
   82ac8:	781a      	ldrb	r2, [r3, #0]
   82aca:	4311      	orrs	r1, r2
   82acc:	785b      	ldrb	r3, [r3, #1]
   82ace:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
   82ad2:	4b45      	ldr	r3, [pc, #276]	; (82be8 <V2Protocol_ProcessCommand+0x220>)
   82ad4:	6019      	str	r1, [r3, #0]

	if (CurrentAddress & (1UL << 31))
   82ad6:	2900      	cmp	r1, #0
   82ad8:	db0a      	blt.n	82af0 <V2Protocol_ProcessCommand+0x128>
	  MustLoadExtendedAddress = true;
	  
	printf("AVRPROG: Address = %02x\n", (unsigned int)CurrentAddress);
   82ada:	4844      	ldr	r0, [pc, #272]	; (82bec <V2Protocol_ProcessCommand+0x224>)
   82adc:	4b44      	ldr	r3, [pc, #272]	; (82bf0 <V2Protocol_ProcessCommand+0x228>)
   82ade:	4798      	blx	r3

	avrisp_status_payload[1] = STATUS_CMD_OK;
   82ae0:	4b3e      	ldr	r3, [pc, #248]	; (82bdc <V2Protocol_ProcessCommand+0x214>)
   82ae2:	2200      	movs	r2, #0
   82ae4:	705a      	strb	r2, [r3, #1]
	avrisp_status_payload_size = 2;
   82ae6:	4b3b      	ldr	r3, [pc, #236]	; (82bd4 <V2Protocol_ProcessCommand+0x20c>)
   82ae8:	2202      	movs	r2, #2
   82aea:	801a      	strh	r2, [r3, #0]
	return true;
   82aec:	2001      	movs	r0, #1
}
   82aee:	e7ae      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
	  MustLoadExtendedAddress = true;
   82af0:	4b40      	ldr	r3, [pc, #256]	; (82bf4 <V2Protocol_ProcessCommand+0x22c>)
   82af2:	2201      	movs	r2, #1
   82af4:	701a      	strb	r2, [r3, #0]
   82af6:	e7f0      	b.n	82ada <V2Protocol_ProcessCommand+0x112>
	avrisp_status_payload[1] = STATUS_CMD_OK;
   82af8:	4b38      	ldr	r3, [pc, #224]	; (82bdc <V2Protocol_ProcessCommand+0x214>)
   82afa:	2200      	movs	r2, #0
   82afc:	705a      	strb	r2, [r3, #1]
	avrisp_status_payload_size = 2;
   82afe:	4b35      	ldr	r3, [pc, #212]	; (82bd4 <V2Protocol_ProcessCommand+0x20c>)
   82b00:	2202      	movs	r2, #2
   82b02:	801a      	strh	r2, [r3, #0]
	return true;
   82b04:	2001      	movs	r0, #1
}
   82b06:	e7a2      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
			ISPProtocol_EnterISPMode();
   82b08:	4b3b      	ldr	r3, [pc, #236]	; (82bf8 <V2Protocol_ProcessCommand+0x230>)
   82b0a:	4798      	blx	r3
	return true;
   82b0c:	2001      	movs	r0, #1
			break;
   82b0e:	e79e      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
			ISPProtocol_LeaveISPMode();
   82b10:	4b3a      	ldr	r3, [pc, #232]	; (82bfc <V2Protocol_ProcessCommand+0x234>)
   82b12:	4798      	blx	r3
	return true;
   82b14:	2001      	movs	r0, #1
			break;
   82b16:	e79a      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
			ISPProtocol_ProgramMemory(V2Command, avr_rambuf);
   82b18:	4939      	ldr	r1, [pc, #228]	; (82c00 <V2Protocol_ProcessCommand+0x238>)
   82b1a:	4620      	mov	r0, r4
   82b1c:	4b39      	ldr	r3, [pc, #228]	; (82c04 <V2Protocol_ProcessCommand+0x23c>)
   82b1e:	4798      	blx	r3
	return true;
   82b20:	2001      	movs	r0, #1
			break;
   82b22:	e794      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
			ISPProtocol_ReadMemory(V2Command, avr_rambuf);
   82b24:	4936      	ldr	r1, [pc, #216]	; (82c00 <V2Protocol_ProcessCommand+0x238>)
   82b26:	4620      	mov	r0, r4
   82b28:	4b37      	ldr	r3, [pc, #220]	; (82c08 <V2Protocol_ProcessCommand+0x240>)
   82b2a:	4798      	blx	r3
	return true;
   82b2c:	2001      	movs	r0, #1
			break;
   82b2e:	e78e      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
			ISPProtocol_ChipErase();
   82b30:	4b36      	ldr	r3, [pc, #216]	; (82c0c <V2Protocol_ProcessCommand+0x244>)
   82b32:	4798      	blx	r3
	return true;
   82b34:	2001      	movs	r0, #1
			break;
   82b36:	e78a      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
			ISPProtocol_ReadFuseLockSigOSCCAL(V2Command);
   82b38:	4620      	mov	r0, r4
   82b3a:	4b35      	ldr	r3, [pc, #212]	; (82c10 <V2Protocol_ProcessCommand+0x248>)
   82b3c:	4798      	blx	r3
	return true;
   82b3e:	2001      	movs	r0, #1
			break;
   82b40:	e785      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
			ISPProtocol_WriteFuseLock(V2Command);
   82b42:	4620      	mov	r0, r4
   82b44:	4b33      	ldr	r3, [pc, #204]	; (82c14 <V2Protocol_ProcessCommand+0x24c>)
   82b46:	4798      	blx	r3
	return true;
   82b48:	2001      	movs	r0, #1
			break;
   82b4a:	e780      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
			ISPProtocol_SPIMulti();
   82b4c:	4b32      	ldr	r3, [pc, #200]	; (82c18 <V2Protocol_ProcessCommand+0x250>)
   82b4e:	4798      	blx	r3
	return true;
   82b50:	2001      	movs	r0, #1
			break;
   82b52:	e77c      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
			udd_g_ctrlreq.payload = avrisp_status_payload;
   82b54:	4a1b      	ldr	r2, [pc, #108]	; (82bc4 <V2Protocol_ProcessCommand+0x1fc>)
   82b56:	4b21      	ldr	r3, [pc, #132]	; (82bdc <V2Protocol_ProcessCommand+0x214>)
   82b58:	6093      	str	r3, [r2, #8]
			udd_g_ctrlreq.payload_size = avrisp_status_payload_size;
   82b5a:	4b1e      	ldr	r3, [pc, #120]	; (82bd4 <V2Protocol_ProcessCommand+0x20c>)
   82b5c:	8819      	ldrh	r1, [r3, #0]
   82b5e:	8191      	strh	r1, [r2, #12]
			avrisp_status_payload_size = 0;
   82b60:	2200      	movs	r2, #0
   82b62:	801a      	strh	r2, [r3, #0]
			return true;
   82b64:	2001      	movs	r0, #1
   82b66:	e772      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
			offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xff;
   82b68:	4a16      	ldr	r2, [pc, #88]	; (82bc4 <V2Protocol_ProcessCommand+0x1fc>)
   82b6a:	8853      	ldrh	r3, [r2, #2]
   82b6c:	0a18      	lsrs	r0, r3, #8
			if ((offset + udd_g_ctrlreq.req.wLength) > AVR_BUF_SIZE){
   82b6e:	88d2      	ldrh	r2, [r2, #6]
   82b70:	eb02 2313 	add.w	r3, r2, r3, lsr #8
   82b74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   82b78:	dc21      	bgt.n	82bbe <V2Protocol_ProcessCommand+0x1f6>
			udd_g_ctrlreq.payload = avr_rambuf + offset;
   82b7a:	4912      	ldr	r1, [pc, #72]	; (82bc4 <V2Protocol_ProcessCommand+0x1fc>)
   82b7c:	4b20      	ldr	r3, [pc, #128]	; (82c00 <V2Protocol_ProcessCommand+0x238>)
   82b7e:	4403      	add	r3, r0
   82b80:	608b      	str	r3, [r1, #8]
			udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   82b82:	818a      	strh	r2, [r1, #12]
			return true;
   82b84:	2001      	movs	r0, #1
   82b86:	e762      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
			offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xff;
   82b88:	4a0e      	ldr	r2, [pc, #56]	; (82bc4 <V2Protocol_ProcessCommand+0x1fc>)
   82b8a:	8853      	ldrh	r3, [r2, #2]
   82b8c:	0a18      	lsrs	r0, r3, #8
			if ((offset + udd_g_ctrlreq.req.wLength) > AVR_BUF_SIZE){
   82b8e:	88d2      	ldrh	r2, [r2, #6]
   82b90:	eb02 2313 	add.w	r3, r2, r3, lsr #8
   82b94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   82b98:	dd01      	ble.n	82b9e <V2Protocol_ProcessCommand+0x1d6>
				return false;
   82b9a:	2000      	movs	r0, #0
   82b9c:	e757      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
			memcpy(avr_rambuf + offset, udd_g_ctrlreq.payload, udd_g_ctrlreq.req.wLength);
   82b9e:	4b09      	ldr	r3, [pc, #36]	; (82bc4 <V2Protocol_ProcessCommand+0x1fc>)
   82ba0:	6899      	ldr	r1, [r3, #8]
   82ba2:	4b17      	ldr	r3, [pc, #92]	; (82c00 <V2Protocol_ProcessCommand+0x238>)
   82ba4:	4418      	add	r0, r3
   82ba6:	4b1d      	ldr	r3, [pc, #116]	; (82c1c <V2Protocol_ProcessCommand+0x254>)
   82ba8:	4798      	blx	r3
			return true;
   82baa:	2001      	movs	r0, #1
   82bac:	e74f      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
	avrisp_status_payload[1] = STATUS_CMD_UNKNOWN;
   82bae:	4b0b      	ldr	r3, [pc, #44]	; (82bdc <V2Protocol_ProcessCommand+0x214>)
   82bb0:	22c9      	movs	r2, #201	; 0xc9
   82bb2:	705a      	strb	r2, [r3, #1]
	avrisp_status_payload_size = 2;
   82bb4:	4b07      	ldr	r3, [pc, #28]	; (82bd4 <V2Protocol_ProcessCommand+0x20c>)
   82bb6:	2202      	movs	r2, #2
   82bb8:	801a      	strh	r2, [r3, #0]
	return true;
   82bba:	2001      	movs	r0, #1
}
   82bbc:	e747      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
				return false;
   82bbe:	2000      	movs	r0, #0
   82bc0:	e745      	b.n	82a4e <V2Protocol_ProcessCommand+0x86>
   82bc2:	bf00      	nop
   82bc4:	20002df4 	.word	0x20002df4
   82bc8:	20001a2c 	.word	0x20001a2c
   82bcc:	000835ad 	.word	0x000835ad
   82bd0:	0008e4e8 	.word	0x0008e4e8
   82bd4:	2000263e 	.word	0x2000263e
   82bd8:	00082c3d 	.word	0x00082c3d
   82bdc:	20002640 	.word	0x20002640
   82be0:	00082c65 	.word	0x00082c65
   82be4:	00082c51 	.word	0x00082c51
   82be8:	20002660 	.word	0x20002660
   82bec:	0008e4f8 	.word	0x0008e4f8
   82bf0:	000878c1 	.word	0x000878c1
   82bf4:	2000263c 	.word	0x2000263c
   82bf8:	000824d5 	.word	0x000824d5
   82bfc:	0008261d 	.word	0x0008261d
   82c00:	2000192c 	.word	0x2000192c
   82c04:	00081fb5 	.word	0x00081fb5
   82c08:	00082235 	.word	0x00082235
   82c0c:	0008267d 	.word	0x0008267d
   82c10:	00082381 	.word	0x00082381
   82c14:	0008242d 	.word	0x0008242d
   82c18:	0008249d 	.word	0x0008249d
   82c1c:	000878e9 	.word	0x000878e9

00082c20 <V2Params_GetParamFromTable>:
 *  \param[in] ParamID  Parameter ID to find in the table
 *
 *  \return Pointer to the associated parameter information from the parameter table if found, NULL otherwise
 */
static ParameterItem_t* const V2Params_GetParamFromTable(const uint8_t ParamID)
{
   82c20:	4602      	mov	r2, r0
	ParameterItem_t* CurrTableItem = ParameterTable;
   82c22:	4805      	ldr	r0, [pc, #20]	; (82c38 <V2Params_GetParamFromTable+0x18>)

	/* Find the parameter in the parameter table if present */
	for (uint8_t TableIndex = 0; TableIndex < TABLE_PARAM_COUNT; TableIndex++)
   82c24:	f100 011e 	add.w	r1, r0, #30
	{
		if (ParamID == CurrTableItem->ParamID)
   82c28:	7803      	ldrb	r3, [r0, #0]
   82c2a:	4293      	cmp	r3, r2
   82c2c:	d003      	beq.n	82c36 <V2Params_GetParamFromTable+0x16>
		  return CurrTableItem;

		CurrTableItem++;
   82c2e:	3003      	adds	r0, #3
	for (uint8_t TableIndex = 0; TableIndex < TABLE_PARAM_COUNT; TableIndex++)
   82c30:	4288      	cmp	r0, r1
   82c32:	d1f9      	bne.n	82c28 <V2Params_GetParamFromTable+0x8>
	}

	return NULL;
   82c34:	2000      	movs	r0, #0
}
   82c36:	4770      	bx	lr
   82c38:	20000588 	.word	0x20000588

00082c3c <V2Params_GetParameterPrivileges>:
{
   82c3c:	b508      	push	{r3, lr}
	ParameterItem_t* const ParamInfo = V2Params_GetParamFromTable(ParamID);
   82c3e:	4b03      	ldr	r3, [pc, #12]	; (82c4c <V2Params_GetParameterPrivileges+0x10>)
   82c40:	4798      	blx	r3
	if (ParamInfo == NULL)
   82c42:	b108      	cbz	r0, 82c48 <V2Params_GetParameterPrivileges+0xc>
	return ParamInfo->ParamPrivileges;
   82c44:	7840      	ldrb	r0, [r0, #1]
}
   82c46:	bd08      	pop	{r3, pc}
	  return 0;
   82c48:	2000      	movs	r0, #0
   82c4a:	e7fc      	b.n	82c46 <V2Params_GetParameterPrivileges+0xa>
   82c4c:	00082c21 	.word	0x00082c21

00082c50 <V2Params_GetParameterValue>:
{
   82c50:	b508      	push	{r3, lr}
	ParameterItem_t* const ParamInfo = V2Params_GetParamFromTable(ParamID);
   82c52:	4b03      	ldr	r3, [pc, #12]	; (82c60 <V2Params_GetParameterValue+0x10>)
   82c54:	4798      	blx	r3
	if (ParamInfo == NULL)
   82c56:	b108      	cbz	r0, 82c5c <V2Params_GetParameterValue+0xc>
	return ParamInfo->ParamValue;
   82c58:	7880      	ldrb	r0, [r0, #2]
}
   82c5a:	bd08      	pop	{r3, pc}
	  return 0;
   82c5c:	2000      	movs	r0, #0
   82c5e:	e7fc      	b.n	82c5a <V2Params_GetParameterValue+0xa>
   82c60:	00082c21 	.word	0x00082c21

00082c64 <V2Params_SetParameterValue>:
{
   82c64:	b510      	push	{r4, lr}
   82c66:	460c      	mov	r4, r1
	ParameterItem_t* const ParamInfo = V2Params_GetParamFromTable(ParamID);
   82c68:	4b02      	ldr	r3, [pc, #8]	; (82c74 <V2Params_SetParameterValue+0x10>)
   82c6a:	4798      	blx	r3
	if (ParamInfo == NULL)
   82c6c:	b100      	cbz	r0, 82c70 <V2Params_SetParameterValue+0xc>
	ParamInfo->ParamValue = Value;
   82c6e:	7084      	strb	r4, [r0, #2]
}
   82c70:	bd10      	pop	{r4, pc}
   82c72:	bf00      	nop
   82c74:	00082c21 	.word	0x00082c21

00082c78 <ctrl_cdc_settings_cb>:

}

static void ctrl_cdc_settings_cb(void)
{
    if (udd_g_ctrlreq.req.wValue & 0x01) {
   82c78:	4b08      	ldr	r3, [pc, #32]	; (82c9c <ctrl_cdc_settings_cb+0x24>)
   82c7a:	885b      	ldrh	r3, [r3, #2]
   82c7c:	f013 0f01 	tst.w	r3, #1
        cdc_settings_change[0] = 1;
   82c80:	4a07      	ldr	r2, [pc, #28]	; (82ca0 <ctrl_cdc_settings_cb+0x28>)
   82c82:	bf14      	ite	ne
   82c84:	2101      	movne	r1, #1
    } else {
        cdc_settings_change[0] = 0;
   82c86:	2100      	moveq	r1, #0
   82c88:	7011      	strb	r1, [r2, #0]
    }
    if (udd_g_ctrlreq.req.wValue & 0x02) {
   82c8a:	f013 0f02 	tst.w	r3, #2
        cdc_settings_change[1] = 1;
   82c8e:	4b04      	ldr	r3, [pc, #16]	; (82ca0 <ctrl_cdc_settings_cb+0x28>)
   82c90:	bf14      	ite	ne
   82c92:	2201      	movne	r2, #1
    } else {
        cdc_settings_change[1] = 0;
   82c94:	2200      	moveq	r2, #0
   82c96:	705a      	strb	r2, [r3, #1]
    }
}
   82c98:	4770      	bx	lr
   82c9a:	bf00      	nop
   82c9c:	20002df4 	.word	0x20002df4
   82ca0:	200005a8 	.word	0x200005a8

00082ca4 <ctrl_readmem_ctrl>:
void ctrl_readmem_ctrl(void){
   82ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t buflen = *(CTRLBUFFER_WORDPTR);
   82ca6:	4b0a      	ldr	r3, [pc, #40]	; (82cd0 <ctrl_readmem_ctrl+0x2c>)
   82ca8:	681e      	ldr	r6, [r3, #0]
	uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   82caa:	685f      	ldr	r7, [r3, #4]
	FPGA_releaselock();
   82cac:	4b09      	ldr	r3, [pc, #36]	; (82cd4 <ctrl_readmem_ctrl+0x30>)
   82cae:	4798      	blx	r3
	while(!FPGA_setlock(fpga_ctrlmem));
   82cb0:	2505      	movs	r5, #5
   82cb2:	4c09      	ldr	r4, [pc, #36]	; (82cd8 <ctrl_readmem_ctrl+0x34>)
   82cb4:	4628      	mov	r0, r5
   82cb6:	47a0      	blx	r4
   82cb8:	2800      	cmp	r0, #0
   82cba:	d0fb      	beq.n	82cb4 <ctrl_readmem_ctrl+0x10>
	FPGA_setaddr(address);
   82cbc:	4638      	mov	r0, r7
   82cbe:	4b07      	ldr	r3, [pc, #28]	; (82cdc <ctrl_readmem_ctrl+0x38>)
   82cc0:	4798      	blx	r3
	ctrlmemread_buf = (uint8_t *) PSRAM_BASE_ADDRESS;
   82cc2:	4b07      	ldr	r3, [pc, #28]	; (82ce0 <ctrl_readmem_ctrl+0x3c>)
   82cc4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
   82cc8:	601a      	str	r2, [r3, #0]
	ctrlmemread_size = buflen;
   82cca:	4b06      	ldr	r3, [pc, #24]	; (82ce4 <ctrl_readmem_ctrl+0x40>)
   82ccc:	601e      	str	r6, [r3, #0]
}
   82cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82cd0:	20001a50 	.word	0x20001a50
   82cd4:	00081d6d 	.word	0x00081d6d
   82cd8:	00081d41 	.word	0x00081d41
   82cdc:	00081d85 	.word	0x00081d85
   82ce0:	20001a90 	.word	0x20001a90
   82ce4:	20001a94 	.word	0x20001a94

00082ce8 <ctrl_writemem_ctrl>:
void ctrl_writemem_ctrl(void){
   82ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t buflen = *(CTRLBUFFER_WORDPTR);
   82cea:	4b0e      	ldr	r3, [pc, #56]	; (82d24 <ctrl_writemem_ctrl+0x3c>)
   82cec:	681c      	ldr	r4, [r3, #0]
	uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   82cee:	685f      	ldr	r7, [r3, #4]
	FPGA_releaselock();
   82cf0:	4b0d      	ldr	r3, [pc, #52]	; (82d28 <ctrl_writemem_ctrl+0x40>)
   82cf2:	4798      	blx	r3
	while(!FPGA_setlock(fpga_generic));
   82cf4:	2601      	movs	r6, #1
   82cf6:	4d0d      	ldr	r5, [pc, #52]	; (82d2c <ctrl_writemem_ctrl+0x44>)
   82cf8:	4630      	mov	r0, r6
   82cfa:	47a8      	blx	r5
   82cfc:	2800      	cmp	r0, #0
   82cfe:	d0fb      	beq.n	82cf8 <ctrl_writemem_ctrl+0x10>
	FPGA_setaddr(address);
   82d00:	4638      	mov	r0, r7
   82d02:	4b0b      	ldr	r3, [pc, #44]	; (82d30 <ctrl_writemem_ctrl+0x48>)
   82d04:	4798      	blx	r3
	for(unsigned int i = 0; i < buflen; i++){
   82d06:	b14c      	cbz	r4, 82d1c <ctrl_writemem_ctrl+0x34>
   82d08:	4a0a      	ldr	r2, [pc, #40]	; (82d34 <ctrl_writemem_ctrl+0x4c>)
   82d0a:	2300      	movs	r3, #0
		xram[i] = ctrlbuf_payload[i];
   82d0c:	4d0a      	ldr	r5, [pc, #40]	; (82d38 <ctrl_writemem_ctrl+0x50>)
   82d0e:	6829      	ldr	r1, [r5, #0]
   82d10:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   82d14:	54c8      	strb	r0, [r1, r3]
	for(unsigned int i = 0; i < buflen; i++){
   82d16:	3301      	adds	r3, #1
   82d18:	429c      	cmp	r4, r3
   82d1a:	d1f8      	bne.n	82d0e <ctrl_writemem_ctrl+0x26>
	FPGA_releaselock();
   82d1c:	4b02      	ldr	r3, [pc, #8]	; (82d28 <ctrl_writemem_ctrl+0x40>)
   82d1e:	4798      	blx	r3
}
   82d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82d22:	bf00      	nop
   82d24:	20001a50 	.word	0x20001a50
   82d28:	00081d6d 	.word	0x00081d6d
   82d2c:	00081d41 	.word	0x00081d41
   82d30:	00081d85 	.word	0x00081d85
   82d34:	20001a57 	.word	0x20001a57
   82d38:	200002f4 	.word	0x200002f4

00082d3c <ctrl_writemem_bulk>:
void ctrl_writemem_bulk(void){
   82d3c:	b570      	push	{r4, r5, r6, lr}
	uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   82d3e:	4b07      	ldr	r3, [pc, #28]	; (82d5c <ctrl_writemem_bulk+0x20>)
   82d40:	685e      	ldr	r6, [r3, #4]
	FPGA_releaselock();
   82d42:	4b07      	ldr	r3, [pc, #28]	; (82d60 <ctrl_writemem_bulk+0x24>)
   82d44:	4798      	blx	r3
	while(!FPGA_setlock(fpga_blockout));
   82d46:	2504      	movs	r5, #4
   82d48:	4c06      	ldr	r4, [pc, #24]	; (82d64 <ctrl_writemem_bulk+0x28>)
   82d4a:	4628      	mov	r0, r5
   82d4c:	47a0      	blx	r4
   82d4e:	2800      	cmp	r0, #0
   82d50:	d0fb      	beq.n	82d4a <ctrl_writemem_bulk+0xe>
	FPGA_setaddr(address);
   82d52:	4630      	mov	r0, r6
   82d54:	4b04      	ldr	r3, [pc, #16]	; (82d68 <ctrl_writemem_bulk+0x2c>)
   82d56:	4798      	blx	r3
}
   82d58:	bd70      	pop	{r4, r5, r6, pc}
   82d5a:	bf00      	nop
   82d5c:	20001a50 	.word	0x20001a50
   82d60:	00081d6d 	.word	0x00081d6d
   82d64:	00081d41 	.word	0x00081d41
   82d68:	00081d85 	.word	0x00081d85

00082d6c <ctrl_readmem_bulk>:
void ctrl_readmem_bulk(void){
   82d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t buflen = *(CTRLBUFFER_WORDPTR);	
   82d6e:	4b0a      	ldr	r3, [pc, #40]	; (82d98 <ctrl_readmem_bulk+0x2c>)
   82d70:	681e      	ldr	r6, [r3, #0]
	uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   82d72:	685f      	ldr	r7, [r3, #4]
	FPGA_releaselock();
   82d74:	4b09      	ldr	r3, [pc, #36]	; (82d9c <ctrl_readmem_bulk+0x30>)
   82d76:	4798      	blx	r3
	while(!FPGA_setlock(fpga_blockin));
   82d78:	2502      	movs	r5, #2
   82d7a:	4c09      	ldr	r4, [pc, #36]	; (82da0 <ctrl_readmem_bulk+0x34>)
   82d7c:	4628      	mov	r0, r5
   82d7e:	47a0      	blx	r4
   82d80:	2800      	cmp	r0, #0
   82d82:	d0fb      	beq.n	82d7c <ctrl_readmem_bulk+0x10>
	FPGA_setaddr(address);
   82d84:	4638      	mov	r0, r7
   82d86:	4b07      	ldr	r3, [pc, #28]	; (82da4 <ctrl_readmem_bulk+0x38>)
   82d88:	4798      	blx	r3
	udi_vendor_bulk_in_run(
   82d8a:	4a07      	ldr	r2, [pc, #28]	; (82da8 <ctrl_readmem_bulk+0x3c>)
   82d8c:	4631      	mov	r1, r6
   82d8e:	f04f 40c0 	mov.w	r0, #1610612736	; 0x60000000
   82d92:	4b06      	ldr	r3, [pc, #24]	; (82dac <ctrl_readmem_bulk+0x40>)
   82d94:	4798      	blx	r3
}
   82d96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82d98:	20001a50 	.word	0x20001a50
   82d9c:	00081d6d 	.word	0x00081d6d
   82da0:	00081d41 	.word	0x00081d41
   82da4:	00081d85 	.word	0x00081d85
   82da8:	00082efd 	.word	0x00082efd
   82dac:	000846dd 	.word	0x000846dd

00082db0 <ctrl_xmega_program_void>:
{
   82db0:	b508      	push	{r3, lr}
	XPROGProtocol_Command();
   82db2:	4b01      	ldr	r3, [pc, #4]	; (82db8 <ctrl_xmega_program_void+0x8>)
   82db4:	4798      	blx	r3
}
   82db6:	bd08      	pop	{r3, pc}
   82db8:	00083f39 	.word	0x00083f39

00082dbc <ctrl_avr_program_void>:
{
   82dbc:	b508      	push	{r3, lr}
	V2Protocol_ProcessCommand();
   82dbe:	4b01      	ldr	r3, [pc, #4]	; (82dc4 <ctrl_avr_program_void+0x8>)
   82dc0:	4798      	blx	r3
}
   82dc2:	bd08      	pop	{r3, pc}
   82dc4:	000829c9 	.word	0x000829c9

00082dc8 <ctrl_usart2_enabledump>:
{
   82dc8:	b510      	push	{r4, lr}
   82dca:	b084      	sub	sp, #16
	switch(udd_g_ctrlreq.req.wValue & 0xFF){
   82dcc:	4b1e      	ldr	r3, [pc, #120]	; (82e48 <ctrl_usart2_enabledump+0x80>)
   82dce:	789b      	ldrb	r3, [r3, #2]
   82dd0:	b11b      	cbz	r3, 82dda <ctrl_usart2_enabledump+0x12>
   82dd2:	2b01      	cmp	r3, #1
   82dd4:	d012      	beq.n	82dfc <ctrl_usart2_enabledump+0x34>
}
   82dd6:	b004      	add	sp, #16
   82dd8:	bd10      	pop	{r4, pc}
			usart_disable_rx(USART2);
   82dda:	4c1c      	ldr	r4, [pc, #112]	; (82e4c <ctrl_usart2_enabledump+0x84>)
   82ddc:	4620      	mov	r0, r4
   82dde:	4b1c      	ldr	r3, [pc, #112]	; (82e50 <ctrl_usart2_enabledump+0x88>)
   82de0:	4798      	blx	r3
			usart_disable_tx(USART2);
   82de2:	4620      	mov	r0, r4
   82de4:	4b1b      	ldr	r3, [pc, #108]	; (82e54 <ctrl_usart2_enabledump+0x8c>)
   82de6:	4798      	blx	r3
			usart_enable_interrupt(USART2, 0);
   82de8:	2100      	movs	r1, #0
   82dea:	4620      	mov	r0, r4
   82dec:	4b1a      	ldr	r3, [pc, #104]	; (82e58 <ctrl_usart2_enabledump+0x90>)
   82dee:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   82df0:	4b1a      	ldr	r3, [pc, #104]	; (82e5c <ctrl_usart2_enabledump+0x94>)
   82df2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82df6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
   82dfa:	e7ec      	b.n	82dd6 <ctrl_usart2_enabledump+0xe>
			pmc_enable_periph_clk(ID_USART2);
   82dfc:	200f      	movs	r0, #15
   82dfe:	4b18      	ldr	r3, [pc, #96]	; (82e60 <ctrl_usart2_enabledump+0x98>)
   82e00:	4798      	blx	r3
			opts.channel_mode = US_MR_CHMODE_NORMAL;
   82e02:	2300      	movs	r3, #0
   82e04:	9303      	str	r3, [sp, #12]
			opts.spi_mode = SPI_MODE_0;
   82e06:	9302      	str	r3, [sp, #8]
			opts.char_length = US_MR_CHRL_8_BIT;
   82e08:	23c0      	movs	r3, #192	; 0xc0
   82e0a:	9301      	str	r3, [sp, #4]
			usart_init_spi_slave(USART2, &opts);
   82e0c:	4c0f      	ldr	r4, [pc, #60]	; (82e4c <ctrl_usart2_enabledump+0x84>)
   82e0e:	4669      	mov	r1, sp
   82e10:	4620      	mov	r0, r4
   82e12:	4b14      	ldr	r3, [pc, #80]	; (82e64 <ctrl_usart2_enabledump+0x9c>)
   82e14:	4798      	blx	r3
			usart_enable_rx(USART2);
   82e16:	4620      	mov	r0, r4
   82e18:	4b13      	ldr	r3, [pc, #76]	; (82e68 <ctrl_usart2_enabledump+0xa0>)
   82e1a:	4798      	blx	r3
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   82e1c:	4b0f      	ldr	r3, [pc, #60]	; (82e5c <ctrl_usart2_enabledump+0x94>)
   82e1e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82e22:	601a      	str	r2, [r3, #0]
			usart_enable_interrupt(USART2, US_IER_RXRDY);
   82e24:	2101      	movs	r1, #1
   82e26:	4620      	mov	r0, r4
   82e28:	4b0b      	ldr	r3, [pc, #44]	; (82e58 <ctrl_usart2_enabledump+0x90>)
   82e2a:	4798      	blx	r3
			gpio_configure_pin(PIO_PA23_IDX, (PIO_PERIPH_A | PIO_DEFAULT));
   82e2c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82e30:	2017      	movs	r0, #23
   82e32:	4c0e      	ldr	r4, [pc, #56]	; (82e6c <ctrl_usart2_enabledump+0xa4>)
   82e34:	47a0      	blx	r4
			gpio_configure_pin(PIO_PB22_IDX, (PIO_PERIPH_B | PIO_DEFAULT));
   82e36:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82e3a:	2036      	movs	r0, #54	; 0x36
   82e3c:	47a0      	blx	r4
			gpio_configure_pin(PIO_PA25_IDX, (PIO_PERIPH_B | PIO_DEFAULT));
   82e3e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82e42:	2019      	movs	r0, #25
   82e44:	47a0      	blx	r4
}
   82e46:	e7c6      	b.n	82dd6 <ctrl_usart2_enabledump+0xe>
   82e48:	20002df4 	.word	0x20002df4
   82e4c:	40098000 	.word	0x40098000
   82e50:	00086e87 	.word	0x00086e87
   82e54:	00086e77 	.word	0x00086e77
   82e58:	00086e8d 	.word	0x00086e8d
   82e5c:	e000e100 	.word	0xe000e100
   82e60:	00085565 	.word	0x00085565
   82e64:	00086dc9 	.word	0x00086dc9
   82e68:	00086e81 	.word	0x00086e81
   82e6c:	00085221 	.word	0x00085221

00082e70 <ctrl_usart_cb_data>:
{
	ctrl_usart(USART_TARGET, false);
}

static void ctrl_usart_cb_data(void)
{		
   82e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//Catch heartbleed-style error
	if (udd_g_ctrlreq.req.wLength > udd_g_ctrlreq.payload_size){
   82e72:	4b0a      	ldr	r3, [pc, #40]	; (82e9c <ctrl_usart_cb_data+0x2c>)
   82e74:	88da      	ldrh	r2, [r3, #6]
   82e76:	899b      	ldrh	r3, [r3, #12]
   82e78:	4293      	cmp	r3, r2
   82e7a:	d30d      	bcc.n	82e98 <ctrl_usart_cb_data+0x28>
		return;
	}
	
	for (int i = 0; i < udd_g_ctrlreq.req.wLength; i++){
   82e7c:	b162      	cbz	r2, 82e98 <ctrl_usart_cb_data+0x28>
   82e7e:	2400      	movs	r4, #0
		usart_driver_putchar(USART_TARGET, NULL, udd_g_ctrlreq.payload[i]);
   82e80:	4d06      	ldr	r5, [pc, #24]	; (82e9c <ctrl_usart_cb_data+0x2c>)
   82e82:	4f07      	ldr	r7, [pc, #28]	; (82ea0 <ctrl_usart_cb_data+0x30>)
   82e84:	4e07      	ldr	r6, [pc, #28]	; (82ea4 <ctrl_usart_cb_data+0x34>)
   82e86:	68ab      	ldr	r3, [r5, #8]
   82e88:	5d1a      	ldrb	r2, [r3, r4]
   82e8a:	2100      	movs	r1, #0
   82e8c:	4638      	mov	r0, r7
   82e8e:	47b0      	blx	r6
	for (int i = 0; i < udd_g_ctrlreq.req.wLength; i++){
   82e90:	3401      	adds	r4, #1
   82e92:	88eb      	ldrh	r3, [r5, #6]
   82e94:	42a3      	cmp	r3, r4
   82e96:	dcf6      	bgt.n	82e86 <ctrl_usart_cb_data+0x16>
	}
}
   82e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82e9a:	bf00      	nop
   82e9c:	20002df4 	.word	0x20002df4
   82ea0:	40090000 	.word	0x40090000
   82ea4:	00083989 	.word	0x00083989

00082ea8 <ctrl_usart_cb>:
{
   82ea8:	b508      	push	{r3, lr}
	ctrl_usart(USART_TARGET, false);
   82eaa:	2100      	movs	r1, #0
   82eac:	4801      	ldr	r0, [pc, #4]	; (82eb4 <ctrl_usart_cb+0xc>)
   82eae:	4b02      	ldr	r3, [pc, #8]	; (82eb8 <ctrl_usart_cb+0x10>)
   82eb0:	4798      	blx	r3
}
   82eb2:	bd08      	pop	{r3, pc}
   82eb4:	40090000 	.word	0x40090000
   82eb8:	0008362d 	.word	0x0008362d

00082ebc <ctrl_progfpga_bulk>:
	// If any of the above failed...
	return false;		
}


void ctrl_progfpga_bulk(void){
   82ebc:	b508      	push	{r3, lr}
	
	switch(udd_g_ctrlreq.req.wValue){
   82ebe:	4b0b      	ldr	r3, [pc, #44]	; (82eec <ctrl_progfpga_bulk+0x30>)
   82ec0:	885b      	ldrh	r3, [r3, #2]
   82ec2:	2ba1      	cmp	r3, #161	; 0xa1
   82ec4:	d007      	beq.n	82ed6 <ctrl_progfpga_bulk+0x1a>
   82ec6:	2ba2      	cmp	r3, #162	; 0xa2
   82ec8:	d00b      	beq.n	82ee2 <ctrl_progfpga_bulk+0x26>
   82eca:	2ba0      	cmp	r3, #160	; 0xa0
   82ecc:	d000      	beq.n	82ed0 <ctrl_progfpga_bulk+0x14>
			break;
			
		default:
			break;
	}
}
   82ece:	bd08      	pop	{r3, pc}
			fpga_program_setup1();			
   82ed0:	4b07      	ldr	r3, [pc, #28]	; (82ef0 <ctrl_progfpga_bulk+0x34>)
   82ed2:	4798      	blx	r3
			break;
   82ed4:	e7fb      	b.n	82ece <ctrl_progfpga_bulk+0x12>
			fpga_program_setup2();
   82ed6:	4b07      	ldr	r3, [pc, #28]	; (82ef4 <ctrl_progfpga_bulk+0x38>)
   82ed8:	4798      	blx	r3
			blockendpoint_usage = bep_fpgabitstream;
   82eda:	4b07      	ldr	r3, [pc, #28]	; (82ef8 <ctrl_progfpga_bulk+0x3c>)
   82edc:	220a      	movs	r2, #10
   82ede:	701a      	strb	r2, [r3, #0]
			break;
   82ee0:	e7f5      	b.n	82ece <ctrl_progfpga_bulk+0x12>
			blockendpoint_usage = bep_emem;
   82ee2:	4b05      	ldr	r3, [pc, #20]	; (82ef8 <ctrl_progfpga_bulk+0x3c>)
   82ee4:	2200      	movs	r2, #0
   82ee6:	701a      	strb	r2, [r3, #0]
}
   82ee8:	e7f1      	b.n	82ece <ctrl_progfpga_bulk+0x12>
   82eea:	bf00      	nop
   82eec:	20002df4 	.word	0x20002df4
   82ef0:	00087185 	.word	0x00087185
   82ef4:	00087219 	.word	0x00087219
   82ef8:	20001a4d 	.word	0x20001a4d

00082efc <main_vendor_bulk_in_received>:
	return false;
}

void main_vendor_bulk_in_received(udd_ep_status_t status,
		iram_size_t nb_transfered, udd_ep_id_t ep)
{
   82efc:	b508      	push	{r3, lr}
	UNUSED(nb_transfered);
	UNUSED(ep);
	
	if (FPGA_lockstatus() == fpga_blockin){		
   82efe:	4b08      	ldr	r3, [pc, #32]	; (82f20 <main_vendor_bulk_in_received+0x24>)
   82f00:	4798      	blx	r3
   82f02:	2802      	cmp	r0, #2
   82f04:	d004      	beq.n	82f10 <main_vendor_bulk_in_received+0x14>
		FPGA_releaselock();
	} else 	if (FPGA_lockstatus() == fpga_streamin) {
   82f06:	4b06      	ldr	r3, [pc, #24]	; (82f20 <main_vendor_bulk_in_received+0x24>)
   82f08:	4798      	blx	r3
   82f0a:	2803      	cmp	r0, #3
   82f0c:	d003      	beq.n	82f16 <main_vendor_bulk_in_received+0x1a>

	if (UDD_EP_TRANSFER_OK != status) {
		return; // Transfer aborted/error
	}	

}
   82f0e:	bd08      	pop	{r3, pc}
		FPGA_releaselock();
   82f10:	4b04      	ldr	r3, [pc, #16]	; (82f24 <main_vendor_bulk_in_received+0x28>)
   82f12:	4798      	blx	r3
   82f14:	e7fb      	b.n	82f0e <main_vendor_bulk_in_received+0x12>
		smc_normaltiming();
   82f16:	4b04      	ldr	r3, [pc, #16]	; (82f28 <main_vendor_bulk_in_received+0x2c>)
   82f18:	4798      	blx	r3
		FPGA_releaselock();
   82f1a:	4b02      	ldr	r3, [pc, #8]	; (82f24 <main_vendor_bulk_in_received+0x28>)
   82f1c:	4798      	blx	r3
	if (UDD_EP_TRANSFER_OK != status) {
   82f1e:	e7f6      	b.n	82f0e <main_vendor_bulk_in_received+0x12>
   82f20:	00081d79 	.word	0x00081d79
   82f24:	00081d6d 	.word	0x00081d6d
   82f28:	00081dad 	.word	0x00081dad

00082f2c <main_vendor_bulk_out_received>:

void main_vendor_bulk_out_received(udd_ep_status_t status,
		iram_size_t nb_transfered, udd_ep_id_t ep)
{
   82f2c:	b570      	push	{r4, r5, r6, lr}
	UNUSED(ep);
	if (UDD_EP_TRANSFER_OK != status) {
   82f2e:	b9b8      	cbnz	r0, 82f60 <main_vendor_bulk_out_received+0x34>
		main_vendor_bulk_out_received);
		
		return;
	}
	
	if (blockendpoint_usage == bep_emem){
   82f30:	4b17      	ldr	r3, [pc, #92]	; (82f90 <main_vendor_bulk_out_received+0x64>)
   82f32:	781b      	ldrb	r3, [r3, #0]
   82f34:	b9f3      	cbnz	r3, 82f74 <main_vendor_bulk_out_received+0x48>
		for(unsigned int i = 0; i < nb_transfered; i++){
   82f36:	b141      	cbz	r1, 82f4a <main_vendor_bulk_out_received+0x1e>
   82f38:	4a16      	ldr	r2, [pc, #88]	; (82f94 <main_vendor_bulk_out_received+0x68>)
			xram[i] = main_buf_loopback[i];
   82f3a:	4d17      	ldr	r5, [pc, #92]	; (82f98 <main_vendor_bulk_out_received+0x6c>)
   82f3c:	6828      	ldr	r0, [r5, #0]
   82f3e:	f812 4b01 	ldrb.w	r4, [r2], #1
   82f42:	54c4      	strb	r4, [r0, r3]
		for(unsigned int i = 0; i < nb_transfered; i++){
   82f44:	3301      	adds	r3, #1
   82f46:	4299      	cmp	r1, r3
   82f48:	d1f8      	bne.n	82f3c <main_vendor_bulk_out_received+0x10>
		}
		
		if (FPGA_lockstatus() == fpga_blockout){
   82f4a:	4b14      	ldr	r3, [pc, #80]	; (82f9c <main_vendor_bulk_out_received+0x70>)
   82f4c:	4798      	blx	r3
   82f4e:	2804      	cmp	r0, #4
   82f50:	d00d      	beq.n	82f6e <main_vendor_bulk_out_received+0x42>
#endif
	}
	
	//printf("BULKOUT: %d bytes\n", (int)nb_transfered);
	
	udi_vendor_bulk_out_run(
   82f52:	4a13      	ldr	r2, [pc, #76]	; (82fa0 <main_vendor_bulk_out_received+0x74>)
   82f54:	f44f 6180 	mov.w	r1, #1024	; 0x400
   82f58:	480e      	ldr	r0, [pc, #56]	; (82f94 <main_vendor_bulk_out_received+0x68>)
   82f5a:	4b12      	ldr	r3, [pc, #72]	; (82fa4 <main_vendor_bulk_out_received+0x78>)
   82f5c:	4798      	blx	r3
	main_buf_loopback,
	sizeof(main_buf_loopback),
	main_vendor_bulk_out_received);
}
   82f5e:	bd70      	pop	{r4, r5, r6, pc}
		udi_vendor_bulk_out_run(
   82f60:	4a0f      	ldr	r2, [pc, #60]	; (82fa0 <main_vendor_bulk_out_received+0x74>)
   82f62:	f44f 6180 	mov.w	r1, #1024	; 0x400
   82f66:	480b      	ldr	r0, [pc, #44]	; (82f94 <main_vendor_bulk_out_received+0x68>)
   82f68:	4b0e      	ldr	r3, [pc, #56]	; (82fa4 <main_vendor_bulk_out_received+0x78>)
   82f6a:	4798      	blx	r3
		return;
   82f6c:	e7f7      	b.n	82f5e <main_vendor_bulk_out_received+0x32>
			FPGA_releaselock();
   82f6e:	4b0e      	ldr	r3, [pc, #56]	; (82fa8 <main_vendor_bulk_out_received+0x7c>)
   82f70:	4798      	blx	r3
   82f72:	e7ee      	b.n	82f52 <main_vendor_bulk_out_received+0x26>
	} else if (blockendpoint_usage == bep_fpgabitstream){
   82f74:	2b0a      	cmp	r3, #10
   82f76:	d1ec      	bne.n	82f52 <main_vendor_bulk_out_received+0x26>
		for(unsigned int i = 0; i < nb_transfered; i++){
   82f78:	2900      	cmp	r1, #0
   82f7a:	d0ea      	beq.n	82f52 <main_vendor_bulk_out_received+0x26>
   82f7c:	4d05      	ldr	r5, [pc, #20]	; (82f94 <main_vendor_bulk_out_received+0x68>)
   82f7e:	194c      	adds	r4, r1, r5
			fpga_program_sendbyte(main_buf_loopback[i]);
   82f80:	4e0a      	ldr	r6, [pc, #40]	; (82fac <main_vendor_bulk_out_received+0x80>)
   82f82:	f815 0b01 	ldrb.w	r0, [r5], #1
   82f86:	47b0      	blx	r6
		for(unsigned int i = 0; i < nb_transfered; i++){
   82f88:	42a5      	cmp	r5, r4
   82f8a:	d1fa      	bne.n	82f82 <main_vendor_bulk_out_received+0x56>
   82f8c:	e7e1      	b.n	82f52 <main_vendor_bulk_out_received+0x26>
   82f8e:	bf00      	nop
   82f90:	20001a4d 	.word	0x20001a4d
   82f94:	20001a9c 	.word	0x20001a9c
   82f98:	200002f4 	.word	0x200002f4
   82f9c:	00081d79 	.word	0x00081d79
   82fa0:	00082f2d 	.word	0x00082f2d
   82fa4:	000846f9 	.word	0x000846f9
   82fa8:	00081d6d 	.word	0x00081d6d
   82fac:	00087229 	.word	0x00087229

00082fb0 <ctrl_sam3ucfg_cb>:
{
   82fb0:	b510      	push	{r4, lr}
	switch(udd_g_ctrlreq.req.wValue & 0xFF)
   82fb2:	4b24      	ldr	r3, [pc, #144]	; (83044 <ctrl_sam3ucfg_cb+0x94>)
   82fb4:	789b      	ldrb	r3, [r3, #2]
   82fb6:	3b01      	subs	r3, #1
   82fb8:	2b10      	cmp	r3, #16
   82fba:	d814      	bhi.n	82fe6 <ctrl_sam3ucfg_cb+0x36>
   82fbc:	e8df f003 	tbb	[pc, r3]
   82fc0:	13181409 	.word	0x13181409
   82fc4:	13131313 	.word	0x13131313
   82fc8:	13131313 	.word	0x13131313
   82fcc:	2f131313 	.word	0x2f131313
   82fd0:	3e          	.byte	0x3e
   82fd1:	00          	.byte	0x00
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   82fd2:	203e      	movs	r0, #62	; 0x3e
   82fd4:	4b1c      	ldr	r3, [pc, #112]	; (83048 <ctrl_sam3ucfg_cb+0x98>)
   82fd6:	4798      	blx	r3
	case OSC_MAINCK_12M_RC:
		return pmc_osc_is_ready_fastrc();

	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_main_xtal();
   82fd8:	4c1c      	ldr	r4, [pc, #112]	; (8304c <ctrl_sam3ucfg_cb+0x9c>)
   82fda:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82fdc:	2800      	cmp	r0, #0
   82fde:	d0fc      	beq.n	82fda <ctrl_sam3ucfg_cb+0x2a>
			pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
   82fe0:	2010      	movs	r0, #16
   82fe2:	4b1b      	ldr	r3, [pc, #108]	; (83050 <ctrl_sam3ucfg_cb+0xa0>)
   82fe4:	4798      	blx	r3
}
   82fe6:	bd10      	pop	{r4, pc}
			pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   82fe8:	2010      	movs	r0, #16
   82fea:	4b1a      	ldr	r3, [pc, #104]	; (83054 <ctrl_sam3ucfg_cb+0xa4>)
   82fec:	4798      	blx	r3
			break;
   82fee:	e7fa      	b.n	82fe6 <ctrl_sam3ucfg_cb+0x36>
			board_power(0);
   82ff0:	201d      	movs	r0, #29
   82ff2:	4b19      	ldr	r3, [pc, #100]	; (83058 <ctrl_sam3ucfg_cb+0xa8>)
   82ff4:	4798      	blx	r3
			efc_perform_command(EFC0, EFC_FCMD_CGPB, 1);	
   82ff6:	2201      	movs	r2, #1
   82ff8:	210c      	movs	r1, #12
   82ffa:	4818      	ldr	r0, [pc, #96]	; (8305c <ctrl_sam3ucfg_cb+0xac>)
   82ffc:	4b18      	ldr	r3, [pc, #96]	; (83060 <ctrl_sam3ucfg_cb+0xb0>)
   82ffe:	4798      	blx	r3
 *
 * The driver must remove pull-up on USB line D- or D+.
 */
static inline void udc_detach(void)
{
	udd_detach();
   83000:	4b18      	ldr	r3, [pc, #96]	; (83064 <ctrl_sam3ucfg_cb+0xb4>)
   83002:	4798      	blx	r3
			while (RSTC->RSTC_SR & RSTC_SR_SRCMP);			
   83004:	4b18      	ldr	r3, [pc, #96]	; (83068 <ctrl_sam3ucfg_cb+0xb8>)
   83006:	685a      	ldr	r2, [r3, #4]
   83008:	f412 3f00 	tst.w	r2, #131072	; 0x20000
   8300c:	d1fb      	bne.n	83006 <ctrl_sam3ucfg_cb+0x56>
			RSTC->RSTC_CR |= RSTC_CR_KEY(0xA5) | RSTC_CR_PERRST | RSTC_CR_PROCRST;				
   8300e:	4a16      	ldr	r2, [pc, #88]	; (83068 <ctrl_sam3ucfg_cb+0xb8>)
   83010:	6813      	ldr	r3, [r2, #0]
   83012:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   83016:	f043 0305 	orr.w	r3, r3, #5
   8301a:	6013      	str	r3, [r2, #0]
			while(1);
   8301c:	e7fe      	b.n	8301c <ctrl_sam3ucfg_cb+0x6c>
   8301e:	4b11      	ldr	r3, [pc, #68]	; (83064 <ctrl_sam3ucfg_cb+0xb4>)
   83020:	4798      	blx	r3
			while (RSTC->RSTC_SR & RSTC_SR_SRCMP);
   83022:	4b11      	ldr	r3, [pc, #68]	; (83068 <ctrl_sam3ucfg_cb+0xb8>)
   83024:	685a      	ldr	r2, [r3, #4]
   83026:	f412 3f00 	tst.w	r2, #131072	; 0x20000
   8302a:	d1fb      	bne.n	83024 <ctrl_sam3ucfg_cb+0x74>
			RSTC->RSTC_CR |= RSTC_CR_KEY(0xA5) | RSTC_CR_PERRST | RSTC_CR_PROCRST;
   8302c:	4a0e      	ldr	r2, [pc, #56]	; (83068 <ctrl_sam3ucfg_cb+0xb8>)
   8302e:	6813      	ldr	r3, [r2, #0]
   83030:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   83034:	f043 0305 	orr.w	r3, r3, #5
   83038:	6013      	str	r3, [r2, #0]
			while(1);
   8303a:	e7fe      	b.n	8303a <ctrl_sam3ucfg_cb+0x8a>
			FPGA_releaselock();
   8303c:	4b0b      	ldr	r3, [pc, #44]	; (8306c <ctrl_sam3ucfg_cb+0xbc>)
   8303e:	4798      	blx	r3
}
   83040:	e7d1      	b.n	82fe6 <ctrl_sam3ucfg_cb+0x36>
   83042:	bf00      	nop
   83044:	20002df4 	.word	0x20002df4
   83048:	000854cd 	.word	0x000854cd
   8304c:	000854f5 	.word	0x000854f5
   83050:	00085405 	.word	0x00085405
   83054:	00085469 	.word	0x00085469
   83058:	00085205 	.word	0x00085205
   8305c:	400e0800 	.word	0x400e0800
   83060:	00081df9 	.word	0x00081df9
   83064:	00086311 	.word	0x00086311
   83068:	400e1200 	.word	0x400e1200
   8306c:	00081d6d 	.word	0x00081d6d

00083070 <main_suspend_action>:
{
   83070:	b508      	push	{r3, lr}
	active = false;
   83072:	4b03      	ldr	r3, [pc, #12]	; (83080 <main_suspend_action+0x10>)
   83074:	2200      	movs	r2, #0
   83076:	701a      	strb	r2, [r3, #0]
	ui_powerdown();
   83078:	4b02      	ldr	r3, [pc, #8]	; (83084 <main_suspend_action+0x14>)
   8307a:	4798      	blx	r3
}
   8307c:	bd08      	pop	{r3, pc}
   8307e:	bf00      	nop
   83080:	20001a4c 	.word	0x20001a4c
   83084:	00084535 	.word	0x00084535

00083088 <main_resume_action>:
{
   83088:	b508      	push	{r3, lr}
	ui_wakeup();
   8308a:	4b01      	ldr	r3, [pc, #4]	; (83090 <main_resume_action+0x8>)
   8308c:	4798      	blx	r3
}
   8308e:	bd08      	pop	{r3, pc}
   83090:	00084551 	.word	0x00084551

00083094 <main_sof_action>:
{
   83094:	b508      	push	{r3, lr}
	if (!main_b_vendor_enable)
   83096:	4b04      	ldr	r3, [pc, #16]	; (830a8 <main_sof_action+0x14>)
   83098:	781b      	ldrb	r3, [r3, #0]
   8309a:	b903      	cbnz	r3, 8309e <main_sof_action+0xa>
}
   8309c:	bd08      	pop	{r3, pc}
	ui_process(udd_get_frame_number());
   8309e:	4b03      	ldr	r3, [pc, #12]	; (830ac <main_sof_action+0x18>)
   830a0:	4798      	blx	r3
   830a2:	4b03      	ldr	r3, [pc, #12]	; (830b0 <main_sof_action+0x1c>)
   830a4:	4798      	blx	r3
   830a6:	e7f9      	b.n	8309c <main_sof_action+0x8>
   830a8:	200005aa 	.word	0x200005aa
   830ac:	00086391 	.word	0x00086391
   830b0:	00084569 	.word	0x00084569

000830b4 <main_vendor_enable>:
{
   830b4:	b510      	push	{r4, lr}
	main_b_vendor_enable = true;
   830b6:	2401      	movs	r4, #1
   830b8:	4b05      	ldr	r3, [pc, #20]	; (830d0 <main_vendor_enable+0x1c>)
   830ba:	701c      	strb	r4, [r3, #0]
	active = true;
   830bc:	4b05      	ldr	r3, [pc, #20]	; (830d4 <main_vendor_enable+0x20>)
   830be:	701c      	strb	r4, [r3, #0]
	udi_vendor_bulk_out_run(
   830c0:	4a05      	ldr	r2, [pc, #20]	; (830d8 <main_vendor_enable+0x24>)
   830c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
   830c6:	4805      	ldr	r0, [pc, #20]	; (830dc <main_vendor_enable+0x28>)
   830c8:	4b05      	ldr	r3, [pc, #20]	; (830e0 <main_vendor_enable+0x2c>)
   830ca:	4798      	blx	r3
}
   830cc:	4620      	mov	r0, r4
   830ce:	bd10      	pop	{r4, pc}
   830d0:	200005aa 	.word	0x200005aa
   830d4:	20001a4c 	.word	0x20001a4c
   830d8:	00082f2d 	.word	0x00082f2d
   830dc:	20001a9c 	.word	0x20001a9c
   830e0:	000846f9 	.word	0x000846f9

000830e4 <main_vendor_disable>:
	main_b_vendor_enable = false;
   830e4:	4b01      	ldr	r3, [pc, #4]	; (830ec <main_vendor_disable+0x8>)
   830e6:	2200      	movs	r2, #0
   830e8:	701a      	strb	r2, [r3, #0]
}
   830ea:	4770      	bx	lr
   830ec:	200005aa 	.word	0x200005aa

000830f0 <main_setup_out_received>:
{
   830f0:	b508      	push	{r3, lr}
	udd_g_ctrlreq.payload = ctrlbuffer;
   830f2:	4b43      	ldr	r3, [pc, #268]	; (83200 <main_setup_out_received+0x110>)
   830f4:	4a43      	ldr	r2, [pc, #268]	; (83204 <main_setup_out_received+0x114>)
   830f6:	609a      	str	r2, [r3, #8]
	udd_g_ctrlreq.payload_size = min(udd_g_ctrlreq.req.wLength,	sizeof(ctrlbuffer));
   830f8:	88da      	ldrh	r2, [r3, #6]
   830fa:	2a40      	cmp	r2, #64	; 0x40
   830fc:	bf28      	it	cs
   830fe:	2240      	movcs	r2, #64	; 0x40
   83100:	819a      	strh	r2, [r3, #12]
	blockendpoint_usage = bep_emem;
   83102:	4a41      	ldr	r2, [pc, #260]	; (83208 <main_setup_out_received+0x118>)
   83104:	2100      	movs	r1, #0
   83106:	7011      	strb	r1, [r2, #0]
	switch(udd_g_ctrlreq.req.bRequest){
   83108:	785b      	ldrb	r3, [r3, #1]
   8310a:	3b10      	subs	r3, #16
   8310c:	2b21      	cmp	r3, #33	; 0x21
   8310e:	d875      	bhi.n	831fc <main_setup_out_received+0x10c>
   83110:	e8df f003 	tbb	[pc, r3]
   83114:	321c2711 	.word	0x321c2711
   83118:	745b7474 	.word	0x745b7474
   8311c:	3d427474 	.word	0x3d427474
   83120:	5651474c 	.word	0x5651474c
   83124:	746a6560 	.word	0x746a6560
   83128:	74747474 	.word	0x74747474
   8312c:	74747474 	.word	0x74747474
   83130:	74747474 	.word	0x74747474
   83134:	6f74      	.short	0x6f74
			if (FPGA_setlock(fpga_usblocked)){
   83136:	2006      	movs	r0, #6
   83138:	4b34      	ldr	r3, [pc, #208]	; (8320c <main_setup_out_received+0x11c>)
   8313a:	4798      	blx	r3
   8313c:	b908      	cbnz	r0, 83142 <main_setup_out_received+0x52>
	return false;		
   8313e:	2000      	movs	r0, #0
   83140:	e05d      	b.n	831fe <main_setup_out_received+0x10e>
				udd_g_ctrlreq.callback = ctrl_readmem_bulk;
   83142:	4b2f      	ldr	r3, [pc, #188]	; (83200 <main_setup_out_received+0x110>)
   83144:	4a32      	ldr	r2, [pc, #200]	; (83210 <main_setup_out_received+0x120>)
   83146:	611a      	str	r2, [r3, #16]
				return true;
   83148:	2001      	movs	r0, #1
   8314a:	e058      	b.n	831fe <main_setup_out_received+0x10e>
			if (FPGA_setlock(fpga_usblocked)){
   8314c:	2006      	movs	r0, #6
   8314e:	4b2f      	ldr	r3, [pc, #188]	; (8320c <main_setup_out_received+0x11c>)
   83150:	4798      	blx	r3
   83152:	b908      	cbnz	r0, 83158 <main_setup_out_received+0x68>
	return false;		
   83154:	2000      	movs	r0, #0
   83156:	e052      	b.n	831fe <main_setup_out_received+0x10e>
				udd_g_ctrlreq.callback = ctrl_readmem_ctrl;
   83158:	4b29      	ldr	r3, [pc, #164]	; (83200 <main_setup_out_received+0x110>)
   8315a:	4a2e      	ldr	r2, [pc, #184]	; (83214 <main_setup_out_received+0x124>)
   8315c:	611a      	str	r2, [r3, #16]
				return true;	
   8315e:	2001      	movs	r0, #1
   83160:	e04d      	b.n	831fe <main_setup_out_received+0x10e>
			if (FPGA_setlock(fpga_usblocked)){
   83162:	2006      	movs	r0, #6
   83164:	4b29      	ldr	r3, [pc, #164]	; (8320c <main_setup_out_received+0x11c>)
   83166:	4798      	blx	r3
   83168:	b908      	cbnz	r0, 8316e <main_setup_out_received+0x7e>
	return false;		
   8316a:	2000      	movs	r0, #0
   8316c:	e047      	b.n	831fe <main_setup_out_received+0x10e>
				udd_g_ctrlreq.callback = ctrl_writemem_bulk;
   8316e:	4b24      	ldr	r3, [pc, #144]	; (83200 <main_setup_out_received+0x110>)
   83170:	4a29      	ldr	r2, [pc, #164]	; (83218 <main_setup_out_received+0x128>)
   83172:	611a      	str	r2, [r3, #16]
				return true;
   83174:	2001      	movs	r0, #1
   83176:	e042      	b.n	831fe <main_setup_out_received+0x10e>
			if (FPGA_setlock(fpga_usblocked)){
   83178:	2006      	movs	r0, #6
   8317a:	4b24      	ldr	r3, [pc, #144]	; (8320c <main_setup_out_received+0x11c>)
   8317c:	4798      	blx	r3
   8317e:	b908      	cbnz	r0, 83184 <main_setup_out_received+0x94>
	return false;		
   83180:	2000      	movs	r0, #0
   83182:	e03c      	b.n	831fe <main_setup_out_received+0x10e>
				udd_g_ctrlreq.callback = ctrl_writemem_ctrl;
   83184:	4b1e      	ldr	r3, [pc, #120]	; (83200 <main_setup_out_received+0x110>)
   83186:	4a25      	ldr	r2, [pc, #148]	; (8321c <main_setup_out_received+0x12c>)
   83188:	611a      	str	r2, [r3, #16]
				return true;
   8318a:	2001      	movs	r0, #1
   8318c:	e037      	b.n	831fe <main_setup_out_received+0x10e>
			udd_g_ctrlreq.callback = ctrl_usart_cb;
   8318e:	4b1c      	ldr	r3, [pc, #112]	; (83200 <main_setup_out_received+0x110>)
   83190:	4a23      	ldr	r2, [pc, #140]	; (83220 <main_setup_out_received+0x130>)
   83192:	611a      	str	r2, [r3, #16]
			return true;
   83194:	2001      	movs	r0, #1
   83196:	e032      	b.n	831fe <main_setup_out_received+0x10e>
			udd_g_ctrlreq.callback = ctrl_usart_cb_data;
   83198:	4b19      	ldr	r3, [pc, #100]	; (83200 <main_setup_out_received+0x110>)
   8319a:	4a22      	ldr	r2, [pc, #136]	; (83224 <main_setup_out_received+0x134>)
   8319c:	611a      	str	r2, [r3, #16]
			return true;
   8319e:	2001      	movs	r0, #1
   831a0:	e02d      	b.n	831fe <main_setup_out_received+0x10e>
			udd_g_ctrlreq.callback = ctrl_scardconfig_cb;
   831a2:	4b17      	ldr	r3, [pc, #92]	; (83200 <main_setup_out_received+0x110>)
   831a4:	4a20      	ldr	r2, [pc, #128]	; (83228 <main_setup_out_received+0x138>)
   831a6:	611a      	str	r2, [r3, #16]
			return true;
   831a8:	2001      	movs	r0, #1
   831aa:	e028      	b.n	831fe <main_setup_out_received+0x10e>
			udd_g_ctrlreq.callback = ctrl_scarddata_cb;
   831ac:	4b14      	ldr	r3, [pc, #80]	; (83200 <main_setup_out_received+0x110>)
   831ae:	4a1f      	ldr	r2, [pc, #124]	; (8322c <main_setup_out_received+0x13c>)
   831b0:	611a      	str	r2, [r3, #16]
			return true;
   831b2:	2001      	movs	r0, #1
   831b4:	e023      	b.n	831fe <main_setup_out_received+0x10e>
			udd_g_ctrlreq.callback = ctrl_scardaux_cb;
   831b6:	4b12      	ldr	r3, [pc, #72]	; (83200 <main_setup_out_received+0x110>)
   831b8:	4a1d      	ldr	r2, [pc, #116]	; (83230 <main_setup_out_received+0x140>)
   831ba:	611a      	str	r2, [r3, #16]
			return true;
   831bc:	2001      	movs	r0, #1
   831be:	e01e      	b.n	831fe <main_setup_out_received+0x10e>
			udd_g_ctrlreq.callback = ctrl_usart2_enabledump;
   831c0:	4b0f      	ldr	r3, [pc, #60]	; (83200 <main_setup_out_received+0x110>)
   831c2:	4a1c      	ldr	r2, [pc, #112]	; (83234 <main_setup_out_received+0x144>)
   831c4:	611a      	str	r2, [r3, #16]
			return true;
   831c6:	2001      	movs	r0, #1
   831c8:	e019      	b.n	831fe <main_setup_out_received+0x10e>
			udd_g_ctrlreq.callback = ctrl_progfpga_bulk;
   831ca:	4b0d      	ldr	r3, [pc, #52]	; (83200 <main_setup_out_received+0x110>)
   831cc:	4a1a      	ldr	r2, [pc, #104]	; (83238 <main_setup_out_received+0x148>)
   831ce:	611a      	str	r2, [r3, #16]
			return true;
   831d0:	2001      	movs	r0, #1
   831d2:	e014      	b.n	831fe <main_setup_out_received+0x10e>
			udd_g_ctrlreq.callback = ctrl_xmega_program_void;
   831d4:	4b0a      	ldr	r3, [pc, #40]	; (83200 <main_setup_out_received+0x110>)
   831d6:	4a19      	ldr	r2, [pc, #100]	; (8323c <main_setup_out_received+0x14c>)
   831d8:	611a      	str	r2, [r3, #16]
			return true;
   831da:	2001      	movs	r0, #1
   831dc:	e00f      	b.n	831fe <main_setup_out_received+0x10e>
			udd_g_ctrlreq.callback = ctrl_avr_program_void;
   831de:	4b08      	ldr	r3, [pc, #32]	; (83200 <main_setup_out_received+0x110>)
   831e0:	4a17      	ldr	r2, [pc, #92]	; (83240 <main_setup_out_received+0x150>)
   831e2:	611a      	str	r2, [r3, #16]
			return true;
   831e4:	2001      	movs	r0, #1
   831e6:	e00a      	b.n	831fe <main_setup_out_received+0x10e>
			udd_g_ctrlreq.callback = ctrl_sam3ucfg_cb;
   831e8:	4b05      	ldr	r3, [pc, #20]	; (83200 <main_setup_out_received+0x110>)
   831ea:	4a16      	ldr	r2, [pc, #88]	; (83244 <main_setup_out_received+0x154>)
   831ec:	611a      	str	r2, [r3, #16]
			return true;
   831ee:	2001      	movs	r0, #1
   831f0:	e005      	b.n	831fe <main_setup_out_received+0x10e>
			udd_g_ctrlreq.callback = ctrl_cdc_settings_cb;
   831f2:	4b03      	ldr	r3, [pc, #12]	; (83200 <main_setup_out_received+0x110>)
   831f4:	4a14      	ldr	r2, [pc, #80]	; (83248 <main_setup_out_received+0x158>)
   831f6:	611a      	str	r2, [r3, #16]
			return true;
   831f8:	2001      	movs	r0, #1
   831fa:	e000      	b.n	831fe <main_setup_out_received+0x10e>
	switch(udd_g_ctrlreq.req.bRequest){
   831fc:	2000      	movs	r0, #0
}
   831fe:	bd08      	pop	{r3, pc}
   83200:	20002df4 	.word	0x20002df4
   83204:	20001a50 	.word	0x20001a50
   83208:	20001a4d 	.word	0x20001a4d
   8320c:	00081d41 	.word	0x00081d41
   83210:	00082d6d 	.word	0x00082d6d
   83214:	00082ca5 	.word	0x00082ca5
   83218:	00082d3d 	.word	0x00082d3d
   8321c:	00082ce9 	.word	0x00082ce9
   83220:	00082ea9 	.word	0x00082ea9
   83224:	00082e71 	.word	0x00082e71
   83228:	00081cc1 	.word	0x00081cc1
   8322c:	00081a79 	.word	0x00081a79
   83230:	00081acd 	.word	0x00081acd
   83234:	00082dc9 	.word	0x00082dc9
   83238:	00082ebd 	.word	0x00082ebd
   8323c:	00082db1 	.word	0x00082db1
   83240:	00082dbd 	.word	0x00082dbd
   83244:	00082fb1 	.word	0x00082fb1
   83248:	00082c79 	.word	0x00082c79

0008324c <main_setup_in_received>:
	if (udd_g_ctrlreq.req.wLength > sizeof(respbuf)){
   8324c:	4b40      	ldr	r3, [pc, #256]	; (83350 <main_setup_in_received+0x104>)
   8324e:	88da      	ldrh	r2, [r3, #6]
   83250:	2ac8      	cmp	r2, #200	; 0xc8
   83252:	d878      	bhi.n	83346 <main_setup_in_received+0xfa>
{
   83254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	switch(udd_g_ctrlreq.req.bRequest){
   83258:	785b      	ldrb	r3, [r3, #1]
   8325a:	3b12      	subs	r3, #18
   8325c:	2b1f      	cmp	r3, #31
   8325e:	d874      	bhi.n	8334a <main_setup_in_received+0xfe>
   83260:	e8df f003 	tbb	[pc, r3]
   83264:	33737326 	.word	0x33737326
   83268:	73735073 	.word	0x73735073
   8326c:	5c5f4b10 	.word	0x5c5f4b10
   83270:	48457362 	.word	0x48457362
   83274:	73737373 	.word	0x73737373
   83278:	73737373 	.word	0x73737373
   8327c:	73737373 	.word	0x73737373
   83280:	65737373 	.word	0x65737373
			for(cnt = 0; cnt < udd_g_ctrlreq.req.wLength; cnt++){
   83284:	2400      	movs	r4, #0
   83286:	b16a      	cbz	r2, 832a4 <main_setup_in_received+0x58>
   83288:	4d32      	ldr	r5, [pc, #200]	; (83354 <main_setup_in_received+0x108>)
   8328a:	2400      	movs	r4, #0
				respbuf[cnt] = usart_driver_getchar(USART_TARGET);
   8328c:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 83374 <main_setup_in_received+0x128>
   83290:	4f31      	ldr	r7, [pc, #196]	; (83358 <main_setup_in_received+0x10c>)
			for(cnt = 0; cnt < udd_g_ctrlreq.req.wLength; cnt++){
   83292:	4e2f      	ldr	r6, [pc, #188]	; (83350 <main_setup_in_received+0x104>)
				respbuf[cnt] = usart_driver_getchar(USART_TARGET);
   83294:	4640      	mov	r0, r8
   83296:	47b8      	blx	r7
   83298:	f805 0b01 	strb.w	r0, [r5], #1
			for(cnt = 0; cnt < udd_g_ctrlreq.req.wLength; cnt++){
   8329c:	3401      	adds	r4, #1
   8329e:	88f3      	ldrh	r3, [r6, #6]
   832a0:	42a3      	cmp	r3, r4
   832a2:	d8f7      	bhi.n	83294 <main_setup_in_received+0x48>
			udd_g_ctrlreq.payload = respbuf;
   832a4:	4b2a      	ldr	r3, [pc, #168]	; (83350 <main_setup_in_received+0x104>)
   832a6:	4a2b      	ldr	r2, [pc, #172]	; (83354 <main_setup_in_received+0x108>)
   832a8:	609a      	str	r2, [r3, #8]
			udd_g_ctrlreq.payload_size = cnt;
   832aa:	819c      	strh	r4, [r3, #12]
			return true;
   832ac:	2001      	movs	r0, #1
   832ae:	e04d      	b.n	8334c <main_setup_in_received+0x100>
			udd_g_ctrlreq.payload = ctrlmemread_buf;
   832b0:	4a27      	ldr	r2, [pc, #156]	; (83350 <main_setup_in_received+0x104>)
   832b2:	4b2a      	ldr	r3, [pc, #168]	; (8335c <main_setup_in_received+0x110>)
   832b4:	681b      	ldr	r3, [r3, #0]
   832b6:	6093      	str	r3, [r2, #8]
			udd_g_ctrlreq.payload_size = ctrlmemread_size;
   832b8:	4b29      	ldr	r3, [pc, #164]	; (83360 <main_setup_in_received+0x114>)
   832ba:	6819      	ldr	r1, [r3, #0]
   832bc:	8191      	strh	r1, [r2, #12]
			ctrlmemread_size = 0;
   832be:	2200      	movs	r2, #0
   832c0:	601a      	str	r2, [r3, #0]
			FPGA_releaselock();
   832c2:	4b28      	ldr	r3, [pc, #160]	; (83364 <main_setup_in_received+0x118>)
   832c4:	4798      	blx	r3
			return true;
   832c6:	2001      	movs	r0, #1
   832c8:	e040      	b.n	8334c <main_setup_in_received+0x100>
			respbuf[0] = FPGA_ISDONE();
   832ca:	200a      	movs	r0, #10
   832cc:	4b26      	ldr	r3, [pc, #152]	; (83368 <main_setup_in_received+0x11c>)
   832ce:	4798      	blx	r3
   832d0:	4b20      	ldr	r3, [pc, #128]	; (83354 <main_setup_in_received+0x108>)
   832d2:	3800      	subs	r0, #0
   832d4:	bf18      	it	ne
   832d6:	2001      	movne	r0, #1
   832d8:	7018      	strb	r0, [r3, #0]
			respbuf[1] = 0;
   832da:	2200      	movs	r2, #0
   832dc:	705a      	strb	r2, [r3, #1]
			respbuf[2] = 0;
   832de:	709a      	strb	r2, [r3, #2]
			respbuf[3] = 0;
   832e0:	70da      	strb	r2, [r3, #3]
			udd_g_ctrlreq.payload = respbuf;
   832e2:	4a1b      	ldr	r2, [pc, #108]	; (83350 <main_setup_in_received+0x104>)
   832e4:	6093      	str	r3, [r2, #8]
			udd_g_ctrlreq.payload_size = 4;
   832e6:	2304      	movs	r3, #4
   832e8:	8193      	strh	r3, [r2, #12]
			return true;
   832ea:	2001      	movs	r0, #1
   832ec:	e02e      	b.n	8334c <main_setup_in_received+0x100>
			return XPROGProtocol_Command();
   832ee:	4b1f      	ldr	r3, [pc, #124]	; (8336c <main_setup_in_received+0x120>)
   832f0:	4798      	blx	r3
   832f2:	e02b      	b.n	8334c <main_setup_in_received+0x100>
			return V2Protocol_ProcessCommand();
   832f4:	4b1e      	ldr	r3, [pc, #120]	; (83370 <main_setup_in_received+0x124>)
   832f6:	4798      	blx	r3
   832f8:	e028      	b.n	8334c <main_setup_in_received+0x100>
			return ctrl_usart(USART_TARGET, true);
   832fa:	2101      	movs	r1, #1
   832fc:	481d      	ldr	r0, [pc, #116]	; (83374 <main_setup_in_received+0x128>)
   832fe:	4b1e      	ldr	r3, [pc, #120]	; (83378 <main_setup_in_received+0x12c>)
   83300:	4798      	blx	r3
   83302:	e023      	b.n	8334c <main_setup_in_received+0x100>
			respbuf[0] = FW_VER_MAJOR;
   83304:	4b13      	ldr	r3, [pc, #76]	; (83354 <main_setup_in_received+0x108>)
   83306:	2200      	movs	r2, #0
   83308:	701a      	strb	r2, [r3, #0]
			respbuf[1] = FW_VER_MINOR;
   8330a:	211e      	movs	r1, #30
   8330c:	7059      	strb	r1, [r3, #1]
			respbuf[2] = FW_VER_DEBUG;
   8330e:	709a      	strb	r2, [r3, #2]
			udd_g_ctrlreq.payload = respbuf;
   83310:	4a0f      	ldr	r2, [pc, #60]	; (83350 <main_setup_in_received+0x104>)
   83312:	6093      	str	r3, [r2, #8]
			udd_g_ctrlreq.payload_size = 3;
   83314:	2303      	movs	r3, #3
   83316:	8193      	strh	r3, [r2, #12]
			return true;
   83318:	2001      	movs	r0, #1
   8331a:	e017      	b.n	8334c <main_setup_in_received+0x100>
			return ctrl_scardconfig_req();
   8331c:	4b17      	ldr	r3, [pc, #92]	; (8337c <main_setup_in_received+0x130>)
   8331e:	4798      	blx	r3
   83320:	e014      	b.n	8334c <main_setup_in_received+0x100>
			return ctrl_scarddata_req();
   83322:	4b17      	ldr	r3, [pc, #92]	; (83380 <main_setup_in_received+0x134>)
   83324:	4798      	blx	r3
   83326:	e011      	b.n	8334c <main_setup_in_received+0x100>
			return ctrl_scardaux_req();
   83328:	4b16      	ldr	r3, [pc, #88]	; (83384 <main_setup_in_received+0x138>)
   8332a:	4798      	blx	r3
   8332c:	e00e      	b.n	8334c <main_setup_in_received+0x100>
            respbuf[0] = cdc_settings_change[0];
   8332e:	4a16      	ldr	r2, [pc, #88]	; (83388 <main_setup_in_received+0x13c>)
   83330:	7811      	ldrb	r1, [r2, #0]
   83332:	4b08      	ldr	r3, [pc, #32]	; (83354 <main_setup_in_received+0x108>)
   83334:	7019      	strb	r1, [r3, #0]
            respbuf[1] = cdc_settings_change[1];
   83336:	7852      	ldrb	r2, [r2, #1]
   83338:	705a      	strb	r2, [r3, #1]
            udd_g_ctrlreq.payload = respbuf;
   8333a:	4a05      	ldr	r2, [pc, #20]	; (83350 <main_setup_in_received+0x104>)
   8333c:	6093      	str	r3, [r2, #8]
            udd_g_ctrlreq.payload_size = 2;
   8333e:	2302      	movs	r3, #2
   83340:	8193      	strh	r3, [r2, #12]
            return true;
   83342:	2001      	movs	r0, #1
   83344:	e002      	b.n	8334c <main_setup_in_received+0x100>
		return false;
   83346:	2000      	movs	r0, #0
}
   83348:	4770      	bx	lr
	switch(udd_g_ctrlreq.req.bRequest){
   8334a:	2000      	movs	r0, #0
}
   8334c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83350:	20002df4 	.word	0x20002df4
   83354:	20001e9c 	.word	0x20001e9c
   83358:	00083a1d 	.word	0x00083a1d
   8335c:	20001a90 	.word	0x20001a90
   83360:	20001a94 	.word	0x20001a94
   83364:	00081d6d 	.word	0x00081d6d
   83368:	000851cf 	.word	0x000851cf
   8336c:	00083f39 	.word	0x00083f39
   83370:	000829c9 	.word	0x000829c9
   83374:	40090000 	.word	0x40090000
   83378:	0008362d 	.word	0x0008362d
   8337c:	00081a09 	.word	0x00081a09
   83380:	000819c9 	.word	0x000819c9
   83384:	00081a59 	.word	0x00081a59
   83388:	200005a8 	.word	0x200005a8

0008338c <cdc_enable>:
/////////////////////////////////////////////////////////
#include "usb_protocol_cdc.h"
volatile bool enable_cdc_transfer[2] = {false, false};
	extern volatile bool usart_x_enabled[4];
bool cdc_enable(uint8_t port)
{
   8338c:	4603      	mov	r3, r0
	enable_cdc_transfer[port] = true;
   8338e:	2001      	movs	r0, #1
   83390:	4a01      	ldr	r2, [pc, #4]	; (83398 <cdc_enable+0xc>)
   83392:	54d0      	strb	r0, [r2, r3]
	return true;
}
   83394:	4770      	bx	lr
   83396:	bf00      	nop
   83398:	20001a98 	.word	0x20001a98

0008339c <cdc_disable>:

void cdc_disable(uint8_t port)
{
	enable_cdc_transfer[port] = false;
   8339c:	4b01      	ldr	r3, [pc, #4]	; (833a4 <cdc_disable+0x8>)
   8339e:	2200      	movs	r2, #0
   833a0:	541a      	strb	r2, [r3, r0]
}
   833a2:	4770      	bx	lr
   833a4:	20001a98 	.word	0x20001a98

000833a8 <my_callback_rx_notify>:
static uint8_t uart_buf[512] = {0};
void my_callback_rx_notify(uint8_t port)
{
	//iram_size_t udi_cdc_multi_get_nb_received_data
	
    if (port > 0)
   833a8:	b928      	cbnz	r0, 833b6 <my_callback_rx_notify+0xe>
        return;
	if (enable_cdc_transfer[port] && usart_x_enabled[0]) {
   833aa:	4b19      	ldr	r3, [pc, #100]	; (83410 <my_callback_rx_notify+0x68>)
   833ac:	781b      	ldrb	r3, [r3, #0]
   833ae:	b113      	cbz	r3, 833b6 <my_callback_rx_notify+0xe>
   833b0:	4b18      	ldr	r3, [pc, #96]	; (83414 <my_callback_rx_notify+0x6c>)
   833b2:	781b      	ldrb	r3, [r3, #0]
   833b4:	b903      	cbnz	r3, 833b8 <my_callback_rx_notify+0x10>
   833b6:	4770      	bx	lr
{
   833b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		iram_size_t num_char = udi_cdc_multi_get_nb_received_data(port);
   833bc:	4b16      	ldr	r3, [pc, #88]	; (83418 <my_callback_rx_notify+0x70>)
   833be:	4798      	blx	r3
		while (num_char > 0) {
   833c0:	4604      	mov	r4, r0
   833c2:	b318      	cbz	r0, 8340c <my_callback_rx_notify+0x64>
			num_char = (num_char > 512) ? 512 : num_char;
			udi_cdc_multi_read_buf(port, uart_buf, num_char);
   833c4:	4f15      	ldr	r7, [pc, #84]	; (8341c <my_callback_rx_notify+0x74>)
   833c6:	2500      	movs	r5, #0
   833c8:	f8df a054 	ldr.w	sl, [pc, #84]	; 83420 <my_callback_rx_notify+0x78>
   833cc:	e004      	b.n	833d8 <my_callback_rx_notify+0x30>
			for (uint16_t i = 0; i < num_char; i++) { //num_char; num_char > 0; num_char--) {
				//usart_driver_putchar(USART_TARGET, NULL, udi_cdc_multi_getc(port));
				usart_driver_putchar(USART_TARGET, NULL, uart_buf[i]);
			}
			num_char = udi_cdc_multi_get_nb_received_data(port);
   833ce:	4628      	mov	r0, r5
   833d0:	4b11      	ldr	r3, [pc, #68]	; (83418 <my_callback_rx_notify+0x70>)
   833d2:	4798      	blx	r3
		while (num_char > 0) {
   833d4:	4604      	mov	r4, r0
   833d6:	b1c8      	cbz	r0, 8340c <my_callback_rx_notify+0x64>
			num_char = (num_char > 512) ? 512 : num_char;
   833d8:	4626      	mov	r6, r4
   833da:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
   833de:	bf28      	it	cs
   833e0:	f44f 7600 	movcs.w	r6, #512	; 0x200
			udi_cdc_multi_read_buf(port, uart_buf, num_char);
   833e4:	4632      	mov	r2, r6
   833e6:	4639      	mov	r1, r7
   833e8:	4628      	mov	r0, r5
   833ea:	47d0      	blx	sl
			for (uint16_t i = 0; i < num_char; i++) { //num_char; num_char > 0; num_char--) {
   833ec:	2c00      	cmp	r4, #0
   833ee:	d0ee      	beq.n	833ce <my_callback_rx_notify+0x26>
   833f0:	462c      	mov	r4, r5
				usart_driver_putchar(USART_TARGET, NULL, uart_buf[i]);
   833f2:	f8df 9030 	ldr.w	r9, [pc, #48]	; 83424 <my_callback_rx_notify+0x7c>
   833f6:	f8df 8030 	ldr.w	r8, [pc, #48]	; 83428 <my_callback_rx_notify+0x80>
   833fa:	5d3a      	ldrb	r2, [r7, r4]
   833fc:	4629      	mov	r1, r5
   833fe:	4648      	mov	r0, r9
   83400:	47c0      	blx	r8
			for (uint16_t i = 0; i < num_char; i++) { //num_char; num_char > 0; num_char--) {
   83402:	3401      	adds	r4, #1
   83404:	b2a4      	uxth	r4, r4
   83406:	42b4      	cmp	r4, r6
   83408:	d3f7      	bcc.n	833fa <my_callback_rx_notify+0x52>
   8340a:	e7e0      	b.n	833ce <my_callback_rx_notify+0x26>
		while (*st) {
			udi_cdc_putc(*st++);
		}
		#endif
	}
}
   8340c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83410:	20001a98 	.word	0x20001a98
   83414:	20002178 	.word	0x20002178
   83418:	000803c5 	.word	0x000803c5
   8341c:	20001f64 	.word	0x20001f64
   83420:	000805cd 	.word	0x000805cd
   83424:	40090000 	.word	0x40090000
   83428:	00083989 	.word	0x00083989

0008342c <my_callback_config>:
extern tcirc_buf rx0buf, tx0buf;
extern tcirc_buf usb_usart_circ_buf;

void my_callback_config(uint8_t port, usb_cdc_line_coding_t * cfg)
{
    if (port > 0)
   8342c:	2800      	cmp	r0, #0
   8342e:	d163      	bne.n	834f8 <my_callback_config+0xcc>
        return;
	if (enable_cdc_transfer[port] && cdc_settings_change[port]) {
   83430:	4b32      	ldr	r3, [pc, #200]	; (834fc <my_callback_config+0xd0>)
   83432:	781b      	ldrb	r3, [r3, #0]
   83434:	2b00      	cmp	r3, #0
   83436:	d05f      	beq.n	834f8 <my_callback_config+0xcc>
   83438:	4b31      	ldr	r3, [pc, #196]	; (83500 <my_callback_config+0xd4>)
   8343a:	781b      	ldrb	r3, [r3, #0]
   8343c:	2b00      	cmp	r3, #0
   8343e:	d05b      	beq.n	834f8 <my_callback_config+0xcc>
        usart_x_enabled[port] = true;
   83440:	4b30      	ldr	r3, [pc, #192]	; (83504 <my_callback_config+0xd8>)
   83442:	2201      	movs	r2, #1
   83444:	701a      	strb	r2, [r3, #0]
		sam_usart_opt_t usartopts;
		if (port != 0){
			return;
		}
		if (cfg->bDataBits < 5)
   83446:	798b      	ldrb	r3, [r1, #6]
   83448:	2b04      	cmp	r3, #4
   8344a:	d955      	bls.n	834f8 <my_callback_config+0xcc>
			return;
		if (cfg->bCharFormat > 2)
   8344c:	790a      	ldrb	r2, [r1, #4]
   8344e:	2a02      	cmp	r2, #2
   83450:	d852      	bhi.n	834f8 <my_callback_config+0xcc>
{
   83452:	b510      	push	{r4, lr}
   83454:	b086      	sub	sp, #24
			return;
	
		usartopts.baudrate = cfg->dwDTERate;
   83456:	6808      	ldr	r0, [r1, #0]
   83458:	9000      	str	r0, [sp, #0]
		usartopts.channel_mode = US_MR_CHMODE_NORMAL;
   8345a:	2000      	movs	r0, #0
   8345c:	9004      	str	r0, [sp, #16]
		usartopts.stop_bits = ((uint32_t)cfg->bCharFormat) << 12;
   8345e:	0312      	lsls	r2, r2, #12
   83460:	9203      	str	r2, [sp, #12]
		usartopts.char_length = ((uint32_t)cfg->bDataBits - 5) << 6;
   83462:	3b05      	subs	r3, #5
   83464:	019b      	lsls	r3, r3, #6
   83466:	9301      	str	r3, [sp, #4]
		switch(cfg->bParityType) {
   83468:	794b      	ldrb	r3, [r1, #5]
   8346a:	2b04      	cmp	r3, #4
   8346c:	d833      	bhi.n	834d6 <my_callback_config+0xaa>
   8346e:	e8df f003 	tbb	[pc, r3]
   83472:	3403      	.short	0x3403
   83474:	3b38      	.short	0x3b38
   83476:	3f          	.byte	0x3f
   83477:	00          	.byte	0x00
			case CDC_PAR_NONE:
			usartopts.parity_type = US_MR_PAR_NO;
   83478:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8347c:	9302      	str	r3, [sp, #8]
   8347e:	200d      	movs	r0, #13
   83480:	4b21      	ldr	r3, [pc, #132]	; (83508 <my_callback_config+0xdc>)
   83482:	4798      	blx	r3
		}
		if (port == 0)
		{
			//completely restart USART - otherwise breaks tx or stalls
			sysclk_enable_peripheral_clock(ID_USART0);
			init_circ_buf(&usb_usart_circ_buf);
   83484:	4821      	ldr	r0, [pc, #132]	; (8350c <my_callback_config+0xe0>)
   83486:	4c22      	ldr	r4, [pc, #136]	; (83510 <my_callback_config+0xe4>)
   83488:	47a0      	blx	r4
			init_circ_buf(&tx0buf);
   8348a:	4822      	ldr	r0, [pc, #136]	; (83514 <my_callback_config+0xe8>)
   8348c:	47a0      	blx	r4
			init_circ_buf(&rx0buf);
   8348e:	4822      	ldr	r0, [pc, #136]	; (83518 <my_callback_config+0xec>)
   83490:	47a0      	blx	r4
			usart_init_rs232(USART0, &usartopts,  sysclk_get_cpu_hz());
   83492:	4c22      	ldr	r4, [pc, #136]	; (8351c <my_callback_config+0xf0>)
   83494:	4a22      	ldr	r2, [pc, #136]	; (83520 <my_callback_config+0xf4>)
   83496:	4669      	mov	r1, sp
   83498:	4620      	mov	r0, r4
   8349a:	4b22      	ldr	r3, [pc, #136]	; (83524 <my_callback_config+0xf8>)
   8349c:	4798      	blx	r3
			
			usart_enable_rx(USART0);
   8349e:	4620      	mov	r0, r4
   834a0:	4b21      	ldr	r3, [pc, #132]	; (83528 <my_callback_config+0xfc>)
   834a2:	4798      	blx	r3
			usart_enable_tx(USART0);
   834a4:	4620      	mov	r0, r4
   834a6:	4b21      	ldr	r3, [pc, #132]	; (8352c <my_callback_config+0x100>)
   834a8:	4798      	blx	r3
			
			usart_enable_interrupt(USART0, UART_IER_RXRDY);
   834aa:	2101      	movs	r1, #1
   834ac:	4620      	mov	r0, r4
   834ae:	4b20      	ldr	r3, [pc, #128]	; (83530 <my_callback_config+0x104>)
   834b0:	4798      	blx	r3
			
			gpio_configure_pin(PIN_USART0_RXD, PIN_USART0_RXD_FLAGS);
   834b2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   834b6:	2013      	movs	r0, #19
   834b8:	4c1e      	ldr	r4, [pc, #120]	; (83534 <my_callback_config+0x108>)
   834ba:	47a0      	blx	r4
			gpio_configure_pin(PIN_USART0_TXD, PIN_USART0_TXD_FLAGS);
   834bc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   834c0:	2012      	movs	r0, #18
   834c2:	47a0      	blx	r4

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   834c4:	4b1c      	ldr	r3, [pc, #112]	; (83538 <my_callback_config+0x10c>)
   834c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   834ca:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   834ce:	2150      	movs	r1, #80	; 0x50
   834d0:	f883 130d 	strb.w	r1, [r3, #781]	; 0x30d
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   834d4:	601a      	str	r2, [r3, #0]
			irq_register_handler(USART0_IRQn, 5);
		}
	}
		
   834d6:	b006      	add	sp, #24
   834d8:	bd10      	pop	{r4, pc}
			usartopts.parity_type = US_MR_PAR_ODD;
   834da:	f44f 7300 	mov.w	r3, #512	; 0x200
   834de:	9302      	str	r3, [sp, #8]
			break;
   834e0:	e7cd      	b.n	8347e <my_callback_config+0x52>
			usartopts.parity_type = US_MR_PAR_EVEN;
   834e2:	2300      	movs	r3, #0
   834e4:	9302      	str	r3, [sp, #8]
			break;
   834e6:	e7ca      	b.n	8347e <my_callback_config+0x52>
			usartopts.parity_type = US_MR_PAR_MARK;
   834e8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   834ec:	9302      	str	r3, [sp, #8]
			break;
   834ee:	e7c6      	b.n	8347e <my_callback_config+0x52>
			usartopts.parity_type = US_MR_PAR_SPACE;
   834f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   834f4:	9302      	str	r3, [sp, #8]
			break;
   834f6:	e7c2      	b.n	8347e <my_callback_config+0x52>
   834f8:	4770      	bx	lr
   834fa:	bf00      	nop
   834fc:	20001a98 	.word	0x20001a98
   83500:	200005a8 	.word	0x200005a8
   83504:	20002178 	.word	0x20002178
   83508:	00085565 	.word	0x00085565
   8350c:	200029b8 	.word	0x200029b8
   83510:	00081ed9 	.word	0x00081ed9
   83514:	20002d08 	.word	0x20002d08
   83518:	2000273c 	.word	0x2000273c
   8351c:	40090000 	.word	0x40090000
   83520:	05b8d800 	.word	0x05b8d800
   83524:	00086b7d 	.word	0x00086b7d
   83528:	00086e81 	.word	0x00086e81
   8352c:	00086e71 	.word	0x00086e71
   83530:	00086e8d 	.word	0x00086e8d
   83534:	00085221 	.word	0x00085221
   83538:	e000e100 	.word	0xe000e100

0008353c <set_timeout>:
static uint32_t defaultTimeoutTicks = 500;
static bool timerEnabled = false;

void set_timeout(uint32_t timeoutTicks)
{
	defaultTimeoutTicks = timeoutTicks;
   8353c:	4b01      	ldr	r3, [pc, #4]	; (83544 <set_timeout+0x8>)
   8353e:	6018      	str	r0, [r3, #0]
	//printf("Timeout = %d\n", defaultTimeoutTicks);
}
   83540:	4770      	bx	lr
   83542:	bf00      	nop
   83544:	200005ac 	.word	0x200005ac

00083548 <setup_timeoutcnt>:

void setup_timeoutcnt(void)
{
   83548:	b538      	push	{r3, r4, r5, lr}
   8354a:	2016      	movs	r0, #22
   8354c:	4b10      	ldr	r3, [pc, #64]	; (83590 <setup_timeoutcnt+0x48>)
   8354e:	4798      	blx	r3
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   83550:	4b10      	ldr	r3, [pc, #64]	; (83594 <setup_timeoutcnt+0x4c>)
   83552:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   83556:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   8355a:	2510      	movs	r5, #16
   8355c:	f883 5316 	strb.w	r5, [r3, #790]	; 0x316
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   83560:	601a      	str	r2, [r3, #0]
	
	/* Configure TC interrupts for TC TC_CHANNEL_CAPTURE only */
	irq_register_handler(TC0_IRQn, 1);
	
	// Init TC to waveform mode.
	tc_init(TC0, TC_CHANNEL_TICKCNT,
   83562:	4c0d      	ldr	r4, [pc, #52]	; (83598 <setup_timeoutcnt+0x50>)
   83564:	f24c 0201 	movw	r2, #49153	; 0xc001
   83568:	2100      	movs	r1, #0
   8356a:	4620      	mov	r0, r4
   8356c:	4b0b      	ldr	r3, [pc, #44]	; (8359c <setup_timeoutcnt+0x54>)
   8356e:	4798      	blx	r3
	
	// Configure waveform frequency and duty cycle.
	uint32_t rc = (sysclk_get_peripheral_bus_hz(TC0) /
	TC_WAVEFORM_DIVISOR /
	TC_WAVEFORM_FREQUENCY);
	tc_write_rc(TC0, TC_CHANNEL_TICKCNT, rc);
   83570:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
   83574:	2100      	movs	r1, #0
   83576:	4620      	mov	r0, r4
   83578:	4b09      	ldr	r3, [pc, #36]	; (835a0 <setup_timeoutcnt+0x58>)
   8357a:	4798      	blx	r3
	tc_enable_interrupt(TC0, TC_CHANNEL_TICKCNT, TC_IER_CPCS);
   8357c:	462a      	mov	r2, r5
   8357e:	2100      	movs	r1, #0
   83580:	4620      	mov	r0, r4
   83582:	4b08      	ldr	r3, [pc, #32]	; (835a4 <setup_timeoutcnt+0x5c>)
   83584:	4798      	blx	r3
	
	timerEnabled = true;
   83586:	4b08      	ldr	r3, [pc, #32]	; (835a8 <setup_timeoutcnt+0x60>)
   83588:	2201      	movs	r2, #1
   8358a:	701a      	strb	r2, [r3, #0]
}
   8358c:	bd38      	pop	{r3, r4, r5, pc}
   8358e:	bf00      	nop
   83590:	00085565 	.word	0x00085565
   83594:	e000e100 	.word	0xe000e100
   83598:	40080000 	.word	0x40080000
   8359c:	00081e49 	.word	0x00081e49
   835a0:	00081e71 	.word	0x00081e71
   835a4:	00081e79 	.word	0x00081e79
   835a8:	20002164 	.word	0x20002164

000835ac <start_timeoutcnt>:
	
	timerEnabled = false;
}

void start_timeoutcnt(void)
{
   835ac:	b510      	push	{r4, lr}
	if(timerEnabled == false){
   835ae:	4b0a      	ldr	r3, [pc, #40]	; (835d8 <start_timeoutcnt+0x2c>)
   835b0:	781b      	ldrb	r3, [r3, #0]
   835b2:	b16b      	cbz	r3, 835d0 <start_timeoutcnt+0x24>
		setup_timeoutcnt();
	}
	tc_stop(TC0, TC_CHANNEL_TICKCNT);
   835b4:	4c09      	ldr	r4, [pc, #36]	; (835dc <start_timeoutcnt+0x30>)
   835b6:	2100      	movs	r1, #0
   835b8:	4620      	mov	r0, r4
   835ba:	4b09      	ldr	r3, [pc, #36]	; (835e0 <start_timeoutcnt+0x34>)
   835bc:	4798      	blx	r3
	TimeoutTicksRemaining = defaultTimeoutTicks; /* x / 2500 = timeout in seconds  */
   835be:	4b09      	ldr	r3, [pc, #36]	; (835e4 <start_timeoutcnt+0x38>)
   835c0:	681a      	ldr	r2, [r3, #0]
   835c2:	4b09      	ldr	r3, [pc, #36]	; (835e8 <start_timeoutcnt+0x3c>)
   835c4:	601a      	str	r2, [r3, #0]
	tc_start(TC0, TC_CHANNEL_TICKCNT);
   835c6:	2100      	movs	r1, #0
   835c8:	4620      	mov	r0, r4
   835ca:	4b08      	ldr	r3, [pc, #32]	; (835ec <start_timeoutcnt+0x40>)
   835cc:	4798      	blx	r3
}
   835ce:	bd10      	pop	{r4, pc}
		setup_timeoutcnt();
   835d0:	4b07      	ldr	r3, [pc, #28]	; (835f0 <start_timeoutcnt+0x44>)
   835d2:	4798      	blx	r3
   835d4:	e7ee      	b.n	835b4 <start_timeoutcnt+0x8>
   835d6:	bf00      	nop
   835d8:	20002164 	.word	0x20002164
   835dc:	40080000 	.word	0x40080000
   835e0:	00081e69 	.word	0x00081e69
   835e4:	200005ac 	.word	0x200005ac
   835e8:	20002664 	.word	0x20002664
   835ec:	00081e61 	.word	0x00081e61
   835f0:	00083549 	.word	0x00083549

000835f4 <stop_timeoutcnt>:

void stop_timeoutcnt(void)
{
   835f4:	b508      	push	{r3, lr}
	tc_stop(TC0, TC_CHANNEL_TICKCNT);
   835f6:	2100      	movs	r1, #0
   835f8:	4801      	ldr	r0, [pc, #4]	; (83600 <stop_timeoutcnt+0xc>)
   835fa:	4b02      	ldr	r3, [pc, #8]	; (83604 <stop_timeoutcnt+0x10>)
   835fc:	4798      	blx	r3
}
   835fe:	bd08      	pop	{r3, pc}
   83600:	40080000 	.word	0x40080000
   83604:	00081e69 	.word	0x00081e69

00083608 <TC0_Handler>:

ISR(TC0_Handler)
{
   83608:	b508      	push	{r3, lr}
	if(TimeoutTicksRemaining){
   8360a:	4b05      	ldr	r3, [pc, #20]	; (83620 <TC0_Handler+0x18>)
   8360c:	681b      	ldr	r3, [r3, #0]
   8360e:	b113      	cbz	r3, 83616 <TC0_Handler+0xe>
		TimeoutTicksRemaining--;
   83610:	3b01      	subs	r3, #1
   83612:	4a03      	ldr	r2, [pc, #12]	; (83620 <TC0_Handler+0x18>)
   83614:	6013      	str	r3, [r2, #0]
	}
	tc_get_status(TC0, TC_CHANNEL_TICKCNT);
   83616:	2100      	movs	r1, #0
   83618:	4802      	ldr	r0, [pc, #8]	; (83624 <TC0_Handler+0x1c>)
   8361a:	4b03      	ldr	r3, [pc, #12]	; (83628 <TC0_Handler+0x20>)
   8361c:	4798      	blx	r3
}
   8361e:	bd08      	pop	{r3, pc}
   83620:	20002664 	.word	0x20002664
   83624:	40080000 	.word	0x40080000
   83628:	00081e81 	.word	0x00081e81

0008362c <ctrl_usart>:
	gpio_configure_pin(PIN_USART3_TXD, PIN_USART3_TXD_FLAGS);
}
#endif

bool ctrl_usart(Usart * usart, bool directionIn)
{
   8362c:	b570      	push	{r4, r5, r6, lr}
   8362e:	b086      	sub	sp, #24
   83630:	4605      	mov	r5, r0
   83632:	460c      	mov	r4, r1
	uint8_t 	bParityType //Partity Type, 0=None, 1=Odd, 2=Even, 3=Mark, 4=Space
	uint8_t 	bDataBits //Data bits 5,6,7,8
	
	*/
	
	switch(udd_g_ctrlreq.req.wValue & 0xFF)
   83634:	4b96      	ldr	r3, [pc, #600]	; (83890 <ctrl_usart+0x264>)
   83636:	789b      	ldrb	r3, [r3, #2]
   83638:	3b10      	subs	r3, #16
   8363a:	2b08      	cmp	r3, #8
   8363c:	f200 818a 	bhi.w	83954 <ctrl_usart+0x328>
   83640:	e8df f013 	tbh	[pc, r3, lsl #1]
   83644:	009c0009 	.word	0x009c0009
   83648:	018800dd 	.word	0x018800dd
   8364c:	018800ea 	.word	0x018800ea
   83650:	01880188 	.word	0x01880188
   83654:	011d      	.short	0x011d
	{
		case USART_WVREQ_INIT:
			if (directionIn){
   83656:	b134      	cbz	r4, 83666 <ctrl_usart+0x3a>
				if (udd_g_ctrlreq.req.wLength == 4){
   83658:	4b8d      	ldr	r3, [pc, #564]	; (83890 <ctrl_usart+0x264>)
   8365a:	88dc      	ldrh	r4, [r3, #6]
   8365c:	2c04      	cmp	r4, #4
   8365e:	bf14      	ite	ne
   83660:	2000      	movne	r0, #0
   83662:	2001      	moveq	r0, #1
   83664:	e177      	b.n	83956 <ctrl_usart+0x32a>
					word2buf(ctrlbuffer, baud);
					*/
					return true;
				}
			} else {	
					if (udd_g_ctrlreq.req.wLength == 7) 
   83666:	4b8a      	ldr	r3, [pc, #552]	; (83890 <ctrl_usart+0x264>)
   83668:	88db      	ldrh	r3, [r3, #6]
   8366a:	2b07      	cmp	r3, #7
   8366c:	f040 8081 	bne.w	83772 <ctrl_usart+0x146>
						{
					
						buf2word(baud, udd_g_ctrlreq.payload);	
   83670:	4b87      	ldr	r3, [pc, #540]	; (83890 <ctrl_usart+0x264>)
   83672:	689b      	ldr	r3, [r3, #8]
   83674:	681a      	ldr	r2, [r3, #0]
					
						usartopts.baudrate = baud;
   83676:	9200      	str	r2, [sp, #0]
						
						/* Stop Bits */
						switch(udd_g_ctrlreq.payload[4])
   83678:	791a      	ldrb	r2, [r3, #4]
   8367a:	2a01      	cmp	r2, #1
   8367c:	d00e      	beq.n	8369c <ctrl_usart+0x70>
   8367e:	2a02      	cmp	r2, #2
   83680:	d010      	beq.n	836a4 <ctrl_usart+0x78>
   83682:	b112      	cbz	r2, 8368a <ctrl_usart+0x5e>
								break;
							case 2:
								usartopts.stop_bits = US_MR_NBSTOP_2_BIT;
								break;
							default:
								usartopts.stop_bits = US_MR_NBSTOP_1_BIT;
   83684:	2200      	movs	r2, #0
   83686:	9203      	str	r2, [sp, #12]
   83688:	e000      	b.n	8368c <ctrl_usart+0x60>
								usartopts.stop_bits = US_MR_NBSTOP_1_BIT;
   8368a:	9203      	str	r2, [sp, #12]
							}
					
						/* Parity */
						switch(udd_g_ctrlreq.payload[5])
   8368c:	795a      	ldrb	r2, [r3, #5]
   8368e:	2a04      	cmp	r2, #4
   83690:	d828      	bhi.n	836e4 <ctrl_usart+0xb8>
   83692:	e8df f002 	tbb	[pc, r2]
   83696:	180b      	.short	0x180b
   83698:	1f1c      	.short	0x1f1c
   8369a:	23          	.byte	0x23
   8369b:	00          	.byte	0x00
								usartopts.stop_bits = US_MR_NBSTOP_1_5_BIT;
   8369c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   836a0:	9203      	str	r2, [sp, #12]
								break;
   836a2:	e7f3      	b.n	8368c <ctrl_usart+0x60>
								usartopts.stop_bits = US_MR_NBSTOP_2_BIT;
   836a4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   836a8:	9203      	str	r2, [sp, #12]
								break;
   836aa:	e7ef      	b.n	8368c <ctrl_usart+0x60>
							{
							case 0:
								usartopts.parity_type = US_MR_PAR_NO;
   836ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
   836b0:	9202      	str	r2, [sp, #8]
							default:
								usartopts.parity_type = US_MR_PAR_NO;
							}
					
						/* Data Bits */
						switch(udd_g_ctrlreq.payload[6])
   836b2:	799b      	ldrb	r3, [r3, #6]
   836b4:	2b06      	cmp	r3, #6
   836b6:	d02d      	beq.n	83714 <ctrl_usart+0xe8>
   836b8:	2b07      	cmp	r3, #7
   836ba:	d02e      	beq.n	8371a <ctrl_usart+0xee>
   836bc:	2b05      	cmp	r3, #5
   836be:	d015      	beq.n	836ec <ctrl_usart+0xc0>
							case 7:
								usartopts.char_length = US_MR_CHRL_7_BIT;
								break;					
							case 8:							
							default:
								usartopts.char_length = US_MR_CHRL_8_BIT;
   836c0:	23c0      	movs	r3, #192	; 0xc0
   836c2:	9301      	str	r3, [sp, #4]
   836c4:	e014      	b.n	836f0 <ctrl_usart+0xc4>
								usartopts.parity_type = US_MR_PAR_ODD;
   836c6:	f44f 7200 	mov.w	r2, #512	; 0x200
   836ca:	9202      	str	r2, [sp, #8]
								break;
   836cc:	e7f1      	b.n	836b2 <ctrl_usart+0x86>
								usartopts.parity_type = US_MR_PAR_EVEN;
   836ce:	2200      	movs	r2, #0
   836d0:	9202      	str	r2, [sp, #8]
								break;
   836d2:	e7ee      	b.n	836b2 <ctrl_usart+0x86>
								usartopts.parity_type = US_MR_PAR_MARK;
   836d4:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   836d8:	9202      	str	r2, [sp, #8]
								break;
   836da:	e7ea      	b.n	836b2 <ctrl_usart+0x86>
								usartopts.parity_type = US_MR_PAR_SPACE;
   836dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
   836e0:	9202      	str	r2, [sp, #8]
								break;							
   836e2:	e7e6      	b.n	836b2 <ctrl_usart+0x86>
								usartopts.parity_type = US_MR_PAR_NO;
   836e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
   836e8:	9202      	str	r2, [sp, #8]
   836ea:	e7e2      	b.n	836b2 <ctrl_usart+0x86>
								usartopts.char_length = US_MR_CHRL_5_BIT;
   836ec:	2300      	movs	r3, #0
   836ee:	9301      	str	r3, [sp, #4]
							}
							
						usartopts.channel_mode = US_MR_CHMODE_NORMAL;
   836f0:	2300      	movs	r3, #0
   836f2:	9304      	str	r3, [sp, #16]

						if (usart == USART0)
   836f4:	4b67      	ldr	r3, [pc, #412]	; (83894 <ctrl_usart+0x268>)
   836f6:	429d      	cmp	r5, r3
   836f8:	d012      	beq.n	83720 <ctrl_usart+0xf4>
							init_circ_buf(&usb_usart_circ_buf);
							init_circ_buf(&tx0buf);
							init_circ_buf(&rx0buf);
							usart_x_enabled[0] = true;
							printf("Enabling USART0\n");
						} else if (usart == USART1)
   836fa:	4b67      	ldr	r3, [pc, #412]	; (83898 <ctrl_usart+0x26c>)
   836fc:	429d      	cmp	r5, r3
   836fe:	d020      	beq.n	83742 <ctrl_usart+0x116>
						{
							sysclk_enable_peripheral_clock(ID_USART1);
							init_circ_buf(&tx1buf);
							init_circ_buf(&rx1buf);
							usart_x_enabled[1] = true;
						} else if (usart == USART2)
   83700:	4b66      	ldr	r3, [pc, #408]	; (8389c <ctrl_usart+0x270>)
   83702:	429d      	cmp	r5, r3
   83704:	d029      	beq.n	8375a <ctrl_usart+0x12e>
							init_circ_buf(&tx3buf);
							init_circ_buf(&rx3buf);
							usart_x_enabled[3] = true;
						}
#endif
						usart_init_rs232(usart, &usartopts,  sysclk_get_cpu_hz());						 
   83706:	4a66      	ldr	r2, [pc, #408]	; (838a0 <ctrl_usart+0x274>)
   83708:	4669      	mov	r1, sp
   8370a:	4628      	mov	r0, r5
   8370c:	4b65      	ldr	r3, [pc, #404]	; (838a4 <ctrl_usart+0x278>)
   8370e:	4798      	blx	r3
				}
			}
			break;		
	}
	
	return false;
   83710:	4620      	mov	r0, r4
   83712:	e120      	b.n	83956 <ctrl_usart+0x32a>
								usartopts.char_length = US_MR_CHRL_6_BIT;
   83714:	2340      	movs	r3, #64	; 0x40
   83716:	9301      	str	r3, [sp, #4]
								break;
   83718:	e7ea      	b.n	836f0 <ctrl_usart+0xc4>
								usartopts.char_length = US_MR_CHRL_7_BIT;
   8371a:	2380      	movs	r3, #128	; 0x80
   8371c:	9301      	str	r3, [sp, #4]
								break;					
   8371e:	e7e7      	b.n	836f0 <ctrl_usart+0xc4>
   83720:	200d      	movs	r0, #13
   83722:	4b61      	ldr	r3, [pc, #388]	; (838a8 <ctrl_usart+0x27c>)
   83724:	4798      	blx	r3
							init_circ_buf(&usb_usart_circ_buf);
   83726:	4861      	ldr	r0, [pc, #388]	; (838ac <ctrl_usart+0x280>)
   83728:	4e61      	ldr	r6, [pc, #388]	; (838b0 <ctrl_usart+0x284>)
   8372a:	47b0      	blx	r6
							init_circ_buf(&tx0buf);
   8372c:	4861      	ldr	r0, [pc, #388]	; (838b4 <ctrl_usart+0x288>)
   8372e:	47b0      	blx	r6
							init_circ_buf(&rx0buf);
   83730:	4861      	ldr	r0, [pc, #388]	; (838b8 <ctrl_usart+0x28c>)
   83732:	47b0      	blx	r6
							usart_x_enabled[0] = true;
   83734:	4b61      	ldr	r3, [pc, #388]	; (838bc <ctrl_usart+0x290>)
   83736:	2201      	movs	r2, #1
   83738:	701a      	strb	r2, [r3, #0]
							printf("Enabling USART0\n");
   8373a:	4861      	ldr	r0, [pc, #388]	; (838c0 <ctrl_usart+0x294>)
   8373c:	4b61      	ldr	r3, [pc, #388]	; (838c4 <ctrl_usart+0x298>)
   8373e:	4798      	blx	r3
   83740:	e7e1      	b.n	83706 <ctrl_usart+0xda>
   83742:	200e      	movs	r0, #14
   83744:	4b58      	ldr	r3, [pc, #352]	; (838a8 <ctrl_usart+0x27c>)
   83746:	4798      	blx	r3
							init_circ_buf(&tx1buf);
   83748:	485f      	ldr	r0, [pc, #380]	; (838c8 <ctrl_usart+0x29c>)
   8374a:	4e59      	ldr	r6, [pc, #356]	; (838b0 <ctrl_usart+0x284>)
   8374c:	47b0      	blx	r6
							init_circ_buf(&rx1buf);
   8374e:	485f      	ldr	r0, [pc, #380]	; (838cc <ctrl_usart+0x2a0>)
   83750:	47b0      	blx	r6
							usart_x_enabled[1] = true;
   83752:	4b5a      	ldr	r3, [pc, #360]	; (838bc <ctrl_usart+0x290>)
   83754:	2201      	movs	r2, #1
   83756:	705a      	strb	r2, [r3, #1]
   83758:	e7d5      	b.n	83706 <ctrl_usart+0xda>
   8375a:	200f      	movs	r0, #15
   8375c:	4b52      	ldr	r3, [pc, #328]	; (838a8 <ctrl_usart+0x27c>)
   8375e:	4798      	blx	r3
							init_circ_buf(&tx2buf);
   83760:	485b      	ldr	r0, [pc, #364]	; (838d0 <ctrl_usart+0x2a4>)
   83762:	4e53      	ldr	r6, [pc, #332]	; (838b0 <ctrl_usart+0x284>)
   83764:	47b0      	blx	r6
							init_circ_buf(&rx2buf);
   83766:	485b      	ldr	r0, [pc, #364]	; (838d4 <ctrl_usart+0x2a8>)
   83768:	47b0      	blx	r6
							usart_x_enabled[2] = true;
   8376a:	4b54      	ldr	r3, [pc, #336]	; (838bc <ctrl_usart+0x290>)
   8376c:	2201      	movs	r2, #1
   8376e:	709a      	strb	r2, [r3, #2]
   83770:	e7c9      	b.n	83706 <ctrl_usart+0xda>
						printf("ERR: Invalid USART Configuration packet?\n");
   83772:	4859      	ldr	r0, [pc, #356]	; (838d8 <ctrl_usart+0x2ac>)
   83774:	4b53      	ldr	r3, [pc, #332]	; (838c4 <ctrl_usart+0x298>)
   83776:	4798      	blx	r3
	return false;
   83778:	4620      	mov	r0, r4
   8377a:	e0ec      	b.n	83956 <ctrl_usart+0x32a>
			if (directionIn == false){
   8377c:	b10c      	cbz	r4, 83782 <ctrl_usart+0x156>
	return false;
   8377e:	2000      	movs	r0, #0
   83780:	e0e9      	b.n	83956 <ctrl_usart+0x32a>
				usart_enable_rx(usart);
   83782:	4b56      	ldr	r3, [pc, #344]	; (838dc <ctrl_usart+0x2b0>)
   83784:	4798      	blx	r3
				usart_enable_tx(usart);
   83786:	4628      	mov	r0, r5
   83788:	4b55      	ldr	r3, [pc, #340]	; (838e0 <ctrl_usart+0x2b4>)
   8378a:	4798      	blx	r3
				usart_enable_interrupt(usart, UART_IER_RXRDY);
   8378c:	2101      	movs	r1, #1
   8378e:	4628      	mov	r0, r5
   83790:	4b54      	ldr	r3, [pc, #336]	; (838e4 <ctrl_usart+0x2b8>)
   83792:	4798      	blx	r3
				if (usart == USART0){
   83794:	4b3f      	ldr	r3, [pc, #252]	; (83894 <ctrl_usart+0x268>)
   83796:	429d      	cmp	r5, r3
   83798:	d007      	beq.n	837aa <ctrl_usart+0x17e>
				} else if (usart == USART1) {
   8379a:	4b3f      	ldr	r3, [pc, #252]	; (83898 <ctrl_usart+0x26c>)
   8379c:	429d      	cmp	r5, r3
   8379e:	d018      	beq.n	837d2 <ctrl_usart+0x1a6>
				} else if (usart == USART2) {
   837a0:	4b3e      	ldr	r3, [pc, #248]	; (8389c <ctrl_usart+0x270>)
   837a2:	429d      	cmp	r5, r3
   837a4:	d020      	beq.n	837e8 <ctrl_usart+0x1bc>
	return false;
   837a6:	4620      	mov	r0, r4
   837a8:	e0d5      	b.n	83956 <ctrl_usart+0x32a>
	gpio_configure_pin(PIN_USART0_RXD, PIN_USART0_RXD_FLAGS);
   837aa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   837ae:	2013      	movs	r0, #19
   837b0:	4d4d      	ldr	r5, [pc, #308]	; (838e8 <ctrl_usart+0x2bc>)
   837b2:	47a8      	blx	r5
	gpio_configure_pin(PIN_USART0_TXD, PIN_USART0_TXD_FLAGS);
   837b4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   837b8:	2012      	movs	r0, #18
   837ba:	47a8      	blx	r5
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   837bc:	4b4b      	ldr	r3, [pc, #300]	; (838ec <ctrl_usart+0x2c0>)
   837be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   837c2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   837c6:	2150      	movs	r1, #80	; 0x50
   837c8:	f883 130d 	strb.w	r1, [r3, #781]	; 0x30d
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   837cc:	601a      	str	r2, [r3, #0]
	return false;
   837ce:	4620      	mov	r0, r4
}
   837d0:	e0c1      	b.n	83956 <ctrl_usart+0x32a>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   837d2:	4b46      	ldr	r3, [pc, #280]	; (838ec <ctrl_usart+0x2c0>)
   837d4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   837d8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   837dc:	2150      	movs	r1, #80	; 0x50
   837de:	f883 130e 	strb.w	r1, [r3, #782]	; 0x30e
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   837e2:	601a      	str	r2, [r3, #0]
   837e4:	4620      	mov	r0, r4
}
   837e6:	e0b6      	b.n	83956 <ctrl_usart+0x32a>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   837e8:	4b40      	ldr	r3, [pc, #256]	; (838ec <ctrl_usart+0x2c0>)
   837ea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   837ee:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   837f2:	2150      	movs	r1, #80	; 0x50
   837f4:	f883 130f 	strb.w	r1, [r3, #783]	; 0x30f
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   837f8:	601a      	str	r2, [r3, #0]
   837fa:	4620      	mov	r0, r4
}
   837fc:	e0ab      	b.n	83956 <ctrl_usart+0x32a>
			if (directionIn == false){
   837fe:	b10c      	cbz	r4, 83804 <ctrl_usart+0x1d8>
	return false;
   83800:	2000      	movs	r0, #0
   83802:	e0a8      	b.n	83956 <ctrl_usart+0x32a>
				usart_disable_rx(usart);
   83804:	4e3a      	ldr	r6, [pc, #232]	; (838f0 <ctrl_usart+0x2c4>)
   83806:	47b0      	blx	r6
				usart_disable_rx(usart);
   83808:	4628      	mov	r0, r5
   8380a:	47b0      	blx	r6
				usart_disable_interrupt(usart, UART_IER_RXRDY|UART_IER_TXRDY);
   8380c:	2103      	movs	r1, #3
   8380e:	4628      	mov	r0, r5
   83810:	4b38      	ldr	r3, [pc, #224]	; (838f4 <ctrl_usart+0x2c8>)
   83812:	4798      	blx	r3
	return false;
   83814:	4620      	mov	r0, r4
   83816:	e09e      	b.n	83956 <ctrl_usart+0x32a>
			if (directionIn){
   83818:	2c00      	cmp	r4, #0
   8381a:	f000 809e 	beq.w	8395a <ctrl_usart+0x32e>
				if (udd_g_ctrlreq.req.wLength == 4){
   8381e:	4b1c      	ldr	r3, [pc, #112]	; (83890 <ctrl_usart+0x264>)
   83820:	88db      	ldrh	r3, [r3, #6]
   83822:	2b04      	cmp	r3, #4
   83824:	d001      	beq.n	8382a <ctrl_usart+0x1fe>
	return false;
   83826:	2000      	movs	r0, #0
   83828:	e095      	b.n	83956 <ctrl_usart+0x32a>
					udd_g_ctrlreq.payload = ctrlbuffer;
   8382a:	4b19      	ldr	r3, [pc, #100]	; (83890 <ctrl_usart+0x264>)
   8382c:	4932      	ldr	r1, [pc, #200]	; (838f8 <ctrl_usart+0x2cc>)
   8382e:	6099      	str	r1, [r3, #8]
					udd_g_ctrlreq.payload_size = 4;
   83830:	2104      	movs	r1, #4
   83832:	8199      	strh	r1, [r3, #12]
					if (usart == USART0){
   83834:	4b17      	ldr	r3, [pc, #92]	; (83894 <ctrl_usart+0x268>)
   83836:	4298      	cmp	r0, r3
   83838:	d012      	beq.n	83860 <ctrl_usart+0x234>
					} else if (usart == USART1){
   8383a:	4b17      	ldr	r3, [pc, #92]	; (83898 <ctrl_usart+0x26c>)
   8383c:	4298      	cmp	r0, r3
   8383e:	d014      	beq.n	8386a <ctrl_usart+0x23e>
					} else if (usart == USART2){
   83840:	4b16      	ldr	r3, [pc, #88]	; (8389c <ctrl_usart+0x270>)
   83842:	4298      	cmp	r0, r3
   83844:	d016      	beq.n	83874 <ctrl_usart+0x248>
					word2buf(ctrlbuffer, cnt);
   83846:	4b2c      	ldr	r3, [pc, #176]	; (838f8 <ctrl_usart+0x2cc>)
   83848:	701a      	strb	r2, [r3, #0]
   8384a:	f3c2 2107 	ubfx	r1, r2, #8, #8
   8384e:	7059      	strb	r1, [r3, #1]
   83850:	f3c2 4107 	ubfx	r1, r2, #16, #8
   83854:	7099      	strb	r1, [r3, #2]
   83856:	f3c2 6007 	ubfx	r0, r2, #24, #8
   8385a:	70d8      	strb	r0, [r3, #3]
					return true;
   8385c:	4620      	mov	r0, r4
   8385e:	e07a      	b.n	83956 <ctrl_usart+0x32a>
						cnt = circ_buf_count(&rx0buf);
   83860:	4815      	ldr	r0, [pc, #84]	; (838b8 <ctrl_usart+0x28c>)
   83862:	4b26      	ldr	r3, [pc, #152]	; (838fc <ctrl_usart+0x2d0>)
   83864:	4798      	blx	r3
   83866:	4602      	mov	r2, r0
   83868:	e7ed      	b.n	83846 <ctrl_usart+0x21a>
						cnt = circ_buf_count(&rx1buf);
   8386a:	4818      	ldr	r0, [pc, #96]	; (838cc <ctrl_usart+0x2a0>)
   8386c:	4b23      	ldr	r3, [pc, #140]	; (838fc <ctrl_usart+0x2d0>)
   8386e:	4798      	blx	r3
   83870:	4602      	mov	r2, r0
   83872:	e7e8      	b.n	83846 <ctrl_usart+0x21a>
						cnt = circ_buf_count(&rx2buf);
   83874:	4817      	ldr	r0, [pc, #92]	; (838d4 <ctrl_usart+0x2a8>)
   83876:	4b21      	ldr	r3, [pc, #132]	; (838fc <ctrl_usart+0x2d0>)
   83878:	4798      	blx	r3
   8387a:	4602      	mov	r2, r0
   8387c:	e7e3      	b.n	83846 <ctrl_usart+0x21a>
			if (directionIn){
   8387e:	2c00      	cmp	r4, #0
   83880:	d06d      	beq.n	8395e <ctrl_usart+0x332>
				if (udd_g_ctrlreq.req.wLength == 4){
   83882:	4b03      	ldr	r3, [pc, #12]	; (83890 <ctrl_usart+0x264>)
   83884:	88db      	ldrh	r3, [r3, #6]
   83886:	2b04      	cmp	r3, #4
   83888:	d03a      	beq.n	83900 <ctrl_usart+0x2d4>
	return false;
   8388a:	2000      	movs	r0, #0
   8388c:	e063      	b.n	83956 <ctrl_usart+0x32a>
   8388e:	bf00      	nop
   83890:	20002df4 	.word	0x20002df4
   83894:	40090000 	.word	0x40090000
   83898:	40094000 	.word	0x40094000
   8389c:	40098000 	.word	0x40098000
   838a0:	05b8d800 	.word	0x05b8d800
   838a4:	00086b7d 	.word	0x00086b7d
   838a8:	00085565 	.word	0x00085565
   838ac:	200029b8 	.word	0x200029b8
   838b0:	00081ed9 	.word	0x00081ed9
   838b4:	20002d08 	.word	0x20002d08
   838b8:	2000273c 	.word	0x2000273c
   838bc:	20002178 	.word	0x20002178
   838c0:	0008e514 	.word	0x0008e514
   838c4:	000878c1 	.word	0x000878c1
   838c8:	200028e4 	.word	0x200028e4
   838cc:	20002c34 	.word	0x20002c34
   838d0:	20002668 	.word	0x20002668
   838d4:	20002b60 	.word	0x20002b60
   838d8:	0008e528 	.word	0x0008e528
   838dc:	00086e81 	.word	0x00086e81
   838e0:	00086e71 	.word	0x00086e71
   838e4:	00086e8d 	.word	0x00086e8d
   838e8:	00085221 	.word	0x00085221
   838ec:	e000e100 	.word	0xe000e100
   838f0:	00086e87 	.word	0x00086e87
   838f4:	00086e91 	.word	0x00086e91
   838f8:	20002168 	.word	0x20002168
   838fc:	00081f8d 	.word	0x00081f8d
					udd_g_ctrlreq.payload = ctrlbuffer;
   83900:	4b18      	ldr	r3, [pc, #96]	; (83964 <ctrl_usart+0x338>)
   83902:	4919      	ldr	r1, [pc, #100]	; (83968 <ctrl_usart+0x33c>)
   83904:	6099      	str	r1, [r3, #8]
					udd_g_ctrlreq.payload_size = 4;
   83906:	2104      	movs	r1, #4
   83908:	8199      	strh	r1, [r3, #12]
					if (usart == USART0){
   8390a:	4b18      	ldr	r3, [pc, #96]	; (8396c <ctrl_usart+0x340>)
   8390c:	4298      	cmp	r0, r3
   8390e:	d012      	beq.n	83936 <ctrl_usart+0x30a>
					} else if (usart == USART1){
   83910:	4b17      	ldr	r3, [pc, #92]	; (83970 <ctrl_usart+0x344>)
   83912:	4298      	cmp	r0, r3
   83914:	d014      	beq.n	83940 <ctrl_usart+0x314>
					} else if (usart == USART2){
   83916:	4b17      	ldr	r3, [pc, #92]	; (83974 <ctrl_usart+0x348>)
   83918:	4298      	cmp	r0, r3
   8391a:	d016      	beq.n	8394a <ctrl_usart+0x31e>
					word2buf(ctrlbuffer, cnt);
   8391c:	4b12      	ldr	r3, [pc, #72]	; (83968 <ctrl_usart+0x33c>)
   8391e:	701a      	strb	r2, [r3, #0]
   83920:	f3c2 2107 	ubfx	r1, r2, #8, #8
   83924:	7059      	strb	r1, [r3, #1]
   83926:	f3c2 4107 	ubfx	r1, r2, #16, #8
   8392a:	7099      	strb	r1, [r3, #2]
   8392c:	f3c2 6007 	ubfx	r0, r2, #24, #8
   83930:	70d8      	strb	r0, [r3, #3]
					return true;
   83932:	4620      	mov	r0, r4
   83934:	e00f      	b.n	83956 <ctrl_usart+0x32a>
						cnt = circ_buf_count(&tx0buf);
   83936:	4810      	ldr	r0, [pc, #64]	; (83978 <ctrl_usart+0x34c>)
   83938:	4b10      	ldr	r3, [pc, #64]	; (8397c <ctrl_usart+0x350>)
   8393a:	4798      	blx	r3
   8393c:	4602      	mov	r2, r0
   8393e:	e7ed      	b.n	8391c <ctrl_usart+0x2f0>
						cnt = circ_buf_count(&tx1buf);
   83940:	480f      	ldr	r0, [pc, #60]	; (83980 <ctrl_usart+0x354>)
   83942:	4b0e      	ldr	r3, [pc, #56]	; (8397c <ctrl_usart+0x350>)
   83944:	4798      	blx	r3
   83946:	4602      	mov	r2, r0
   83948:	e7e8      	b.n	8391c <ctrl_usart+0x2f0>
						cnt = circ_buf_count(&tx2buf);
   8394a:	480e      	ldr	r0, [pc, #56]	; (83984 <ctrl_usart+0x358>)
   8394c:	4b0b      	ldr	r3, [pc, #44]	; (8397c <ctrl_usart+0x350>)
   8394e:	4798      	blx	r3
   83950:	4602      	mov	r2, r0
   83952:	e7e3      	b.n	8391c <ctrl_usart+0x2f0>
	switch(udd_g_ctrlreq.req.wValue & 0xFF)
   83954:	2000      	movs	r0, #0
}
   83956:	b006      	add	sp, #24
   83958:	bd70      	pop	{r4, r5, r6, pc}
	return false;
   8395a:	4620      	mov	r0, r4
   8395c:	e7fb      	b.n	83956 <ctrl_usart+0x32a>
   8395e:	4620      	mov	r0, r4
   83960:	e7f9      	b.n	83956 <ctrl_usart+0x32a>
   83962:	bf00      	nop
   83964:	20002df4 	.word	0x20002df4
   83968:	20002168 	.word	0x20002168
   8396c:	40090000 	.word	0x40090000
   83970:	40094000 	.word	0x40094000
   83974:	40098000 	.word	0x40098000
   83978:	20002d08 	.word	0x20002d08
   8397c:	00081f8d 	.word	0x00081f8d
   83980:	200028e4 	.word	0x200028e4
   83984:	20002668 	.word	0x20002668

00083988 <usart_driver_putchar>:

void usart_driver_putchar(Usart * usart, tcirc_buf * txbuf, uint8_t data)
{
   83988:	b538      	push	{r3, r4, r5, lr}
   8398a:	4604      	mov	r4, r0
   8398c:	4613      	mov	r3, r2
	if (txbuf == NULL){
   8398e:	460d      	mov	r5, r1
   83990:	b159      	cbz	r1, 839aa <usart_driver_putchar+0x22>
#endif
		else return;
	}
	
	// Add byte to transmit buffer
	add_to_circ_buf(txbuf, data, false);
   83992:	2200      	movs	r2, #0
   83994:	4619      	mov	r1, r3
   83996:	4628      	mov	r0, r5
   83998:	4b16      	ldr	r3, [pc, #88]	; (839f4 <usart_driver_putchar+0x6c>)
   8399a:	4798      	blx	r3

	// Send the first byte if nothing is yet being sent
	// This is determined by seeing if the TX complete interrupt is
	// enabled.
	if ((usart_get_interrupt_mask(usart) & US_CSR_TXRDY) == 0) {
   8399c:	4620      	mov	r0, r4
   8399e:	4b16      	ldr	r3, [pc, #88]	; (839f8 <usart_driver_putchar+0x70>)
   839a0:	4798      	blx	r3
   839a2:	f010 0f02 	tst.w	r0, #2
   839a6:	d011      	beq.n	839cc <usart_driver_putchar+0x44>
		if ((usart_get_status(usart) & US_CSR_TXRDY))
			usart_putchar(usart, get_from_circ_buf(txbuf));
		usart_enable_interrupt(usart, US_CSR_TXRDY);
	}
}
   839a8:	bd38      	pop	{r3, r4, r5, pc}
		if (usart == USART0) txbuf = &tx0buf;
   839aa:	4a14      	ldr	r2, [pc, #80]	; (839fc <usart_driver_putchar+0x74>)
   839ac:	4290      	cmp	r0, r2
   839ae:	d009      	beq.n	839c4 <usart_driver_putchar+0x3c>
		else if (usart == USART1) txbuf = &tx1buf;
   839b0:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
   839b4:	4290      	cmp	r0, r2
   839b6:	d007      	beq.n	839c8 <usart_driver_putchar+0x40>
		else if (usart == USART2) txbuf = &tx2buf;
   839b8:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
   839bc:	4290      	cmp	r0, r2
   839be:	d1f3      	bne.n	839a8 <usart_driver_putchar+0x20>
   839c0:	4d0f      	ldr	r5, [pc, #60]	; (83a00 <usart_driver_putchar+0x78>)
   839c2:	e7e6      	b.n	83992 <usart_driver_putchar+0xa>
		if (usart == USART0) txbuf = &tx0buf;
   839c4:	4d0f      	ldr	r5, [pc, #60]	; (83a04 <usart_driver_putchar+0x7c>)
   839c6:	e7e4      	b.n	83992 <usart_driver_putchar+0xa>
		else if (usart == USART1) txbuf = &tx1buf;
   839c8:	4d0f      	ldr	r5, [pc, #60]	; (83a08 <usart_driver_putchar+0x80>)
   839ca:	e7e2      	b.n	83992 <usart_driver_putchar+0xa>
		if ((usart_get_status(usart) & US_CSR_TXRDY))
   839cc:	4620      	mov	r0, r4
   839ce:	4b0f      	ldr	r3, [pc, #60]	; (83a0c <usart_driver_putchar+0x84>)
   839d0:	4798      	blx	r3
   839d2:	f010 0f02 	tst.w	r0, #2
   839d6:	d104      	bne.n	839e2 <usart_driver_putchar+0x5a>
		usart_enable_interrupt(usart, US_CSR_TXRDY);
   839d8:	2102      	movs	r1, #2
   839da:	4620      	mov	r0, r4
   839dc:	4b0c      	ldr	r3, [pc, #48]	; (83a10 <usart_driver_putchar+0x88>)
   839de:	4798      	blx	r3
   839e0:	e7e2      	b.n	839a8 <usart_driver_putchar+0x20>
			usart_putchar(usart, get_from_circ_buf(txbuf));
   839e2:	4628      	mov	r0, r5
   839e4:	4b0b      	ldr	r3, [pc, #44]	; (83a14 <usart_driver_putchar+0x8c>)
   839e6:	4798      	blx	r3
   839e8:	4601      	mov	r1, r0
   839ea:	4620      	mov	r0, r4
   839ec:	4b0a      	ldr	r3, [pc, #40]	; (83a18 <usart_driver_putchar+0x90>)
   839ee:	4798      	blx	r3
   839f0:	e7f2      	b.n	839d8 <usart_driver_putchar+0x50>
   839f2:	bf00      	nop
   839f4:	00081ee5 	.word	0x00081ee5
   839f8:	00086e95 	.word	0x00086e95
   839fc:	40090000 	.word	0x40090000
   83a00:	20002668 	.word	0x20002668
   83a04:	20002d08 	.word	0x20002d08
   83a08:	200028e4 	.word	0x200028e4
   83a0c:	00086e99 	.word	0x00086e99
   83a10:	00086e8d 	.word	0x00086e8d
   83a14:	00081f39 	.word	0x00081f39
   83a18:	00086ed1 	.word	0x00086ed1

00083a1c <usart_driver_getchar>:

uint8_t usart_driver_getchar(Usart * usart)
{
   83a1c:	b508      	push	{r3, lr}
	tcirc_buf * rxbuf = NULL;	 
	if (rxbuf == NULL){
			if (usart == USART0) rxbuf = &rx0buf;
   83a1e:	4b0a      	ldr	r3, [pc, #40]	; (83a48 <usart_driver_getchar+0x2c>)
   83a20:	4298      	cmp	r0, r3
   83a22:	d00b      	beq.n	83a3c <usart_driver_getchar+0x20>
			else if (usart == USART1) rxbuf = &rx1buf;
   83a24:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
   83a28:	4298      	cmp	r0, r3
   83a2a:	d009      	beq.n	83a40 <usart_driver_getchar+0x24>
			else if (usart == USART2) rxbuf = &rx2buf;
   83a2c:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
   83a30:	4298      	cmp	r0, r3
   83a32:	d107      	bne.n	83a44 <usart_driver_getchar+0x28>
   83a34:	4805      	ldr	r0, [pc, #20]	; (83a4c <usart_driver_getchar+0x30>)
#ifdef USART3
			else if (usart == USART3) rxbuf = &rx3buf;
#endif
			else return 0xFF;
	}
	return get_from_circ_buf(rxbuf);
   83a36:	4b06      	ldr	r3, [pc, #24]	; (83a50 <usart_driver_getchar+0x34>)
   83a38:	4798      	blx	r3
}
   83a3a:	bd08      	pop	{r3, pc}
			if (usart == USART0) rxbuf = &rx0buf;
   83a3c:	4805      	ldr	r0, [pc, #20]	; (83a54 <usart_driver_getchar+0x38>)
   83a3e:	e7fa      	b.n	83a36 <usart_driver_getchar+0x1a>
			else if (usart == USART1) rxbuf = &rx1buf;
   83a40:	4805      	ldr	r0, [pc, #20]	; (83a58 <usart_driver_getchar+0x3c>)
   83a42:	e7f8      	b.n	83a36 <usart_driver_getchar+0x1a>
			else return 0xFF;
   83a44:	20ff      	movs	r0, #255	; 0xff
   83a46:	e7f8      	b.n	83a3a <usart_driver_getchar+0x1e>
   83a48:	40090000 	.word	0x40090000
   83a4c:	20002b60 	.word	0x20002b60
   83a50:	00081f39 	.word	0x00081f39
   83a54:	2000273c 	.word	0x2000273c
   83a58:	20002c34 	.word	0x20002c34

00083a5c <generic_isr>:


void generic_isr(Usart * usart, tcirc_buf * rxbuf, tcirc_buf * txbuf);
void generic_isr(Usart * usart, tcirc_buf * rxbuf, tcirc_buf * txbuf)
{
   83a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83a60:	4607      	mov	r7, r0
   83a62:	460e      	mov	r6, r1
   83a64:	4615      	mov	r5, r2
	uint32_t status;
	status = usart_get_status(usart);
   83a66:	4b14      	ldr	r3, [pc, #80]	; (83ab8 <generic_isr+0x5c>)
   83a68:	4798      	blx	r3
   83a6a:	4604      	mov	r4, r0
	if (status & US_CSR_RXRDY){
   83a6c:	f010 0f01 	tst.w	r0, #1
   83a70:	d104      	bne.n	83a7c <generic_isr+0x20>
		add_to_circ_buf(rxbuf, temp, false);
		add_to_circ_buf(&usb_usart_circ_buf, temp, false);
		//udi_cdc_multi_putc(0, temp);
	}
	
	if (status & US_CSR_TXRDY){
   83a72:	f014 0f02 	tst.w	r4, #2
   83a76:	d10e      	bne.n	83a96 <generic_isr+0x3a>
		} else {
			//No more data, stop this madness
			usart_disable_interrupt(usart, UART_IER_TXRDY);
		}
	}
}
   83a78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		temp = usart->US_RHR & US_RHR_RXCHR_Msk;
   83a7c:	69bb      	ldr	r3, [r7, #24]
		add_to_circ_buf(rxbuf, temp, false);
   83a7e:	fa5f f883 	uxtb.w	r8, r3
   83a82:	2200      	movs	r2, #0
   83a84:	4641      	mov	r1, r8
   83a86:	4630      	mov	r0, r6
   83a88:	4e0c      	ldr	r6, [pc, #48]	; (83abc <generic_isr+0x60>)
   83a8a:	47b0      	blx	r6
		add_to_circ_buf(&usb_usart_circ_buf, temp, false);
   83a8c:	2200      	movs	r2, #0
   83a8e:	4641      	mov	r1, r8
   83a90:	480b      	ldr	r0, [pc, #44]	; (83ac0 <generic_isr+0x64>)
   83a92:	47b0      	blx	r6
   83a94:	e7ed      	b.n	83a72 <generic_isr+0x16>
		if (circ_buf_has_char(txbuf)){
   83a96:	4628      	mov	r0, r5
   83a98:	4b0a      	ldr	r3, [pc, #40]	; (83ac4 <generic_isr+0x68>)
   83a9a:	4798      	blx	r3
   83a9c:	b138      	cbz	r0, 83aae <generic_isr+0x52>
			usart_putchar(usart, get_from_circ_buf(txbuf));			
   83a9e:	4628      	mov	r0, r5
   83aa0:	4b09      	ldr	r3, [pc, #36]	; (83ac8 <generic_isr+0x6c>)
   83aa2:	4798      	blx	r3
   83aa4:	4601      	mov	r1, r0
   83aa6:	4638      	mov	r0, r7
   83aa8:	4b08      	ldr	r3, [pc, #32]	; (83acc <generic_isr+0x70>)
   83aaa:	4798      	blx	r3
   83aac:	e7e4      	b.n	83a78 <generic_isr+0x1c>
			usart_disable_interrupt(usart, UART_IER_TXRDY);
   83aae:	2102      	movs	r1, #2
   83ab0:	4638      	mov	r0, r7
   83ab2:	4b07      	ldr	r3, [pc, #28]	; (83ad0 <generic_isr+0x74>)
   83ab4:	4798      	blx	r3
}
   83ab6:	e7df      	b.n	83a78 <generic_isr+0x1c>
   83ab8:	00086e99 	.word	0x00086e99
   83abc:	00081ee5 	.word	0x00081ee5
   83ac0:	200029b8 	.word	0x200029b8
   83ac4:	00081f81 	.word	0x00081f81
   83ac8:	00081f39 	.word	0x00081f39
   83acc:	00086ed1 	.word	0x00086ed1
   83ad0:	00086e91 	.word	0x00086e91

00083ad4 <USART0_Handler>:

ISR(USART0_Handler)
{
   83ad4:	b508      	push	{r3, lr}
	generic_isr(USART0, &rx0buf, &tx0buf);
   83ad6:	4a03      	ldr	r2, [pc, #12]	; (83ae4 <USART0_Handler+0x10>)
   83ad8:	4903      	ldr	r1, [pc, #12]	; (83ae8 <USART0_Handler+0x14>)
   83ada:	4804      	ldr	r0, [pc, #16]	; (83aec <USART0_Handler+0x18>)
   83adc:	4b04      	ldr	r3, [pc, #16]	; (83af0 <USART0_Handler+0x1c>)
   83ade:	4798      	blx	r3
}
   83ae0:	bd08      	pop	{r3, pc}
   83ae2:	bf00      	nop
   83ae4:	20002d08 	.word	0x20002d08
   83ae8:	2000273c 	.word	0x2000273c
   83aec:	40090000 	.word	0x40090000
   83af0:	00083a5d 	.word	0x00083a5d

00083af4 <USART1_Handler>:

ISR(USART1_Handler)
{
   83af4:	b508      	push	{r3, lr}
	generic_isr(USART1, &rx1buf, &tx1buf);
   83af6:	4a03      	ldr	r2, [pc, #12]	; (83b04 <USART1_Handler+0x10>)
   83af8:	4903      	ldr	r1, [pc, #12]	; (83b08 <USART1_Handler+0x14>)
   83afa:	4804      	ldr	r0, [pc, #16]	; (83b0c <USART1_Handler+0x18>)
   83afc:	4b04      	ldr	r3, [pc, #16]	; (83b10 <USART1_Handler+0x1c>)
   83afe:	4798      	blx	r3
}
   83b00:	bd08      	pop	{r3, pc}
   83b02:	bf00      	nop
   83b04:	200028e4 	.word	0x200028e4
   83b08:	20002c34 	.word	0x20002c34
   83b0c:	40094000 	.word	0x40094000
   83b10:	00083a5d 	.word	0x00083a5d

00083b14 <USART2_Handler>:

#ifndef USART2_SPIDUMP
ISR(USART2_Handler)
{
   83b14:	b508      	push	{r3, lr}
	generic_isr(USART2, &rx2buf, &tx2buf);
   83b16:	4a03      	ldr	r2, [pc, #12]	; (83b24 <USART2_Handler+0x10>)
   83b18:	4903      	ldr	r1, [pc, #12]	; (83b28 <USART2_Handler+0x14>)
   83b1a:	4804      	ldr	r0, [pc, #16]	; (83b2c <USART2_Handler+0x18>)
   83b1c:	4b04      	ldr	r3, [pc, #16]	; (83b30 <USART2_Handler+0x1c>)
   83b1e:	4798      	blx	r3
}
   83b20:	bd08      	pop	{r3, pc}
   83b22:	bf00      	nop
   83b24:	20002668 	.word	0x20002668
   83b28:	20002b60 	.word	0x20002b60
   83b2c:	40098000 	.word	0x40098000
   83b30:	00083a5d 	.word	0x00083a5d

00083b34 <XMEGANVM_SendAddress>:
/** Sends the given 32-bit absolute address to the target.
 *
 *  \param[in] AbsoluteAddress  Absolute address to send to the target
 */
static void XMEGANVM_SendAddress(const uint32_t AbsoluteAddress)
{
   83b34:	b538      	push	{r3, r4, r5, lr}
   83b36:	4604      	mov	r4, r0
	/* Send the given 32-bit address to the target, LSB first */
	XPROGTarget_SendByte(AbsoluteAddress &  0xFF);
   83b38:	b2c0      	uxtb	r0, r0
   83b3a:	4d05      	ldr	r5, [pc, #20]	; (83b50 <XMEGANVM_SendAddress+0x1c>)
   83b3c:	47a8      	blx	r5
	XPROGTarget_SendByte(AbsoluteAddress >> 8);
   83b3e:	f3c4 2007 	ubfx	r0, r4, #8, #8
   83b42:	47a8      	blx	r5
	XPROGTarget_SendByte(AbsoluteAddress >> 16);
   83b44:	f3c4 4007 	ubfx	r0, r4, #16, #8
   83b48:	47a8      	blx	r5
	XPROGTarget_SendByte(AbsoluteAddress >> 24);
   83b4a:	0e20      	lsrs	r0, r4, #24
   83b4c:	47a8      	blx	r5
}
   83b4e:	bd38      	pop	{r3, r4, r5, pc}
   83b50:	000843c1 	.word	0x000843c1

00083b54 <XMEGANVM_SendNVMRegAddress>:
/** Sends the given NVM register address to the target.
 *
 *  \param[in] Register  NVM register whose absolute address is to be sent
 */
static void XMEGANVM_SendNVMRegAddress(const uint8_t Register)
{
   83b54:	b508      	push	{r3, lr}
	/* Determine the absolute register address from the NVM base memory address and the NVM register address */
	uint32_t Address = XPROG_Param_NVMBase | Register;
   83b56:	4b03      	ldr	r3, [pc, #12]	; (83b64 <XMEGANVM_SendNVMRegAddress+0x10>)
   83b58:	681b      	ldr	r3, [r3, #0]

	/* Send the calculated 32-bit address to the target, LSB first */
	XMEGANVM_SendAddress(Address);
   83b5a:	4318      	orrs	r0, r3
   83b5c:	4b02      	ldr	r3, [pc, #8]	; (83b68 <XMEGANVM_SendNVMRegAddress+0x14>)
   83b5e:	4798      	blx	r3
}
   83b60:	bd08      	pop	{r3, pc}
   83b62:	bf00      	nop
   83b64:	200005b4 	.word	0x200005b4
   83b68:	00083b35 	.word	0x00083b35

00083b6c <XMEGANVM_WaitWhileNVMBusBusy>:
 *  calculation.
 *
 *  \return Boolean \c true if the NVM controller became ready within the timeout period, \c false otherwise
 */
bool XMEGANVM_WaitWhileNVMBusBusy(void)
{
   83b6c:	b570      	push	{r4, r5, r6, lr}
	/* Poll the STATUS register to check to see if NVM access has been enabled */
	for (;;)
	{
		/* Send the LDCS command to read the PDI STATUS register to see the NVM bus is active */
		XPROGTarget_SendByte(PDI_CMD_LDCS(PDI_REG_STATUS));
   83b6e:	4e07      	ldr	r6, [pc, #28]	; (83b8c <XMEGANVM_WaitWhileNVMBusBusy+0x20>)

		uint8_t StatusRegister = XPROGTarget_ReceiveByte();
   83b70:	4d07      	ldr	r5, [pc, #28]	; (83b90 <XMEGANVM_WaitWhileNVMBusBusy+0x24>)

		/* We might have timed out waiting for the status register read response, check here */
		if (TimeoutTicksRemaining == 0) {
   83b72:	4c08      	ldr	r4, [pc, #32]	; (83b94 <XMEGANVM_WaitWhileNVMBusBusy+0x28>)
		XPROGTarget_SendByte(PDI_CMD_LDCS(PDI_REG_STATUS));
   83b74:	2080      	movs	r0, #128	; 0x80
   83b76:	47b0      	blx	r6
		uint8_t StatusRegister = XPROGTarget_ReceiveByte();
   83b78:	47a8      	blx	r5
		if (TimeoutTicksRemaining == 0) {
   83b7a:	6823      	ldr	r3, [r4, #0]
   83b7c:	b123      	cbz	r3, 83b88 <XMEGANVM_WaitWhileNVMBusBusy+0x1c>
		  return false;
		}

		/* Check the status register read response to see if the NVM bus is enabled */
		if (StatusRegister & PDI_STATUS_NVM) {
   83b7e:	f010 0f02 	tst.w	r0, #2
   83b82:	d0f7      	beq.n	83b74 <XMEGANVM_WaitWhileNVMBusBusy+0x8>
		  return true;
   83b84:	2001      	movs	r0, #1
   83b86:	e000      	b.n	83b8a <XMEGANVM_WaitWhileNVMBusBusy+0x1e>
		  return false;
   83b88:	2000      	movs	r0, #0
		}
	}
}
   83b8a:	bd70      	pop	{r4, r5, r6, pc}
   83b8c:	000843c1 	.word	0x000843c1
   83b90:	000843ed 	.word	0x000843ed
   83b94:	20002664 	.word	0x20002664

00083b98 <XMEGANVM_WaitWhileNVMControllerBusy>:
 *  timeout period expires.
 *
 *  \return Boolean \c true if the NVM controller became ready within the timeout period, \c false otherwise
 */
bool XMEGANVM_WaitWhileNVMControllerBusy(void)
{
   83b98:	b570      	push	{r4, r5, r6, lr}
	/* Preload the pointer register with the NVM STATUS register address to check the BUSY flag */
	XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_DIRECT, PDI_DATASIZE_4BYTES));
   83b9a:	206b      	movs	r0, #107	; 0x6b
   83b9c:	4b09      	ldr	r3, [pc, #36]	; (83bc4 <XMEGANVM_WaitWhileNVMControllerBusy+0x2c>)
   83b9e:	4798      	blx	r3
	XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_STATUS);
   83ba0:	200f      	movs	r0, #15
   83ba2:	4b09      	ldr	r3, [pc, #36]	; (83bc8 <XMEGANVM_WaitWhileNVMControllerBusy+0x30>)
   83ba4:	4798      	blx	r3

	/* Poll the NVM STATUS register while the NVM controller is busy */
	for (;;)
	{
		/* Fetch the current status value via the pointer register (without auto-increment afterwards) */
		XPROGTarget_SendByte(PDI_CMD_LD(PDI_POINTER_INDIRECT, PDI_DATASIZE_1BYTE));
   83ba6:	4e07      	ldr	r6, [pc, #28]	; (83bc4 <XMEGANVM_WaitWhileNVMControllerBusy+0x2c>)

		uint8_t StatusRegister = XPROGTarget_ReceiveByte();
   83ba8:	4d08      	ldr	r5, [pc, #32]	; (83bcc <XMEGANVM_WaitWhileNVMControllerBusy+0x34>)

		/* We might have timed out waiting for the status register read response, check here */
		if (TimeoutTicksRemaining == 0){
   83baa:	4c09      	ldr	r4, [pc, #36]	; (83bd0 <XMEGANVM_WaitWhileNVMControllerBusy+0x38>)
		XPROGTarget_SendByte(PDI_CMD_LD(PDI_POINTER_INDIRECT, PDI_DATASIZE_1BYTE));
   83bac:	2020      	movs	r0, #32
   83bae:	47b0      	blx	r6
		uint8_t StatusRegister = XPROGTarget_ReceiveByte();
   83bb0:	47a8      	blx	r5
		if (TimeoutTicksRemaining == 0){
   83bb2:	6823      	ldr	r3, [r4, #0]
   83bb4:	b123      	cbz	r3, 83bc0 <XMEGANVM_WaitWhileNVMControllerBusy+0x28>
		  return false;
		}

		/* Check to see if the BUSY flag is still set */
		if (!(StatusRegister & (1 << 7))) {
   83bb6:	f010 0f80 	tst.w	r0, #128	; 0x80
   83bba:	d1f7      	bne.n	83bac <XMEGANVM_WaitWhileNVMControllerBusy+0x14>
		  return true;
   83bbc:	2001      	movs	r0, #1
   83bbe:	e000      	b.n	83bc2 <XMEGANVM_WaitWhileNVMControllerBusy+0x2a>
		  return false;
   83bc0:	2000      	movs	r0, #0
		}
	}
}
   83bc2:	bd70      	pop	{r4, r5, r6, pc}
   83bc4:	000843c1 	.word	0x000843c1
   83bc8:	00083b55 	.word	0x00083b55
   83bcc:	000843ed 	.word	0x000843ed
   83bd0:	20002664 	.word	0x20002664

00083bd4 <XMEGANVM_EnablePDI>:
/** Enables the physical PDI interface on the target and enables access to the internal NVM controller.
 *
 *  \return Boolean \c true if the PDI interface was enabled successfully, \c false otherwise
 */
bool XMEGANVM_EnablePDI(void)
{
   83bd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   83bd8:	b083      	sub	sp, #12
	/* Enable PDI programming mode with the attached target */
	XPROGTarget_EnableTargetPDI();
   83bda:	4b1a      	ldr	r3, [pc, #104]	; (83c44 <XMEGANVM_EnablePDI+0x70>)
   83bdc:	4798      	blx	r3

	/* Store the RESET key into the RESET PDI register to keep the XMEGA in reset */
	XPROGTarget_SendByte(PDI_CMD_STCS(PDI_REG_RESET));
   83bde:	20c1      	movs	r0, #193	; 0xc1
   83be0:	4c19      	ldr	r4, [pc, #100]	; (83c48 <XMEGANVM_EnablePDI+0x74>)
   83be2:	47a0      	blx	r4
	XPROGTarget_SendByte(PDI_RESET_KEY);
   83be4:	2059      	movs	r0, #89	; 0x59
   83be6:	47a0      	blx	r4

	/* Lower direction change guard time to 32 USART bits */
	XPROGTarget_SendByte(PDI_CMD_STCS(PDI_REG_CTRL));
   83be8:	20c2      	movs	r0, #194	; 0xc2
   83bea:	47a0      	blx	r4
	XPROGTarget_SendByte(0x02);
   83bec:	2002      	movs	r0, #2
   83bee:	47a0      	blx	r4

	/* Enable access to the XPROG NVM bus by sending the documented NVM access key to the device */
	XPROGTarget_SendByte(PDI_CMD_KEY);
   83bf0:	20e0      	movs	r0, #224	; 0xe0
   83bf2:	47a0      	blx	r4
	for (uint8_t i = sizeof(PDI_NVMENABLE_KEY); i > 0; i--)
   83bf4:	f10d 0407 	add.w	r4, sp, #7
   83bf8:	46e9      	mov	r9, sp
	  XPROGTarget_SendByte(PDI_NVMENABLE_KEY[i - 1]);
   83bfa:	f04f 0812 	mov.w	r8, #18
   83bfe:	2789      	movs	r7, #137	; 0x89
   83c00:	4e11      	ldr	r6, [pc, #68]	; (83c48 <XMEGANVM_EnablePDI+0x74>)
   83c02:	f88d 8000 	strb.w	r8, [sp]
   83c06:	f88d 7001 	strb.w	r7, [sp, #1]
   83c0a:	23ab      	movs	r3, #171	; 0xab
   83c0c:	f88d 3002 	strb.w	r3, [sp, #2]
   83c10:	2345      	movs	r3, #69	; 0x45
   83c12:	f88d 3003 	strb.w	r3, [sp, #3]
   83c16:	23cd      	movs	r3, #205	; 0xcd
   83c18:	f88d 3004 	strb.w	r3, [sp, #4]
   83c1c:	23d8      	movs	r3, #216	; 0xd8
   83c1e:	f88d 3005 	strb.w	r3, [sp, #5]
   83c22:	2388      	movs	r3, #136	; 0x88
   83c24:	f88d 3006 	strb.w	r3, [sp, #6]
   83c28:	23ff      	movs	r3, #255	; 0xff
   83c2a:	f88d 3007 	strb.w	r3, [sp, #7]
   83c2e:	7820      	ldrb	r0, [r4, #0]
   83c30:	47b0      	blx	r6
	for (uint8_t i = sizeof(PDI_NVMENABLE_KEY); i > 0; i--)
   83c32:	454c      	cmp	r4, r9
   83c34:	f104 34ff 	add.w	r4, r4, #4294967295
   83c38:	d1e3      	bne.n	83c02 <XMEGANVM_EnablePDI+0x2e>

	/* Wait until the NVM bus becomes active */
	return XMEGANVM_WaitWhileNVMBusBusy();
   83c3a:	4b04      	ldr	r3, [pc, #16]	; (83c4c <XMEGANVM_EnablePDI+0x78>)
   83c3c:	4798      	blx	r3
}
   83c3e:	b003      	add	sp, #12
   83c40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83c44:	0008448d 	.word	0x0008448d
   83c48:	000843c1 	.word	0x000843c1
   83c4c:	00083b6d 	.word	0x00083b6d

00083c50 <XMEGANVM_DisablePDI>:

/** Removes access to the target's NVM controller and physically disables the target's physical PDI interface. */
void XMEGANVM_DisablePDI(void)
{
   83c50:	b570      	push	{r4, r5, r6, lr}
	XMEGANVM_WaitWhileNVMBusBusy();
   83c52:	4b09      	ldr	r3, [pc, #36]	; (83c78 <XMEGANVM_DisablePDI+0x28>)
   83c54:	4798      	blx	r3
	 * change takes effect, as in some cases it takes multiple writes (silicon bug?).
	 */
	do
	{
		/* Clear reset register */
		XPROGTarget_SendByte(PDI_CMD_STCS(PDI_REG_RESET));
   83c56:	4c09      	ldr	r4, [pc, #36]	; (83c7c <XMEGANVM_DisablePDI+0x2c>)
		XPROGTarget_SendByte(0x00);

		/* Read back the reset register, check to see if it took effect */
		XPROGTarget_SendByte(PDI_CMD_LDCS(PDI_REG_RESET));
	} while ((XPROGTarget_ReceiveByte() != 0x00) && TimeoutTicksRemaining);
   83c58:	4d09      	ldr	r5, [pc, #36]	; (83c80 <XMEGANVM_DisablePDI+0x30>)
   83c5a:	4e0a      	ldr	r6, [pc, #40]	; (83c84 <XMEGANVM_DisablePDI+0x34>)
		XPROGTarget_SendByte(PDI_CMD_STCS(PDI_REG_RESET));
   83c5c:	20c1      	movs	r0, #193	; 0xc1
   83c5e:	47a0      	blx	r4
		XPROGTarget_SendByte(0x00);
   83c60:	2000      	movs	r0, #0
   83c62:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_LDCS(PDI_REG_RESET));
   83c64:	2081      	movs	r0, #129	; 0x81
   83c66:	47a0      	blx	r4
	} while ((XPROGTarget_ReceiveByte() != 0x00) && TimeoutTicksRemaining);
   83c68:	47a8      	blx	r5
   83c6a:	b110      	cbz	r0, 83c72 <XMEGANVM_DisablePDI+0x22>
   83c6c:	6833      	ldr	r3, [r6, #0]
   83c6e:	2b00      	cmp	r3, #0
   83c70:	d1f4      	bne.n	83c5c <XMEGANVM_DisablePDI+0xc>

	XPROGTarget_DisableTargetPDI();
   83c72:	4b05      	ldr	r3, [pc, #20]	; (83c88 <XMEGANVM_DisablePDI+0x38>)
   83c74:	4798      	blx	r3
}
   83c76:	bd70      	pop	{r4, r5, r6, pc}
   83c78:	00083b6d 	.word	0x00083b6d
   83c7c:	000843c1 	.word	0x000843c1
   83c80:	000843ed 	.word	0x000843ed
   83c84:	20002664 	.word	0x20002664
   83c88:	00084365 	.word	0x00084365

00083c8c <XMEGANVM_ReadMemory>:
 *  \return Boolean \c true if the command sequence complete successfully
 */
bool XMEGANVM_ReadMemory(const uint32_t ReadAddress,
                         uint8_t* ReadBuffer,
                         uint16_t ReadSize)
{
   83c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83c8e:	4606      	mov	r6, r0
   83c90:	460c      	mov	r4, r1
   83c92:	4615      	mov	r5, r2
	/* Wait until the NVM controller is no longer busy */
	if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83c94:	4b1c      	ldr	r3, [pc, #112]	; (83d08 <XMEGANVM_ReadMemory+0x7c>)
   83c96:	4798      	blx	r3
   83c98:	4603      	mov	r3, r0
   83c9a:	b908      	cbnz	r0, 83ca0 <XMEGANVM_ReadMemory+0x14>
		XMEGANVM_SendAddress(ReadAddress);
		*(ReadBuffer++) = XPROGTarget_ReceiveByte();
	}

	return (TimeoutTicksRemaining > 0);
}
   83c9c:	4618      	mov	r0, r3
   83c9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83ca0:	204c      	movs	r0, #76	; 0x4c
   83ca2:	4f1a      	ldr	r7, [pc, #104]	; (83d0c <XMEGANVM_ReadMemory+0x80>)
   83ca4:	47b8      	blx	r7
	XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83ca6:	200a      	movs	r0, #10
   83ca8:	4b19      	ldr	r3, [pc, #100]	; (83d10 <XMEGANVM_ReadMemory+0x84>)
   83caa:	4798      	blx	r3
	XPROGTarget_SendByte(XMEGA_NVM_CMD_READNVM);
   83cac:	2043      	movs	r0, #67	; 0x43
   83cae:	47b8      	blx	r7
	if (ReadSize > 1)
   83cb0:	2d01      	cmp	r5, #1
   83cb2:	d919      	bls.n	83ce8 <XMEGANVM_ReadMemory+0x5c>
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_DIRECT, PDI_DATASIZE_4BYTES));
   83cb4:	206b      	movs	r0, #107	; 0x6b
   83cb6:	47b8      	blx	r7
		XMEGANVM_SendAddress(ReadAddress);
   83cb8:	4630      	mov	r0, r6
   83cba:	4b16      	ldr	r3, [pc, #88]	; (83d14 <XMEGANVM_ReadMemory+0x88>)
   83cbc:	4798      	blx	r3
		XPROGTarget_SendByte(PDI_CMD_REPEAT(PDI_DATASIZE_1BYTE));
   83cbe:	20a0      	movs	r0, #160	; 0xa0
   83cc0:	47b8      	blx	r7
		XPROGTarget_SendByte(ReadSize - 1);
   83cc2:	1e68      	subs	r0, r5, #1
   83cc4:	b2c0      	uxtb	r0, r0
   83cc6:	47b8      	blx	r7
		XPROGTarget_SendByte(PDI_CMD_LD(PDI_POINTER_INDIRECT_PI, PDI_DATASIZE_1BYTE));
   83cc8:	2024      	movs	r0, #36	; 0x24
   83cca:	47b8      	blx	r7
		while (ReadSize-- && TimeoutTicksRemaining)
   83ccc:	3d01      	subs	r5, #1
   83cce:	b2ad      	uxth	r5, r5
   83cd0:	3501      	adds	r5, #1
   83cd2:	4425      	add	r5, r4
   83cd4:	4e10      	ldr	r6, [pc, #64]	; (83d18 <XMEGANVM_ReadMemory+0x8c>)
		  *(ReadBuffer++) = XPROGTarget_ReceiveByte();
   83cd6:	4f11      	ldr	r7, [pc, #68]	; (83d1c <XMEGANVM_ReadMemory+0x90>)
		while (ReadSize-- && TimeoutTicksRemaining)
   83cd8:	6833      	ldr	r3, [r6, #0]
   83cda:	b173      	cbz	r3, 83cfa <XMEGANVM_ReadMemory+0x6e>
		  *(ReadBuffer++) = XPROGTarget_ReceiveByte();
   83cdc:	47b8      	blx	r7
   83cde:	f804 0b01 	strb.w	r0, [r4], #1
		while (ReadSize-- && TimeoutTicksRemaining)
   83ce2:	42ac      	cmp	r4, r5
   83ce4:	d1f8      	bne.n	83cd8 <XMEGANVM_ReadMemory+0x4c>
   83ce6:	e008      	b.n	83cfa <XMEGANVM_ReadMemory+0x6e>
		XPROGTarget_SendByte(PDI_CMD_LDS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83ce8:	200c      	movs	r0, #12
   83cea:	4b08      	ldr	r3, [pc, #32]	; (83d0c <XMEGANVM_ReadMemory+0x80>)
   83cec:	4798      	blx	r3
		XMEGANVM_SendAddress(ReadAddress);
   83cee:	4630      	mov	r0, r6
   83cf0:	4b08      	ldr	r3, [pc, #32]	; (83d14 <XMEGANVM_ReadMemory+0x88>)
   83cf2:	4798      	blx	r3
		*(ReadBuffer++) = XPROGTarget_ReceiveByte();
   83cf4:	4b09      	ldr	r3, [pc, #36]	; (83d1c <XMEGANVM_ReadMemory+0x90>)
   83cf6:	4798      	blx	r3
   83cf8:	7020      	strb	r0, [r4, #0]
	return (TimeoutTicksRemaining > 0);
   83cfa:	4b07      	ldr	r3, [pc, #28]	; (83d18 <XMEGANVM_ReadMemory+0x8c>)
   83cfc:	681b      	ldr	r3, [r3, #0]
   83cfe:	3b00      	subs	r3, #0
   83d00:	bf18      	it	ne
   83d02:	2301      	movne	r3, #1
   83d04:	e7ca      	b.n	83c9c <XMEGANVM_ReadMemory+0x10>
   83d06:	bf00      	nop
   83d08:	00083b99 	.word	0x00083b99
   83d0c:	000843c1 	.word	0x000843c1
   83d10:	00083b55 	.word	0x00083b55
   83d14:	00083b35 	.word	0x00083b35
   83d18:	20002664 	.word	0x20002664
   83d1c:	000843ed 	.word	0x000843ed

00083d20 <XMEGANVM_WriteByteMemory>:
 *  \return Boolean \c true if the command sequence complete successfully
 */
bool XMEGANVM_WriteByteMemory(const uint8_t WriteCommand,
                              const uint32_t WriteAddress,
                              const uint8_t data)
{
   83d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83d24:	4607      	mov	r7, r0
   83d26:	4688      	mov	r8, r1
   83d28:	4616      	mov	r6, r2
	/* Wait until the NVM controller is no longer busy */
	if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83d2a:	4b0b      	ldr	r3, [pc, #44]	; (83d58 <XMEGANVM_WriteByteMemory+0x38>)
   83d2c:	4798      	blx	r3
   83d2e:	4605      	mov	r5, r0
   83d30:	b910      	cbnz	r0, 83d38 <XMEGANVM_WriteByteMemory+0x18>
	XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
	XMEGANVM_SendAddress(WriteAddress);
	XPROGTarget_SendByte(data);

	return true;
}
   83d32:	4628      	mov	r0, r5
   83d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83d38:	204c      	movs	r0, #76	; 0x4c
   83d3a:	4c08      	ldr	r4, [pc, #32]	; (83d5c <XMEGANVM_WriteByteMemory+0x3c>)
   83d3c:	47a0      	blx	r4
	XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83d3e:	200a      	movs	r0, #10
   83d40:	4b07      	ldr	r3, [pc, #28]	; (83d60 <XMEGANVM_WriteByteMemory+0x40>)
   83d42:	4798      	blx	r3
	XPROGTarget_SendByte(WriteCommand);
   83d44:	4638      	mov	r0, r7
   83d46:	47a0      	blx	r4
	XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83d48:	204c      	movs	r0, #76	; 0x4c
   83d4a:	47a0      	blx	r4
	XMEGANVM_SendAddress(WriteAddress);
   83d4c:	4640      	mov	r0, r8
   83d4e:	4b05      	ldr	r3, [pc, #20]	; (83d64 <XMEGANVM_WriteByteMemory+0x44>)
   83d50:	4798      	blx	r3
	XPROGTarget_SendByte(data);
   83d52:	4630      	mov	r0, r6
   83d54:	47a0      	blx	r4
	return true;
   83d56:	e7ec      	b.n	83d32 <XMEGANVM_WriteByteMemory+0x12>
   83d58:	00083b99 	.word	0x00083b99
   83d5c:	000843c1 	.word	0x000843c1
   83d60:	00083b55 	.word	0x00083b55
   83d64:	00083b35 	.word	0x00083b35

00083d68 <XMEGANVM_WritePageMemory>:
                              const uint8_t WritePageCommand,
                              const uint8_t PageMode,
                              const uint32_t WriteAddress,
                              const uint8_t* WriteBuffer,
                              uint16_t WriteSize)
{
   83d68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83d6c:	4681      	mov	r9, r0
   83d6e:	4617      	mov	r7, r2
   83d70:	461c      	mov	r4, r3
   83d72:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   83d74:	f8bd 6030 	ldrh.w	r6, [sp, #48]	; 0x30
	if (PageMode & XPROG_PAGEMODE_ERASE)
   83d78:	f013 0f01 	tst.w	r3, #1
   83d7c:	d108      	bne.n	83d90 <XMEGANVM_WritePageMemory+0x28>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
	}

	if (WriteSize)
   83d7e:	b9f6      	cbnz	r6, 83dbe <XMEGANVM_WritePageMemory+0x56>
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_INDIRECT_PI, PDI_DATASIZE_1BYTE));
		while (WriteSize--)
		  XPROGTarget_SendByte(*(WriteBuffer++));
	}

	if (PageMode & XPROG_PAGEMODE_WRITE)
   83d80:	f014 0f02 	tst.w	r4, #2
   83d84:	d13f      	bne.n	83e06 <XMEGANVM_WritePageMemory+0x9e>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
		XMEGANVM_SendAddress(WriteAddress);
		XPROGTarget_SendByte(0x00);
	}

	return true;
   83d86:	f04f 0a01 	mov.w	sl, #1
}
   83d8a:	4650      	mov	r0, sl
   83d8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83d90:	4688      	mov	r8, r1
		if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83d92:	4b27      	ldr	r3, [pc, #156]	; (83e30 <XMEGANVM_WritePageMemory+0xc8>)
   83d94:	4798      	blx	r3
   83d96:	4682      	mov	sl, r0
   83d98:	2800      	cmp	r0, #0
   83d9a:	d0f6      	beq.n	83d8a <XMEGANVM_WritePageMemory+0x22>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83d9c:	204c      	movs	r0, #76	; 0x4c
   83d9e:	f8df a09c 	ldr.w	sl, [pc, #156]	; 83e3c <XMEGANVM_WritePageMemory+0xd4>
   83da2:	47d0      	blx	sl
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83da4:	200a      	movs	r0, #10
   83da6:	f8df b08c 	ldr.w	fp, [pc, #140]	; 83e34 <XMEGANVM_WritePageMemory+0xcc>
   83daa:	47d8      	blx	fp
		XPROGTarget_SendByte(EraseBuffCommand);
   83dac:	4640      	mov	r0, r8
   83dae:	47d0      	blx	sl
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83db0:	204c      	movs	r0, #76	; 0x4c
   83db2:	47d0      	blx	sl
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
   83db4:	200b      	movs	r0, #11
   83db6:	47d8      	blx	fp
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
   83db8:	2001      	movs	r0, #1
   83dba:	47d0      	blx	sl
   83dbc:	e7df      	b.n	83d7e <XMEGANVM_WritePageMemory+0x16>
		if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83dbe:	4b1c      	ldr	r3, [pc, #112]	; (83e30 <XMEGANVM_WritePageMemory+0xc8>)
   83dc0:	4798      	blx	r3
   83dc2:	4682      	mov	sl, r0
   83dc4:	2800      	cmp	r0, #0
   83dc6:	d0e0      	beq.n	83d8a <XMEGANVM_WritePageMemory+0x22>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83dc8:	204c      	movs	r0, #76	; 0x4c
   83dca:	f8df 8070 	ldr.w	r8, [pc, #112]	; 83e3c <XMEGANVM_WritePageMemory+0xd4>
   83dce:	47c0      	blx	r8
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83dd0:	200a      	movs	r0, #10
   83dd2:	4b18      	ldr	r3, [pc, #96]	; (83e34 <XMEGANVM_WritePageMemory+0xcc>)
   83dd4:	4798      	blx	r3
		XPROGTarget_SendByte(WriteBuffCommand);
   83dd6:	4648      	mov	r0, r9
   83dd8:	47c0      	blx	r8
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_DIRECT, PDI_DATASIZE_4BYTES));
   83dda:	206b      	movs	r0, #107	; 0x6b
   83ddc:	47c0      	blx	r8
		XMEGANVM_SendAddress(WriteAddress);
   83dde:	980a      	ldr	r0, [sp, #40]	; 0x28
   83de0:	4b15      	ldr	r3, [pc, #84]	; (83e38 <XMEGANVM_WritePageMemory+0xd0>)
   83de2:	4798      	blx	r3
		XPROGTarget_SendByte(PDI_CMD_REPEAT(PDI_DATASIZE_1BYTE));
   83de4:	20a0      	movs	r0, #160	; 0xa0
   83de6:	47c0      	blx	r8
		XPROGTarget_SendByte(WriteSize - 1);
   83de8:	1e70      	subs	r0, r6, #1
   83dea:	b2c0      	uxtb	r0, r0
   83dec:	47c0      	blx	r8
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_INDIRECT_PI, PDI_DATASIZE_1BYTE));
   83dee:	2064      	movs	r0, #100	; 0x64
   83df0:	47c0      	blx	r8
		while (WriteSize--)
   83df2:	3e01      	subs	r6, #1
   83df4:	b2b6      	uxth	r6, r6
   83df6:	3601      	adds	r6, #1
   83df8:	442e      	add	r6, r5
		  XPROGTarget_SendByte(*(WriteBuffer++));
   83dfa:	f815 0b01 	ldrb.w	r0, [r5], #1
   83dfe:	47c0      	blx	r8
		while (WriteSize--)
   83e00:	42b5      	cmp	r5, r6
   83e02:	d1fa      	bne.n	83dfa <XMEGANVM_WritePageMemory+0x92>
   83e04:	e7bc      	b.n	83d80 <XMEGANVM_WritePageMemory+0x18>
		if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83e06:	4b0a      	ldr	r3, [pc, #40]	; (83e30 <XMEGANVM_WritePageMemory+0xc8>)
   83e08:	4798      	blx	r3
   83e0a:	4682      	mov	sl, r0
   83e0c:	2800      	cmp	r0, #0
   83e0e:	d0bc      	beq.n	83d8a <XMEGANVM_WritePageMemory+0x22>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83e10:	204c      	movs	r0, #76	; 0x4c
   83e12:	4c0a      	ldr	r4, [pc, #40]	; (83e3c <XMEGANVM_WritePageMemory+0xd4>)
   83e14:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83e16:	200a      	movs	r0, #10
   83e18:	4b06      	ldr	r3, [pc, #24]	; (83e34 <XMEGANVM_WritePageMemory+0xcc>)
   83e1a:	4798      	blx	r3
		XPROGTarget_SendByte(WritePageCommand);
   83e1c:	4638      	mov	r0, r7
   83e1e:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83e20:	204c      	movs	r0, #76	; 0x4c
   83e22:	47a0      	blx	r4
		XMEGANVM_SendAddress(WriteAddress);
   83e24:	980a      	ldr	r0, [sp, #40]	; 0x28
   83e26:	4b04      	ldr	r3, [pc, #16]	; (83e38 <XMEGANVM_WritePageMemory+0xd0>)
   83e28:	4798      	blx	r3
		XPROGTarget_SendByte(0x00);
   83e2a:	2000      	movs	r0, #0
   83e2c:	47a0      	blx	r4
   83e2e:	e7ac      	b.n	83d8a <XMEGANVM_WritePageMemory+0x22>
   83e30:	00083b99 	.word	0x00083b99
   83e34:	00083b55 	.word	0x00083b55
   83e38:	00083b35 	.word	0x00083b35
   83e3c:	000843c1 	.word	0x000843c1

00083e40 <XMEGANVM_EraseMemory>:
 *
 *  \return Boolean \c true if the command sequence complete successfully
 */
bool XMEGANVM_EraseMemory(const uint8_t EraseCommand,
                          const uint32_t Address)
{
   83e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83e42:	4604      	mov	r4, r0
   83e44:	460d      	mov	r5, r1
	/* Wait until the NVM controller is no longer busy */
	if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83e46:	4b36      	ldr	r3, [pc, #216]	; (83f20 <XMEGANVM_EraseMemory+0xe0>)
   83e48:	4798      	blx	r3
   83e4a:	4603      	mov	r3, r0
   83e4c:	b1a8      	cbz	r0, 83e7a <XMEGANVM_EraseMemory+0x3a>
	  return false;

	/* EEPROM and Chip erasures are triggered differently to FLASH section erasures */
	if (EraseCommand == XMEGA_NVM_CMD_CHIPERASE)
   83e4e:	2c40      	cmp	r4, #64	; 0x40
   83e50:	d015      	beq.n	83e7e <XMEGANVM_EraseMemory+0x3e>
		/* Set CMDEX bit in NVM CTRLA register to start the erase sequence */
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
	}
	else if (EraseCommand == XMEGA_NVM_CMD_ERASEEEPROM)
   83e52:	2c30      	cmp	r4, #48	; 0x30
   83e54:	d022      	beq.n	83e9c <XMEGANVM_EraseMemory+0x5c>
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
	}
	else
	{
		/* Send the memory erase command to the target */
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83e56:	204c      	movs	r0, #76	; 0x4c
   83e58:	4e32      	ldr	r6, [pc, #200]	; (83f24 <XMEGANVM_EraseMemory+0xe4>)
   83e5a:	47b0      	blx	r6
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83e5c:	200a      	movs	r0, #10
   83e5e:	4b32      	ldr	r3, [pc, #200]	; (83f28 <XMEGANVM_EraseMemory+0xe8>)
   83e60:	4798      	blx	r3
		XPROGTarget_SendByte(EraseCommand);
   83e62:	4620      	mov	r0, r4
   83e64:	47b0      	blx	r6

		/* Other erase modes just need us to address a byte within the target memory space */
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83e66:	204c      	movs	r0, #76	; 0x4c
   83e68:	47b0      	blx	r6
		XMEGANVM_SendAddress(Address);
   83e6a:	4628      	mov	r0, r5
   83e6c:	4b2f      	ldr	r3, [pc, #188]	; (83f2c <XMEGANVM_EraseMemory+0xec>)
   83e6e:	4798      	blx	r3
		XPROGTarget_SendByte(0x00);
   83e70:	2000      	movs	r0, #0
   83e72:	47b0      	blx	r6
	}

	/* Wait until the NVM bus is ready again */
	if (!(XMEGANVM_WaitWhileNVMBusBusy())) {
   83e74:	4b2e      	ldr	r3, [pc, #184]	; (83f30 <XMEGANVM_EraseMemory+0xf0>)
   83e76:	4798      	blx	r3
   83e78:	4603      	mov	r3, r0
	  return false;
	}

	return true;
}
   83e7a:	4618      	mov	r0, r3
   83e7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83e7e:	204c      	movs	r0, #76	; 0x4c
   83e80:	4c28      	ldr	r4, [pc, #160]	; (83f24 <XMEGANVM_EraseMemory+0xe4>)
   83e82:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83e84:	200a      	movs	r0, #10
   83e86:	4d28      	ldr	r5, [pc, #160]	; (83f28 <XMEGANVM_EraseMemory+0xe8>)
   83e88:	47a8      	blx	r5
		XPROGTarget_SendByte(EraseCommand);
   83e8a:	2040      	movs	r0, #64	; 0x40
   83e8c:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83e8e:	204c      	movs	r0, #76	; 0x4c
   83e90:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
   83e92:	200b      	movs	r0, #11
   83e94:	47a8      	blx	r5
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
   83e96:	2001      	movs	r0, #1
   83e98:	47a0      	blx	r4
   83e9a:	e7eb      	b.n	83e74 <XMEGANVM_EraseMemory+0x34>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83e9c:	204c      	movs	r0, #76	; 0x4c
   83e9e:	4c21      	ldr	r4, [pc, #132]	; (83f24 <XMEGANVM_EraseMemory+0xe4>)
   83ea0:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83ea2:	200a      	movs	r0, #10
   83ea4:	4e20      	ldr	r6, [pc, #128]	; (83f28 <XMEGANVM_EraseMemory+0xe8>)
   83ea6:	47b0      	blx	r6
		XPROGTarget_SendByte(XMEGA_NVM_CMD_ERASEEEPROMPAGEBUFF);
   83ea8:	2036      	movs	r0, #54	; 0x36
   83eaa:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83eac:	204c      	movs	r0, #76	; 0x4c
   83eae:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
   83eb0:	200b      	movs	r0, #11
   83eb2:	47b0      	blx	r6
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
   83eb4:	2001      	movs	r0, #1
   83eb6:	47a0      	blx	r4
		if (!(XMEGANVM_WaitWhileNVMControllerBusy()))
   83eb8:	4b19      	ldr	r3, [pc, #100]	; (83f20 <XMEGANVM_EraseMemory+0xe0>)
   83eba:	4798      	blx	r3
   83ebc:	4603      	mov	r3, r0
   83ebe:	2800      	cmp	r0, #0
   83ec0:	d0db      	beq.n	83e7a <XMEGANVM_EraseMemory+0x3a>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83ec2:	204c      	movs	r0, #76	; 0x4c
   83ec4:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83ec6:	200a      	movs	r0, #10
   83ec8:	47b0      	blx	r6
		XPROGTarget_SendByte(XMEGA_NVM_CMD_LOADEEPROMPAGEBUFF);
   83eca:	2033      	movs	r0, #51	; 0x33
   83ecc:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_DIRECT, PDI_DATASIZE_4BYTES));
   83ece:	206b      	movs	r0, #107	; 0x6b
   83ed0:	47a0      	blx	r4
		XMEGANVM_SendAddress(Address);
   83ed2:	4628      	mov	r0, r5
   83ed4:	4b15      	ldr	r3, [pc, #84]	; (83f2c <XMEGANVM_EraseMemory+0xec>)
   83ed6:	4798      	blx	r3
		XPROGTarget_SendByte(PDI_CMD_REPEAT(PDI_DATASIZE_1BYTE));
   83ed8:	20a0      	movs	r0, #160	; 0xa0
   83eda:	47a0      	blx	r4
		XPROGTarget_SendByte(XPROG_Param_EEPageSize - 1);
   83edc:	4d15      	ldr	r5, [pc, #84]	; (83f34 <XMEGANVM_EraseMemory+0xf4>)
   83ede:	7828      	ldrb	r0, [r5, #0]
   83ee0:	3801      	subs	r0, #1
   83ee2:	b2c0      	uxtb	r0, r0
   83ee4:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_ST(PDI_POINTER_INDIRECT_PI, PDI_DATASIZE_1BYTE));
   83ee6:	2064      	movs	r0, #100	; 0x64
   83ee8:	47a0      	blx	r4
		for (uint8_t PageByte = 0; PageByte < XPROG_Param_EEPageSize; PageByte++)
   83eea:	882b      	ldrh	r3, [r5, #0]
   83eec:	b14b      	cbz	r3, 83f02 <XMEGANVM_EraseMemory+0xc2>
   83eee:	2400      	movs	r4, #0
		  XPROGTarget_SendByte(0x00);
   83ef0:	4627      	mov	r7, r4
   83ef2:	4e0c      	ldr	r6, [pc, #48]	; (83f24 <XMEGANVM_EraseMemory+0xe4>)
   83ef4:	4638      	mov	r0, r7
   83ef6:	47b0      	blx	r6
		for (uint8_t PageByte = 0; PageByte < XPROG_Param_EEPageSize; PageByte++)
   83ef8:	1c63      	adds	r3, r4, #1
   83efa:	b2dc      	uxtb	r4, r3
   83efc:	882a      	ldrh	r2, [r5, #0]
   83efe:	42a2      	cmp	r2, r4
   83f00:	d8f8      	bhi.n	83ef4 <XMEGANVM_EraseMemory+0xb4>
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83f02:	204c      	movs	r0, #76	; 0x4c
   83f04:	4c07      	ldr	r4, [pc, #28]	; (83f24 <XMEGANVM_EraseMemory+0xe4>)
   83f06:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CMD);
   83f08:	200a      	movs	r0, #10
   83f0a:	4d07      	ldr	r5, [pc, #28]	; (83f28 <XMEGANVM_EraseMemory+0xe8>)
   83f0c:	47a8      	blx	r5
		XPROGTarget_SendByte(EraseCommand);
   83f0e:	2030      	movs	r0, #48	; 0x30
   83f10:	47a0      	blx	r4
		XPROGTarget_SendByte(PDI_CMD_STS(PDI_DATASIZE_4BYTES, PDI_DATASIZE_1BYTE));
   83f12:	204c      	movs	r0, #76	; 0x4c
   83f14:	47a0      	blx	r4
		XMEGANVM_SendNVMRegAddress(XMEGA_NVM_REG_CTRLA);
   83f16:	200b      	movs	r0, #11
   83f18:	47a8      	blx	r5
		XPROGTarget_SendByte(XMEGA_NVM_BIT_CTRLA_CMDEX);
   83f1a:	2001      	movs	r0, #1
   83f1c:	47a0      	blx	r4
   83f1e:	e7a9      	b.n	83e74 <XMEGANVM_EraseMemory+0x34>
   83f20:	00083b99 	.word	0x00083b99
   83f24:	000843c1 	.word	0x000843c1
   83f28:	00083b55 	.word	0x00083b55
   83f2c:	00083b35 	.word	0x00083b35
   83f30:	00083b6d 	.word	0x00083b6d
   83f34:	200005b0 	.word	0x200005b0

00083f38 <XPROGProtocol_Command>:
/** Handler for the CMD_XPROG command, which wraps up XPROG commands in a V2 wrapper which need to be
 *  removed and processed so that the underlying XPROG command can be handled.
 */
#define XMEGA_BUF_SIZE 256
bool XPROGProtocol_Command(void)
{
   83f38:	b570      	push	{r4, r5, r6, lr}
   83f3a:	b084      	sub	sp, #16
	static uint8_t status_payload[4];
	status_payload[0] = udd_g_ctrlreq.req.wValue & 0xff;	
   83f3c:	4b8f      	ldr	r3, [pc, #572]	; (8417c <XPROGProtocol_Command+0x244>)
   83f3e:	8859      	ldrh	r1, [r3, #2]
   83f40:	b2cb      	uxtb	r3, r1
   83f42:	4a8f      	ldr	r2, [pc, #572]	; (84180 <XPROGProtocol_Command+0x248>)
   83f44:	7013      	strb	r3, [r2, #0]
	
	static uint8_t xprog_rambuf[XMEGA_BUF_SIZE];
	uint8_t offset;
	
	switch (status_payload[0])
   83f46:	3b01      	subs	r3, #1
   83f48:	2b21      	cmp	r3, #33	; 0x21
   83f4a:	d82b      	bhi.n	83fa4 <XPROGProtocol_Command+0x6c>
   83f4c:	e8df f013 	tbh	[pc, r3, lsl #1]
   83f50:	002f0022 	.word	0x002f0022
   83f54:	00730037 	.word	0x00730037
   83f58:	00e600c2 	.word	0x00e600c2
   83f5c:	002a00e9 	.word	0x002a00e9
   83f60:	002a002a 	.word	0x002a002a
   83f64:	002a002a 	.word	0x002a002a
   83f68:	002a002a 	.word	0x002a002a
   83f6c:	002a002a 	.word	0x002a002a
   83f70:	002a002a 	.word	0x002a002a
   83f74:	002a002a 	.word	0x002a002a
   83f78:	002a002a 	.word	0x002a002a
   83f7c:	002a002a 	.word	0x002a002a
   83f80:	002a002a 	.word	0x002a002a
   83f84:	002a002a 	.word	0x002a002a
   83f88:	002a002a 	.word	0x002a002a
   83f8c:	017c002a 	.word	0x017c002a
   83f90:	016b015c 	.word	0x016b015c
	{
		case XPROG_CMD_ENTER_PROGMODE:
			start_timeoutcnt();
   83f94:	4b7b      	ldr	r3, [pc, #492]	; (84184 <XPROGProtocol_Command+0x24c>)
   83f96:	4798      	blx	r3
	return false;
}
/** Handler for the XPROG ENTER_PROGMODE command to establish a connection with the attached device. */
static void XPROGProtocol_EnterXPROGMode(void)
{	
	bool NVMBusEnabled = XMEGANVM_EnablePDI();
   83f98:	4b7b      	ldr	r3, [pc, #492]	; (84188 <XPROGProtocol_Command+0x250>)
   83f9a:	4798      	blx	r3
	XPROG_Status = NVMBusEnabled ? XPROG_ERR_OK : XPROG_ERR_FAILED;
   83f9c:	f080 0001 	eor.w	r0, r0, #1
   83fa0:	4b7a      	ldr	r3, [pc, #488]	; (8418c <XPROGProtocol_Command+0x254>)
   83fa2:	7018      	strb	r0, [r3, #0]
	stop_timeoutcnt();
   83fa4:	4b7a      	ldr	r3, [pc, #488]	; (84190 <XPROGProtocol_Command+0x258>)
   83fa6:	4798      	blx	r3
	return false;
   83fa8:	2000      	movs	r0, #0
}
   83faa:	b004      	add	sp, #16
   83fac:	bd70      	pop	{r4, r5, r6, pc}
			start_timeoutcnt();
   83fae:	4b75      	ldr	r3, [pc, #468]	; (84184 <XPROGProtocol_Command+0x24c>)
   83fb0:	4798      	blx	r3
/** Handler for the XPROG LEAVE_PROGMODE command to terminate the PDI programming connection with
 *  the attached device.
 */
static void XPROGProtocol_LeaveXPROGMode(void)
{
    XMEGANVM_DisablePDI();
   83fb2:	4b78      	ldr	r3, [pc, #480]	; (84194 <XPROGProtocol_Command+0x25c>)
   83fb4:	4798      	blx	r3
	XPROG_Status = XPROG_ERR_OK;
   83fb6:	4b75      	ldr	r3, [pc, #468]	; (8418c <XPROGProtocol_Command+0x254>)
   83fb8:	2200      	movs	r2, #0
   83fba:	701a      	strb	r2, [r3, #0]
}
   83fbc:	e7f2      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
			start_timeoutcnt();
   83fbe:	4b71      	ldr	r3, [pc, #452]	; (84184 <XPROGProtocol_Command+0x24c>)
   83fc0:	4798      	blx	r3

/** Handler for the XPRG ERASE command to erase a specific memory address space in the attached device. */
static void XPROGProtocol_Erase(void)
{
	XPROG_Status = XPROG_ERR_OK;
   83fc2:	4b72      	ldr	r3, [pc, #456]	; (8418c <XPROGProtocol_Command+0x254>)
   83fc4:	2200      	movs	r2, #0
   83fc6:	701a      	strb	r2, [r3, #0]
	
	if (udd_g_ctrlreq.payload_size < 5){
   83fc8:	4b6c      	ldr	r3, [pc, #432]	; (8417c <XPROGProtocol_Command+0x244>)
   83fca:	899b      	ldrh	r3, [r3, #12]
   83fcc:	2b04      	cmp	r3, #4
   83fce:	d915      	bls.n	83ffc <XPROGProtocol_Command+0xc4>
		XPROG_Status = XPROG_ERR_FAILED;
		return;
	}
	
	uint8_t MemoryType = udd_g_ctrlreq.payload[0]; //Not used
   83fd0:	4b6a      	ldr	r3, [pc, #424]	; (8417c <XPROGProtocol_Command+0x244>)
   83fd2:	689b      	ldr	r3, [r3, #8]
	uint32_t Address = (udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]);
   83fd4:	791a      	ldrb	r2, [r3, #4]
   83fd6:	78d9      	ldrb	r1, [r3, #3]
   83fd8:	0409      	lsls	r1, r1, #16
   83fda:	ea41 6102 	orr.w	r1, r1, r2, lsl #24
   83fde:	785a      	ldrb	r2, [r3, #1]
   83fe0:	4311      	orrs	r1, r2
   83fe2:	789a      	ldrb	r2, [r3, #2]
   83fe4:	ea41 2102 	orr.w	r1, r1, r2, lsl #8

	uint8_t EraseCommand;

	/* Determine which NVM command to send to the device depending on the memory to erase */
	switch (MemoryType)
   83fe8:	781b      	ldrb	r3, [r3, #0]
   83fea:	3b01      	subs	r3, #1
   83fec:	2b07      	cmp	r3, #7
   83fee:	d81e      	bhi.n	8402e <XPROGProtocol_Command+0xf6>
   83ff0:	e8df f003 	tbb	[pc, r3]
   83ff4:	1311081f 	.word	0x1311081f
   83ff8:	1b191715 	.word	0x1b191715
		XPROG_Status = XPROG_ERR_FAILED;
   83ffc:	4b63      	ldr	r3, [pc, #396]	; (8418c <XPROGProtocol_Command+0x254>)
   83ffe:	2201      	movs	r2, #1
   84000:	701a      	strb	r2, [r3, #0]
		return;
   84002:	e7cf      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
	uint32_t Address = (udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]);
   84004:	2020      	movs	r0, #32
		EraseCommand = XMEGA_NVM_CMD_NOOP;
		break;
	}

	/* Erase the target memory, indicate timeout if occurred */
	if (XMEGANVM_EraseMemory(EraseCommand, Address) == false) {
   84006:	4b64      	ldr	r3, [pc, #400]	; (84198 <XPROGProtocol_Command+0x260>)
   84008:	4798      	blx	r3
   8400a:	2800      	cmp	r0, #0
   8400c:	d1ca      	bne.n	83fa4 <XPROGProtocol_Command+0x6c>
		XPROG_Status = XPROG_ERR_TIMEOUT;		
   8400e:	4b5f      	ldr	r3, [pc, #380]	; (8418c <XPROGProtocol_Command+0x254>)
   84010:	2203      	movs	r2, #3
   84012:	701a      	strb	r2, [r3, #0]
   84014:	e7c6      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
		EraseCommand = XMEGA_NVM_CMD_ERASEBOOTSEC;
   84016:	2068      	movs	r0, #104	; 0x68
		break;
   84018:	e7f5      	b.n	84006 <XPROGProtocol_Command+0xce>
		EraseCommand = XMEGA_NVM_CMD_ERASEEEPROM;
   8401a:	2030      	movs	r0, #48	; 0x30
		break;
   8401c:	e7f3      	b.n	84006 <XPROGProtocol_Command+0xce>
		EraseCommand = XMEGA_NVM_CMD_ERASEAPPSECPAGE;
   8401e:	2022      	movs	r0, #34	; 0x22
		break;
   84020:	e7f1      	b.n	84006 <XPROGProtocol_Command+0xce>
		EraseCommand = XMEGA_NVM_CMD_ERASEBOOTSECPAGE;
   84022:	202a      	movs	r0, #42	; 0x2a
		break;
   84024:	e7ef      	b.n	84006 <XPROGProtocol_Command+0xce>
		EraseCommand = XMEGA_NVM_CMD_ERASEEEPROMPAGE;
   84026:	2032      	movs	r0, #50	; 0x32
		break;
   84028:	e7ed      	b.n	84006 <XPROGProtocol_Command+0xce>
		EraseCommand = XMEGA_NVM_CMD_ERASEUSERSIG;
   8402a:	2018      	movs	r0, #24
		break;
   8402c:	e7eb      	b.n	84006 <XPROGProtocol_Command+0xce>
		EraseCommand = XMEGA_NVM_CMD_NOOP;
   8402e:	2000      	movs	r0, #0
		break;
   84030:	e7e9      	b.n	84006 <XPROGProtocol_Command+0xce>
		EraseCommand = XMEGA_NVM_CMD_CHIPERASE;
   84032:	2040      	movs	r0, #64	; 0x40
   84034:	e7e7      	b.n	84006 <XPROGProtocol_Command+0xce>
			start_timeoutcnt();
   84036:	4b53      	ldr	r3, [pc, #332]	; (84184 <XPROGProtocol_Command+0x24c>)
   84038:	4798      	blx	r3
}

/** Handler for the XPROG WRITE_MEMORY command to write to a specific memory space within the attached device. */
static void XPROGProtocol_WriteMemory(uint8_t * outbuf)
{
	XPROG_Status = XPROG_ERR_OK;
   8403a:	4b54      	ldr	r3, [pc, #336]	; (8418c <XPROGProtocol_Command+0x254>)
   8403c:	2200      	movs	r2, #0
   8403e:	701a      	strb	r2, [r3, #0]
	
	if (udd_g_ctrlreq.req.wLength < 8) {
   84040:	4b4e      	ldr	r3, [pc, #312]	; (8417c <XPROGProtocol_Command+0x244>)
   84042:	88db      	ldrh	r3, [r3, #6]
   84044:	2b07      	cmp	r3, #7
   84046:	d802      	bhi.n	8404e <XPROGProtocol_Command+0x116>
		XPROG_Status = XPROG_ERR_FAILED;
   84048:	4b50      	ldr	r3, [pc, #320]	; (8418c <XPROGProtocol_Command+0x254>)
   8404a:	2201      	movs	r2, #1
   8404c:	701a      	strb	r2, [r3, #0]
	}
	
	uint8_t MemoryType = udd_g_ctrlreq.payload[0];
   8404e:	4b4b      	ldr	r3, [pc, #300]	; (8417c <XPROGProtocol_Command+0x244>)
   84050:	689b      	ldr	r3, [r3, #8]
	uint8_t  PageMode = udd_g_ctrlreq.payload[1];
	uint32_t Address = (udd_g_ctrlreq.payload[5] << 24) | (udd_g_ctrlreq.payload[4] << 16) | (udd_g_ctrlreq.payload[3] << 8) | (udd_g_ctrlreq.payload[2]);
   84052:	795a      	ldrb	r2, [r3, #5]
   84054:	7919      	ldrb	r1, [r3, #4]
   84056:	0409      	lsls	r1, r1, #16
   84058:	ea41 6102 	orr.w	r1, r1, r2, lsl #24
   8405c:	789a      	ldrb	r2, [r3, #2]
   8405e:	4311      	orrs	r1, r2
   84060:	78da      	ldrb	r2, [r3, #3]
   84062:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
	uint8_t WriteCommand     = XMEGA_NVM_CMD_WRITEFLASHPAGE;
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
	bool    PagedMemory      = true;

	switch (MemoryType)
   84066:	781a      	ldrb	r2, [r3, #0]
   84068:	3a01      	subs	r2, #1
   8406a:	2a05      	cmp	r2, #5
   8406c:	d82e      	bhi.n	840cc <XPROGProtocol_Command+0x194>
   8406e:	e8df f012 	tbh	[pc, r2, lsl #1]
   84072:	00fd      	.short	0x00fd
   84074:	0101000e 	.word	0x0101000e
   84078:	00060105 	.word	0x00060105
   8407c:	0029      	.short	0x0029
	uint32_t Address = (udd_g_ctrlreq.payload[5] << 24) | (udd_g_ctrlreq.payload[4] << 16) | (udd_g_ctrlreq.payload[3] << 8) | (udd_g_ctrlreq.payload[2]);
   8407e:	2008      	movs	r0, #8
	}

	/* Send the appropriate memory write commands to the device, indicate timeout if occurred */
	if ((PagedMemory && !(XMEGANVM_WritePageMemory(WriteBuffCommand, EraseBuffCommand, WriteCommand,
												   PageMode, Address,outbuf, Length)))          ||
	     (!PagedMemory && !(XMEGANVM_WriteByteMemory(WriteCommand, Address, outbuf[0]))) )
   84080:	4b46      	ldr	r3, [pc, #280]	; (8419c <XPROGProtocol_Command+0x264>)
   84082:	781a      	ldrb	r2, [r3, #0]
   84084:	4b46      	ldr	r3, [pc, #280]	; (841a0 <XPROGProtocol_Command+0x268>)
   84086:	4798      	blx	r3
   84088:	2800      	cmp	r0, #0
   8408a:	d18b      	bne.n	83fa4 <XPROGProtocol_Command+0x6c>
   8408c:	e016      	b.n	840bc <XPROGProtocol_Command+0x184>
	uint32_t Address = (udd_g_ctrlreq.payload[5] << 24) | (udd_g_ctrlreq.payload[4] << 16) | (udd_g_ctrlreq.payload[3] << 8) | (udd_g_ctrlreq.payload[2]);
   8408e:	2526      	movs	r5, #38	; 0x26
   84090:	2023      	movs	r0, #35	; 0x23
   84092:	222c      	movs	r2, #44	; 0x2c
	uint16_t Length = udd_g_ctrlreq.payload[6] | (udd_g_ctrlreq.payload[7] << 8);
   84094:	79de      	ldrb	r6, [r3, #7]
   84096:	799c      	ldrb	r4, [r3, #6]
   84098:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
	if ((PagedMemory && !(XMEGANVM_WritePageMemory(WriteBuffCommand, EraseBuffCommand, WriteCommand,
   8409c:	785b      	ldrb	r3, [r3, #1]
   8409e:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   840a2:	bf28      	it	cs
   840a4:	f44f 7480 	movcs.w	r4, #256	; 0x100
   840a8:	9402      	str	r4, [sp, #8]
   840aa:	4c3c      	ldr	r4, [pc, #240]	; (8419c <XPROGProtocol_Command+0x264>)
   840ac:	9401      	str	r4, [sp, #4]
   840ae:	9100      	str	r1, [sp, #0]
   840b0:	4629      	mov	r1, r5
   840b2:	4c3c      	ldr	r4, [pc, #240]	; (841a4 <XPROGProtocol_Command+0x26c>)
   840b4:	47a0      	blx	r4
   840b6:	2800      	cmp	r0, #0
   840b8:	f47f af74 	bne.w	83fa4 <XPROGProtocol_Command+0x6c>
	{
		XPROG_Status = XPROG_ERR_TIMEOUT;
   840bc:	4b33      	ldr	r3, [pc, #204]	; (8418c <XPROGProtocol_Command+0x254>)
   840be:	2203      	movs	r2, #3
   840c0:	701a      	strb	r2, [r3, #0]
   840c2:	e76f      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
   840c4:	2526      	movs	r5, #38	; 0x26
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
   840c6:	2023      	movs	r0, #35	; 0x23
		WriteCommand     = XMEGA_NVM_CMD_WRITEUSERSIG;
   840c8:	221a      	movs	r2, #26
		break;
   840ca:	e7e3      	b.n	84094 <XPROGProtocol_Command+0x15c>
	uint32_t Address = (udd_g_ctrlreq.payload[5] << 24) | (udd_g_ctrlreq.payload[4] << 16) | (udd_g_ctrlreq.payload[3] << 8) | (udd_g_ctrlreq.payload[2]);
   840cc:	222e      	movs	r2, #46	; 0x2e
   840ce:	2526      	movs	r5, #38	; 0x26
   840d0:	2023      	movs	r0, #35	; 0x23
   840d2:	e7df      	b.n	84094 <XPROGProtocol_Command+0x15c>
			start_timeoutcnt();
   840d4:	4b2b      	ldr	r3, [pc, #172]	; (84184 <XPROGProtocol_Command+0x24c>)
   840d6:	4798      	blx	r3
/** Handler for the XPROG READ_MEMORY command to read data from a specific address space within the
 *  attached device.
 */
static void XPROGProtocol_ReadMemory(uint8_t * outbuf)
{
	XPROG_Status = XPROG_ERR_OK;
   840d8:	4b2c      	ldr	r3, [pc, #176]	; (8418c <XPROGProtocol_Command+0x254>)
   840da:	2200      	movs	r2, #0
   840dc:	701a      	strb	r2, [r3, #0]
	//uint8_t MemoryType = udd_g_ctrlreq.payload[0]; //Not used
	uint32_t Address = (udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]);
   840de:	4b27      	ldr	r3, [pc, #156]	; (8417c <XPROGProtocol_Command+0x244>)
   840e0:	6899      	ldr	r1, [r3, #8]
	uint16_t Length = udd_g_ctrlreq.payload[5] | (udd_g_ctrlreq.payload[6] << 8);
   840e2:	798b      	ldrb	r3, [r1, #6]
   840e4:	794a      	ldrb	r2, [r1, #5]
   840e6:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	uint32_t Address = (udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]);
   840ea:	7908      	ldrb	r0, [r1, #4]
   840ec:	78cb      	ldrb	r3, [r1, #3]
   840ee:	041b      	lsls	r3, r3, #16
   840f0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
   840f4:	7848      	ldrb	r0, [r1, #1]
   840f6:	4303      	orrs	r3, r0
   840f8:	7888      	ldrb	r0, [r1, #2]
	}
	
	//printf("Reading from %x, %d\n", Address, Length);

	/* Read the PDI target's memory, indicate timeout if occurred */
	if (!(XMEGANVM_ReadMemory(Address, outbuf, Length))) {
   840fa:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
   840fe:	bf28      	it	cs
   84100:	f44f 7280 	movcs.w	r2, #256	; 0x100
   84104:	4925      	ldr	r1, [pc, #148]	; (8419c <XPROGProtocol_Command+0x264>)
   84106:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
   8410a:	4b27      	ldr	r3, [pc, #156]	; (841a8 <XPROGProtocol_Command+0x270>)
   8410c:	4798      	blx	r3
   8410e:	2800      	cmp	r0, #0
   84110:	f47f af48 	bne.w	83fa4 <XPROGProtocol_Command+0x6c>
	  XPROG_Status = XPROG_ERR_TIMEOUT;
   84114:	4b1d      	ldr	r3, [pc, #116]	; (8418c <XPROGProtocol_Command+0x254>)
   84116:	2203      	movs	r2, #3
   84118:	701a      	strb	r2, [r3, #0]
   8411a:	e743      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
			start_timeoutcnt();
   8411c:	4b19      	ldr	r3, [pc, #100]	; (84184 <XPROGProtocol_Command+0x24c>)
   8411e:	4798      	blx	r3
			break;
   84120:	e740      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
			start_timeoutcnt();
   84122:	4b18      	ldr	r3, [pc, #96]	; (84184 <XPROGProtocol_Command+0x24c>)
   84124:	4798      	blx	r3
}


static void XPROGProtocol_SetParam(void)
{
	XPROG_Status = XPROG_ERR_OK;
   84126:	4b19      	ldr	r3, [pc, #100]	; (8418c <XPROGProtocol_Command+0x254>)
   84128:	2200      	movs	r2, #0
   8412a:	701a      	strb	r2, [r3, #0]

	uint8_t XPROGParam = udd_g_ctrlreq.payload[0];
	
	//At least 2 bytes needed - parameters + value
	if (udd_g_ctrlreq.payload_size < 2){
   8412c:	4b13      	ldr	r3, [pc, #76]	; (8417c <XPROGProtocol_Command+0x244>)
   8412e:	8999      	ldrh	r1, [r3, #12]
   84130:	2901      	cmp	r1, #1
   84132:	d90b      	bls.n	8414c <XPROGProtocol_Command+0x214>
	uint8_t XPROGParam = udd_g_ctrlreq.payload[0];
   84134:	4b11      	ldr	r3, [pc, #68]	; (8417c <XPROGProtocol_Command+0x244>)
   84136:	689a      	ldr	r2, [r3, #8]
		XPROG_Status = XPROG_ERR_FAILED;
		return;
	}

	/* Determine which parameter is being set, store the new parameter value */
	switch (XPROGParam)
   84138:	7813      	ldrb	r3, [r2, #0]
   8413a:	3b01      	subs	r3, #1
   8413c:	2b07      	cmp	r3, #7
   8413e:	d85f      	bhi.n	84200 <XPROGProtocol_Command+0x2c8>
   84140:	e8df f003 	tbb	[pc, r3]
   84144:	47433608 	.word	0x47433608
   84148:	4b5e5e5e 	.word	0x4b5e5e5e
		XPROG_Status = XPROG_ERR_FAILED;
   8414c:	4b0f      	ldr	r3, [pc, #60]	; (8418c <XPROGProtocol_Command+0x254>)
   8414e:	2201      	movs	r2, #1
   84150:	701a      	strb	r2, [r3, #0]
		return;
   84152:	e727      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
	{
		case XPROG_PARAM_NVMBASE:
			//5 bytes - parameters + value
			if (udd_g_ctrlreq.payload_size < 5){
   84154:	2904      	cmp	r1, #4
   84156:	d90c      	bls.n	84172 <XPROGProtocol_Command+0x23a>
				XPROG_Status = XPROG_ERR_FAILED;
				return;
			}
			XPROG_Param_NVMBase       = (udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]);
   84158:	7911      	ldrb	r1, [r2, #4]
   8415a:	78d3      	ldrb	r3, [r2, #3]
   8415c:	041b      	lsls	r3, r3, #16
   8415e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
   84162:	7851      	ldrb	r1, [r2, #1]
   84164:	430b      	orrs	r3, r1
   84166:	7892      	ldrb	r2, [r2, #2]
   84168:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   8416c:	4a0f      	ldr	r2, [pc, #60]	; (841ac <XPROGProtocol_Command+0x274>)
   8416e:	6013      	str	r3, [r2, #0]
			break;
   84170:	e718      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
				XPROG_Status = XPROG_ERR_FAILED;
   84172:	4b06      	ldr	r3, [pc, #24]	; (8418c <XPROGProtocol_Command+0x254>)
   84174:	2201      	movs	r2, #1
   84176:	701a      	strb	r2, [r3, #0]
				return;
   84178:	e714      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
   8417a:	bf00      	nop
   8417c:	20002df4 	.word	0x20002df4
   84180:	2000217c 	.word	0x2000217c
   84184:	000835ad 	.word	0x000835ad
   84188:	00083bd5 	.word	0x00083bd5
   8418c:	20002ddc 	.word	0x20002ddc
   84190:	000835f5 	.word	0x000835f5
   84194:	00083c51 	.word	0x00083c51
   84198:	00083e41 	.word	0x00083e41
   8419c:	20002180 	.word	0x20002180
   841a0:	00083d21 	.word	0x00083d21
   841a4:	00083d69 	.word	0x00083d69
   841a8:	00083c8d 	.word	0x00083c8d
   841ac:	200005b4 	.word	0x200005b4
		case XPROG_PARAM_EEPPAGESIZE:
			//3 bytes - parameters + value
			if (udd_g_ctrlreq.payload_size < 3){
   841b0:	2902      	cmp	r1, #2
   841b2:	d906      	bls.n	841c2 <XPROGProtocol_Command+0x28a>
				XPROG_Status = XPROG_ERR_FAILED;
				return;
			}
			XPROG_Param_EEPageSize    = udd_g_ctrlreq.payload[1] | (udd_g_ctrlreq.payload[2] << 8);
   841b4:	7891      	ldrb	r1, [r2, #2]
   841b6:	7853      	ldrb	r3, [r2, #1]
   841b8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   841bc:	4a30      	ldr	r2, [pc, #192]	; (84280 <XPROGProtocol_Command+0x348>)
   841be:	8013      	strh	r3, [r2, #0]
			break;
   841c0:	e6f0      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
				XPROG_Status = XPROG_ERR_FAILED;
   841c2:	4b30      	ldr	r3, [pc, #192]	; (84284 <XPROGProtocol_Command+0x34c>)
   841c4:	2201      	movs	r2, #1
   841c6:	701a      	strb	r2, [r3, #0]
				return;
   841c8:	e6ec      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
		case XPROG_PARAM_NVMCMD_REG:
			XPROG_Param_NVMCMDRegAddr = udd_g_ctrlreq.payload[1];
   841ca:	7852      	ldrb	r2, [r2, #1]
   841cc:	4b2e      	ldr	r3, [pc, #184]	; (84288 <XPROGProtocol_Command+0x350>)
   841ce:	701a      	strb	r2, [r3, #0]
			break;
   841d0:	e6e8      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
		case XPROG_PARAM_NVMCSR_REG:
			XPROG_Param_NVMCSRRegAddr = udd_g_ctrlreq.payload[1];
   841d2:	7852      	ldrb	r2, [r2, #1]
   841d4:	4b2d      	ldr	r3, [pc, #180]	; (8428c <XPROGProtocol_Command+0x354>)
   841d6:	701a      	strb	r2, [r3, #0]
			break;
   841d8:	e6e4      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
		case XPROG_PARAM_TIMEOUT:
			//5 bytes - parameters + value
			if (udd_g_ctrlreq.payload_size < 5){
   841da:	2904      	cmp	r1, #4
   841dc:	d803      	bhi.n	841e6 <XPROGProtocol_Command+0x2ae>
				XPROG_Status = XPROG_ERR_FAILED;
   841de:	4b29      	ldr	r3, [pc, #164]	; (84284 <XPROGProtocol_Command+0x34c>)
   841e0:	2201      	movs	r2, #1
   841e2:	701a      	strb	r2, [r3, #0]
				return;
   841e4:	e6de      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
			}
			set_timeout((udd_g_ctrlreq.payload[4] << 24) | (udd_g_ctrlreq.payload[3] << 16) | (udd_g_ctrlreq.payload[2] << 8) | (udd_g_ctrlreq.payload[1]));
   841e6:	7911      	ldrb	r1, [r2, #4]
   841e8:	78d3      	ldrb	r3, [r2, #3]
   841ea:	041b      	lsls	r3, r3, #16
   841ec:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
   841f0:	7851      	ldrb	r1, [r2, #1]
   841f2:	430b      	orrs	r3, r1
   841f4:	7890      	ldrb	r0, [r2, #2]
   841f6:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
   841fa:	4b25      	ldr	r3, [pc, #148]	; (84290 <XPROGProtocol_Command+0x358>)
   841fc:	4798      	blx	r3
			break;
   841fe:	e6d1      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
		default:
			XPROG_Status = XPROG_ERR_FAILED;
   84200:	4b20      	ldr	r3, [pc, #128]	; (84284 <XPROGProtocol_Command+0x34c>)
   84202:	2201      	movs	r2, #1
   84204:	701a      	strb	r2, [r3, #0]
			break;
   84206:	e6cd      	b.n	83fa4 <XPROGProtocol_Command+0x6c>
			offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xff;
   84208:	0a08      	lsrs	r0, r1, #8
			if ((offset + udd_g_ctrlreq.req.wLength) > XMEGA_BUF_SIZE){
   8420a:	4b22      	ldr	r3, [pc, #136]	; (84294 <XPROGProtocol_Command+0x35c>)
   8420c:	88db      	ldrh	r3, [r3, #6]
   8420e:	eb03 2111 	add.w	r1, r3, r1, lsr #8
   84212:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   84216:	dc27      	bgt.n	84268 <XPROGProtocol_Command+0x330>
			udd_g_ctrlreq.payload = xprog_rambuf + offset;
   84218:	491e      	ldr	r1, [pc, #120]	; (84294 <XPROGProtocol_Command+0x35c>)
   8421a:	4a1f      	ldr	r2, [pc, #124]	; (84298 <XPROGProtocol_Command+0x360>)
   8421c:	4402      	add	r2, r0
   8421e:	608a      	str	r2, [r1, #8]
			udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   84220:	818b      	strh	r3, [r1, #12]
			return true;
   84222:	2001      	movs	r0, #1
   84224:	e6c1      	b.n	83faa <XPROGProtocol_Command+0x72>
			offset = (udd_g_ctrlreq.req.wValue >> 8) & 0xff;
   84226:	0a08      	lsrs	r0, r1, #8
			if ((offset + udd_g_ctrlreq.req.wLength) > XMEGA_BUF_SIZE){
   84228:	4b1a      	ldr	r3, [pc, #104]	; (84294 <XPROGProtocol_Command+0x35c>)
   8422a:	88da      	ldrh	r2, [r3, #6]
   8422c:	eb02 2111 	add.w	r1, r2, r1, lsr #8
   84230:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   84234:	dd01      	ble.n	8423a <XPROGProtocol_Command+0x302>
				return false;
   84236:	2000      	movs	r0, #0
   84238:	e6b7      	b.n	83faa <XPROGProtocol_Command+0x72>
			memcpy(xprog_rambuf + offset, udd_g_ctrlreq.payload, udd_g_ctrlreq.req.wLength);
   8423a:	6899      	ldr	r1, [r3, #8]
   8423c:	4b16      	ldr	r3, [pc, #88]	; (84298 <XPROGProtocol_Command+0x360>)
   8423e:	4418      	add	r0, r3
   84240:	4b16      	ldr	r3, [pc, #88]	; (8429c <XPROGProtocol_Command+0x364>)
   84242:	4798      	blx	r3
			return true;
   84244:	2001      	movs	r0, #1
   84246:	e6b0      	b.n	83faa <XPROGProtocol_Command+0x72>
			status_payload[1] = XPROG_Status;
   84248:	4a15      	ldr	r2, [pc, #84]	; (842a0 <XPROGProtocol_Command+0x368>)
   8424a:	4b0e      	ldr	r3, [pc, #56]	; (84284 <XPROGProtocol_Command+0x34c>)
   8424c:	781b      	ldrb	r3, [r3, #0]
   8424e:	7053      	strb	r3, [r2, #1]
			status_payload[2] = (uint8_t)(TimeoutTicksRemaining == 0);
   84250:	4b14      	ldr	r3, [pc, #80]	; (842a4 <XPROGProtocol_Command+0x36c>)
   84252:	681b      	ldr	r3, [r3, #0]
   84254:	fab3 f383 	clz	r3, r3
   84258:	095b      	lsrs	r3, r3, #5
   8425a:	7093      	strb	r3, [r2, #2]
			udd_g_ctrlreq.payload = status_payload;
   8425c:	4b0d      	ldr	r3, [pc, #52]	; (84294 <XPROGProtocol_Command+0x35c>)
   8425e:	609a      	str	r2, [r3, #8]
			udd_g_ctrlreq.payload_size = 3;
   84260:	2203      	movs	r2, #3
   84262:	819a      	strh	r2, [r3, #12]
			return true;
   84264:	2001      	movs	r0, #1
   84266:	e6a0      	b.n	83faa <XPROGProtocol_Command+0x72>
				return false;
   84268:	2000      	movs	r0, #0
   8426a:	e69e      	b.n	83faa <XPROGProtocol_Command+0x72>
	uint8_t EraseBuffCommand = XMEGA_NVM_CMD_ERASEFLASHPAGEBUFF;
   8426c:	2526      	movs	r5, #38	; 0x26
	uint8_t WriteBuffCommand = XMEGA_NVM_CMD_LOADFLASHPAGEBUFF;
   8426e:	2023      	movs	r0, #35	; 0x23
		WriteCommand     = XMEGA_NVM_CMD_WRITEAPPSECPAGE;
   84270:	2224      	movs	r2, #36	; 0x24
   84272:	e70f      	b.n	84094 <XPROGProtocol_Command+0x15c>
		EraseBuffCommand = XMEGA_NVM_CMD_ERASEEEPROMPAGEBUFF;
   84274:	2536      	movs	r5, #54	; 0x36
		WriteBuffCommand = XMEGA_NVM_CMD_LOADEEPROMPAGEBUFF;
   84276:	2033      	movs	r0, #51	; 0x33
		WriteCommand     = XMEGA_NVM_CMD_ERASEWRITEEEPROMPAGE;
   84278:	2235      	movs	r2, #53	; 0x35
	if ((PagedMemory && !(XMEGANVM_WritePageMemory(WriteBuffCommand, EraseBuffCommand, WriteCommand,
   8427a:	e70b      	b.n	84094 <XPROGProtocol_Command+0x15c>
		WriteCommand     = XMEGA_NVM_CMD_WRITEFUSE;
   8427c:	204c      	movs	r0, #76	; 0x4c
   8427e:	e6ff      	b.n	84080 <XPROGProtocol_Command+0x148>
   84280:	200005b0 	.word	0x200005b0
   84284:	20002ddc 	.word	0x20002ddc
   84288:	200005b8 	.word	0x200005b8
   8428c:	200005b9 	.word	0x200005b9
   84290:	0008353d 	.word	0x0008353d
   84294:	20002df4 	.word	0x20002df4
   84298:	20002180 	.word	0x20002180
   8429c:	000878e9 	.word	0x000878e9
   842a0:	2000217c 	.word	0x2000217c
   842a4:	20002664 	.word	0x20002664

000842a8 <XPROGTarget_SetRxMode>:

	IsSending = true;
}

static void XPROGTarget_SetRxMode(void)
{
   842a8:	b538      	push	{r3, r4, r5, lr}
	while(usart_is_tx_empty(USART_PDI) == 0);
   842aa:	4d0b      	ldr	r5, [pc, #44]	; (842d8 <XPROGTarget_SetRxMode+0x30>)
   842ac:	4c0b      	ldr	r4, [pc, #44]	; (842dc <XPROGTarget_SetRxMode+0x34>)
   842ae:	4628      	mov	r0, r5
   842b0:	47a0      	blx	r4
   842b2:	2800      	cmp	r0, #0
   842b4:	d0fb      	beq.n	842ae <XPROGTarget_SetRxMode+0x6>

	usart_disable_tx(USART_PDI);
   842b6:	4c08      	ldr	r4, [pc, #32]	; (842d8 <XPROGTarget_SetRxMode+0x30>)
   842b8:	4620      	mov	r0, r4
   842ba:	4b09      	ldr	r3, [pc, #36]	; (842e0 <XPROGTarget_SetRxMode+0x38>)
   842bc:	4798      	blx	r3
	usart_enable_rx(USART_PDI);
   842be:	4620      	mov	r0, r4
   842c0:	4b08      	ldr	r3, [pc, #32]	; (842e4 <XPROGTarget_SetRxMode+0x3c>)
   842c2:	4798      	blx	r3
	
	gpio_configure_pin(PIN_PDIDTX_GPIO, PIN_PDIDTX_IN_FLAGS);
   842c4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   842c8:	2014      	movs	r0, #20
   842ca:	4b07      	ldr	r3, [pc, #28]	; (842e8 <XPROGTarget_SetRxMode+0x40>)
   842cc:	4798      	blx	r3
	
#ifdef PIN_PDIDWR_GPIO
	gpio_set_pin_low(PIN_PDIDWR_GPIO);
#endif
	
	IsSending = false;
   842ce:	4b07      	ldr	r3, [pc, #28]	; (842ec <XPROGTarget_SetRxMode+0x44>)
   842d0:	2200      	movs	r2, #0
   842d2:	701a      	strb	r2, [r3, #0]
}
   842d4:	bd38      	pop	{r3, r4, r5, pc}
   842d6:	bf00      	nop
   842d8:	40094000 	.word	0x40094000
   842dc:	00086eb5 	.word	0x00086eb5
   842e0:	00086e77 	.word	0x00086e77
   842e4:	00086e81 	.word	0x00086e81
   842e8:	00085221 	.word	0x00085221
   842ec:	20002280 	.word	0x20002280

000842f0 <XPROGTarget_SetTxMode>:
{
   842f0:	b570      	push	{r4, r5, r6, lr}
	while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   842f2:	2518      	movs	r5, #24
   842f4:	4c14      	ldr	r4, [pc, #80]	; (84348 <XPROGTarget_SetTxMode+0x58>)
   842f6:	4e15      	ldr	r6, [pc, #84]	; (8434c <XPROGTarget_SetTxMode+0x5c>)
   842f8:	4628      	mov	r0, r5
   842fa:	47a0      	blx	r4
   842fc:	b110      	cbz	r0, 84304 <XPROGTarget_SetTxMode+0x14>
   842fe:	6833      	ldr	r3, [r6, #0]
   84300:	2b00      	cmp	r3, #0
   84302:	d1f9      	bne.n	842f8 <XPROGTarget_SetTxMode+0x8>
	while(gpio_pin_is_low(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   84304:	2518      	movs	r5, #24
   84306:	4c10      	ldr	r4, [pc, #64]	; (84348 <XPROGTarget_SetTxMode+0x58>)
   84308:	4e10      	ldr	r6, [pc, #64]	; (8434c <XPROGTarget_SetTxMode+0x5c>)
   8430a:	4628      	mov	r0, r5
   8430c:	47a0      	blx	r4
   8430e:	b910      	cbnz	r0, 84316 <XPROGTarget_SetTxMode+0x26>
   84310:	6833      	ldr	r3, [r6, #0]
   84312:	2b00      	cmp	r3, #0
   84314:	d1f9      	bne.n	8430a <XPROGTarget_SetTxMode+0x1a>
	while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   84316:	2518      	movs	r5, #24
   84318:	4c0b      	ldr	r4, [pc, #44]	; (84348 <XPROGTarget_SetTxMode+0x58>)
   8431a:	4e0c      	ldr	r6, [pc, #48]	; (8434c <XPROGTarget_SetTxMode+0x5c>)
   8431c:	4628      	mov	r0, r5
   8431e:	47a0      	blx	r4
   84320:	b110      	cbz	r0, 84328 <XPROGTarget_SetTxMode+0x38>
   84322:	6833      	ldr	r3, [r6, #0]
   84324:	2b00      	cmp	r3, #0
   84326:	d1f9      	bne.n	8431c <XPROGTarget_SetTxMode+0x2c>
	usart_disable_rx(USART_PDI);
   84328:	4c09      	ldr	r4, [pc, #36]	; (84350 <XPROGTarget_SetTxMode+0x60>)
   8432a:	4620      	mov	r0, r4
   8432c:	4b09      	ldr	r3, [pc, #36]	; (84354 <XPROGTarget_SetTxMode+0x64>)
   8432e:	4798      	blx	r3
	usart_enable_tx(USART_PDI);
   84330:	4620      	mov	r0, r4
   84332:	4b09      	ldr	r3, [pc, #36]	; (84358 <XPROGTarget_SetTxMode+0x68>)
   84334:	4798      	blx	r3
	gpio_configure_pin(PIN_PDIDTX_GPIO, PIN_PDIDTX_USART_FLAGS);
   84336:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8433a:	2014      	movs	r0, #20
   8433c:	4b07      	ldr	r3, [pc, #28]	; (8435c <XPROGTarget_SetTxMode+0x6c>)
   8433e:	4798      	blx	r3
	IsSending = true;
   84340:	4b07      	ldr	r3, [pc, #28]	; (84360 <XPROGTarget_SetTxMode+0x70>)
   84342:	2201      	movs	r2, #1
   84344:	701a      	strb	r2, [r3, #0]
}
   84346:	bd70      	pop	{r4, r5, r6, pc}
   84348:	000851cf 	.word	0x000851cf
   8434c:	20002664 	.word	0x20002664
   84350:	40094000 	.word	0x40094000
   84354:	00086e87 	.word	0x00086e87
   84358:	00086e71 	.word	0x00086e71
   8435c:	00085221 	.word	0x00085221
   84360:	20002280 	.word	0x20002280

00084364 <XPROGTarget_DisableTargetPDI>:
{
   84364:	b510      	push	{r4, lr}
	if (IsSending)
   84366:	4b0f      	ldr	r3, [pc, #60]	; (843a4 <XPROGTarget_DisableTargetPDI+0x40>)
   84368:	781b      	ldrb	r3, [r3, #0]
   8436a:	b9bb      	cbnz	r3, 8439c <XPROGTarget_DisableTargetPDI+0x38>
	usart_disable_rx(USART_PDI);
   8436c:	4c0e      	ldr	r4, [pc, #56]	; (843a8 <XPROGTarget_DisableTargetPDI+0x44>)
   8436e:	4620      	mov	r0, r4
   84370:	4b0e      	ldr	r3, [pc, #56]	; (843ac <XPROGTarget_DisableTargetPDI+0x48>)
   84372:	4798      	blx	r3
	usart_disable_tx(USART_PDI);
   84374:	4620      	mov	r0, r4
   84376:	4b0e      	ldr	r3, [pc, #56]	; (843b0 <XPROGTarget_DisableTargetPDI+0x4c>)
   84378:	4798      	blx	r3
	gpio_configure_pin(PIN_PDIC_GPIO, PIN_PDIC_IN_FLAGS);
   8437a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   8437e:	2018      	movs	r0, #24
   84380:	4c0c      	ldr	r4, [pc, #48]	; (843b4 <XPROGTarget_DisableTargetPDI+0x50>)
   84382:	47a0      	blx	r4
	gpio_configure_pin(PIN_PDIDRX_GPIO, PIN_PDIDRX_FLAGS);
   84384:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   84388:	2015      	movs	r0, #21
   8438a:	47a0      	blx	r4
	gpio_configure_pin(PIN_PDIDTX_GPIO, PIN_PDIDTX_IN_FLAGS);
   8438c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   84390:	2014      	movs	r0, #20
   84392:	47a0      	blx	r4
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_disable_peripheral_clock(uint32_t ul_id)
{
	pmc_disable_periph_clk(ul_id);
   84394:	200e      	movs	r0, #14
   84396:	4b08      	ldr	r3, [pc, #32]	; (843b8 <XPROGTarget_DisableTargetPDI+0x54>)
   84398:	4798      	blx	r3
}
   8439a:	bd10      	pop	{r4, pc}
	  XPROGTarget_SetRxMode();
   8439c:	4b07      	ldr	r3, [pc, #28]	; (843bc <XPROGTarget_DisableTargetPDI+0x58>)
   8439e:	4798      	blx	r3
   843a0:	e7e4      	b.n	8436c <XPROGTarget_DisableTargetPDI+0x8>
   843a2:	bf00      	nop
   843a4:	20002280 	.word	0x20002280
   843a8:	40094000 	.word	0x40094000
   843ac:	00086e87 	.word	0x00086e87
   843b0:	00086e77 	.word	0x00086e77
   843b4:	00085221 	.word	0x00085221
   843b8:	00085599 	.word	0x00085599
   843bc:	000842a9 	.word	0x000842a9

000843c0 <XPROGTarget_SendByte>:
{
   843c0:	b510      	push	{r4, lr}
   843c2:	4604      	mov	r4, r0
	if (!(IsSending))
   843c4:	4b05      	ldr	r3, [pc, #20]	; (843dc <XPROGTarget_SendByte+0x1c>)
   843c6:	781b      	ldrb	r3, [r3, #0]
   843c8:	b123      	cbz	r3, 843d4 <XPROGTarget_SendByte+0x14>
	usart_putchar(USART_PDI, data);	
   843ca:	4621      	mov	r1, r4
   843cc:	4804      	ldr	r0, [pc, #16]	; (843e0 <XPROGTarget_SendByte+0x20>)
   843ce:	4b05      	ldr	r3, [pc, #20]	; (843e4 <XPROGTarget_SendByte+0x24>)
   843d0:	4798      	blx	r3
}
   843d2:	bd10      	pop	{r4, pc}
	  XPROGTarget_SetTxMode();
   843d4:	4b04      	ldr	r3, [pc, #16]	; (843e8 <XPROGTarget_SendByte+0x28>)
   843d6:	4798      	blx	r3
   843d8:	e7f7      	b.n	843ca <XPROGTarget_SendByte+0xa>
   843da:	bf00      	nop
   843dc:	20002280 	.word	0x20002280
   843e0:	40094000 	.word	0x40094000
   843e4:	00086ed1 	.word	0x00086ed1
   843e8:	000842f1 	.word	0x000842f1

000843ec <XPROGTarget_ReceiveByte>:
{
   843ec:	b570      	push	{r4, r5, r6, lr}
   843ee:	b082      	sub	sp, #8
	if (IsSending)
   843f0:	4b0a      	ldr	r3, [pc, #40]	; (8441c <XPROGTarget_ReceiveByte+0x30>)
   843f2:	781b      	ldrb	r3, [r3, #0]
   843f4:	b973      	cbnz	r3, 84414 <XPROGTarget_ReceiveByte+0x28>
	while((usart_read(USART_PDI, &dummy_read) == 1) && (TimeoutTicksRemaining));
   843f6:	4d0a      	ldr	r5, [pc, #40]	; (84420 <XPROGTarget_ReceiveByte+0x34>)
   843f8:	4c0a      	ldr	r4, [pc, #40]	; (84424 <XPROGTarget_ReceiveByte+0x38>)
   843fa:	4e0b      	ldr	r6, [pc, #44]	; (84428 <XPROGTarget_ReceiveByte+0x3c>)
   843fc:	a901      	add	r1, sp, #4
   843fe:	4628      	mov	r0, r5
   84400:	47a0      	blx	r4
   84402:	2801      	cmp	r0, #1
   84404:	d102      	bne.n	8440c <XPROGTarget_ReceiveByte+0x20>
   84406:	6833      	ldr	r3, [r6, #0]
   84408:	2b00      	cmp	r3, #0
   8440a:	d1f7      	bne.n	843fc <XPROGTarget_ReceiveByte+0x10>
}
   8440c:	f89d 0004 	ldrb.w	r0, [sp, #4]
   84410:	b002      	add	sp, #8
   84412:	bd70      	pop	{r4, r5, r6, pc}
	  XPROGTarget_SetRxMode();
   84414:	4b05      	ldr	r3, [pc, #20]	; (8442c <XPROGTarget_ReceiveByte+0x40>)
   84416:	4798      	blx	r3
   84418:	e7ed      	b.n	843f6 <XPROGTarget_ReceiveByte+0xa>
   8441a:	bf00      	nop
   8441c:	20002280 	.word	0x20002280
   84420:	40094000 	.word	0x40094000
   84424:	00086ee3 	.word	0x00086ee3
   84428:	20002664 	.word	0x20002664
   8442c:	000842a9 	.word	0x000842a9

00084430 <XPROGTarget_SendIdle>:
{
   84430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!(IsSending))
   84432:	4b12      	ldr	r3, [pc, #72]	; (8447c <XPROGTarget_SendIdle+0x4c>)
   84434:	781b      	ldrb	r3, [r3, #0]
   84436:	b123      	cbz	r3, 84442 <XPROGTarget_SendIdle+0x12>
{
   84438:	270c      	movs	r7, #12
		while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   8443a:	2518      	movs	r5, #24
   8443c:	4c10      	ldr	r4, [pc, #64]	; (84480 <XPROGTarget_SendIdle+0x50>)
   8443e:	4e11      	ldr	r6, [pc, #68]	; (84484 <XPROGTarget_SendIdle+0x54>)
   84440:	e006      	b.n	84450 <XPROGTarget_SendIdle+0x20>
	  XPROGTarget_SetTxMode();
   84442:	4b11      	ldr	r3, [pc, #68]	; (84488 <XPROGTarget_SendIdle+0x58>)
   84444:	4798      	blx	r3
   84446:	e7f7      	b.n	84438 <XPROGTarget_SendIdle+0x8>
	for (uint8_t i = 0; i < BITS_IN_USART_FRAME; i++)
   84448:	3f01      	subs	r7, #1
   8444a:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
   8444e:	d013      	beq.n	84478 <XPROGTarget_SendIdle+0x48>
		while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   84450:	4628      	mov	r0, r5
   84452:	47a0      	blx	r4
   84454:	b110      	cbz	r0, 8445c <XPROGTarget_SendIdle+0x2c>
   84456:	6833      	ldr	r3, [r6, #0]
   84458:	2b00      	cmp	r3, #0
   8445a:	d1f9      	bne.n	84450 <XPROGTarget_SendIdle+0x20>
		while(gpio_pin_is_low(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   8445c:	4628      	mov	r0, r5
   8445e:	47a0      	blx	r4
   84460:	b910      	cbnz	r0, 84468 <XPROGTarget_SendIdle+0x38>
   84462:	6833      	ldr	r3, [r6, #0]
   84464:	2b00      	cmp	r3, #0
   84466:	d1f9      	bne.n	8445c <XPROGTarget_SendIdle+0x2c>
		while(gpio_pin_is_high(PIN_PDIC_GPIO) && TimeoutTicksRemaining);
   84468:	4628      	mov	r0, r5
   8446a:	47a0      	blx	r4
   8446c:	2800      	cmp	r0, #0
   8446e:	d0eb      	beq.n	84448 <XPROGTarget_SendIdle+0x18>
   84470:	6833      	ldr	r3, [r6, #0]
   84472:	2b00      	cmp	r3, #0
   84474:	d1f8      	bne.n	84468 <XPROGTarget_SendIdle+0x38>
   84476:	e7e7      	b.n	84448 <XPROGTarget_SendIdle+0x18>
}
   84478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8447a:	bf00      	nop
   8447c:	20002280 	.word	0x20002280
   84480:	000851cf 	.word	0x000851cf
   84484:	20002664 	.word	0x20002664
   84488:	000842f1 	.word	0x000842f1

0008448c <XPROGTarget_EnableTargetPDI>:
{
   8448c:	b570      	push	{r4, r5, r6, lr}
   8448e:	b086      	sub	sp, #24
	IsSending = false;
   84490:	2500      	movs	r5, #0
   84492:	4b19      	ldr	r3, [pc, #100]	; (844f8 <XPROGTarget_EnableTargetPDI+0x6c>)
   84494:	701d      	strb	r5, [r3, #0]
	pmc_enable_periph_clk(ul_id);
   84496:	200e      	movs	r0, #14
   84498:	4b18      	ldr	r3, [pc, #96]	; (844fc <XPROGTarget_EnableTargetPDI+0x70>)
   8449a:	4798      	blx	r3
	gpio_configure_pin(PIN_PDIDTX_GPIO, PIN_PDIDTX_OUT_FLAGS);
   8449c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   844a0:	2014      	movs	r0, #20
   844a2:	4c17      	ldr	r4, [pc, #92]	; (84500 <XPROGTarget_EnableTargetPDI+0x74>)
   844a4:	47a0      	blx	r4
	gpio_configure_pin(PIN_PDIDRX_GPIO, PIN_PDIDRX_FLAGS);
   844a6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   844aa:	2015      	movs	r0, #21
   844ac:	47a0      	blx	r4
	gpio_configure_pin(PIN_PDIC_GPIO, PIN_PDIC_OUT_FLAGS);
   844ae:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   844b2:	2018      	movs	r0, #24
   844b4:	47a0      	blx	r4
	delay_us(50);
   844b6:	f240 1057 	movw	r0, #343	; 0x157
   844ba:	4e12      	ldr	r6, [pc, #72]	; (84504 <XPROGTarget_EnableTargetPDI+0x78>)
   844bc:	47b0      	blx	r6
	gpio_set_pin_high(PIN_PDIDTX_GPIO);
   844be:	2014      	movs	r0, #20
   844c0:	4b11      	ldr	r3, [pc, #68]	; (84508 <XPROGTarget_EnableTargetPDI+0x7c>)
   844c2:	4798      	blx	r3
	delay_us(10);
   844c4:	2045      	movs	r0, #69	; 0x45
   844c6:	47b0      	blx	r6
	const sam_usart_opt_t usart_pdid_settings = {
   844c8:	9502      	str	r5, [sp, #8]
   844ca:	9504      	str	r5, [sp, #16]
   844cc:	9505      	str	r5, [sp, #20]
   844ce:	4b0f      	ldr	r3, [pc, #60]	; (8450c <XPROGTarget_EnableTargetPDI+0x80>)
   844d0:	9300      	str	r3, [sp, #0]
   844d2:	23c0      	movs	r3, #192	; 0xc0
   844d4:	9301      	str	r3, [sp, #4]
   844d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   844da:	9303      	str	r3, [sp, #12]
	usart_init_sync_master(USART_PDI, &usart_pdid_settings, sysclk_get_main_hz());
   844dc:	4a0c      	ldr	r2, [pc, #48]	; (84510 <XPROGTarget_EnableTargetPDI+0x84>)
   844de:	4669      	mov	r1, sp
   844e0:	480c      	ldr	r0, [pc, #48]	; (84514 <XPROGTarget_EnableTargetPDI+0x88>)
   844e2:	4b0d      	ldr	r3, [pc, #52]	; (84518 <XPROGTarget_EnableTargetPDI+0x8c>)
   844e4:	4798      	blx	r3
	gpio_configure_pin(PIN_PDIC_GPIO, PIN_PDIC_USART_FLAGS);
   844e6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   844ea:	2018      	movs	r0, #24
   844ec:	47a0      	blx	r4
	XPROGTarget_SendIdle();
   844ee:	4c0b      	ldr	r4, [pc, #44]	; (8451c <XPROGTarget_EnableTargetPDI+0x90>)
   844f0:	47a0      	blx	r4
	XPROGTarget_SendIdle();
   844f2:	47a0      	blx	r4
}
   844f4:	b006      	add	sp, #24
   844f6:	bd70      	pop	{r4, r5, r6, pc}
   844f8:	20002280 	.word	0x20002280
   844fc:	00085565 	.word	0x00085565
   84500:	00085221 	.word	0x00085221
   84504:	20000089 	.word	0x20000089
   84508:	000851eb 	.word	0x000851eb
   8450c:	0007a120 	.word	0x0007a120
   84510:	0b71b000 	.word	0x0b71b000
   84514:	40094000 	.word	0x40094000
   84518:	00086bd1 	.word	0x00086bd1
   8451c:	00084431 	.word	0x00084431

00084520 <ui_init>:

#include <asf.h>
#include "ui.h"

void ui_init(void)
{
   84520:	b510      	push	{r4, lr}
	// Initialize LEDs
	LED_Off(LED0_GPIO);
   84522:	2006      	movs	r0, #6
   84524:	4c02      	ldr	r4, [pc, #8]	; (84530 <ui_init+0x10>)
   84526:	47a0      	blx	r4
	LED_Off(LED1_GPIO);
   84528:	2007      	movs	r0, #7
   8452a:	47a0      	blx	r4
}
   8452c:	bd10      	pop	{r4, pc}
   8452e:	bf00      	nop
   84530:	000850ad 	.word	0x000850ad

00084534 <ui_powerdown>:

void ui_powerdown(void)
{
   84534:	b510      	push	{r4, lr}
	LED_Off(LED0_GPIO);
   84536:	2006      	movs	r0, #6
   84538:	4c03      	ldr	r4, [pc, #12]	; (84548 <ui_powerdown+0x14>)
   8453a:	47a0      	blx	r4
	LED_Off(LED1_GPIO);
   8453c:	2007      	movs	r0, #7
   8453e:	47a0      	blx	r4
	
	// Power off FPGA
	board_power(0);
   84540:	201d      	movs	r0, #29
   84542:	4b02      	ldr	r3, [pc, #8]	; (8454c <ui_powerdown+0x18>)
   84544:	4798      	blx	r3
		
}
   84546:	bd10      	pop	{r4, pc}
   84548:	000850ad 	.word	0x000850ad
   8454c:	00085205 	.word	0x00085205

00084550 <ui_wakeup>:

void ui_wakeup(void)
{
   84550:	b508      	push	{r3, lr}
	LED_On(LED0_GPIO);
   84552:	2006      	movs	r0, #6
   84554:	4b02      	ldr	r3, [pc, #8]	; (84560 <ui_wakeup+0x10>)
   84556:	4798      	blx	r3
		board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);
		board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);board_power(0);				
	}
	*/	
	
	board_power(1);
   84558:	201d      	movs	r0, #29
   8455a:	4b02      	ldr	r3, [pc, #8]	; (84564 <ui_wakeup+0x14>)
   8455c:	4798      	blx	r3
}
   8455e:	bd08      	pop	{r3, pc}
   84560:	000850d1 	.word	0x000850d1
   84564:	000851eb 	.word	0x000851eb

00084568 <ui_process>:
		LED_Off(LED1_GPIO);
	}
}

void ui_process(uint16_t framenumber)
{
   84568:	b508      	push	{r3, lr}
	if ((framenumber % 1000) == 0) {
   8456a:	4b0b      	ldr	r3, [pc, #44]	; (84598 <ui_process+0x30>)
   8456c:	fba3 2300 	umull	r2, r3, r3, r0
   84570:	099b      	lsrs	r3, r3, #6
   84572:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   84576:	fb02 0013 	mls	r0, r2, r3, r0
   8457a:	b280      	uxth	r0, r0
   8457c:	b118      	cbz	r0, 84586 <ui_process+0x1e>
		LED_On(LED0_GPIO);
	}
	if ((framenumber % 1000) == 500) {
   8457e:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
   84582:	d004      	beq.n	8458e <ui_process+0x26>
		LED_Off(LED0_GPIO);
	}
}
   84584:	bd08      	pop	{r3, pc}
		LED_On(LED0_GPIO);
   84586:	2006      	movs	r0, #6
   84588:	4b04      	ldr	r3, [pc, #16]	; (8459c <ui_process+0x34>)
   8458a:	4798      	blx	r3
	if ((framenumber % 1000) == 500) {
   8458c:	e7fa      	b.n	84584 <ui_process+0x1c>
		LED_Off(LED0_GPIO);
   8458e:	2006      	movs	r0, #6
   84590:	4b03      	ldr	r3, [pc, #12]	; (845a0 <ui_process+0x38>)
   84592:	4798      	blx	r3
}
   84594:	e7f6      	b.n	84584 <ui_process+0x1c>
   84596:	bf00      	nop
   84598:	10624dd3 	.word	0x10624dd3
   8459c:	000850d1 	.word	0x000850d1
   845a0:	000850ad 	.word	0x000850ad

000845a4 <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
   845a4:	b510      	push	{r4, lr}
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   845a6:	203e      	movs	r0, #62	; 0x3e
   845a8:	4b07      	ldr	r3, [pc, #28]	; (845c8 <sysclk_enable_usb+0x24>)
   845aa:	4798      	blx	r3
		return pmc_osc_is_ready_main_xtal();
   845ac:	4c07      	ldr	r4, [pc, #28]	; (845cc <sysclk_enable_usb+0x28>)
   845ae:	47a0      	blx	r4
   845b0:	2800      	cmp	r0, #0
   845b2:	d0fc      	beq.n	845ae <sysclk_enable_usb+0xa>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   845b4:	f44f 0271 	mov.w	r2, #15794176	; 0xf10000
   845b8:	4b05      	ldr	r3, [pc, #20]	; (845d0 <sysclk_enable_usb+0x2c>)
   845ba:	61da      	str	r2, [r3, #28]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
	} else {
		return pmc_is_locked_upll();
   845bc:	4c05      	ldr	r4, [pc, #20]	; (845d4 <sysclk_enable_usb+0x30>)
   845be:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   845c0:	2800      	cmp	r0, #0
   845c2:	d0fc      	beq.n	845be <sysclk_enable_usb+0x1a>

	pll_enable_source(CONFIG_PLL1_SOURCE);
	pll_config_defaults(&pllcfg, 1);
	pll_enable(&pllcfg, 1);
	pll_wait_for_lock(1);
}
   845c4:	bd10      	pop	{r4, pc}
   845c6:	bf00      	nop
   845c8:	000854cd 	.word	0x000854cd
   845cc:	000854f5 	.word	0x000854f5
   845d0:	400e0400 	.word	0x400e0400
   845d4:	00085555 	.word	0x00085555

000845d8 <sysclk_init>:
		pll_disable(1);
	}
}

void sysclk_init(void)
{
   845d8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   845da:	4812      	ldr	r0, [pc, #72]	; (84624 <sysclk_init+0x4c>)
   845dc:	4b12      	ldr	r3, [pc, #72]	; (84628 <sysclk_init+0x50>)
   845de:	4798      	blx	r3
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   845e0:	203e      	movs	r0, #62	; 0x3e
   845e2:	4b12      	ldr	r3, [pc, #72]	; (8462c <sysclk_init+0x54>)
   845e4:	4798      	blx	r3
		return pmc_osc_is_ready_main_xtal();
   845e6:	4c12      	ldr	r4, [pc, #72]	; (84630 <sysclk_init+0x58>)
   845e8:	47a0      	blx	r4
   845ea:	2800      	cmp	r0, #0
   845ec:	d0fc      	beq.n	845e8 <sysclk_init+0x10>
#  ifndef CONFIG_PLL1_SOURCE
			pmc_osc_disable_main_xtal();
#  endif
		} else if (CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_XTAL ||
				CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_BYPASS) {
			pmc_mainck_osc_select(CKGR_MOR_MOSCSEL);
   845ee:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   845f2:	4b10      	ldr	r3, [pc, #64]	; (84634 <sysclk_init+0x5c>)
   845f4:	4798      	blx	r3
			while(!pmc_osc_is_ready_mainck());
   845f6:	4c10      	ldr	r4, [pc, #64]	; (84638 <sysclk_init+0x60>)
   845f8:	47a0      	blx	r4
   845fa:	2800      	cmp	r0, #0
   845fc:	d0fc      	beq.n	845f8 <sysclk_init+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
   845fe:	4b0f      	ldr	r3, [pc, #60]	; (8463c <sysclk_init+0x64>)
   84600:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   84602:	4a0f      	ldr	r2, [pc, #60]	; (84640 <sysclk_init+0x68>)
   84604:	4b0f      	ldr	r3, [pc, #60]	; (84644 <sysclk_init+0x6c>)
   84606:	629a      	str	r2, [r3, #40]	; 0x28
		return pmc_is_locked_pllack();
   84608:	4c0f      	ldr	r4, [pc, #60]	; (84648 <sysclk_init+0x70>)
   8460a:	47a0      	blx	r4
   8460c:	2800      	cmp	r0, #0
   8460e:	d0fc      	beq.n	8460a <sysclk_init+0x32>
		}
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   84610:	2010      	movs	r0, #16
   84612:	4b0e      	ldr	r3, [pc, #56]	; (8464c <sysclk_init+0x74>)
   84614:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   84616:	4b0e      	ldr	r3, [pc, #56]	; (84650 <sysclk_init+0x78>)
   84618:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8461a:	4802      	ldr	r0, [pc, #8]	; (84624 <sysclk_init+0x4c>)
   8461c:	4b02      	ldr	r3, [pc, #8]	; (84628 <sysclk_init+0x50>)
   8461e:	4798      	blx	r3
   84620:	bd10      	pop	{r4, pc}
   84622:	bf00      	nop
   84624:	05b8d800 	.word	0x05b8d800
   84628:	2000013d 	.word	0x2000013d
   8462c:	000854cd 	.word	0x000854cd
   84630:	000854f5 	.word	0x000854f5
   84634:	00085515 	.word	0x00085515
   84638:	00085505 	.word	0x00085505
   8463c:	00085535 	.word	0x00085535
   84640:	200f3f01 	.word	0x200f3f01
   84644:	400e0400 	.word	0x400e0400
   84648:	00085545 	.word	0x00085545
   8464c:	00085469 	.word	0x00085469
   84650:	00087001 	.word	0x00087001

00084654 <udi_vendor_getsetting>:
}

uint8_t udi_vendor_getsetting(void)
{
	return udi_vendor_alternate_setting;
}
   84654:	4b01      	ldr	r3, [pc, #4]	; (8465c <udi_vendor_getsetting+0x8>)
   84656:	7818      	ldrb	r0, [r3, #0]
   84658:	4770      	bx	lr
   8465a:	bf00      	nop
   8465c:	20002281 	.word	0x20002281

00084660 <udi_vendor_enable>:
{
   84660:	b508      	push	{r3, lr}
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
   84662:	4b05      	ldr	r3, [pc, #20]	; (84678 <udi_vendor_enable+0x18>)
   84664:	4798      	blx	r3
   84666:	78c3      	ldrb	r3, [r0, #3]
   84668:	4a04      	ldr	r2, [pc, #16]	; (8467c <udi_vendor_enable+0x1c>)
   8466a:	7013      	strb	r3, [r2, #0]
	if (0 == udi_vendor_alternate_setting) {
   8466c:	b10b      	cbz	r3, 84672 <udi_vendor_enable+0x12>
	return true;
   8466e:	2001      	movs	r0, #1
}
   84670:	bd08      	pop	{r3, pc}
		if (!UDI_VENDOR_ENABLE_EXT()) {
   84672:	4b03      	ldr	r3, [pc, #12]	; (84680 <udi_vendor_enable+0x20>)
   84674:	4798      	blx	r3
   84676:	e7fb      	b.n	84670 <udi_vendor_enable+0x10>
   84678:	00084895 	.word	0x00084895
   8467c:	20002281 	.word	0x20002281
   84680:	000830b5 	.word	0x000830b5

00084684 <udi_vendor_disable>:
{
   84684:	b508      	push	{r3, lr}
	if (0 == udi_vendor_alternate_setting) {
   84686:	4b03      	ldr	r3, [pc, #12]	; (84694 <udi_vendor_disable+0x10>)
   84688:	781b      	ldrb	r3, [r3, #0]
   8468a:	b103      	cbz	r3, 8468e <udi_vendor_disable+0xa>
}
   8468c:	bd08      	pop	{r3, pc}
		UDI_VENDOR_DISABLE_EXT();
   8468e:	4b02      	ldr	r3, [pc, #8]	; (84698 <udi_vendor_disable+0x14>)
   84690:	4798      	blx	r3
}
   84692:	e7fb      	b.n	8468c <udi_vendor_disable+0x8>
   84694:	20002281 	.word	0x20002281
   84698:	000830e5 	.word	0x000830e5

0008469c <udi_vendor_setup>:
{
   8469c:	b508      	push	{r3, lr}
	if (Udd_setup_is_in()) {
   8469e:	4a0c      	ldr	r2, [pc, #48]	; (846d0 <udi_vendor_setup+0x34>)
   846a0:	7813      	ldrb	r3, [r2, #0]
   846a2:	f992 2000 	ldrsb.w	r2, [r2]
   846a6:	2a00      	cmp	r2, #0
   846a8:	db06      	blt.n	846b8 <udi_vendor_setup+0x1c>
		if (Udd_setup_type() == USB_REQ_TYPE_VENDOR) {
   846aa:	f003 0360 	and.w	r3, r3, #96	; 0x60
   846ae:	2b40      	cmp	r3, #64	; 0x40
	return false; // Not supported request
   846b0:	bf18      	it	ne
   846b2:	2000      	movne	r0, #0
		if (Udd_setup_type() == USB_REQ_TYPE_VENDOR) {
   846b4:	d009      	beq.n	846ca <udi_vendor_setup+0x2e>
}
   846b6:	bd08      	pop	{r3, pc}
		if (Udd_setup_type() == USB_REQ_TYPE_VENDOR) {
   846b8:	f003 0360 	and.w	r3, r3, #96	; 0x60
   846bc:	2b40      	cmp	r3, #64	; 0x40
	return false; // Not supported request
   846be:	bf18      	it	ne
   846c0:	2000      	movne	r0, #0
		if (Udd_setup_type() == USB_REQ_TYPE_VENDOR) {
   846c2:	d1f8      	bne.n	846b6 <udi_vendor_setup+0x1a>
			return UDI_VENDOR_SETUP_IN_RECEIVED();
   846c4:	4b03      	ldr	r3, [pc, #12]	; (846d4 <udi_vendor_setup+0x38>)
   846c6:	4798      	blx	r3
   846c8:	e7f5      	b.n	846b6 <udi_vendor_setup+0x1a>
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
   846ca:	4b03      	ldr	r3, [pc, #12]	; (846d8 <udi_vendor_setup+0x3c>)
   846cc:	4798      	blx	r3
   846ce:	e7f2      	b.n	846b6 <udi_vendor_setup+0x1a>
   846d0:	20002df4 	.word	0x20002df4
   846d4:	0008324d 	.word	0x0008324d
   846d8:	000830f1 	.word	0x000830f1

000846dc <udi_vendor_bulk_in_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_bulk_in_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   846dc:	b510      	push	{r4, lr}
   846de:	b082      	sub	sp, #8
   846e0:	460b      	mov	r3, r1
	return udd_ep_run(UDI_VENDOR_EP_BULK_IN,
   846e2:	9200      	str	r2, [sp, #0]
   846e4:	4602      	mov	r2, r0
   846e6:	2100      	movs	r1, #0
   846e8:	2081      	movs	r0, #129	; 0x81
   846ea:	4c02      	ldr	r4, [pc, #8]	; (846f4 <udi_vendor_bulk_in_run+0x18>)
   846ec:	47a0      	blx	r4
			false,
			buf,
			buf_size,
			callback);
}
   846ee:	b002      	add	sp, #8
   846f0:	bd10      	pop	{r4, pc}
   846f2:	bf00      	nop
   846f4:	00086605 	.word	0x00086605

000846f8 <udi_vendor_bulk_out_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_bulk_out_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   846f8:	b510      	push	{r4, lr}
   846fa:	b082      	sub	sp, #8
   846fc:	460b      	mov	r3, r1
	return udd_ep_run(UDI_VENDOR_EP_BULK_OUT,
   846fe:	9200      	str	r2, [sp, #0]
   84700:	4602      	mov	r2, r0
   84702:	2100      	movs	r1, #0
   84704:	2002      	movs	r0, #2
   84706:	4c02      	ldr	r4, [pc, #8]	; (84710 <udi_vendor_bulk_out_run+0x18>)
   84708:	47a0      	blx	r4
			false,
			buf,
			buf_size,
			callback);
}
   8470a:	b002      	add	sp, #8
   8470c:	bd10      	pop	{r4, pc}
   8470e:	bf00      	nop
   84710:	00086605 	.word	0x00086605

00084714 <udc_next_desc_in_iface>:
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
   84714:	4b0b      	ldr	r3, [pc, #44]	; (84744 <udc_next_desc_in_iface+0x30>)
   84716:	681b      	ldr	r3, [r3, #0]
   84718:	681a      	ldr	r2, [r3, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
   8471a:	8853      	ldrh	r3, [r2, #2]
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
   8471c:	441a      	add	r2, r3
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
   8471e:	7803      	ldrb	r3, [r0, #0]
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   84720:	4418      	add	r0, r3
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   84722:	4290      	cmp	r0, r2
   84724:	d20a      	bcs.n	8473c <udc_next_desc_in_iface+0x28>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   84726:	7843      	ldrb	r3, [r0, #1]
   84728:	2b04      	cmp	r3, #4
   8472a:	d009      	beq.n	84740 <udc_next_desc_in_iface+0x2c>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   8472c:	428b      	cmp	r3, r1
   8472e:	d008      	beq.n	84742 <udc_next_desc_in_iface+0x2e>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
   84730:	7803      	ldrb	r3, [r0, #0]
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   84732:	4418      	add	r0, r3
	while (ptr_eof_desc > desc) {
   84734:	4290      	cmp	r0, r2
   84736:	d3f6      	bcc.n	84726 <udc_next_desc_in_iface+0x12>
	}
	return NULL; // No specific descriptor found
   84738:	2000      	movs	r0, #0
   8473a:	4770      	bx	lr
   8473c:	2000      	movs	r0, #0
   8473e:	4770      	bx	lr
   84740:	2000      	movs	r0, #0
}
   84742:	4770      	bx	lr
   84744:	20002288 	.word	0x20002288

00084748 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
   84748:	b508      	push	{r3, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   8474a:	4b03      	ldr	r3, [pc, #12]	; (84758 <udc_valid_address+0x10>)
   8474c:	7898      	ldrb	r0, [r3, #2]
   8474e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   84752:	4b02      	ldr	r3, [pc, #8]	; (8475c <udc_valid_address+0x14>)
   84754:	4798      	blx	r3
}
   84756:	bd08      	pop	{r3, pc}
   84758:	20002df4 	.word	0x20002df4
   8475c:	00086359 	.word	0x00086359

00084760 <udc_update_iface_desc>:
	if (0 == udc_num_configuration) {
   84760:	4b18      	ldr	r3, [pc, #96]	; (847c4 <udc_update_iface_desc+0x64>)
   84762:	781b      	ldrb	r3, [r3, #0]
   84764:	b33b      	cbz	r3, 847b6 <udc_update_iface_desc+0x56>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   84766:	4b18      	ldr	r3, [pc, #96]	; (847c8 <udc_update_iface_desc+0x68>)
   84768:	681b      	ldr	r3, [r3, #0]
   8476a:	681b      	ldr	r3, [r3, #0]
   8476c:	791a      	ldrb	r2, [r3, #4]
   8476e:	4282      	cmp	r2, r0
   84770:	d923      	bls.n	847ba <udc_update_iface_desc+0x5a>
{
   84772:	b470      	push	{r4, r5, r6}
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   84774:	4a15      	ldr	r2, [pc, #84]	; (847cc <udc_update_iface_desc+0x6c>)
   84776:	6013      	str	r3, [r2, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
   84778:	885c      	ldrh	r4, [r3, #2]
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
   8477a:	441c      	add	r4, r3
	while (ptr_end_desc >
   8477c:	42a3      	cmp	r3, r4
   8477e:	d21e      	bcs.n	847be <udc_update_iface_desc+0x5e>
   84780:	2500      	movs	r5, #0
   84782:	2601      	movs	r6, #1
   84784:	e004      	b.n	84790 <udc_update_iface_desc+0x30>
				udc_ptr_iface->bLength);
   84786:	781a      	ldrb	r2, [r3, #0]
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   84788:	4413      	add	r3, r2
	while (ptr_end_desc >
   8478a:	4635      	mov	r5, r6
   8478c:	42a3      	cmp	r3, r4
   8478e:	d20d      	bcs.n	847ac <udc_update_iface_desc+0x4c>
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   84790:	785a      	ldrb	r2, [r3, #1]
   84792:	2a04      	cmp	r2, #4
   84794:	d1f7      	bne.n	84786 <udc_update_iface_desc+0x26>
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   84796:	789a      	ldrb	r2, [r3, #2]
   84798:	4282      	cmp	r2, r0
   8479a:	d1f4      	bne.n	84786 <udc_update_iface_desc+0x26>
   8479c:	78da      	ldrb	r2, [r3, #3]
   8479e:	428a      	cmp	r2, r1
   847a0:	d1f1      	bne.n	84786 <udc_update_iface_desc+0x26>
   847a2:	b10d      	cbz	r5, 847a8 <udc_update_iface_desc+0x48>
   847a4:	4a09      	ldr	r2, [pc, #36]	; (847cc <udc_update_iface_desc+0x6c>)
   847a6:	6013      	str	r3, [r2, #0]
				return true; // Interface found
   847a8:	2001      	movs	r0, #1
   847aa:	e002      	b.n	847b2 <udc_update_iface_desc+0x52>
   847ac:	4a07      	ldr	r2, [pc, #28]	; (847cc <udc_update_iface_desc+0x6c>)
   847ae:	6013      	str	r3, [r2, #0]
	return false; // Interface not found
   847b0:	2000      	movs	r0, #0
}
   847b2:	bc70      	pop	{r4, r5, r6}
   847b4:	4770      	bx	lr
		return false;
   847b6:	2000      	movs	r0, #0
   847b8:	4770      	bx	lr
		return false;
   847ba:	2000      	movs	r0, #0
}
   847bc:	4770      	bx	lr
	return false; // Interface not found
   847be:	2000      	movs	r0, #0
   847c0:	e7f7      	b.n	847b2 <udc_update_iface_desc+0x52>
   847c2:	bf00      	nop
   847c4:	20002287 	.word	0x20002287
   847c8:	20002288 	.word	0x20002288
   847cc:	2000228c 	.word	0x2000228c

000847d0 <udc_iface_disable>:
{
   847d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   847d4:	4604      	mov	r4, r0
	if (!udc_update_iface_desc(iface_num, 0)) {
   847d6:	2100      	movs	r1, #0
   847d8:	4b12      	ldr	r3, [pc, #72]	; (84824 <udc_iface_disable+0x54>)
   847da:	4798      	blx	r3
   847dc:	4680      	mov	r8, r0
   847de:	b1f0      	cbz	r0, 8481e <udc_iface_disable+0x4e>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   847e0:	4b11      	ldr	r3, [pc, #68]	; (84828 <udc_iface_disable+0x58>)
   847e2:	681b      	ldr	r3, [r3, #0]
   847e4:	685b      	ldr	r3, [r3, #4]
   847e6:	f853 9024 	ldr.w	r9, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   847ea:	f8d9 300c 	ldr.w	r3, [r9, #12]
   847ee:	4798      	blx	r3
   847f0:	4601      	mov	r1, r0
   847f2:	4620      	mov	r0, r4
   847f4:	4b0b      	ldr	r3, [pc, #44]	; (84824 <udc_iface_disable+0x54>)
   847f6:	4798      	blx	r3
   847f8:	4680      	mov	r8, r0
   847fa:	b180      	cbz	r0, 8481e <udc_iface_disable+0x4e>
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   847fc:	4b0b      	ldr	r3, [pc, #44]	; (8482c <udc_iface_disable+0x5c>)
   847fe:	681c      	ldr	r4, [r3, #0]
					udc_next_desc_in_iface((UDC_DESC_STORAGE
   84800:	2605      	movs	r6, #5
   84802:	4d0b      	ldr	r5, [pc, #44]	; (84830 <udc_iface_disable+0x60>)
			udd_ep_free(ep_desc->bEndpointAddress);
   84804:	4f0b      	ldr	r7, [pc, #44]	; (84834 <udc_iface_disable+0x64>)
   84806:	e001      	b.n	8480c <udc_iface_disable+0x3c>
   84808:	7880      	ldrb	r0, [r0, #2]
   8480a:	47b8      	blx	r7
					udc_next_desc_in_iface((UDC_DESC_STORAGE
   8480c:	4631      	mov	r1, r6
   8480e:	4620      	mov	r0, r4
   84810:	47a8      	blx	r5
			if (NULL == ep_desc) {
   84812:	4604      	mov	r4, r0
   84814:	2800      	cmp	r0, #0
   84816:	d1f7      	bne.n	84808 <udc_iface_disable+0x38>
	udi_api->disable();
   84818:	f8d9 3004 	ldr.w	r3, [r9, #4]
   8481c:	4798      	blx	r3
}
   8481e:	4640      	mov	r0, r8
   84820:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84824:	00084761 	.word	0x00084761
   84828:	20002288 	.word	0x20002288
   8482c:	2000228c 	.word	0x2000228c
   84830:	00084715 	.word	0x00084715
   84834:	000863bd 	.word	0x000863bd

00084838 <udc_iface_enable>:
{
   84838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8483c:	4680      	mov	r8, r0
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   8483e:	4b10      	ldr	r3, [pc, #64]	; (84880 <udc_iface_enable+0x48>)
   84840:	4798      	blx	r3
   84842:	4603      	mov	r3, r0
   84844:	b1c8      	cbz	r0, 8487a <udc_iface_enable+0x42>
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   84846:	4b0f      	ldr	r3, [pc, #60]	; (84884 <udc_iface_enable+0x4c>)
   84848:	681c      	ldr	r4, [r3, #0]
				udc_next_desc_in_iface((UDC_DESC_STORAGE
   8484a:	2605      	movs	r6, #5
   8484c:	4d0e      	ldr	r5, [pc, #56]	; (84888 <udc_iface_enable+0x50>)
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   8484e:	4f0f      	ldr	r7, [pc, #60]	; (8488c <udc_iface_enable+0x54>)
				udc_next_desc_in_iface((UDC_DESC_STORAGE
   84850:	4631      	mov	r1, r6
   84852:	4620      	mov	r0, r4
   84854:	47a8      	blx	r5
		if (NULL == ep_desc)
   84856:	4604      	mov	r4, r0
   84858:	b138      	cbz	r0, 8486a <udc_iface_enable+0x32>
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   8485a:	8882      	ldrh	r2, [r0, #4]
   8485c:	78c1      	ldrb	r1, [r0, #3]
   8485e:	7880      	ldrb	r0, [r0, #2]
   84860:	47b8      	blx	r7
   84862:	4603      	mov	r3, r0
   84864:	2800      	cmp	r0, #0
   84866:	d1f3      	bne.n	84850 <udc_iface_enable+0x18>
   84868:	e007      	b.n	8487a <udc_iface_enable+0x42>
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   8486a:	4b09      	ldr	r3, [pc, #36]	; (84890 <udc_iface_enable+0x58>)
   8486c:	681b      	ldr	r3, [r3, #0]
   8486e:	685b      	ldr	r3, [r3, #4]
   84870:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
   84874:	681b      	ldr	r3, [r3, #0]
   84876:	4798      	blx	r3
   84878:	4603      	mov	r3, r0
}
   8487a:	4618      	mov	r0, r3
   8487c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84880:	00084761 	.word	0x00084761
   84884:	2000228c 	.word	0x2000228c
   84888:	00084715 	.word	0x00084715
   8488c:	00086701 	.word	0x00086701
   84890:	20002288 	.word	0x20002288

00084894 <udc_get_interface_desc>:
}
   84894:	4b01      	ldr	r3, [pc, #4]	; (8489c <udc_get_interface_desc+0x8>)
   84896:	6818      	ldr	r0, [r3, #0]
   84898:	4770      	bx	lr
   8489a:	bf00      	nop
   8489c:	2000228c 	.word	0x2000228c

000848a0 <udc_start>:
{
   848a0:	b508      	push	{r3, lr}
	udd_enable();
   848a2:	4b01      	ldr	r3, [pc, #4]	; (848a8 <udc_start+0x8>)
   848a4:	4798      	blx	r3
}
   848a6:	bd08      	pop	{r3, pc}
   848a8:	0008623d 	.word	0x0008623d

000848ac <udc_reset>:
{
   848ac:	b570      	push	{r4, r5, r6, lr}
	if (udc_num_configuration) {
   848ae:	4b0d      	ldr	r3, [pc, #52]	; (848e4 <udc_reset+0x38>)
   848b0:	781b      	ldrb	r3, [r3, #0]
   848b2:	b183      	cbz	r3, 848d6 <udc_reset+0x2a>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   848b4:	4b0c      	ldr	r3, [pc, #48]	; (848e8 <udc_reset+0x3c>)
   848b6:	681b      	ldr	r3, [r3, #0]
   848b8:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
   848ba:	791b      	ldrb	r3, [r3, #4]
   848bc:	b15b      	cbz	r3, 848d6 <udc_reset+0x2a>
   848be:	2400      	movs	r4, #0
			udc_iface_disable(iface_num);
   848c0:	4e0a      	ldr	r6, [pc, #40]	; (848ec <udc_reset+0x40>)
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   848c2:	4d09      	ldr	r5, [pc, #36]	; (848e8 <udc_reset+0x3c>)
			udc_iface_disable(iface_num);
   848c4:	b2e0      	uxtb	r0, r4
   848c6:	47b0      	blx	r6
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   848c8:	3401      	adds	r4, #1
   848ca:	682b      	ldr	r3, [r5, #0]
   848cc:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
   848ce:	791a      	ldrb	r2, [r3, #4]
   848d0:	b2e3      	uxtb	r3, r4
   848d2:	429a      	cmp	r2, r3
   848d4:	d8f6      	bhi.n	848c4 <udc_reset+0x18>
	udc_num_configuration = 0;
   848d6:	2300      	movs	r3, #0
   848d8:	4a02      	ldr	r2, [pc, #8]	; (848e4 <udc_reset+0x38>)
   848da:	7013      	strb	r3, [r2, #0]
	udc_device_status =
   848dc:	4a04      	ldr	r2, [pc, #16]	; (848f0 <udc_reset+0x44>)
   848de:	8013      	strh	r3, [r2, #0]
}
   848e0:	bd70      	pop	{r4, r5, r6, pc}
   848e2:	bf00      	nop
   848e4:	20002287 	.word	0x20002287
   848e8:	20002288 	.word	0x20002288
   848ec:	000847d1 	.word	0x000847d1
   848f0:	20002282 	.word	0x20002282

000848f4 <udc_sof_notify>:
{
   848f4:	b538      	push	{r3, r4, r5, lr}
	if (udc_num_configuration) {
   848f6:	4b0e      	ldr	r3, [pc, #56]	; (84930 <udc_sof_notify+0x3c>)
   848f8:	781b      	ldrb	r3, [r3, #0]
   848fa:	b1bb      	cbz	r3, 8492c <udc_sof_notify+0x38>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   848fc:	4b0d      	ldr	r3, [pc, #52]	; (84934 <udc_sof_notify+0x40>)
   848fe:	681a      	ldr	r2, [r3, #0]
   84900:	6813      	ldr	r3, [r2, #0]
		for (iface_num = 0;
   84902:	791b      	ldrb	r3, [r3, #4]
   84904:	b193      	cbz	r3, 8492c <udc_sof_notify+0x38>
   84906:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84908:	4d0a      	ldr	r5, [pc, #40]	; (84934 <udc_sof_notify+0x40>)
   8490a:	e006      	b.n	8491a <udc_sof_notify+0x26>
   8490c:	682a      	ldr	r2, [r5, #0]
   8490e:	3401      	adds	r4, #1
   84910:	6813      	ldr	r3, [r2, #0]
		for (iface_num = 0;
   84912:	7919      	ldrb	r1, [r3, #4]
   84914:	b2e3      	uxtb	r3, r4
   84916:	4299      	cmp	r1, r3
   84918:	d908      	bls.n	8492c <udc_sof_notify+0x38>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   8491a:	b2e3      	uxtb	r3, r4
   8491c:	6852      	ldr	r2, [r2, #4]
   8491e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   84922:	691b      	ldr	r3, [r3, #16]
   84924:	2b00      	cmp	r3, #0
   84926:	d0f1      	beq.n	8490c <udc_sof_notify+0x18>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   84928:	4798      	blx	r3
   8492a:	e7ef      	b.n	8490c <udc_sof_notify+0x18>
}
   8492c:	bd38      	pop	{r3, r4, r5, pc}
   8492e:	bf00      	nop
   84930:	20002287 	.word	0x20002287
   84934:	20002288 	.word	0x20002288

00084938 <udc_process_setup>:
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
static uint8_t null_mem[64] = {0};
bool udc_process_setup(void)
{
   84938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   8493c:	4b91      	ldr	r3, [pc, #580]	; (84b84 <udc_process_setup+0x24c>)
   8493e:	2200      	movs	r2, #0
   84940:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
   84942:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   84944:	615a      	str	r2, [r3, #20]

	// MS requests this using request type 0xC0 and our user defined bRequest (0x01 in our case)
	if ((udd_g_ctrlreq.req.bmRequestType == 0xC0) && (udd_g_ctrlreq.req.bRequest == 0x01)) {
   84946:	881b      	ldrh	r3, [r3, #0]
   84948:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
   8494c:	d01b      	beq.n	84986 <udc_process_setup+0x4e>
		udd_set_setup_payload(winusb_20_desc, WINUSB_PLATFORM_DESCRIPTOR_LENGTH);
		return true;
	}

	if (Udd_setup_is_in()) {
   8494e:	4b8d      	ldr	r3, [pc, #564]	; (84b84 <udc_process_setup+0x24c>)
   84950:	781a      	ldrb	r2, [r3, #0]
   84952:	f993 3000 	ldrsb.w	r3, [r3]
   84956:	2b00      	cmp	r3, #0
   84958:	db1b      	blt.n	84992 <udc_process_setup+0x5a>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   8495a:	f012 0f60 	tst.w	r2, #96	; 0x60
   8495e:	f000 8147 	beq.w	84bf0 <udc_process_setup+0x2b8>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   84962:	4b88      	ldr	r3, [pc, #544]	; (84b84 <udc_process_setup+0x24c>)
   84964:	781b      	ldrb	r3, [r3, #0]
   84966:	f003 031f 	and.w	r3, r3, #31
   8496a:	2b01      	cmp	r3, #1
   8496c:	f000 8245 	beq.w	84dfa <udc_process_setup+0x4c2>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   84970:	4b84      	ldr	r3, [pc, #528]	; (84b84 <udc_process_setup+0x24c>)
   84972:	781b      	ldrb	r3, [r3, #0]
   84974:	f003 031f 	and.w	r3, r3, #31
   84978:	2b02      	cmp	r3, #2
   8497a:	f000 8291 	beq.w	84ea0 <udc_process_setup+0x568>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   8497e:	2300      	movs	r3, #0
#endif
}
   84980:	4618      	mov	r0, r3
   84982:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		udd_set_setup_payload(winusb_20_desc, WINUSB_PLATFORM_DESCRIPTOR_LENGTH);
   84986:	21ae      	movs	r1, #174	; 0xae
   84988:	487f      	ldr	r0, [pc, #508]	; (84b88 <udc_process_setup+0x250>)
   8498a:	4b80      	ldr	r3, [pc, #512]	; (84b8c <udc_process_setup+0x254>)
   8498c:	4798      	blx	r3
		return true;
   8498e:	2301      	movs	r3, #1
   84990:	e7f6      	b.n	84980 <udc_process_setup+0x48>
		if (udd_g_ctrlreq.req.wLength == 0) {
   84992:	4b7c      	ldr	r3, [pc, #496]	; (84b84 <udc_process_setup+0x24c>)
   84994:	88db      	ldrh	r3, [r3, #6]
   84996:	2b00      	cmp	r3, #0
   84998:	f000 82ae 	beq.w	84ef8 <udc_process_setup+0x5c0>
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   8499c:	f012 0f60 	tst.w	r2, #96	; 0x60
   849a0:	d1df      	bne.n	84962 <udc_process_setup+0x2a>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   849a2:	f012 021f 	ands.w	r2, r2, #31
   849a6:	f040 80c1 	bne.w	84b2c <udc_process_setup+0x1f4>
			switch (udd_g_ctrlreq.req.bRequest) {
   849aa:	4a76      	ldr	r2, [pc, #472]	; (84b84 <udc_process_setup+0x24c>)
   849ac:	7852      	ldrb	r2, [r2, #1]
   849ae:	2a06      	cmp	r2, #6
   849b0:	d00b      	beq.n	849ca <udc_process_setup+0x92>
   849b2:	2a08      	cmp	r2, #8
   849b4:	f000 80b2 	beq.w	84b1c <udc_process_setup+0x1e4>
   849b8:	2a00      	cmp	r2, #0
   849ba:	d1d2      	bne.n	84962 <udc_process_setup+0x2a>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   849bc:	2b02      	cmp	r3, #2
   849be:	d1d0      	bne.n	84962 <udc_process_setup+0x2a>
	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   849c0:	2102      	movs	r1, #2
   849c2:	4873      	ldr	r0, [pc, #460]	; (84b90 <udc_process_setup+0x258>)
   849c4:	4b71      	ldr	r3, [pc, #452]	; (84b8c <udc_process_setup+0x254>)
   849c6:	4798      	blx	r3
	return true;
   849c8:	e12f      	b.n	84c2a <udc_process_setup+0x2f2>
	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   849ca:	4b6e      	ldr	r3, [pc, #440]	; (84b84 <udc_process_setup+0x24c>)
   849cc:	885a      	ldrh	r2, [r3, #2]
   849ce:	b2d4      	uxtb	r4, r2
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   849d0:	0a13      	lsrs	r3, r2, #8
   849d2:	3b01      	subs	r3, #1
   849d4:	2b0e      	cmp	r3, #14
   849d6:	f200 8209 	bhi.w	84dec <udc_process_setup+0x4b4>
   849da:	e8df f013 	tbh	[pc, r3, lsl #1]
   849de:	000f      	.short	0x000f
   849e0:	007a0023 	.word	0x007a0023
   849e4:	02070207 	.word	0x02070207
   849e8:	00520044 	.word	0x00520044
   849ec:	02070207 	.word	0x02070207
   849f0:	02070207 	.word	0x02070207
   849f4:	02070207 	.word	0x02070207
   849f8:	00750207 	.word	0x00750207
		if (!udd_is_high_speed()) {
   849fc:	4b65      	ldr	r3, [pc, #404]	; (84b94 <udc_process_setup+0x25c>)
   849fe:	4798      	blx	r3
   84a00:	b928      	cbnz	r0, 84a0e <udc_process_setup+0xd6>
				(uint8_t *) udc_config.confdev_hs,
   84a02:	4b65      	ldr	r3, [pc, #404]	; (84b98 <udc_process_setup+0x260>)
   84a04:	6898      	ldr	r0, [r3, #8]
			udd_set_setup_payload(
   84a06:	7801      	ldrb	r1, [r0, #0]
   84a08:	4b60      	ldr	r3, [pc, #384]	; (84b8c <udc_process_setup+0x254>)
   84a0a:	4798      	blx	r3
   84a0c:	e030      	b.n	84a70 <udc_process_setup+0x138>
			(udc_config.confdev_lsfs)->bcdUSB = 0x0210;
   84a0e:	4b62      	ldr	r3, [pc, #392]	; (84b98 <udc_process_setup+0x260>)
   84a10:	681a      	ldr	r2, [r3, #0]
   84a12:	2110      	movs	r1, #16
   84a14:	7091      	strb	r1, [r2, #2]
   84a16:	2102      	movs	r1, #2
   84a18:	70d1      	strb	r1, [r2, #3]
				(uint8_t *) udc_config.confdev_lsfs,
   84a1a:	6818      	ldr	r0, [r3, #0]
			udd_set_setup_payload(
   84a1c:	7801      	ldrb	r1, [r0, #0]
   84a1e:	4b5b      	ldr	r3, [pc, #364]	; (84b8c <udc_process_setup+0x254>)
   84a20:	4798      	blx	r3
   84a22:	e025      	b.n	84a70 <udc_process_setup+0x138>
		if (udd_is_high_speed()) {
   84a24:	4b5b      	ldr	r3, [pc, #364]	; (84b94 <udc_process_setup+0x25c>)
   84a26:	4798      	blx	r3
   84a28:	b180      	cbz	r0, 84a4c <udc_process_setup+0x114>
			if (conf_num >= udc_config.confdev_hs->
   84a2a:	4b5b      	ldr	r3, [pc, #364]	; (84b98 <udc_process_setup+0x260>)
   84a2c:	689b      	ldr	r3, [r3, #8]
   84a2e:	7c5b      	ldrb	r3, [r3, #17]
   84a30:	42a3      	cmp	r3, r4
   84a32:	d996      	bls.n	84962 <udc_process_setup+0x2a>
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
   84a34:	4b58      	ldr	r3, [pc, #352]	; (84b98 <udc_process_setup+0x260>)
   84a36:	691b      	ldr	r3, [r3, #16]
   84a38:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
			udd_set_setup_payload(
   84a3c:	8841      	ldrh	r1, [r0, #2]
   84a3e:	4b53      	ldr	r3, [pc, #332]	; (84b8c <udc_process_setup+0x254>)
   84a40:	4798      	blx	r3
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   84a42:	4b50      	ldr	r3, [pc, #320]	; (84b84 <udc_process_setup+0x24c>)
   84a44:	689b      	ldr	r3, [r3, #8]
   84a46:	2202      	movs	r2, #2
   84a48:	705a      	strb	r2, [r3, #1]
		break;
   84a4a:	e011      	b.n	84a70 <udc_process_setup+0x138>
			if (conf_num >= udc_config.confdev_lsfs->
   84a4c:	4b52      	ldr	r3, [pc, #328]	; (84b98 <udc_process_setup+0x260>)
   84a4e:	681b      	ldr	r3, [r3, #0]
   84a50:	7c5b      	ldrb	r3, [r3, #17]
   84a52:	42a3      	cmp	r3, r4
   84a54:	d985      	bls.n	84962 <udc_process_setup+0x2a>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   84a56:	4b50      	ldr	r3, [pc, #320]	; (84b98 <udc_process_setup+0x260>)
   84a58:	685b      	ldr	r3, [r3, #4]
   84a5a:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
			udd_set_setup_payload(
   84a5e:	8841      	ldrh	r1, [r0, #2]
   84a60:	4b4a      	ldr	r3, [pc, #296]	; (84b8c <udc_process_setup+0x254>)
   84a62:	4798      	blx	r3
   84a64:	e7ed      	b.n	84a42 <udc_process_setup+0x10a>
		udd_set_setup_payload( (uint8_t *) udc_config.qualifier,
   84a66:	4b4c      	ldr	r3, [pc, #304]	; (84b98 <udc_process_setup+0x260>)
   84a68:	68d8      	ldr	r0, [r3, #12]
   84a6a:	7801      	ldrb	r1, [r0, #0]
   84a6c:	4b47      	ldr	r3, [pc, #284]	; (84b8c <udc_process_setup+0x254>)
   84a6e:	4798      	blx	r3
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   84a70:	4b44      	ldr	r3, [pc, #272]	; (84b84 <udc_process_setup+0x24c>)
   84a72:	88da      	ldrh	r2, [r3, #6]
   84a74:	899b      	ldrh	r3, [r3, #12]
   84a76:	4293      	cmp	r3, r2
   84a78:	f240 80d7 	bls.w	84c2a <udc_process_setup+0x2f2>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   84a7c:	4b41      	ldr	r3, [pc, #260]	; (84b84 <udc_process_setup+0x24c>)
   84a7e:	819a      	strh	r2, [r3, #12]
   84a80:	e0d3      	b.n	84c2a <udc_process_setup+0x2f2>
		if (!udd_is_high_speed()) {
   84a82:	4b44      	ldr	r3, [pc, #272]	; (84b94 <udc_process_setup+0x25c>)
   84a84:	4798      	blx	r3
   84a86:	b988      	cbnz	r0, 84aac <udc_process_setup+0x174>
			if (conf_num >= udc_config.confdev_hs->
   84a88:	4b43      	ldr	r3, [pc, #268]	; (84b98 <udc_process_setup+0x260>)
   84a8a:	689b      	ldr	r3, [r3, #8]
   84a8c:	7c5b      	ldrb	r3, [r3, #17]
   84a8e:	42a3      	cmp	r3, r4
   84a90:	f67f af67 	bls.w	84962 <udc_process_setup+0x2a>
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
   84a94:	4b40      	ldr	r3, [pc, #256]	; (84b98 <udc_process_setup+0x260>)
   84a96:	691b      	ldr	r3, [r3, #16]
   84a98:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
			udd_set_setup_payload(
   84a9c:	8841      	ldrh	r1, [r0, #2]
   84a9e:	4b3b      	ldr	r3, [pc, #236]	; (84b8c <udc_process_setup+0x254>)
   84aa0:	4798      	blx	r3
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   84aa2:	4b38      	ldr	r3, [pc, #224]	; (84b84 <udc_process_setup+0x24c>)
   84aa4:	689b      	ldr	r3, [r3, #8]
   84aa6:	2207      	movs	r2, #7
   84aa8:	705a      	strb	r2, [r3, #1]
		break;
   84aaa:	e7e1      	b.n	84a70 <udc_process_setup+0x138>
			if (conf_num >= udc_config.confdev_lsfs->
   84aac:	4b3a      	ldr	r3, [pc, #232]	; (84b98 <udc_process_setup+0x260>)
   84aae:	681b      	ldr	r3, [r3, #0]
   84ab0:	7c5b      	ldrb	r3, [r3, #17]
   84ab2:	42a3      	cmp	r3, r4
   84ab4:	f67f af55 	bls.w	84962 <udc_process_setup+0x2a>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   84ab8:	4b37      	ldr	r3, [pc, #220]	; (84b98 <udc_process_setup+0x260>)
   84aba:	685b      	ldr	r3, [r3, #4]
   84abc:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
			udd_set_setup_payload(
   84ac0:	8841      	ldrh	r1, [r0, #2]
   84ac2:	4b32      	ldr	r3, [pc, #200]	; (84b8c <udc_process_setup+0x254>)
   84ac4:	4798      	blx	r3
   84ac6:	e7ec      	b.n	84aa2 <udc_process_setup+0x16a>
		udd_set_setup_payload( (uint8_t *) BOS_DESC,
   84ac8:	2121      	movs	r1, #33	; 0x21
   84aca:	4834      	ldr	r0, [pc, #208]	; (84b9c <udc_process_setup+0x264>)
   84acc:	4b2f      	ldr	r3, [pc, #188]	; (84b8c <udc_process_setup+0x254>)
   84ace:	4798      	blx	r3
		break;
   84ad0:	e7ce      	b.n	84a70 <udc_process_setup+0x138>
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   84ad2:	b2d2      	uxtb	r2, r2
   84ad4:	2a03      	cmp	r2, #3
   84ad6:	f63f af44 	bhi.w	84962 <udc_process_setup+0x2a>
   84ada:	e8df f002 	tbb	[pc, r2]
   84ade:	1914      	.short	0x1914
   84ae0:	021c      	.short	0x021c
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   84ae2:	2020      	movs	r0, #32
   84ae4:	4a2e      	ldr	r2, [pc, #184]	; (84ba0 <udc_process_setup+0x268>)
		for(i = 0; i < str_length; i++) {
   84ae6:	4613      	mov	r3, r2
   84ae8:	492e      	ldr	r1, [pc, #184]	; (84ba4 <udc_process_setup+0x26c>)
   84aea:	4402      	add	r2, r0
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   84aec:	f813 4b01 	ldrb.w	r4, [r3], #1
   84af0:	f821 4f02 	strh.w	r4, [r1, #2]!
		for(i = 0; i < str_length; i++) {
   84af4:	429a      	cmp	r2, r3
   84af6:	d1f9      	bne.n	84aec <udc_process_setup+0x1b4>
		udc_string_desc.header.bLength = 2 + (str_length) * 2;
   84af8:	0041      	lsls	r1, r0, #1
   84afa:	3102      	adds	r1, #2
   84afc:	4829      	ldr	r0, [pc, #164]	; (84ba4 <udc_process_setup+0x26c>)
   84afe:	7001      	strb	r1, [r0, #0]
		udd_set_setup_payload(
   84b00:	4b22      	ldr	r3, [pc, #136]	; (84b8c <udc_process_setup+0x254>)
   84b02:	4798      	blx	r3
   84b04:	e7b4      	b.n	84a70 <udc_process_setup+0x138>
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   84b06:	2104      	movs	r1, #4
   84b08:	4827      	ldr	r0, [pc, #156]	; (84ba8 <udc_process_setup+0x270>)
   84b0a:	4b20      	ldr	r3, [pc, #128]	; (84b8c <udc_process_setup+0x254>)
   84b0c:	4798      	blx	r3
	if (str_length) {
   84b0e:	e7af      	b.n	84a70 <udc_process_setup+0x138>
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
   84b10:	2015      	movs	r0, #21
		str = udc_string_manufacturer_name;
   84b12:	4a26      	ldr	r2, [pc, #152]	; (84bac <udc_process_setup+0x274>)
   84b14:	e7e7      	b.n	84ae6 <udc_process_setup+0x1ae>
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
   84b16:	2012      	movs	r0, #18
		str = udc_string_product_name;
   84b18:	4a25      	ldr	r2, [pc, #148]	; (84bb0 <udc_process_setup+0x278>)
   84b1a:	e7e4      	b.n	84ae6 <udc_process_setup+0x1ae>
	if (udd_g_ctrlreq.req.wLength != 1) {
   84b1c:	2b01      	cmp	r3, #1
   84b1e:	f47f af20 	bne.w	84962 <udc_process_setup+0x2a>
	udd_set_setup_payload(&udc_num_configuration,1);
   84b22:	2101      	movs	r1, #1
   84b24:	4823      	ldr	r0, [pc, #140]	; (84bb4 <udc_process_setup+0x27c>)
   84b26:	4b19      	ldr	r3, [pc, #100]	; (84b8c <udc_process_setup+0x254>)
   84b28:	4798      	blx	r3
	return true;
   84b2a:	e07e      	b.n	84c2a <udc_process_setup+0x2f2>
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   84b2c:	2a01      	cmp	r2, #1
   84b2e:	d149      	bne.n	84bc4 <udc_process_setup+0x28c>
			switch (udd_g_ctrlreq.req.bRequest) {
   84b30:	4a14      	ldr	r2, [pc, #80]	; (84b84 <udc_process_setup+0x24c>)
   84b32:	7852      	ldrb	r2, [r2, #1]
   84b34:	2a0a      	cmp	r2, #10
   84b36:	f47f af14 	bne.w	84962 <udc_process_setup+0x2a>
	if (udd_g_ctrlreq.req.wLength != 1) {
   84b3a:	2b01      	cmp	r3, #1
   84b3c:	f47f af11 	bne.w	84962 <udc_process_setup+0x2a>
	if (!udc_num_configuration) {
   84b40:	4b1c      	ldr	r3, [pc, #112]	; (84bb4 <udc_process_setup+0x27c>)
   84b42:	781b      	ldrb	r3, [r3, #0]
   84b44:	2b00      	cmp	r3, #0
   84b46:	f43f af0c 	beq.w	84962 <udc_process_setup+0x2a>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   84b4a:	4b0e      	ldr	r3, [pc, #56]	; (84b84 <udc_process_setup+0x24c>)
   84b4c:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   84b4e:	4b1a      	ldr	r3, [pc, #104]	; (84bb8 <udc_process_setup+0x280>)
   84b50:	681d      	ldr	r5, [r3, #0]
   84b52:	682b      	ldr	r3, [r5, #0]
   84b54:	791b      	ldrb	r3, [r3, #4]
   84b56:	42a3      	cmp	r3, r4
   84b58:	f67f af03 	bls.w	84962 <udc_process_setup+0x2a>
	if (!udc_update_iface_desc(iface_num, 0)) {
   84b5c:	2100      	movs	r1, #0
   84b5e:	4620      	mov	r0, r4
   84b60:	4b16      	ldr	r3, [pc, #88]	; (84bbc <udc_process_setup+0x284>)
   84b62:	4798      	blx	r3
   84b64:	2800      	cmp	r0, #0
   84b66:	f43f aefc 	beq.w	84962 <udc_process_setup+0x2a>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   84b6a:	686b      	ldr	r3, [r5, #4]
	udc_iface_setting = udi_api->getsetting();
   84b6c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
   84b70:	68db      	ldr	r3, [r3, #12]
   84b72:	4798      	blx	r3
   84b74:	4b12      	ldr	r3, [pc, #72]	; (84bc0 <udc_process_setup+0x288>)
   84b76:	7018      	strb	r0, [r3, #0]
	udd_set_setup_payload(&udc_iface_setting,1);
   84b78:	2101      	movs	r1, #1
   84b7a:	4618      	mov	r0, r3
   84b7c:	4b03      	ldr	r3, [pc, #12]	; (84b8c <udc_process_setup+0x254>)
   84b7e:	4798      	blx	r3
	return true;
   84b80:	e053      	b.n	84c2a <udc_process_setup+0x2f2>
   84b82:	bf00      	nop
   84b84:	20002df4 	.word	0x20002df4
   84b88:	20000644 	.word	0x20000644
   84b8c:	000863b1 	.word	0x000863b1
   84b90:	20002282 	.word	0x20002282
   84b94:	00086349 	.word	0x00086349
   84b98:	200001d4 	.word	0x200001d4
   84b9c:	0008e554 	.word	0x0008e554
   84ba0:	200006f4 	.word	0x200006f4
   84ba4:	200005d0 	.word	0x200005d0
   84ba8:	20000614 	.word	0x20000614
   84bac:	20000618 	.word	0x20000618
   84bb0:	20000630 	.word	0x20000630
   84bb4:	20002287 	.word	0x20002287
   84bb8:	20002288 	.word	0x20002288
   84bbc:	00084761 	.word	0x00084761
   84bc0:	20002286 	.word	0x20002286
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   84bc4:	2a02      	cmp	r2, #2
   84bc6:	f47f aecc 	bne.w	84962 <udc_process_setup+0x2a>
			switch (udd_g_ctrlreq.req.bRequest) {
   84bca:	4a93      	ldr	r2, [pc, #588]	; (84e18 <udc_process_setup+0x4e0>)
   84bcc:	7852      	ldrb	r2, [r2, #1]
   84bce:	2a00      	cmp	r2, #0
   84bd0:	f47f aec7 	bne.w	84962 <udc_process_setup+0x2a>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   84bd4:	2b02      	cmp	r3, #2
   84bd6:	f47f aec4 	bne.w	84962 <udc_process_setup+0x2a>
	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   84bda:	4b8f      	ldr	r3, [pc, #572]	; (84e18 <udc_process_setup+0x4e0>)
   84bdc:	7918      	ldrb	r0, [r3, #4]
   84bde:	4b8f      	ldr	r3, [pc, #572]	; (84e1c <udc_process_setup+0x4e4>)
   84be0:	4798      	blx	r3
   84be2:	4b8f      	ldr	r3, [pc, #572]	; (84e20 <udc_process_setup+0x4e8>)
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;
   84be4:	8018      	strh	r0, [r3, #0]
	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   84be6:	2102      	movs	r1, #2
   84be8:	4618      	mov	r0, r3
   84bea:	4b8e      	ldr	r3, [pc, #568]	; (84e24 <udc_process_setup+0x4ec>)
   84bec:	4798      	blx	r3
	return true;
   84bee:	e01c      	b.n	84c2a <udc_process_setup+0x2f2>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   84bf0:	f012 021f 	ands.w	r2, r2, #31
   84bf4:	f040 80b1 	bne.w	84d5a <udc_process_setup+0x422>
			switch (udd_g_ctrlreq.req.bRequest) {
   84bf8:	4b87      	ldr	r3, [pc, #540]	; (84e18 <udc_process_setup+0x4e0>)
   84bfa:	785b      	ldrb	r3, [r3, #1]
   84bfc:	3b01      	subs	r3, #1
   84bfe:	2b08      	cmp	r3, #8
   84c00:	f200 80ab 	bhi.w	84d5a <udc_process_setup+0x422>
   84c04:	e8df f013 	tbh	[pc, r3, lsl #1]
   84c08:	00a90013 	.word	0x00a90013
   84c0c:	00a90023 	.word	0x00a90023
   84c10:	00a90009 	.word	0x00a90009
   84c14:	00a900a9 	.word	0x00a900a9
   84c18:	0054      	.short	0x0054
	if (udd_g_ctrlreq.req.wLength) {
   84c1a:	4b7f      	ldr	r3, [pc, #508]	; (84e18 <udc_process_setup+0x4e0>)
   84c1c:	88db      	ldrh	r3, [r3, #6]
   84c1e:	2b00      	cmp	r3, #0
   84c20:	f47f ae9f 	bne.w	84962 <udc_process_setup+0x2a>
	udd_g_ctrlreq.callback = udc_valid_address;
   84c24:	4b7c      	ldr	r3, [pc, #496]	; (84e18 <udc_process_setup+0x4e0>)
   84c26:	4a80      	ldr	r2, [pc, #512]	; (84e28 <udc_process_setup+0x4f0>)
   84c28:	611a      	str	r2, [r3, #16]
			return true;
   84c2a:	2301      	movs	r3, #1
   84c2c:	e6a8      	b.n	84980 <udc_process_setup+0x48>
	if (udd_g_ctrlreq.req.wLength) {
   84c2e:	4b7a      	ldr	r3, [pc, #488]	; (84e18 <udc_process_setup+0x4e0>)
   84c30:	88db      	ldrh	r3, [r3, #6]
   84c32:	2b00      	cmp	r3, #0
   84c34:	f47f ae95 	bne.w	84962 <udc_process_setup+0x2a>
	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   84c38:	4b77      	ldr	r3, [pc, #476]	; (84e18 <udc_process_setup+0x4e0>)
   84c3a:	885b      	ldrh	r3, [r3, #2]
   84c3c:	2b01      	cmp	r3, #1
   84c3e:	f47f ae90 	bne.w	84962 <udc_process_setup+0x2a>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   84c42:	4a7a      	ldr	r2, [pc, #488]	; (84e2c <udc_process_setup+0x4f4>)
   84c44:	8813      	ldrh	r3, [r2, #0]
   84c46:	f023 0302 	bic.w	r3, r3, #2
   84c4a:	8013      	strh	r3, [r2, #0]
		return true;
   84c4c:	e7ed      	b.n	84c2a <udc_process_setup+0x2f2>
	if (udd_g_ctrlreq.req.wLength) {
   84c4e:	4b72      	ldr	r3, [pc, #456]	; (84e18 <udc_process_setup+0x4e0>)
   84c50:	88db      	ldrh	r3, [r3, #6]
   84c52:	2b00      	cmp	r3, #0
   84c54:	f47f ae85 	bne.w	84962 <udc_process_setup+0x2a>
	switch (udd_g_ctrlreq.req.wValue) {
   84c58:	4b6f      	ldr	r3, [pc, #444]	; (84e18 <udc_process_setup+0x4e0>)
   84c5a:	885b      	ldrh	r3, [r3, #2]
   84c5c:	2b02      	cmp	r3, #2
   84c5e:	f47f ae80 	bne.w	84962 <udc_process_setup+0x2a>
		if (!udd_is_high_speed()) {
   84c62:	4b73      	ldr	r3, [pc, #460]	; (84e30 <udc_process_setup+0x4f8>)
   84c64:	4798      	blx	r3
   84c66:	2800      	cmp	r0, #0
   84c68:	f43f ae7b 	beq.w	84962 <udc_process_setup+0x2a>
		if (udd_g_ctrlreq.req.wIndex & 0xff) {
   84c6c:	4b6a      	ldr	r3, [pc, #424]	; (84e18 <udc_process_setup+0x4e0>)
   84c6e:	791b      	ldrb	r3, [r3, #4]
   84c70:	2b00      	cmp	r3, #0
   84c72:	f47f ae76 	bne.w	84962 <udc_process_setup+0x2a>
		udc_reset();
   84c76:	4b6f      	ldr	r3, [pc, #444]	; (84e34 <udc_process_setup+0x4fc>)
   84c78:	4798      	blx	r3
		switch ((udd_g_ctrlreq.req.wIndex >> 8) & 0xFF) {
   84c7a:	4b67      	ldr	r3, [pc, #412]	; (84e18 <udc_process_setup+0x4e0>)
   84c7c:	889b      	ldrh	r3, [r3, #4]
   84c7e:	0a1b      	lsrs	r3, r3, #8
   84c80:	3b01      	subs	r3, #1
   84c82:	2b03      	cmp	r3, #3
   84c84:	f200 80b7 	bhi.w	84df6 <udc_process_setup+0x4be>
   84c88:	e8df f003 	tbb	[pc, r3]
   84c8c:	0e0a0602 	.word	0x0e0a0602
			udd_g_ctrlreq.callback = udd_test_mode_j;
   84c90:	4b61      	ldr	r3, [pc, #388]	; (84e18 <udc_process_setup+0x4e0>)
   84c92:	4a69      	ldr	r2, [pc, #420]	; (84e38 <udc_process_setup+0x500>)
   84c94:	611a      	str	r2, [r3, #16]
			return true;
   84c96:	e7c8      	b.n	84c2a <udc_process_setup+0x2f2>
			udd_g_ctrlreq.callback = udd_test_mode_k;
   84c98:	4b5f      	ldr	r3, [pc, #380]	; (84e18 <udc_process_setup+0x4e0>)
   84c9a:	4a68      	ldr	r2, [pc, #416]	; (84e3c <udc_process_setup+0x504>)
   84c9c:	611a      	str	r2, [r3, #16]
			return true;
   84c9e:	e7c4      	b.n	84c2a <udc_process_setup+0x2f2>
			udd_g_ctrlreq.callback = udd_test_mode_se0_nak;
   84ca0:	4b5d      	ldr	r3, [pc, #372]	; (84e18 <udc_process_setup+0x4e0>)
   84ca2:	4a67      	ldr	r2, [pc, #412]	; (84e40 <udc_process_setup+0x508>)
   84ca4:	611a      	str	r2, [r3, #16]
			return true;
   84ca6:	e7c0      	b.n	84c2a <udc_process_setup+0x2f2>
			udd_g_ctrlreq.callback = udd_test_mode_packet;
   84ca8:	4b5b      	ldr	r3, [pc, #364]	; (84e18 <udc_process_setup+0x4e0>)
   84caa:	4a66      	ldr	r2, [pc, #408]	; (84e44 <udc_process_setup+0x50c>)
   84cac:	611a      	str	r2, [r3, #16]
			return true;
   84cae:	e7bc      	b.n	84c2a <udc_process_setup+0x2f2>
	if (udd_g_ctrlreq.req.wLength) {
   84cb0:	4b59      	ldr	r3, [pc, #356]	; (84e18 <udc_process_setup+0x4e0>)
   84cb2:	88db      	ldrh	r3, [r3, #6]
   84cb4:	2b00      	cmp	r3, #0
   84cb6:	f47f ae54 	bne.w	84962 <udc_process_setup+0x2a>
	if (!udd_getaddress()) {
   84cba:	4b63      	ldr	r3, [pc, #396]	; (84e48 <udc_process_setup+0x510>)
   84cbc:	4798      	blx	r3
   84cbe:	2800      	cmp	r0, #0
   84cc0:	f43f ae4f 	beq.w	84962 <udc_process_setup+0x2a>
	if (udd_is_high_speed()) {
   84cc4:	4b5a      	ldr	r3, [pc, #360]	; (84e30 <udc_process_setup+0x4f8>)
   84cc6:	4798      	blx	r3
   84cc8:	2800      	cmp	r0, #0
   84cca:	d034      	beq.n	84d36 <udc_process_setup+0x3fe>
				udc_config.confdev_hs->bNumConfigurations) {
   84ccc:	4b5f      	ldr	r3, [pc, #380]	; (84e4c <udc_process_setup+0x514>)
   84cce:	689b      	ldr	r3, [r3, #8]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   84cd0:	7c5a      	ldrb	r2, [r3, #17]
   84cd2:	4b51      	ldr	r3, [pc, #324]	; (84e18 <udc_process_setup+0x4e0>)
   84cd4:	789b      	ldrb	r3, [r3, #2]
   84cd6:	429a      	cmp	r2, r3
   84cd8:	f4ff ae43 	bcc.w	84962 <udc_process_setup+0x2a>
	udc_reset();
   84cdc:	4b55      	ldr	r3, [pc, #340]	; (84e34 <udc_process_setup+0x4fc>)
   84cde:	4798      	blx	r3
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   84ce0:	4b4d      	ldr	r3, [pc, #308]	; (84e18 <udc_process_setup+0x4e0>)
   84ce2:	789b      	ldrb	r3, [r3, #2]
   84ce4:	4a5a      	ldr	r2, [pc, #360]	; (84e50 <udc_process_setup+0x518>)
   84ce6:	7013      	strb	r3, [r2, #0]
	if (udc_num_configuration == 0) {
   84ce8:	2b00      	cmp	r3, #0
   84cea:	d09e      	beq.n	84c2a <udc_process_setup+0x2f2>
	if (udd_is_high_speed()) {
   84cec:	4b50      	ldr	r3, [pc, #320]	; (84e30 <udc_process_setup+0x4f8>)
   84cee:	4798      	blx	r3
   84cf0:	2800      	cmp	r0, #0
   84cf2:	d028      	beq.n	84d46 <udc_process_setup+0x40e>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
   84cf4:	4b56      	ldr	r3, [pc, #344]	; (84e50 <udc_process_setup+0x518>)
   84cf6:	781b      	ldrb	r3, [r3, #0]
   84cf8:	f103 5200 	add.w	r2, r3, #536870912	; 0x20000000
   84cfc:	3a01      	subs	r2, #1
   84cfe:	4b53      	ldr	r3, [pc, #332]	; (84e4c <udc_process_setup+0x514>)
   84d00:	691b      	ldr	r3, [r3, #16]
   84d02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84d06:	4a53      	ldr	r2, [pc, #332]	; (84e54 <udc_process_setup+0x51c>)
   84d08:	6013      	str	r3, [r2, #0]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84d0a:	681b      	ldr	r3, [r3, #0]
   84d0c:	791b      	ldrb	r3, [r3, #4]
   84d0e:	2b00      	cmp	r3, #0
   84d10:	d08b      	beq.n	84c2a <udc_process_setup+0x2f2>
   84d12:	2400      	movs	r4, #0
		if (!udc_iface_enable(iface_num, 0)) {
   84d14:	4626      	mov	r6, r4
   84d16:	4d50      	ldr	r5, [pc, #320]	; (84e58 <udc_process_setup+0x520>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84d18:	4f4e      	ldr	r7, [pc, #312]	; (84e54 <udc_process_setup+0x51c>)
		if (!udc_iface_enable(iface_num, 0)) {
   84d1a:	4631      	mov	r1, r6
   84d1c:	b2e0      	uxtb	r0, r4
   84d1e:	47a8      	blx	r5
   84d20:	2800      	cmp	r0, #0
   84d22:	f43f ae1e 	beq.w	84962 <udc_process_setup+0x2a>
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84d26:	3401      	adds	r4, #1
   84d28:	683b      	ldr	r3, [r7, #0]
   84d2a:	681b      	ldr	r3, [r3, #0]
   84d2c:	791a      	ldrb	r2, [r3, #4]
   84d2e:	b2e3      	uxtb	r3, r4
   84d30:	429a      	cmp	r2, r3
   84d32:	d8f2      	bhi.n	84d1a <udc_process_setup+0x3e2>
   84d34:	e779      	b.n	84c2a <udc_process_setup+0x2f2>
				udc_config.confdev_lsfs->bNumConfigurations) {
   84d36:	4b45      	ldr	r3, [pc, #276]	; (84e4c <udc_process_setup+0x514>)
   84d38:	681b      	ldr	r3, [r3, #0]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   84d3a:	7c5a      	ldrb	r2, [r3, #17]
   84d3c:	4b36      	ldr	r3, [pc, #216]	; (84e18 <udc_process_setup+0x4e0>)
   84d3e:	789b      	ldrb	r3, [r3, #2]
   84d40:	429a      	cmp	r2, r3
   84d42:	d2cb      	bcs.n	84cdc <udc_process_setup+0x3a4>
   84d44:	e60d      	b.n	84962 <udc_process_setup+0x2a>
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   84d46:	4b42      	ldr	r3, [pc, #264]	; (84e50 <udc_process_setup+0x518>)
   84d48:	781b      	ldrb	r3, [r3, #0]
   84d4a:	f103 5200 	add.w	r2, r3, #536870912	; 0x20000000
   84d4e:	3a01      	subs	r2, #1
   84d50:	4b3e      	ldr	r3, [pc, #248]	; (84e4c <udc_process_setup+0x514>)
   84d52:	685b      	ldr	r3, [r3, #4]
   84d54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84d58:	e7d5      	b.n	84d06 <udc_process_setup+0x3ce>
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   84d5a:	2a01      	cmp	r2, #1
   84d5c:	d01a      	beq.n	84d94 <udc_process_setup+0x45c>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   84d5e:	2a02      	cmp	r2, #2
   84d60:	f47f adff 	bne.w	84962 <udc_process_setup+0x2a>
			switch (udd_g_ctrlreq.req.bRequest) {
   84d64:	4b2c      	ldr	r3, [pc, #176]	; (84e18 <udc_process_setup+0x4e0>)
   84d66:	785b      	ldrb	r3, [r3, #1]
   84d68:	2b01      	cmp	r3, #1
   84d6a:	d031      	beq.n	84dd0 <udc_process_setup+0x498>
   84d6c:	2b03      	cmp	r3, #3
   84d6e:	f47f adf8 	bne.w	84962 <udc_process_setup+0x2a>
	if (udd_g_ctrlreq.req.wLength) {
   84d72:	4a29      	ldr	r2, [pc, #164]	; (84e18 <udc_process_setup+0x4e0>)
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   84d74:	88d3      	ldrh	r3, [r2, #6]
   84d76:	8852      	ldrh	r2, [r2, #2]
   84d78:	4313      	orrs	r3, r2
   84d7a:	b29b      	uxth	r3, r3
   84d7c:	2b00      	cmp	r3, #0
   84d7e:	f47f adf0 	bne.w	84962 <udc_process_setup+0x2a>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   84d82:	4c25      	ldr	r4, [pc, #148]	; (84e18 <udc_process_setup+0x4e0>)
   84d84:	7920      	ldrb	r0, [r4, #4]
   84d86:	4b35      	ldr	r3, [pc, #212]	; (84e5c <udc_process_setup+0x524>)
   84d88:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   84d8a:	7920      	ldrb	r0, [r4, #4]
   84d8c:	4b34      	ldr	r3, [pc, #208]	; (84e60 <udc_process_setup+0x528>)
   84d8e:	4798      	blx	r3
   84d90:	4603      	mov	r3, r0
   84d92:	e02c      	b.n	84dee <udc_process_setup+0x4b6>
			switch (udd_g_ctrlreq.req.bRequest) {
   84d94:	4b20      	ldr	r3, [pc, #128]	; (84e18 <udc_process_setup+0x4e0>)
   84d96:	785b      	ldrb	r3, [r3, #1]
   84d98:	2b0b      	cmp	r3, #11
   84d9a:	f47f ade2 	bne.w	84962 <udc_process_setup+0x2a>
	if (udd_g_ctrlreq.req.wLength) {
   84d9e:	4b1e      	ldr	r3, [pc, #120]	; (84e18 <udc_process_setup+0x4e0>)
   84da0:	88db      	ldrh	r3, [r3, #6]
   84da2:	2b00      	cmp	r3, #0
   84da4:	f47f addd 	bne.w	84962 <udc_process_setup+0x2a>
	if (!udc_num_configuration) {
   84da8:	4b29      	ldr	r3, [pc, #164]	; (84e50 <udc_process_setup+0x518>)
   84daa:	781b      	ldrb	r3, [r3, #0]
   84dac:	2b00      	cmp	r3, #0
   84dae:	f43f add8 	beq.w	84962 <udc_process_setup+0x2a>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   84db2:	4b19      	ldr	r3, [pc, #100]	; (84e18 <udc_process_setup+0x4e0>)
   84db4:	791c      	ldrb	r4, [r3, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   84db6:	885d      	ldrh	r5, [r3, #2]
	if (!udc_iface_disable(iface_num)) {
   84db8:	4620      	mov	r0, r4
   84dba:	4b2a      	ldr	r3, [pc, #168]	; (84e64 <udc_process_setup+0x52c>)
   84dbc:	4798      	blx	r3
   84dbe:	2800      	cmp	r0, #0
   84dc0:	f43f adcf 	beq.w	84962 <udc_process_setup+0x2a>
	return udc_iface_enable(iface_num, setting_num);
   84dc4:	b2e9      	uxtb	r1, r5
   84dc6:	4620      	mov	r0, r4
   84dc8:	4b23      	ldr	r3, [pc, #140]	; (84e58 <udc_process_setup+0x520>)
   84dca:	4798      	blx	r3
   84dcc:	4603      	mov	r3, r0
   84dce:	e00e      	b.n	84dee <udc_process_setup+0x4b6>
	if (udd_g_ctrlreq.req.wLength) {
   84dd0:	4a11      	ldr	r2, [pc, #68]	; (84e18 <udc_process_setup+0x4e0>)
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   84dd2:	88d3      	ldrh	r3, [r2, #6]
   84dd4:	8852      	ldrh	r2, [r2, #2]
   84dd6:	4313      	orrs	r3, r2
   84dd8:	b29b      	uxth	r3, r3
   84dda:	2b00      	cmp	r3, #0
   84ddc:	f47f adc1 	bne.w	84962 <udc_process_setup+0x2a>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   84de0:	4b0d      	ldr	r3, [pc, #52]	; (84e18 <udc_process_setup+0x4e0>)
   84de2:	7918      	ldrb	r0, [r3, #4]
   84de4:	4b20      	ldr	r3, [pc, #128]	; (84e68 <udc_process_setup+0x530>)
   84de6:	4798      	blx	r3
   84de8:	4603      	mov	r3, r0
   84dea:	e000      	b.n	84dee <udc_process_setup+0x4b6>
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   84dec:	2300      	movs	r3, #0
		if (udc_reqstd()) {
   84dee:	2b00      	cmp	r3, #0
   84df0:	f47f adc6 	bne.w	84980 <udc_process_setup+0x48>
   84df4:	e5b5      	b.n	84962 <udc_process_setup+0x2a>
		switch ((udd_g_ctrlreq.req.wIndex >> 8) & 0xFF) {
   84df6:	2300      	movs	r3, #0
   84df8:	e7f9      	b.n	84dee <udc_process_setup+0x4b6>
	if (0 == udc_num_configuration) {
   84dfa:	4b15      	ldr	r3, [pc, #84]	; (84e50 <udc_process_setup+0x518>)
   84dfc:	781b      	ldrb	r3, [r3, #0]
   84dfe:	2b00      	cmp	r3, #0
   84e00:	d07c      	beq.n	84efc <udc_process_setup+0x5c4>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   84e02:	4b05      	ldr	r3, [pc, #20]	; (84e18 <udc_process_setup+0x4e0>)
   84e04:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   84e06:	4b13      	ldr	r3, [pc, #76]	; (84e54 <udc_process_setup+0x51c>)
   84e08:	681d      	ldr	r5, [r3, #0]
   84e0a:	682b      	ldr	r3, [r5, #0]
   84e0c:	791b      	ldrb	r3, [r3, #4]
   84e0e:	42a3      	cmp	r3, r4
   84e10:	d82c      	bhi.n	84e6c <udc_process_setup+0x534>
	return false;
   84e12:	2300      	movs	r3, #0
   84e14:	e5b4      	b.n	84980 <udc_process_setup+0x48>
   84e16:	bf00      	nop
   84e18:	20002df4 	.word	0x20002df4
   84e1c:	00086415 	.word	0x00086415
   84e20:	20002284 	.word	0x20002284
   84e24:	000863b1 	.word	0x000863b1
   84e28:	00084749 	.word	0x00084749
   84e2c:	20002282 	.word	0x20002282
   84e30:	00086349 	.word	0x00086349
   84e34:	000848ad 	.word	0x000848ad
   84e38:	000869fd 	.word	0x000869fd
   84e3c:	00086a21 	.word	0x00086a21
   84e40:	00086a45 	.word	0x00086a45
   84e44:	00086a5d 	.word	0x00086a5d
   84e48:	00086381 	.word	0x00086381
   84e4c:	200001d4 	.word	0x200001d4
   84e50:	20002287 	.word	0x20002287
   84e54:	20002288 	.word	0x20002288
   84e58:	00084839 	.word	0x00084839
   84e5c:	00086989 	.word	0x00086989
   84e60:	00086449 	.word	0x00086449
   84e64:	000847d1 	.word	0x000847d1
   84e68:	0008650d 	.word	0x0008650d
	if (!udc_update_iface_desc(iface_num, 0)) {
   84e6c:	2100      	movs	r1, #0
   84e6e:	4620      	mov	r0, r4
   84e70:	4b23      	ldr	r3, [pc, #140]	; (84f00 <udc_process_setup+0x5c8>)
   84e72:	4798      	blx	r3
   84e74:	2800      	cmp	r0, #0
   84e76:	f43f ad7b 	beq.w	84970 <udc_process_setup+0x38>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   84e7a:	686b      	ldr	r3, [r5, #4]
   84e7c:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   84e80:	68eb      	ldr	r3, [r5, #12]
   84e82:	4798      	blx	r3
   84e84:	4601      	mov	r1, r0
   84e86:	4620      	mov	r0, r4
   84e88:	4b1d      	ldr	r3, [pc, #116]	; (84f00 <udc_process_setup+0x5c8>)
   84e8a:	4798      	blx	r3
   84e8c:	2800      	cmp	r0, #0
   84e8e:	f43f ad6f 	beq.w	84970 <udc_process_setup+0x38>
	return udi_api->setup();
   84e92:	68ab      	ldr	r3, [r5, #8]
   84e94:	4798      	blx	r3
		if (udc_req_iface()) {
   84e96:	4603      	mov	r3, r0
   84e98:	2800      	cmp	r0, #0
   84e9a:	f47f ad71 	bne.w	84980 <udc_process_setup+0x48>
   84e9e:	e567      	b.n	84970 <udc_process_setup+0x38>
	if (0 == udc_num_configuration) {
   84ea0:	4b18      	ldr	r3, [pc, #96]	; (84f04 <udc_process_setup+0x5cc>)
   84ea2:	781b      	ldrb	r3, [r3, #0]
   84ea4:	b323      	cbz	r3, 84ef0 <udc_process_setup+0x5b8>
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84ea6:	4b18      	ldr	r3, [pc, #96]	; (84f08 <udc_process_setup+0x5d0>)
   84ea8:	681a      	ldr	r2, [r3, #0]
   84eaa:	6813      	ldr	r3, [r2, #0]
   84eac:	791b      	ldrb	r3, [r3, #4]
   84eae:	b30b      	cbz	r3, 84ef4 <udc_process_setup+0x5bc>
   84eb0:	2500      	movs	r5, #0
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   84eb2:	4e13      	ldr	r6, [pc, #76]	; (84f00 <udc_process_setup+0x5c8>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84eb4:	4f14      	ldr	r7, [pc, #80]	; (84f08 <udc_process_setup+0x5d0>)
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   84eb6:	b2ec      	uxtb	r4, r5
   84eb8:	6853      	ldr	r3, [r2, #4]
   84eba:	f853 8024 	ldr.w	r8, [r3, r4, lsl #2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   84ebe:	f8d8 300c 	ldr.w	r3, [r8, #12]
   84ec2:	4798      	blx	r3
   84ec4:	4601      	mov	r1, r0
   84ec6:	4620      	mov	r0, r4
   84ec8:	47b0      	blx	r6
   84eca:	4603      	mov	r3, r0
   84ecc:	2800      	cmp	r0, #0
   84ece:	f43f ad57 	beq.w	84980 <udc_process_setup+0x48>
		if (udi_api->setup()) {
   84ed2:	f8d8 3008 	ldr.w	r3, [r8, #8]
   84ed6:	4798      	blx	r3
   84ed8:	4603      	mov	r3, r0
   84eda:	2800      	cmp	r0, #0
   84edc:	f47f ad50 	bne.w	84980 <udc_process_setup+0x48>
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84ee0:	683a      	ldr	r2, [r7, #0]
   84ee2:	3501      	adds	r5, #1
   84ee4:	6811      	ldr	r1, [r2, #0]
   84ee6:	7908      	ldrb	r0, [r1, #4]
   84ee8:	b2e9      	uxtb	r1, r5
   84eea:	4288      	cmp	r0, r1
   84eec:	d8e3      	bhi.n	84eb6 <udc_process_setup+0x57e>
   84eee:	e547      	b.n	84980 <udc_process_setup+0x48>
		return false; // The device is not is configured state yet
   84ef0:	2300      	movs	r3, #0
   84ef2:	e545      	b.n	84980 <udc_process_setup+0x48>
	return false;
   84ef4:	2300      	movs	r3, #0
   84ef6:	e543      	b.n	84980 <udc_process_setup+0x48>
			return false; // Error from USB host
   84ef8:	2300      	movs	r3, #0
   84efa:	e541      	b.n	84980 <udc_process_setup+0x48>
	return false;
   84efc:	2300      	movs	r3, #0
   84efe:	e53f      	b.n	84980 <udc_process_setup+0x48>
   84f00:	00084761 	.word	0x00084761
   84f04:	20002287 	.word	0x20002287
   84f08:	20002288 	.word	0x20002288

00084f0c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
   84f0c:	4b0b      	ldr	r3, [pc, #44]	; (84f3c <cpu_irq_enter_critical+0x30>)
   84f0e:	681b      	ldr	r3, [r3, #0]
   84f10:	b92b      	cbnz	r3, 84f1e <cpu_irq_enter_critical+0x12>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   84f12:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
   84f16:	b13b      	cbz	r3, 84f28 <cpu_irq_enter_critical+0x1c>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
   84f18:	2200      	movs	r2, #0
   84f1a:	4b09      	ldr	r3, [pc, #36]	; (84f40 <cpu_irq_enter_critical+0x34>)
   84f1c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
   84f1e:	4a07      	ldr	r2, [pc, #28]	; (84f3c <cpu_irq_enter_critical+0x30>)
   84f20:	6813      	ldr	r3, [r2, #0]
   84f22:	3301      	adds	r3, #1
   84f24:	6013      	str	r3, [r2, #0]
   84f26:	4770      	bx	lr
  __ASM volatile ("cpsid i");
   84f28:	b672      	cpsid	i
   84f2a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
   84f2e:	2200      	movs	r2, #0
   84f30:	4b04      	ldr	r3, [pc, #16]	; (84f44 <cpu_irq_enter_critical+0x38>)
   84f32:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
   84f34:	2201      	movs	r2, #1
   84f36:	4b02      	ldr	r3, [pc, #8]	; (84f40 <cpu_irq_enter_critical+0x34>)
   84f38:	701a      	strb	r2, [r3, #0]
   84f3a:	e7f0      	b.n	84f1e <cpu_irq_enter_critical+0x12>
   84f3c:	20002290 	.word	0x20002290
   84f40:	20002294 	.word	0x20002294
   84f44:	200006ee 	.word	0x200006ee

00084f48 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
   84f48:	4b07      	ldr	r3, [pc, #28]	; (84f68 <cpu_irq_leave_critical+0x20>)
   84f4a:	681a      	ldr	r2, [r3, #0]
   84f4c:	3a01      	subs	r2, #1
   84f4e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
   84f50:	681b      	ldr	r3, [r3, #0]
   84f52:	b943      	cbnz	r3, 84f66 <cpu_irq_leave_critical+0x1e>
   84f54:	4b05      	ldr	r3, [pc, #20]	; (84f6c <cpu_irq_leave_critical+0x24>)
   84f56:	781b      	ldrb	r3, [r3, #0]
   84f58:	b12b      	cbz	r3, 84f66 <cpu_irq_leave_critical+0x1e>
		cpu_irq_enable();
   84f5a:	2201      	movs	r2, #1
   84f5c:	4b04      	ldr	r3, [pc, #16]	; (84f70 <cpu_irq_leave_critical+0x28>)
   84f5e:	701a      	strb	r2, [r3, #0]
   84f60:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   84f64:	b662      	cpsie	i
   84f66:	4770      	bx	lr
   84f68:	20002290 	.word	0x20002290
   84f6c:	20002294 	.word	0x20002294
   84f70:	200006ee 	.word	0x200006ee

00084f74 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   84f74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   84f78:	b980      	cbnz	r0, 84f9c <_read+0x28>
   84f7a:	460c      	mov	r4, r1
   84f7c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   84f7e:	2a00      	cmp	r2, #0
   84f80:	dd0f      	ble.n	84fa2 <_read+0x2e>
   84f82:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   84f84:	4e08      	ldr	r6, [pc, #32]	; (84fa8 <_read+0x34>)
   84f86:	4d09      	ldr	r5, [pc, #36]	; (84fac <_read+0x38>)
   84f88:	6830      	ldr	r0, [r6, #0]
   84f8a:	4621      	mov	r1, r4
   84f8c:	682b      	ldr	r3, [r5, #0]
   84f8e:	4798      	blx	r3
		ptr++;
   84f90:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   84f92:	42bc      	cmp	r4, r7
   84f94:	d1f8      	bne.n	84f88 <_read+0x14>
		nChars++;
	}
	return nChars;
}
   84f96:	4640      	mov	r0, r8
   84f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   84f9c:	f04f 38ff 	mov.w	r8, #4294967295
   84fa0:	e7f9      	b.n	84f96 <_read+0x22>
	for (; len > 0; --len) {
   84fa2:	4680      	mov	r8, r0
   84fa4:	e7f7      	b.n	84f96 <_read+0x22>
   84fa6:	bf00      	nop
   84fa8:	20002df0 	.word	0x20002df0
   84fac:	20002de8 	.word	0x20002de8

00084fb0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   84fb0:	3801      	subs	r0, #1
   84fb2:	2802      	cmp	r0, #2
   84fb4:	d815      	bhi.n	84fe2 <_write+0x32>
{
   84fb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84fba:	460e      	mov	r6, r1
   84fbc:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   84fbe:	b19a      	cbz	r2, 84fe8 <_write+0x38>
   84fc0:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   84fc2:	f8df 8038 	ldr.w	r8, [pc, #56]	; 84ffc <_write+0x4c>
   84fc6:	4f0c      	ldr	r7, [pc, #48]	; (84ff8 <_write+0x48>)
   84fc8:	f8d8 0000 	ldr.w	r0, [r8]
   84fcc:	f815 1b01 	ldrb.w	r1, [r5], #1
   84fd0:	683b      	ldr	r3, [r7, #0]
   84fd2:	4798      	blx	r3
   84fd4:	2800      	cmp	r0, #0
   84fd6:	db0a      	blt.n	84fee <_write+0x3e>
   84fd8:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   84fda:	3c01      	subs	r4, #1
   84fdc:	d1f4      	bne.n	84fc8 <_write+0x18>
   84fde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   84fe2:	f04f 30ff 	mov.w	r0, #4294967295
   84fe6:	4770      	bx	lr
	for (; len != 0; --len) {
   84fe8:	4610      	mov	r0, r2
   84fea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   84fee:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   84ff2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84ff6:	bf00      	nop
   84ff8:	20002dec 	.word	0x20002dec
   84ffc:	20002df0 	.word	0x20002df0

00085000 <iopins_normal>:
	
	/* */
}

void iopins_normal(void)
{
   85000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   85002:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   85006:	2006      	movs	r0, #6
   85008:	4c17      	ldr	r4, [pc, #92]	; (85068 <iopins_normal+0x68>)
   8500a:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8500c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   85010:	2007      	movs	r0, #7
   85012:	47a0      	blx	r4
	
	/* Configure MOSFET for turning on-off system */
	gpio_configure_pin(PIN_PWRON_GPIO, PIN_PWRON_FLAGS);
   85014:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   85018:	201d      	movs	r0, #29
   8501a:	47a0      	blx	r4
	board_power(0);
   8501c:	201d      	movs	r0, #29
   8501e:	4b13      	ldr	r3, [pc, #76]	; (8506c <iopins_normal+0x6c>)
   85020:	4798      	blx	r3
	
	/* FPGA Programming pins */
	FPGA_NPROG_SETUP();
   85022:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   85026:	2008      	movs	r0, #8
   85028:	47a0      	blx	r4
	FPGA_NPROG_HIGH();
   8502a:	2008      	movs	r0, #8
   8502c:	4e10      	ldr	r6, [pc, #64]	; (85070 <iopins_normal+0x70>)
   8502e:	47b0      	blx	r6
	
	/* FPGA External memory interface */
	//Allow sync writing to address pins
	gpio_configure_group(FPGA_ADDR_PORT, FPGA_ADDR_PINS, (PIO_TYPE_PIO_OUTPUT_0 | PIO_DEFAULT));
   85030:	4f10      	ldr	r7, [pc, #64]	; (85074 <iopins_normal+0x74>)
   85032:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
   85036:	21ff      	movs	r1, #255	; 0xff
   85038:	4638      	mov	r0, r7
   8503a:	4d0f      	ldr	r5, [pc, #60]	; (85078 <iopins_normal+0x78>)
   8503c:	47a8      	blx	r5
	pio_enable_output_write(FPGA_ADDR_PORT, FPGA_ADDR_PINS);
   8503e:	21ff      	movs	r1, #255	; 0xff
   85040:	4638      	mov	r0, r7
   85042:	4b0e      	ldr	r3, [pc, #56]	; (8507c <iopins_normal+0x7c>)
   85044:	4798      	blx	r3
	
	//ALE pin under SW control
	gpio_configure_pin(FPGA_ALE_GPIO, FPGA_ALE_FLAGS);
   85046:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8504a:	2035      	movs	r0, #53	; 0x35
   8504c:	47a0      	blx	r4
	gpio_set_pin_high(FPGA_ALE_GPIO);
   8504e:	2035      	movs	r0, #53	; 0x35
   85050:	47b0      	blx	r6

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   85052:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   85056:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
   8505a:	4809      	ldr	r0, [pc, #36]	; (85080 <iopins_normal+0x80>)
   8505c:	47a8      	blx	r5
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
#endif

#ifdef CONF_BOARD_PCK0
	gpio_configure_pin(PIN_PCK0, PIN_PCK0_FLAGS);
   8505e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   85062:	201b      	movs	r0, #27
   85064:	47a0      	blx	r4
   85066:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85068:	00085221 	.word	0x00085221
   8506c:	00085205 	.word	0x00085205
   85070:	000851eb 	.word	0x000851eb
   85074:	400e0e00 	.word	0x400e0e00
   85078:	000852f1 	.word	0x000852f1
   8507c:	000851bd 	.word	0x000851bd
   85080:	400e0c00 	.word	0x400e0c00

00085084 <board_init>:
#  endif
#endif	
}

void board_init(void)
{
   85084:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   85086:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8508a:	4b05      	ldr	r3, [pc, #20]	; (850a0 <board_init+0x1c>)
   8508c:	605a      	str	r2, [r3, #4]
   8508e:	200a      	movs	r0, #10
   85090:	4c04      	ldr	r4, [pc, #16]	; (850a4 <board_init+0x20>)
   85092:	47a0      	blx	r4
   85094:	200b      	movs	r0, #11
   85096:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	iopins_normal();
   85098:	4b03      	ldr	r3, [pc, #12]	; (850a8 <board_init+0x24>)
   8509a:	4798      	blx	r3
   8509c:	bd10      	pop	{r4, pc}
   8509e:	bf00      	nop
   850a0:	400e1250 	.word	0x400e1250
   850a4:	00085565 	.word	0x00085565
   850a8:	00085001 	.word	0x00085001

000850ac <LED_Off>:
 * \param led_gpio LED to turn off (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
   850ac:	b510      	push	{r4, lr}
   850ae:	4604      	mov	r4, r0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
   850b0:	2806      	cmp	r0, #6
   850b2:	d002      	beq.n	850ba <LED_Off+0xe>
   850b4:	2c07      	cmp	r4, #7
   850b6:	d004      	beq.n	850c2 <LED_Off+0x16>
   850b8:	bd10      	pop	{r4, pc}
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_low(led_gpio);
   850ba:	2006      	movs	r0, #6
   850bc:	4b03      	ldr	r3, [pc, #12]	; (850cc <LED_Off+0x20>)
   850be:	4798      	blx	r3
   850c0:	e7f8      	b.n	850b4 <LED_Off+0x8>
   850c2:	2007      	movs	r0, #7
   850c4:	4b01      	ldr	r3, [pc, #4]	; (850cc <LED_Off+0x20>)
   850c6:	4798      	blx	r3
			} else {
				gpio_set_pin_high(led_gpio);
			}
		}
	}
}
   850c8:	e7f6      	b.n	850b8 <LED_Off+0xc>
   850ca:	bf00      	nop
   850cc:	00085205 	.word	0x00085205

000850d0 <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
   850d0:	b510      	push	{r4, lr}
   850d2:	4604      	mov	r4, r0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
   850d4:	2806      	cmp	r0, #6
   850d6:	d002      	beq.n	850de <LED_On+0xe>
   850d8:	2c07      	cmp	r4, #7
   850da:	d004      	beq.n	850e6 <LED_On+0x16>
   850dc:	bd10      	pop	{r4, pc}
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_high(led_gpio);
   850de:	2006      	movs	r0, #6
   850e0:	4b03      	ldr	r3, [pc, #12]	; (850f0 <LED_On+0x20>)
   850e2:	4798      	blx	r3
   850e4:	e7f8      	b.n	850d8 <LED_On+0x8>
   850e6:	2007      	movs	r0, #7
   850e8:	4b01      	ldr	r3, [pc, #4]	; (850f0 <LED_On+0x20>)
   850ea:	4798      	blx	r3
			} else {
				gpio_set_pin_low(led_gpio);
			}
		}
	}
}
   850ec:	e7f6      	b.n	850dc <LED_On+0xc>
   850ee:	bf00      	nop
   850f0:	000851eb 	.word	0x000851eb

000850f4 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
   850f4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   850f8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   850fc:	670a      	str	r2, [r1, #112]	; 0x70
   850fe:	4770      	bx	lr

00085100 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
   85100:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   85104:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   85108:	674a      	str	r2, [r1, #116]	; 0x74
   8510a:	4770      	bx	lr

0008510c <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
   8510c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   85110:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   85114:	678a      	str	r2, [r1, #120]	; 0x78
   85116:	4770      	bx	lr

00085118 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
   85118:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   8511c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   85120:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80
   85124:	4770      	bx	lr

00085126 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   85126:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   85128:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8512c:	d016      	beq.n	8515c <pio_set_peripheral+0x36>
   8512e:	d80b      	bhi.n	85148 <pio_set_peripheral+0x22>
   85130:	b149      	cbz	r1, 85146 <pio_set_peripheral+0x20>
   85132:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   85136:	d105      	bne.n	85144 <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   85138:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8513a:	6f01      	ldr	r1, [r0, #112]	; 0x70
   8513c:	400b      	ands	r3, r1
   8513e:	ea23 0302 	bic.w	r3, r3, r2
   85142:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   85144:	6042      	str	r2, [r0, #4]
   85146:	4770      	bx	lr
	switch (ul_type) {
   85148:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8514c:	d0fb      	beq.n	85146 <pio_set_peripheral+0x20>
   8514e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   85152:	d0f8      	beq.n	85146 <pio_set_peripheral+0x20>
   85154:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   85158:	d1f4      	bne.n	85144 <pio_set_peripheral+0x1e>
   8515a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   8515c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   8515e:	4313      	orrs	r3, r2
   85160:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   85162:	e7ef      	b.n	85144 <pio_set_peripheral+0x1e>

00085164 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   85164:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   85166:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8516a:	bf14      	ite	ne
   8516c:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   8516e:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   85170:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   85174:	bf14      	ite	ne
   85176:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   85178:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   8517a:	f012 0f02 	tst.w	r2, #2
   8517e:	d107      	bne.n	85190 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   85180:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   85184:	bf18      	it	ne
   85186:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   8518a:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8518c:	6001      	str	r1, [r0, #0]
   8518e:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   85190:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   85194:	e7f9      	b.n	8518a <pio_set_input+0x26>

00085196 <pio_set_output>:
{
   85196:	b410      	push	{r4}
   85198:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   8519a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   8519c:	b944      	cbnz	r4, 851b0 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   8519e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   851a0:	b143      	cbz	r3, 851b4 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   851a2:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   851a4:	b942      	cbnz	r2, 851b8 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   851a6:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   851a8:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   851aa:	6001      	str	r1, [r0, #0]
}
   851ac:	bc10      	pop	{r4}
   851ae:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   851b0:	6641      	str	r1, [r0, #100]	; 0x64
   851b2:	e7f5      	b.n	851a0 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   851b4:	6541      	str	r1, [r0, #84]	; 0x54
   851b6:	e7f5      	b.n	851a4 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   851b8:	6301      	str	r1, [r0, #48]	; 0x30
   851ba:	e7f5      	b.n	851a8 <pio_set_output+0x12>

000851bc <pio_enable_output_write>:
	p_pio->PIO_OWER = ul_mask;
   851bc:	f8c0 10a0 	str.w	r1, [r0, #160]	; 0xa0
   851c0:	4770      	bx	lr

000851c2 <pio_sync_output_write>:
	p_pio->PIO_ODSR = ul_mask;
   851c2:	6381      	str	r1, [r0, #56]	; 0x38
   851c4:	4770      	bx	lr

000851c6 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   851c6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   851c8:	4770      	bx	lr

000851ca <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   851ca:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   851cc:	4770      	bx	lr

000851ce <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   851ce:	0943      	lsrs	r3, r0, #5
   851d0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   851d4:	f203 7306 	addw	r3, r3, #1798	; 0x706
   851d8:	025b      	lsls	r3, r3, #9
	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
   851da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   851dc:	f000 001f 	and.w	r0, r0, #31
   851e0:	fa23 f000 	lsr.w	r0, r3, r0
}
   851e4:	f000 0001 	and.w	r0, r0, #1
   851e8:	4770      	bx	lr

000851ea <pio_set_pin_high>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   851ea:	0943      	lsrs	r3, r0, #5
   851ec:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   851f0:	f203 7306 	addw	r3, r3, #1798	; 0x706
   851f4:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   851f6:	f000 001f 	and.w	r0, r0, #31
   851fa:	2201      	movs	r2, #1
   851fc:	fa02 f000 	lsl.w	r0, r2, r0
   85200:	6318      	str	r0, [r3, #48]	; 0x30
   85202:	4770      	bx	lr

00085204 <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   85204:	0943      	lsrs	r3, r0, #5
   85206:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8520a:	f203 7306 	addw	r3, r3, #1798	; 0x706
   8520e:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   85210:	f000 001f 	and.w	r0, r0, #31
   85214:	2201      	movs	r2, #1
   85216:	fa02 f000 	lsl.w	r0, r2, r0
   8521a:	6358      	str	r0, [r3, #52]	; 0x34
   8521c:	4770      	bx	lr
	...

00085220 <pio_configure_pin>:
{
   85220:	b570      	push	{r4, r5, r6, lr}
   85222:	b082      	sub	sp, #8
   85224:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   85226:	0943      	lsrs	r3, r0, #5
   85228:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8522c:	f203 7306 	addw	r3, r3, #1798	; 0x706
   85230:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   85232:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   85236:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8523a:	d031      	beq.n	852a0 <pio_configure_pin+0x80>
   8523c:	d816      	bhi.n	8526c <pio_configure_pin+0x4c>
   8523e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   85242:	d01b      	beq.n	8527c <pio_configure_pin+0x5c>
   85244:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   85248:	d116      	bne.n	85278 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8524a:	f000 001f 	and.w	r0, r0, #31
   8524e:	2601      	movs	r6, #1
   85250:	4086      	lsls	r6, r0
   85252:	4632      	mov	r2, r6
   85254:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   85258:	4620      	mov	r0, r4
   8525a:	4b22      	ldr	r3, [pc, #136]	; (852e4 <pio_configure_pin+0xc4>)
   8525c:	4798      	blx	r3
	if (ul_pull_up_enable) {
   8525e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   85262:	bf14      	ite	ne
   85264:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   85266:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   85268:	2001      	movs	r0, #1
   8526a:	e017      	b.n	8529c <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   8526c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   85270:	d021      	beq.n	852b6 <pio_configure_pin+0x96>
   85272:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   85276:	d01e      	beq.n	852b6 <pio_configure_pin+0x96>
		return 0;
   85278:	2000      	movs	r0, #0
   8527a:	e00f      	b.n	8529c <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8527c:	f000 001f 	and.w	r0, r0, #31
   85280:	2601      	movs	r6, #1
   85282:	4086      	lsls	r6, r0
   85284:	4632      	mov	r2, r6
   85286:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8528a:	4620      	mov	r0, r4
   8528c:	4b15      	ldr	r3, [pc, #84]	; (852e4 <pio_configure_pin+0xc4>)
   8528e:	4798      	blx	r3
	if (ul_pull_up_enable) {
   85290:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   85294:	bf14      	ite	ne
   85296:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   85298:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   8529a:	2001      	movs	r0, #1
}
   8529c:	b002      	add	sp, #8
   8529e:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   852a0:	f000 011f 	and.w	r1, r0, #31
   852a4:	2601      	movs	r6, #1
   852a6:	462a      	mov	r2, r5
   852a8:	fa06 f101 	lsl.w	r1, r6, r1
   852ac:	4620      	mov	r0, r4
   852ae:	4b0e      	ldr	r3, [pc, #56]	; (852e8 <pio_configure_pin+0xc8>)
   852b0:	4798      	blx	r3
	return 1;
   852b2:	4630      	mov	r0, r6
		break;
   852b4:	e7f2      	b.n	8529c <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   852b6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   852ba:	f000 011f 	and.w	r1, r0, #31
   852be:	2601      	movs	r6, #1
   852c0:	ea05 0306 	and.w	r3, r5, r6
   852c4:	9300      	str	r3, [sp, #0]
   852c6:	f3c5 0380 	ubfx	r3, r5, #2, #1
   852ca:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   852ce:	bf14      	ite	ne
   852d0:	2200      	movne	r2, #0
   852d2:	2201      	moveq	r2, #1
   852d4:	fa06 f101 	lsl.w	r1, r6, r1
   852d8:	4620      	mov	r0, r4
   852da:	4c04      	ldr	r4, [pc, #16]	; (852ec <pio_configure_pin+0xcc>)
   852dc:	47a0      	blx	r4
	return 1;
   852de:	4630      	mov	r0, r6
		break;
   852e0:	e7dc      	b.n	8529c <pio_configure_pin+0x7c>
   852e2:	bf00      	nop
   852e4:	00085127 	.word	0x00085127
   852e8:	00085165 	.word	0x00085165
   852ec:	00085197 	.word	0x00085197

000852f0 <pio_configure_pin_group>:
{
   852f0:	b570      	push	{r4, r5, r6, lr}
   852f2:	b082      	sub	sp, #8
   852f4:	4605      	mov	r5, r0
   852f6:	460e      	mov	r6, r1
   852f8:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   852fa:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   852fe:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   85302:	d027      	beq.n	85354 <pio_configure_pin_group+0x64>
   85304:	d811      	bhi.n	8532a <pio_configure_pin_group+0x3a>
   85306:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8530a:	d016      	beq.n	8533a <pio_configure_pin_group+0x4a>
   8530c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   85310:	d111      	bne.n	85336 <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   85312:	460a      	mov	r2, r1
   85314:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   85318:	4b19      	ldr	r3, [pc, #100]	; (85380 <pio_configure_pin_group+0x90>)
   8531a:	4798      	blx	r3
	if (ul_pull_up_enable) {
   8531c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   85320:	bf14      	ite	ne
   85322:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   85324:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   85326:	2001      	movs	r0, #1
   85328:	e012      	b.n	85350 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   8532a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   8532e:	d015      	beq.n	8535c <pio_configure_pin_group+0x6c>
   85330:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   85334:	d012      	beq.n	8535c <pio_configure_pin_group+0x6c>
		return 0;
   85336:	2000      	movs	r0, #0
   85338:	e00a      	b.n	85350 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8533a:	460a      	mov	r2, r1
   8533c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   85340:	4b0f      	ldr	r3, [pc, #60]	; (85380 <pio_configure_pin_group+0x90>)
   85342:	4798      	blx	r3
	if (ul_pull_up_enable) {
   85344:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   85348:	bf14      	ite	ne
   8534a:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   8534c:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   8534e:	2001      	movs	r0, #1
}
   85350:	b002      	add	sp, #8
   85352:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   85354:	4b0b      	ldr	r3, [pc, #44]	; (85384 <pio_configure_pin_group+0x94>)
   85356:	4798      	blx	r3
	return 1;
   85358:	2001      	movs	r0, #1
		break;
   8535a:	e7f9      	b.n	85350 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8535c:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   85360:	f004 0301 	and.w	r3, r4, #1
   85364:	9300      	str	r3, [sp, #0]
   85366:	f3c4 0380 	ubfx	r3, r4, #2, #1
   8536a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8536e:	bf14      	ite	ne
   85370:	2200      	movne	r2, #0
   85372:	2201      	moveq	r2, #1
   85374:	4631      	mov	r1, r6
   85376:	4628      	mov	r0, r5
   85378:	4c03      	ldr	r4, [pc, #12]	; (85388 <pio_configure_pin_group+0x98>)
   8537a:	47a0      	blx	r4
	return 1;
   8537c:	2001      	movs	r0, #1
		break;
   8537e:	e7e7      	b.n	85350 <pio_configure_pin_group+0x60>
   85380:	00085127 	.word	0x00085127
   85384:	00085165 	.word	0x00085165
   85388:	00085197 	.word	0x00085197

0008538c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   8538c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85390:	4604      	mov	r4, r0
   85392:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   85394:	4b0e      	ldr	r3, [pc, #56]	; (853d0 <pio_handler_process+0x44>)
   85396:	4798      	blx	r3
   85398:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8539a:	4620      	mov	r0, r4
   8539c:	4b0d      	ldr	r3, [pc, #52]	; (853d4 <pio_handler_process+0x48>)
   8539e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   853a0:	4005      	ands	r5, r0
   853a2:	d013      	beq.n	853cc <pio_handler_process+0x40>
   853a4:	4c0c      	ldr	r4, [pc, #48]	; (853d8 <pio_handler_process+0x4c>)
   853a6:	f104 0660 	add.w	r6, r4, #96	; 0x60
   853aa:	e003      	b.n	853b4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   853ac:	42b4      	cmp	r4, r6
   853ae:	d00d      	beq.n	853cc <pio_handler_process+0x40>
   853b0:	3410      	adds	r4, #16
		while (status != 0) {
   853b2:	b15d      	cbz	r5, 853cc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   853b4:	6820      	ldr	r0, [r4, #0]
   853b6:	4540      	cmp	r0, r8
   853b8:	d1f8      	bne.n	853ac <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   853ba:	6861      	ldr	r1, [r4, #4]
   853bc:	4229      	tst	r1, r5
   853be:	d0f5      	beq.n	853ac <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   853c0:	68e3      	ldr	r3, [r4, #12]
   853c2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   853c4:	6863      	ldr	r3, [r4, #4]
   853c6:	ea25 0503 	bic.w	r5, r5, r3
   853ca:	e7ef      	b.n	853ac <pio_handler_process+0x20>
   853cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   853d0:	000851c7 	.word	0x000851c7
   853d4:	000851cb 	.word	0x000851cb
   853d8:	20002298 	.word	0x20002298

000853dc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   853dc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   853de:	210a      	movs	r1, #10
   853e0:	4801      	ldr	r0, [pc, #4]	; (853e8 <PIOA_Handler+0xc>)
   853e2:	4b02      	ldr	r3, [pc, #8]	; (853ec <PIOA_Handler+0x10>)
   853e4:	4798      	blx	r3
   853e6:	bd08      	pop	{r3, pc}
   853e8:	400e0c00 	.word	0x400e0c00
   853ec:	0008538d 	.word	0x0008538d

000853f0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   853f0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   853f2:	210b      	movs	r1, #11
   853f4:	4801      	ldr	r0, [pc, #4]	; (853fc <PIOB_Handler+0xc>)
   853f6:	4b02      	ldr	r3, [pc, #8]	; (85400 <PIOB_Handler+0x10>)
   853f8:	4798      	blx	r3
   853fa:	bd08      	pop	{r3, pc}
   853fc:	400e0e00 	.word	0x400e0e00
   85400:	0008538d 	.word	0x0008538d

00085404 <pmc_switch_mck_to_mainck>:
 */
uint32_t pmc_switch_mck_to_mainck(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   85404:	4a17      	ldr	r2, [pc, #92]	; (85464 <pmc_switch_mck_to_mainck+0x60>)
   85406:	6b13      	ldr	r3, [r2, #48]	; 0x30
   85408:	f023 0303 	bic.w	r3, r3, #3
   8540c:	f043 0301 	orr.w	r3, r3, #1
   85410:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_MAIN_CLK;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   85412:	6e93      	ldr	r3, [r2, #104]	; 0x68
   85414:	f013 0f08 	tst.w	r3, #8
   85418:	d10a      	bne.n	85430 <pmc_switch_mck_to_mainck+0x2c>
   8541a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8541e:	4911      	ldr	r1, [pc, #68]	; (85464 <pmc_switch_mck_to_mainck+0x60>)
   85420:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   85422:	f012 0f08 	tst.w	r2, #8
   85426:	d103      	bne.n	85430 <pmc_switch_mck_to_mainck+0x2c>
			--ul_timeout) {
		if (ul_timeout == 0) {
   85428:	3b01      	subs	r3, #1
   8542a:	d1f9      	bne.n	85420 <pmc_switch_mck_to_mainck+0x1c>
			return 1;
   8542c:	2001      	movs	r0, #1
   8542e:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   85430:	4a0c      	ldr	r2, [pc, #48]	; (85464 <pmc_switch_mck_to_mainck+0x60>)
   85432:	6b13      	ldr	r3, [r2, #48]	; 0x30
   85434:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   85438:	4318      	orrs	r0, r3
   8543a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8543c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8543e:	f013 0f08 	tst.w	r3, #8
   85442:	d10a      	bne.n	8545a <pmc_switch_mck_to_mainck+0x56>
   85444:	f44f 6300 	mov.w	r3, #2048	; 0x800
   85448:	4906      	ldr	r1, [pc, #24]	; (85464 <pmc_switch_mck_to_mainck+0x60>)
   8544a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8544c:	f012 0f08 	tst.w	r2, #8
   85450:	d105      	bne.n	8545e <pmc_switch_mck_to_mainck+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   85452:	3b01      	subs	r3, #1
   85454:	d1f9      	bne.n	8544a <pmc_switch_mck_to_mainck+0x46>
			return 1;
   85456:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   85458:	4770      	bx	lr
	return 0;
   8545a:	2000      	movs	r0, #0
   8545c:	4770      	bx	lr
   8545e:	2000      	movs	r0, #0
   85460:	4770      	bx	lr
   85462:	bf00      	nop
   85464:	400e0400 	.word	0x400e0400

00085468 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   85468:	4a17      	ldr	r2, [pc, #92]	; (854c8 <pmc_switch_mck_to_pllack+0x60>)
   8546a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8546c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   85470:	4318      	orrs	r0, r3
   85472:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   85474:	6e93      	ldr	r3, [r2, #104]	; 0x68
   85476:	f013 0f08 	tst.w	r3, #8
   8547a:	d10a      	bne.n	85492 <pmc_switch_mck_to_pllack+0x2a>
   8547c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   85480:	4911      	ldr	r1, [pc, #68]	; (854c8 <pmc_switch_mck_to_pllack+0x60>)
   85482:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   85484:	f012 0f08 	tst.w	r2, #8
   85488:	d103      	bne.n	85492 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8548a:	3b01      	subs	r3, #1
   8548c:	d1f9      	bne.n	85482 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   8548e:	2001      	movs	r0, #1
   85490:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   85492:	4a0d      	ldr	r2, [pc, #52]	; (854c8 <pmc_switch_mck_to_pllack+0x60>)
   85494:	6b13      	ldr	r3, [r2, #48]	; 0x30
   85496:	f023 0303 	bic.w	r3, r3, #3
   8549a:	f043 0302 	orr.w	r3, r3, #2
   8549e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   854a0:	6e93      	ldr	r3, [r2, #104]	; 0x68
   854a2:	f013 0f08 	tst.w	r3, #8
   854a6:	d10a      	bne.n	854be <pmc_switch_mck_to_pllack+0x56>
   854a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
   854ac:	4906      	ldr	r1, [pc, #24]	; (854c8 <pmc_switch_mck_to_pllack+0x60>)
   854ae:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   854b0:	f012 0f08 	tst.w	r2, #8
   854b4:	d105      	bne.n	854c2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   854b6:	3b01      	subs	r3, #1
   854b8:	d1f9      	bne.n	854ae <pmc_switch_mck_to_pllack+0x46>
			return 1;
   854ba:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   854bc:	4770      	bx	lr
	return 0;
   854be:	2000      	movs	r0, #0
   854c0:	4770      	bx	lr
   854c2:	2000      	movs	r0, #0
   854c4:	4770      	bx	lr
   854c6:	bf00      	nop
   854c8:	400e0400 	.word	0x400e0400

000854cc <pmc_osc_enable_main_xtal>:
 *
 * \param ul_xtal_startup_time Xtal start-up time, in number of slow clocks.
 */
void pmc_osc_enable_main_xtal(uint32_t ul_xtal_startup_time)
{
	uint32_t mor = PMC->CKGR_MOR;
   854cc:	4a08      	ldr	r2, [pc, #32]	; (854f0 <pmc_osc_enable_main_xtal+0x24>)
   854ce:	6a13      	ldr	r3, [r2, #32]
	mor &= ~(CKGR_MOR_MOSCXTBY|CKGR_MOR_MOSCXTEN);
   854d0:	f023 0303 	bic.w	r3, r3, #3
   854d4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   854d8:	f043 0301 	orr.w	r3, r3, #1
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
			CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   854dc:	0200      	lsls	r0, r0, #8
   854de:	b280      	uxth	r0, r0
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   854e0:	4303      	orrs	r3, r0
	PMC->CKGR_MOR = mor;
   854e2:	6213      	str	r3, [r2, #32]
	/* Wait the main Xtal to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   854e4:	6e93      	ldr	r3, [r2, #104]	; 0x68
   854e6:	f013 0f01 	tst.w	r3, #1
   854ea:	d0fb      	beq.n	854e4 <pmc_osc_enable_main_xtal+0x18>
}
   854ec:	4770      	bx	lr
   854ee:	bf00      	nop
   854f0:	400e0400 	.word	0x400e0400

000854f4 <pmc_osc_is_ready_main_xtal>:
 *
 * \retval 0 main crystal is not ready, otherwise ready.
 */
uint32_t pmc_osc_is_ready_main_xtal(void)
{
	return (PMC->PMC_SR & PMC_SR_MOSCXTS);
   854f4:	4b02      	ldr	r3, [pc, #8]	; (85500 <pmc_osc_is_ready_main_xtal+0xc>)
   854f6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   854f8:	f000 0001 	and.w	r0, r0, #1
   854fc:	4770      	bx	lr
   854fe:	bf00      	nop
   85500:	400e0400 	.word	0x400e0400

00085504 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   85504:	4b02      	ldr	r3, [pc, #8]	; (85510 <pmc_osc_is_ready_mainck+0xc>)
   85506:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   85508:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   8550c:	4770      	bx	lr
   8550e:	bf00      	nop
   85510:	400e0400 	.word	0x400e0400

00085514 <pmc_mainck_osc_select>:
 *
 * \param ul_xtal_rc 0 internal RC is selected, otherwise Main Crystal.
 */
void pmc_mainck_osc_select(uint32_t ul_xtal_rc)
{
	uint32_t mor = PMC->CKGR_MOR;
   85514:	4b06      	ldr	r3, [pc, #24]	; (85530 <pmc_mainck_osc_select+0x1c>)
   85516:	6a1b      	ldr	r3, [r3, #32]
	if (ul_xtal_rc) {
   85518:	b930      	cbnz	r0, 85528 <pmc_mainck_osc_select+0x14>
		mor |=  CKGR_MOR_MOSCSEL;
	} else {
		mor &= ~CKGR_MOR_MOSCSEL;
   8551a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
	}
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor;
   8551e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   85522:	4a03      	ldr	r2, [pc, #12]	; (85530 <pmc_mainck_osc_select+0x1c>)
   85524:	6213      	str	r3, [r2, #32]
   85526:	4770      	bx	lr
		mor |=  CKGR_MOR_MOSCSEL;
   85528:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   8552c:	e7f7      	b.n	8551e <pmc_mainck_osc_select+0xa>
   8552e:	bf00      	nop
   85530:	400e0400 	.word	0x400e0400

00085534 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   85534:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   85538:	4b01      	ldr	r3, [pc, #4]	; (85540 <pmc_disable_pllack+0xc>)
   8553a:	629a      	str	r2, [r3, #40]	; 0x28
   8553c:	4770      	bx	lr
   8553e:	bf00      	nop
   85540:	400e0400 	.word	0x400e0400

00085544 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   85544:	4b02      	ldr	r3, [pc, #8]	; (85550 <pmc_is_locked_pllack+0xc>)
   85546:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   85548:	f000 0002 	and.w	r0, r0, #2
   8554c:	4770      	bx	lr
   8554e:	bf00      	nop
   85550:	400e0400 	.word	0x400e0400

00085554 <pmc_is_locked_upll>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   85554:	4b02      	ldr	r3, [pc, #8]	; (85560 <pmc_is_locked_upll+0xc>)
   85556:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   85558:	f000 0040 	and.w	r0, r0, #64	; 0x40
   8555c:	4770      	bx	lr
   8555e:	bf00      	nop
   85560:	400e0400 	.word	0x400e0400

00085564 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   85564:	281d      	cmp	r0, #29
   85566:	d80e      	bhi.n	85586 <pmc_enable_periph_clk+0x22>
		return 1;
	}

	if (ul_id < 32) {
   85568:	281f      	cmp	r0, #31
   8556a:	d80e      	bhi.n	8558a <pmc_enable_periph_clk+0x26>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8556c:	4b09      	ldr	r3, [pc, #36]	; (85594 <pmc_enable_periph_clk+0x30>)
   8556e:	699a      	ldr	r2, [r3, #24]
   85570:	2301      	movs	r3, #1
   85572:	4083      	lsls	r3, r0
   85574:	4393      	bics	r3, r2
   85576:	d00a      	beq.n	8558e <pmc_enable_periph_clk+0x2a>
			PMC->PMC_PCER0 = 1 << ul_id;
   85578:	2301      	movs	r3, #1
   8557a:	fa03 f000 	lsl.w	r0, r3, r0
   8557e:	4b05      	ldr	r3, [pc, #20]	; (85594 <pmc_enable_periph_clk+0x30>)
   85580:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   85582:	2000      	movs	r0, #0
   85584:	4770      	bx	lr
		return 1;
   85586:	2001      	movs	r0, #1
   85588:	4770      	bx	lr
	return 0;
   8558a:	2000      	movs	r0, #0
   8558c:	4770      	bx	lr
   8558e:	2000      	movs	r0, #0
}
   85590:	4770      	bx	lr
   85592:	bf00      	nop
   85594:	400e0400 	.word	0x400e0400

00085598 <pmc_disable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_disable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   85598:	281d      	cmp	r0, #29
   8559a:	d810      	bhi.n	855be <pmc_disable_periph_clk+0x26>
		return 1;
	}

	if (ul_id < 32) {
   8559c:	281f      	cmp	r0, #31
   8559e:	d810      	bhi.n	855c2 <pmc_disable_periph_clk+0x2a>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
   855a0:	4b09      	ldr	r3, [pc, #36]	; (855c8 <pmc_disable_periph_clk+0x30>)
   855a2:	699a      	ldr	r2, [r3, #24]
   855a4:	2301      	movs	r3, #1
   855a6:	4083      	lsls	r3, r0
   855a8:	4393      	bics	r3, r2
   855aa:	d001      	beq.n	855b0 <pmc_disable_periph_clk+0x18>
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR1 = 1 << ul_id;
		}
#endif
	}
	return 0;
   855ac:	2000      	movs	r0, #0
}
   855ae:	4770      	bx	lr
			PMC->PMC_PCDR0 = 1 << ul_id;
   855b0:	2301      	movs	r3, #1
   855b2:	fa03 f000 	lsl.w	r0, r3, r0
   855b6:	4b04      	ldr	r3, [pc, #16]	; (855c8 <pmc_disable_periph_clk+0x30>)
   855b8:	6158      	str	r0, [r3, #20]
	return 0;
   855ba:	2000      	movs	r0, #0
   855bc:	4770      	bx	lr
		return 1;
   855be:	2001      	movs	r0, #1
   855c0:	4770      	bx	lr
	return 0;
   855c2:	2000      	movs	r0, #0
   855c4:	4770      	bx	lr
   855c6:	bf00      	nop
   855c8:	400e0400 	.word	0x400e0400

000855cc <pmc_enable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
   855cc:	f44f 7380 	mov.w	r3, #256	; 0x100
   855d0:	fa03 f000 	lsl.w	r0, r3, r0
   855d4:	4b01      	ldr	r3, [pc, #4]	; (855dc <pmc_enable_pck+0x10>)
   855d6:	6018      	str	r0, [r3, #0]
   855d8:	4770      	bx	lr
   855da:	bf00      	nop
   855dc:	400e0400 	.word	0x400e0400

000855e0 <pmc_set_fast_startup_input>:
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
	PMC->PMC_FSMR |= ul_inputs;
   855e0:	4b03      	ldr	r3, [pc, #12]	; (855f0 <pmc_set_fast_startup_input+0x10>)
   855e2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	ul_inputs &= PMC_FAST_STARTUP_Msk;
   855e4:	f3c0 0012 	ubfx	r0, r0, #0, #19
	PMC->PMC_FSMR |= ul_inputs;
   855e8:	4310      	orrs	r0, r2
   855ea:	6718      	str	r0, [r3, #112]	; 0x70
   855ec:	4770      	bx	lr
   855ee:	bf00      	nop
   855f0:	400e0400 	.word	0x400e0400

000855f4 <pmc_is_wakeup_clocks_restored>:
	}
}

bool pmc_is_wakeup_clocks_restored(void)
{
	return !b_is_sleep_clock_used;
   855f4:	4b02      	ldr	r3, [pc, #8]	; (85600 <pmc_is_wakeup_clocks_restored+0xc>)
   855f6:	7818      	ldrb	r0, [r3, #0]
}
   855f8:	f080 0001 	eor.w	r0, r0, #1
   855fc:	4770      	bx	lr
   855fe:	bf00      	nop
   85600:	20002308 	.word	0x20002308

00085604 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
   85604:	b508      	push	{r3, lr}
   85606:	2014      	movs	r0, #20
   85608:	4b01      	ldr	r3, [pc, #4]	; (85610 <spi_enable_clock+0xc>)
   8560a:	4798      	blx	r3
   8560c:	bd08      	pop	{r3, pc}
   8560e:	bf00      	nop
   85610:	00085565 	.word	0x00085565

00085614 <spi_disable_clock>:
 * \brief Disable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_disable_clock(Spi *p_spi)
{
   85614:	b508      	push	{r3, lr}
	pmc_disable_periph_clk(ul_id);
   85616:	2014      	movs	r0, #20
   85618:	4b01      	ldr	r3, [pc, #4]	; (85620 <spi_disable_clock+0xc>)
   8561a:	4798      	blx	r3
   8561c:	bd08      	pop	{r3, pc}
   8561e:	bf00      	nop
   85620:	00085599 	.word	0x00085599

00085624 <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
   85624:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
   85626:	f643 2399 	movw	r3, #15001	; 0x3a99
   8562a:	6904      	ldr	r4, [r0, #16]
   8562c:	f014 0f01 	tst.w	r4, #1
   85630:	d103      	bne.n	8563a <spi_read+0x16>
		if (!timeout--) {
   85632:	3b01      	subs	r3, #1
   85634:	d1f9      	bne.n	8562a <spi_read+0x6>
			return SPI_ERROR_TIMEOUT;
   85636:	2001      	movs	r0, #1
   85638:	e009      	b.n	8564e <spi_read+0x2a>
		}
	}

	reg_value = p_spi->SPI_RDR;
   8563a:	6883      	ldr	r3, [r0, #8]
	if (p_spi->SPI_MR & SPI_MR_PS) {
   8563c:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
   8563e:	f010 0f02 	tst.w	r0, #2
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
   85642:	bf1c      	itt	ne
   85644:	f3c3 4003 	ubfxne	r0, r3, #16, #4
   85648:	7010      	strbne	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
   8564a:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
   8564c:	2000      	movs	r0, #0
}
   8564e:	bc10      	pop	{r4}
   85650:	4770      	bx	lr

00085652 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
   85652:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
   85654:	f643 2499 	movw	r4, #15001	; 0x3a99
   85658:	6905      	ldr	r5, [r0, #16]
   8565a:	f015 0f02 	tst.w	r5, #2
   8565e:	d103      	bne.n	85668 <spi_write+0x16>
		if (!timeout--) {
   85660:	3c01      	subs	r4, #1
   85662:	d1f9      	bne.n	85658 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
   85664:	2001      	movs	r0, #1
   85666:	e00c      	b.n	85682 <spi_write+0x30>
   85668:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
   8566a:	f014 0f02 	tst.w	r4, #2
   8566e:	d006      	beq.n	8567e <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
   85670:	0412      	lsls	r2, r2, #16
   85672:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   85676:	4311      	orrs	r1, r2
		if (uc_last) {
   85678:	b10b      	cbz	r3, 8567e <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
   8567a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
   8567e:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
   85680:	2000      	movs	r0, #0
}
   85682:	bc30      	pop	{r4, r5}
   85684:	4770      	bx	lr

00085686 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
   85686:	b932      	cbnz	r2, 85696 <spi_set_clock_polarity+0x10>
   85688:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
   8568c:	6b03      	ldr	r3, [r0, #48]	; 0x30
   8568e:	f023 0301 	bic.w	r3, r3, #1
   85692:	6303      	str	r3, [r0, #48]	; 0x30
   85694:	4770      	bx	lr
   85696:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
   8569a:	6b03      	ldr	r3, [r0, #48]	; 0x30
   8569c:	f043 0301 	orr.w	r3, r3, #1
   856a0:	6303      	str	r3, [r0, #48]	; 0x30
   856a2:	4770      	bx	lr

000856a4 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
   856a4:	b932      	cbnz	r2, 856b4 <spi_set_clock_phase+0x10>
   856a6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
   856aa:	6b03      	ldr	r3, [r0, #48]	; 0x30
   856ac:	f023 0302 	bic.w	r3, r3, #2
   856b0:	6303      	str	r3, [r0, #48]	; 0x30
   856b2:	4770      	bx	lr
   856b4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
   856b8:	6b03      	ldr	r3, [r0, #48]	; 0x30
   856ba:	f043 0302 	orr.w	r3, r3, #2
   856be:	6303      	str	r3, [r0, #48]	; 0x30
   856c0:	4770      	bx	lr

000856c2 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
   856c2:	1e43      	subs	r3, r0, #1
   856c4:	4419      	add	r1, r3
   856c6:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
   856ca:	1e43      	subs	r3, r0, #1
   856cc:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
   856ce:	bf94      	ite	ls
   856d0:	b200      	sxthls	r0, r0
		return -1;
   856d2:	f04f 30ff 	movhi.w	r0, #4294967295
}
   856d6:	4770      	bx	lr

000856d8 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
   856d8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
   856dc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   856de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
   856e2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
   856e4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   856e6:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
   856ea:	630a      	str	r2, [r1, #48]	; 0x30
   856ec:	4770      	bx	lr
	...

000856f0 <udd_sleep_mode>:
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
   856f0:	4603      	mov	r3, r0
   856f2:	b9c0      	cbnz	r0, 85726 <udd_sleep_mode+0x36>
   856f4:	4a18      	ldr	r2, [pc, #96]	; (85758 <udd_sleep_mode+0x68>)
   856f6:	7812      	ldrb	r2, [r2, #0]
   856f8:	b192      	cbz	r2, 85720 <udd_sleep_mode+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   856fa:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i");
   856fe:	b672      	cpsid	i
   85700:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   85704:	4a15      	ldr	r2, [pc, #84]	; (8575c <udd_sleep_mode+0x6c>)
   85706:	2100      	movs	r1, #0
   85708:	7011      	strb	r1, [r2, #0]
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
   8570a:	4915      	ldr	r1, [pc, #84]	; (85760 <udd_sleep_mode+0x70>)
   8570c:	788a      	ldrb	r2, [r1, #2]
   8570e:	3a01      	subs	r2, #1
   85710:	708a      	strb	r2, [r1, #2]
	if (cpu_irq_is_enabled_flags(flags))
   85712:	b928      	cbnz	r0, 85720 <udd_sleep_mode+0x30>
		cpu_irq_enable();
   85714:	4a11      	ldr	r2, [pc, #68]	; (8575c <udd_sleep_mode+0x6c>)
   85716:	2101      	movs	r1, #1
   85718:	7011      	strb	r1, [r2, #0]
   8571a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   8571e:	b662      	cpsie	i
	}
	if (b_idle && !udd_b_idle) {
		sleepmgr_lock_mode(UDPHS_SLEEP_MODE_USB_IDLE);
		dbg_print("_W ");
	}
	udd_b_idle = b_idle;
   85720:	4a0d      	ldr	r2, [pc, #52]	; (85758 <udd_sleep_mode+0x68>)
   85722:	7013      	strb	r3, [r2, #0]
}
   85724:	4770      	bx	lr
	if (b_idle && !udd_b_idle) {
   85726:	4a0c      	ldr	r2, [pc, #48]	; (85758 <udd_sleep_mode+0x68>)
   85728:	7812      	ldrb	r2, [r2, #0]
   8572a:	2a00      	cmp	r2, #0
   8572c:	d1f8      	bne.n	85720 <udd_sleep_mode+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8572e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i");
   85732:	b672      	cpsid	i
   85734:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   85738:	4a08      	ldr	r2, [pc, #32]	; (8575c <udd_sleep_mode+0x6c>)
   8573a:	2100      	movs	r1, #0
   8573c:	7011      	strb	r1, [r2, #0]
	++sleepmgr_locks[mode];
   8573e:	4908      	ldr	r1, [pc, #32]	; (85760 <udd_sleep_mode+0x70>)
   85740:	788a      	ldrb	r2, [r1, #2]
   85742:	3201      	adds	r2, #1
   85744:	708a      	strb	r2, [r1, #2]
	if (cpu_irq_is_enabled_flags(flags))
   85746:	2800      	cmp	r0, #0
   85748:	d1ea      	bne.n	85720 <udd_sleep_mode+0x30>
		cpu_irq_enable();
   8574a:	4a04      	ldr	r2, [pc, #16]	; (8575c <udd_sleep_mode+0x6c>)
   8574c:	2101      	movs	r1, #1
   8574e:	7011      	strb	r1, [r2, #0]
   85750:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85754:	b662      	cpsie	i
}
   85756:	e7e3      	b.n	85720 <udd_sleep_mode+0x30>
   85758:	2000230a 	.word	0x2000230a
   8575c:	200006ee 	.word	0x200006ee
   85760:	20002de0 	.word	0x20002de0

00085764 <udd_ctrl_init>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   85764:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i");
   85768:	b672      	cpsid	i
   8576a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8576e:	4a0e      	ldr	r2, [pc, #56]	; (857a8 <udd_ctrl_init+0x44>)
   85770:	2100      	movs	r1, #0
   85772:	7011      	strb	r1, [r2, #0]
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI),
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
   85774:	4a0d      	ldr	r2, [pc, #52]	; (857ac <udd_ctrl_init+0x48>)
   85776:	f44f 6180 	mov.w	r1, #1024	; 0x400
   8577a:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	if (cpu_irq_is_enabled_flags(flags))
   8577e:	b92b      	cbnz	r3, 8578c <udd_ctrl_init+0x28>
		cpu_irq_enable();
   85780:	4b09      	ldr	r3, [pc, #36]	; (857a8 <udd_ctrl_init+0x44>)
   85782:	2201      	movs	r2, #1
   85784:	701a      	strb	r2, [r3, #0]
   85786:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   8578a:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
   8578c:	4b07      	ldr	r3, [pc, #28]	; (857ac <udd_ctrl_init+0x48>)
   8578e:	f44f 7200 	mov.w	r2, #512	; 0x200
   85792:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

	udd_g_ctrlreq.callback = NULL;
   85796:	4a06      	ldr	r2, [pc, #24]	; (857b0 <udd_ctrl_init+0x4c>)
   85798:	2300      	movs	r3, #0
   8579a:	6113      	str	r3, [r2, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   8579c:	6153      	str	r3, [r2, #20]
	udd_g_ctrlreq.payload_size = 0;
   8579e:	8193      	strh	r3, [r2, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
   857a0:	4a04      	ldr	r2, [pc, #16]	; (857b4 <udd_ctrl_init+0x50>)
   857a2:	7013      	strb	r3, [r2, #0]
}
   857a4:	4770      	bx	lr
   857a6:	bf00      	nop
   857a8:	200006ee 	.word	0x200006ee
   857ac:	400a4000 	.word	0x400a4000
   857b0:	20002df4 	.word	0x20002df4
   857b4:	20002310 	.word	0x20002310

000857b8 <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
   857b8:	4b03      	ldr	r3, [pc, #12]	; (857c8 <udd_ctrl_stall_data+0x10>)
   857ba:	2205      	movs	r2, #5
   857bc:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
   857be:	4b03      	ldr	r3, [pc, #12]	; (857cc <udd_ctrl_stall_data+0x14>)
   857c0:	2220      	movs	r2, #32
   857c2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
}
   857c6:	4770      	bx	lr
   857c8:	20002310 	.word	0x20002310
   857cc:	400a4000 	.word	0x400a4000

000857d0 <udd_ctrl_send_zlp_in>:

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
   857d0:	4b11      	ldr	r3, [pc, #68]	; (85818 <udd_ctrl_send_zlp_in+0x48>)
   857d2:	2203      	movs	r2, #3
   857d4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   857d6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i");
   857da:	b672      	cpsid	i
   857dc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   857e0:	4b0e      	ldr	r3, [pc, #56]	; (8581c <udd_ctrl_send_zlp_in+0x4c>)
   857e2:	2200      	movs	r2, #0
   857e4:	701a      	strb	r2, [r3, #0]

	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
   857e6:	4b0e      	ldr	r3, [pc, #56]	; (85820 <udd_ctrl_send_zlp_in+0x50>)
   857e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
   857ec:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   857f0:	f44f 6000 	mov.w	r0, #2048	; 0x800
   857f4:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
	udd_enable_in_send_interrupt(0);
   857f8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
   857fc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   85800:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_nak_out_interrupt(0);
   85804:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   85808:	b929      	cbnz	r1, 85816 <udd_ctrl_send_zlp_in+0x46>
		cpu_irq_enable();
   8580a:	4b04      	ldr	r3, [pc, #16]	; (8581c <udd_ctrl_send_zlp_in+0x4c>)
   8580c:	2201      	movs	r2, #1
   8580e:	701a      	strb	r2, [r3, #0]
   85810:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85814:	b662      	cpsie	i
	cpu_irq_restore(flags);
}
   85816:	4770      	bx	lr
   85818:	20002310 	.word	0x20002310
   8581c:	200006ee 	.word	0x200006ee
   85820:	400a4000 	.word	0x400a4000

00085824 <udd_ctrl_endofrequest>:
	cpu_irq_restore(flags);
}


static void udd_ctrl_endofrequest(void)
{
   85824:	b508      	push	{r3, lr}
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
   85826:	4b02      	ldr	r3, [pc, #8]	; (85830 <udd_ctrl_endofrequest+0xc>)
   85828:	691b      	ldr	r3, [r3, #16]
   8582a:	b103      	cbz	r3, 8582e <udd_ctrl_endofrequest+0xa>
		udd_g_ctrlreq.callback();
   8582c:	4798      	blx	r3
	}
}
   8582e:	bd08      	pop	{r3, pc}
   85830:	20002df4 	.word	0x20002df4

00085834 <udd_ctrl_in_sent>:
{
   85834:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   85836:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i");
   8583a:	b672      	cpsid	i
   8583c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   85840:	4a4c      	ldr	r2, [pc, #304]	; (85974 <udd_ctrl_in_sent+0x140>)
   85842:	2100      	movs	r1, #0
   85844:	7011      	strb	r1, [r2, #0]
	udd_disable_in_send_interrupt(0);
   85846:	4a4c      	ldr	r2, [pc, #304]	; (85978 <udd_ctrl_in_sent+0x144>)
   85848:	f44f 6180 	mov.w	r1, #1024	; 0x400
   8584c:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	if (cpu_irq_is_enabled_flags(flags))
   85850:	b92b      	cbnz	r3, 8585e <udd_ctrl_in_sent+0x2a>
		cpu_irq_enable();
   85852:	4b48      	ldr	r3, [pc, #288]	; (85974 <udd_ctrl_in_sent+0x140>)
   85854:	2201      	movs	r2, #1
   85856:	701a      	strb	r2, [r3, #0]
   85858:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   8585c:	b662      	cpsie	i
	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   8585e:	4b47      	ldr	r3, [pc, #284]	; (8597c <udd_ctrl_in_sent+0x148>)
   85860:	781b      	ldrb	r3, [r3, #0]
   85862:	2b03      	cmp	r3, #3
   85864:	d05a      	beq.n	8591c <udd_ctrl_in_sent+0xe8>
	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   85866:	4b46      	ldr	r3, [pc, #280]	; (85980 <udd_ctrl_in_sent+0x14c>)
   85868:	881b      	ldrh	r3, [r3, #0]
   8586a:	4a46      	ldr	r2, [pc, #280]	; (85984 <udd_ctrl_in_sent+0x150>)
   8586c:	8994      	ldrh	r4, [r2, #12]
   8586e:	1ae4      	subs	r4, r4, r3
   85870:	b2a4      	uxth	r4, r4
	if (0 == nb_remain) {
   85872:	b9c4      	cbnz	r4, 858a6 <udd_ctrl_in_sent+0x72>
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   85874:	4a44      	ldr	r2, [pc, #272]	; (85988 <udd_ctrl_in_sent+0x154>)
   85876:	8811      	ldrh	r1, [r2, #0]
   85878:	440b      	add	r3, r1
   8587a:	b29b      	uxth	r3, r3
   8587c:	8013      	strh	r3, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_buf_cnt)
   8587e:	4a41      	ldr	r2, [pc, #260]	; (85984 <udd_ctrl_in_sent+0x150>)
   85880:	88d2      	ldrh	r2, [r2, #6]
   85882:	429a      	cmp	r2, r3
   85884:	d04f      	beq.n	85926 <udd_ctrl_in_sent+0xf2>
				|| b_shortpacket) {
   85886:	4b41      	ldr	r3, [pc, #260]	; (8598c <udd_ctrl_in_sent+0x158>)
   85888:	781b      	ldrb	r3, [r3, #0]
   8588a:	2b00      	cmp	r3, #0
   8588c:	d14b      	bne.n	85926 <udd_ctrl_in_sent+0xf2>
		if ((!udd_g_ctrlreq.over_under_run)
   8588e:	4b3d      	ldr	r3, [pc, #244]	; (85984 <udd_ctrl_in_sent+0x150>)
   85890:	695b      	ldr	r3, [r3, #20]
   85892:	2b00      	cmp	r3, #0
   85894:	d06c      	beq.n	85970 <udd_ctrl_in_sent+0x13c>
				|| (!udd_g_ctrlreq.over_under_run())) {
   85896:	4798      	blx	r3
   85898:	2800      	cmp	r0, #0
   8589a:	d069      	beq.n	85970 <udd_ctrl_in_sent+0x13c>
			udd_ctrl_payload_buf_cnt = 0;
   8589c:	4b38      	ldr	r3, [pc, #224]	; (85980 <udd_ctrl_in_sent+0x14c>)
   8589e:	2200      	movs	r2, #0
   858a0:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
   858a2:	4b38      	ldr	r3, [pc, #224]	; (85984 <udd_ctrl_in_sent+0x150>)
   858a4:	899c      	ldrh	r4, [r3, #12]
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
   858a6:	2c3f      	cmp	r4, #63	; 0x3f
		b_shortpacket = true;
   858a8:	bf92      	itee	ls
   858aa:	2201      	movls	r2, #1
		b_shortpacket = false;
   858ac:	2200      	movhi	r2, #0
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
   858ae:	2440      	movhi	r4, #64	; 0x40
   858b0:	4b36      	ldr	r3, [pc, #216]	; (8598c <udd_ctrl_in_sent+0x158>)
   858b2:	701a      	strb	r2, [r3, #0]
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   858b4:	4b33      	ldr	r3, [pc, #204]	; (85984 <udd_ctrl_in_sent+0x150>)
   858b6:	689a      	ldr	r2, [r3, #8]
   858b8:	4b31      	ldr	r3, [pc, #196]	; (85980 <udd_ctrl_in_sent+0x14c>)
   858ba:	8818      	ldrh	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   858bc:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i");
   858c0:	b672      	cpsid	i
   858c2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   858c6:	4b2b      	ldr	r3, [pc, #172]	; (85974 <udd_ctrl_in_sent+0x140>)
   858c8:	2100      	movs	r1, #0
   858ca:	7019      	strb	r1, [r3, #0]
	if (Is_udd_out_received(0)) {
   858cc:	4b2a      	ldr	r3, [pc, #168]	; (85978 <udd_ctrl_in_sent+0x144>)
   858ce:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   858d2:	f413 7f00 	tst.w	r3, #512	; 0x200
   858d6:	d140      	bne.n	8595a <udd_ctrl_in_sent+0x126>
	for (i = 0; i < nb_remain; i++) {
   858d8:	b14c      	cbz	r4, 858ee <udd_ctrl_in_sent+0xba>
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   858da:	4402      	add	r2, r0
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   858dc:	4b2c      	ldr	r3, [pc, #176]	; (85990 <udd_ctrl_in_sent+0x15c>)
		*ptr_dest++ = *ptr_src++;
   858de:	4619      	mov	r1, r3
   858e0:	3301      	adds	r3, #1
   858e2:	f812 0b01 	ldrb.w	r0, [r2], #1
   858e6:	7008      	strb	r0, [r1, #0]
	for (i = 0; i < nb_remain; i++) {
   858e8:	b2d9      	uxtb	r1, r3
   858ea:	42a1      	cmp	r1, r4
   858ec:	d3f7      	bcc.n	858de <udd_ctrl_in_sent+0xaa>
	udd_ctrl_payload_buf_cnt += nb_remain;
   858ee:	4a24      	ldr	r2, [pc, #144]	; (85980 <udd_ctrl_in_sent+0x14c>)
   858f0:	8813      	ldrh	r3, [r2, #0]
   858f2:	441c      	add	r4, r3
   858f4:	8014      	strh	r4, [r2, #0]
	udd_ack_in_send(0);
   858f6:	4b20      	ldr	r3, [pc, #128]	; (85978 <udd_ctrl_in_sent+0x144>)
   858f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
   858fc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   85900:	f44f 6100 	mov.w	r1, #2048	; 0x800
   85904:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	udd_enable_in_send_interrupt(0);
   85908:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   8590c:	bb7d      	cbnz	r5, 8596e <udd_ctrl_in_sent+0x13a>
		cpu_irq_enable();
   8590e:	4b19      	ldr	r3, [pc, #100]	; (85974 <udd_ctrl_in_sent+0x140>)
   85910:	2201      	movs	r2, #1
   85912:	701a      	strb	r2, [r3, #0]
   85914:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85918:	b662      	cpsie	i
}
   8591a:	e028      	b.n	8596e <udd_ctrl_in_sent+0x13a>
		udd_ctrl_endofrequest();
   8591c:	4b1d      	ldr	r3, [pc, #116]	; (85994 <udd_ctrl_in_sent+0x160>)
   8591e:	4798      	blx	r3
		udd_ctrl_init();
   85920:	4b1d      	ldr	r3, [pc, #116]	; (85998 <udd_ctrl_in_sent+0x164>)
   85922:	4798      	blx	r3
		return;
   85924:	e023      	b.n	8596e <udd_ctrl_in_sent+0x13a>
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   85926:	4b15      	ldr	r3, [pc, #84]	; (8597c <udd_ctrl_in_sent+0x148>)
   85928:	2204      	movs	r2, #4
   8592a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8592c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i");
   85930:	b672      	cpsid	i
   85932:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   85936:	4b0f      	ldr	r3, [pc, #60]	; (85974 <udd_ctrl_in_sent+0x140>)
   85938:	2200      	movs	r2, #0
   8593a:	701a      	strb	r2, [r3, #0]
	udd_ack_nak_in(0);
   8593c:	4b0e      	ldr	r3, [pc, #56]	; (85978 <udd_ctrl_in_sent+0x144>)
   8593e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   85942:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_nak_in_interrupt(0);
   85946:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   8594a:	b981      	cbnz	r1, 8596e <udd_ctrl_in_sent+0x13a>
		cpu_irq_enable();
   8594c:	4b09      	ldr	r3, [pc, #36]	; (85974 <udd_ctrl_in_sent+0x140>)
   8594e:	2201      	movs	r2, #1
   85950:	701a      	strb	r2, [r3, #0]
   85952:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85956:	b662      	cpsie	i
}
   85958:	e009      	b.n	8596e <udd_ctrl_in_sent+0x13a>
	if (cpu_irq_is_enabled_flags(flags))
   8595a:	b92d      	cbnz	r5, 85968 <udd_ctrl_in_sent+0x134>
		cpu_irq_enable();
   8595c:	4b05      	ldr	r3, [pc, #20]	; (85974 <udd_ctrl_in_sent+0x140>)
   8595e:	2201      	movs	r2, #1
   85960:	701a      	strb	r2, [r3, #0]
   85962:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85966:	b662      	cpsie	i
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   85968:	4b04      	ldr	r3, [pc, #16]	; (8597c <udd_ctrl_in_sent+0x148>)
   8596a:	2204      	movs	r2, #4
   8596c:	701a      	strb	r2, [r3, #0]
}
   8596e:	bd38      	pop	{r3, r4, r5, pc}
		b_shortpacket = true;
   85970:	2201      	movs	r2, #1
   85972:	e79d      	b.n	858b0 <udd_ctrl_in_sent+0x7c>
   85974:	200006ee 	.word	0x200006ee
   85978:	400a4000 	.word	0x400a4000
   8597c:	20002310 	.word	0x20002310
   85980:	2000230c 	.word	0x2000230c
   85984:	20002df4 	.word	0x20002df4
   85988:	2000230e 	.word	0x2000230e
   8598c:	20002309 	.word	0x20002309
   85990:	20180000 	.word	0x20180000
   85994:	00085825 	.word	0x00085825
   85998:	00085765 	.word	0x00085765

0008599c <udd_ep_finish_job>:
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num)
{
   8599c:	b538      	push	{r3, r4, r5, lr}
   8599e:	4603      	mov	r3, r0
   859a0:	4608      	mov	r0, r1
	if (ptr_job->busy == false) {
   859a2:	7d19      	ldrb	r1, [r3, #20]
   859a4:	f011 0f01 	tst.w	r1, #1
   859a8:	d011      	beq.n	859ce <udd_ep_finish_job+0x32>
		return; // No on-going job
	}
	ptr_job->busy = false;
   859aa:	7d19      	ldrb	r1, [r3, #20]
   859ac:	f36f 0100 	bfc	r1, #0, #1
   859b0:	7519      	strb	r1, [r3, #20]
	dbg_print("JobE%d ", b_abort);
	if (NULL == ptr_job->call_trans) {
   859b2:	681c      	ldr	r4, [r3, #0]
   859b4:	b15c      	cbz	r4, 859ce <udd_ep_finish_job+0x32>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_in(ep_num)) {
   859b6:	f102 0108 	add.w	r1, r2, #8
   859ba:	0149      	lsls	r1, r1, #5
   859bc:	4d04      	ldr	r5, [pc, #16]	; (859d0 <udd_ep_finish_job+0x34>)
   859be:	5869      	ldr	r1, [r5, r1]
   859c0:	f011 0f08 	tst.w	r1, #8
		ep_num |= USB_EP_DIR_IN;
   859c4:	bf18      	it	ne
   859c6:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
	}
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
   859ca:	6899      	ldr	r1, [r3, #8]
   859cc:	47a0      	blx	r4
			UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}
   859ce:	bd38      	pop	{r3, r4, r5, pc}
   859d0:	400a4000 	.word	0x400a4000

000859d4 <udd_ep_trans_done>:

static void udd_ep_trans_done(udd_ep_id_t ep)
{
   859d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   859d6:	4602      	mov	r2, r0
	udd_ep_job_t *ptr_job;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &udd_ep_job[ep - 1];
   859d8:	1e43      	subs	r3, r0, #1

	if (!ptr_job->busy) {
   859da:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   859de:	496c      	ldr	r1, [pc, #432]	; (85b90 <udd_ep_trans_done+0x1bc>)
   859e0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
   859e4:	7d09      	ldrb	r1, [r1, #20]
   859e6:	f011 0f01 	tst.w	r1, #1
   859ea:	f000 80ca 	beq.w	85b82 <udd_ep_trans_done+0x1ae>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->buf_cnt != ptr_job->buf_size) {
   859ee:	4601      	mov	r1, r0
   859f0:	4867      	ldr	r0, [pc, #412]	; (85b90 <udd_ep_trans_done+0x1bc>)
   859f2:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   859f6:	68cd      	ldr	r5, [r1, #12]
   859f8:	6888      	ldr	r0, [r1, #8]
   859fa:	4285      	cmp	r5, r0
   859fc:	f000 80a6 	beq.w	85b4c <udd_ep_trans_done+0x178>
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->buf_cnt;
   85a00:	1b40      	subs	r0, r0, r5

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
   85a02:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
   85a06:	d863      	bhi.n	85ad0 <udd_ep_trans_done+0xfc>
			next_trans = UDD_ENDPOINT_MAX_TRANS;

			// Set 0 to transfer the maximum
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(0);
		} else {
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(next_trans);
   85a08:	0404      	lsls	r4, r0, #16
		}
		if (Is_udd_endpoint_in(ep)) {
   85a0a:	0151      	lsls	r1, r2, #5
   85a0c:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   85a10:	f501 2120 	add.w	r1, r1, #655360	; 0xa0000
   85a14:	f8d1 6100 	ldr.w	r6, [r1, #256]	; 0x100
   85a18:	f016 0f08 	tst.w	r6, #8
   85a1c:	d014      	beq.n	85a48 <udd_ep_trans_done+0x74>
			if (0 != (next_trans % udd_get_endpoint_size(ep))) {
   85a1e:	f8d1 6100 	ldr.w	r6, [r1, #256]	; 0x100
   85a22:	f006 0607 	and.w	r6, r6, #7
   85a26:	2108      	movs	r1, #8
   85a28:	40b1      	lsls	r1, r6
   85a2a:	3901      	subs	r1, #1
   85a2c:	4201      	tst	r1, r0
   85a2e:	d068      	beq.n	85b02 <udd_ep_trans_done+0x12e>
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				udd_dma_ctrl |= UDPHS_DMACONTROL_END_B_EN;
   85a30:	f044 0408 	orr.w	r4, r4, #8
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
   85a34:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   85a38:	4e55      	ldr	r6, [pc, #340]	; (85b90 <udd_ep_trans_done+0x1bc>)
   85a3a:	eb06 01c1 	add.w	r1, r6, r1, lsl #3
   85a3e:	7d0e      	ldrb	r6, [r1, #20]
   85a40:	f36f 0641 	bfc	r6, #1, #1
   85a44:	750e      	strb	r6, [r1, #20]
   85a46:	e05c      	b.n	85b02 <udd_ep_trans_done+0x12e>
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
   85a48:	0151      	lsls	r1, r2, #5
   85a4a:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   85a4e:	f501 2120 	add.w	r1, r1, #655360	; 0xa0000
   85a52:	f8d1 6100 	ldr.w	r6, [r1, #256]	; 0x100
   85a56:	f3c6 1601 	ubfx	r6, r6, #4, #2
   85a5a:	2e01      	cmp	r6, #1
   85a5c:	d14f      	bne.n	85afe <udd_ep_trans_done+0x12a>
					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {
   85a5e:	f8d1 6100 	ldr.w	r6, [r1, #256]	; 0x100
   85a62:	f006 0607 	and.w	r6, r6, #7
   85a66:	2108      	movs	r1, #8
   85a68:	40b1      	lsls	r1, r6
   85a6a:	4281      	cmp	r1, r0
   85a6c:	d247      	bcs.n	85afe <udd_ep_trans_done+0x12a>
   85a6e:	e048      	b.n	85b02 <udd_ep_trans_done+0x12e>
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
		udd_dma_ctrl |= UDPHS_DMACONTROL_END_BUFFIT | UDPHS_DMACONTROL_CHANN_ENB;
   85a70:	f044 0421 	orr.w	r4, r4, #33	; 0x21
		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if (!(udd_endpoint_dma_get_status(ep)
				& UDPHS_DMASTATUS_END_TR_ST)) {
			udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
   85a74:	608c      	str	r4, [r1, #8]
			ptr_job->buf_cnt += next_trans;
   85a76:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   85a7a:	4a45      	ldr	r2, [pc, #276]	; (85b90 <udd_ep_trans_done+0x1bc>)
   85a7c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
   85a80:	68d1      	ldr	r1, [r2, #12]
   85a82:	4401      	add	r1, r0
   85a84:	60d1      	str	r1, [r2, #12]
			ptr_job->buf_load = next_trans;
   85a86:	6110      	str	r0, [r2, #16]
			udd_enable_endpoint_dma_interrupt(ep);
   85a88:	4a42      	ldr	r2, [pc, #264]	; (85b94 <udd_ep_trans_done+0x1c0>)
   85a8a:	6911      	ldr	r1, [r2, #16]
   85a8c:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
   85a90:	fa00 f303 	lsl.w	r3, r0, r3
   85a94:	430b      	orrs	r3, r1
   85a96:	6113      	str	r3, [r2, #16]
	if (cpu_irq_is_enabled_flags(flags))
   85a98:	2d00      	cmp	r5, #0
   85a9a:	d172      	bne.n	85b82 <udd_ep_trans_done+0x1ae>
		cpu_irq_enable();
   85a9c:	4b3e      	ldr	r3, [pc, #248]	; (85b98 <udd_ep_trans_done+0x1c4>)
   85a9e:	2201      	movs	r2, #1
   85aa0:	701a      	strb	r2, [r3, #0]
   85aa2:	f3bf 8f5f 	dmb	sy
   85aa6:	b662      	cpsie	i
}
   85aa8:	e06b      	b.n	85b82 <udd_ep_trans_done+0x1ae>
	if (Is_udd_endpoint_in(ep)) {
		if (ptr_job->b_shortpacket) {
			dbg_print("zlp ");
			// Need to send a ZLP (No possible with USB DMA)
			// enable interrupt to wait a free bank to sent ZLP
			udd_enable_tx_pkt_ready_interrupt(ep);
   85aaa:	f44f 6300 	mov.w	r3, #2048	; 0x800
   85aae:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
			udd_enable_endpoint_interrupt(ep);
   85ab2:	4b38      	ldr	r3, [pc, #224]	; (85b94 <udd_ep_trans_done+0x1c0>)
   85ab4:	6919      	ldr	r1, [r3, #16]
   85ab6:	f44f 7080 	mov.w	r0, #256	; 0x100
   85aba:	fa00 f202 	lsl.w	r2, r0, r2
   85abe:	430a      	orrs	r2, r1
   85ac0:	611a      	str	r2, [r3, #16]
			return;
   85ac2:	e05e      	b.n	85b82 <udd_ep_trans_done+0x1ae>
			if (0 != (next_trans % udd_get_endpoint_size(ep))) {
   85ac4:	f8d1 1100 	ldr.w	r1, [r1, #256]	; 0x100
			next_trans = UDD_ENDPOINT_MAX_TRANS;
   85ac8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(0);
   85acc:	2400      	movs	r4, #0
   85ace:	e018      	b.n	85b02 <udd_ep_trans_done+0x12e>
		if (Is_udd_endpoint_in(ep)) {
   85ad0:	0151      	lsls	r1, r2, #5
   85ad2:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   85ad6:	f501 2120 	add.w	r1, r1, #655360	; 0xa0000
   85ada:	f8d1 4100 	ldr.w	r4, [r1, #256]	; 0x100
   85ade:	f014 0408 	ands.w	r4, r4, #8
   85ae2:	d1ef      	bne.n	85ac4 <udd_ep_trans_done+0xf0>
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
   85ae4:	0151      	lsls	r1, r2, #5
   85ae6:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   85aea:	f501 2120 	add.w	r1, r1, #655360	; 0xa0000
   85aee:	f8d1 0100 	ldr.w	r0, [r1, #256]	; 0x100
   85af2:	f3c0 1001 	ubfx	r0, r0, #4, #2
   85af6:	2801      	cmp	r0, #1
   85af8:	d044      	beq.n	85b84 <udd_ep_trans_done+0x1b0>
			next_trans = UDD_ENDPOINT_MAX_TRANS;
   85afa:	f44f 3080 	mov.w	r0, #65536	; 0x10000
				udd_dma_ctrl |= UDPHS_DMACONTROL_END_TR_IT
   85afe:	f044 0414 	orr.w	r4, r4, #20
		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
   85b02:	4926      	ldr	r1, [pc, #152]	; (85b9c <udd_ep_trans_done+0x1c8>)
   85b04:	eb01 1102 	add.w	r1, r1, r2, lsl #4
   85b08:	eb03 0643 	add.w	r6, r3, r3, lsl #1
   85b0c:	4f20      	ldr	r7, [pc, #128]	; (85b90 <udd_ep_trans_done+0x1bc>)
   85b0e:	eb07 06c6 	add.w	r6, r7, r6, lsl #3
   85b12:	6876      	ldr	r6, [r6, #4]
   85b14:	4435      	add	r5, r6
   85b16:	604d      	str	r5, [r1, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   85b18:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i");
   85b1c:	b672      	cpsid	i
   85b1e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   85b22:	4e1d      	ldr	r6, [pc, #116]	; (85b98 <udd_ep_trans_done+0x1c4>)
   85b24:	2700      	movs	r7, #0
   85b26:	7037      	strb	r7, [r6, #0]
		if (!(udd_endpoint_dma_get_status(ep)
   85b28:	68ce      	ldr	r6, [r1, #12]
   85b2a:	f016 0f10 	tst.w	r6, #16
   85b2e:	d09f      	beq.n	85a70 <udd_ep_trans_done+0x9c>
	if (cpu_irq_is_enabled_flags(flags))
   85b30:	b92d      	cbnz	r5, 85b3e <udd_ep_trans_done+0x16a>
		cpu_irq_enable();
   85b32:	4919      	ldr	r1, [pc, #100]	; (85b98 <udd_ep_trans_done+0x1c4>)
   85b34:	2001      	movs	r0, #1
   85b36:	7008      	strb	r0, [r1, #0]
   85b38:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85b3c:	b662      	cpsie	i
		ptr_job->buf_size = ptr_job->buf_cnt;
   85b3e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   85b42:	4813      	ldr	r0, [pc, #76]	; (85b90 <udd_ep_trans_done+0x1bc>)
   85b44:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   85b48:	68c8      	ldr	r0, [r1, #12]
   85b4a:	6088      	str	r0, [r1, #8]
	if (Is_udd_endpoint_in(ep)) {
   85b4c:	0151      	lsls	r1, r2, #5
   85b4e:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   85b52:	f501 2120 	add.w	r1, r1, #655360	; 0xa0000
   85b56:	f8d1 0100 	ldr.w	r0, [r1, #256]	; 0x100
   85b5a:	f010 0f08 	tst.w	r0, #8
   85b5e:	d008      	beq.n	85b72 <udd_ep_trans_done+0x19e>
		if (ptr_job->b_shortpacket) {
   85b60:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   85b64:	4c0a      	ldr	r4, [pc, #40]	; (85b90 <udd_ep_trans_done+0x1bc>)
   85b66:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
   85b6a:	7d00      	ldrb	r0, [r0, #20]
   85b6c:	f010 0f02 	tst.w	r0, #2
   85b70:	d19b      	bne.n	85aaa <udd_ep_trans_done+0xd6>
	ptr_job = &udd_ep_job[ep - 1];
   85b72:	eb03 0343 	add.w	r3, r3, r3, lsl #1
		}
	}
	// Call callback to signal end of transfer
	udd_ep_finish_job(ptr_job, false, ep);
   85b76:	2100      	movs	r1, #0
   85b78:	4805      	ldr	r0, [pc, #20]	; (85b90 <udd_ep_trans_done+0x1bc>)
   85b7a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
   85b7e:	4b08      	ldr	r3, [pc, #32]	; (85ba0 <udd_ep_trans_done+0x1cc>)
   85b80:	4798      	blx	r3
}
   85b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {
   85b84:	f8d1 1100 	ldr.w	r1, [r1, #256]	; 0x100
			next_trans = UDD_ENDPOINT_MAX_TRANS;
   85b88:	f44f 3080 	mov.w	r0, #65536	; 0x10000
   85b8c:	e7b9      	b.n	85b02 <udd_ep_trans_done+0x12e>
   85b8e:	bf00      	nop
   85b90:	20002314 	.word	0x20002314
   85b94:	400a4000 	.word	0x400a4000
   85b98:	200006ee 	.word	0x200006ee
   85b9c:	400a4300 	.word	0x400a4300
   85ba0:	0008599d 	.word	0x0008599d

00085ba4 <UDPHS_Handler>:
{
   85ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	udd_enable_periph_ck();
   85ba8:	201d      	movs	r0, #29
   85baa:	4ba0      	ldr	r3, [pc, #640]	; (85e2c <UDPHS_Handler+0x288>)
   85bac:	4798      	blx	r3
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
   85bae:	4ba0      	ldr	r3, [pc, #640]	; (85e30 <UDPHS_Handler+0x28c>)
   85bb0:	4798      	blx	r3
   85bb2:	b920      	cbnz	r0, 85bbe <UDPHS_Handler+0x1a>
   85bb4:	4b9f      	ldr	r3, [pc, #636]	; (85e34 <UDPHS_Handler+0x290>)
   85bb6:	695b      	ldr	r3, [r3, #20]
   85bb8:	f013 0f02 	tst.w	r3, #2
   85bbc:	d041      	beq.n	85c42 <UDPHS_Handler+0x9e>
	if (Is_udd_sof()) {
   85bbe:	4b9d      	ldr	r3, [pc, #628]	; (85e34 <UDPHS_Handler+0x290>)
   85bc0:	695b      	ldr	r3, [r3, #20]
   85bc2:	f013 0f08 	tst.w	r3, #8
   85bc6:	d143      	bne.n	85c50 <UDPHS_Handler+0xac>
	if (Is_udd_msof()) {
   85bc8:	4b9a      	ldr	r3, [pc, #616]	; (85e34 <UDPHS_Handler+0x290>)
   85bca:	695b      	ldr	r3, [r3, #20]
   85bcc:	f013 0f04 	tst.w	r3, #4
   85bd0:	d14c      	bne.n	85c6c <UDPHS_Handler+0xc8>
	uint32_t status = udd_get_endpoint_status(0);
   85bd2:	4a98      	ldr	r2, [pc, #608]	; (85e34 <UDPHS_Handler+0x290>)
   85bd4:	f8d2 311c 	ldr.w	r3, [r2, #284]	; 0x11c
	if (!Is_udd_endpoint_interrupt(0)) {
   85bd8:	6952      	ldr	r2, [r2, #20]
   85bda:	f412 7f80 	tst.w	r2, #256	; 0x100
   85bde:	d029      	beq.n	85c34 <UDPHS_Handler+0x90>
	udd_disable_nak_in_interrupt(0);
   85be0:	4a94      	ldr	r2, [pc, #592]	; (85e34 <UDPHS_Handler+0x290>)
   85be2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   85be6:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	udd_disable_nak_out_interrupt(0);
   85bea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   85bee:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	if (Is_udd_endpoint_status_setup_received(status)) {
   85bf2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   85bf6:	d13f      	bne.n	85c78 <UDPHS_Handler+0xd4>
	if (Is_udd_endpoint_status_in_sent(status)
   85bf8:	f413 6f80 	tst.w	r3, #1024	; 0x400
   85bfc:	d006      	beq.n	85c0c <UDPHS_Handler+0x68>
			&& Is_udd_in_send_interrupt_enabled(0)) {
   85bfe:	4a8d      	ldr	r2, [pc, #564]	; (85e34 <UDPHS_Handler+0x290>)
   85c00:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
   85c04:	f412 6f80 	tst.w	r2, #1024	; 0x400
   85c08:	f040 809e 	bne.w	85d48 <UDPHS_Handler+0x1a4>
	if (Is_udd_endpoint_status_out_received(status)) {
   85c0c:	f413 7f00 	tst.w	r3, #512	; 0x200
   85c10:	f040 809d 	bne.w	85d4e <UDPHS_Handler+0x1aa>
	if (Is_udd_endpoint_status_stall(status)) {
   85c14:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   85c18:	d004      	beq.n	85c24 <UDPHS_Handler+0x80>
		udd_ack_stall(0);
   85c1a:	4a86      	ldr	r2, [pc, #536]	; (85e34 <UDPHS_Handler+0x290>)
   85c1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   85c20:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
	if (Is_udd_endpoint_status_nak_out(status)) {
   85c24:	f413 4f00 	tst.w	r3, #32768	; 0x8000
   85c28:	f040 8144 	bne.w	85eb4 <UDPHS_Handler+0x310>
	if (Is_udd_endpoint_status_nak_in(status)) {
   85c2c:	f413 4f80 	tst.w	r3, #16384	; 0x4000
   85c30:	f040 8155 	bne.w	85ede <UDPHS_Handler+0x33a>
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   85c34:	2301      	movs	r3, #1
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   85c36:	497f      	ldr	r1, [pc, #508]	; (85e34 <UDPHS_Handler+0x290>)
   85c38:	f04f 7c00 	mov.w	ip, #33554432	; 0x2000000
			}
			udd_ep_trans_done(ep);
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   85c3c:	f44f 7e80 	mov.w	lr, #256	; 0x100
   85c40:	e19c      	b.n	85f7c <UDPHS_Handler+0x3d8>
  __ASM volatile ("cpsid i");
   85c42:	b672      	cpsid	i
   85c44:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
   85c48:	4b7b      	ldr	r3, [pc, #492]	; (85e38 <UDPHS_Handler+0x294>)
   85c4a:	2200      	movs	r2, #0
   85c4c:	701a      	strb	r2, [r3, #0]
		return;
   85c4e:	e008      	b.n	85c62 <UDPHS_Handler+0xbe>
		udd_ack_sof();
   85c50:	4b78      	ldr	r3, [pc, #480]	; (85e34 <UDPHS_Handler+0x290>)
   85c52:	2208      	movs	r2, #8
   85c54:	619a      	str	r2, [r3, #24]
		if (Is_udd_full_speed_mode()) {
   85c56:	695b      	ldr	r3, [r3, #20]
   85c58:	f013 0f01 	tst.w	r3, #1
   85c5c:	d003      	beq.n	85c66 <UDPHS_Handler+0xc2>
		UDC_SOF_EVENT();
   85c5e:	4b77      	ldr	r3, [pc, #476]	; (85e3c <UDPHS_Handler+0x298>)
   85c60:	4798      	blx	r3
}
   85c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			udc_sof_notify();
   85c66:	4b76      	ldr	r3, [pc, #472]	; (85e40 <UDPHS_Handler+0x29c>)
   85c68:	4798      	blx	r3
   85c6a:	e7f8      	b.n	85c5e <UDPHS_Handler+0xba>
		udd_ack_msof();
   85c6c:	4b71      	ldr	r3, [pc, #452]	; (85e34 <UDPHS_Handler+0x290>)
   85c6e:	2204      	movs	r2, #4
   85c70:	619a      	str	r2, [r3, #24]
		udc_sof_notify();
   85c72:	4b73      	ldr	r3, [pc, #460]	; (85e40 <UDPHS_Handler+0x29c>)
   85c74:	4798      	blx	r3
		goto udd_interrupt_sof_end;
   85c76:	e7f4      	b.n	85c62 <UDPHS_Handler+0xbe>
	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
   85c78:	4b72      	ldr	r3, [pc, #456]	; (85e44 <UDPHS_Handler+0x2a0>)
   85c7a:	781b      	ldrb	r3, [r3, #0]
   85c7c:	2b00      	cmp	r3, #0
   85c7e:	d140      	bne.n	85d02 <UDPHS_Handler+0x15e>
	if (8 != udd_byte_count(0)) {
   85c80:	4b6c      	ldr	r3, [pc, #432]	; (85e34 <UDPHS_Handler+0x290>)
   85c82:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   85c86:	f3c3 530a 	ubfx	r3, r3, #20, #11
   85c8a:	2b08      	cmp	r3, #8
   85c8c:	d13e      	bne.n	85d0c <UDPHS_Handler+0x168>
   85c8e:	4a6e      	ldr	r2, [pc, #440]	; (85e48 <UDPHS_Handler+0x2a4>)
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   85c90:	4b6e      	ldr	r3, [pc, #440]	; (85e4c <UDPHS_Handler+0x2a8>)
	for (i = 0; i < 8; i++) {
   85c92:	486f      	ldr	r0, [pc, #444]	; (85e50 <UDPHS_Handler+0x2ac>)
		((uint8_t *) & udd_g_ctrlreq.req)[i] = *ptr++;
   85c94:	4619      	mov	r1, r3
   85c96:	3301      	adds	r3, #1
   85c98:	7809      	ldrb	r1, [r1, #0]
   85c9a:	f802 1f01 	strb.w	r1, [r2, #1]!
	for (i = 0; i < 8; i++) {
   85c9e:	4283      	cmp	r3, r0
   85ca0:	d1f8      	bne.n	85c94 <UDPHS_Handler+0xf0>
	if (udc_process_setup() == false) {
   85ca2:	4b6c      	ldr	r3, [pc, #432]	; (85e54 <UDPHS_Handler+0x2b0>)
   85ca4:	4798      	blx	r3
   85ca6:	2800      	cmp	r0, #0
   85ca8:	d038      	beq.n	85d1c <UDPHS_Handler+0x178>
	udd_ack_setup_received(0);
   85caa:	4b62      	ldr	r3, [pc, #392]	; (85e34 <UDPHS_Handler+0x290>)
   85cac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   85cb0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	if (Udd_setup_is_in()) {
   85cb4:	4b68      	ldr	r3, [pc, #416]	; (85e58 <UDPHS_Handler+0x2b4>)
   85cb6:	f993 3000 	ldrsb.w	r3, [r3]
   85cba:	2b00      	cmp	r3, #0
   85cbc:	db36      	blt.n	85d2c <UDPHS_Handler+0x188>
		if (0 == udd_g_ctrlreq.req.wLength) {
   85cbe:	4b66      	ldr	r3, [pc, #408]	; (85e58 <UDPHS_Handler+0x2b4>)
   85cc0:	88db      	ldrh	r3, [r3, #6]
   85cc2:	2b00      	cmp	r3, #0
   85cc4:	d03d      	beq.n	85d42 <UDPHS_Handler+0x19e>
		udd_ctrl_prev_payload_buf_cnt = 0;
   85cc6:	2300      	movs	r3, #0
   85cc8:	4a64      	ldr	r2, [pc, #400]	; (85e5c <UDPHS_Handler+0x2b8>)
   85cca:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_buf_cnt = 0;
   85ccc:	4a64      	ldr	r2, [pc, #400]	; (85e60 <UDPHS_Handler+0x2bc>)
   85cce:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
   85cd0:	4a5c      	ldr	r2, [pc, #368]	; (85e44 <UDPHS_Handler+0x2a0>)
   85cd2:	2101      	movs	r1, #1
   85cd4:	7011      	strb	r1, [r2, #0]
		udd_ack_nak_in(0);
   85cd6:	4a57      	ldr	r2, [pc, #348]	; (85e34 <UDPHS_Handler+0x290>)
   85cd8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   85cdc:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   85ce0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i");
   85ce4:	b672      	cpsid	i
   85ce6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   85cea:	4c53      	ldr	r4, [pc, #332]	; (85e38 <UDPHS_Handler+0x294>)
   85cec:	7023      	strb	r3, [r4, #0]
		udd_enable_nak_in_interrupt(0);
   85cee:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   85cf2:	2800      	cmp	r0, #0
   85cf4:	d1b5      	bne.n	85c62 <UDPHS_Handler+0xbe>
		cpu_irq_enable();
   85cf6:	2201      	movs	r2, #1
   85cf8:	7022      	strb	r2, [r4, #0]
   85cfa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85cfe:	b662      	cpsie	i
}
   85d00:	e7af      	b.n	85c62 <UDPHS_Handler+0xbe>
		udd_ctrl_endofrequest();
   85d02:	4b58      	ldr	r3, [pc, #352]	; (85e64 <UDPHS_Handler+0x2c0>)
   85d04:	4798      	blx	r3
		udd_ctrl_init();
   85d06:	4b58      	ldr	r3, [pc, #352]	; (85e68 <UDPHS_Handler+0x2c4>)
   85d08:	4798      	blx	r3
   85d0a:	e7b9      	b.n	85c80 <UDPHS_Handler+0xdc>
		udd_ctrl_stall_data();
   85d0c:	4b57      	ldr	r3, [pc, #348]	; (85e6c <UDPHS_Handler+0x2c8>)
   85d0e:	4798      	blx	r3
		udd_ack_setup_received(0);
   85d10:	4b48      	ldr	r3, [pc, #288]	; (85e34 <UDPHS_Handler+0x290>)
   85d12:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   85d16:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		return; // Error data number doesn't correspond to SETUP packet
   85d1a:	e7a2      	b.n	85c62 <UDPHS_Handler+0xbe>
		udd_ctrl_stall_data();
   85d1c:	4b53      	ldr	r3, [pc, #332]	; (85e6c <UDPHS_Handler+0x2c8>)
   85d1e:	4798      	blx	r3
		udd_ack_setup_received(0);
   85d20:	4b44      	ldr	r3, [pc, #272]	; (85e34 <UDPHS_Handler+0x290>)
   85d22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   85d26:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		return;
   85d2a:	e79a      	b.n	85c62 <UDPHS_Handler+0xbe>
		udd_ctrl_prev_payload_buf_cnt = 0;
   85d2c:	2300      	movs	r3, #0
   85d2e:	4a4b      	ldr	r2, [pc, #300]	; (85e5c <UDPHS_Handler+0x2b8>)
   85d30:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_buf_cnt = 0;
   85d32:	4a4b      	ldr	r2, [pc, #300]	; (85e60 <UDPHS_Handler+0x2bc>)
   85d34:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
   85d36:	4b43      	ldr	r3, [pc, #268]	; (85e44 <UDPHS_Handler+0x2a0>)
   85d38:	2202      	movs	r2, #2
   85d3a:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
   85d3c:	4b4c      	ldr	r3, [pc, #304]	; (85e70 <UDPHS_Handler+0x2cc>)
   85d3e:	4798      	blx	r3
   85d40:	e78f      	b.n	85c62 <UDPHS_Handler+0xbe>
			udd_ctrl_send_zlp_in();
   85d42:	4b4c      	ldr	r3, [pc, #304]	; (85e74 <UDPHS_Handler+0x2d0>)
   85d44:	4798      	blx	r3
			return;
   85d46:	e78c      	b.n	85c62 <UDPHS_Handler+0xbe>
		udd_ctrl_in_sent();
   85d48:	4b49      	ldr	r3, [pc, #292]	; (85e70 <UDPHS_Handler+0x2cc>)
   85d4a:	4798      	blx	r3
		return true;
   85d4c:	e789      	b.n	85c62 <UDPHS_Handler+0xbe>
	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
   85d4e:	4b3d      	ldr	r3, [pc, #244]	; (85e44 <UDPHS_Handler+0x2a0>)
   85d50:	781b      	ldrb	r3, [r3, #0]
   85d52:	2b01      	cmp	r3, #1
   85d54:	d00b      	beq.n	85d6e <UDPHS_Handler+0x1ca>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
   85d56:	2b02      	cmp	r3, #2
   85d58:	d001      	beq.n	85d5e <UDPHS_Handler+0x1ba>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
   85d5a:	2b04      	cmp	r3, #4
   85d5c:	d104      	bne.n	85d68 <UDPHS_Handler+0x1c4>
			udd_ctrl_endofrequest();
   85d5e:	4b41      	ldr	r3, [pc, #260]	; (85e64 <UDPHS_Handler+0x2c0>)
   85d60:	4798      	blx	r3
		udd_ctrl_init();
   85d62:	4b41      	ldr	r3, [pc, #260]	; (85e68 <UDPHS_Handler+0x2c4>)
   85d64:	4798      	blx	r3
		return;
   85d66:	e77c      	b.n	85c62 <UDPHS_Handler+0xbe>
			udd_ctrl_stall_data();
   85d68:	4b40      	ldr	r3, [pc, #256]	; (85e6c <UDPHS_Handler+0x2c8>)
   85d6a:	4798      	blx	r3
   85d6c:	e7f9      	b.n	85d62 <UDPHS_Handler+0x1be>
	nb_data = udd_byte_count(0);
   85d6e:	4b31      	ldr	r3, [pc, #196]	; (85e34 <UDPHS_Handler+0x290>)
   85d70:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
   85d74:	f3c0 500a 	ubfx	r0, r0, #20, #11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
   85d78:	4b37      	ldr	r3, [pc, #220]	; (85e58 <UDPHS_Handler+0x2b4>)
   85d7a:	899b      	ldrh	r3, [r3, #12]
   85d7c:	4a38      	ldr	r2, [pc, #224]	; (85e60 <UDPHS_Handler+0x2bc>)
   85d7e:	8814      	ldrh	r4, [r2, #0]
   85d80:	1822      	adds	r2, r4, r0
   85d82:	4293      	cmp	r3, r2
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   85d84:	bfbc      	itt	lt
   85d86:	1b1b      	sublt	r3, r3, r4
   85d88:	b298      	uxthlt	r0, r3
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   85d8a:	4b33      	ldr	r3, [pc, #204]	; (85e58 <UDPHS_Handler+0x2b4>)
   85d8c:	689a      	ldr	r2, [r3, #8]
   85d8e:	4422      	add	r2, r4
	for (i = 0; i < nb_data; i++) {
   85d90:	b170      	cbz	r0, 85db0 <UDPHS_Handler+0x20c>
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   85d92:	4b2e      	ldr	r3, [pc, #184]	; (85e4c <UDPHS_Handler+0x2a8>)
		*ptr_dest++ = *ptr_src++;
   85d94:	4619      	mov	r1, r3
   85d96:	3301      	adds	r3, #1
   85d98:	7809      	ldrb	r1, [r1, #0]
   85d9a:	f802 1b01 	strb.w	r1, [r2], #1
	for (i = 0; i < nb_data; i++) {
   85d9e:	b2d9      	uxtb	r1, r3
   85da0:	4281      	cmp	r1, r0
   85da2:	d3f7      	bcc.n	85d94 <UDPHS_Handler+0x1f0>
	udd_ctrl_payload_buf_cnt += nb_data;
   85da4:	4404      	add	r4, r0
   85da6:	b2a4      	uxth	r4, r4
   85da8:	4b2d      	ldr	r3, [pc, #180]	; (85e60 <UDPHS_Handler+0x2bc>)
   85daa:	801c      	strh	r4, [r3, #0]
	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
   85dac:	2840      	cmp	r0, #64	; 0x40
   85dae:	d00d      	beq.n	85dcc <UDPHS_Handler+0x228>
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_buf_cnt;
   85db0:	4b29      	ldr	r3, [pc, #164]	; (85e58 <UDPHS_Handler+0x2b4>)
   85db2:	819c      	strh	r4, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
   85db4:	695b      	ldr	r3, [r3, #20]
   85db6:	b10b      	cbz	r3, 85dbc <UDPHS_Handler+0x218>
			if (!udd_g_ctrlreq.over_under_run()) {
   85db8:	4798      	blx	r3
   85dba:	b370      	cbz	r0, 85e1a <UDPHS_Handler+0x276>
		udd_ack_out_received(0);
   85dbc:	4b1d      	ldr	r3, [pc, #116]	; (85e34 <UDPHS_Handler+0x290>)
   85dbe:	f44f 7200 	mov.w	r2, #512	; 0x200
   85dc2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		udd_ctrl_send_zlp_in();
   85dc6:	4b2b      	ldr	r3, [pc, #172]	; (85e74 <UDPHS_Handler+0x2d0>)
   85dc8:	4798      	blx	r3
		return;
   85dca:	e74a      	b.n	85c62 <UDPHS_Handler+0xbe>
			|| (udd_g_ctrlreq.req.wLength <=
   85dcc:	4b22      	ldr	r3, [pc, #136]	; (85e58 <UDPHS_Handler+0x2b4>)
   85dce:	88da      	ldrh	r2, [r3, #6]
			(udd_ctrl_prev_payload_buf_cnt +
   85dd0:	4b22      	ldr	r3, [pc, #136]	; (85e5c <UDPHS_Handler+0x2b8>)
   85dd2:	881b      	ldrh	r3, [r3, #0]
   85dd4:	4423      	add	r3, r4
			|| (udd_g_ctrlreq.req.wLength <=
   85dd6:	429a      	cmp	r2, r3
   85dd8:	ddea      	ble.n	85db0 <UDPHS_Handler+0x20c>
	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_buf_cnt) {
   85dda:	4b1f      	ldr	r3, [pc, #124]	; (85e58 <UDPHS_Handler+0x2b4>)
   85ddc:	899b      	ldrh	r3, [r3, #12]
   85dde:	42a3      	cmp	r3, r4
   85de0:	d04a      	beq.n	85e78 <UDPHS_Handler+0x2d4>
	udd_ack_out_received(0);
   85de2:	4b14      	ldr	r3, [pc, #80]	; (85e34 <UDPHS_Handler+0x290>)
   85de4:	f44f 7200 	mov.w	r2, #512	; 0x200
   85de8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_ack_nak_in(0);
   85dec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   85df0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   85df4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i");
   85df8:	b672      	cpsid	i
   85dfa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   85dfe:	480e      	ldr	r0, [pc, #56]	; (85e38 <UDPHS_Handler+0x294>)
   85e00:	2400      	movs	r4, #0
   85e02:	7004      	strb	r4, [r0, #0]
	udd_enable_nak_in_interrupt(0);
   85e04:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   85e08:	2900      	cmp	r1, #0
   85e0a:	f47f af2a 	bne.w	85c62 <UDPHS_Handler+0xbe>
		cpu_irq_enable();
   85e0e:	2201      	movs	r2, #1
   85e10:	7002      	strb	r2, [r0, #0]
   85e12:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85e16:	b662      	cpsie	i
}
   85e18:	e723      	b.n	85c62 <UDPHS_Handler+0xbe>
				udd_ctrl_stall_data();
   85e1a:	4b14      	ldr	r3, [pc, #80]	; (85e6c <UDPHS_Handler+0x2c8>)
   85e1c:	4798      	blx	r3
				udd_ack_out_received(0);
   85e1e:	4b05      	ldr	r3, [pc, #20]	; (85e34 <UDPHS_Handler+0x290>)
   85e20:	f44f 7200 	mov.w	r2, #512	; 0x200
   85e24:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
				return;
   85e28:	e71b      	b.n	85c62 <UDPHS_Handler+0xbe>
   85e2a:	bf00      	nop
   85e2c:	00085565 	.word	0x00085565
   85e30:	000855f5 	.word	0x000855f5
   85e34:	400a4000 	.word	0x400a4000
   85e38:	200006ee 	.word	0x200006ee
   85e3c:	00083095 	.word	0x00083095
   85e40:	000848f5 	.word	0x000848f5
   85e44:	20002310 	.word	0x20002310
   85e48:	20002df3 	.word	0x20002df3
   85e4c:	20180000 	.word	0x20180000
   85e50:	20180008 	.word	0x20180008
   85e54:	00084939 	.word	0x00084939
   85e58:	20002df4 	.word	0x20002df4
   85e5c:	2000230e 	.word	0x2000230e
   85e60:	2000230c 	.word	0x2000230c
   85e64:	00085825 	.word	0x00085825
   85e68:	00085765 	.word	0x00085765
   85e6c:	000857b9 	.word	0x000857b9
   85e70:	00085835 	.word	0x00085835
   85e74:	000857d1 	.word	0x000857d1
		if (!udd_g_ctrlreq.over_under_run) {
   85e78:	4b9d      	ldr	r3, [pc, #628]	; (860f0 <UDPHS_Handler+0x54c>)
   85e7a:	695b      	ldr	r3, [r3, #20]
   85e7c:	b153      	cbz	r3, 85e94 <UDPHS_Handler+0x2f0>
		if (!udd_g_ctrlreq.over_under_run()) {
   85e7e:	4798      	blx	r3
   85e80:	b180      	cbz	r0, 85ea4 <UDPHS_Handler+0x300>
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   85e82:	499c      	ldr	r1, [pc, #624]	; (860f4 <UDPHS_Handler+0x550>)
   85e84:	4a9c      	ldr	r2, [pc, #624]	; (860f8 <UDPHS_Handler+0x554>)
   85e86:	880b      	ldrh	r3, [r1, #0]
   85e88:	8810      	ldrh	r0, [r2, #0]
   85e8a:	4403      	add	r3, r0
   85e8c:	800b      	strh	r3, [r1, #0]
		udd_ctrl_payload_buf_cnt = 0;
   85e8e:	2300      	movs	r3, #0
   85e90:	8013      	strh	r3, [r2, #0]
   85e92:	e7a6      	b.n	85de2 <UDPHS_Handler+0x23e>
			udd_ctrl_stall_data();
   85e94:	4b99      	ldr	r3, [pc, #612]	; (860fc <UDPHS_Handler+0x558>)
   85e96:	4798      	blx	r3
			udd_ack_out_received(0);
   85e98:	4b99      	ldr	r3, [pc, #612]	; (86100 <UDPHS_Handler+0x55c>)
   85e9a:	f44f 7200 	mov.w	r2, #512	; 0x200
   85e9e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			return;
   85ea2:	e6de      	b.n	85c62 <UDPHS_Handler+0xbe>
			udd_ctrl_stall_data();
   85ea4:	4b95      	ldr	r3, [pc, #596]	; (860fc <UDPHS_Handler+0x558>)
   85ea6:	4798      	blx	r3
			udd_ack_out_received(0);
   85ea8:	4b95      	ldr	r3, [pc, #596]	; (86100 <UDPHS_Handler+0x55c>)
   85eaa:	f44f 7200 	mov.w	r2, #512	; 0x200
   85eae:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			return;
   85eb2:	e6d6      	b.n	85c62 <UDPHS_Handler+0xbe>
		udd_ack_nak_out(0);
   85eb4:	4b92      	ldr	r3, [pc, #584]	; (86100 <UDPHS_Handler+0x55c>)
   85eb6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   85eba:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	if (Is_udd_in_send(0))
   85ebe:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   85ec2:	f413 6f80 	tst.w	r3, #1024	; 0x400
   85ec6:	f47f aecc 	bne.w	85c62 <UDPHS_Handler+0xbe>
	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   85eca:	4b8e      	ldr	r3, [pc, #568]	; (86104 <UDPHS_Handler+0x560>)
   85ecc:	781b      	ldrb	r3, [r3, #0]
   85ece:	2b03      	cmp	r3, #3
   85ed0:	f47f aec7 	bne.w	85c62 <UDPHS_Handler+0xbe>
		udd_enable_stall_handshake(0);
   85ed4:	4b8a      	ldr	r3, [pc, #552]	; (86100 <UDPHS_Handler+0x55c>)
   85ed6:	2220      	movs	r2, #32
   85ed8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   85edc:	e6c1      	b.n	85c62 <UDPHS_Handler+0xbe>
		udd_ack_nak_in(0);
   85ede:	4b88      	ldr	r3, [pc, #544]	; (86100 <UDPHS_Handler+0x55c>)
   85ee0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   85ee4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	if (Is_udd_out_received(0))
   85ee8:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   85eec:	f413 7f00 	tst.w	r3, #512	; 0x200
   85ef0:	f47f aeb7 	bne.w	85c62 <UDPHS_Handler+0xbe>
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
   85ef4:	4b83      	ldr	r3, [pc, #524]	; (86104 <UDPHS_Handler+0x560>)
   85ef6:	781b      	ldrb	r3, [r3, #0]
   85ef8:	2b01      	cmp	r3, #1
   85efa:	d007      	beq.n	85f0c <UDPHS_Handler+0x368>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
   85efc:	2b04      	cmp	r3, #4
   85efe:	f47f aeb0 	bne.w	85c62 <UDPHS_Handler+0xbe>
		udd_enable_stall_handshake(0);
   85f02:	4b7f      	ldr	r3, [pc, #508]	; (86100 <UDPHS_Handler+0x55c>)
   85f04:	2220      	movs	r2, #32
   85f06:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   85f0a:	e6aa      	b.n	85c62 <UDPHS_Handler+0xbe>
		udd_ctrl_send_zlp_in();
   85f0c:	4b7e      	ldr	r3, [pc, #504]	; (86108 <UDPHS_Handler+0x564>)
   85f0e:	4798      	blx	r3
   85f10:	e6a7      	b.n	85c62 <UDPHS_Handler+0xbe>
			if (udd_endpoint_dma_get_status(ep)
   85f12:	4b7e      	ldr	r3, [pc, #504]	; (8610c <UDPHS_Handler+0x568>)
   85f14:	eb03 1302 	add.w	r3, r3, r2, lsl #4
   85f18:	68d9      	ldr	r1, [r3, #12]
   85f1a:	f011 0f01 	tst.w	r1, #1
   85f1e:	f47f aea0 	bne.w	85c62 <UDPHS_Handler+0xbe>
			udd_disable_endpoint_dma_interrupt(ep);
   85f22:	4877      	ldr	r0, [pc, #476]	; (86100 <UDPHS_Handler+0x55c>)
   85f24:	6901      	ldr	r1, [r0, #16]
   85f26:	ea21 0606 	bic.w	r6, r1, r6
   85f2a:	6106      	str	r6, [r0, #16]
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
   85f2c:	68db      	ldr	r3, [r3, #12]
			if (nb_remaining) {
   85f2e:	0c1b      	lsrs	r3, r3, #16
   85f30:	d008      	beq.n	85f44 <UDPHS_Handler+0x3a0>
				ptr_job->buf_cnt -= nb_remaining;
   85f32:	4977      	ldr	r1, [pc, #476]	; (86110 <UDPHS_Handler+0x56c>)
   85f34:	eb05 0445 	add.w	r4, r5, r5, lsl #1
   85f38:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
   85f3c:	68e0      	ldr	r0, [r4, #12]
   85f3e:	1ac3      	subs	r3, r0, r3
   85f40:	60e3      	str	r3, [r4, #12]
				ptr_job->buf_size = ptr_job->buf_cnt;
   85f42:	60a3      	str	r3, [r4, #8]
			udd_ep_trans_done(ep);
   85f44:	4610      	mov	r0, r2
   85f46:	4b73      	ldr	r3, [pc, #460]	; (86114 <UDPHS_Handler+0x570>)
   85f48:	4798      	blx	r3
			return true;
   85f4a:	e68a      	b.n	85c62 <UDPHS_Handler+0xbe>
			if (Is_udd_tx_pkt_ready_interrupt_enabled(ep)
					&& !Is_udd_tx_pkt_ready(ep)) {
				udd_disable_tx_pkt_ready_interrupt(ep);
   85f4c:	0163      	lsls	r3, r4, #5
   85f4e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   85f52:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   85f56:	f44f 6100 	mov.w	r1, #2048	; 0x800
   85f5a:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
				// One bank is free then send a ZLP
				udd_raise_tx_pkt_ready(ep);
   85f5e:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
		ptr_job = &udd_ep_job[ep - 1];
   85f62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
				udd_ep_finish_job(ptr_job, false, ep);
   85f66:	2100      	movs	r1, #0
   85f68:	4869      	ldr	r0, [pc, #420]	; (86110 <UDPHS_Handler+0x56c>)
   85f6a:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
   85f6e:	4b6a      	ldr	r3, [pc, #424]	; (86118 <UDPHS_Handler+0x574>)
   85f70:	4798      	blx	r3
				return true;
   85f72:	e676      	b.n	85c62 <UDPHS_Handler+0xbe>
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   85f74:	3301      	adds	r3, #1
   85f76:	2b07      	cmp	r3, #7
   85f78:	f000 80dc 	beq.w	86134 <UDPHS_Handler+0x590>
   85f7c:	b2da      	uxtb	r2, r3
		ptr_job = &udd_ep_job[ep - 1];
   85f7e:	461c      	mov	r4, r3
   85f80:	1e5d      	subs	r5, r3, #1
   85f82:	46a8      	mov	r8, r5
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   85f84:	690f      	ldr	r7, [r1, #16]
   85f86:	fa0c f605 	lsl.w	r6, ip, r5
   85f8a:	4237      	tst	r7, r6
   85f8c:	d002      	beq.n	85f94 <UDPHS_Handler+0x3f0>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   85f8e:	6948      	ldr	r0, [r1, #20]
   85f90:	4206      	tst	r6, r0
   85f92:	d1be      	bne.n	85f12 <UDPHS_Handler+0x36e>
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   85f94:	690f      	ldr	r7, [r1, #16]
   85f96:	fa0e f604 	lsl.w	r6, lr, r4
   85f9a:	4237      	tst	r7, r6
   85f9c:	d0ea      	beq.n	85f74 <UDPHS_Handler+0x3d0>
			if (Is_udd_tx_pkt_ready_interrupt_enabled(ep)
   85f9e:	eb01 1044 	add.w	r0, r1, r4, lsl #5
   85fa2:	f8d0 010c 	ldr.w	r0, [r0, #268]	; 0x10c
   85fa6:	f410 6f00 	tst.w	r0, #2048	; 0x800
   85faa:	d006      	beq.n	85fba <UDPHS_Handler+0x416>
					&& !Is_udd_tx_pkt_ready(ep)) {
   85fac:	eb01 1044 	add.w	r0, r1, r4, lsl #5
   85fb0:	f8d0 011c 	ldr.w	r0, [r0, #284]	; 0x11c
   85fb4:	f410 6f00 	tst.w	r0, #2048	; 0x800
   85fb8:	d0c8      	beq.n	85f4c <UDPHS_Handler+0x3a8>
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   85fba:	eb01 1244 	add.w	r2, r1, r4, lsl #5
   85fbe:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
   85fc2:	f412 2f80 	tst.w	r2, #262144	; 0x40000
   85fc6:	d0d5      	beq.n	85f74 <UDPHS_Handler+0x3d0>
					&& (0 == udd_nb_busy_bank(ep))) {
   85fc8:	eb01 1244 	add.w	r2, r1, r4, lsl #5
   85fcc:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   85fd0:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
   85fd4:	d1ce      	bne.n	85f74 <UDPHS_Handler+0x3d0>
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
   85fd6:	4b4a      	ldr	r3, [pc, #296]	; (86100 <UDPHS_Handler+0x55c>)
   85fd8:	eb03 1444 	add.w	r4, r3, r4, lsl #5
   85fdc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   85fe0:	f8c4 2108 	str.w	r2, [r4, #264]	; 0x108
				udd_disable_endpoint_interrupt(ep);
   85fe4:	691a      	ldr	r2, [r3, #16]
   85fe6:	ea22 0606 	bic.w	r6, r2, r6
   85fea:	611e      	str	r6, [r3, #16]

				Assert(ptr_job->stall_requested);
				// A stall has been requested during background transfer
				ptr_job->stall_requested = false;
   85fec:	eb08 0848 	add.w	r8, r8, r8, lsl #1
   85ff0:	4b47      	ldr	r3, [pc, #284]	; (86110 <UDPHS_Handler+0x56c>)
   85ff2:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
   85ff6:	f898 3014 	ldrb.w	r3, [r8, #20]
   85ffa:	f36f 0382 	bfc	r3, #2, #1
   85ffe:	f888 3014 	strb.w	r3, [r8, #20]
				udd_disable_endpoint_bank_autoswitch(ep);
   86002:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
   86006:	f023 0302 	bic.w	r3, r3, #2
   8600a:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
				udd_enable_stall_handshake(ep);
   8600e:	2320      	movs	r3, #32
   86010:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
				udd_reset_data_toggle(ep);
   86014:	2340      	movs	r3, #64	; 0x40
   86016:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
				//dbg_print("exHalt%x ", ep);
				return true;
   8601a:	e622      	b.n	85c62 <UDPHS_Handler+0xbe>
		udd_ack_reset();
   8601c:	4b38      	ldr	r3, [pc, #224]	; (86100 <UDPHS_Handler+0x55c>)
   8601e:	2210      	movs	r2, #16
   86020:	619a      	str	r2, [r3, #24]
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   86022:	4d3b      	ldr	r5, [pc, #236]	; (86110 <UDPHS_Handler+0x56c>)
   86024:	2400      	movs	r4, #0
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
   86026:	2701      	movs	r7, #1
   86028:	4e3b      	ldr	r6, [pc, #236]	; (86118 <UDPHS_Handler+0x574>)
   8602a:	3401      	adds	r4, #1
   8602c:	b2e4      	uxtb	r4, r4
   8602e:	4622      	mov	r2, r4
   86030:	4639      	mov	r1, r7
   86032:	4628      	mov	r0, r5
   86034:	47b0      	blx	r6
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   86036:	3518      	adds	r5, #24
   86038:	2c06      	cmp	r4, #6
   8603a:	d1f6      	bne.n	8602a <UDPHS_Handler+0x486>
		udc_reset();
   8603c:	4b37      	ldr	r3, [pc, #220]	; (8611c <UDPHS_Handler+0x578>)
   8603e:	4798      	blx	r3
	udd_configure_address(0);
   86040:	4b2f      	ldr	r3, [pc, #188]	; (86100 <UDPHS_Handler+0x55c>)
   86042:	681a      	ldr	r2, [r3, #0]
   86044:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   86048:	601a      	str	r2, [r3, #0]
	udd_enable_address();
   8604a:	681a      	ldr	r2, [r3, #0]
   8604c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   86050:	601a      	str	r2, [r3, #0]
	udd_configure_endpoint(0,
   86052:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   86056:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
   8605a:	f022 0203 	bic.w	r2, r2, #3
   8605e:	f042 0243 	orr.w	r2, r2, #67	; 0x43
   86062:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	udd_enable_endpoint(0);
   86066:	2201      	movs	r2, #1
   86068:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8606c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i");
   86070:	b672      	cpsid	i
   86072:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   86076:	4a2a      	ldr	r2, [pc, #168]	; (86120 <UDPHS_Handler+0x57c>)
   86078:	2000      	movs	r0, #0
   8607a:	7010      	strb	r0, [r2, #0]
	udd_enable_setup_received_interrupt(0);
   8607c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   86080:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	udd_enable_out_received_interrupt(0);
   86084:	f44f 7200 	mov.w	r2, #512	; 0x200
   86088:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	udd_enable_endpoint_interrupt(0);
   8608c:	691a      	ldr	r2, [r3, #16]
   8608e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   86092:	611a      	str	r2, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
   86094:	b929      	cbnz	r1, 860a2 <UDPHS_Handler+0x4fe>
		cpu_irq_enable();
   86096:	4b22      	ldr	r3, [pc, #136]	; (86120 <UDPHS_Handler+0x57c>)
   86098:	2201      	movs	r2, #1
   8609a:	701a      	strb	r2, [r3, #0]
   8609c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   860a0:	b662      	cpsie	i
		udd_ctrl_init();
   860a2:	4b20      	ldr	r3, [pc, #128]	; (86124 <UDPHS_Handler+0x580>)
   860a4:	4798      	blx	r3
		udd_enable_sof_interrupt();
   860a6:	4b16      	ldr	r3, [pc, #88]	; (86100 <UDPHS_Handler+0x55c>)
   860a8:	691a      	ldr	r2, [r3, #16]
   860aa:	f042 0208 	orr.w	r2, r2, #8
   860ae:	611a      	str	r2, [r3, #16]
		udd_enable_msof_interrupt();
   860b0:	691a      	ldr	r2, [r3, #16]
   860b2:	f042 0204 	orr.w	r2, r2, #4
   860b6:	611a      	str	r2, [r3, #16]
		udd_enable_suspend_interrupt();
   860b8:	691a      	ldr	r2, [r3, #16]
   860ba:	f042 0202 	orr.w	r2, r2, #2
   860be:	611a      	str	r2, [r3, #16]
		goto udd_interrupt_end;
   860c0:	e5cf      	b.n	85c62 <UDPHS_Handler+0xbe>
		udd_ack_wake_up();
   860c2:	4b0f      	ldr	r3, [pc, #60]	; (86100 <UDPHS_Handler+0x55c>)
   860c4:	2220      	movs	r2, #32
   860c6:	619a      	str	r2, [r3, #24]
		udd_disable_suspend_interrupt();
   860c8:	691a      	ldr	r2, [r3, #16]
   860ca:	f022 0202 	bic.w	r2, r2, #2
   860ce:	611a      	str	r2, [r3, #16]
		udd_enable_wake_up_interrupt();
   860d0:	691a      	ldr	r2, [r3, #16]
   860d2:	f042 0220 	orr.w	r2, r2, #32
   860d6:	611a      	str	r2, [r3, #16]
		udd_ack_suspend();
   860d8:	2202      	movs	r2, #2
   860da:	619a      	str	r2, [r3, #24]
		udd_disable_periph_ck();
   860dc:	201d      	movs	r0, #29
   860de:	4b12      	ldr	r3, [pc, #72]	; (86128 <UDPHS_Handler+0x584>)
   860e0:	4798      	blx	r3
		UDC_SUSPEND_EVENT();
   860e2:	4b12      	ldr	r3, [pc, #72]	; (8612c <UDPHS_Handler+0x588>)
   860e4:	4798      	blx	r3
		udd_sleep_mode(false); // Enter in SUSPEND mode
   860e6:	2000      	movs	r0, #0
   860e8:	4b11      	ldr	r3, [pc, #68]	; (86130 <UDPHS_Handler+0x58c>)
   860ea:	4798      	blx	r3
		goto udd_interrupt_end;
   860ec:	e5b9      	b.n	85c62 <UDPHS_Handler+0xbe>
   860ee:	bf00      	nop
   860f0:	20002df4 	.word	0x20002df4
   860f4:	2000230e 	.word	0x2000230e
   860f8:	2000230c 	.word	0x2000230c
   860fc:	000857b9 	.word	0x000857b9
   86100:	400a4000 	.word	0x400a4000
   86104:	20002310 	.word	0x20002310
   86108:	000857d1 	.word	0x000857d1
   8610c:	400a4300 	.word	0x400a4300
   86110:	20002314 	.word	0x20002314
   86114:	000859d5 	.word	0x000859d5
   86118:	0008599d 	.word	0x0008599d
   8611c:	000848ad 	.word	0x000848ad
   86120:	200006ee 	.word	0x200006ee
   86124:	00085765 	.word	0x00085765
   86128:	00085599 	.word	0x00085599
   8612c:	00083071 	.word	0x00083071
   86130:	000856f1 	.word	0x000856f1
	if (Is_udd_reset()) {
   86134:	4b18      	ldr	r3, [pc, #96]	; (86198 <UDPHS_Handler+0x5f4>)
   86136:	695b      	ldr	r3, [r3, #20]
   86138:	f013 0f10 	tst.w	r3, #16
   8613c:	f47f af6e 	bne.w	8601c <UDPHS_Handler+0x478>
	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
   86140:	4b15      	ldr	r3, [pc, #84]	; (86198 <UDPHS_Handler+0x5f4>)
   86142:	691b      	ldr	r3, [r3, #16]
   86144:	f013 0f02 	tst.w	r3, #2
   86148:	d004      	beq.n	86154 <UDPHS_Handler+0x5b0>
   8614a:	4b13      	ldr	r3, [pc, #76]	; (86198 <UDPHS_Handler+0x5f4>)
   8614c:	695b      	ldr	r3, [r3, #20]
   8614e:	f013 0f02 	tst.w	r3, #2
   86152:	d1b6      	bne.n	860c2 <UDPHS_Handler+0x51e>
	if (Is_udd_wake_up()) {
   86154:	4b10      	ldr	r3, [pc, #64]	; (86198 <UDPHS_Handler+0x5f4>)
   86156:	695b      	ldr	r3, [r3, #20]
   86158:	f013 0f20 	tst.w	r3, #32
   8615c:	f43f ad81 	beq.w	85c62 <UDPHS_Handler+0xbe>
		udd_sleep_mode(true); // Enter in IDLE mode
   86160:	2001      	movs	r0, #1
   86162:	4b0e      	ldr	r3, [pc, #56]	; (8619c <UDPHS_Handler+0x5f8>)
   86164:	4798      	blx	r3
		udd_ack_suspend();
   86166:	4b0c      	ldr	r3, [pc, #48]	; (86198 <UDPHS_Handler+0x5f4>)
   86168:	2202      	movs	r2, #2
   8616a:	619a      	str	r2, [r3, #24]
		udd_ack_wake_up();
   8616c:	2220      	movs	r2, #32
   8616e:	619a      	str	r2, [r3, #24]
		udd_disable_wake_up_interrupt();
   86170:	691a      	ldr	r2, [r3, #16]
   86172:	f022 0220 	bic.w	r2, r2, #32
   86176:	611a      	str	r2, [r3, #16]
		udd_enable_suspend_interrupt();
   86178:	691a      	ldr	r2, [r3, #16]
   8617a:	f042 0202 	orr.w	r2, r2, #2
   8617e:	611a      	str	r2, [r3, #16]
		udd_enable_sof_interrupt();
   86180:	691a      	ldr	r2, [r3, #16]
   86182:	f042 0208 	orr.w	r2, r2, #8
   86186:	611a      	str	r2, [r3, #16]
		udd_enable_msof_interrupt();
   86188:	691a      	ldr	r2, [r3, #16]
   8618a:	f042 0204 	orr.w	r2, r2, #4
   8618e:	611a      	str	r2, [r3, #16]
		UDC_RESUME_EVENT();
   86190:	4b03      	ldr	r3, [pc, #12]	; (861a0 <UDPHS_Handler+0x5fc>)
   86192:	4798      	blx	r3
		goto udd_interrupt_end;
   86194:	e565      	b.n	85c62 <UDPHS_Handler+0xbe>
   86196:	bf00      	nop
   86198:	400a4000 	.word	0x400a4000
   8619c:	000856f1 	.word	0x000856f1
   861a0:	00083089 	.word	0x00083089

000861a4 <udd_attach>:
{
   861a4:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   861a6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i");
   861aa:	b672      	cpsid	i
   861ac:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   861b0:	4b1d      	ldr	r3, [pc, #116]	; (86228 <udd_attach+0x84>)
   861b2:	2200      	movs	r2, #0
   861b4:	701a      	strb	r2, [r3, #0]
	udd_sleep_mode(true);
   861b6:	2001      	movs	r0, #1
   861b8:	4b1c      	ldr	r3, [pc, #112]	; (8622c <udd_attach+0x88>)
   861ba:	4798      	blx	r3
	udd_enable_periph_ck();
   861bc:	201d      	movs	r0, #29
   861be:	4b1c      	ldr	r3, [pc, #112]	; (86230 <udd_attach+0x8c>)
   861c0:	4798      	blx	r3
	udd_attach_device();
   861c2:	4b1c      	ldr	r3, [pc, #112]	; (86234 <udd_attach+0x90>)
   861c4:	681a      	ldr	r2, [r3, #0]
   861c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   861ca:	601a      	str	r2, [r3, #0]
   861cc:	681a      	ldr	r2, [r3, #0]
   861ce:	f422 7200 	bic.w	r2, r2, #512	; 0x200
   861d2:	601a      	str	r2, [r3, #0]
	udd_enable_reset_interrupt();
   861d4:	691a      	ldr	r2, [r3, #16]
   861d6:	f042 0210 	orr.w	r2, r2, #16
   861da:	611a      	str	r2, [r3, #16]
	udd_enable_suspend_interrupt();
   861dc:	691a      	ldr	r2, [r3, #16]
   861de:	f042 0202 	orr.w	r2, r2, #2
   861e2:	611a      	str	r2, [r3, #16]
	udd_enable_wake_up_interrupt();
   861e4:	691a      	ldr	r2, [r3, #16]
   861e6:	f042 0220 	orr.w	r2, r2, #32
   861ea:	611a      	str	r2, [r3, #16]
	udd_enable_sof_interrupt();
   861ec:	691a      	ldr	r2, [r3, #16]
   861ee:	f042 0208 	orr.w	r2, r2, #8
   861f2:	611a      	str	r2, [r3, #16]
	udd_enable_msof_interrupt();
   861f4:	691a      	ldr	r2, [r3, #16]
   861f6:	f042 0204 	orr.w	r2, r2, #4
   861fa:	611a      	str	r2, [r3, #16]
	udd_ack_sof();
   861fc:	2208      	movs	r2, #8
   861fe:	619a      	str	r2, [r3, #24]
	udd_ack_msof();
   86200:	2204      	movs	r2, #4
   86202:	619a      	str	r2, [r3, #24]
	udd_ack_reset();
   86204:	2210      	movs	r2, #16
   86206:	619a      	str	r2, [r3, #24]
	udd_ack_suspend();
   86208:	2202      	movs	r2, #2
   8620a:	619a      	str	r2, [r3, #24]
	udd_ack_wake_up();
   8620c:	2220      	movs	r2, #32
   8620e:	619a      	str	r2, [r3, #24]
	udd_disable_periph_ck();
   86210:	201d      	movs	r0, #29
   86212:	4b09      	ldr	r3, [pc, #36]	; (86238 <udd_attach+0x94>)
   86214:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
   86216:	b92c      	cbnz	r4, 86224 <udd_attach+0x80>
		cpu_irq_enable();
   86218:	4b03      	ldr	r3, [pc, #12]	; (86228 <udd_attach+0x84>)
   8621a:	2201      	movs	r2, #1
   8621c:	701a      	strb	r2, [r3, #0]
   8621e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   86222:	b662      	cpsie	i
}
   86224:	bd10      	pop	{r4, pc}
   86226:	bf00      	nop
   86228:	200006ee 	.word	0x200006ee
   8622c:	000856f1 	.word	0x000856f1
   86230:	00085565 	.word	0x00085565
   86234:	400a4000 	.word	0x400a4000
   86238:	00085599 	.word	0x00085599

0008623c <udd_enable>:
{
   8623c:	b510      	push	{r4, lr}
	sysclk_enable_usb();
   8623e:	4b2a      	ldr	r3, [pc, #168]	; (862e8 <udd_enable+0xac>)
   86240:	4798      	blx	r3
	udd_enable_periph_ck();
   86242:	201d      	movs	r0, #29
   86244:	4b29      	ldr	r3, [pc, #164]	; (862ec <udd_enable+0xb0>)
   86246:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   86248:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i");
   8624c:	b672      	cpsid	i
   8624e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   86252:	2300      	movs	r3, #0
   86254:	4a26      	ldr	r2, [pc, #152]	; (862f0 <udd_enable+0xb4>)
   86256:	7013      	strb	r3, [r2, #0]
	udd_enable_periph();
   86258:	4926      	ldr	r1, [pc, #152]	; (862f4 <udd_enable+0xb8>)
   8625a:	680a      	ldr	r2, [r1, #0]
   8625c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   86260:	600a      	str	r2, [r1, #0]
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   86262:	4a25      	ldr	r2, [pc, #148]	; (862f8 <udd_enable+0xbc>)
   86264:	2150      	movs	r1, #80	; 0x50
   86266:	f882 131d 	strb.w	r1, [r2, #797]	; 0x31d
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8626a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   8626e:	6011      	str	r1, [r2, #0]
		udd_ep_job[i].busy = false;
   86270:	4822      	ldr	r0, [pc, #136]	; (862fc <udd_enable+0xc0>)
   86272:	eb03 0243 	add.w	r2, r3, r3, lsl #1
   86276:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
   8627a:	7d12      	ldrb	r2, [r2, #20]
		udd_ep_job[i].stall_requested = false;
   8627c:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   86280:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   86284:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
   86288:	f36f 0282 	bfc	r2, #2, #1
   8628c:	750a      	strb	r2, [r1, #20]
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   8628e:	3301      	adds	r3, #1
   86290:	2b06      	cmp	r3, #6
   86292:	d1ee      	bne.n	86272 <udd_enable+0x36>
	udd_high_speed_enable();
   86294:	4a17      	ldr	r2, [pc, #92]	; (862f4 <udd_enable+0xb8>)
   86296:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   8629a:	f023 0303 	bic.w	r3, r3, #3
   8629e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
   862a2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   862a6:	4b16      	ldr	r3, [pc, #88]	; (86300 <udd_enable+0xc4>)
   862a8:	4798      	blx	r3
	udd_b_idle = false;
   862aa:	2300      	movs	r3, #0
   862ac:	4a15      	ldr	r2, [pc, #84]	; (86304 <udd_enable+0xc8>)
   862ae:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   862b0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i");
   862b4:	b672      	cpsid	i
   862b6:	f3bf 8f5f 	dmb	sy
   862ba:	4a0d      	ldr	r2, [pc, #52]	; (862f0 <udd_enable+0xb4>)
   862bc:	7013      	strb	r3, [r2, #0]
   862be:	4a12      	ldr	r2, [pc, #72]	; (86308 <udd_enable+0xcc>)
   862c0:	78d3      	ldrb	r3, [r2, #3]
   862c2:	3301      	adds	r3, #1
   862c4:	70d3      	strb	r3, [r2, #3]
	if (cpu_irq_is_enabled_flags(flags))
   862c6:	b929      	cbnz	r1, 862d4 <udd_enable+0x98>
		cpu_irq_enable();
   862c8:	4b09      	ldr	r3, [pc, #36]	; (862f0 <udd_enable+0xb4>)
   862ca:	2201      	movs	r2, #1
   862cc:	701a      	strb	r2, [r3, #0]
   862ce:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   862d2:	b662      	cpsie	i
	udd_attach();
   862d4:	4b0d      	ldr	r3, [pc, #52]	; (8630c <udd_enable+0xd0>)
   862d6:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
   862d8:	b92c      	cbnz	r4, 862e6 <udd_enable+0xaa>
		cpu_irq_enable();
   862da:	4b05      	ldr	r3, [pc, #20]	; (862f0 <udd_enable+0xb4>)
   862dc:	2201      	movs	r2, #1
   862de:	701a      	strb	r2, [r3, #0]
   862e0:	f3bf 8f5f 	dmb	sy
   862e4:	b662      	cpsie	i
}
   862e6:	bd10      	pop	{r4, pc}
   862e8:	000845a5 	.word	0x000845a5
   862ec:	00085565 	.word	0x00085565
   862f0:	200006ee 	.word	0x200006ee
   862f4:	400a4000 	.word	0x400a4000
   862f8:	e000e100 	.word	0xe000e100
   862fc:	20002314 	.word	0x20002314
   86300:	000855e1 	.word	0x000855e1
   86304:	2000230a 	.word	0x2000230a
   86308:	20002de0 	.word	0x20002de0
   8630c:	000861a5 	.word	0x000861a5

00086310 <udd_detach>:
{
   86310:	b508      	push	{r3, lr}
	udd_enable_periph_ck();
   86312:	201d      	movs	r0, #29
   86314:	4b08      	ldr	r3, [pc, #32]	; (86338 <udd_detach+0x28>)
   86316:	4798      	blx	r3
	udd_detach_device();
   86318:	4b08      	ldr	r3, [pc, #32]	; (8633c <udd_detach+0x2c>)
   8631a:	681a      	ldr	r2, [r3, #0]
   8631c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   86320:	601a      	str	r2, [r3, #0]
   86322:	681a      	ldr	r2, [r3, #0]
   86324:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   86328:	601a      	str	r2, [r3, #0]
	udd_disable_periph_ck();
   8632a:	201d      	movs	r0, #29
   8632c:	4b04      	ldr	r3, [pc, #16]	; (86340 <udd_detach+0x30>)
   8632e:	4798      	blx	r3
	udd_sleep_mode(false);
   86330:	2000      	movs	r0, #0
   86332:	4b04      	ldr	r3, [pc, #16]	; (86344 <udd_detach+0x34>)
   86334:	4798      	blx	r3
}
   86336:	bd08      	pop	{r3, pc}
   86338:	00085565 	.word	0x00085565
   8633c:	400a4000 	.word	0x400a4000
   86340:	00085599 	.word	0x00085599
   86344:	000856f1 	.word	0x000856f1

00086348 <udd_is_high_speed>:
	return !Is_udd_full_speed_mode();
   86348:	4b02      	ldr	r3, [pc, #8]	; (86354 <udd_is_high_speed+0xc>)
   8634a:	6958      	ldr	r0, [r3, #20]
}
   8634c:	f000 0001 	and.w	r0, r0, #1
   86350:	4770      	bx	lr
   86352:	bf00      	nop
   86354:	400a4000 	.word	0x400a4000

00086358 <udd_set_address>:
	udd_disable_address();
   86358:	4b08      	ldr	r3, [pc, #32]	; (8637c <udd_set_address+0x24>)
   8635a:	681a      	ldr	r2, [r3, #0]
   8635c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   86360:	601a      	str	r2, [r3, #0]
	udd_configure_address(address);
   86362:	681a      	ldr	r2, [r3, #0]
   86364:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   86368:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   8636c:	4302      	orrs	r2, r0
   8636e:	601a      	str	r2, [r3, #0]
	udd_enable_address();
   86370:	681a      	ldr	r2, [r3, #0]
   86372:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   86376:	601a      	str	r2, [r3, #0]
}
   86378:	4770      	bx	lr
   8637a:	bf00      	nop
   8637c:	400a4000 	.word	0x400a4000

00086380 <udd_getaddress>:
	return udd_get_configured_address();
   86380:	4b02      	ldr	r3, [pc, #8]	; (8638c <udd_getaddress+0xc>)
   86382:	6818      	ldr	r0, [r3, #0]
}
   86384:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   86388:	4770      	bx	lr
   8638a:	bf00      	nop
   8638c:	400a4000 	.word	0x400a4000

00086390 <udd_get_frame_number>:
	return udd_frame_number();
   86390:	4b02      	ldr	r3, [pc, #8]	; (8639c <udd_get_frame_number+0xc>)
   86392:	6858      	ldr	r0, [r3, #4]
}
   86394:	f3c0 00ca 	ubfx	r0, r0, #3, #11
   86398:	4770      	bx	lr
   8639a:	bf00      	nop
   8639c:	400a4000 	.word	0x400a4000

000863a0 <udd_get_micro_frame_number>:
	return udd_micro_frame_number();
   863a0:	4b02      	ldr	r3, [pc, #8]	; (863ac <udd_get_micro_frame_number+0xc>)
   863a2:	6858      	ldr	r0, [r3, #4]
}
   863a4:	f000 0007 	and.w	r0, r0, #7
   863a8:	4770      	bx	lr
   863aa:	bf00      	nop
   863ac:	400a4000 	.word	0x400a4000

000863b0 <udd_set_setup_payload>:
	udd_g_ctrlreq.payload = payload;
   863b0:	4b01      	ldr	r3, [pc, #4]	; (863b8 <udd_set_setup_payload+0x8>)
   863b2:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
   863b4:	8199      	strh	r1, [r3, #12]
}
   863b6:	4770      	bx	lr
   863b8:	20002df4 	.word	0x20002df4

000863bc <udd_ep_free>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   863bc:	f000 020f 	and.w	r2, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
   863c0:	2a06      	cmp	r2, #6
   863c2:	d900      	bls.n	863c6 <udd_ep_free+0xa>
   863c4:	4770      	bx	lr
{
   863c6:	b570      	push	{r4, r5, r6, lr}
	udd_disable_endpoint(ep_index);
   863c8:	0153      	lsls	r3, r2, #5
   863ca:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   863ce:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
   863d2:	2101      	movs	r1, #1
   863d4:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
	udd_configure_endpoint_bank(ep_index, 0);
   863d8:	4603      	mov	r3, r0
   863da:	f8d0 0100 	ldr.w	r0, [r0, #256]	; 0x100
   863de:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
   863e2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
   863e6:	1e55      	subs	r5, r2, #1
   863e8:	4c08      	ldr	r4, [pc, #32]	; (8640c <udd_ep_free+0x50>)
   863ea:	fa05 f601 	lsl.w	r6, r5, r1
   863ee:	eb05 0045 	add.w	r0, r5, r5, lsl #1
   863f2:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
   863f6:	4b06      	ldr	r3, [pc, #24]	; (86410 <udd_ep_free+0x54>)
   863f8:	4798      	blx	r3
	udd_ep_job[ep_index - 1].stall_requested = false;
   863fa:	4435      	add	r5, r6
   863fc:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
   86400:	7d23      	ldrb	r3, [r4, #20]
   86402:	f36f 0382 	bfc	r3, #2, #1
   86406:	7523      	strb	r3, [r4, #20]
}
   86408:	bd70      	pop	{r4, r5, r6, pc}
   8640a:	bf00      	nop
   8640c:	20002314 	.word	0x20002314
   86410:	0008599d 	.word	0x0008599d

00086414 <udd_ep_is_halted>:
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
   86414:	f000 000f 	and.w	r0, r0, #15
	return (Is_udd_endpoint_stall_requested(ep_index)
   86418:	0143      	lsls	r3, r0, #5
   8641a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8641e:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   86422:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
			|| ptr_job->stall_requested);
   86426:	f013 0f20 	tst.w	r3, #32
   8642a:	d109      	bne.n	86440 <udd_ep_is_halted+0x2c>
   8642c:	3801      	subs	r0, #1
   8642e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   86432:	4b04      	ldr	r3, [pc, #16]	; (86444 <udd_ep_is_halted+0x30>)
   86434:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
   86438:	7d00      	ldrb	r0, [r0, #20]
   8643a:	f3c0 0080 	ubfx	r0, r0, #2, #1
   8643e:	4770      	bx	lr
   86440:	2001      	movs	r0, #1
}
   86442:	4770      	bx	lr
   86444:	20002314 	.word	0x20002314

00086448 <udd_ep_set_halt>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   86448:	f000 030f 	and.w	r3, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
   8644c:	2b06      	cmp	r3, #6
   8644e:	d851      	bhi.n	864f4 <udd_ep_set_halt+0xac>
	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
   86450:	015a      	lsls	r2, r3, #5
   86452:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   86456:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
   8645a:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   8645e:	f012 0f20 	tst.w	r2, #32
   86462:	d149      	bne.n	864f8 <udd_ep_set_halt+0xb0>
{
   86464:	b410      	push	{r4}
	ptr_job = &udd_ep_job[ep_index - 1];
   86466:	1e59      	subs	r1, r3, #1
			|| ptr_job->stall_requested) { // Endpoint stall is requested
   86468:	eb01 0441 	add.w	r4, r1, r1, lsl #1
   8646c:	4a25      	ldr	r2, [pc, #148]	; (86504 <udd_ep_set_halt+0xbc>)
   8646e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
   86472:	7d12      	ldrb	r2, [r2, #20]
   86474:	f012 0f04 	tst.w	r2, #4
   86478:	d140      	bne.n	864fc <udd_ep_set_halt+0xb4>
	if (ptr_job->busy == true) {
   8647a:	f012 0f01 	tst.w	r2, #1
   8647e:	d13f      	bne.n	86500 <udd_ep_set_halt+0xb8>
	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
   86480:	f010 0f80 	tst.w	r0, #128	; 0x80
   86484:	d114      	bne.n	864b0 <udd_ep_set_halt+0x68>
	udd_disable_endpoint_bank_autoswitch(ep_index);
   86486:	015b      	lsls	r3, r3, #5
   86488:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8648c:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   86490:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   86494:	f022 0202 	bic.w	r2, r2, #2
   86498:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	udd_ack_stall(ep_index);
   8649c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   864a0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_stall_handshake(ep_index);
   864a4:	2220      	movs	r2, #32
   864a6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	return true;
   864aa:	2001      	movs	r0, #1
}
   864ac:	bc10      	pop	{r4}
   864ae:	4770      	bx	lr
	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
   864b0:	015a      	lsls	r2, r3, #5
   864b2:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   864b6:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
   864ba:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   864be:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
   864c2:	d0e0      	beq.n	86486 <udd_ep_set_halt+0x3e>
			ptr_job->stall_requested = true;
   864c4:	4a0f      	ldr	r2, [pc, #60]	; (86504 <udd_ep_set_halt+0xbc>)
   864c6:	eb02 01c4 	add.w	r1, r2, r4, lsl #3
   864ca:	7d0a      	ldrb	r2, [r1, #20]
   864cc:	f042 0204 	orr.w	r2, r2, #4
   864d0:	750a      	strb	r2, [r1, #20]
			udd_enable_bank_interrupt(ep_index);
   864d2:	490d      	ldr	r1, [pc, #52]	; (86508 <udd_ep_set_halt+0xc0>)
   864d4:	f103 0208 	add.w	r2, r3, #8
   864d8:	eb01 1242 	add.w	r2, r1, r2, lsl #5
   864dc:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   864e0:	6050      	str	r0, [r2, #4]
			udd_enable_endpoint_interrupt(ep_index);
   864e2:	6908      	ldr	r0, [r1, #16]
   864e4:	f44f 7280 	mov.w	r2, #256	; 0x100
   864e8:	fa02 f303 	lsl.w	r3, r2, r3
   864ec:	4303      	orrs	r3, r0
   864ee:	610b      	str	r3, [r1, #16]
			return true;
   864f0:	2001      	movs	r0, #1
   864f2:	e7db      	b.n	864ac <udd_ep_set_halt+0x64>
		return false;
   864f4:	2000      	movs	r0, #0
   864f6:	4770      	bx	lr
		return true; // Already STALL
   864f8:	2001      	movs	r0, #1
}
   864fa:	4770      	bx	lr
		return true; // Already STALL
   864fc:	2001      	movs	r0, #1
   864fe:	e7d5      	b.n	864ac <udd_ep_set_halt+0x64>
		return false; // Job on going, stall impossible
   86500:	2000      	movs	r0, #0
   86502:	e7d3      	b.n	864ac <udd_ep_set_halt+0x64>
   86504:	20002314 	.word	0x20002314
   86508:	400a4000 	.word	0x400a4000

0008650c <udd_ep_clear_halt>:
	ep &= USB_EP_ADDR_MASK;
   8650c:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
   86510:	2806      	cmp	r0, #6
   86512:	d862      	bhi.n	865da <udd_ep_clear_halt+0xce>
{
   86514:	b538      	push	{r3, r4, r5, lr}
	ptr_job = &udd_ep_job[ep - 1];
   86516:	1e42      	subs	r2, r0, #1
	if (ptr_job->stall_requested) {
   86518:	eb02 0142 	add.w	r1, r2, r2, lsl #1
   8651c:	4b37      	ldr	r3, [pc, #220]	; (865fc <udd_ep_clear_halt+0xf0>)
   8651e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
   86522:	7d1b      	ldrb	r3, [r3, #20]
   86524:	f013 0f04 	tst.w	r3, #4
   86528:	d05b      	beq.n	865e2 <udd_ep_clear_halt+0xd6>
		ptr_job->stall_requested = false;
   8652a:	460b      	mov	r3, r1
   8652c:	4933      	ldr	r1, [pc, #204]	; (865fc <udd_ep_clear_halt+0xf0>)
   8652e:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
   86532:	7d19      	ldrb	r1, [r3, #20]
   86534:	f36f 0182 	bfc	r1, #2, #1
   86538:	7519      	strb	r1, [r3, #20]
		udd_disable_bank_interrupt(ep);
   8653a:	4b31      	ldr	r3, [pc, #196]	; (86600 <udd_ep_clear_halt+0xf4>)
   8653c:	eb03 1540 	add.w	r5, r3, r0, lsl #5
   86540:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   86544:	f8c5 1108 	str.w	r1, [r5, #264]	; 0x108
		udd_disable_endpoint_interrupt(ep);
   86548:	6919      	ldr	r1, [r3, #16]
   8654a:	f44f 7480 	mov.w	r4, #256	; 0x100
   8654e:	4084      	lsls	r4, r0
   86550:	ea21 0104 	bic.w	r1, r1, r4
   86554:	6119      	str	r1, [r3, #16]
	if (Is_udd_endpoint_stall_requested(ep)) {
   86556:	f8d5 311c 	ldr.w	r3, [r5, #284]	; 0x11c
   8655a:	f013 0f20 	tst.w	r3, #32
   8655e:	d024      	beq.n	865aa <udd_ep_clear_halt+0x9e>
		if (Is_udd_stall(ep)) {
   86560:	0143      	lsls	r3, r0, #5
   86562:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   86566:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   8656a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   8656e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   86572:	d00b      	beq.n	8658c <udd_ep_clear_halt+0x80>
			udd_ack_stall(ep);
   86574:	0143      	lsls	r3, r0, #5
   86576:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8657a:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   8657e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   86582:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
			udd_reset_data_toggle(ep);
   86586:	2140      	movs	r1, #64	; 0x40
   86588:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
		udd_disable_stall_handshake(ep);
   8658c:	0143      	lsls	r3, r0, #5
   8658e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   86592:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   86596:	2120      	movs	r1, #32
   86598:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
		udd_enable_endpoint_bank_autoswitch(ep);
   8659c:	4618      	mov	r0, r3
   8659e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
   865a2:	f043 0302 	orr.w	r3, r3, #2
   865a6:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
		if (ptr_job->busy == true) {
   865aa:	eb02 0342 	add.w	r3, r2, r2, lsl #1
   865ae:	4913      	ldr	r1, [pc, #76]	; (865fc <udd_ep_clear_halt+0xf0>)
   865b0:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
   865b4:	7d1b      	ldrb	r3, [r3, #20]
   865b6:	f013 0f01 	tst.w	r3, #1
   865ba:	d010      	beq.n	865de <udd_ep_clear_halt+0xd2>
			ptr_job->busy = false;
   865bc:	eb02 0342 	add.w	r3, r2, r2, lsl #1
   865c0:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
   865c4:	7d18      	ldrb	r0, [r3, #20]
   865c6:	f36f 0000 	bfc	r0, #0, #1
   865ca:	7518      	strb	r0, [r3, #20]
			ptr_job->call_nohalt();
   865cc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   865d0:	f851 3032 	ldr.w	r3, [r1, r2, lsl #3]
   865d4:	4798      	blx	r3
	return true;
   865d6:	2001      	movs	r0, #1
   865d8:	e002      	b.n	865e0 <udd_ep_clear_halt+0xd4>
		return false;
   865da:	2000      	movs	r0, #0
}
   865dc:	4770      	bx	lr
	return true;
   865de:	2001      	movs	r0, #1
}
   865e0:	bd38      	pop	{r3, r4, r5, pc}
	if (Is_udd_endpoint_stall_requested(ep)) {
   865e2:	0143      	lsls	r3, r0, #5
   865e4:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   865e8:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   865ec:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   865f0:	f013 0f20 	tst.w	r3, #32
   865f4:	d1b4      	bne.n	86560 <udd_ep_clear_halt+0x54>
	return true;
   865f6:	2001      	movs	r0, #1
   865f8:	e7f2      	b.n	865e0 <udd_ep_clear_halt+0xd4>
   865fa:	bf00      	nop
   865fc:	20002314 	.word	0x20002314
   86600:	400a4000 	.word	0x400a4000

00086604 <udd_ep_run>:
	ep &= USB_EP_ADDR_MASK;
   86604:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
   86608:	2806      	cmp	r0, #6
   8660a:	d868      	bhi.n	866de <udd_ep_run+0xda>
{
   8660c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if ((!Is_udd_endpoint_enabled(ep))
   8660e:	0144      	lsls	r4, r0, #5
   86610:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
   86614:	f504 2420 	add.w	r4, r4, #655360	; 0xa0000
   86618:	f8d4 410c 	ldr.w	r4, [r4, #268]	; 0x10c
   8661c:	f014 0f01 	tst.w	r4, #1
   86620:	d05f      	beq.n	866e2 <udd_ep_run+0xde>
			|| Is_udd_endpoint_stall_requested(ep)
   86622:	0144      	lsls	r4, r0, #5
   86624:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
   86628:	f504 2420 	add.w	r4, r4, #655360	; 0xa0000
   8662c:	f8d4 411c 	ldr.w	r4, [r4, #284]	; 0x11c
   86630:	f014 0f20 	tst.w	r4, #32
   86634:	d157      	bne.n	866e6 <udd_ep_run+0xe2>
	ptr_job = &udd_ep_job[ep - 1];
   86636:	1e44      	subs	r4, r0, #1
			|| ptr_job->stall_requested) {
   86638:	eb04 0644 	add.w	r6, r4, r4, lsl #1
   8663c:	4d2d      	ldr	r5, [pc, #180]	; (866f4 <udd_ep_run+0xf0>)
   8663e:	eb05 05c6 	add.w	r5, r5, r6, lsl #3
   86642:	7d2d      	ldrb	r5, [r5, #20]
   86644:	f015 0f04 	tst.w	r5, #4
   86648:	d14f      	bne.n	866ea <udd_ep_run+0xe6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8664a:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i");
   8664e:	b672      	cpsid	i
   86650:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   86654:	4d28      	ldr	r5, [pc, #160]	; (866f8 <udd_ep_run+0xf4>)
   86656:	2600      	movs	r6, #0
   86658:	702e      	strb	r6, [r5, #0]
	if (ptr_job->busy == true) {
   8665a:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   8665e:	4e25      	ldr	r6, [pc, #148]	; (866f4 <udd_ep_run+0xf0>)
   86660:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
   86664:	7d2d      	ldrb	r5, [r5, #20]
   86666:	f015 0f01 	tst.w	r5, #1
   8666a:	d121      	bne.n	866b0 <udd_ep_run+0xac>
	ptr_job->busy = true;
   8666c:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   86670:	4e20      	ldr	r6, [pc, #128]	; (866f4 <udd_ep_run+0xf0>)
   86672:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
   86676:	7d2e      	ldrb	r6, [r5, #20]
   86678:	f046 0601 	orr.w	r6, r6, #1
   8667c:	752e      	strb	r6, [r5, #20]
	if (cpu_irq_is_enabled_flags(flags))
   8667e:	b92f      	cbnz	r7, 8668c <udd_ep_run+0x88>
		cpu_irq_enable();
   86680:	4d1d      	ldr	r5, [pc, #116]	; (866f8 <udd_ep_run+0xf4>)
   86682:	2601      	movs	r6, #1
   86684:	702e      	strb	r6, [r5, #0]
   86686:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   8668a:	b662      	cpsie	i
	ptr_job->buf = buf;
   8668c:	4e19      	ldr	r6, [pc, #100]	; (866f4 <udd_ep_run+0xf0>)
   8668e:	eb04 0744 	add.w	r7, r4, r4, lsl #1
   86692:	eb06 05c7 	add.w	r5, r6, r7, lsl #3
   86696:	606a      	str	r2, [r5, #4]
	ptr_job->buf_size = buf_size;
   86698:	60ab      	str	r3, [r5, #8]
	ptr_job->buf_cnt = 0;
   8669a:	2200      	movs	r2, #0
   8669c:	60ea      	str	r2, [r5, #12]
	ptr_job->buf_load = 0;
   8669e:	612a      	str	r2, [r5, #16]
	ptr_job->call_trans = callback;
   866a0:	9a06      	ldr	r2, [sp, #24]
   866a2:	f846 2037 	str.w	r2, [r6, r7, lsl #3]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
   866a6:	b961      	cbnz	r1, 866c2 <udd_ep_run+0xbe>
   866a8:	fab3 f383 	clz	r3, r3
   866ac:	095b      	lsrs	r3, r3, #5
   866ae:	e009      	b.n	866c4 <udd_ep_run+0xc0>
	if (cpu_irq_is_enabled_flags(flags))
   866b0:	b9ef      	cbnz	r7, 866ee <udd_ep_run+0xea>
		cpu_irq_enable();
   866b2:	4b11      	ldr	r3, [pc, #68]	; (866f8 <udd_ep_run+0xf4>)
   866b4:	2201      	movs	r2, #1
   866b6:	701a      	strb	r2, [r3, #0]
   866b8:	f3bf 8f5f 	dmb	sy
   866bc:	b662      	cpsie	i
		return false; // Job already on going
   866be:	2000      	movs	r0, #0
}
   866c0:	e010      	b.n	866e4 <udd_ep_run+0xe0>
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
   866c2:	2301      	movs	r3, #1
   866c4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   866c8:	4a0a      	ldr	r2, [pc, #40]	; (866f4 <udd_ep_run+0xf0>)
   866ca:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
   866ce:	7d22      	ldrb	r2, [r4, #20]
   866d0:	f363 0241 	bfi	r2, r3, #1, #1
   866d4:	7522      	strb	r2, [r4, #20]
	udd_ep_trans_done(ep);
   866d6:	4b09      	ldr	r3, [pc, #36]	; (866fc <udd_ep_run+0xf8>)
   866d8:	4798      	blx	r3
	return true;
   866da:	2001      	movs	r0, #1
   866dc:	e002      	b.n	866e4 <udd_ep_run+0xe0>
		return false;
   866de:	2000      	movs	r0, #0
}
   866e0:	4770      	bx	lr
		return false; // Endpoint is halted
   866e2:	2000      	movs	r0, #0
}
   866e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return false; // Endpoint is halted
   866e6:	2000      	movs	r0, #0
   866e8:	e7fc      	b.n	866e4 <udd_ep_run+0xe0>
   866ea:	2000      	movs	r0, #0
   866ec:	e7fa      	b.n	866e4 <udd_ep_run+0xe0>
		return false; // Job already on going
   866ee:	2000      	movs	r0, #0
   866f0:	e7f8      	b.n	866e4 <udd_ep_run+0xe0>
   866f2:	bf00      	nop
   866f4:	20002314 	.word	0x20002314
   866f8:	200006ee 	.word	0x200006ee
   866fc:	000859d5 	.word	0x000859d5

00086700 <udd_ep_alloc>:
{
   86700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86704:	b083      	sub	sp, #12
	ep = ep & USB_EP_ADDR_MASK;
   86706:	f000 050f 	and.w	r5, r0, #15
	if (ep > USB_DEVICE_MAX_EP) {
   8670a:	2d06      	cmp	r5, #6
   8670c:	f200 812a 	bhi.w	86964 <udd_ep_alloc+0x264>
	if (Is_udd_endpoint_enabled(ep)) {
   86710:	016c      	lsls	r4, r5, #5
   86712:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
   86716:	f504 2420 	add.w	r4, r4, #655360	; 0xa0000
   8671a:	f8d4 410c 	ldr.w	r4, [r4, #268]	; 0x10c
   8671e:	f014 0401 	ands.w	r4, r4, #1
   86722:	f040 8123 	bne.w	8696c <udd_ep_alloc+0x26c>
	switch (bmAttributes & USB_EP_TYPE_MASK) {
   86726:	f001 0c03 	and.w	ip, r1, #3
   8672a:	f1bc 0f02 	cmp.w	ip, #2
   8672e:	d05e      	beq.n	867ee <udd_ep_alloc+0xee>
   86730:	f1bc 0f03 	cmp.w	ip, #3
   86734:	d064      	beq.n	86800 <udd_ep_alloc+0x100>
   86736:	f1bc 0f01 	cmp.w	ip, #1
   8673a:	d001      	beq.n	86740 <udd_ep_alloc+0x40>
   8673c:	2000      	movs	r0, #0
   8673e:	e112      	b.n	86966 <udd_ep_alloc+0x266>
		b_iso_hbw = Is_udd_endpoint_high_bw_supported(ep);
   86740:	2d00      	cmp	r5, #0
   86742:	d052      	beq.n	867ea <udd_ep_alloc+0xea>
   86744:	1eeb      	subs	r3, r5, #3
   86746:	b2db      	uxtb	r3, r3
   86748:	2b01      	cmp	r3, #1
   8674a:	bf94      	ite	ls
   8674c:	2300      	movls	r3, #0
   8674e:	2301      	movhi	r3, #1
	if (b_iso_hbw) {
   86750:	469e      	mov	lr, r3
		bank = UDPHS_EPTCFG_BK_NUMBER_2 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
   86752:	f04f 0802 	mov.w	r8, #2
	if (b_iso_hbw) {
   86756:	2b00      	cmp	r3, #0
   86758:	d054      	beq.n	86804 <udd_ep_alloc+0x104>
		switch(MaxEndpointSize & (0x3u << 11)) {
   8675a:	f402 53c0 	and.w	r3, r2, #6144	; 0x1800
   8675e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   86762:	d04a      	beq.n	867fa <udd_ep_alloc+0xfa>
   86764:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
   86768:	bf08      	it	eq
   8676a:	f04f 0c03 	moveq.w	ip, #3
		MaxEndpointSize &= ~(0x3u << 11);
   8676e:	f422 52c0 	bic.w	r2, r2, #6144	; 0x1800
   86772:	b292      	uxth	r2, r2
		bank = UDPHS_EPTCFG_BK_NUMBER_2 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
   86774:	f04f 0802 	mov.w	r8, #2
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   86778:	016f      	lsls	r7, r5, #5
   8677a:	f107 2740 	add.w	r7, r7, #1073758208	; 0x40004000
   8677e:	f507 2720 	add.w	r7, r7, #655360	; 0xa0000
   86782:	f8d7 6100 	ldr.w	r6, [r7, #256]	; 0x100
   86786:	f426 767f 	bic.w	r6, r6, #1020	; 0x3fc
   8678a:	f026 0603 	bic.w	r6, r6, #3
   8678e:	010b      	lsls	r3, r1, #4
   86790:	f003 0330 	and.w	r3, r3, #48	; 0x30
   86794:	f010 0f80 	tst.w	r0, #128	; 0x80
   86798:	bf0c      	ite	eq
   8679a:	4621      	moveq	r1, r4
   8679c:	2108      	movne	r1, #8
   8679e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   867a2:	d237      	bcs.n	86814 <udd_ep_alloc+0x114>
   867a4:	2a08      	cmp	r2, #8
   867a6:	bf38      	it	cc
   867a8:	2208      	movcc	r2, #8
   867aa:	0052      	lsls	r2, r2, #1
   867ac:	3a01      	subs	r2, #1
   867ae:	fab2 f282 	clz	r2, r2
   867b2:	f1c2 021c 	rsb	r2, r2, #28
   867b6:	4333      	orrs	r3, r6
   867b8:	ea43 1388 	orr.w	r3, r3, r8, lsl #6
   867bc:	430b      	orrs	r3, r1
   867be:	f1be 0f00 	cmp.w	lr, #0
   867c2:	d001      	beq.n	867c8 <udd_ep_alloc+0xc8>
   867c4:	ea4f 240c 	mov.w	r4, ip, lsl #8
   867c8:	431a      	orrs	r2, r3
   867ca:	4322      	orrs	r2, r4
   867cc:	f8c7 2100 	str.w	r2, [r7, #256]	; 0x100
	if (!Is_udd_endpoint_mapped(ep)) {
   867d0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
   867d4:	2b00      	cmp	r3, #0
   867d6:	f280 80cd 	bge.w	86974 <udd_ep_alloc+0x274>
	udd_enable_endpoint(ep);
   867da:	2301      	movs	r3, #1
   867dc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	for (i = USB_DEVICE_MAX_EP; i >= ep; i--) {
   867e0:	2306      	movs	r3, #6
	ep_allocated = 0;
   867e2:	2600      	movs	r6, #0
		if (Is_udd_endpoint_enabled(i)) {
   867e4:	4865      	ldr	r0, [pc, #404]	; (8697c <udd_ep_alloc+0x27c>)
			udd_disable_endpoint(i);
   867e6:	2401      	movs	r4, #1
   867e8:	e01b      	b.n	86822 <udd_ep_alloc+0x122>
		b_iso_hbw = Is_udd_endpoint_high_bw_supported(ep);
   867ea:	2300      	movs	r3, #0
   867ec:	e7b0      	b.n	86750 <udd_ep_alloc+0x50>
		nb_bank = UDD_BULK_NB_BANK(ep);
   867ee:	2d03      	cmp	r5, #3
   867f0:	bf34      	ite	cc
   867f2:	46e0      	movcc	r8, ip
   867f4:	f04f 0801 	movcs.w	r8, #1
   867f8:	e004      	b.n	86804 <udd_ep_alloc+0x104>
			nb_tran = 2;
   867fa:	f04f 0c02 	mov.w	ip, #2
   867fe:	e7b6      	b.n	8676e <udd_ep_alloc+0x6e>
	switch (bmAttributes & USB_EP_TYPE_MASK) {
   86800:	f04f 0801 	mov.w	r8, #1
	} else if (MaxEndpointSize & (0x3u << 11)) {
   86804:	f412 5fc0 	tst.w	r2, #6144	; 0x1800
   86808:	f040 80b2 	bne.w	86970 <udd_ep_alloc+0x270>
   8680c:	f04f 0e00 	mov.w	lr, #0
	uint8_t nb_bank, bank, nb_tran = 0, i;
   86810:	46f4      	mov	ip, lr
   86812:	e7b1      	b.n	86778 <udd_ep_alloc+0x78>
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   86814:	f240 72ff 	movw	r2, #2047	; 0x7ff
   86818:	e7c9      	b.n	867ae <udd_ep_alloc+0xae>
	for (i = USB_DEVICE_MAX_EP; i >= ep; i--) {
   8681a:	3b01      	subs	r3, #1
   8681c:	b2db      	uxtb	r3, r3
   8681e:	429d      	cmp	r5, r3
   86820:	d81e      	bhi.n	86860 <udd_ep_alloc+0x160>
		if (Is_udd_endpoint_enabled(i)) {
   86822:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   86826:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
   8682a:	f012 0f01 	tst.w	r2, #1
   8682e:	d0f4      	beq.n	8681a <udd_ep_alloc+0x11a>
			bank = udd_get_endpoint_bank(i);
   86830:	015a      	lsls	r2, r3, #5
   86832:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   86836:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
   8683a:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
			ep_allocated |=  bank << (i * 2);
   8683e:	f3c1 1181 	ubfx	r1, r1, #6, #2
   86842:	005f      	lsls	r7, r3, #1
   86844:	40b9      	lsls	r1, r7
   86846:	430e      	orrs	r6, r1
   86848:	b2b6      	uxth	r6, r6
			udd_disable_endpoint(i);
   8684a:	eb00 1143 	add.w	r1, r0, r3, lsl #5
   8684e:	f8c1 4108 	str.w	r4, [r1, #264]	; 0x108
			udd_configure_endpoint_bank(i, 0);
   86852:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
   86856:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
   8685a:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
   8685e:	e7dc      	b.n	8681a <udd_ep_alloc+0x11a>
   86860:	462c      	mov	r4, r5
   86862:	eb05 0345 	add.w	r3, r5, r5, lsl #1
   86866:	4d46      	ldr	r5, [pc, #280]	; (86980 <udd_ep_alloc+0x280>)
   86868:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
		bool b_restart = ptr_job->busy;
   8686c:	4f44      	ldr	r7, [pc, #272]	; (86980 <udd_ep_alloc+0x280>)
		udd_enable_endpoint(i);
   8686e:	f04f 0801 	mov.w	r8, #1
			b_restart = udd_ep_run(i,
   86872:	f8df 9110 	ldr.w	r9, [pc, #272]	; 86984 <udd_ep_alloc+0x284>
   86876:	e023      	b.n	868c0 <udd_ep_alloc+0x1c0>
			if (NULL == ptr_job->call_trans) {
   86878:	eb0e 034e 	add.w	r3, lr, lr, lsl #1
   8687c:	4a40      	ldr	r2, [pc, #256]	; (86980 <udd_ep_alloc+0x280>)
   8687e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
   86882:	2c00      	cmp	r4, #0
   86884:	d078      	beq.n	86978 <udd_ep_alloc+0x278>
			if (Is_udd_endpoint_in(i)) {
   86886:	f10c 0c08 	add.w	ip, ip, #8
   8688a:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
   8688e:	4b3b      	ldr	r3, [pc, #236]	; (8697c <udd_ep_alloc+0x27c>)
   86890:	f853 300c 	ldr.w	r3, [r3, ip]
   86894:	f013 0f08 	tst.w	r3, #8
				i |= USB_EP_DIR_IN;
   86898:	bf18      	it	ne
   8689a:	f040 0080 	orrne.w	r0, r0, #128	; 0x80
			ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
   8689e:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
   868a2:	4b37      	ldr	r3, [pc, #220]	; (86980 <udd_ep_alloc+0x280>)
   868a4:	eb03 0ece 	add.w	lr, r3, lr, lsl #3
   868a8:	4602      	mov	r2, r0
   868aa:	f8de 100c 	ldr.w	r1, [lr, #12]
   868ae:	2001      	movs	r0, #1
   868b0:	47a0      	blx	r4
			return false;
   868b2:	2000      	movs	r0, #0
   868b4:	e057      	b.n	86966 <udd_ep_alloc+0x266>
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   868b6:	3401      	adds	r4, #1
   868b8:	3518      	adds	r5, #24
   868ba:	b2e3      	uxtb	r3, r4
   868bc:	2b06      	cmp	r3, #6
   868be:	d84f      	bhi.n	86960 <udd_ep_alloc+0x260>
   868c0:	b2e0      	uxtb	r0, r4
		udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   868c2:	46a4      	mov	ip, r4
		bank = (ep_allocated >> (i * 2)) & 0x03;
   868c4:	0063      	lsls	r3, r4, #1
   868c6:	fa46 f303 	asr.w	r3, r6, r3
		if (bank == 0) {
   868ca:	f013 0203 	ands.w	r2, r3, #3
   868ce:	d0f2      	beq.n	868b6 <udd_ep_alloc+0x1b6>
   868d0:	f104 3eff 	add.w	lr, r4, #4294967295
		bool b_restart = ptr_job->busy;
   868d4:	eb0e 014e 	add.w	r1, lr, lr, lsl #1
   868d8:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
   868dc:	7d0b      	ldrb	r3, [r1, #20]
   868de:	f003 0a01 	and.w	sl, r3, #1
		ptr_job->busy = false;
   868e2:	f36f 0300 	bfc	r3, #0, #1
   868e6:	750b      	strb	r3, [r1, #20]
		udd_configure_endpoint_bank(i, bank);
   868e8:	0163      	lsls	r3, r4, #5
   868ea:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   868ee:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   868f2:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
   868f6:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
   868fa:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
   868fe:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		udd_enable_endpoint(i);
   86902:	f8c3 8104 	str.w	r8, [r3, #260]	; 0x104
		if (!Is_udd_endpoint_mapped(i)) {
   86906:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   8690a:	2a00      	cmp	r2, #0
   8690c:	dab4      	bge.n	86878 <udd_ep_alloc+0x178>
		udd_enable_endpoint_bank_autoswitch(i);
   8690e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
   86912:	f042 0202 	orr.w	r2, r2, #2
   86916:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		if (b_restart) {
   8691a:	f1ba 0f00 	cmp.w	sl, #0
   8691e:	d0ca      	beq.n	868b6 <udd_ep_alloc+0x1b6>
			ptr_job->buf_cnt -= ptr_job->buf_load;
   86920:	f855 bc0c 	ldr.w	fp, [r5, #-12]
   86924:	f855 2c08 	ldr.w	r2, [r5, #-8]
   86928:	ebab 0102 	sub.w	r1, fp, r2
   8692c:	f845 1c0c 	str.w	r1, [r5, #-12]
			b_restart = udd_ep_run(i,
   86930:	f855 3c10 	ldr.w	r3, [r5, #-16]
   86934:	eb02 0a03 	add.w	sl, r2, r3
   86938:	f855 2c14 	ldr.w	r2, [r5, #-20]
					ptr_job->b_shortpacket,
   8693c:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
   86940:	eb07 0ece 	add.w	lr, r7, lr, lsl #3
   86944:	f89e c014 	ldrb.w	ip, [lr, #20]
			b_restart = udd_ep_run(i,
   86948:	f855 3c18 	ldr.w	r3, [r5, #-24]
   8694c:	9300      	str	r3, [sp, #0]
   8694e:	ebaa 030b 	sub.w	r3, sl, fp
   86952:	440a      	add	r2, r1
   86954:	f3cc 0140 	ubfx	r1, ip, #1, #1
   86958:	47c8      	blx	r9
			if (!b_restart) {
   8695a:	2800      	cmp	r0, #0
   8695c:	d1ab      	bne.n	868b6 <udd_ep_alloc+0x1b6>
   8695e:	e002      	b.n	86966 <udd_ep_alloc+0x266>
	return true;
   86960:	2001      	movs	r0, #1
   86962:	e000      	b.n	86966 <udd_ep_alloc+0x266>
		return false;
   86964:	2000      	movs	r0, #0
}
   86966:	b003      	add	sp, #12
   86968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return false;
   8696c:	2000      	movs	r0, #0
   8696e:	e7fa      	b.n	86966 <udd_ep_alloc+0x266>
		return false;
   86970:	2000      	movs	r0, #0
   86972:	e7f8      	b.n	86966 <udd_ep_alloc+0x266>
		return false;
   86974:	2000      	movs	r0, #0
   86976:	e7f6      	b.n	86966 <udd_ep_alloc+0x266>
				return false;
   86978:	2000      	movs	r0, #0
   8697a:	e7f4      	b.n	86966 <udd_ep_alloc+0x266>
   8697c:	400a4000 	.word	0x400a4000
   86980:	20002314 	.word	0x20002314
   86984:	00086605 	.word	0x00086605

00086988 <udd_ep_abort>:
{
   86988:	b510      	push	{r4, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   8698a:	f000 020f 	and.w	r2, r0, #15
	udd_endpoint_dma_set_control(ep_index, 0);
   8698e:	4b18      	ldr	r3, [pc, #96]	; (869f0 <udd_ep_abort+0x68>)
   86990:	eb03 1302 	add.w	r3, r3, r2, lsl #4
   86994:	2100      	movs	r1, #0
   86996:	6099      	str	r1, [r3, #8]
	if (ep & USB_EP_DIR_IN) {
   86998:	f010 0f80 	tst.w	r0, #128	; 0x80
   8699c:	d109      	bne.n	869b2 <udd_ep_abort+0x2a>
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
   8699e:	1e50      	subs	r0, r2, #1
   869a0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   869a4:	2101      	movs	r1, #1
   869a6:	4b13      	ldr	r3, [pc, #76]	; (869f4 <udd_ep_abort+0x6c>)
   869a8:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
   869ac:	4b12      	ldr	r3, [pc, #72]	; (869f8 <udd_ep_abort+0x70>)
   869ae:	4798      	blx	r3
}
   869b0:	bd10      	pop	{r4, pc}
		for(;udd_nb_busy_bank(ep_index);) {
   869b2:	0151      	lsls	r1, r2, #5
   869b4:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   869b8:	f501 2120 	add.w	r1, r1, #655360	; 0xa0000
   869bc:	f8d1 111c 	ldr.w	r1, [r1, #284]	; 0x11c
   869c0:	f411 2f40 	tst.w	r1, #786432	; 0xc0000
   869c4:	d0eb      	beq.n	8699e <udd_ep_abort+0x16>
			udd_kill_last_in_bank(ep_index);
   869c6:	0153      	lsls	r3, r2, #5
   869c8:	f103 2140 	add.w	r1, r3, #1073758208	; 0x40004000
   869cc:	f501 2120 	add.w	r1, r1, #655360	; 0xa0000
   869d0:	f501 748a 	add.w	r4, r1, #276	; 0x114
   869d4:	f44f 7000 	mov.w	r0, #512	; 0x200
   869d8:	6020      	str	r0, [r4, #0]
			while(Is_udd_kill_last(ep_index));
   869da:	f8d1 311c 	ldr.w	r3, [r1, #284]	; 0x11c
   869de:	f413 7f00 	tst.w	r3, #512	; 0x200
   869e2:	d1fa      	bne.n	869da <udd_ep_abort+0x52>
		for(;udd_nb_busy_bank(ep_index);) {
   869e4:	f8d1 311c 	ldr.w	r3, [r1, #284]	; 0x11c
   869e8:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
   869ec:	d1f4      	bne.n	869d8 <udd_ep_abort+0x50>
   869ee:	e7d6      	b.n	8699e <udd_ep_abort+0x16>
   869f0:	400a4300 	.word	0x400a4300
   869f4:	20002314 	.word	0x20002314
   869f8:	0008599d 	.word	0x0008599d

000869fc <udd_test_mode_j>:
	udd_enable_hs_test_mode();
   869fc:	4a07      	ldr	r2, [pc, #28]	; (86a1c <udd_test_mode_j+0x20>)
   869fe:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   86a02:	f023 0303 	bic.w	r3, r3, #3
   86a06:	f043 0302 	orr.w	r3, r3, #2
   86a0a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	udd_enable_hs_test_mode_j();
   86a0e:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   86a12:	f043 0304 	orr.w	r3, r3, #4
   86a16:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
}
   86a1a:	4770      	bx	lr
   86a1c:	400a4000 	.word	0x400a4000

00086a20 <udd_test_mode_k>:
	udd_enable_hs_test_mode();
   86a20:	4a07      	ldr	r2, [pc, #28]	; (86a40 <udd_test_mode_k+0x20>)
   86a22:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   86a26:	f023 0303 	bic.w	r3, r3, #3
   86a2a:	f043 0302 	orr.w	r3, r3, #2
   86a2e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	udd_enable_hs_test_mode_k();
   86a32:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   86a36:	f043 0308 	orr.w	r3, r3, #8
   86a3a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
}
   86a3e:	4770      	bx	lr
   86a40:	400a4000 	.word	0x400a4000

00086a44 <udd_test_mode_se0_nak>:
	udd_enable_hs_test_mode();
   86a44:	4a04      	ldr	r2, [pc, #16]	; (86a58 <udd_test_mode_se0_nak+0x14>)
   86a46:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   86a4a:	f023 0303 	bic.w	r3, r3, #3
   86a4e:	f043 0302 	orr.w	r3, r3, #2
   86a52:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
}
   86a56:	4770      	bx	lr
   86a58:	400a4000 	.word	0x400a4000

00086a5c <udd_test_mode_packet>:
{
   86a5c:	b430      	push	{r4, r5}
   86a5e:	b08e      	sub	sp, #56	; 0x38
	const uint8_t test_packet[] = {
   86a60:	466c      	mov	r4, sp
   86a62:	4d21      	ldr	r5, [pc, #132]	; (86ae8 <udd_test_mode_packet+0x8c>)
   86a64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   86a66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   86a68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   86a6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   86a6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   86a6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   86a70:	e895 0003 	ldmia.w	r5, {r0, r1}
   86a74:	f844 0b04 	str.w	r0, [r4], #4
   86a78:	7021      	strb	r1, [r4, #0]
	udd_disable_endpoint(0);
   86a7a:	4b1c      	ldr	r3, [pc, #112]	; (86aec <udd_test_mode_packet+0x90>)
   86a7c:	2101      	movs	r1, #1
   86a7e:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	udd_configure_endpoint(0, // endpoint number: 0
   86a82:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   86a86:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
   86a8a:	f022 0203 	bic.w	r2, r2, #3
   86a8e:	f042 026b 	orr.w	r2, r2, #107	; 0x6b
   86a92:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	udd_enable_endpoint(0);
   86a96:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	udd_enable_hs_test_mode();
   86a9a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
   86a9e:	f022 0203 	bic.w	r2, r2, #3
   86aa2:	f042 0202 	orr.w	r2, r2, #2
   86aa6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	udd_enable_hs_test_mode_packet();
   86aaa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
   86aae:	f042 0210 	orr.w	r2, r2, #16
   86ab2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	ptr_src = test_packet;
   86ab6:	466b      	mov	r3, sp
   86ab8:	480d      	ldr	r0, [pc, #52]	; (86af0 <udd_test_mode_packet+0x94>)
   86aba:	aa0e      	add	r2, sp, #56	; 0x38
   86abc:	1a80      	subs	r0, r0, r2
	for (i = 0; i < sizeof(test_packet); i++) {
   86abe:	f10d 0435 	add.w	r4, sp, #53	; 0x35
   86ac2:	181a      	adds	r2, r3, r0
		*ptr_dest++ = *ptr_src++;
   86ac4:	f813 1b01 	ldrb.w	r1, [r3], #1
   86ac8:	7011      	strb	r1, [r2, #0]
	for (i = 0; i < sizeof(test_packet); i++) {
   86aca:	42a3      	cmp	r3, r4
   86acc:	d1f9      	bne.n	86ac2 <udd_test_mode_packet+0x66>
	udd_ack_in_send(0);
   86ace:	4b07      	ldr	r3, [pc, #28]	; (86aec <udd_test_mode_packet+0x90>)
   86ad0:	f44f 6280 	mov.w	r2, #1024	; 0x400
   86ad4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   86ad8:	f44f 6200 	mov.w	r2, #2048	; 0x800
   86adc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
}
   86ae0:	b00e      	add	sp, #56	; 0x38
   86ae2:	bc30      	pop	{r4, r5}
   86ae4:	4770      	bx	lr
   86ae6:	bf00      	nop
   86ae8:	0008e578 	.word	0x0008e578
   86aec:	400a4000 	.word	0x400a4000
   86af0:	20180038 	.word	0x20180038

00086af4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   86af4:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
   86af6:	010b      	lsls	r3, r1, #4
   86af8:	4293      	cmp	r3, r2
   86afa:	d914      	bls.n	86b26 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   86afc:	00c9      	lsls	r1, r1, #3
   86afe:	084b      	lsrs	r3, r1, #1
   86b00:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
   86b04:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
   86b08:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   86b0a:	1e5c      	subs	r4, r3, #1
   86b0c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   86b10:	428c      	cmp	r4, r1
   86b12:	d901      	bls.n	86b18 <usart_set_async_baudrate+0x24>
		return 1;
   86b14:	2001      	movs	r0, #1
   86b16:	e017      	b.n	86b48 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
   86b18:	6841      	ldr	r1, [r0, #4]
   86b1a:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
   86b1e:	6041      	str	r1, [r0, #4]
   86b20:	e00c      	b.n	86b3c <usart_set_async_baudrate+0x48>
		return 1;
   86b22:	2001      	movs	r0, #1
   86b24:	e010      	b.n	86b48 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   86b26:	0859      	lsrs	r1, r3, #1
   86b28:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
   86b2c:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
   86b30:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   86b32:	1e5c      	subs	r4, r3, #1
   86b34:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   86b38:	428c      	cmp	r4, r1
   86b3a:	d8f2      	bhi.n	86b22 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
   86b3c:	0412      	lsls	r2, r2, #16
   86b3e:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
   86b42:	431a      	orrs	r2, r3
   86b44:	6202      	str	r2, [r0, #32]

	return 0;
   86b46:	2000      	movs	r0, #0
}
   86b48:	bc10      	pop	{r4}
   86b4a:	4770      	bx	lr

00086b4c <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   86b4c:	4b0a      	ldr	r3, [pc, #40]	; (86b78 <usart_reset+0x2c>)
   86b4e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
   86b52:	2300      	movs	r3, #0
   86b54:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
   86b56:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
   86b58:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   86b5a:	2388      	movs	r3, #136	; 0x88
   86b5c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   86b5e:	2324      	movs	r3, #36	; 0x24
   86b60:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
   86b62:	f44f 7380 	mov.w	r3, #256	; 0x100
   86b66:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
   86b68:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   86b6c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_DTRDIS;
   86b6e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
   86b72:	6003      	str	r3, [r0, #0]
   86b74:	4770      	bx	lr
   86b76:	bf00      	nop
   86b78:	55534100 	.word	0x55534100

00086b7c <usart_init_rs232>:
{
   86b7c:	b570      	push	{r4, r5, r6, lr}
   86b7e:	4605      	mov	r5, r0
   86b80:	460c      	mov	r4, r1
   86b82:	4616      	mov	r6, r2
	usart_reset(p_usart);
   86b84:	4b0f      	ldr	r3, [pc, #60]	; (86bc4 <usart_init_rs232+0x48>)
   86b86:	4798      	blx	r3
	ul_reg_val = 0;
   86b88:	2200      	movs	r2, #0
   86b8a:	4b0f      	ldr	r3, [pc, #60]	; (86bc8 <usart_init_rs232+0x4c>)
   86b8c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
   86b8e:	b1a4      	cbz	r4, 86bba <usart_init_rs232+0x3e>
   86b90:	4632      	mov	r2, r6
   86b92:	6821      	ldr	r1, [r4, #0]
   86b94:	4628      	mov	r0, r5
   86b96:	4b0d      	ldr	r3, [pc, #52]	; (86bcc <usart_init_rs232+0x50>)
   86b98:	4798      	blx	r3
   86b9a:	4602      	mov	r2, r0
   86b9c:	b978      	cbnz	r0, 86bbe <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   86b9e:	6863      	ldr	r3, [r4, #4]
   86ba0:	68a1      	ldr	r1, [r4, #8]
   86ba2:	430b      	orrs	r3, r1
   86ba4:	6921      	ldr	r1, [r4, #16]
   86ba6:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   86ba8:	68e1      	ldr	r1, [r4, #12]
   86baa:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   86bac:	4906      	ldr	r1, [pc, #24]	; (86bc8 <usart_init_rs232+0x4c>)
   86bae:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
   86bb0:	6869      	ldr	r1, [r5, #4]
   86bb2:	430b      	orrs	r3, r1
   86bb4:	606b      	str	r3, [r5, #4]
}
   86bb6:	4610      	mov	r0, r2
   86bb8:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
   86bba:	2201      	movs	r2, #1
   86bbc:	e7fb      	b.n	86bb6 <usart_init_rs232+0x3a>
   86bbe:	2201      	movs	r2, #1
   86bc0:	e7f9      	b.n	86bb6 <usart_init_rs232+0x3a>
   86bc2:	bf00      	nop
   86bc4:	00086b4d 	.word	0x00086b4d
   86bc8:	200023a4 	.word	0x200023a4
   86bcc:	00086af5 	.word	0x00086af5

00086bd0 <usart_init_sync_master>:
{
   86bd0:	b570      	push	{r4, r5, r6, lr}
   86bd2:	4604      	mov	r4, r0
   86bd4:	460e      	mov	r6, r1
   86bd6:	4615      	mov	r5, r2
	usart_reset(p_usart);
   86bd8:	4b15      	ldr	r3, [pc, #84]	; (86c30 <usart_init_sync_master+0x60>)
   86bda:	4798      	blx	r3
	ul_reg_val = 0;
   86bdc:	2200      	movs	r2, #0
   86bde:	4b15      	ldr	r3, [pc, #84]	; (86c34 <usart_init_sync_master+0x64>)
   86be0:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_sync_master_baudrate(p_usart,
   86be2:	b306      	cbz	r6, 86c26 <usart_init_sync_master+0x56>
   86be4:	6833      	ldr	r3, [r6, #0]
	cd = (ul_mck + baudrate / 2) / baudrate;
   86be6:	eb05 0253 	add.w	r2, r5, r3, lsr #1
   86bea:	fbb2 f2f3 	udiv	r2, r2, r3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   86bee:	1e51      	subs	r1, r2, #1
   86bf0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
   86bf4:	4299      	cmp	r1, r3
   86bf6:	d818      	bhi.n	86c2a <usart_init_sync_master+0x5a>
	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   86bf8:	6222      	str	r2, [r4, #32]
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USCLKS_Msk) |
   86bfa:	6863      	ldr	r3, [r4, #4]
			US_MR_USCLKS_MCK | US_MR_SYNC;
   86bfc:	f423 7398 	bic.w	r3, r3, #304	; 0x130
   86c00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USCLKS_Msk) |
   86c04:	6063      	str	r3, [r4, #4]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   86c06:	6873      	ldr	r3, [r6, #4]
   86c08:	68b2      	ldr	r2, [r6, #8]
   86c0a:	4313      	orrs	r3, r2
	ul_reg_val |= US_MR_USART_MODE_NORMAL | US_MR_CLKO;
   86c0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   86c10:	6932      	ldr	r2, [r6, #16]
   86c12:	4313      	orrs	r3, r2
   86c14:	68f2      	ldr	r2, [r6, #12]
   86c16:	4313      	orrs	r3, r2
   86c18:	4a06      	ldr	r2, [pc, #24]	; (86c34 <usart_init_sync_master+0x64>)
   86c1a:	6013      	str	r3, [r2, #0]
	p_usart->US_MR |= ul_reg_val;
   86c1c:	6862      	ldr	r2, [r4, #4]
   86c1e:	4313      	orrs	r3, r2
   86c20:	6063      	str	r3, [r4, #4]
	return 0;
   86c22:	2000      	movs	r0, #0
   86c24:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
   86c26:	2001      	movs	r0, #1
   86c28:	bd70      	pop	{r4, r5, r6, pc}
   86c2a:	2001      	movs	r0, #1
}
   86c2c:	bd70      	pop	{r4, r5, r6, pc}
   86c2e:	bf00      	nop
   86c30:	00086b4d 	.word	0x00086b4d
   86c34:	200023a8 	.word	0x200023a8

00086c38 <usart_init_iso7816>:
{
   86c38:	b570      	push	{r4, r5, r6, lr}
   86c3a:	4606      	mov	r6, r0
   86c3c:	460c      	mov	r4, r1
   86c3e:	4615      	mov	r5, r2
	usart_reset(p_usart);
   86c40:	4b30      	ldr	r3, [pc, #192]	; (86d04 <usart_init_iso7816+0xcc>)
   86c42:	4798      	blx	r3
	ul_reg_val = 0;
   86c44:	2200      	movs	r2, #0
   86c46:	4b30      	ldr	r3, [pc, #192]	; (86d08 <usart_init_iso7816+0xd0>)
   86c48:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || ((p_usart_opt->parity_type != US_MR_PAR_EVEN) &&
   86c4a:	2c00      	cmp	r4, #0
   86c4c:	d04f      	beq.n	86cee <usart_init_iso7816+0xb6>
   86c4e:	68a3      	ldr	r3, [r4, #8]
   86c50:	f433 7300 	bics.w	r3, r3, #512	; 0x200
   86c54:	d14d      	bne.n	86cf2 <usart_init_iso7816+0xba>
	if (p_usart_opt->protocol_type == ISO7816_T_0) {
   86c56:	69e3      	ldr	r3, [r4, #28]
   86c58:	2b00      	cmp	r3, #0
   86c5a:	d13c      	bne.n	86cd6 <usart_init_iso7816+0x9e>
				(p_usart_opt->max_iterations << US_MR_MAX_ITERATION_Pos);
   86c5c:	6963      	ldr	r3, [r4, #20]
   86c5e:	061b      	lsls	r3, r3, #24
		ul_reg_val |= US_MR_USART_MODE_IS07816_T_0 | US_MR_NBSTOP_2_BIT |
   86c60:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
   86c64:	f042 0204 	orr.w	r2, r2, #4
   86c68:	4927      	ldr	r1, [pc, #156]	; (86d08 <usart_init_iso7816+0xd0>)
   86c6a:	600a      	str	r2, [r1, #0]
		if (p_usart_opt->bit_order) {
   86c6c:	69a2      	ldr	r2, [r4, #24]
   86c6e:	b122      	cbz	r2, 86c7a <usart_init_iso7816+0x42>
			ul_reg_val |= US_MR_MSBF;
   86c70:	f443 3390 	orr.w	r3, r3, #73728	; 0x12000
   86c74:	f043 0304 	orr.w	r3, r3, #4
   86c78:	600b      	str	r3, [r1, #0]
	if (usart_set_iso7816_clock(p_usart, p_usart_opt->iso7816_hz, ul_mck)) {
   86c7a:	6823      	ldr	r3, [r4, #0]
	cd = (ul_mck + clock / 2) / clock;
   86c7c:	eb05 0553 	add.w	r5, r5, r3, lsr #1
   86c80:	fbb5 f5f3 	udiv	r5, r5, r3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   86c84:	1e6a      	subs	r2, r5, #1
   86c86:	f64f 73fe 	movw	r3, #65534	; 0xfffe
   86c8a:	429a      	cmp	r2, r3
   86c8c:	d837      	bhi.n	86cfe <usart_init_iso7816+0xc6>
	p_usart->US_MR = (p_usart->US_MR & ~(US_MR_USCLKS_Msk | US_MR_SYNC |
   86c8e:	6873      	ldr	r3, [r6, #4]
			US_MR_OVER)) | US_MR_USCLKS_MCK | US_MR_CLKO;
   86c90:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
   86c94:	f423 7398 	bic.w	r3, r3, #304	; 0x130
   86c98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
	p_usart->US_MR = (p_usart->US_MR & ~(US_MR_USCLKS_Msk | US_MR_SYNC |
   86c9c:	6073      	str	r3, [r6, #4]
	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   86c9e:	6235      	str	r5, [r6, #32]
	p_usart->US_FIDI = p_usart_opt->fidi_ratio;
   86ca0:	6863      	ldr	r3, [r4, #4]
   86ca2:	6433      	str	r3, [r6, #64]	; 0x40
	ul_reg_val |= p_usart_opt->parity_type;
   86ca4:	4a18      	ldr	r2, [pc, #96]	; (86d08 <usart_init_iso7816+0xd0>)
   86ca6:	68a3      	ldr	r3, [r4, #8]
   86ca8:	6811      	ldr	r1, [r2, #0]
   86caa:	430b      	orrs	r3, r1
   86cac:	6013      	str	r3, [r2, #0]
	if (p_usart_opt->inhibit_nack) {
   86cae:	68e2      	ldr	r2, [r4, #12]
   86cb0:	b11a      	cbz	r2, 86cba <usart_init_iso7816+0x82>
		ul_reg_val |= US_MR_INACK;
   86cb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   86cb6:	4a14      	ldr	r2, [pc, #80]	; (86d08 <usart_init_iso7816+0xd0>)
   86cb8:	6013      	str	r3, [r2, #0]
	if (p_usart_opt->dis_suc_nack) {
   86cba:	6923      	ldr	r3, [r4, #16]
   86cbc:	b123      	cbz	r3, 86cc8 <usart_init_iso7816+0x90>
		ul_reg_val |= US_MR_DSNACK;
   86cbe:	4a12      	ldr	r2, [pc, #72]	; (86d08 <usart_init_iso7816+0xd0>)
   86cc0:	6813      	ldr	r3, [r2, #0]
   86cc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
   86cc6:	6013      	str	r3, [r2, #0]
	p_usart->US_MR |= ul_reg_val;
   86cc8:	6873      	ldr	r3, [r6, #4]
   86cca:	4a0f      	ldr	r2, [pc, #60]	; (86d08 <usart_init_iso7816+0xd0>)
   86ccc:	6812      	ldr	r2, [r2, #0]
   86cce:	4313      	orrs	r3, r2
   86cd0:	6073      	str	r3, [r6, #4]
	return 0;
   86cd2:	2000      	movs	r0, #0
   86cd4:	bd70      	pop	{r4, r5, r6, pc}
	} else if (p_usart_opt->protocol_type == ISO7816_T_1) {
   86cd6:	2b01      	cmp	r3, #1
   86cd8:	d001      	beq.n	86cde <usart_init_iso7816+0xa6>
		return 1;
   86cda:	2001      	movs	r0, #1
   86cdc:	bd70      	pop	{r4, r5, r6, pc}
		if (p_usart_opt->bit_order || p_usart_opt->max_iterations) {
   86cde:	69a3      	ldr	r3, [r4, #24]
   86ce0:	b94b      	cbnz	r3, 86cf6 <usart_init_iso7816+0xbe>
   86ce2:	6963      	ldr	r3, [r4, #20]
   86ce4:	b94b      	cbnz	r3, 86cfa <usart_init_iso7816+0xc2>
		ul_reg_val |= US_MR_USART_MODE_IS07816_T_1 | US_MR_NBSTOP_1_BIT;
   86ce6:	2206      	movs	r2, #6
   86ce8:	4b07      	ldr	r3, [pc, #28]	; (86d08 <usart_init_iso7816+0xd0>)
   86cea:	601a      	str	r2, [r3, #0]
   86cec:	e7c5      	b.n	86c7a <usart_init_iso7816+0x42>
		return 1;
   86cee:	2001      	movs	r0, #1
   86cf0:	bd70      	pop	{r4, r5, r6, pc}
   86cf2:	2001      	movs	r0, #1
   86cf4:	bd70      	pop	{r4, r5, r6, pc}
			return 1;
   86cf6:	2001      	movs	r0, #1
   86cf8:	bd70      	pop	{r4, r5, r6, pc}
   86cfa:	2001      	movs	r0, #1
   86cfc:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
   86cfe:	2001      	movs	r0, #1
}
   86d00:	bd70      	pop	{r4, r5, r6, pc}
   86d02:	bf00      	nop
   86d04:	00086b4d 	.word	0x00086b4d
   86d08:	200023ac 	.word	0x200023ac

00086d0c <usart_init_spi_master>:
{
   86d0c:	b570      	push	{r4, r5, r6, lr}
   86d0e:	4606      	mov	r6, r0
   86d10:	460c      	mov	r4, r1
   86d12:	4615      	mov	r5, r2
	usart_reset(p_usart);
   86d14:	4b2a      	ldr	r3, [pc, #168]	; (86dc0 <usart_init_spi_master+0xb4>)
   86d16:	4798      	blx	r3
	ul_reg_val = 0;
   86d18:	2200      	movs	r2, #0
   86d1a:	4b2a      	ldr	r3, [pc, #168]	; (86dc4 <usart_init_spi_master+0xb8>)
   86d1c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   86d1e:	2c00      	cmp	r4, #0
   86d20:	d049      	beq.n	86db6 <usart_init_spi_master+0xaa>
   86d22:	68a3      	ldr	r3, [r4, #8]
   86d24:	2b03      	cmp	r3, #3
   86d26:	d901      	bls.n	86d2c <usart_init_spi_master+0x20>
		return 1;
   86d28:	2001      	movs	r0, #1
   86d2a:	bd70      	pop	{r4, r5, r6, pc}
			usart_set_spi_master_baudrate(p_usart, p_usart_opt->baudrate,
   86d2c:	6823      	ldr	r3, [r4, #0]
	cd = (ul_mck + baudrate / 2) / baudrate;
   86d2e:	eb05 0553 	add.w	r5, r5, r3, lsr #1
   86d32:	fbb5 f5f3 	udiv	r5, r5, r3
	if (cd < MIN_CD_VALUE_SPI || cd > MAX_CD_VALUE) {
   86d36:	1f2a      	subs	r2, r5, #4
   86d38:	f64f 73fb 	movw	r3, #65531	; 0xfffb
   86d3c:	429a      	cmp	r2, r3
   86d3e:	d83c      	bhi.n	86dba <usart_init_spi_master+0xae>
	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   86d40:	6235      	str	r5, [r6, #32]
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
   86d42:	6863      	ldr	r3, [r4, #4]
   86d44:	68e2      	ldr	r2, [r4, #12]
   86d46:	4313      	orrs	r3, r2
   86d48:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
   86d4c:	f042 020e 	orr.w	r2, r2, #14
   86d50:	491c      	ldr	r1, [pc, #112]	; (86dc4 <usart_init_spi_master+0xb8>)
   86d52:	600a      	str	r2, [r1, #0]
	switch (p_usart_opt->spi_mode) {
   86d54:	68a2      	ldr	r2, [r4, #8]
   86d56:	2a03      	cmp	r2, #3
   86d58:	d80b      	bhi.n	86d72 <usart_init_spi_master+0x66>
   86d5a:	e8df f002 	tbb	[pc, r2]
   86d5e:	1102      	.short	0x1102
   86d60:	231c      	.short	0x231c
		ul_reg_val &= ~US_MR_CPOL;
   86d62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   86d66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   86d6a:	f443 7387 	orr.w	r3, r3, #270	; 0x10e
   86d6e:	4a15      	ldr	r2, [pc, #84]	; (86dc4 <usart_init_spi_master+0xb8>)
   86d70:	6013      	str	r3, [r2, #0]
	p_usart->US_MR |= ul_reg_val;
   86d72:	6873      	ldr	r3, [r6, #4]
   86d74:	4a13      	ldr	r2, [pc, #76]	; (86dc4 <usart_init_spi_master+0xb8>)
   86d76:	6812      	ldr	r2, [r2, #0]
   86d78:	4313      	orrs	r3, r2
   86d7a:	6073      	str	r3, [r6, #4]
	return 0;
   86d7c:	2000      	movs	r0, #0
   86d7e:	bd70      	pop	{r4, r5, r6, pc}
		ul_reg_val &= ~US_MR_CPOL;
   86d80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   86d84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   86d88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   86d8c:	f043 030e 	orr.w	r3, r3, #14
   86d90:	4a0c      	ldr	r2, [pc, #48]	; (86dc4 <usart_init_spi_master+0xb8>)
   86d92:	6013      	str	r3, [r2, #0]
		break;
   86d94:	e7ed      	b.n	86d72 <usart_init_spi_master+0x66>
		ul_reg_val |= US_MR_CPOL;
   86d96:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
   86d9a:	f443 7387 	orr.w	r3, r3, #270	; 0x10e
   86d9e:	4a09      	ldr	r2, [pc, #36]	; (86dc4 <usart_init_spi_master+0xb8>)
   86da0:	6013      	str	r3, [r2, #0]
		break;
   86da2:	e7e6      	b.n	86d72 <usart_init_spi_master+0x66>
		ul_reg_val |= US_MR_CPOL;
   86da4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   86da8:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
   86dac:	f043 030e 	orr.w	r3, r3, #14
   86db0:	4a04      	ldr	r2, [pc, #16]	; (86dc4 <usart_init_spi_master+0xb8>)
   86db2:	6013      	str	r3, [r2, #0]
		break;
   86db4:	e7dd      	b.n	86d72 <usart_init_spi_master+0x66>
		return 1;
   86db6:	2001      	movs	r0, #1
   86db8:	bd70      	pop	{r4, r5, r6, pc}
   86dba:	2001      	movs	r0, #1
}
   86dbc:	bd70      	pop	{r4, r5, r6, pc}
   86dbe:	bf00      	nop
   86dc0:	00086b4d 	.word	0x00086b4d
   86dc4:	200023b0 	.word	0x200023b0

00086dc8 <usart_init_spi_slave>:
{
   86dc8:	b538      	push	{r3, r4, r5, lr}
   86dca:	4604      	mov	r4, r0
   86dcc:	460d      	mov	r5, r1
	usart_reset(p_usart);
   86dce:	4b25      	ldr	r3, [pc, #148]	; (86e64 <usart_init_spi_slave+0x9c>)
   86dd0:	4798      	blx	r3
	ul_reg_val = 0;
   86dd2:	2200      	movs	r2, #0
   86dd4:	4b24      	ldr	r3, [pc, #144]	; (86e68 <usart_init_spi_slave+0xa0>)
   86dd6:	601a      	str	r2, [r3, #0]
	p_usart->US_MR &= ~US_MR_USCLKS_Msk;
   86dd8:	6863      	ldr	r3, [r4, #4]
   86dda:	f023 0330 	bic.w	r3, r3, #48	; 0x30
   86dde:	6063      	str	r3, [r4, #4]
	p_usart->US_MR |= US_MR_USCLKS_SCK;
   86de0:	6863      	ldr	r3, [r4, #4]
   86de2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
   86de6:	6063      	str	r3, [r4, #4]
	if (!p_usart_opt || p_usart_opt->spi_mode > SPI_MODE_3) {
   86de8:	2d00      	cmp	r5, #0
   86dea:	d036      	beq.n	86e5a <usart_init_spi_slave+0x92>
   86dec:	68aa      	ldr	r2, [r5, #8]
   86dee:	2a03      	cmp	r2, #3
   86df0:	d835      	bhi.n	86e5e <usart_init_spi_slave+0x96>
	ul_reg_val |= US_MR_USART_MODE_SPI_SLAVE | p_usart_opt->channel_mode;
   86df2:	686b      	ldr	r3, [r5, #4]
   86df4:	68e9      	ldr	r1, [r5, #12]
   86df6:	430b      	orrs	r3, r1
	switch (p_usart_opt->spi_mode) {
   86df8:	2a03      	cmp	r2, #3
   86dfa:	d803      	bhi.n	86e04 <usart_init_spi_slave+0x3c>
   86dfc:	e8df f002 	tbb	[pc, r2]
   86e00:	241f160d 	.word	0x241f160d
	ul_reg_val |= US_MR_USART_MODE_SPI_SLAVE | p_usart_opt->channel_mode;
   86e04:	f043 030f 	orr.w	r3, r3, #15
   86e08:	4a17      	ldr	r2, [pc, #92]	; (86e68 <usart_init_spi_slave+0xa0>)
   86e0a:	6013      	str	r3, [r2, #0]
	p_usart->US_MR |= ul_reg_val;
   86e0c:	6863      	ldr	r3, [r4, #4]
   86e0e:	4a16      	ldr	r2, [pc, #88]	; (86e68 <usart_init_spi_slave+0xa0>)
   86e10:	6812      	ldr	r2, [r2, #0]
   86e12:	4313      	orrs	r3, r2
   86e14:	6063      	str	r3, [r4, #4]
	return 0;
   86e16:	2000      	movs	r0, #0
   86e18:	bd38      	pop	{r3, r4, r5, pc}
		ul_reg_val &= ~US_MR_CPOL;
   86e1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   86e1e:	f443 7387 	orr.w	r3, r3, #270	; 0x10e
   86e22:	f043 0301 	orr.w	r3, r3, #1
   86e26:	4a10      	ldr	r2, [pc, #64]	; (86e68 <usart_init_spi_slave+0xa0>)
   86e28:	6013      	str	r3, [r2, #0]
		break;
   86e2a:	e7ef      	b.n	86e0c <usart_init_spi_slave+0x44>
		ul_reg_val &= ~US_MR_CPOL;
   86e2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   86e30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   86e34:	f043 030f 	orr.w	r3, r3, #15
   86e38:	4a0b      	ldr	r2, [pc, #44]	; (86e68 <usart_init_spi_slave+0xa0>)
   86e3a:	6013      	str	r3, [r2, #0]
		break;
   86e3c:	e7e6      	b.n	86e0c <usart_init_spi_slave+0x44>
		ul_reg_val |= US_MR_CPOL;
   86e3e:	4a0b      	ldr	r2, [pc, #44]	; (86e6c <usart_init_spi_slave+0xa4>)
   86e40:	431a      	orrs	r2, r3
   86e42:	4b09      	ldr	r3, [pc, #36]	; (86e68 <usart_init_spi_slave+0xa0>)
   86e44:	601a      	str	r2, [r3, #0]
		break;
   86e46:	e7e1      	b.n	86e0c <usart_init_spi_slave+0x44>
		ul_reg_val &= ~US_MR_CPHA;
   86e48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   86e4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   86e50:	f043 030f 	orr.w	r3, r3, #15
   86e54:	4a04      	ldr	r2, [pc, #16]	; (86e68 <usart_init_spi_slave+0xa0>)
   86e56:	6013      	str	r3, [r2, #0]
		break;
   86e58:	e7d8      	b.n	86e0c <usart_init_spi_slave+0x44>
		return 1;
   86e5a:	2001      	movs	r0, #1
   86e5c:	bd38      	pop	{r3, r4, r5, pc}
   86e5e:	2001      	movs	r0, #1
}
   86e60:	bd38      	pop	{r3, r4, r5, pc}
   86e62:	bf00      	nop
   86e64:	00086b4d 	.word	0x00086b4d
   86e68:	200023b4 	.word	0x200023b4
   86e6c:	0001010f 	.word	0x0001010f

00086e70 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
   86e70:	2340      	movs	r3, #64	; 0x40
   86e72:	6003      	str	r3, [r0, #0]
   86e74:	4770      	bx	lr

00086e76 <usart_disable_tx>:
	p_usart->US_CR = US_CR_TXDIS;
   86e76:	2380      	movs	r3, #128	; 0x80
   86e78:	6003      	str	r3, [r0, #0]
   86e7a:	4770      	bx	lr

00086e7c <usart_set_tx_timeguard>:
	p_usart->US_TTGR = timeguard;
   86e7c:	6281      	str	r1, [r0, #40]	; 0x28
   86e7e:	4770      	bx	lr

00086e80 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
   86e80:	2310      	movs	r3, #16
   86e82:	6003      	str	r3, [r0, #0]
   86e84:	4770      	bx	lr

00086e86 <usart_disable_rx>:
	p_usart->US_CR = US_CR_RXDIS;
   86e86:	2320      	movs	r3, #32
   86e88:	6003      	str	r3, [r0, #0]
   86e8a:	4770      	bx	lr

00086e8c <usart_enable_interrupt>:
	p_usart->US_IER = ul_sources;
   86e8c:	6081      	str	r1, [r0, #8]
   86e8e:	4770      	bx	lr

00086e90 <usart_disable_interrupt>:
	p_usart->US_IDR = ul_sources;
   86e90:	60c1      	str	r1, [r0, #12]
   86e92:	4770      	bx	lr

00086e94 <usart_get_interrupt_mask>:
	return p_usart->US_IMR;
   86e94:	6900      	ldr	r0, [r0, #16]
}
   86e96:	4770      	bx	lr

00086e98 <usart_get_status>:
	return p_usart->US_CSR;
   86e98:	6940      	ldr	r0, [r0, #20]
}
   86e9a:	4770      	bx	lr

00086e9c <usart_reset_status>:
	p_usart->US_CR = US_CR_RSTSTA;
   86e9c:	f44f 7380 	mov.w	r3, #256	; 0x100
   86ea0:	6003      	str	r3, [r0, #0]
   86ea2:	4770      	bx	lr

00086ea4 <usart_reset_iterations>:
	p_usart->US_CR = US_CR_RSTIT;
   86ea4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   86ea8:	6003      	str	r3, [r0, #0]
   86eaa:	4770      	bx	lr

00086eac <usart_reset_nack>:
	p_usart->US_CR = US_CR_RSTNACK;
   86eac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   86eb0:	6003      	str	r3, [r0, #0]
   86eb2:	4770      	bx	lr

00086eb4 <usart_is_tx_empty>:
	return (p_usart->US_CSR & US_CSR_TXEMPTY) > 0;
   86eb4:	6940      	ldr	r0, [r0, #20]
}
   86eb6:	f3c0 2040 	ubfx	r0, r0, #9, #1
   86eba:	4770      	bx	lr

00086ebc <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   86ebc:	6943      	ldr	r3, [r0, #20]
   86ebe:	f013 0f02 	tst.w	r3, #2
	p_usart->US_THR = US_THR_TXCHR(c);
   86ec2:	bf1d      	ittte	ne
   86ec4:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   86ec8:	61c1      	strne	r1, [r0, #28]
	return 0;
   86eca:	2000      	movne	r0, #0
		return 1;
   86ecc:	2001      	moveq	r0, #1
}
   86ece:	4770      	bx	lr

00086ed0 <usart_putchar>:
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   86ed0:	6943      	ldr	r3, [r0, #20]
   86ed2:	f013 0f02 	tst.w	r3, #2
   86ed6:	d0fb      	beq.n	86ed0 <usart_putchar>
	p_usart->US_THR = US_THR_TXCHR(c);
   86ed8:	f3c1 0108 	ubfx	r1, r1, #0, #9
   86edc:	61c1      	str	r1, [r0, #28]
}
   86ede:	2000      	movs	r0, #0
   86ee0:	4770      	bx	lr

00086ee2 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   86ee2:	6943      	ldr	r3, [r0, #20]
   86ee4:	f013 0f01 	tst.w	r3, #1
   86ee8:	d005      	beq.n	86ef6 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   86eea:	6983      	ldr	r3, [r0, #24]
   86eec:	f3c3 0308 	ubfx	r3, r3, #0, #9
   86ef0:	600b      	str	r3, [r1, #0]
	return 0;
   86ef2:	2000      	movs	r0, #0
   86ef4:	4770      	bx	lr
		return 1;
   86ef6:	2001      	movs	r0, #1
}
   86ef8:	4770      	bx	lr

00086efa <usart_getchar>:
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   86efa:	6943      	ldr	r3, [r0, #20]
   86efc:	f013 0f01 	tst.w	r3, #1
   86f00:	d0fb      	beq.n	86efa <usart_getchar>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   86f02:	6983      	ldr	r3, [r0, #24]
   86f04:	f3c3 0308 	ubfx	r3, r3, #0, #9
   86f08:	600b      	str	r3, [r1, #0]
}
   86f0a:	2000      	movs	r0, #0
   86f0c:	4770      	bx	lr

00086f0e <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   86f0e:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   86f10:	23ac      	movs	r3, #172	; 0xac
   86f12:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   86f14:	680b      	ldr	r3, [r1, #0]
   86f16:	684a      	ldr	r2, [r1, #4]
   86f18:	fbb3 f3f2 	udiv	r3, r3, r2
   86f1c:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   86f1e:	1e5c      	subs	r4, r3, #1
   86f20:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   86f24:	4294      	cmp	r4, r2
   86f26:	d80b      	bhi.n	86f40 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   86f28:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   86f2a:	688b      	ldr	r3, [r1, #8]
   86f2c:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   86f2e:	f240 2302 	movw	r3, #514	; 0x202
   86f32:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   86f36:	2350      	movs	r3, #80	; 0x50
   86f38:	6003      	str	r3, [r0, #0]

	return 0;
   86f3a:	2000      	movs	r0, #0
}
   86f3c:	bc10      	pop	{r4}
   86f3e:	4770      	bx	lr
		return 1;
   86f40:	2001      	movs	r0, #1
   86f42:	e7fb      	b.n	86f3c <uart_init+0x2e>

00086f44 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   86f44:	6943      	ldr	r3, [r0, #20]
   86f46:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   86f4a:	bf1a      	itte	ne
   86f4c:	61c1      	strne	r1, [r0, #28]
	return 0;
   86f4e:	2000      	movne	r0, #0
		return 1;
   86f50:	2001      	moveq	r0, #1
}
   86f52:	4770      	bx	lr

00086f54 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   86f54:	6943      	ldr	r3, [r0, #20]
   86f56:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   86f5a:	bf1d      	ittte	ne
   86f5c:	6983      	ldrne	r3, [r0, #24]
   86f5e:	700b      	strbne	r3, [r1, #0]
	return 0;
   86f60:	2000      	movne	r0, #0
		return 1;
   86f62:	2001      	moveq	r0, #1
}
   86f64:	4770      	bx	lr

00086f66 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   86f66:	e7fe      	b.n	86f66 <Dummy_Handler>

00086f68 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   86f68:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   86f6a:	4b1c      	ldr	r3, [pc, #112]	; (86fdc <Reset_Handler+0x74>)
   86f6c:	4a1c      	ldr	r2, [pc, #112]	; (86fe0 <Reset_Handler+0x78>)
   86f6e:	429a      	cmp	r2, r3
   86f70:	d010      	beq.n	86f94 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   86f72:	4b1c      	ldr	r3, [pc, #112]	; (86fe4 <Reset_Handler+0x7c>)
   86f74:	4a19      	ldr	r2, [pc, #100]	; (86fdc <Reset_Handler+0x74>)
   86f76:	429a      	cmp	r2, r3
   86f78:	d20c      	bcs.n	86f94 <Reset_Handler+0x2c>
   86f7a:	3b01      	subs	r3, #1
   86f7c:	1a9b      	subs	r3, r3, r2
   86f7e:	f023 0303 	bic.w	r3, r3, #3
   86f82:	3304      	adds	r3, #4
   86f84:	4413      	add	r3, r2
   86f86:	4916      	ldr	r1, [pc, #88]	; (86fe0 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   86f88:	f851 0b04 	ldr.w	r0, [r1], #4
   86f8c:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   86f90:	429a      	cmp	r2, r3
   86f92:	d1f9      	bne.n	86f88 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   86f94:	4b14      	ldr	r3, [pc, #80]	; (86fe8 <Reset_Handler+0x80>)
   86f96:	4a15      	ldr	r2, [pc, #84]	; (86fec <Reset_Handler+0x84>)
   86f98:	429a      	cmp	r2, r3
   86f9a:	d20a      	bcs.n	86fb2 <Reset_Handler+0x4a>
   86f9c:	3b01      	subs	r3, #1
   86f9e:	1a9b      	subs	r3, r3, r2
   86fa0:	f023 0303 	bic.w	r3, r3, #3
   86fa4:	3304      	adds	r3, #4
   86fa6:	4413      	add	r3, r2
		*pDest++ = 0;
   86fa8:	2100      	movs	r1, #0
   86faa:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   86fae:	4293      	cmp	r3, r2
   86fb0:	d1fb      	bne.n	86faa <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   86fb2:	4b0f      	ldr	r3, [pc, #60]	; (86ff0 <Reset_Handler+0x88>)
   86fb4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   86fb8:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   86fbc:	490d      	ldr	r1, [pc, #52]	; (86ff4 <Reset_Handler+0x8c>)
   86fbe:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < IRAM0_ADDR + IRAM_SIZE)) {
   86fc0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   86fc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   86fc8:	d203      	bcs.n	86fd2 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   86fca:	688b      	ldr	r3, [r1, #8]
   86fcc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   86fd0:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   86fd2:	4b09      	ldr	r3, [pc, #36]	; (86ff8 <Reset_Handler+0x90>)
   86fd4:	4798      	blx	r3

	/* Branch to main function */
	main();
   86fd6:	4b09      	ldr	r3, [pc, #36]	; (86ffc <Reset_Handler+0x94>)
   86fd8:	4798      	blx	r3
   86fda:	e7fe      	b.n	86fda <Reset_Handler+0x72>
   86fdc:	20000000 	.word	0x20000000
   86fe0:	0008ea9c 	.word	0x0008ea9c
   86fe4:	200010c8 	.word	0x200010c8
   86fe8:	20002e34 	.word	0x20002e34
   86fec:	200010c8 	.word	0x200010c8
   86ff0:	00080000 	.word	0x00080000
   86ff4:	e000ed00 	.word	0xe000ed00
   86ff8:	00087879 	.word	0x00087879
   86ffc:	00087349 	.word	0x00087349

00087000 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   87000:	4b3d      	ldr	r3, [pc, #244]	; (870f8 <SystemCoreClockUpdate+0xf8>)
   87002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   87004:	f003 0303 	and.w	r3, r3, #3
   87008:	2b03      	cmp	r3, #3
   8700a:	d80e      	bhi.n	8702a <SystemCoreClockUpdate+0x2a>
   8700c:	e8df f003 	tbb	[pc, r3]
   87010:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   87014:	4b39      	ldr	r3, [pc, #228]	; (870fc <SystemCoreClockUpdate+0xfc>)
   87016:	695b      	ldr	r3, [r3, #20]
   87018:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8701c:	bf14      	ite	ne
   8701e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   87022:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   87026:	4b36      	ldr	r3, [pc, #216]	; (87100 <SystemCoreClockUpdate+0x100>)
   87028:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8702a:	4b33      	ldr	r3, [pc, #204]	; (870f8 <SystemCoreClockUpdate+0xf8>)
   8702c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8702e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   87032:	2b70      	cmp	r3, #112	; 0x70
   87034:	d057      	beq.n	870e6 <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   87036:	4b30      	ldr	r3, [pc, #192]	; (870f8 <SystemCoreClockUpdate+0xf8>)
   87038:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8703a:	4931      	ldr	r1, [pc, #196]	; (87100 <SystemCoreClockUpdate+0x100>)
   8703c:	f3c2 1202 	ubfx	r2, r2, #4, #3
   87040:	680b      	ldr	r3, [r1, #0]
   87042:	40d3      	lsrs	r3, r2
   87044:	600b      	str	r3, [r1, #0]
   87046:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   87048:	4b2b      	ldr	r3, [pc, #172]	; (870f8 <SystemCoreClockUpdate+0xf8>)
   8704a:	6a1b      	ldr	r3, [r3, #32]
   8704c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   87050:	d003      	beq.n	8705a <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   87052:	4a2c      	ldr	r2, [pc, #176]	; (87104 <SystemCoreClockUpdate+0x104>)
   87054:	4b2a      	ldr	r3, [pc, #168]	; (87100 <SystemCoreClockUpdate+0x100>)
   87056:	601a      	str	r2, [r3, #0]
   87058:	e7e7      	b.n	8702a <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8705a:	4a2b      	ldr	r2, [pc, #172]	; (87108 <SystemCoreClockUpdate+0x108>)
   8705c:	4b28      	ldr	r3, [pc, #160]	; (87100 <SystemCoreClockUpdate+0x100>)
   8705e:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   87060:	4b25      	ldr	r3, [pc, #148]	; (870f8 <SystemCoreClockUpdate+0xf8>)
   87062:	6a1b      	ldr	r3, [r3, #32]
   87064:	f003 0370 	and.w	r3, r3, #112	; 0x70
   87068:	2b10      	cmp	r3, #16
   8706a:	d005      	beq.n	87078 <SystemCoreClockUpdate+0x78>
   8706c:	2b20      	cmp	r3, #32
   8706e:	d1dc      	bne.n	8702a <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   87070:	4a24      	ldr	r2, [pc, #144]	; (87104 <SystemCoreClockUpdate+0x104>)
   87072:	4b23      	ldr	r3, [pc, #140]	; (87100 <SystemCoreClockUpdate+0x100>)
   87074:	601a      	str	r2, [r3, #0]
				break;
   87076:	e7d8      	b.n	8702a <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   87078:	4a24      	ldr	r2, [pc, #144]	; (8710c <SystemCoreClockUpdate+0x10c>)
   8707a:	4b21      	ldr	r3, [pc, #132]	; (87100 <SystemCoreClockUpdate+0x100>)
   8707c:	601a      	str	r2, [r3, #0]
				break;
   8707e:	e7d4      	b.n	8702a <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   87080:	4b1d      	ldr	r3, [pc, #116]	; (870f8 <SystemCoreClockUpdate+0xf8>)
   87082:	6a1b      	ldr	r3, [r3, #32]
   87084:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   87088:	d00c      	beq.n	870a4 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8708a:	4a1e      	ldr	r2, [pc, #120]	; (87104 <SystemCoreClockUpdate+0x104>)
   8708c:	4b1c      	ldr	r3, [pc, #112]	; (87100 <SystemCoreClockUpdate+0x100>)
   8708e:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   87090:	4b19      	ldr	r3, [pc, #100]	; (870f8 <SystemCoreClockUpdate+0xf8>)
   87092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   87094:	f003 0303 	and.w	r3, r3, #3
   87098:	2b02      	cmp	r3, #2
   8709a:	d016      	beq.n	870ca <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8709c:	4a1c      	ldr	r2, [pc, #112]	; (87110 <SystemCoreClockUpdate+0x110>)
   8709e:	4b18      	ldr	r3, [pc, #96]	; (87100 <SystemCoreClockUpdate+0x100>)
   870a0:	601a      	str	r2, [r3, #0]
   870a2:	e7c2      	b.n	8702a <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   870a4:	4a18      	ldr	r2, [pc, #96]	; (87108 <SystemCoreClockUpdate+0x108>)
   870a6:	4b16      	ldr	r3, [pc, #88]	; (87100 <SystemCoreClockUpdate+0x100>)
   870a8:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   870aa:	4b13      	ldr	r3, [pc, #76]	; (870f8 <SystemCoreClockUpdate+0xf8>)
   870ac:	6a1b      	ldr	r3, [r3, #32]
   870ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
   870b2:	2b10      	cmp	r3, #16
   870b4:	d005      	beq.n	870c2 <SystemCoreClockUpdate+0xc2>
   870b6:	2b20      	cmp	r3, #32
   870b8:	d1ea      	bne.n	87090 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   870ba:	4a12      	ldr	r2, [pc, #72]	; (87104 <SystemCoreClockUpdate+0x104>)
   870bc:	4b10      	ldr	r3, [pc, #64]	; (87100 <SystemCoreClockUpdate+0x100>)
   870be:	601a      	str	r2, [r3, #0]
				break;
   870c0:	e7e6      	b.n	87090 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   870c2:	4a12      	ldr	r2, [pc, #72]	; (8710c <SystemCoreClockUpdate+0x10c>)
   870c4:	4b0e      	ldr	r3, [pc, #56]	; (87100 <SystemCoreClockUpdate+0x100>)
   870c6:	601a      	str	r2, [r3, #0]
				break;
   870c8:	e7e2      	b.n	87090 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   870ca:	4a0b      	ldr	r2, [pc, #44]	; (870f8 <SystemCoreClockUpdate+0xf8>)
   870cc:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >>
   870ce:	6a92      	ldr	r2, [r2, #40]	; 0x28
   870d0:	480b      	ldr	r0, [pc, #44]	; (87100 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   870d2:	f3c1 410a 	ubfx	r1, r1, #16, #11
   870d6:	6803      	ldr	r3, [r0, #0]
   870d8:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >>
   870dc:	b2d2      	uxtb	r2, r2
   870de:	fbb3 f3f2 	udiv	r3, r3, r2
   870e2:	6003      	str	r3, [r0, #0]
   870e4:	e7a1      	b.n	8702a <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   870e6:	4a06      	ldr	r2, [pc, #24]	; (87100 <SystemCoreClockUpdate+0x100>)
   870e8:	6813      	ldr	r3, [r2, #0]
   870ea:	490a      	ldr	r1, [pc, #40]	; (87114 <SystemCoreClockUpdate+0x114>)
   870ec:	fba1 1303 	umull	r1, r3, r1, r3
   870f0:	085b      	lsrs	r3, r3, #1
   870f2:	6013      	str	r3, [r2, #0]
   870f4:	4770      	bx	lr
   870f6:	bf00      	nop
   870f8:	400e0400 	.word	0x400e0400
   870fc:	400e1210 	.word	0x400e1210
   87100:	200006f0 	.word	0x200006f0
   87104:	00b71b00 	.word	0x00b71b00
   87108:	003d0900 	.word	0x003d0900
   8710c:	007a1200 	.word	0x007a1200
   87110:	0e4e1c00 	.word	0x0e4e1c00
   87114:	aaaaaaab 	.word	0xaaaaaaab

00087118 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   87118:	4b0a      	ldr	r3, [pc, #40]	; (87144 <_sbrk+0x2c>)
   8711a:	681b      	ldr	r3, [r3, #0]
   8711c:	b153      	cbz	r3, 87134 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   8711e:	4b09      	ldr	r3, [pc, #36]	; (87144 <_sbrk+0x2c>)
   87120:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   87122:	181a      	adds	r2, r3, r0
   87124:	4908      	ldr	r1, [pc, #32]	; (87148 <_sbrk+0x30>)
   87126:	4291      	cmp	r1, r2
   87128:	db08      	blt.n	8713c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   8712a:	4610      	mov	r0, r2
   8712c:	4a05      	ldr	r2, [pc, #20]	; (87144 <_sbrk+0x2c>)
   8712e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   87130:	4618      	mov	r0, r3
   87132:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   87134:	4a05      	ldr	r2, [pc, #20]	; (8714c <_sbrk+0x34>)
   87136:	4b03      	ldr	r3, [pc, #12]	; (87144 <_sbrk+0x2c>)
   87138:	601a      	str	r2, [r3, #0]
   8713a:	e7f0      	b.n	8711e <_sbrk+0x6>
		return (caddr_t) -1;	
   8713c:	f04f 30ff 	mov.w	r0, #4294967295
}
   87140:	4770      	bx	lr
   87142:	bf00      	nop
   87144:	200023b8 	.word	0x200023b8
   87148:	2007fffc 	.word	0x2007fffc
   8714c:	20082000 	.word	0x20082000

00087150 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   87150:	f04f 30ff 	mov.w	r0, #4294967295
   87154:	4770      	bx	lr

00087156 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   87156:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8715a:	604b      	str	r3, [r1, #4]

	return 0;
}
   8715c:	2000      	movs	r0, #0
   8715e:	4770      	bx	lr

00087160 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   87160:	2001      	movs	r0, #1
   87162:	4770      	bx	lr

00087164 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   87164:	2000      	movs	r0, #0
   87166:	4770      	bx	lr

00087168 <_exit>:

extern void _exit(int status)
{
   87168:	b508      	push	{r3, lr}
	printf("Exiting with status %d.\n", status);
   8716a:	4601      	mov	r1, r0
   8716c:	4801      	ldr	r0, [pc, #4]	; (87174 <_exit+0xc>)
   8716e:	4b02      	ldr	r3, [pc, #8]	; (87178 <_exit+0x10>)
   87170:	4798      	blx	r3
   87172:	e7fe      	b.n	87172 <_exit+0xa>
   87174:	0008e5b0 	.word	0x0008e5b0
   87178:	000878c1 	.word	0x000878c1

0008717c <_kill>:

	for (;;);
}

extern void _kill(int pid, int sig)
{
   8717c:	4770      	bx	lr

0008717e <_getpid>:
}

extern int _getpid(void)
{
	return -1;
}
   8717e:	f04f 30ff 	mov.w	r0, #4294967295
   87182:	4770      	bx	lr

00087184 <fpga_program_setup1>:
	FPGA_NPROG_HIGH();
}

/* FPGA Programming Step 1: Erase FPGA, setup SPI interface */
void fpga_program_setup1(void)
{
   87184:	b510      	push	{r4, lr}
	/* Init - set program low to erase FPGA */
	FPGA_NPROG_LOW();
   87186:	2008      	movs	r0, #8
   87188:	4b19      	ldr	r3, [pc, #100]	; (871f0 <fpga_program_setup1+0x6c>)
   8718a:	4798      	blx	r3
	gpio_configure_pin(PIN_FPGA_CCLK_GPIO, PIN_FPGA_CCLK_USART_FLAGS);
	gpio_configure_pin(PIN_FPGA_DO_GPIO, PIN_FPGA_DO_USART_FLAGS);	
	usart_enable_tx(FPGA_PROG_USART);
#else
				
	spi_enable_clock(SPI);
   8718c:	4c19      	ldr	r4, [pc, #100]	; (871f4 <fpga_program_setup1+0x70>)
   8718e:	4620      	mov	r0, r4
   87190:	4b19      	ldr	r3, [pc, #100]	; (871f8 <fpga_program_setup1+0x74>)
   87192:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SWRST;
   87194:	2380      	movs	r3, #128	; 0x80
   87196:	6023      	str	r3, [r4, #0]
	p_spi->SPI_MR |= SPI_MR_MSTR;
   87198:	6863      	ldr	r3, [r4, #4]
   8719a:	f043 0301 	orr.w	r3, r3, #1
   8719e:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
   871a0:	6863      	ldr	r3, [r4, #4]
   871a2:	f043 0310 	orr.w	r3, r3, #16
   871a6:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
   871a8:	6863      	ldr	r3, [r4, #4]
   871aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   871ae:	6063      	str	r3, [r4, #4]
	spi_reset(SPI);
	spi_set_master_mode(SPI);
	spi_disable_mode_fault_detect(SPI);
	spi_disable_loopback(SPI);
				
	spi_set_clock_polarity(SPI, 0, 0);
   871b0:	2200      	movs	r2, #0
   871b2:	4611      	mov	r1, r2
   871b4:	4620      	mov	r0, r4
   871b6:	4b11      	ldr	r3, [pc, #68]	; (871fc <fpga_program_setup1+0x78>)
   871b8:	4798      	blx	r3
	spi_set_clock_phase(SPI, 0, 1);
   871ba:	2201      	movs	r2, #1
   871bc:	2100      	movs	r1, #0
   871be:	4620      	mov	r0, r4
   871c0:	4b0f      	ldr	r3, [pc, #60]	; (87200 <fpga_program_setup1+0x7c>)
   871c2:	4798      	blx	r3
	spi_set_baudrate_div(SPI, 0, spi_calc_baudrate_div(1000000, sysclk_get_cpu_hz()));
   871c4:	490f      	ldr	r1, [pc, #60]	; (87204 <fpga_program_setup1+0x80>)
   871c6:	4810      	ldr	r0, [pc, #64]	; (87208 <fpga_program_setup1+0x84>)
   871c8:	4b10      	ldr	r3, [pc, #64]	; (8720c <fpga_program_setup1+0x88>)
   871ca:	4798      	blx	r3
   871cc:	b2c2      	uxtb	r2, r0
   871ce:	2100      	movs	r1, #0
   871d0:	4620      	mov	r0, r4
   871d2:	4b0f      	ldr	r3, [pc, #60]	; (87210 <fpga_program_setup1+0x8c>)
   871d4:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
   871d6:	2301      	movs	r3, #1
   871d8:	6023      	str	r3, [r4, #0]
				
	spi_enable(SPI);
				
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
   871da:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   871de:	200e      	movs	r0, #14
   871e0:	4c0c      	ldr	r4, [pc, #48]	; (87214 <fpga_program_setup1+0x90>)
   871e2:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);			
   871e4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   871e8:	200f      	movs	r0, #15
   871ea:	47a0      	blx	r4
#endif
}
   871ec:	bd10      	pop	{r4, pc}
   871ee:	bf00      	nop
   871f0:	00085205 	.word	0x00085205
   871f4:	40008000 	.word	0x40008000
   871f8:	00085605 	.word	0x00085605
   871fc:	00085687 	.word	0x00085687
   87200:	000856a5 	.word	0x000856a5
   87204:	05b8d800 	.word	0x05b8d800
   87208:	000f4240 	.word	0x000f4240
   8720c:	000856c3 	.word	0x000856c3
   87210:	000856d9 	.word	0x000856d9
   87214:	00085221 	.word	0x00085221

00087218 <fpga_program_setup2>:

/* FPGA Programming Step 2: Prepare FPGA for receiving programming data */
void fpga_program_setup2(void)
{
   87218:	b508      	push	{r3, lr}
	FPGA_NPROG_HIGH();	
   8721a:	2008      	movs	r0, #8
   8721c:	4b01      	ldr	r3, [pc, #4]	; (87224 <fpga_program_setup2+0xc>)
   8721e:	4798      	blx	r3
}
   87220:	bd08      	pop	{r3, pc}
   87222:	bf00      	nop
   87224:	000851eb 	.word	0x000851eb

00087228 <fpga_program_sendbyte>:
//For debug only
//uint32_t fpga_total_bs_len;

/* FPGA Programming Step 3: Send data until done */
void fpga_program_sendbyte(uint8_t databyte)
{
   87228:	b510      	push	{r4, lr}
   8722a:	4601      	mov	r1, r0
		databyte = databyte >> 1;
	}
	#elif FPGA_USE_USART
	usart_putchar(FPGA_PROG_USART, databyte);
	#else
	spi_write(SPI, databyte, 0, 0);
   8722c:	2300      	movs	r3, #0
   8722e:	461a      	mov	r2, r3
   87230:	4801      	ldr	r0, [pc, #4]	; (87238 <fpga_program_sendbyte+0x10>)
   87232:	4c02      	ldr	r4, [pc, #8]	; (8723c <fpga_program_sendbyte+0x14>)
   87234:	47a0      	blx	r4
	#endif
}
   87236:	bd10      	pop	{r4, pc}
   87238:	40008000 	.word	0x40008000
   8723c:	00085653 	.word	0x00085653

00087240 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   87240:	b5f0      	push	{r4, r5, r6, r7, lr}
   87242:	b083      	sub	sp, #12
   87244:	4605      	mov	r5, r0
   87246:	460c      	mov	r4, r1
	uint32_t val = 0;
   87248:	2300      	movs	r3, #0
   8724a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8724c:	4b18      	ldr	r3, [pc, #96]	; (872b0 <usart_serial_getchar+0x70>)
   8724e:	4298      	cmp	r0, r3
   87250:	d010      	beq.n	87274 <usart_serial_getchar+0x34>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   87252:	4b18      	ldr	r3, [pc, #96]	; (872b4 <usart_serial_getchar+0x74>)
   87254:	4298      	cmp	r0, r3
   87256:	d021      	beq.n	8729c <usart_serial_getchar+0x5c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   87258:	4b17      	ldr	r3, [pc, #92]	; (872b8 <usart_serial_getchar+0x78>)
   8725a:	4298      	cmp	r0, r3
   8725c:	d111      	bne.n	87282 <usart_serial_getchar+0x42>
		while (usart_read(p_usart, &val));
   8725e:	461e      	mov	r6, r3
   87260:	4d16      	ldr	r5, [pc, #88]	; (872bc <usart_serial_getchar+0x7c>)
   87262:	a901      	add	r1, sp, #4
   87264:	4630      	mov	r0, r6
   87266:	47a8      	blx	r5
   87268:	2800      	cmp	r0, #0
   8726a:	d1fa      	bne.n	87262 <usart_serial_getchar+0x22>
		*data = (uint8_t)(val & 0xFF);
   8726c:	9b01      	ldr	r3, [sp, #4]
   8726e:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   87270:	b003      	add	sp, #12
   87272:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   87274:	461f      	mov	r7, r3
   87276:	4e12      	ldr	r6, [pc, #72]	; (872c0 <usart_serial_getchar+0x80>)
   87278:	4621      	mov	r1, r4
   8727a:	4638      	mov	r0, r7
   8727c:	47b0      	blx	r6
   8727e:	2800      	cmp	r0, #0
   87280:	d1fa      	bne.n	87278 <usart_serial_getchar+0x38>
	if (USART2 == p_usart) {
   87282:	4b10      	ldr	r3, [pc, #64]	; (872c4 <usart_serial_getchar+0x84>)
   87284:	429d      	cmp	r5, r3
   87286:	d1f3      	bne.n	87270 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
   87288:	461e      	mov	r6, r3
   8728a:	4d0c      	ldr	r5, [pc, #48]	; (872bc <usart_serial_getchar+0x7c>)
   8728c:	a901      	add	r1, sp, #4
   8728e:	4630      	mov	r0, r6
   87290:	47a8      	blx	r5
   87292:	2800      	cmp	r0, #0
   87294:	d1fa      	bne.n	8728c <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
   87296:	9b01      	ldr	r3, [sp, #4]
   87298:	7023      	strb	r3, [r4, #0]
}
   8729a:	e7e9      	b.n	87270 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
   8729c:	461e      	mov	r6, r3
   8729e:	4d07      	ldr	r5, [pc, #28]	; (872bc <usart_serial_getchar+0x7c>)
   872a0:	a901      	add	r1, sp, #4
   872a2:	4630      	mov	r0, r6
   872a4:	47a8      	blx	r5
   872a6:	2800      	cmp	r0, #0
   872a8:	d1fa      	bne.n	872a0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   872aa:	9b01      	ldr	r3, [sp, #4]
   872ac:	7023      	strb	r3, [r4, #0]
	if (USART2 == p_usart) {
   872ae:	e7df      	b.n	87270 <usart_serial_getchar+0x30>
   872b0:	400e0600 	.word	0x400e0600
   872b4:	40090000 	.word	0x40090000
   872b8:	40094000 	.word	0x40094000
   872bc:	00086ee3 	.word	0x00086ee3
   872c0:	00086f55 	.word	0x00086f55
   872c4:	40098000 	.word	0x40098000

000872c8 <usart_serial_putchar>:
{
   872c8:	b570      	push	{r4, r5, r6, lr}
   872ca:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   872cc:	4b18      	ldr	r3, [pc, #96]	; (87330 <usart_serial_putchar+0x68>)
   872ce:	4298      	cmp	r0, r3
   872d0:	d00a      	beq.n	872e8 <usart_serial_putchar+0x20>
	if (USART0 == p_usart) {
   872d2:	4b18      	ldr	r3, [pc, #96]	; (87334 <usart_serial_putchar+0x6c>)
   872d4:	4298      	cmp	r0, r3
   872d6:	d010      	beq.n	872fa <usart_serial_putchar+0x32>
	if (USART1 == p_usart) {
   872d8:	4b17      	ldr	r3, [pc, #92]	; (87338 <usart_serial_putchar+0x70>)
   872da:	4298      	cmp	r0, r3
   872dc:	d016      	beq.n	8730c <usart_serial_putchar+0x44>
	if (USART2 == p_usart) {
   872de:	4b17      	ldr	r3, [pc, #92]	; (8733c <usart_serial_putchar+0x74>)
   872e0:	4298      	cmp	r0, r3
   872e2:	d01c      	beq.n	8731e <usart_serial_putchar+0x56>
	return 0;
   872e4:	2000      	movs	r0, #0
}
   872e6:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   872e8:	461e      	mov	r6, r3
   872ea:	4d15      	ldr	r5, [pc, #84]	; (87340 <usart_serial_putchar+0x78>)
   872ec:	4621      	mov	r1, r4
   872ee:	4630      	mov	r0, r6
   872f0:	47a8      	blx	r5
   872f2:	2800      	cmp	r0, #0
   872f4:	d1fa      	bne.n	872ec <usart_serial_putchar+0x24>
		return 1;
   872f6:	2001      	movs	r0, #1
   872f8:	e7f5      	b.n	872e6 <usart_serial_putchar+0x1e>
		while (usart_write(p_usart, c)!=0);
   872fa:	461e      	mov	r6, r3
   872fc:	4d11      	ldr	r5, [pc, #68]	; (87344 <usart_serial_putchar+0x7c>)
   872fe:	4621      	mov	r1, r4
   87300:	4630      	mov	r0, r6
   87302:	47a8      	blx	r5
   87304:	2800      	cmp	r0, #0
   87306:	d1fa      	bne.n	872fe <usart_serial_putchar+0x36>
		return 1;
   87308:	2001      	movs	r0, #1
   8730a:	e7ec      	b.n	872e6 <usart_serial_putchar+0x1e>
		while (usart_write(p_usart, c)!=0);
   8730c:	461e      	mov	r6, r3
   8730e:	4d0d      	ldr	r5, [pc, #52]	; (87344 <usart_serial_putchar+0x7c>)
   87310:	4621      	mov	r1, r4
   87312:	4630      	mov	r0, r6
   87314:	47a8      	blx	r5
   87316:	2800      	cmp	r0, #0
   87318:	d1fa      	bne.n	87310 <usart_serial_putchar+0x48>
		return 1;
   8731a:	2001      	movs	r0, #1
   8731c:	e7e3      	b.n	872e6 <usart_serial_putchar+0x1e>
		while (usart_write(p_usart, c)!=0);
   8731e:	461e      	mov	r6, r3
   87320:	4d08      	ldr	r5, [pc, #32]	; (87344 <usart_serial_putchar+0x7c>)
   87322:	4621      	mov	r1, r4
   87324:	4630      	mov	r0, r6
   87326:	47a8      	blx	r5
   87328:	2800      	cmp	r0, #0
   8732a:	d1fa      	bne.n	87322 <usart_serial_putchar+0x5a>
		return 1;
   8732c:	2001      	movs	r0, #1
   8732e:	e7da      	b.n	872e6 <usart_serial_putchar+0x1e>
   87330:	400e0600 	.word	0x400e0600
   87334:	40090000 	.word	0x40090000
   87338:	40094000 	.word	0x40094000
   8733c:	40098000 	.word	0x40098000
   87340:	00086f45 	.word	0x00086f45
   87344:	00086ebd 	.word	0x00086ebd

00087348 <main>:
static void configure_console(void);

/*! \brief Main function. Execution starts here.
 */
int main(void)
{
   87348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8734c:	b088      	sub	sp, #32
	uint32_t serial_number[4];
	
	// Read Device-ID from SAM3U. Do this before enabling interrupts etc.
	flash_read_unique_id(serial_number, sizeof(serial_number));
   8734e:	2110      	movs	r1, #16
   87350:	eb0d 0001 	add.w	r0, sp, r1
   87354:	4b5a      	ldr	r3, [pc, #360]	; (874c0 <main+0x178>)
   87356:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   87358:	2008      	movs	r0, #8
   8735a:	4d5a      	ldr	r5, [pc, #360]	; (874c4 <main+0x17c>)
   8735c:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   8735e:	4c5a      	ldr	r4, [pc, #360]	; (874c8 <main+0x180>)
   87360:	4b5a      	ldr	r3, [pc, #360]	; (874cc <main+0x184>)
   87362:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   87364:	4b5a      	ldr	r3, [pc, #360]	; (874d0 <main+0x188>)
   87366:	4a5b      	ldr	r2, [pc, #364]	; (874d4 <main+0x18c>)
   87368:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   8736a:	4b5b      	ldr	r3, [pc, #364]	; (874d8 <main+0x190>)
   8736c:	4a5b      	ldr	r2, [pc, #364]	; (874dc <main+0x194>)
   8736e:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   87370:	4b5b      	ldr	r3, [pc, #364]	; (874e0 <main+0x198>)
   87372:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   87374:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   87378:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   8737a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8737e:	9303      	str	r3, [sp, #12]
   87380:	2008      	movs	r0, #8
   87382:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   87384:	a901      	add	r1, sp, #4
   87386:	4620      	mov	r0, r4
   87388:	4b56      	ldr	r3, [pc, #344]	; (874e4 <main+0x19c>)
   8738a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   8738c:	4d56      	ldr	r5, [pc, #344]	; (874e8 <main+0x1a0>)
   8738e:	682b      	ldr	r3, [r5, #0]
   87390:	2100      	movs	r1, #0
   87392:	6898      	ldr	r0, [r3, #8]
   87394:	4c55      	ldr	r4, [pc, #340]	; (874ec <main+0x1a4>)
   87396:	47a0      	blx	r4
	setbuf(stdin, NULL);
   87398:	682b      	ldr	r3, [r5, #0]
   8739a:	2100      	movs	r1, #0
   8739c:	6858      	ldr	r0, [r3, #4]
   8739e:	47a0      	blx	r4
		
	configure_console();

	irq_initialize_vectors();
	cpu_irq_enable();
   873a0:	2101      	movs	r1, #1
   873a2:	4b53      	ldr	r3, [pc, #332]	; (874f0 <main+0x1a8>)
   873a4:	7019      	strb	r1, [r3, #0]
   873a6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   873aa:	b662      	cpsie	i
		sleepmgr_locks[i] = 0;
   873ac:	4b51      	ldr	r3, [pc, #324]	; (874f4 <main+0x1ac>)
   873ae:	2200      	movs	r2, #0
   873b0:	701a      	strb	r2, [r3, #0]
   873b2:	705a      	strb	r2, [r3, #1]
   873b4:	709a      	strb	r2, [r3, #2]
   873b6:	70da      	strb	r2, [r3, #3]
   873b8:	711a      	strb	r2, [r3, #4]
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
   873ba:	7159      	strb	r1, [r3, #5]

	// Initialize the sleep manager
	sleepmgr_init();
#if !SAMD21 && !SAMR21
	sysclk_init();
   873bc:	4b4e      	ldr	r3, [pc, #312]	; (874f8 <main+0x1b0>)
   873be:	4798      	blx	r3
	board_init();
   873c0:	4b4e      	ldr	r3, [pc, #312]	; (874fc <main+0x1b4>)
   873c2:	4798      	blx	r3
#else
	system_init();
#endif

	//Tri-state XPROG pins
	XPROGTarget_DisableTargetPDI();
   873c4:	4b4e      	ldr	r3, [pc, #312]	; (87500 <main+0x1b8>)
   873c6:	4798      	blx	r3

	//Convert serial number to ASCII for USB Serial number
	for(unsigned int i = 0; i < 4; i++){
   873c8:	ac04      	add	r4, sp, #16
   873ca:	4d4e      	ldr	r5, [pc, #312]	; (87504 <main+0x1bc>)
   873cc:	f10d 0820 	add.w	r8, sp, #32
		sprintf(usb_serial_number+(i*8), "%08x", (unsigned int)serial_number[i]);	
   873d0:	4f4d      	ldr	r7, [pc, #308]	; (87508 <main+0x1c0>)
   873d2:	4e4e      	ldr	r6, [pc, #312]	; (8750c <main+0x1c4>)
   873d4:	f854 2b04 	ldr.w	r2, [r4], #4
   873d8:	4639      	mov	r1, r7
   873da:	4628      	mov	r0, r5
   873dc:	47b0      	blx	r6
	for(unsigned int i = 0; i < 4; i++){
   873de:	3508      	adds	r5, #8
   873e0:	4544      	cmp	r4, r8
   873e2:	d1f7      	bne.n	873d4 <main+0x8c>
	}
	usb_serial_number[32] = 0;
   873e4:	4c47      	ldr	r4, [pc, #284]	; (87504 <main+0x1bc>)
   873e6:	2600      	movs	r6, #0
   873e8:	f884 6020 	strb.w	r6, [r4, #32]
	
	printf("ChipWhisperer-Lite Online. Firmware build: %s/%s\n", __TIME__, __DATE__);
   873ec:	4a48      	ldr	r2, [pc, #288]	; (87510 <main+0x1c8>)
   873ee:	4949      	ldr	r1, [pc, #292]	; (87514 <main+0x1cc>)
   873f0:	4849      	ldr	r0, [pc, #292]	; (87518 <main+0x1d0>)
   873f2:	4f4a      	ldr	r7, [pc, #296]	; (8751c <main+0x1d4>)
   873f4:	47b8      	blx	r7
	printf("Serial number: %s\n", usb_serial_number);
   873f6:	4621      	mov	r1, r4
   873f8:	4849      	ldr	r0, [pc, #292]	; (87520 <main+0x1d8>)
   873fa:	47b8      	blx	r7
	

	/* Enable SMC */
	pmc_enable_periph_clk(ID_SMC);	
   873fc:	2009      	movs	r0, #9
   873fe:	4b31      	ldr	r3, [pc, #196]	; (874c4 <main+0x17c>)
   87400:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAG1);
   87402:	4d48      	ldr	r5, [pc, #288]	; (87524 <main+0x1dc>)
   87404:	4629      	mov	r1, r5
   87406:	2029      	movs	r0, #41	; 0x29
   87408:	4c47      	ldr	r4, [pc, #284]	; (87528 <main+0x1e0>)
   8740a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAG1);
   8740c:	4629      	mov	r1, r5
   8740e:	202a      	movs	r0, #42	; 0x2a
   87410:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAG1);
   87412:	4629      	mov	r1, r5
   87414:	202b      	movs	r0, #43	; 0x2b
   87416:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAG1);
   87418:	4629      	mov	r1, r5
   8741a:	202c      	movs	r0, #44	; 0x2c
   8741c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAG1);
   8741e:	4629      	mov	r1, r5
   87420:	202d      	movs	r0, #45	; 0x2d
   87422:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAG1);
   87424:	4629      	mov	r1, r5
   87426:	202e      	movs	r0, #46	; 0x2e
   87428:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAG1);
   8742a:	4629      	mov	r1, r5
   8742c:	202f      	movs	r0, #47	; 0x2f
   8742e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAG1);	
   87430:	4629      	mov	r1, r5
   87432:	2030      	movs	r0, #48	; 0x30
   87434:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
   87436:	4629      	mov	r1, r5
   87438:	2033      	movs	r0, #51	; 0x33
   8743a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
   8743c:	4629      	mov	r1, r5
   8743e:	2037      	movs	r0, #55	; 0x37
   87440:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS0, PIN_EBI_NCS0_FLAGS);
   87442:	4629      	mov	r1, r5
   87444:	2034      	movs	r0, #52	; 0x34
   87446:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A19, PIN_EBI_ADDR_BUS_FLAG2);
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A20, PIN_EBI_ADDR_BUS_FLAG2);
	*/	
	
	/* Configure EBI I/O for PSRAM connection */
	printf("Setting up FPGA Communication\n");
   87448:	4838      	ldr	r0, [pc, #224]	; (8752c <main+0x1e4>)
   8744a:	47b8      	blx	r7
	
	/* complete SMC configuration between PSRAM and SMC waveforms. */
	smc_set_setup_timing(SMC, 0, SMC_SETUP_NWE_SETUP(0)
   8744c:	4c38      	ldr	r4, [pc, #224]	; (87530 <main+0x1e8>)
   8744e:	4a39      	ldr	r2, [pc, #228]	; (87534 <main+0x1ec>)
   87450:	4631      	mov	r1, r6
   87452:	4620      	mov	r0, r4
   87454:	4b38      	ldr	r3, [pc, #224]	; (87538 <main+0x1f0>)
   87456:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(1)
	| SMC_SETUP_NRD_SETUP(1)
	| SMC_SETUP_NCS_RD_SETUP(1));
	smc_set_pulse_timing(SMC, 0, SMC_PULSE_NWE_PULSE(1)
   87458:	4a38      	ldr	r2, [pc, #224]	; (8753c <main+0x1f4>)
   8745a:	4631      	mov	r1, r6
   8745c:	4620      	mov	r0, r4
   8745e:	4b38      	ldr	r3, [pc, #224]	; (87540 <main+0x1f8>)
   87460:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(1)
	| SMC_PULSE_NRD_PULSE(3)
	| SMC_PULSE_NCS_RD_PULSE(1));
	smc_set_cycle_timing(SMC, 0, SMC_CYCLE_NWE_CYCLE(2)
   87462:	4a38      	ldr	r2, [pc, #224]	; (87544 <main+0x1fc>)
   87464:	4631      	mov	r1, r6
   87466:	4620      	mov	r0, r4
   87468:	4b37      	ldr	r3, [pc, #220]	; (87548 <main+0x200>)
   8746a:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(4));
	smc_set_mode(SMC, 0, SMC_MODE_READ_MODE | SMC_MODE_WRITE_MODE
   8746c:	2203      	movs	r2, #3
   8746e:	4631      	mov	r1, r6
   87470:	4620      	mov	r0, r4
   87472:	4b36      	ldr	r3, [pc, #216]	; (8754c <main+0x204>)
   87474:	4798      	blx	r3
	| SMC_MODE_DBW_BIT_8);
	
	ui_init();
   87476:	4b36      	ldr	r3, [pc, #216]	; (87550 <main+0x208>)
   87478:	4798      	blx	r3

	// Start USB stack to authorize VBus monitoring
	udc_start();
   8747a:	4b36      	ldr	r3, [pc, #216]	; (87554 <main+0x20c>)
   8747c:	4798      	blx	r3
//@}

static inline void genclk_enable(const struct genclk_config *p_cfg,
		uint32_t ul_id)
{
	PMC->PMC_PCK[ul_id] = p_cfg->ctrl;
   8747e:	4b36      	ldr	r3, [pc, #216]	; (87558 <main+0x210>)
   87480:	2204      	movs	r2, #4
   87482:	641a      	str	r2, [r3, #64]	; 0x40
	pmc_enable_pck(ul_id);
   87484:	4630      	mov	r0, r6
   87486:	4b35      	ldr	r3, [pc, #212]	; (8755c <main+0x214>)
   87488:	4798      	blx	r3
	genclk_enable_config(GENCLK_PCK_0, GENCLK_PCK_SRC_MCK, GENCLK_PCK_PRES_1);
	
	//Following is 60MHz version
	//genclk_enable_config(GENCLK_PCK_0, GENCLK_PCK_SRC_PLLBCK, GENCLK_PCK_PRES_4);
	
	printf("Event Loop Entered, waiting...\n");
   8748a:	4835      	ldr	r0, [pc, #212]	; (87560 <main+0x218>)
   8748c:	47b8      	blx	r7
	// The main loop manages only the power mode
	// because the USB management is done by interrupt
	extern volatile bool enable_cdc_transfer[2];
	extern volatile bool usart_x_enabled[4];
	extern tcirc_buf usb_usart_circ_buf;
	init_circ_buf(&usb_usart_circ_buf);
   8748e:	4835      	ldr	r0, [pc, #212]	; (87564 <main+0x21c>)
   87490:	4b35      	ldr	r3, [pc, #212]	; (87568 <main+0x220>)
   87492:	4798      	blx	r3
	while (true) {
        // if we've received stuff on USART, send it back to the PC
		if (enable_cdc_transfer[0] && usart_x_enabled[0]) {
   87494:	4c35      	ldr	r4, [pc, #212]	; (8756c <main+0x224>)
			while (circ_buf_has_char(&usb_usart_circ_buf)) {
				uint16_t i = 0;
				udi_cdc_multi_putc(0, get_from_circ_buf(&usb_usart_circ_buf));
   87496:	4f36      	ldr	r7, [pc, #216]	; (87570 <main+0x228>)
		if (enable_cdc_transfer[0] && usart_x_enabled[0]) {
   87498:	4a36      	ldr	r2, [pc, #216]	; (87574 <main+0x22c>)
   8749a:	7823      	ldrb	r3, [r4, #0]
   8749c:	2b00      	cmp	r3, #0
   8749e:	d0fc      	beq.n	8749a <main+0x152>
   874a0:	7813      	ldrb	r3, [r2, #0]
   874a2:	2b00      	cmp	r3, #0
   874a4:	d0f9      	beq.n	8749a <main+0x152>
			while (circ_buf_has_char(&usb_usart_circ_buf)) {
   874a6:	4d2f      	ldr	r5, [pc, #188]	; (87564 <main+0x21c>)
   874a8:	4e33      	ldr	r6, [pc, #204]	; (87578 <main+0x230>)
   874aa:	4628      	mov	r0, r5
   874ac:	47b0      	blx	r6
   874ae:	2800      	cmp	r0, #0
   874b0:	d0f2      	beq.n	87498 <main+0x150>
				udi_cdc_multi_putc(0, get_from_circ_buf(&usb_usart_circ_buf));
   874b2:	4628      	mov	r0, r5
   874b4:	47b8      	blx	r7
   874b6:	4601      	mov	r1, r0
   874b8:	2000      	movs	r0, #0
   874ba:	4b30      	ldr	r3, [pc, #192]	; (8757c <main+0x234>)
   874bc:	4798      	blx	r3
   874be:	e7f4      	b.n	874aa <main+0x162>
   874c0:	00081e89 	.word	0x00081e89
   874c4:	00085565 	.word	0x00085565
   874c8:	400e0600 	.word	0x400e0600
   874cc:	20002df0 	.word	0x20002df0
   874d0:	20002dec 	.word	0x20002dec
   874d4:	000872c9 	.word	0x000872c9
   874d8:	20002de8 	.word	0x20002de8
   874dc:	00087241 	.word	0x00087241
   874e0:	05b8d800 	.word	0x05b8d800
   874e4:	00086f0f 	.word	0x00086f0f
   874e8:	20000718 	.word	0x20000718
   874ec:	00087a75 	.word	0x00087a75
   874f0:	200006ee 	.word	0x200006ee
   874f4:	20002de0 	.word	0x20002de0
   874f8:	000845d9 	.word	0x000845d9
   874fc:	00085085 	.word	0x00085085
   87500:	00084365 	.word	0x00084365
   87504:	200006f4 	.word	0x200006f4
   87508:	0008e5cc 	.word	0x0008e5cc
   8750c:	00087c25 	.word	0x00087c25
   87510:	0008e5d4 	.word	0x0008e5d4
   87514:	0008e5e0 	.word	0x0008e5e0
   87518:	0008e5ec 	.word	0x0008e5ec
   8751c:	000878c1 	.word	0x000878c1
   87520:	0008e620 	.word	0x0008e620
   87524:	08000001 	.word	0x08000001
   87528:	00085221 	.word	0x00085221
   8752c:	0008e634 	.word	0x0008e634
   87530:	400e0000 	.word	0x400e0000
   87534:	01010100 	.word	0x01010100
   87538:	000850f5 	.word	0x000850f5
   8753c:	01030101 	.word	0x01030101
   87540:	00085101 	.word	0x00085101
   87544:	00040002 	.word	0x00040002
   87548:	0008510d 	.word	0x0008510d
   8754c:	00085119 	.word	0x00085119
   87550:	00084521 	.word	0x00084521
   87554:	000848a1 	.word	0x000848a1
   87558:	400e0400 	.word	0x400e0400
   8755c:	000855cd 	.word	0x000855cd
   87560:	0008e654 	.word	0x0008e654
   87564:	200029b8 	.word	0x200029b8
   87568:	00081ed9 	.word	0x00081ed9
   8756c:	20001a98 	.word	0x20001a98
   87570:	00081f39 	.word	0x00081f39
   87574:	20002178 	.word	0x20002178
   87578:	00081f81 	.word	0x00081f81
   8757c:	00080705 	.word	0x00080705

00087580 <__aeabi_uldivmod>:
   87580:	b953      	cbnz	r3, 87598 <__aeabi_uldivmod+0x18>
   87582:	b94a      	cbnz	r2, 87598 <__aeabi_uldivmod+0x18>
   87584:	2900      	cmp	r1, #0
   87586:	bf08      	it	eq
   87588:	2800      	cmpeq	r0, #0
   8758a:	bf1c      	itt	ne
   8758c:	f04f 31ff 	movne.w	r1, #4294967295
   87590:	f04f 30ff 	movne.w	r0, #4294967295
   87594:	f000 b96e 	b.w	87874 <__aeabi_idiv0>
   87598:	f1ad 0c08 	sub.w	ip, sp, #8
   8759c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   875a0:	f000 f806 	bl	875b0 <__udivmoddi4>
   875a4:	f8dd e004 	ldr.w	lr, [sp, #4]
   875a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   875ac:	b004      	add	sp, #16
   875ae:	4770      	bx	lr

000875b0 <__udivmoddi4>:
   875b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   875b4:	9e08      	ldr	r6, [sp, #32]
   875b6:	460d      	mov	r5, r1
   875b8:	4604      	mov	r4, r0
   875ba:	468e      	mov	lr, r1
   875bc:	2b00      	cmp	r3, #0
   875be:	f040 8083 	bne.w	876c8 <__udivmoddi4+0x118>
   875c2:	428a      	cmp	r2, r1
   875c4:	4617      	mov	r7, r2
   875c6:	d947      	bls.n	87658 <__udivmoddi4+0xa8>
   875c8:	fab2 f382 	clz	r3, r2
   875cc:	b14b      	cbz	r3, 875e2 <__udivmoddi4+0x32>
   875ce:	f1c3 0120 	rsb	r1, r3, #32
   875d2:	fa05 fe03 	lsl.w	lr, r5, r3
   875d6:	fa20 f101 	lsr.w	r1, r0, r1
   875da:	409f      	lsls	r7, r3
   875dc:	ea41 0e0e 	orr.w	lr, r1, lr
   875e0:	409c      	lsls	r4, r3
   875e2:	ea4f 4817 	mov.w	r8, r7, lsr #16
   875e6:	fbbe fcf8 	udiv	ip, lr, r8
   875ea:	fa1f f987 	uxth.w	r9, r7
   875ee:	fb08 e21c 	mls	r2, r8, ip, lr
   875f2:	fb0c f009 	mul.w	r0, ip, r9
   875f6:	0c21      	lsrs	r1, r4, #16
   875f8:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
   875fc:	4290      	cmp	r0, r2
   875fe:	d90a      	bls.n	87616 <__udivmoddi4+0x66>
   87600:	18ba      	adds	r2, r7, r2
   87602:	f10c 31ff 	add.w	r1, ip, #4294967295
   87606:	f080 8118 	bcs.w	8783a <__udivmoddi4+0x28a>
   8760a:	4290      	cmp	r0, r2
   8760c:	f240 8115 	bls.w	8783a <__udivmoddi4+0x28a>
   87610:	f1ac 0c02 	sub.w	ip, ip, #2
   87614:	443a      	add	r2, r7
   87616:	1a12      	subs	r2, r2, r0
   87618:	fbb2 f0f8 	udiv	r0, r2, r8
   8761c:	fb08 2210 	mls	r2, r8, r0, r2
   87620:	fb00 f109 	mul.w	r1, r0, r9
   87624:	b2a4      	uxth	r4, r4
   87626:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
   8762a:	42a1      	cmp	r1, r4
   8762c:	d909      	bls.n	87642 <__udivmoddi4+0x92>
   8762e:	193c      	adds	r4, r7, r4
   87630:	f100 32ff 	add.w	r2, r0, #4294967295
   87634:	f080 8103 	bcs.w	8783e <__udivmoddi4+0x28e>
   87638:	42a1      	cmp	r1, r4
   8763a:	f240 8100 	bls.w	8783e <__udivmoddi4+0x28e>
   8763e:	3802      	subs	r0, #2
   87640:	443c      	add	r4, r7
   87642:	1a64      	subs	r4, r4, r1
   87644:	2100      	movs	r1, #0
   87646:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
   8764a:	b11e      	cbz	r6, 87654 <__udivmoddi4+0xa4>
   8764c:	2200      	movs	r2, #0
   8764e:	40dc      	lsrs	r4, r3
   87650:	e9c6 4200 	strd	r4, r2, [r6]
   87654:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87658:	b902      	cbnz	r2, 8765c <__udivmoddi4+0xac>
   8765a:	deff      	udf	#255	; 0xff
   8765c:	fab2 f382 	clz	r3, r2
   87660:	2b00      	cmp	r3, #0
   87662:	d14f      	bne.n	87704 <__udivmoddi4+0x154>
   87664:	1a8d      	subs	r5, r1, r2
   87666:	2101      	movs	r1, #1
   87668:	ea4f 4e12 	mov.w	lr, r2, lsr #16
   8766c:	fa1f f882 	uxth.w	r8, r2
   87670:	fbb5 fcfe 	udiv	ip, r5, lr
   87674:	fb0e 551c 	mls	r5, lr, ip, r5
   87678:	fb08 f00c 	mul.w	r0, r8, ip
   8767c:	0c22      	lsrs	r2, r4, #16
   8767e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
   87682:	42a8      	cmp	r0, r5
   87684:	d907      	bls.n	87696 <__udivmoddi4+0xe6>
   87686:	197d      	adds	r5, r7, r5
   87688:	f10c 32ff 	add.w	r2, ip, #4294967295
   8768c:	d202      	bcs.n	87694 <__udivmoddi4+0xe4>
   8768e:	42a8      	cmp	r0, r5
   87690:	f200 80e9 	bhi.w	87866 <__udivmoddi4+0x2b6>
   87694:	4694      	mov	ip, r2
   87696:	1a2d      	subs	r5, r5, r0
   87698:	fbb5 f0fe 	udiv	r0, r5, lr
   8769c:	fb0e 5510 	mls	r5, lr, r0, r5
   876a0:	fb08 f800 	mul.w	r8, r8, r0
   876a4:	b2a4      	uxth	r4, r4
   876a6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   876aa:	45a0      	cmp	r8, r4
   876ac:	d907      	bls.n	876be <__udivmoddi4+0x10e>
   876ae:	193c      	adds	r4, r7, r4
   876b0:	f100 32ff 	add.w	r2, r0, #4294967295
   876b4:	d202      	bcs.n	876bc <__udivmoddi4+0x10c>
   876b6:	45a0      	cmp	r8, r4
   876b8:	f200 80d9 	bhi.w	8786e <__udivmoddi4+0x2be>
   876bc:	4610      	mov	r0, r2
   876be:	eba4 0408 	sub.w	r4, r4, r8
   876c2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
   876c6:	e7c0      	b.n	8764a <__udivmoddi4+0x9a>
   876c8:	428b      	cmp	r3, r1
   876ca:	d908      	bls.n	876de <__udivmoddi4+0x12e>
   876cc:	2e00      	cmp	r6, #0
   876ce:	f000 80b1 	beq.w	87834 <__udivmoddi4+0x284>
   876d2:	2100      	movs	r1, #0
   876d4:	e9c6 0500 	strd	r0, r5, [r6]
   876d8:	4608      	mov	r0, r1
   876da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   876de:	fab3 f183 	clz	r1, r3
   876e2:	2900      	cmp	r1, #0
   876e4:	d14b      	bne.n	8777e <__udivmoddi4+0x1ce>
   876e6:	42ab      	cmp	r3, r5
   876e8:	d302      	bcc.n	876f0 <__udivmoddi4+0x140>
   876ea:	4282      	cmp	r2, r0
   876ec:	f200 80b9 	bhi.w	87862 <__udivmoddi4+0x2b2>
   876f0:	1a84      	subs	r4, r0, r2
   876f2:	eb65 0303 	sbc.w	r3, r5, r3
   876f6:	2001      	movs	r0, #1
   876f8:	469e      	mov	lr, r3
   876fa:	2e00      	cmp	r6, #0
   876fc:	d0aa      	beq.n	87654 <__udivmoddi4+0xa4>
   876fe:	e9c6 4e00 	strd	r4, lr, [r6]
   87702:	e7a7      	b.n	87654 <__udivmoddi4+0xa4>
   87704:	409f      	lsls	r7, r3
   87706:	f1c3 0220 	rsb	r2, r3, #32
   8770a:	40d1      	lsrs	r1, r2
   8770c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
   87710:	fbb1 f0fe 	udiv	r0, r1, lr
   87714:	fa1f f887 	uxth.w	r8, r7
   87718:	fb0e 1110 	mls	r1, lr, r0, r1
   8771c:	fa24 f202 	lsr.w	r2, r4, r2
   87720:	409d      	lsls	r5, r3
   87722:	fb00 fc08 	mul.w	ip, r0, r8
   87726:	432a      	orrs	r2, r5
   87728:	0c15      	lsrs	r5, r2, #16
   8772a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   8772e:	45ac      	cmp	ip, r5
   87730:	fa04 f403 	lsl.w	r4, r4, r3
   87734:	d909      	bls.n	8774a <__udivmoddi4+0x19a>
   87736:	197d      	adds	r5, r7, r5
   87738:	f100 31ff 	add.w	r1, r0, #4294967295
   8773c:	f080 808f 	bcs.w	8785e <__udivmoddi4+0x2ae>
   87740:	45ac      	cmp	ip, r5
   87742:	f240 808c 	bls.w	8785e <__udivmoddi4+0x2ae>
   87746:	3802      	subs	r0, #2
   87748:	443d      	add	r5, r7
   8774a:	eba5 050c 	sub.w	r5, r5, ip
   8774e:	fbb5 f1fe 	udiv	r1, r5, lr
   87752:	fb0e 5c11 	mls	ip, lr, r1, r5
   87756:	fb01 f908 	mul.w	r9, r1, r8
   8775a:	b295      	uxth	r5, r2
   8775c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
   87760:	45a9      	cmp	r9, r5
   87762:	d907      	bls.n	87774 <__udivmoddi4+0x1c4>
   87764:	197d      	adds	r5, r7, r5
   87766:	f101 32ff 	add.w	r2, r1, #4294967295
   8776a:	d274      	bcs.n	87856 <__udivmoddi4+0x2a6>
   8776c:	45a9      	cmp	r9, r5
   8776e:	d972      	bls.n	87856 <__udivmoddi4+0x2a6>
   87770:	3902      	subs	r1, #2
   87772:	443d      	add	r5, r7
   87774:	eba5 0509 	sub.w	r5, r5, r9
   87778:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
   8777c:	e778      	b.n	87670 <__udivmoddi4+0xc0>
   8777e:	f1c1 0720 	rsb	r7, r1, #32
   87782:	408b      	lsls	r3, r1
   87784:	fa22 fc07 	lsr.w	ip, r2, r7
   87788:	ea4c 0c03 	orr.w	ip, ip, r3
   8778c:	fa25 f407 	lsr.w	r4, r5, r7
   87790:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
   87794:	fbb4 f9fe 	udiv	r9, r4, lr
   87798:	fa1f f88c 	uxth.w	r8, ip
   8779c:	fb0e 4419 	mls	r4, lr, r9, r4
   877a0:	fa20 f307 	lsr.w	r3, r0, r7
   877a4:	fb09 fa08 	mul.w	sl, r9, r8
   877a8:	408d      	lsls	r5, r1
   877aa:	431d      	orrs	r5, r3
   877ac:	0c2b      	lsrs	r3, r5, #16
   877ae:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
   877b2:	45a2      	cmp	sl, r4
   877b4:	fa02 f201 	lsl.w	r2, r2, r1
   877b8:	fa00 f301 	lsl.w	r3, r0, r1
   877bc:	d909      	bls.n	877d2 <__udivmoddi4+0x222>
   877be:	eb1c 0404 	adds.w	r4, ip, r4
   877c2:	f109 30ff 	add.w	r0, r9, #4294967295
   877c6:	d248      	bcs.n	8785a <__udivmoddi4+0x2aa>
   877c8:	45a2      	cmp	sl, r4
   877ca:	d946      	bls.n	8785a <__udivmoddi4+0x2aa>
   877cc:	f1a9 0902 	sub.w	r9, r9, #2
   877d0:	4464      	add	r4, ip
   877d2:	eba4 040a 	sub.w	r4, r4, sl
   877d6:	fbb4 f0fe 	udiv	r0, r4, lr
   877da:	fb0e 4410 	mls	r4, lr, r0, r4
   877de:	fb00 fa08 	mul.w	sl, r0, r8
   877e2:	b2ad      	uxth	r5, r5
   877e4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
   877e8:	45a2      	cmp	sl, r4
   877ea:	d908      	bls.n	877fe <__udivmoddi4+0x24e>
   877ec:	eb1c 0404 	adds.w	r4, ip, r4
   877f0:	f100 35ff 	add.w	r5, r0, #4294967295
   877f4:	d22d      	bcs.n	87852 <__udivmoddi4+0x2a2>
   877f6:	45a2      	cmp	sl, r4
   877f8:	d92b      	bls.n	87852 <__udivmoddi4+0x2a2>
   877fa:	3802      	subs	r0, #2
   877fc:	4464      	add	r4, ip
   877fe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   87802:	fba0 8902 	umull	r8, r9, r0, r2
   87806:	eba4 040a 	sub.w	r4, r4, sl
   8780a:	454c      	cmp	r4, r9
   8780c:	46c6      	mov	lr, r8
   8780e:	464d      	mov	r5, r9
   87810:	d319      	bcc.n	87846 <__udivmoddi4+0x296>
   87812:	d016      	beq.n	87842 <__udivmoddi4+0x292>
   87814:	b15e      	cbz	r6, 8782e <__udivmoddi4+0x27e>
   87816:	ebb3 020e 	subs.w	r2, r3, lr
   8781a:	eb64 0405 	sbc.w	r4, r4, r5
   8781e:	fa04 f707 	lsl.w	r7, r4, r7
   87822:	fa22 f301 	lsr.w	r3, r2, r1
   87826:	431f      	orrs	r7, r3
   87828:	40cc      	lsrs	r4, r1
   8782a:	e9c6 7400 	strd	r7, r4, [r6]
   8782e:	2100      	movs	r1, #0
   87830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87834:	4631      	mov	r1, r6
   87836:	4630      	mov	r0, r6
   87838:	e70c      	b.n	87654 <__udivmoddi4+0xa4>
   8783a:	468c      	mov	ip, r1
   8783c:	e6eb      	b.n	87616 <__udivmoddi4+0x66>
   8783e:	4610      	mov	r0, r2
   87840:	e6ff      	b.n	87642 <__udivmoddi4+0x92>
   87842:	4543      	cmp	r3, r8
   87844:	d2e6      	bcs.n	87814 <__udivmoddi4+0x264>
   87846:	ebb8 0e02 	subs.w	lr, r8, r2
   8784a:	eb69 050c 	sbc.w	r5, r9, ip
   8784e:	3801      	subs	r0, #1
   87850:	e7e0      	b.n	87814 <__udivmoddi4+0x264>
   87852:	4628      	mov	r0, r5
   87854:	e7d3      	b.n	877fe <__udivmoddi4+0x24e>
   87856:	4611      	mov	r1, r2
   87858:	e78c      	b.n	87774 <__udivmoddi4+0x1c4>
   8785a:	4681      	mov	r9, r0
   8785c:	e7b9      	b.n	877d2 <__udivmoddi4+0x222>
   8785e:	4608      	mov	r0, r1
   87860:	e773      	b.n	8774a <__udivmoddi4+0x19a>
   87862:	4608      	mov	r0, r1
   87864:	e749      	b.n	876fa <__udivmoddi4+0x14a>
   87866:	f1ac 0c02 	sub.w	ip, ip, #2
   8786a:	443d      	add	r5, r7
   8786c:	e713      	b.n	87696 <__udivmoddi4+0xe6>
   8786e:	3802      	subs	r0, #2
   87870:	443c      	add	r4, r7
   87872:	e724      	b.n	876be <__udivmoddi4+0x10e>

00087874 <__aeabi_idiv0>:
   87874:	4770      	bx	lr
   87876:	bf00      	nop

00087878 <__libc_init_array>:
   87878:	b570      	push	{r4, r5, r6, lr}
   8787a:	4e0d      	ldr	r6, [pc, #52]	; (878b0 <__libc_init_array+0x38>)
   8787c:	4d0d      	ldr	r5, [pc, #52]	; (878b4 <__libc_init_array+0x3c>)
   8787e:	1b76      	subs	r6, r6, r5
   87880:	10b6      	asrs	r6, r6, #2
   87882:	d006      	beq.n	87892 <__libc_init_array+0x1a>
   87884:	2400      	movs	r4, #0
   87886:	f855 3b04 	ldr.w	r3, [r5], #4
   8788a:	3401      	adds	r4, #1
   8788c:	4798      	blx	r3
   8788e:	42a6      	cmp	r6, r4
   87890:	d1f9      	bne.n	87886 <__libc_init_array+0xe>
   87892:	4e09      	ldr	r6, [pc, #36]	; (878b8 <__libc_init_array+0x40>)
   87894:	4d09      	ldr	r5, [pc, #36]	; (878bc <__libc_init_array+0x44>)
   87896:	f007 f8eb 	bl	8ea70 <_init>
   8789a:	1b76      	subs	r6, r6, r5
   8789c:	10b6      	asrs	r6, r6, #2
   8789e:	d006      	beq.n	878ae <__libc_init_array+0x36>
   878a0:	2400      	movs	r4, #0
   878a2:	f855 3b04 	ldr.w	r3, [r5], #4
   878a6:	3401      	adds	r4, #1
   878a8:	4798      	blx	r3
   878aa:	42a6      	cmp	r6, r4
   878ac:	d1f9      	bne.n	878a2 <__libc_init_array+0x2a>
   878ae:	bd70      	pop	{r4, r5, r6, pc}
   878b0:	0008ea7c 	.word	0x0008ea7c
   878b4:	0008ea7c 	.word	0x0008ea7c
   878b8:	0008ea84 	.word	0x0008ea84
   878bc:	0008ea7c 	.word	0x0008ea7c

000878c0 <iprintf>:
   878c0:	b40f      	push	{r0, r1, r2, r3}
   878c2:	b500      	push	{lr}
   878c4:	4907      	ldr	r1, [pc, #28]	; (878e4 <iprintf+0x24>)
   878c6:	b083      	sub	sp, #12
   878c8:	ab04      	add	r3, sp, #16
   878ca:	6808      	ldr	r0, [r1, #0]
   878cc:	f853 2b04 	ldr.w	r2, [r3], #4
   878d0:	6881      	ldr	r1, [r0, #8]
   878d2:	9301      	str	r3, [sp, #4]
   878d4:	f001 ffac 	bl	89830 <_vfiprintf_r>
   878d8:	b003      	add	sp, #12
   878da:	f85d eb04 	ldr.w	lr, [sp], #4
   878de:	b004      	add	sp, #16
   878e0:	4770      	bx	lr
   878e2:	bf00      	nop
   878e4:	20000718 	.word	0x20000718

000878e8 <memcpy>:
   878e8:	4684      	mov	ip, r0
   878ea:	ea41 0300 	orr.w	r3, r1, r0
   878ee:	f013 0303 	ands.w	r3, r3, #3
   878f2:	d149      	bne.n	87988 <memcpy+0xa0>
   878f4:	3a40      	subs	r2, #64	; 0x40
   878f6:	d323      	bcc.n	87940 <memcpy+0x58>
   878f8:	680b      	ldr	r3, [r1, #0]
   878fa:	6003      	str	r3, [r0, #0]
   878fc:	684b      	ldr	r3, [r1, #4]
   878fe:	6043      	str	r3, [r0, #4]
   87900:	688b      	ldr	r3, [r1, #8]
   87902:	6083      	str	r3, [r0, #8]
   87904:	68cb      	ldr	r3, [r1, #12]
   87906:	60c3      	str	r3, [r0, #12]
   87908:	690b      	ldr	r3, [r1, #16]
   8790a:	6103      	str	r3, [r0, #16]
   8790c:	694b      	ldr	r3, [r1, #20]
   8790e:	6143      	str	r3, [r0, #20]
   87910:	698b      	ldr	r3, [r1, #24]
   87912:	6183      	str	r3, [r0, #24]
   87914:	69cb      	ldr	r3, [r1, #28]
   87916:	61c3      	str	r3, [r0, #28]
   87918:	6a0b      	ldr	r3, [r1, #32]
   8791a:	6203      	str	r3, [r0, #32]
   8791c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   8791e:	6243      	str	r3, [r0, #36]	; 0x24
   87920:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   87922:	6283      	str	r3, [r0, #40]	; 0x28
   87924:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   87926:	62c3      	str	r3, [r0, #44]	; 0x2c
   87928:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8792a:	6303      	str	r3, [r0, #48]	; 0x30
   8792c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   8792e:	6343      	str	r3, [r0, #52]	; 0x34
   87930:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   87932:	6383      	str	r3, [r0, #56]	; 0x38
   87934:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   87936:	63c3      	str	r3, [r0, #60]	; 0x3c
   87938:	3040      	adds	r0, #64	; 0x40
   8793a:	3140      	adds	r1, #64	; 0x40
   8793c:	3a40      	subs	r2, #64	; 0x40
   8793e:	d2db      	bcs.n	878f8 <memcpy+0x10>
   87940:	3230      	adds	r2, #48	; 0x30
   87942:	d30b      	bcc.n	8795c <memcpy+0x74>
   87944:	680b      	ldr	r3, [r1, #0]
   87946:	6003      	str	r3, [r0, #0]
   87948:	684b      	ldr	r3, [r1, #4]
   8794a:	6043      	str	r3, [r0, #4]
   8794c:	688b      	ldr	r3, [r1, #8]
   8794e:	6083      	str	r3, [r0, #8]
   87950:	68cb      	ldr	r3, [r1, #12]
   87952:	60c3      	str	r3, [r0, #12]
   87954:	3010      	adds	r0, #16
   87956:	3110      	adds	r1, #16
   87958:	3a10      	subs	r2, #16
   8795a:	d2f3      	bcs.n	87944 <memcpy+0x5c>
   8795c:	320c      	adds	r2, #12
   8795e:	d305      	bcc.n	8796c <memcpy+0x84>
   87960:	f851 3b04 	ldr.w	r3, [r1], #4
   87964:	f840 3b04 	str.w	r3, [r0], #4
   87968:	3a04      	subs	r2, #4
   8796a:	d2f9      	bcs.n	87960 <memcpy+0x78>
   8796c:	3204      	adds	r2, #4
   8796e:	d008      	beq.n	87982 <memcpy+0x9a>
   87970:	07d2      	lsls	r2, r2, #31
   87972:	bf1c      	itt	ne
   87974:	f811 3b01 	ldrbne.w	r3, [r1], #1
   87978:	f800 3b01 	strbne.w	r3, [r0], #1
   8797c:	d301      	bcc.n	87982 <memcpy+0x9a>
   8797e:	880b      	ldrh	r3, [r1, #0]
   87980:	8003      	strh	r3, [r0, #0]
   87982:	4660      	mov	r0, ip
   87984:	4770      	bx	lr
   87986:	bf00      	nop
   87988:	2a08      	cmp	r2, #8
   8798a:	d313      	bcc.n	879b4 <memcpy+0xcc>
   8798c:	078b      	lsls	r3, r1, #30
   8798e:	d0b1      	beq.n	878f4 <memcpy+0xc>
   87990:	f010 0303 	ands.w	r3, r0, #3
   87994:	d0ae      	beq.n	878f4 <memcpy+0xc>
   87996:	f1c3 0304 	rsb	r3, r3, #4
   8799a:	1ad2      	subs	r2, r2, r3
   8799c:	07db      	lsls	r3, r3, #31
   8799e:	bf1c      	itt	ne
   879a0:	f811 3b01 	ldrbne.w	r3, [r1], #1
   879a4:	f800 3b01 	strbne.w	r3, [r0], #1
   879a8:	d3a4      	bcc.n	878f4 <memcpy+0xc>
   879aa:	f831 3b02 	ldrh.w	r3, [r1], #2
   879ae:	f820 3b02 	strh.w	r3, [r0], #2
   879b2:	e79f      	b.n	878f4 <memcpy+0xc>
   879b4:	3a04      	subs	r2, #4
   879b6:	d3d9      	bcc.n	8796c <memcpy+0x84>
   879b8:	3a01      	subs	r2, #1
   879ba:	f811 3b01 	ldrb.w	r3, [r1], #1
   879be:	f800 3b01 	strb.w	r3, [r0], #1
   879c2:	d2f9      	bcs.n	879b8 <memcpy+0xd0>
   879c4:	780b      	ldrb	r3, [r1, #0]
   879c6:	7003      	strb	r3, [r0, #0]
   879c8:	784b      	ldrb	r3, [r1, #1]
   879ca:	7043      	strb	r3, [r0, #1]
   879cc:	788b      	ldrb	r3, [r1, #2]
   879ce:	7083      	strb	r3, [r0, #2]
   879d0:	4660      	mov	r0, ip
   879d2:	4770      	bx	lr

000879d4 <memset>:
   879d4:	b4f0      	push	{r4, r5, r6, r7}
   879d6:	0786      	lsls	r6, r0, #30
   879d8:	d046      	beq.n	87a68 <memset+0x94>
   879da:	1e54      	subs	r4, r2, #1
   879dc:	2a00      	cmp	r2, #0
   879de:	d03c      	beq.n	87a5a <memset+0x86>
   879e0:	4603      	mov	r3, r0
   879e2:	b2ca      	uxtb	r2, r1
   879e4:	e001      	b.n	879ea <memset+0x16>
   879e6:	3c01      	subs	r4, #1
   879e8:	d337      	bcc.n	87a5a <memset+0x86>
   879ea:	f803 2b01 	strb.w	r2, [r3], #1
   879ee:	079d      	lsls	r5, r3, #30
   879f0:	d1f9      	bne.n	879e6 <memset+0x12>
   879f2:	2c03      	cmp	r4, #3
   879f4:	d92a      	bls.n	87a4c <memset+0x78>
   879f6:	b2cd      	uxtb	r5, r1
   879f8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   879fc:	2c0f      	cmp	r4, #15
   879fe:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   87a02:	d934      	bls.n	87a6e <memset+0x9a>
   87a04:	f1a4 0210 	sub.w	r2, r4, #16
   87a08:	f022 0c0f 	bic.w	ip, r2, #15
   87a0c:	f103 0720 	add.w	r7, r3, #32
   87a10:	0916      	lsrs	r6, r2, #4
   87a12:	4467      	add	r7, ip
   87a14:	f103 0210 	add.w	r2, r3, #16
   87a18:	e942 5504 	strd	r5, r5, [r2, #-16]
   87a1c:	e942 5502 	strd	r5, r5, [r2, #-8]
   87a20:	3210      	adds	r2, #16
   87a22:	42ba      	cmp	r2, r7
   87a24:	d1f8      	bne.n	87a18 <memset+0x44>
   87a26:	1c72      	adds	r2, r6, #1
   87a28:	f014 0f0c 	tst.w	r4, #12
   87a2c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
   87a30:	f004 060f 	and.w	r6, r4, #15
   87a34:	d013      	beq.n	87a5e <memset+0x8a>
   87a36:	1f33      	subs	r3, r6, #4
   87a38:	f023 0303 	bic.w	r3, r3, #3
   87a3c:	3304      	adds	r3, #4
   87a3e:	4413      	add	r3, r2
   87a40:	f842 5b04 	str.w	r5, [r2], #4
   87a44:	4293      	cmp	r3, r2
   87a46:	d1fb      	bne.n	87a40 <memset+0x6c>
   87a48:	f006 0403 	and.w	r4, r6, #3
   87a4c:	b12c      	cbz	r4, 87a5a <memset+0x86>
   87a4e:	b2ca      	uxtb	r2, r1
   87a50:	441c      	add	r4, r3
   87a52:	f803 2b01 	strb.w	r2, [r3], #1
   87a56:	429c      	cmp	r4, r3
   87a58:	d1fb      	bne.n	87a52 <memset+0x7e>
   87a5a:	bcf0      	pop	{r4, r5, r6, r7}
   87a5c:	4770      	bx	lr
   87a5e:	4634      	mov	r4, r6
   87a60:	4613      	mov	r3, r2
   87a62:	2c00      	cmp	r4, #0
   87a64:	d1f3      	bne.n	87a4e <memset+0x7a>
   87a66:	e7f8      	b.n	87a5a <memset+0x86>
   87a68:	4614      	mov	r4, r2
   87a6a:	4603      	mov	r3, r0
   87a6c:	e7c1      	b.n	879f2 <memset+0x1e>
   87a6e:	461a      	mov	r2, r3
   87a70:	4626      	mov	r6, r4
   87a72:	e7e0      	b.n	87a36 <memset+0x62>

00087a74 <setbuf>:
   87a74:	2900      	cmp	r1, #0
   87a76:	bf0c      	ite	eq
   87a78:	2202      	moveq	r2, #2
   87a7a:	2200      	movne	r2, #0
   87a7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   87a80:	f000 b800 	b.w	87a84 <setvbuf>

00087a84 <setvbuf>:
   87a84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   87a88:	4d65      	ldr	r5, [pc, #404]	; (87c20 <setvbuf+0x19c>)
   87a8a:	4604      	mov	r4, r0
   87a8c:	f8d5 9000 	ldr.w	r9, [r5]
   87a90:	460f      	mov	r7, r1
   87a92:	4690      	mov	r8, r2
   87a94:	461e      	mov	r6, r3
   87a96:	b083      	sub	sp, #12
   87a98:	f1b9 0f00 	cmp.w	r9, #0
   87a9c:	d003      	beq.n	87aa6 <setvbuf+0x22>
   87a9e:	f8d9 3038 	ldr.w	r3, [r9, #56]	; 0x38
   87aa2:	2b00      	cmp	r3, #0
   87aa4:	d079      	beq.n	87b9a <setvbuf+0x116>
   87aa6:	f1b8 0f02 	cmp.w	r8, #2
   87aaa:	d006      	beq.n	87aba <setvbuf+0x36>
   87aac:	f1b8 0f01 	cmp.w	r8, #1
   87ab0:	f200 80a3 	bhi.w	87bfa <setvbuf+0x176>
   87ab4:	2e00      	cmp	r6, #0
   87ab6:	f2c0 80a0 	blt.w	87bfa <setvbuf+0x176>
   87aba:	6e63      	ldr	r3, [r4, #100]	; 0x64
   87abc:	07d9      	lsls	r1, r3, #31
   87abe:	d552      	bpl.n	87b66 <setvbuf+0xe2>
   87ac0:	4621      	mov	r1, r4
   87ac2:	4648      	mov	r0, r9
   87ac4:	f003 fe94 	bl	8b7f0 <_fflush_r>
   87ac8:	6b21      	ldr	r1, [r4, #48]	; 0x30
   87aca:	b141      	cbz	r1, 87ade <setvbuf+0x5a>
   87acc:	f104 0340 	add.w	r3, r4, #64	; 0x40
   87ad0:	4299      	cmp	r1, r3
   87ad2:	d002      	beq.n	87ada <setvbuf+0x56>
   87ad4:	4648      	mov	r0, r9
   87ad6:	f004 f80b 	bl	8baf0 <_free_r>
   87ada:	2300      	movs	r3, #0
   87adc:	6323      	str	r3, [r4, #48]	; 0x30
   87ade:	2300      	movs	r3, #0
   87ae0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   87ae4:	61a3      	str	r3, [r4, #24]
   87ae6:	6063      	str	r3, [r4, #4]
   87ae8:	062b      	lsls	r3, r5, #24
   87aea:	d465      	bmi.n	87bb8 <setvbuf+0x134>
   87aec:	f425 654a 	bic.w	r5, r5, #3232	; 0xca0
   87af0:	f025 0503 	bic.w	r5, r5, #3
   87af4:	f1b8 0f02 	cmp.w	r8, #2
   87af8:	81a5      	strh	r5, [r4, #12]
   87afa:	d064      	beq.n	87bc6 <setvbuf+0x142>
   87afc:	ab01      	add	r3, sp, #4
   87afe:	466a      	mov	r2, sp
   87b00:	4621      	mov	r1, r4
   87b02:	4648      	mov	r0, r9
   87b04:	f004 faa6 	bl	8c054 <__swhatbuf_r>
   87b08:	89a3      	ldrh	r3, [r4, #12]
   87b0a:	4318      	orrs	r0, r3
   87b0c:	81a0      	strh	r0, [r4, #12]
   87b0e:	2e00      	cmp	r6, #0
   87b10:	d030      	beq.n	87b74 <setvbuf+0xf0>
   87b12:	2f00      	cmp	r7, #0
   87b14:	d02f      	beq.n	87b76 <setvbuf+0xf2>
   87b16:	f8d9 3038 	ldr.w	r3, [r9, #56]	; 0x38
   87b1a:	2b00      	cmp	r3, #0
   87b1c:	d039      	beq.n	87b92 <setvbuf+0x10e>
   87b1e:	9b00      	ldr	r3, [sp, #0]
   87b20:	e9c4 7604 	strd	r7, r6, [r4, #16]
   87b24:	42b3      	cmp	r3, r6
   87b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   87b2a:	6027      	str	r7, [r4, #0]
   87b2c:	bf1c      	itt	ne
   87b2e:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
   87b32:	81a3      	strhne	r3, [r4, #12]
   87b34:	f1b8 0f01 	cmp.w	r8, #1
   87b38:	bf04      	itt	eq
   87b3a:	f043 0301 	orreq.w	r3, r3, #1
   87b3e:	81a3      	strheq	r3, [r4, #12]
   87b40:	b29a      	uxth	r2, r3
   87b42:	f013 0308 	ands.w	r3, r3, #8
   87b46:	d02c      	beq.n	87ba2 <setvbuf+0x11e>
   87b48:	07d1      	lsls	r1, r2, #31
   87b4a:	d554      	bpl.n	87bf6 <setvbuf+0x172>
   87b4c:	2100      	movs	r1, #0
   87b4e:	4276      	negs	r6, r6
   87b50:	61a6      	str	r6, [r4, #24]
   87b52:	6e66      	ldr	r6, [r4, #100]	; 0x64
   87b54:	60a1      	str	r1, [r4, #8]
   87b56:	f016 0601 	ands.w	r6, r6, #1
   87b5a:	d027      	beq.n	87bac <setvbuf+0x128>
   87b5c:	2600      	movs	r6, #0
   87b5e:	4630      	mov	r0, r6
   87b60:	b003      	add	sp, #12
   87b62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   87b66:	89a3      	ldrh	r3, [r4, #12]
   87b68:	059a      	lsls	r2, r3, #22
   87b6a:	d4a9      	bmi.n	87ac0 <setvbuf+0x3c>
   87b6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   87b6e:	f004 fa6d 	bl	8c04c <__retarget_lock_acquire_recursive>
   87b72:	e7a5      	b.n	87ac0 <setvbuf+0x3c>
   87b74:	9e00      	ldr	r6, [sp, #0]
   87b76:	4630      	mov	r0, r6
   87b78:	f004 fae4 	bl	8c144 <malloc>
   87b7c:	4607      	mov	r7, r0
   87b7e:	2800      	cmp	r0, #0
   87b80:	d03e      	beq.n	87c00 <setvbuf+0x17c>
   87b82:	89a3      	ldrh	r3, [r4, #12]
   87b84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   87b88:	81a3      	strh	r3, [r4, #12]
   87b8a:	f8d9 3038 	ldr.w	r3, [r9, #56]	; 0x38
   87b8e:	2b00      	cmp	r3, #0
   87b90:	d1c5      	bne.n	87b1e <setvbuf+0x9a>
   87b92:	4648      	mov	r0, r9
   87b94:	f003 fe88 	bl	8b8a8 <__sinit>
   87b98:	e7c1      	b.n	87b1e <setvbuf+0x9a>
   87b9a:	4648      	mov	r0, r9
   87b9c:	f003 fe84 	bl	8b8a8 <__sinit>
   87ba0:	e781      	b.n	87aa6 <setvbuf+0x22>
   87ba2:	60a3      	str	r3, [r4, #8]
   87ba4:	6e66      	ldr	r6, [r4, #100]	; 0x64
   87ba6:	f016 0601 	ands.w	r6, r6, #1
   87baa:	d1d7      	bne.n	87b5c <setvbuf+0xd8>
   87bac:	0593      	lsls	r3, r2, #22
   87bae:	d51b      	bpl.n	87be8 <setvbuf+0x164>
   87bb0:	4630      	mov	r0, r6
   87bb2:	b003      	add	sp, #12
   87bb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   87bb8:	4648      	mov	r0, r9
   87bba:	6921      	ldr	r1, [r4, #16]
   87bbc:	f003 ff98 	bl	8baf0 <_free_r>
   87bc0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   87bc4:	e792      	b.n	87aec <setvbuf+0x68>
   87bc6:	2600      	movs	r6, #0
   87bc8:	2300      	movs	r3, #0
   87bca:	2101      	movs	r1, #1
   87bcc:	6e62      	ldr	r2, [r4, #100]	; 0x64
   87bce:	f045 0502 	orr.w	r5, r5, #2
   87bd2:	60a3      	str	r3, [r4, #8]
   87bd4:	07d7      	lsls	r7, r2, #31
   87bd6:	f104 0343 	add.w	r3, r4, #67	; 0x43
   87bda:	81a5      	strh	r5, [r4, #12]
   87bdc:	6161      	str	r1, [r4, #20]
   87bde:	6023      	str	r3, [r4, #0]
   87be0:	6123      	str	r3, [r4, #16]
   87be2:	d4e5      	bmi.n	87bb0 <setvbuf+0x12c>
   87be4:	05a8      	lsls	r0, r5, #22
   87be6:	d4e3      	bmi.n	87bb0 <setvbuf+0x12c>
   87be8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   87bea:	f004 fa31 	bl	8c050 <__retarget_lock_release_recursive>
   87bee:	4630      	mov	r0, r6
   87bf0:	b003      	add	sp, #12
   87bf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   87bf6:	60a6      	str	r6, [r4, #8]
   87bf8:	e7d4      	b.n	87ba4 <setvbuf+0x120>
   87bfa:	f04f 36ff 	mov.w	r6, #4294967295
   87bfe:	e7d7      	b.n	87bb0 <setvbuf+0x12c>
   87c00:	9d00      	ldr	r5, [sp, #0]
   87c02:	42b5      	cmp	r5, r6
   87c04:	d004      	beq.n	87c10 <setvbuf+0x18c>
   87c06:	4628      	mov	r0, r5
   87c08:	f004 fa9c 	bl	8c144 <malloc>
   87c0c:	4607      	mov	r7, r0
   87c0e:	b920      	cbnz	r0, 87c1a <setvbuf+0x196>
   87c10:	f04f 36ff 	mov.w	r6, #4294967295
   87c14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   87c18:	e7d6      	b.n	87bc8 <setvbuf+0x144>
   87c1a:	462e      	mov	r6, r5
   87c1c:	e7b1      	b.n	87b82 <setvbuf+0xfe>
   87c1e:	bf00      	nop
   87c20:	20000718 	.word	0x20000718

00087c24 <sprintf>:
   87c24:	b40e      	push	{r1, r2, r3}
   87c26:	4601      	mov	r1, r0
   87c28:	b530      	push	{r4, r5, lr}
   87c2a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
   87c2e:	b09c      	sub	sp, #112	; 0x70
   87c30:	ab1f      	add	r3, sp, #124	; 0x7c
   87c32:	480b      	ldr	r0, [pc, #44]	; (87c60 <sprintf+0x3c>)
   87c34:	f853 2b04 	ldr.w	r2, [r3], #4
   87c38:	4d0a      	ldr	r5, [pc, #40]	; (87c64 <sprintf+0x40>)
   87c3a:	9102      	str	r1, [sp, #8]
   87c3c:	9106      	str	r1, [sp, #24]
   87c3e:	6800      	ldr	r0, [r0, #0]
   87c40:	a902      	add	r1, sp, #8
   87c42:	9301      	str	r3, [sp, #4]
   87c44:	e9cd 4504 	strd	r4, r5, [sp, #16]
   87c48:	9407      	str	r4, [sp, #28]
   87c4a:	f000 f80d 	bl	87c68 <_svfprintf_r>
   87c4e:	2200      	movs	r2, #0
   87c50:	9b02      	ldr	r3, [sp, #8]
   87c52:	701a      	strb	r2, [r3, #0]
   87c54:	b01c      	add	sp, #112	; 0x70
   87c56:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   87c5a:	b003      	add	sp, #12
   87c5c:	4770      	bx	lr
   87c5e:	bf00      	nop
   87c60:	20000718 	.word	0x20000718
   87c64:	ffff0208 	.word	0xffff0208

00087c68 <_svfprintf_r>:
   87c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87c6c:	b0d7      	sub	sp, #348	; 0x15c
   87c6e:	468b      	mov	fp, r1
   87c70:	4617      	mov	r7, r2
   87c72:	930e      	str	r3, [sp, #56]	; 0x38
   87c74:	4681      	mov	r9, r0
   87c76:	f004 f9e1 	bl	8c03c <_localeconv_r>
   87c7a:	6803      	ldr	r3, [r0, #0]
   87c7c:	4618      	mov	r0, r3
   87c7e:	9318      	str	r3, [sp, #96]	; 0x60
   87c80:	f005 fbde 	bl	8d440 <strlen>
   87c84:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   87c88:	9017      	str	r0, [sp, #92]	; 0x5c
   87c8a:	061d      	lsls	r5, r3, #24
   87c8c:	d504      	bpl.n	87c98 <_svfprintf_r+0x30>
   87c8e:	f8db 3010 	ldr.w	r3, [fp, #16]
   87c92:	2b00      	cmp	r3, #0
   87c94:	f000 87df 	beq.w	88c56 <_svfprintf_r+0xfee>
   87c98:	2300      	movs	r3, #0
   87c9a:	2100      	movs	r1, #0
   87c9c:	2200      	movs	r2, #0
   87c9e:	e9cd 332b 	strd	r3, r3, [sp, #172]	; 0xac
   87ca2:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
   87ca6:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
   87caa:	9313      	str	r3, [sp, #76]	; 0x4c
   87cac:	9319      	str	r3, [sp, #100]	; 0x64
   87cae:	930a      	str	r3, [sp, #40]	; 0x28
   87cb0:	ab2d      	add	r3, sp, #180	; 0xb4
   87cb2:	4698      	mov	r8, r3
   87cb4:	932a      	str	r3, [sp, #168]	; 0xa8
   87cb6:	783b      	ldrb	r3, [r7, #0]
   87cb8:	46da      	mov	sl, fp
   87cba:	e9cd 1214 	strd	r1, r2, [sp, #80]	; 0x50
   87cbe:	2b00      	cmp	r3, #0
   87cc0:	f000 81a4 	beq.w	8800c <_svfprintf_r+0x3a4>
   87cc4:	463c      	mov	r4, r7
   87cc6:	e004      	b.n	87cd2 <_svfprintf_r+0x6a>
   87cc8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   87ccc:	2b00      	cmp	r3, #0
   87cce:	f000 80fd 	beq.w	87ecc <_svfprintf_r+0x264>
   87cd2:	2b25      	cmp	r3, #37	; 0x25
   87cd4:	d1f8      	bne.n	87cc8 <_svfprintf_r+0x60>
   87cd6:	1be5      	subs	r5, r4, r7
   87cd8:	f040 80fb 	bne.w	87ed2 <_svfprintf_r+0x26a>
   87cdc:	7823      	ldrb	r3, [r4, #0]
   87cde:	2b00      	cmp	r3, #0
   87ce0:	f000 8194 	beq.w	8800c <_svfprintf_r+0x3a4>
   87ce4:	2300      	movs	r3, #0
   87ce6:	930b      	str	r3, [sp, #44]	; 0x2c
   87ce8:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
   87cec:	9307      	str	r3, [sp, #28]
   87cee:	f04f 33ff 	mov.w	r3, #4294967295
   87cf2:	7866      	ldrb	r6, [r4, #1]
   87cf4:	f104 0b01 	add.w	fp, r4, #1
   87cf8:	2120      	movs	r1, #32
   87cfa:	242b      	movs	r4, #43	; 0x2b
   87cfc:	9309      	str	r3, [sp, #36]	; 0x24
   87cfe:	f10b 0b01 	add.w	fp, fp, #1
   87d02:	f1a6 0320 	sub.w	r3, r6, #32
   87d06:	2b5a      	cmp	r3, #90	; 0x5a
   87d08:	f200 80ff 	bhi.w	87f0a <_svfprintf_r+0x2a2>
   87d0c:	e8df f013 	tbh	[pc, r3, lsl #1]
   87d10:	00fd02bc 	.word	0x00fd02bc
   87d14:	02b500fd 	.word	0x02b500fd
   87d18:	00fd00fd 	.word	0x00fd00fd
   87d1c:	029100fd 	.word	0x029100fd
   87d20:	00fd00fd 	.word	0x00fd00fd
   87d24:	02e7006a 	.word	0x02e7006a
   87d28:	023400fd 	.word	0x023400fd
   87d2c:	00fd02cd 	.word	0x00fd02cd
   87d30:	005b02c6 	.word	0x005b02c6
   87d34:	005b005b 	.word	0x005b005b
   87d38:	005b005b 	.word	0x005b005b
   87d3c:	005b005b 	.word	0x005b005b
   87d40:	005b005b 	.word	0x005b005b
   87d44:	00fd00fd 	.word	0x00fd00fd
   87d48:	00fd00fd 	.word	0x00fd00fd
   87d4c:	00fd00fd 	.word	0x00fd00fd
   87d50:	019000fd 	.word	0x019000fd
   87d54:	01f700fd 	.word	0x01f700fd
   87d58:	0190007c 	.word	0x0190007c
   87d5c:	01900190 	.word	0x01900190
   87d60:	00fd00fd 	.word	0x00fd00fd
   87d64:	00fd00fd 	.word	0x00fd00fd
   87d68:	00fd028a 	.word	0x00fd028a
   87d6c:	00a900fd 	.word	0x00a900fd
   87d70:	00fd00fd 	.word	0x00fd00fd
   87d74:	020b00fd 	.word	0x020b00fd
   87d78:	023b00fd 	.word	0x023b00fd
   87d7c:	00fd00fd 	.word	0x00fd00fd
   87d80:	00fd0781 	.word	0x00fd0781
   87d84:	00fd00fd 	.word	0x00fd00fd
   87d88:	00fd00fd 	.word	0x00fd00fd
   87d8c:	00fd00fd 	.word	0x00fd00fd
   87d90:	019000fd 	.word	0x019000fd
   87d94:	01f700fd 	.word	0x01f700fd
   87d98:	01900080 	.word	0x01900080
   87d9c:	01900190 	.word	0x01900190
   87da0:	00800280 	.word	0x00800280
   87da4:	00fd0075 	.word	0x00fd0075
   87da8:	00fd0276 	.word	0x00fd0276
   87dac:	00ad025e 	.word	0x00ad025e
   87db0:	0075024c 	.word	0x0075024c
   87db4:	020b00fd 	.word	0x020b00fd
   87db8:	075b0072 	.word	0x075b0072
   87dbc:	00fd00fd 	.word	0x00fd00fd
   87dc0:	00fd075f 	.word	0x00fd075f
   87dc4:	0072      	.short	0x0072
   87dc6:	2200      	movs	r2, #0
   87dc8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
   87dcc:	f81b 6b01 	ldrb.w	r6, [fp], #1
   87dd0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   87dd4:	eb03 0242 	add.w	r2, r3, r2, lsl #1
   87dd8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
   87ddc:	2b09      	cmp	r3, #9
   87dde:	d9f5      	bls.n	87dcc <_svfprintf_r+0x164>
   87de0:	920b      	str	r2, [sp, #44]	; 0x2c
   87de2:	e78e      	b.n	87d02 <_svfprintf_r+0x9a>
   87de4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   87de6:	f853 2b04 	ldr.w	r2, [r3], #4
   87dea:	2a00      	cmp	r2, #0
   87dec:	920b      	str	r2, [sp, #44]	; 0x2c
   87dee:	930e      	str	r3, [sp, #56]	; 0x38
   87df0:	f2c0 81bf 	blt.w	88172 <_svfprintf_r+0x50a>
   87df4:	f89b 6000 	ldrb.w	r6, [fp]
   87df8:	e781      	b.n	87cfe <_svfprintf_r+0x96>
   87dfa:	9b07      	ldr	r3, [sp, #28]
   87dfc:	f89b 6000 	ldrb.w	r6, [fp]
   87e00:	f043 0320 	orr.w	r3, r3, #32
   87e04:	9307      	str	r3, [sp, #28]
   87e06:	e77a      	b.n	87cfe <_svfprintf_r+0x96>
   87e08:	9b07      	ldr	r3, [sp, #28]
   87e0a:	f043 0310 	orr.w	r3, r3, #16
   87e0e:	9307      	str	r3, [sp, #28]
   87e10:	9b07      	ldr	r3, [sp, #28]
   87e12:	069c      	lsls	r4, r3, #26
   87e14:	f140 8162 	bpl.w	880dc <_svfprintf_r+0x474>
   87e18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   87e1a:	3307      	adds	r3, #7
   87e1c:	f023 0307 	bic.w	r3, r3, #7
   87e20:	4619      	mov	r1, r3
   87e22:	e8f1 2302 	ldrd	r2, r3, [r1], #8
   87e26:	4614      	mov	r4, r2
   87e28:	461d      	mov	r5, r3
   87e2a:	910e      	str	r1, [sp, #56]	; 0x38
   87e2c:	2a00      	cmp	r2, #0
   87e2e:	f173 0300 	sbcs.w	r3, r3, #0
   87e32:	f2c0 85ab 	blt.w	8898c <_svfprintf_r+0xd24>
   87e36:	9b09      	ldr	r3, [sp, #36]	; 0x24
   87e38:	3301      	adds	r3, #1
   87e3a:	9b07      	ldr	r3, [sp, #28]
   87e3c:	f000 8414 	beq.w	88668 <_svfprintf_r+0xa00>
   87e40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   87e44:	ea54 0205 	orrs.w	r2, r4, r5
   87e48:	9308      	str	r3, [sp, #32]
   87e4a:	f040 840e 	bne.w	8866a <_svfprintf_r+0xa02>
   87e4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   87e50:	2a00      	cmp	r2, #0
   87e52:	f040 840f 	bne.w	88674 <_svfprintf_r+0xa0c>
   87e56:	9307      	str	r3, [sp, #28]
   87e58:	2300      	movs	r3, #0
   87e5a:	af56      	add	r7, sp, #344	; 0x158
   87e5c:	9309      	str	r3, [sp, #36]	; 0x24
   87e5e:	930c      	str	r3, [sp, #48]	; 0x30
   87e60:	e26b      	b.n	8833a <_svfprintf_r+0x6d2>
   87e62:	9b07      	ldr	r3, [sp, #28]
   87e64:	f043 0310 	orr.w	r3, r3, #16
   87e68:	9307      	str	r3, [sp, #28]
   87e6a:	9b07      	ldr	r3, [sp, #28]
   87e6c:	069a      	lsls	r2, r3, #26
   87e6e:	f140 8126 	bpl.w	880be <_svfprintf_r+0x456>
   87e72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   87e74:	3307      	adds	r3, #7
   87e76:	f023 0307 	bic.w	r3, r3, #7
   87e7a:	e8f3 4502 	ldrd	r4, r5, [r3], #8
   87e7e:	930e      	str	r3, [sp, #56]	; 0x38
   87e80:	9b07      	ldr	r3, [sp, #28]
   87e82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
   87e86:	9308      	str	r3, [sp, #32]
   87e88:	2300      	movs	r3, #0
   87e8a:	2200      	movs	r2, #0
   87e8c:	f88d 208b 	strb.w	r2, [sp, #139]	; 0x8b
   87e90:	9a09      	ldr	r2, [sp, #36]	; 0x24
   87e92:	4611      	mov	r1, r2
   87e94:	3101      	adds	r1, #1
   87e96:	f000 8231 	beq.w	882fc <_svfprintf_r+0x694>
   87e9a:	9908      	ldr	r1, [sp, #32]
   87e9c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
   87ea0:	9107      	str	r1, [sp, #28]
   87ea2:	ea54 0105 	orrs.w	r1, r4, r5
   87ea6:	f040 8227 	bne.w	882f8 <_svfprintf_r+0x690>
   87eaa:	2a00      	cmp	r2, #0
   87eac:	f040 837d 	bne.w	885aa <_svfprintf_r+0x942>
   87eb0:	2b00      	cmp	r3, #0
   87eb2:	d1d1      	bne.n	87e58 <_svfprintf_r+0x1f0>
   87eb4:	9b08      	ldr	r3, [sp, #32]
   87eb6:	f013 0301 	ands.w	r3, r3, #1
   87eba:	930c      	str	r3, [sp, #48]	; 0x30
   87ebc:	f000 8590 	beq.w	889e0 <_svfprintf_r+0xd78>
   87ec0:	2330      	movs	r3, #48	; 0x30
   87ec2:	f20d 1757 	addw	r7, sp, #343	; 0x157
   87ec6:	f88d 3157 	strb.w	r3, [sp, #343]	; 0x157
   87eca:	e236      	b.n	8833a <_svfprintf_r+0x6d2>
   87ecc:	1be5      	subs	r5, r4, r7
   87ece:	f000 809d 	beq.w	8800c <_svfprintf_r+0x3a4>
   87ed2:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	; 0xac
   87ed6:	3301      	adds	r3, #1
   87ed8:	442a      	add	r2, r5
   87eda:	2b07      	cmp	r3, #7
   87edc:	e9c8 7500 	strd	r7, r5, [r8]
   87ee0:	e9cd 322b 	strd	r3, r2, [sp, #172]	; 0xac
   87ee4:	dc06      	bgt.n	87ef4 <_svfprintf_r+0x28c>
   87ee6:	f108 0808 	add.w	r8, r8, #8
   87eea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   87eec:	7823      	ldrb	r3, [r4, #0]
   87eee:	442a      	add	r2, r5
   87ef0:	920a      	str	r2, [sp, #40]	; 0x28
   87ef2:	e6f4      	b.n	87cde <_svfprintf_r+0x76>
   87ef4:	4651      	mov	r1, sl
   87ef6:	4648      	mov	r0, r9
   87ef8:	aa2a      	add	r2, sp, #168	; 0xa8
   87efa:	f005 fb03 	bl	8d504 <__ssprint_r>
   87efe:	2800      	cmp	r0, #0
   87f00:	f041 83ce 	bne.w	896a0 <_svfprintf_r+0x1a38>
   87f04:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   87f08:	e7ef      	b.n	87eea <_svfprintf_r+0x282>
   87f0a:	2e00      	cmp	r6, #0
   87f0c:	d07e      	beq.n	8800c <_svfprintf_r+0x3a4>
   87f0e:	2300      	movs	r3, #0
   87f10:	2101      	movs	r1, #1
   87f12:	461a      	mov	r2, r3
   87f14:	9108      	str	r1, [sp, #32]
   87f16:	f88d 60f4 	strb.w	r6, [sp, #244]	; 0xf4
   87f1a:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
   87f1e:	930d      	str	r3, [sp, #52]	; 0x34
   87f20:	9309      	str	r3, [sp, #36]	; 0x24
   87f22:	9312      	str	r3, [sp, #72]	; 0x48
   87f24:	9316      	str	r3, [sp, #88]	; 0x58
   87f26:	9310      	str	r3, [sp, #64]	; 0x40
   87f28:	910c      	str	r1, [sp, #48]	; 0x30
   87f2a:	af3d      	add	r7, sp, #244	; 0xf4
   87f2c:	9b07      	ldr	r3, [sp, #28]
   87f2e:	f013 0302 	ands.w	r3, r3, #2
   87f32:	d002      	beq.n	87f3a <_svfprintf_r+0x2d2>
   87f34:	9908      	ldr	r1, [sp, #32]
   87f36:	3102      	adds	r1, #2
   87f38:	9108      	str	r1, [sp, #32]
   87f3a:	9907      	ldr	r1, [sp, #28]
   87f3c:	f011 0184 	ands.w	r1, r1, #132	; 0x84
   87f40:	910f      	str	r1, [sp, #60]	; 0x3c
   87f42:	d105      	bne.n	87f50 <_svfprintf_r+0x2e8>
   87f44:	990b      	ldr	r1, [sp, #44]	; 0x2c
   87f46:	9808      	ldr	r0, [sp, #32]
   87f48:	1a0d      	subs	r5, r1, r0
   87f4a:	2d00      	cmp	r5, #0
   87f4c:	f300 834b 	bgt.w	885e6 <_svfprintf_r+0x97e>
   87f50:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   87f52:	b172      	cbz	r2, 87f72 <_svfprintf_r+0x30a>
   87f54:	2001      	movs	r0, #1
   87f56:	9a2b      	ldr	r2, [sp, #172]	; 0xac
   87f58:	4404      	add	r4, r0
   87f5a:	4402      	add	r2, r0
   87f5c:	f10d 018b 	add.w	r1, sp, #139	; 0x8b
   87f60:	2a07      	cmp	r2, #7
   87f62:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
   87f66:	e9c8 1000 	strd	r1, r0, [r8]
   87f6a:	f300 83cd 	bgt.w	88708 <_svfprintf_r+0xaa0>
   87f6e:	f108 0808 	add.w	r8, r8, #8
   87f72:	b16b      	cbz	r3, 87f90 <_svfprintf_r+0x328>
   87f74:	2102      	movs	r1, #2
   87f76:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   87f78:	440c      	add	r4, r1
   87f7a:	3301      	adds	r3, #1
   87f7c:	aa23      	add	r2, sp, #140	; 0x8c
   87f7e:	2b07      	cmp	r3, #7
   87f80:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   87f84:	e9c8 2100 	strd	r2, r1, [r8]
   87f88:	f300 83cc 	bgt.w	88724 <_svfprintf_r+0xabc>
   87f8c:	f108 0808 	add.w	r8, r8, #8
   87f90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   87f92:	2b80      	cmp	r3, #128	; 0x80
   87f94:	f000 8234 	beq.w	88400 <_svfprintf_r+0x798>
   87f98:	9b09      	ldr	r3, [sp, #36]	; 0x24
   87f9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   87f9c:	1a9d      	subs	r5, r3, r2
   87f9e:	2d00      	cmp	r5, #0
   87fa0:	f300 826e 	bgt.w	88480 <_svfprintf_r+0x818>
   87fa4:	9b07      	ldr	r3, [sp, #28]
   87fa6:	05d9      	lsls	r1, r3, #23
   87fa8:	f100 81d5 	bmi.w	88356 <_svfprintf_r+0x6ee>
   87fac:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   87fae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   87fb0:	3301      	adds	r3, #1
   87fb2:	4414      	add	r4, r2
   87fb4:	2b07      	cmp	r3, #7
   87fb6:	e9c8 7200 	strd	r7, r2, [r8]
   87fba:	942c      	str	r4, [sp, #176]	; 0xb0
   87fbc:	932b      	str	r3, [sp, #172]	; 0xac
   87fbe:	f300 8397 	bgt.w	886f0 <_svfprintf_r+0xa88>
   87fc2:	f108 0808 	add.w	r8, r8, #8
   87fc6:	9b07      	ldr	r3, [sp, #28]
   87fc8:	0759      	lsls	r1, r3, #29
   87fca:	d505      	bpl.n	87fd8 <_svfprintf_r+0x370>
   87fcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   87fce:	9a08      	ldr	r2, [sp, #32]
   87fd0:	1a9d      	subs	r5, r3, r2
   87fd2:	2d00      	cmp	r5, #0
   87fd4:	f300 83b2 	bgt.w	8873c <_svfprintf_r+0xad4>
   87fd8:	e9dd 320a 	ldrd	r3, r2, [sp, #40]	; 0x28
   87fdc:	9908      	ldr	r1, [sp, #32]
   87fde:	428a      	cmp	r2, r1
   87fe0:	bfac      	ite	ge
   87fe2:	189b      	addge	r3, r3, r2
   87fe4:	185b      	addlt	r3, r3, r1
   87fe6:	930a      	str	r3, [sp, #40]	; 0x28
   87fe8:	2c00      	cmp	r4, #0
   87fea:	f040 827d 	bne.w	884e8 <_svfprintf_r+0x880>
   87fee:	2300      	movs	r3, #0
   87ff0:	932b      	str	r3, [sp, #172]	; 0xac
   87ff2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   87ff4:	b11b      	cbz	r3, 87ffe <_svfprintf_r+0x396>
   87ff6:	4648      	mov	r0, r9
   87ff8:	990d      	ldr	r1, [sp, #52]	; 0x34
   87ffa:	f003 fd79 	bl	8baf0 <_free_r>
   87ffe:	465f      	mov	r7, fp
   88000:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   88004:	783b      	ldrb	r3, [r7, #0]
   88006:	2b00      	cmp	r3, #0
   88008:	f47f ae5c 	bne.w	87cc4 <_svfprintf_r+0x5c>
   8800c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   8800e:	46d3      	mov	fp, sl
   88010:	2b00      	cmp	r3, #0
   88012:	f041 824b 	bne.w	894ac <_svfprintf_r+0x1844>
   88016:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   8801a:	f013 0f40 	tst.w	r3, #64	; 0x40
   8801e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   88020:	bf18      	it	ne
   88022:	f04f 33ff 	movne.w	r3, #4294967295
   88026:	930a      	str	r3, [sp, #40]	; 0x28
   88028:	980a      	ldr	r0, [sp, #40]	; 0x28
   8802a:	b057      	add	sp, #348	; 0x15c
   8802c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88030:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88032:	3307      	adds	r3, #7
   88034:	f023 0307 	bic.w	r3, r3, #7
   88038:	4619      	mov	r1, r3
   8803a:	e8f1 2302 	ldrd	r2, r3, [r1], #8
   8803e:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
   88042:	e9dd 3414 	ldrd	r3, r4, [sp, #80]	; 0x50
   88046:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
   8804a:	461d      	mov	r5, r3
   8804c:	4618      	mov	r0, r3
   8804e:	910e      	str	r1, [sp, #56]	; 0x38
   88050:	f04f 32ff 	mov.w	r2, #4294967295
   88054:	4621      	mov	r1, r4
   88056:	4ba4      	ldr	r3, [pc, #656]	; (882e8 <_svfprintf_r+0x680>)
   88058:	f006 f988 	bl	8e36c <__aeabi_dcmpun>
   8805c:	2800      	cmp	r0, #0
   8805e:	f040 84d9 	bne.w	88a14 <_svfprintf_r+0xdac>
   88062:	4628      	mov	r0, r5
   88064:	4621      	mov	r1, r4
   88066:	f04f 32ff 	mov.w	r2, #4294967295
   8806a:	4b9f      	ldr	r3, [pc, #636]	; (882e8 <_svfprintf_r+0x680>)
   8806c:	f006 f960 	bl	8e330 <__aeabi_dcmple>
   88070:	2800      	cmp	r0, #0
   88072:	f040 84cf 	bne.w	88a14 <_svfprintf_r+0xdac>
   88076:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
   8807a:	2200      	movs	r2, #0
   8807c:	2300      	movs	r3, #0
   8807e:	f006 f94d 	bl	8e31c <__aeabi_dcmplt>
   88082:	2800      	cmp	r0, #0
   88084:	f041 800e 	bne.w	890a4 <_svfprintf_r+0x143c>
   88088:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   8808c:	2003      	movs	r0, #3
   8808e:	2100      	movs	r1, #0
   88090:	4f96      	ldr	r7, [pc, #600]	; (882ec <_svfprintf_r+0x684>)
   88092:	4b97      	ldr	r3, [pc, #604]	; (882f0 <_svfprintf_r+0x688>)
   88094:	9008      	str	r0, [sp, #32]
   88096:	910d      	str	r1, [sp, #52]	; 0x34
   88098:	2e47      	cmp	r6, #71	; 0x47
   8809a:	bfc8      	it	gt
   8809c:	461f      	movgt	r7, r3
   8809e:	9c07      	ldr	r4, [sp, #28]
   880a0:	900c      	str	r0, [sp, #48]	; 0x30
   880a2:	f024 0480 	bic.w	r4, r4, #128	; 0x80
   880a6:	9407      	str	r4, [sp, #28]
   880a8:	9109      	str	r1, [sp, #36]	; 0x24
   880aa:	9112      	str	r1, [sp, #72]	; 0x48
   880ac:	9116      	str	r1, [sp, #88]	; 0x58
   880ae:	9110      	str	r1, [sp, #64]	; 0x40
   880b0:	2a00      	cmp	r2, #0
   880b2:	f43f af3b 	beq.w	87f2c <_svfprintf_r+0x2c4>
   880b6:	9b08      	ldr	r3, [sp, #32]
   880b8:	3301      	adds	r3, #1
   880ba:	9308      	str	r3, [sp, #32]
   880bc:	e736      	b.n	87f2c <_svfprintf_r+0x2c4>
   880be:	9b07      	ldr	r3, [sp, #28]
   880c0:	06db      	lsls	r3, r3, #27
   880c2:	f100 849c 	bmi.w	889fe <_svfprintf_r+0xd96>
   880c6:	9b07      	ldr	r3, [sp, #28]
   880c8:	065f      	lsls	r7, r3, #25
   880ca:	f140 87b2 	bpl.w	89032 <_svfprintf_r+0x13ca>
   880ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   880d0:	2500      	movs	r5, #0
   880d2:	f853 4b04 	ldr.w	r4, [r3], #4
   880d6:	930e      	str	r3, [sp, #56]	; 0x38
   880d8:	b2a4      	uxth	r4, r4
   880da:	e6d1      	b.n	87e80 <_svfprintf_r+0x218>
   880dc:	9b07      	ldr	r3, [sp, #28]
   880de:	06d8      	lsls	r0, r3, #27
   880e0:	f100 8568 	bmi.w	88bb4 <_svfprintf_r+0xf4c>
   880e4:	9b07      	ldr	r3, [sp, #28]
   880e6:	0659      	lsls	r1, r3, #25
   880e8:	f140 87be 	bpl.w	89068 <_svfprintf_r+0x1400>
   880ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   880ee:	f853 4b04 	ldr.w	r4, [r3], #4
   880f2:	b224      	sxth	r4, r4
   880f4:	17e5      	asrs	r5, r4, #31
   880f6:	930e      	str	r3, [sp, #56]	; 0x38
   880f8:	4622      	mov	r2, r4
   880fa:	462b      	mov	r3, r5
   880fc:	e696      	b.n	87e2c <_svfprintf_r+0x1c4>
   880fe:	2100      	movs	r1, #0
   88100:	2401      	movs	r4, #1
   88102:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88104:	460a      	mov	r2, r1
   88106:	f853 0b04 	ldr.w	r0, [r3], #4
   8810a:	9408      	str	r4, [sp, #32]
   8810c:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
   88110:	f88d 108b 	strb.w	r1, [sp, #139]	; 0x8b
   88114:	f88d 00f4 	strb.w	r0, [sp, #244]	; 0xf4
   88118:	9109      	str	r1, [sp, #36]	; 0x24
   8811a:	9112      	str	r1, [sp, #72]	; 0x48
   8811c:	9116      	str	r1, [sp, #88]	; 0x58
   8811e:	9110      	str	r1, [sp, #64]	; 0x40
   88120:	940c      	str	r4, [sp, #48]	; 0x30
   88122:	af3d      	add	r7, sp, #244	; 0xf4
   88124:	e702      	b.n	87f2c <_svfprintf_r+0x2c4>
   88126:	2500      	movs	r5, #0
   88128:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   8812a:	f88d 508b 	strb.w	r5, [sp, #139]	; 0x8b
   8812e:	f854 7b04 	ldr.w	r7, [r4], #4
   88132:	2f00      	cmp	r7, #0
   88134:	f000 859f 	beq.w	88c76 <_svfprintf_r+0x100e>
   88138:	9a09      	ldr	r2, [sp, #36]	; 0x24
   8813a:	4613      	mov	r3, r2
   8813c:	3301      	adds	r3, #1
   8813e:	f000 8770 	beq.w	89022 <_svfprintf_r+0x13ba>
   88142:	4629      	mov	r1, r5
   88144:	4638      	mov	r0, r7
   88146:	f004 fac9 	bl	8c6dc <memchr>
   8814a:	900d      	str	r0, [sp, #52]	; 0x34
   8814c:	2800      	cmp	r0, #0
   8814e:	f001 80b9 	beq.w	892c4 <_svfprintf_r+0x165c>
   88152:	462b      	mov	r3, r5
   88154:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   88156:	9509      	str	r5, [sp, #36]	; 0x24
   88158:	1bd2      	subs	r2, r2, r7
   8815a:	920c      	str	r2, [sp, #48]	; 0x30
   8815c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
   88160:	9208      	str	r2, [sp, #32]
   88162:	940e      	str	r4, [sp, #56]	; 0x38
   88164:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   88168:	930d      	str	r3, [sp, #52]	; 0x34
   8816a:	9312      	str	r3, [sp, #72]	; 0x48
   8816c:	9316      	str	r3, [sp, #88]	; 0x58
   8816e:	9310      	str	r3, [sp, #64]	; 0x40
   88170:	e79e      	b.n	880b0 <_svfprintf_r+0x448>
   88172:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   88174:	425b      	negs	r3, r3
   88176:	930b      	str	r3, [sp, #44]	; 0x2c
   88178:	9b07      	ldr	r3, [sp, #28]
   8817a:	f89b 6000 	ldrb.w	r6, [fp]
   8817e:	f043 0304 	orr.w	r3, r3, #4
   88182:	9307      	str	r3, [sp, #28]
   88184:	e5bb      	b.n	87cfe <_svfprintf_r+0x96>
   88186:	9b07      	ldr	r3, [sp, #28]
   88188:	f043 0310 	orr.w	r3, r3, #16
   8818c:	9308      	str	r3, [sp, #32]
   8818e:	9b08      	ldr	r3, [sp, #32]
   88190:	069d      	lsls	r5, r3, #26
   88192:	f140 83ea 	bpl.w	8896a <_svfprintf_r+0xd02>
   88196:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88198:	3307      	adds	r3, #7
   8819a:	f023 0307 	bic.w	r3, r3, #7
   8819e:	e8f3 4502 	ldrd	r4, r5, [r3], #8
   881a2:	930e      	str	r3, [sp, #56]	; 0x38
   881a4:	2301      	movs	r3, #1
   881a6:	e670      	b.n	87e8a <_svfprintf_r+0x222>
   881a8:	f647 0230 	movw	r2, #30768	; 0x7830
   881ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   881ae:	9907      	ldr	r1, [sp, #28]
   881b0:	f853 4b04 	ldr.w	r4, [r3], #4
   881b4:	f041 0102 	orr.w	r1, r1, #2
   881b8:	930e      	str	r3, [sp, #56]	; 0x38
   881ba:	4b4e      	ldr	r3, [pc, #312]	; (882f4 <_svfprintf_r+0x68c>)
   881bc:	2500      	movs	r5, #0
   881be:	9319      	str	r3, [sp, #100]	; 0x64
   881c0:	2678      	movs	r6, #120	; 0x78
   881c2:	2302      	movs	r3, #2
   881c4:	9108      	str	r1, [sp, #32]
   881c6:	f8ad 208c 	strh.w	r2, [sp, #140]	; 0x8c
   881ca:	e65e      	b.n	87e8a <_svfprintf_r+0x222>
   881cc:	9b07      	ldr	r3, [sp, #28]
   881ce:	069d      	lsls	r5, r3, #26
   881d0:	f100 8408 	bmi.w	889e4 <_svfprintf_r+0xd7c>
   881d4:	9b07      	ldr	r3, [sp, #28]
   881d6:	06dc      	lsls	r4, r3, #27
   881d8:	f100 86e1 	bmi.w	88f9e <_svfprintf_r+0x1336>
   881dc:	9b07      	ldr	r3, [sp, #28]
   881de:	0658      	lsls	r0, r3, #25
   881e0:	f100 8795 	bmi.w	8910e <_svfprintf_r+0x14a6>
   881e4:	9b07      	ldr	r3, [sp, #28]
   881e6:	0599      	lsls	r1, r3, #22
   881e8:	f140 86d9 	bpl.w	88f9e <_svfprintf_r+0x1336>
   881ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   881ee:	990a      	ldr	r1, [sp, #40]	; 0x28
   881f0:	f853 2b04 	ldr.w	r2, [r3], #4
   881f4:	465f      	mov	r7, fp
   881f6:	7011      	strb	r1, [r2, #0]
   881f8:	930e      	str	r3, [sp, #56]	; 0x38
   881fa:	e703      	b.n	88004 <_svfprintf_r+0x39c>
   881fc:	f89b 6000 	ldrb.w	r6, [fp]
   88200:	9b07      	ldr	r3, [sp, #28]
   88202:	2e6c      	cmp	r6, #108	; 0x6c
   88204:	f000 8508 	beq.w	88c18 <_svfprintf_r+0xfb0>
   88208:	f043 0310 	orr.w	r3, r3, #16
   8820c:	9307      	str	r3, [sp, #28]
   8820e:	e576      	b.n	87cfe <_svfprintf_r+0x96>
   88210:	f89b 6000 	ldrb.w	r6, [fp]
   88214:	9b07      	ldr	r3, [sp, #28]
   88216:	2e68      	cmp	r6, #104	; 0x68
   88218:	f000 8507 	beq.w	88c2a <_svfprintf_r+0xfc2>
   8821c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   88220:	9307      	str	r3, [sp, #28]
   88222:	e56c      	b.n	87cfe <_svfprintf_r+0x96>
   88224:	9b07      	ldr	r3, [sp, #28]
   88226:	f89b 6000 	ldrb.w	r6, [fp]
   8822a:	f043 0308 	orr.w	r3, r3, #8
   8822e:	9307      	str	r3, [sp, #28]
   88230:	e565      	b.n	87cfe <_svfprintf_r+0x96>
   88232:	4648      	mov	r0, r9
   88234:	f003 ff02 	bl	8c03c <_localeconv_r>
   88238:	6843      	ldr	r3, [r0, #4]
   8823a:	4618      	mov	r0, r3
   8823c:	931c      	str	r3, [sp, #112]	; 0x70
   8823e:	f005 f8ff 	bl	8d440 <strlen>
   88242:	4603      	mov	r3, r0
   88244:	4648      	mov	r0, r9
   88246:	461d      	mov	r5, r3
   88248:	931d      	str	r3, [sp, #116]	; 0x74
   8824a:	f003 fef7 	bl	8c03c <_localeconv_r>
   8824e:	6882      	ldr	r2, [r0, #8]
   88250:	2120      	movs	r1, #32
   88252:	921a      	str	r2, [sp, #104]	; 0x68
   88254:	2d00      	cmp	r5, #0
   88256:	f43f adcd 	beq.w	87df4 <_svfprintf_r+0x18c>
   8825a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   8825c:	2b00      	cmp	r3, #0
   8825e:	f43f adc9 	beq.w	87df4 <_svfprintf_r+0x18c>
   88262:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   88264:	781b      	ldrb	r3, [r3, #0]
   88266:	2b00      	cmp	r3, #0
   88268:	f43f adc4 	beq.w	87df4 <_svfprintf_r+0x18c>
   8826c:	9b07      	ldr	r3, [sp, #28]
   8826e:	f89b 6000 	ldrb.w	r6, [fp]
   88272:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   88276:	9307      	str	r3, [sp, #28]
   88278:	e541      	b.n	87cfe <_svfprintf_r+0x96>
   8827a:	9b07      	ldr	r3, [sp, #28]
   8827c:	f89b 6000 	ldrb.w	r6, [fp]
   88280:	f043 0301 	orr.w	r3, r3, #1
   88284:	9307      	str	r3, [sp, #28]
   88286:	e53a      	b.n	87cfe <_svfprintf_r+0x96>
   88288:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
   8828c:	2b00      	cmp	r3, #0
   8828e:	f47f adb1 	bne.w	87df4 <_svfprintf_r+0x18c>
   88292:	f89b 6000 	ldrb.w	r6, [fp]
   88296:	f88d 108b 	strb.w	r1, [sp, #139]	; 0x8b
   8829a:	e530      	b.n	87cfe <_svfprintf_r+0x96>
   8829c:	9b07      	ldr	r3, [sp, #28]
   8829e:	f89b 6000 	ldrb.w	r6, [fp]
   882a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   882a6:	9307      	str	r3, [sp, #28]
   882a8:	e529      	b.n	87cfe <_svfprintf_r+0x96>
   882aa:	465a      	mov	r2, fp
   882ac:	f812 6b01 	ldrb.w	r6, [r2], #1
   882b0:	2e2a      	cmp	r6, #42	; 0x2a
   882b2:	f001 8251 	beq.w	89758 <_svfprintf_r+0x1af0>
   882b6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
   882ba:	2b09      	cmp	r3, #9
   882bc:	4693      	mov	fp, r2
   882be:	bf98      	it	ls
   882c0:	2200      	movls	r2, #0
   882c2:	f201 80ef 	bhi.w	894a4 <_svfprintf_r+0x183c>
   882c6:	f81b 6b01 	ldrb.w	r6, [fp], #1
   882ca:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   882ce:	eb03 0242 	add.w	r2, r3, r2, lsl #1
   882d2:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
   882d6:	2b09      	cmp	r3, #9
   882d8:	d9f5      	bls.n	882c6 <_svfprintf_r+0x65e>
   882da:	9209      	str	r2, [sp, #36]	; 0x24
   882dc:	e511      	b.n	87d02 <_svfprintf_r+0x9a>
   882de:	f89b 6000 	ldrb.w	r6, [fp]
   882e2:	f88d 408b 	strb.w	r4, [sp, #139]	; 0x8b
   882e6:	e50a      	b.n	87cfe <_svfprintf_r+0x96>
   882e8:	7fefffff 	.word	0x7fefffff
   882ec:	0008e678 	.word	0x0008e678
   882f0:	0008e67c 	.word	0x0008e67c
   882f4:	0008e688 	.word	0x0008e688
   882f8:	9a07      	ldr	r2, [sp, #28]
   882fa:	9208      	str	r2, [sp, #32]
   882fc:	2b01      	cmp	r3, #1
   882fe:	f000 81b4 	beq.w	8866a <_svfprintf_r+0xa02>
   88302:	2b02      	cmp	r3, #2
   88304:	f000 8159 	beq.w	885ba <_svfprintf_r+0x952>
   88308:	af56      	add	r7, sp, #344	; 0x158
   8830a:	08e2      	lsrs	r2, r4, #3
   8830c:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   88310:	08e9      	lsrs	r1, r5, #3
   88312:	f004 0307 	and.w	r3, r4, #7
   88316:	460d      	mov	r5, r1
   88318:	4614      	mov	r4, r2
   8831a:	3330      	adds	r3, #48	; 0x30
   8831c:	ea54 0105 	orrs.w	r1, r4, r5
   88320:	463a      	mov	r2, r7
   88322:	f807 3d01 	strb.w	r3, [r7, #-1]!
   88326:	d1f0      	bne.n	8830a <_svfprintf_r+0x6a2>
   88328:	9908      	ldr	r1, [sp, #32]
   8832a:	4608      	mov	r0, r1
   8832c:	07c0      	lsls	r0, r0, #31
   8832e:	f100 82b8 	bmi.w	888a2 <_svfprintf_r+0xc3a>
   88332:	ab56      	add	r3, sp, #344	; 0x158
   88334:	1bdb      	subs	r3, r3, r7
   88336:	9107      	str	r1, [sp, #28]
   88338:	930c      	str	r3, [sp, #48]	; 0x30
   8833a:	2300      	movs	r3, #0
   8833c:	9909      	ldr	r1, [sp, #36]	; 0x24
   8833e:	930d      	str	r3, [sp, #52]	; 0x34
   88340:	9312      	str	r3, [sp, #72]	; 0x48
   88342:	9316      	str	r3, [sp, #88]	; 0x58
   88344:	9310      	str	r3, [sp, #64]	; 0x40
   88346:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   88348:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   8834c:	428b      	cmp	r3, r1
   8834e:	bfb8      	it	lt
   88350:	460b      	movlt	r3, r1
   88352:	9308      	str	r3, [sp, #32]
   88354:	e6ac      	b.n	880b0 <_svfprintf_r+0x448>
   88356:	2e65      	cmp	r6, #101	; 0x65
   88358:	f340 80d8 	ble.w	8850c <_svfprintf_r+0x8a4>
   8835c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
   88360:	2200      	movs	r2, #0
   88362:	2300      	movs	r3, #0
   88364:	f005 ffd0 	bl	8e308 <__aeabi_dcmpeq>
   88368:	2800      	cmp	r0, #0
   8836a:	f000 821e 	beq.w	887aa <_svfprintf_r+0xb42>
   8836e:	2101      	movs	r1, #1
   88370:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   88372:	4ac5      	ldr	r2, [pc, #788]	; (88688 <_svfprintf_r+0xa20>)
   88374:	440b      	add	r3, r1
   88376:	440c      	add	r4, r1
   88378:	2b07      	cmp	r3, #7
   8837a:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   8837e:	e9c8 2100 	strd	r2, r1, [r8]
   88382:	f300 85bb 	bgt.w	88efc <_svfprintf_r+0x1294>
   88386:	f108 0808 	add.w	r8, r8, #8
   8838a:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8838c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   8838e:	4293      	cmp	r3, r2
   88390:	f280 8321 	bge.w	889d6 <_svfprintf_r+0xd6e>
   88394:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   88396:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   88398:	3301      	adds	r3, #1
   8839a:	9918      	ldr	r1, [sp, #96]	; 0x60
   8839c:	4414      	add	r4, r2
   8839e:	2b07      	cmp	r3, #7
   883a0:	e9c8 1200 	strd	r1, r2, [r8]
   883a4:	942c      	str	r4, [sp, #176]	; 0xb0
   883a6:	932b      	str	r3, [sp, #172]	; 0xac
   883a8:	f300 8448 	bgt.w	88c3c <_svfprintf_r+0xfd4>
   883ac:	f108 0808 	add.w	r8, r8, #8
   883b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   883b2:	1e5d      	subs	r5, r3, #1
   883b4:	2d00      	cmp	r5, #0
   883b6:	f77f ae06 	ble.w	87fc6 <_svfprintf_r+0x35e>
   883ba:	2d10      	cmp	r5, #16
   883bc:	f340 85c7 	ble.w	88f4e <_svfprintf_r+0x12e6>
   883c0:	4fb2      	ldr	r7, [pc, #712]	; (8868c <_svfprintf_r+0xa24>)
   883c2:	2610      	movs	r6, #16
   883c4:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   883c6:	970f      	str	r7, [sp, #60]	; 0x3c
   883c8:	e005      	b.n	883d6 <_svfprintf_r+0x76e>
   883ca:	f108 0808 	add.w	r8, r8, #8
   883ce:	3d10      	subs	r5, #16
   883d0:	2d10      	cmp	r5, #16
   883d2:	f340 85bf 	ble.w	88f54 <_svfprintf_r+0x12ec>
   883d6:	3301      	adds	r3, #1
   883d8:	3410      	adds	r4, #16
   883da:	2b07      	cmp	r3, #7
   883dc:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   883e0:	e9c8 7600 	strd	r7, r6, [r8]
   883e4:	ddf1      	ble.n	883ca <_svfprintf_r+0x762>
   883e6:	4651      	mov	r1, sl
   883e8:	4648      	mov	r0, r9
   883ea:	aa2a      	add	r2, sp, #168	; 0xa8
   883ec:	f005 f88a 	bl	8d504 <__ssprint_r>
   883f0:	2800      	cmp	r0, #0
   883f2:	f040 8081 	bne.w	884f8 <_svfprintf_r+0x890>
   883f6:	e9dd 342b 	ldrd	r3, r4, [sp, #172]	; 0xac
   883fa:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   883fe:	e7e6      	b.n	883ce <_svfprintf_r+0x766>
   88400:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   88402:	9a08      	ldr	r2, [sp, #32]
   88404:	1a9d      	subs	r5, r3, r2
   88406:	2d00      	cmp	r5, #0
   88408:	f77f adc6 	ble.w	87f98 <_svfprintf_r+0x330>
   8840c:	2d10      	cmp	r5, #16
   8840e:	f341 8069 	ble.w	894e4 <_svfprintf_r+0x187c>
   88412:	489e      	ldr	r0, [pc, #632]	; (8868c <_svfprintf_r+0xa24>)
   88414:	4621      	mov	r1, r4
   88416:	2310      	movs	r3, #16
   88418:	4604      	mov	r4, r0
   8841a:	9a2b      	ldr	r2, [sp, #172]	; 0xac
   8841c:	900f      	str	r0, [sp, #60]	; 0x3c
   8841e:	e004      	b.n	8842a <_svfprintf_r+0x7c2>
   88420:	3d10      	subs	r5, #16
   88422:	2d10      	cmp	r5, #16
   88424:	f108 0808 	add.w	r8, r8, #8
   88428:	dd17      	ble.n	8845a <_svfprintf_r+0x7f2>
   8842a:	3201      	adds	r2, #1
   8842c:	3110      	adds	r1, #16
   8842e:	2a07      	cmp	r2, #7
   88430:	e9cd 212b 	strd	r2, r1, [sp, #172]	; 0xac
   88434:	e9c8 4300 	strd	r4, r3, [r8]
   88438:	ddf2      	ble.n	88420 <_svfprintf_r+0x7b8>
   8843a:	4651      	mov	r1, sl
   8843c:	4648      	mov	r0, r9
   8843e:	aa2a      	add	r2, sp, #168	; 0xa8
   88440:	f005 f860 	bl	8d504 <__ssprint_r>
   88444:	2800      	cmp	r0, #0
   88446:	d157      	bne.n	884f8 <_svfprintf_r+0x890>
   88448:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	; 0xac
   8844c:	3d10      	subs	r5, #16
   8844e:	2d10      	cmp	r5, #16
   88450:	f04f 0310 	mov.w	r3, #16
   88454:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   88458:	dce7      	bgt.n	8842a <_svfprintf_r+0x7c2>
   8845a:	460c      	mov	r4, r1
   8845c:	3201      	adds	r2, #1
   8845e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   88460:	442c      	add	r4, r5
   88462:	2a07      	cmp	r2, #7
   88464:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
   88468:	e9c8 3500 	strd	r3, r5, [r8]
   8846c:	f300 858a 	bgt.w	88f84 <_svfprintf_r+0x131c>
   88470:	9b09      	ldr	r3, [sp, #36]	; 0x24
   88472:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   88474:	f108 0808 	add.w	r8, r8, #8
   88478:	1a9d      	subs	r5, r3, r2
   8847a:	2d00      	cmp	r5, #0
   8847c:	f77f ad92 	ble.w	87fa4 <_svfprintf_r+0x33c>
   88480:	2d10      	cmp	r5, #16
   88482:	f340 860a 	ble.w	8909a <_svfprintf_r+0x1432>
   88486:	4881      	ldr	r0, [pc, #516]	; (8868c <_svfprintf_r+0xa24>)
   88488:	4621      	mov	r1, r4
   8848a:	2310      	movs	r3, #16
   8848c:	4604      	mov	r4, r0
   8848e:	9a2b      	ldr	r2, [sp, #172]	; 0xac
   88490:	900f      	str	r0, [sp, #60]	; 0x3c
   88492:	e004      	b.n	8849e <_svfprintf_r+0x836>
   88494:	3d10      	subs	r5, #16
   88496:	2d10      	cmp	r5, #16
   88498:	f108 0808 	add.w	r8, r8, #8
   8849c:	dd16      	ble.n	884cc <_svfprintf_r+0x864>
   8849e:	3201      	adds	r2, #1
   884a0:	3110      	adds	r1, #16
   884a2:	2a07      	cmp	r2, #7
   884a4:	e9cd 212b 	strd	r2, r1, [sp, #172]	; 0xac
   884a8:	e9c8 4300 	strd	r4, r3, [r8]
   884ac:	ddf2      	ble.n	88494 <_svfprintf_r+0x82c>
   884ae:	4651      	mov	r1, sl
   884b0:	4648      	mov	r0, r9
   884b2:	aa2a      	add	r2, sp, #168	; 0xa8
   884b4:	f005 f826 	bl	8d504 <__ssprint_r>
   884b8:	b9f0      	cbnz	r0, 884f8 <_svfprintf_r+0x890>
   884ba:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	; 0xac
   884be:	3d10      	subs	r5, #16
   884c0:	2d10      	cmp	r5, #16
   884c2:	f04f 0310 	mov.w	r3, #16
   884c6:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   884ca:	dce8      	bgt.n	8849e <_svfprintf_r+0x836>
   884cc:	460c      	mov	r4, r1
   884ce:	3201      	adds	r2, #1
   884d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   884d2:	442c      	add	r4, r5
   884d4:	2a07      	cmp	r2, #7
   884d6:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
   884da:	e9c8 3500 	strd	r3, r5, [r8]
   884de:	f300 8237 	bgt.w	88950 <_svfprintf_r+0xce8>
   884e2:	f108 0808 	add.w	r8, r8, #8
   884e6:	e55d      	b.n	87fa4 <_svfprintf_r+0x33c>
   884e8:	4651      	mov	r1, sl
   884ea:	4648      	mov	r0, r9
   884ec:	aa2a      	add	r2, sp, #168	; 0xa8
   884ee:	f005 f809 	bl	8d504 <__ssprint_r>
   884f2:	2800      	cmp	r0, #0
   884f4:	f43f ad7b 	beq.w	87fee <_svfprintf_r+0x386>
   884f8:	46d3      	mov	fp, sl
   884fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   884fc:	2b00      	cmp	r3, #0
   884fe:	f43f ad8a 	beq.w	88016 <_svfprintf_r+0x3ae>
   88502:	4648      	mov	r0, r9
   88504:	990d      	ldr	r1, [sp, #52]	; 0x34
   88506:	f003 faf3 	bl	8baf0 <_free_r>
   8850a:	e584      	b.n	88016 <_svfprintf_r+0x3ae>
   8850c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8850e:	2b01      	cmp	r3, #1
   88510:	f340 81d5 	ble.w	888be <_svfprintf_r+0xc56>
   88514:	2301      	movs	r3, #1
   88516:	9d2b      	ldr	r5, [sp, #172]	; 0xac
   88518:	441c      	add	r4, r3
   8851a:	441d      	add	r5, r3
   8851c:	2d07      	cmp	r5, #7
   8851e:	942c      	str	r4, [sp, #176]	; 0xb0
   88520:	f8c8 7000 	str.w	r7, [r8]
   88524:	952b      	str	r5, [sp, #172]	; 0xac
   88526:	f8c8 3004 	str.w	r3, [r8, #4]
   8852a:	f300 823a 	bgt.w	889a2 <_svfprintf_r+0xd3a>
   8852e:	f108 0808 	add.w	r8, r8, #8
   88532:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   88534:	3501      	adds	r5, #1
   88536:	9a18      	ldr	r2, [sp, #96]	; 0x60
   88538:	441c      	add	r4, r3
   8853a:	2d07      	cmp	r5, #7
   8853c:	e9cd 542b 	strd	r5, r4, [sp, #172]	; 0xac
   88540:	e9c8 2300 	strd	r2, r3, [r8]
   88544:	f300 823a 	bgt.w	889bc <_svfprintf_r+0xd54>
   88548:	f108 0808 	add.w	r8, r8, #8
   8854c:	2300      	movs	r3, #0
   8854e:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
   88552:	2200      	movs	r2, #0
   88554:	f005 fed8 	bl	8e308 <__aeabi_dcmpeq>
   88558:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8855a:	2800      	cmp	r0, #0
   8855c:	f040 81cd 	bne.w	888fa <_svfprintf_r+0xc92>
   88560:	3b01      	subs	r3, #1
   88562:	3501      	adds	r5, #1
   88564:	3701      	adds	r7, #1
   88566:	441c      	add	r4, r3
   88568:	2d07      	cmp	r5, #7
   8856a:	e9cd 542b 	strd	r5, r4, [sp, #172]	; 0xac
   8856e:	f8c8 7000 	str.w	r7, [r8]
   88572:	f8c8 3004 	str.w	r3, [r8, #4]
   88576:	f300 84dc 	bgt.w	88f32 <_svfprintf_r+0x12ca>
   8857a:	f108 0808 	add.w	r8, r8, #8
   8857e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
   88580:	3501      	adds	r5, #1
   88582:	4414      	add	r4, r2
   88584:	ab26      	add	r3, sp, #152	; 0x98
   88586:	2d07      	cmp	r5, #7
   88588:	e9cd 542b 	strd	r5, r4, [sp, #172]	; 0xac
   8858c:	e9c8 3200 	strd	r3, r2, [r8]
   88590:	f77f ad17 	ble.w	87fc2 <_svfprintf_r+0x35a>
   88594:	4651      	mov	r1, sl
   88596:	4648      	mov	r0, r9
   88598:	aa2a      	add	r2, sp, #168	; 0xa8
   8859a:	f004 ffb3 	bl	8d504 <__ssprint_r>
   8859e:	2800      	cmp	r0, #0
   885a0:	d1aa      	bne.n	884f8 <_svfprintf_r+0x890>
   885a2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   885a4:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   885a8:	e50d      	b.n	87fc6 <_svfprintf_r+0x35e>
   885aa:	2b01      	cmp	r3, #1
   885ac:	f000 87ca 	beq.w	89544 <_svfprintf_r+0x18dc>
   885b0:	2b02      	cmp	r3, #2
   885b2:	9b07      	ldr	r3, [sp, #28]
   885b4:	9308      	str	r3, [sp, #32]
   885b6:	f47f aea7 	bne.w	88308 <_svfprintf_r+0x6a0>
   885ba:	9819      	ldr	r0, [sp, #100]	; 0x64
   885bc:	af56      	add	r7, sp, #344	; 0x158
   885be:	0923      	lsrs	r3, r4, #4
   885c0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   885c4:	0929      	lsrs	r1, r5, #4
   885c6:	f004 020f 	and.w	r2, r4, #15
   885ca:	460d      	mov	r5, r1
   885cc:	461c      	mov	r4, r3
   885ce:	5c83      	ldrb	r3, [r0, r2]
   885d0:	f807 3d01 	strb.w	r3, [r7, #-1]!
   885d4:	ea54 0305 	orrs.w	r3, r4, r5
   885d8:	d1f1      	bne.n	885be <_svfprintf_r+0x956>
   885da:	9b08      	ldr	r3, [sp, #32]
   885dc:	9307      	str	r3, [sp, #28]
   885de:	ab56      	add	r3, sp, #344	; 0x158
   885e0:	1bdb      	subs	r3, r3, r7
   885e2:	930c      	str	r3, [sp, #48]	; 0x30
   885e4:	e6a9      	b.n	8833a <_svfprintf_r+0x6d2>
   885e6:	2d10      	cmp	r5, #16
   885e8:	f340 8668 	ble.w	892bc <_svfprintf_r+0x1654>
   885ec:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	; 0xac
   885f0:	931e      	str	r3, [sp, #120]	; 0x78
   885f2:	460b      	mov	r3, r1
   885f4:	4639      	mov	r1, r7
   885f6:	2410      	movs	r4, #16
   885f8:	4637      	mov	r7, r6
   885fa:	4656      	mov	r6, sl
   885fc:	46ca      	mov	sl, r9
   885fe:	4689      	mov	r9, r1
   88600:	e004      	b.n	8860c <_svfprintf_r+0x9a4>
   88602:	3d10      	subs	r5, #16
   88604:	2d10      	cmp	r5, #16
   88606:	f108 0808 	add.w	r8, r8, #8
   8860a:	dd17      	ble.n	8863c <_svfprintf_r+0x9d4>
   8860c:	3201      	adds	r2, #1
   8860e:	4920      	ldr	r1, [pc, #128]	; (88690 <_svfprintf_r+0xa28>)
   88610:	3310      	adds	r3, #16
   88612:	2a07      	cmp	r2, #7
   88614:	e9cd 232b 	strd	r2, r3, [sp, #172]	; 0xac
   88618:	e9c8 1400 	strd	r1, r4, [r8]
   8861c:	ddf1      	ble.n	88602 <_svfprintf_r+0x99a>
   8861e:	4631      	mov	r1, r6
   88620:	4650      	mov	r0, sl
   88622:	aa2a      	add	r2, sp, #168	; 0xa8
   88624:	f004 ff6e 	bl	8d504 <__ssprint_r>
   88628:	2800      	cmp	r0, #0
   8862a:	f040 8458 	bne.w	88ede <_svfprintf_r+0x1276>
   8862e:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	; 0xac
   88632:	3d10      	subs	r5, #16
   88634:	2d10      	cmp	r5, #16
   88636:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   8863a:	dce7      	bgt.n	8860c <_svfprintf_r+0x9a4>
   8863c:	4648      	mov	r0, r9
   8863e:	46d1      	mov	r9, sl
   88640:	46b2      	mov	sl, r6
   88642:	463e      	mov	r6, r7
   88644:	4607      	mov	r7, r0
   88646:	4619      	mov	r1, r3
   88648:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   8864a:	194c      	adds	r4, r1, r5
   8864c:	3201      	adds	r2, #1
   8864e:	4910      	ldr	r1, [pc, #64]	; (88690 <_svfprintf_r+0xa28>)
   88650:	2a07      	cmp	r2, #7
   88652:	e9cd 242b 	strd	r2, r4, [sp, #172]	; 0xac
   88656:	e9c8 1500 	strd	r1, r5, [r8]
   8865a:	f300 841f 	bgt.w	88e9c <_svfprintf_r+0x1234>
   8865e:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   88662:	f108 0808 	add.w	r8, r8, #8
   88666:	e474      	b.n	87f52 <_svfprintf_r+0x2ea>
   88668:	9308      	str	r3, [sp, #32]
   8866a:	2d00      	cmp	r5, #0
   8866c:	bf08      	it	eq
   8866e:	2c0a      	cmpeq	r4, #10
   88670:	f080 83d0 	bcs.w	88e14 <_svfprintf_r+0x11ac>
   88674:	9b08      	ldr	r3, [sp, #32]
   88676:	3430      	adds	r4, #48	; 0x30
   88678:	9307      	str	r3, [sp, #28]
   8867a:	2301      	movs	r3, #1
   8867c:	f88d 4157 	strb.w	r4, [sp, #343]	; 0x157
   88680:	930c      	str	r3, [sp, #48]	; 0x30
   88682:	f20d 1757 	addw	r7, sp, #343	; 0x157
   88686:	e658      	b.n	8833a <_svfprintf_r+0x6d2>
   88688:	0008e6b8 	.word	0x0008e6b8
   8868c:	0008e6cc 	.word	0x0008e6cc
   88690:	0008e6bc 	.word	0x0008e6bc
   88694:	4651      	mov	r1, sl
   88696:	4648      	mov	r0, r9
   88698:	aa2a      	add	r2, sp, #168	; 0xa8
   8869a:	f004 ff33 	bl	8d504 <__ssprint_r>
   8869e:	2800      	cmp	r0, #0
   886a0:	f47f af2a 	bne.w	884f8 <_svfprintf_r+0x890>
   886a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
   886a6:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   886a8:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   886ac:	2a00      	cmp	r2, #0
   886ae:	f040 847f 	bne.w	88fb0 <_svfprintf_r+0x1348>
   886b2:	9b07      	ldr	r3, [sp, #28]
   886b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   886b6:	f003 0301 	and.w	r3, r3, #1
   886ba:	4313      	orrs	r3, r2
   886bc:	f43f ac83 	beq.w	87fc6 <_svfprintf_r+0x35e>
   886c0:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   886c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   886c4:	3301      	adds	r3, #1
   886c6:	9918      	ldr	r1, [sp, #96]	; 0x60
   886c8:	4414      	add	r4, r2
   886ca:	2b07      	cmp	r3, #7
   886cc:	e9c8 1200 	strd	r1, r2, [r8]
   886d0:	942c      	str	r4, [sp, #176]	; 0xb0
   886d2:	932b      	str	r3, [sp, #172]	; 0xac
   886d4:	f300 8524 	bgt.w	89120 <_svfprintf_r+0x14b8>
   886d8:	f108 0808 	add.w	r8, r8, #8
   886dc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   886de:	3301      	adds	r3, #1
   886e0:	4414      	add	r4, r2
   886e2:	2b07      	cmp	r3, #7
   886e4:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   886e8:	e9c8 7200 	strd	r7, r2, [r8]
   886ec:	f77f ac69 	ble.w	87fc2 <_svfprintf_r+0x35a>
   886f0:	4651      	mov	r1, sl
   886f2:	4648      	mov	r0, r9
   886f4:	aa2a      	add	r2, sp, #168	; 0xa8
   886f6:	f004 ff05 	bl	8d504 <__ssprint_r>
   886fa:	2800      	cmp	r0, #0
   886fc:	f47f aefc 	bne.w	884f8 <_svfprintf_r+0x890>
   88700:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   88702:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   88706:	e45e      	b.n	87fc6 <_svfprintf_r+0x35e>
   88708:	4651      	mov	r1, sl
   8870a:	4648      	mov	r0, r9
   8870c:	aa2a      	add	r2, sp, #168	; 0xa8
   8870e:	931e      	str	r3, [sp, #120]	; 0x78
   88710:	f004 fef8 	bl	8d504 <__ssprint_r>
   88714:	2800      	cmp	r0, #0
   88716:	f47f aeef 	bne.w	884f8 <_svfprintf_r+0x890>
   8871a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   8871c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   8871e:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   88722:	e426      	b.n	87f72 <_svfprintf_r+0x30a>
   88724:	4651      	mov	r1, sl
   88726:	4648      	mov	r0, r9
   88728:	aa2a      	add	r2, sp, #168	; 0xa8
   8872a:	f004 feeb 	bl	8d504 <__ssprint_r>
   8872e:	2800      	cmp	r0, #0
   88730:	f47f aee2 	bne.w	884f8 <_svfprintf_r+0x890>
   88734:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   88736:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   8873a:	e429      	b.n	87f90 <_svfprintf_r+0x328>
   8873c:	2d10      	cmp	r5, #16
   8873e:	f340 86be 	ble.w	894be <_svfprintf_r+0x1856>
   88742:	2610      	movs	r6, #16
   88744:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   88746:	e004      	b.n	88752 <_svfprintf_r+0xaea>
   88748:	3d10      	subs	r5, #16
   8874a:	2d10      	cmp	r5, #16
   8874c:	f108 0808 	add.w	r8, r8, #8
   88750:	dd17      	ble.n	88782 <_svfprintf_r+0xb1a>
   88752:	3301      	adds	r3, #1
   88754:	4aad      	ldr	r2, [pc, #692]	; (88a0c <_svfprintf_r+0xda4>)
   88756:	3410      	adds	r4, #16
   88758:	2b07      	cmp	r3, #7
   8875a:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   8875e:	e9c8 2600 	strd	r2, r6, [r8]
   88762:	ddf1      	ble.n	88748 <_svfprintf_r+0xae0>
   88764:	4651      	mov	r1, sl
   88766:	4648      	mov	r0, r9
   88768:	aa2a      	add	r2, sp, #168	; 0xa8
   8876a:	f004 fecb 	bl	8d504 <__ssprint_r>
   8876e:	2800      	cmp	r0, #0
   88770:	f47f aec2 	bne.w	884f8 <_svfprintf_r+0x890>
   88774:	e9dd 342b 	ldrd	r3, r4, [sp, #172]	; 0xac
   88778:	3d10      	subs	r5, #16
   8877a:	2d10      	cmp	r5, #16
   8877c:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   88780:	dce7      	bgt.n	88752 <_svfprintf_r+0xaea>
   88782:	3301      	adds	r3, #1
   88784:	4aa1      	ldr	r2, [pc, #644]	; (88a0c <_svfprintf_r+0xda4>)
   88786:	442c      	add	r4, r5
   88788:	2b07      	cmp	r3, #7
   8878a:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   8878e:	e9c8 2500 	strd	r2, r5, [r8]
   88792:	f77f ac21 	ble.w	87fd8 <_svfprintf_r+0x370>
   88796:	4651      	mov	r1, sl
   88798:	4648      	mov	r0, r9
   8879a:	aa2a      	add	r2, sp, #168	; 0xa8
   8879c:	f004 feb2 	bl	8d504 <__ssprint_r>
   887a0:	2800      	cmp	r0, #0
   887a2:	f47f aea9 	bne.w	884f8 <_svfprintf_r+0x890>
   887a6:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   887a8:	e416      	b.n	87fd8 <_svfprintf_r+0x370>
   887aa:	9a24      	ldr	r2, [sp, #144]	; 0x90
   887ac:	2a00      	cmp	r2, #0
   887ae:	f340 8386 	ble.w	88ebe <_svfprintf_r+0x1256>
   887b2:	9b10      	ldr	r3, [sp, #64]	; 0x40
   887b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   887b6:	4293      	cmp	r3, r2
   887b8:	bfa8      	it	ge
   887ba:	4613      	movge	r3, r2
   887bc:	2b00      	cmp	r3, #0
   887be:	461d      	mov	r5, r3
   887c0:	dd0b      	ble.n	887da <_svfprintf_r+0xb72>
   887c2:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   887c4:	442c      	add	r4, r5
   887c6:	3301      	adds	r3, #1
   887c8:	2b07      	cmp	r3, #7
   887ca:	e9c8 7500 	strd	r7, r5, [r8]
   887ce:	942c      	str	r4, [sp, #176]	; 0xb0
   887d0:	932b      	str	r3, [sp, #172]	; 0xac
   887d2:	f300 851e 	bgt.w	89212 <_svfprintf_r+0x15aa>
   887d6:	f108 0808 	add.w	r8, r8, #8
   887da:	9b10      	ldr	r3, [sp, #64]	; 0x40
   887dc:	2d00      	cmp	r5, #0
   887de:	bfa8      	it	ge
   887e0:	1b5b      	subge	r3, r3, r5
   887e2:	2b00      	cmp	r3, #0
   887e4:	461d      	mov	r5, r3
   887e6:	f300 8256 	bgt.w	88c96 <_svfprintf_r+0x102e>
   887ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
   887ec:	443b      	add	r3, r7
   887ee:	461e      	mov	r6, r3
   887f0:	9b07      	ldr	r3, [sp, #28]
   887f2:	055b      	lsls	r3, r3, #21
   887f4:	f100 8277 	bmi.w	88ce6 <_svfprintf_r+0x107e>
   887f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
   887fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   887fc:	4293      	cmp	r3, r2
   887fe:	db03      	blt.n	88808 <_svfprintf_r+0xba0>
   88800:	9a07      	ldr	r2, [sp, #28]
   88802:	07d5      	lsls	r5, r2, #31
   88804:	f140 847a 	bpl.w	890fc <_svfprintf_r+0x1494>
   88808:	9a2b      	ldr	r2, [sp, #172]	; 0xac
   8880a:	9917      	ldr	r1, [sp, #92]	; 0x5c
   8880c:	3201      	adds	r2, #1
   8880e:	9818      	ldr	r0, [sp, #96]	; 0x60
   88810:	440c      	add	r4, r1
   88812:	2a07      	cmp	r2, #7
   88814:	e9c8 0100 	strd	r0, r1, [r8]
   88818:	942c      	str	r4, [sp, #176]	; 0xb0
   8881a:	922b      	str	r2, [sp, #172]	; 0xac
   8881c:	f300 8506 	bgt.w	8922c <_svfprintf_r+0x15c4>
   88820:	f108 0808 	add.w	r8, r8, #8
   88824:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   88826:	18bd      	adds	r5, r7, r2
   88828:	1bad      	subs	r5, r5, r6
   8882a:	1ad3      	subs	r3, r2, r3
   8882c:	429d      	cmp	r5, r3
   8882e:	bfa8      	it	ge
   88830:	461d      	movge	r5, r3
   88832:	2d00      	cmp	r5, #0
   88834:	dd0b      	ble.n	8884e <_svfprintf_r+0xbe6>
   88836:	9a2b      	ldr	r2, [sp, #172]	; 0xac
   88838:	442c      	add	r4, r5
   8883a:	3201      	adds	r2, #1
   8883c:	2a07      	cmp	r2, #7
   8883e:	e9c8 6500 	strd	r6, r5, [r8]
   88842:	942c      	str	r4, [sp, #176]	; 0xb0
   88844:	922b      	str	r2, [sp, #172]	; 0xac
   88846:	f300 855f 	bgt.w	89308 <_svfprintf_r+0x16a0>
   8884a:	f108 0808 	add.w	r8, r8, #8
   8884e:	2d00      	cmp	r5, #0
   88850:	bfb4      	ite	lt
   88852:	461d      	movlt	r5, r3
   88854:	1b5d      	subge	r5, r3, r5
   88856:	2d00      	cmp	r5, #0
   88858:	f77f abb5 	ble.w	87fc6 <_svfprintf_r+0x35e>
   8885c:	2d10      	cmp	r5, #16
   8885e:	f340 8376 	ble.w	88f4e <_svfprintf_r+0x12e6>
   88862:	4f6b      	ldr	r7, [pc, #428]	; (88a10 <_svfprintf_r+0xda8>)
   88864:	2610      	movs	r6, #16
   88866:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   88868:	970f      	str	r7, [sp, #60]	; 0x3c
   8886a:	e005      	b.n	88878 <_svfprintf_r+0xc10>
   8886c:	f108 0808 	add.w	r8, r8, #8
   88870:	3d10      	subs	r5, #16
   88872:	2d10      	cmp	r5, #16
   88874:	f340 836e 	ble.w	88f54 <_svfprintf_r+0x12ec>
   88878:	3301      	adds	r3, #1
   8887a:	3410      	adds	r4, #16
   8887c:	2b07      	cmp	r3, #7
   8887e:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   88882:	e9c8 7600 	strd	r7, r6, [r8]
   88886:	ddf1      	ble.n	8886c <_svfprintf_r+0xc04>
   88888:	4651      	mov	r1, sl
   8888a:	4648      	mov	r0, r9
   8888c:	aa2a      	add	r2, sp, #168	; 0xa8
   8888e:	f004 fe39 	bl	8d504 <__ssprint_r>
   88892:	2800      	cmp	r0, #0
   88894:	f47f ae30 	bne.w	884f8 <_svfprintf_r+0x890>
   88898:	e9dd 342b 	ldrd	r3, r4, [sp, #172]	; 0xac
   8889c:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   888a0:	e7e6      	b.n	88870 <_svfprintf_r+0xc08>
   888a2:	2b30      	cmp	r3, #48	; 0x30
   888a4:	f43f ae99 	beq.w	885da <_svfprintf_r+0x972>
   888a8:	2330      	movs	r3, #48	; 0x30
   888aa:	3a02      	subs	r2, #2
   888ac:	f807 3c01 	strb.w	r3, [r7, #-1]
   888b0:	9908      	ldr	r1, [sp, #32]
   888b2:	ab56      	add	r3, sp, #344	; 0x158
   888b4:	1a9b      	subs	r3, r3, r2
   888b6:	4617      	mov	r7, r2
   888b8:	9107      	str	r1, [sp, #28]
   888ba:	930c      	str	r3, [sp, #48]	; 0x30
   888bc:	e53d      	b.n	8833a <_svfprintf_r+0x6d2>
   888be:	9b07      	ldr	r3, [sp, #28]
   888c0:	07d8      	lsls	r0, r3, #31
   888c2:	f53f ae27 	bmi.w	88514 <_svfprintf_r+0x8ac>
   888c6:	2301      	movs	r3, #1
   888c8:	9d2b      	ldr	r5, [sp, #172]	; 0xac
   888ca:	441c      	add	r4, r3
   888cc:	441d      	add	r5, r3
   888ce:	2d07      	cmp	r5, #7
   888d0:	942c      	str	r4, [sp, #176]	; 0xb0
   888d2:	f8c8 7000 	str.w	r7, [r8]
   888d6:	952b      	str	r5, [sp, #172]	; 0xac
   888d8:	f8c8 3004 	str.w	r3, [r8, #4]
   888dc:	f77f ae4d 	ble.w	8857a <_svfprintf_r+0x912>
   888e0:	4651      	mov	r1, sl
   888e2:	4648      	mov	r0, r9
   888e4:	aa2a      	add	r2, sp, #168	; 0xa8
   888e6:	f004 fe0d 	bl	8d504 <__ssprint_r>
   888ea:	2800      	cmp	r0, #0
   888ec:	f47f ae04 	bne.w	884f8 <_svfprintf_r+0x890>
   888f0:	e9dd 542b 	ldrd	r5, r4, [sp, #172]	; 0xac
   888f4:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   888f8:	e641      	b.n	8857e <_svfprintf_r+0x916>
   888fa:	1e5e      	subs	r6, r3, #1
   888fc:	2e00      	cmp	r6, #0
   888fe:	f77f ae3e 	ble.w	8857e <_svfprintf_r+0x916>
   88902:	2e10      	cmp	r6, #16
   88904:	f340 871e 	ble.w	89744 <_svfprintf_r+0x1adc>
   88908:	4b41      	ldr	r3, [pc, #260]	; (88a10 <_svfprintf_r+0xda8>)
   8890a:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
   8890e:	2710      	movs	r7, #16
   88910:	46d3      	mov	fp, sl
   88912:	930f      	str	r3, [sp, #60]	; 0x3c
   88914:	46ca      	mov	sl, r9
   88916:	4699      	mov	r9, r3
   88918:	e005      	b.n	88926 <_svfprintf_r+0xcbe>
   8891a:	f108 0808 	add.w	r8, r8, #8
   8891e:	3e10      	subs	r6, #16
   88920:	2e10      	cmp	r6, #16
   88922:	f340 82f8 	ble.w	88f16 <_svfprintf_r+0x12ae>
   88926:	3501      	adds	r5, #1
   88928:	3410      	adds	r4, #16
   8892a:	2d07      	cmp	r5, #7
   8892c:	e9cd 542b 	strd	r5, r4, [sp, #172]	; 0xac
   88930:	e9c8 9700 	strd	r9, r7, [r8]
   88934:	ddf1      	ble.n	8891a <_svfprintf_r+0xcb2>
   88936:	4659      	mov	r1, fp
   88938:	4650      	mov	r0, sl
   8893a:	aa2a      	add	r2, sp, #168	; 0xa8
   8893c:	f004 fde2 	bl	8d504 <__ssprint_r>
   88940:	2800      	cmp	r0, #0
   88942:	f040 85cc 	bne.w	894de <_svfprintf_r+0x1876>
   88946:	e9dd 542b 	ldrd	r5, r4, [sp, #172]	; 0xac
   8894a:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   8894e:	e7e6      	b.n	8891e <_svfprintf_r+0xcb6>
   88950:	4651      	mov	r1, sl
   88952:	4648      	mov	r0, r9
   88954:	aa2a      	add	r2, sp, #168	; 0xa8
   88956:	f004 fdd5 	bl	8d504 <__ssprint_r>
   8895a:	2800      	cmp	r0, #0
   8895c:	f47f adcc 	bne.w	884f8 <_svfprintf_r+0x890>
   88960:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   88962:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   88966:	f7ff bb1d 	b.w	87fa4 <_svfprintf_r+0x33c>
   8896a:	9b08      	ldr	r3, [sp, #32]
   8896c:	06dc      	lsls	r4, r3, #27
   8896e:	f100 8119 	bmi.w	88ba4 <_svfprintf_r+0xf3c>
   88972:	9b08      	ldr	r3, [sp, #32]
   88974:	0658      	lsls	r0, r3, #25
   88976:	f140 8368 	bpl.w	8904a <_svfprintf_r+0x13e2>
   8897a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   8897c:	2301      	movs	r3, #1
   8897e:	f852 4b04 	ldr.w	r4, [r2], #4
   88982:	2500      	movs	r5, #0
   88984:	920e      	str	r2, [sp, #56]	; 0x38
   88986:	b2a4      	uxth	r4, r4
   88988:	f7ff ba7f 	b.w	87e8a <_svfprintf_r+0x222>
   8898c:	232d      	movs	r3, #45	; 0x2d
   8898e:	9a07      	ldr	r2, [sp, #28]
   88990:	4264      	negs	r4, r4
   88992:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
   88996:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8899a:	2301      	movs	r3, #1
   8899c:	9208      	str	r2, [sp, #32]
   8899e:	f7ff ba77 	b.w	87e90 <_svfprintf_r+0x228>
   889a2:	4651      	mov	r1, sl
   889a4:	4648      	mov	r0, r9
   889a6:	aa2a      	add	r2, sp, #168	; 0xa8
   889a8:	f004 fdac 	bl	8d504 <__ssprint_r>
   889ac:	2800      	cmp	r0, #0
   889ae:	f47f ada3 	bne.w	884f8 <_svfprintf_r+0x890>
   889b2:	e9dd 542b 	ldrd	r5, r4, [sp, #172]	; 0xac
   889b6:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   889ba:	e5ba      	b.n	88532 <_svfprintf_r+0x8ca>
   889bc:	4651      	mov	r1, sl
   889be:	4648      	mov	r0, r9
   889c0:	aa2a      	add	r2, sp, #168	; 0xa8
   889c2:	f004 fd9f 	bl	8d504 <__ssprint_r>
   889c6:	2800      	cmp	r0, #0
   889c8:	f47f ad96 	bne.w	884f8 <_svfprintf_r+0x890>
   889cc:	e9dd 542b 	ldrd	r5, r4, [sp, #172]	; 0xac
   889d0:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   889d4:	e5ba      	b.n	8854c <_svfprintf_r+0x8e4>
   889d6:	9b07      	ldr	r3, [sp, #28]
   889d8:	07da      	lsls	r2, r3, #31
   889da:	f57f aaf4 	bpl.w	87fc6 <_svfprintf_r+0x35e>
   889de:	e4d9      	b.n	88394 <_svfprintf_r+0x72c>
   889e0:	af56      	add	r7, sp, #344	; 0x158
   889e2:	e4aa      	b.n	8833a <_svfprintf_r+0x6d2>
   889e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   889e6:	465f      	mov	r7, fp
   889e8:	f853 1b04 	ldr.w	r1, [r3], #4
   889ec:	930e      	str	r3, [sp, #56]	; 0x38
   889ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   889f0:	17dd      	asrs	r5, r3, #31
   889f2:	461a      	mov	r2, r3
   889f4:	462b      	mov	r3, r5
   889f6:	e9c1 2300 	strd	r2, r3, [r1]
   889fa:	f7ff bb03 	b.w	88004 <_svfprintf_r+0x39c>
   889fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88a00:	2500      	movs	r5, #0
   88a02:	f853 4b04 	ldr.w	r4, [r3], #4
   88a06:	930e      	str	r3, [sp, #56]	; 0x38
   88a08:	f7ff ba3a 	b.w	87e80 <_svfprintf_r+0x218>
   88a0c:	0008e6bc 	.word	0x0008e6bc
   88a10:	0008e6cc 	.word	0x0008e6cc
   88a14:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
   88a18:	460b      	mov	r3, r1
   88a1a:	4602      	mov	r2, r0
   88a1c:	f005 fca6 	bl	8e36c <__aeabi_dcmpun>
   88a20:	4601      	mov	r1, r0
   88a22:	2800      	cmp	r0, #0
   88a24:	f040 8643 	bne.w	896ae <_svfprintf_r+0x1a46>
   88a28:	2e61      	cmp	r6, #97	; 0x61
   88a2a:	f000 8586 	beq.w	8953a <_svfprintf_r+0x18d2>
   88a2e:	2e41      	cmp	r6, #65	; 0x41
   88a30:	f000 847a 	beq.w	89328 <_svfprintf_r+0x16c0>
   88a34:	9b09      	ldr	r3, [sp, #36]	; 0x24
   88a36:	f026 0520 	bic.w	r5, r6, #32
   88a3a:	1c5a      	adds	r2, r3, #1
   88a3c:	9508      	str	r5, [sp, #32]
   88a3e:	f000 837d 	beq.w	8913c <_svfprintf_r+0x14d4>
   88a42:	2d47      	cmp	r5, #71	; 0x47
   88a44:	f000 859e 	beq.w	89584 <_svfprintf_r+0x191c>
   88a48:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
   88a4c:	9b07      	ldr	r3, [sp, #28]
   88a4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   88a52:	9312      	str	r3, [sp, #72]	; 0x48
   88a54:	460b      	mov	r3, r1
   88a56:	2b00      	cmp	r3, #0
   88a58:	f2c0 85ba 	blt.w	895d0 <_svfprintf_r+0x1968>
   88a5c:	2200      	movs	r2, #0
   88a5e:	930f      	str	r3, [sp, #60]	; 0x3c
   88a60:	921e      	str	r2, [sp, #120]	; 0x78
   88a62:	920d      	str	r2, [sp, #52]	; 0x34
   88a64:	900c      	str	r0, [sp, #48]	; 0x30
   88a66:	2d46      	cmp	r5, #70	; 0x46
   88a68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   88a6a:	f000 8407 	beq.w	8927c <_svfprintf_r+0x1614>
   88a6e:	2d45      	cmp	r5, #69	; 0x45
   88a70:	f04f 0002 	mov.w	r0, #2
   88a74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   88a76:	f040 83e7 	bne.w	89248 <_svfprintf_r+0x15e0>
   88a7a:	9909      	ldr	r1, [sp, #36]	; 0x24
   88a7c:	9000      	str	r0, [sp, #0]
   88a7e:	1c4c      	adds	r4, r1, #1
   88a80:	a928      	add	r1, sp, #160	; 0xa0
   88a82:	a825      	add	r0, sp, #148	; 0x94
   88a84:	9104      	str	r1, [sp, #16]
   88a86:	a924      	add	r1, sp, #144	; 0x90
   88a88:	e9cd 1002 	strd	r1, r0, [sp, #8]
   88a8c:	9401      	str	r4, [sp, #4]
   88a8e:	4648      	mov	r0, r9
   88a90:	f001 feb2 	bl	8a7f8 <_dtoa_r>
   88a94:	4607      	mov	r7, r0
   88a96:	4404      	add	r4, r0
   88a98:	9b12      	ldr	r3, [sp, #72]	; 0x48
   88a9a:	9d07      	ldr	r5, [sp, #28]
   88a9c:	9307      	str	r3, [sp, #28]
   88a9e:	2200      	movs	r2, #0
   88aa0:	2300      	movs	r3, #0
   88aa2:	980c      	ldr	r0, [sp, #48]	; 0x30
   88aa4:	990f      	ldr	r1, [sp, #60]	; 0x3c
   88aa6:	f005 fc2f 	bl	8e308 <__aeabi_dcmpeq>
   88aaa:	2800      	cmp	r0, #0
   88aac:	f000 8398 	beq.w	891e0 <_svfprintf_r+0x1578>
   88ab0:	4623      	mov	r3, r4
   88ab2:	1bdb      	subs	r3, r3, r7
   88ab4:	9313      	str	r3, [sp, #76]	; 0x4c
   88ab6:	9b08      	ldr	r3, [sp, #32]
   88ab8:	2b47      	cmp	r3, #71	; 0x47
   88aba:	f000 835e 	beq.w	8917a <_svfprintf_r+0x1512>
   88abe:	9b08      	ldr	r3, [sp, #32]
   88ac0:	2b46      	cmp	r3, #70	; 0x46
   88ac2:	f000 840b 	beq.w	892dc <_svfprintf_r+0x1674>
   88ac6:	9b24      	ldr	r3, [sp, #144]	; 0x90
   88ac8:	9310      	str	r3, [sp, #64]	; 0x40
   88aca:	9b10      	ldr	r3, [sp, #64]	; 0x40
   88acc:	9a08      	ldr	r2, [sp, #32]
   88ace:	3b01      	subs	r3, #1
   88ad0:	2a41      	cmp	r2, #65	; 0x41
   88ad2:	9324      	str	r3, [sp, #144]	; 0x90
   88ad4:	f000 85ad 	beq.w	89632 <_svfprintf_r+0x19ca>
   88ad8:	2100      	movs	r1, #0
   88ada:	b2f2      	uxtb	r2, r6
   88adc:	2b00      	cmp	r3, #0
   88ade:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
   88ae2:	bfb6      	itet	lt
   88ae4:	222d      	movlt	r2, #45	; 0x2d
   88ae6:	222b      	movge	r2, #43	; 0x2b
   88ae8:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
   88aea:	f88d 2099 	strb.w	r2, [sp, #153]	; 0x99
   88aee:	bfb8      	it	lt
   88af0:	f1c3 0301 	rsblt	r3, r3, #1
   88af4:	2b09      	cmp	r3, #9
   88af6:	f340 85a2 	ble.w	8963e <_svfprintf_r+0x19d6>
   88afa:	f10d 0ea7 	add.w	lr, sp, #167	; 0xa7
   88afe:	4672      	mov	r2, lr
   88b00:	469c      	mov	ip, r3
   88b02:	4cbf      	ldr	r4, [pc, #764]	; (88e00 <_svfprintf_r+0x1198>)
   88b04:	4660      	mov	r0, ip
   88b06:	4611      	mov	r1, r2
   88b08:	fb84 230c 	smull	r2, r3, r4, ip
   88b0c:	ea4f 72ec 	mov.w	r2, ip, asr #31
   88b10:	ebc2 02a3 	rsb	r2, r2, r3, asr #2
   88b14:	eb02 0382 	add.w	r3, r2, r2, lsl #2
   88b18:	ebac 0343 	sub.w	r3, ip, r3, lsl #1
   88b1c:	3330      	adds	r3, #48	; 0x30
   88b1e:	2863      	cmp	r0, #99	; 0x63
   88b20:	4694      	mov	ip, r2
   88b22:	f801 3c01 	strb.w	r3, [r1, #-1]
   88b26:	f101 32ff 	add.w	r2, r1, #4294967295
   88b2a:	dceb      	bgt.n	88b04 <_svfprintf_r+0xe9c>
   88b2c:	4663      	mov	r3, ip
   88b2e:	3330      	adds	r3, #48	; 0x30
   88b30:	b2d8      	uxtb	r0, r3
   88b32:	1e8b      	subs	r3, r1, #2
   88b34:	459e      	cmp	lr, r3
   88b36:	f802 0c01 	strb.w	r0, [r2, #-1]
   88b3a:	f240 862c 	bls.w	89796 <_svfprintf_r+0x1b2e>
   88b3e:	f10d 039a 	add.w	r3, sp, #154	; 0x9a
   88b42:	e001      	b.n	88b48 <_svfprintf_r+0xee0>
   88b44:	f812 0b01 	ldrb.w	r0, [r2], #1
   88b48:	4596      	cmp	lr, r2
   88b4a:	f803 0b01 	strb.w	r0, [r3], #1
   88b4e:	d1f9      	bne.n	88b44 <_svfprintf_r+0xedc>
   88b50:	f10d 03a9 	add.w	r3, sp, #169	; 0xa9
   88b54:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
   88b58:	1a5b      	subs	r3, r3, r1
   88b5a:	4413      	add	r3, r2
   88b5c:	aa26      	add	r2, sp, #152	; 0x98
   88b5e:	1a9b      	subs	r3, r3, r2
   88b60:	931b      	str	r3, [sp, #108]	; 0x6c
   88b62:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   88b64:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
   88b66:	2b01      	cmp	r3, #1
   88b68:	441a      	add	r2, r3
   88b6a:	920c      	str	r2, [sp, #48]	; 0x30
   88b6c:	f340 85cc 	ble.w	89708 <_svfprintf_r+0x1aa0>
   88b70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   88b72:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   88b74:	4413      	add	r3, r2
   88b76:	930c      	str	r3, [sp, #48]	; 0x30
   88b78:	2300      	movs	r3, #0
   88b7a:	9312      	str	r3, [sp, #72]	; 0x48
   88b7c:	9316      	str	r3, [sp, #88]	; 0x58
   88b7e:	9310      	str	r3, [sp, #64]	; 0x40
   88b80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   88b82:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
   88b86:	f445 7280 	orr.w	r2, r5, #256	; 0x100
   88b8a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   88b8e:	9207      	str	r2, [sp, #28]
   88b90:	9308      	str	r3, [sp, #32]
   88b92:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   88b94:	2b00      	cmp	r3, #0
   88b96:	f040 8317 	bne.w	891c8 <_svfprintf_r+0x1560>
   88b9a:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   88b9e:	9309      	str	r3, [sp, #36]	; 0x24
   88ba0:	f7ff ba86 	b.w	880b0 <_svfprintf_r+0x448>
   88ba4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   88ba6:	2301      	movs	r3, #1
   88ba8:	f852 4b04 	ldr.w	r4, [r2], #4
   88bac:	2500      	movs	r5, #0
   88bae:	920e      	str	r2, [sp, #56]	; 0x38
   88bb0:	f7ff b96b 	b.w	87e8a <_svfprintf_r+0x222>
   88bb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88bb6:	f853 4b04 	ldr.w	r4, [r3], #4
   88bba:	17e5      	asrs	r5, r4, #31
   88bbc:	930e      	str	r3, [sp, #56]	; 0x38
   88bbe:	4622      	mov	r2, r4
   88bc0:	462b      	mov	r3, r5
   88bc2:	f7ff b933 	b.w	87e2c <_svfprintf_r+0x1c4>
   88bc6:	9b07      	ldr	r3, [sp, #28]
   88bc8:	9308      	str	r3, [sp, #32]
   88bca:	f7ff bae0 	b.w	8818e <_svfprintf_r+0x526>
   88bce:	4b8d      	ldr	r3, [pc, #564]	; (88e04 <_svfprintf_r+0x119c>)
   88bd0:	9319      	str	r3, [sp, #100]	; 0x64
   88bd2:	9b07      	ldr	r3, [sp, #28]
   88bd4:	0699      	lsls	r1, r3, #26
   88bd6:	f140 80fe 	bpl.w	88dd6 <_svfprintf_r+0x116e>
   88bda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88bdc:	3307      	adds	r3, #7
   88bde:	f023 0307 	bic.w	r3, r3, #7
   88be2:	e8f3 4502 	ldrd	r4, r5, [r3], #8
   88be6:	930e      	str	r3, [sp, #56]	; 0x38
   88be8:	9a07      	ldr	r2, [sp, #28]
   88bea:	07d7      	lsls	r7, r2, #31
   88bec:	d50a      	bpl.n	88c04 <_svfprintf_r+0xf9c>
   88bee:	ea54 0305 	orrs.w	r3, r4, r5
   88bf2:	d007      	beq.n	88c04 <_svfprintf_r+0xf9c>
   88bf4:	2330      	movs	r3, #48	; 0x30
   88bf6:	f042 0202 	orr.w	r2, r2, #2
   88bfa:	f88d 608d 	strb.w	r6, [sp, #141]	; 0x8d
   88bfe:	9207      	str	r2, [sp, #28]
   88c00:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
   88c04:	9a07      	ldr	r2, [sp, #28]
   88c06:	2302      	movs	r3, #2
   88c08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
   88c0c:	9208      	str	r2, [sp, #32]
   88c0e:	f7ff b93c 	b.w	87e8a <_svfprintf_r+0x222>
   88c12:	4b7d      	ldr	r3, [pc, #500]	; (88e08 <_svfprintf_r+0x11a0>)
   88c14:	9319      	str	r3, [sp, #100]	; 0x64
   88c16:	e7dc      	b.n	88bd2 <_svfprintf_r+0xf6a>
   88c18:	f043 0320 	orr.w	r3, r3, #32
   88c1c:	f89b 6001 	ldrb.w	r6, [fp, #1]
   88c20:	9307      	str	r3, [sp, #28]
   88c22:	f10b 0b01 	add.w	fp, fp, #1
   88c26:	f7ff b86a 	b.w	87cfe <_svfprintf_r+0x96>
   88c2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   88c2e:	f89b 6001 	ldrb.w	r6, [fp, #1]
   88c32:	9307      	str	r3, [sp, #28]
   88c34:	f10b 0b01 	add.w	fp, fp, #1
   88c38:	f7ff b861 	b.w	87cfe <_svfprintf_r+0x96>
   88c3c:	4651      	mov	r1, sl
   88c3e:	4648      	mov	r0, r9
   88c40:	aa2a      	add	r2, sp, #168	; 0xa8
   88c42:	f004 fc5f 	bl	8d504 <__ssprint_r>
   88c46:	2800      	cmp	r0, #0
   88c48:	f47f ac56 	bne.w	884f8 <_svfprintf_r+0x890>
   88c4c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   88c4e:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   88c52:	f7ff bbad 	b.w	883b0 <_svfprintf_r+0x748>
   88c56:	2140      	movs	r1, #64	; 0x40
   88c58:	4648      	mov	r0, r9
   88c5a:	f003 fa7b 	bl	8c154 <_malloc_r>
   88c5e:	f8cb 0000 	str.w	r0, [fp]
   88c62:	f8cb 0010 	str.w	r0, [fp, #16]
   88c66:	2800      	cmp	r0, #0
   88c68:	f000 858d 	beq.w	89786 <_svfprintf_r+0x1b1e>
   88c6c:	2340      	movs	r3, #64	; 0x40
   88c6e:	f8cb 3014 	str.w	r3, [fp, #20]
   88c72:	f7ff b811 	b.w	87c98 <_svfprintf_r+0x30>
   88c76:	9b09      	ldr	r3, [sp, #36]	; 0x24
   88c78:	463a      	mov	r2, r7
   88c7a:	2b06      	cmp	r3, #6
   88c7c:	bf28      	it	cs
   88c7e:	2306      	movcs	r3, #6
   88c80:	9709      	str	r7, [sp, #36]	; 0x24
   88c82:	9712      	str	r7, [sp, #72]	; 0x48
   88c84:	9716      	str	r7, [sp, #88]	; 0x58
   88c86:	9710      	str	r7, [sp, #64]	; 0x40
   88c88:	970d      	str	r7, [sp, #52]	; 0x34
   88c8a:	9308      	str	r3, [sp, #32]
   88c8c:	4f5f      	ldr	r7, [pc, #380]	; (88e0c <_svfprintf_r+0x11a4>)
   88c8e:	940e      	str	r4, [sp, #56]	; 0x38
   88c90:	930c      	str	r3, [sp, #48]	; 0x30
   88c92:	f7ff ba0d 	b.w	880b0 <_svfprintf_r+0x448>
   88c96:	2b10      	cmp	r3, #16
   88c98:	f340 8558 	ble.w	8974c <_svfprintf_r+0x1ae4>
   88c9c:	4651      	mov	r1, sl
   88c9e:	4a5c      	ldr	r2, [pc, #368]	; (88e10 <_svfprintf_r+0x11a8>)
   88ca0:	46ca      	mov	sl, r9
   88ca2:	9709      	str	r7, [sp, #36]	; 0x24
   88ca4:	2610      	movs	r6, #16
   88ca6:	4617      	mov	r7, r2
   88ca8:	4689      	mov	r9, r1
   88caa:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   88cac:	920f      	str	r2, [sp, #60]	; 0x3c
   88cae:	e005      	b.n	88cbc <_svfprintf_r+0x1054>
   88cb0:	f108 0808 	add.w	r8, r8, #8
   88cb4:	3d10      	subs	r5, #16
   88cb6:	2d10      	cmp	r5, #16
   88cb8:	f340 81fa 	ble.w	890b0 <_svfprintf_r+0x1448>
   88cbc:	3301      	adds	r3, #1
   88cbe:	3410      	adds	r4, #16
   88cc0:	2b07      	cmp	r3, #7
   88cc2:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   88cc6:	e9c8 7600 	strd	r7, r6, [r8]
   88cca:	ddf1      	ble.n	88cb0 <_svfprintf_r+0x1048>
   88ccc:	4649      	mov	r1, r9
   88cce:	4650      	mov	r0, sl
   88cd0:	aa2a      	add	r2, sp, #168	; 0xa8
   88cd2:	f004 fc17 	bl	8d504 <__ssprint_r>
   88cd6:	2800      	cmp	r0, #0
   88cd8:	f040 83fd 	bne.w	894d6 <_svfprintf_r+0x186e>
   88cdc:	e9dd 342b 	ldrd	r3, r4, [sp, #172]	; 0xac
   88ce0:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   88ce4:	e7e6      	b.n	88cb4 <_svfprintf_r+0x104c>
   88ce6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   88ce8:	4642      	mov	r2, r8
   88cea:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
   88cee:	18fb      	adds	r3, r7, r3
   88cf0:	9309      	str	r3, [sp, #36]	; 0x24
   88cf2:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
   88cf6:	970f      	str	r7, [sp, #60]	; 0x3c
   88cf8:	4620      	mov	r0, r4
   88cfa:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
   88cfe:	9f1a      	ldr	r7, [sp, #104]	; 0x68
   88d00:	9b12      	ldr	r3, [sp, #72]	; 0x48
   88d02:	f1b8 0f00 	cmp.w	r8, #0
   88d06:	d02d      	beq.n	88d64 <_svfprintf_r+0x10fc>
   88d08:	bb7b      	cbnz	r3, 88d6a <_svfprintf_r+0x1102>
   88d0a:	3f01      	subs	r7, #1
   88d0c:	f108 38ff 	add.w	r8, r8, #4294967295
   88d10:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   88d12:	991c      	ldr	r1, [sp, #112]	; 0x70
   88d14:	3301      	adds	r3, #1
   88d16:	4458      	add	r0, fp
   88d18:	2b07      	cmp	r3, #7
   88d1a:	e9c2 1b00 	strd	r1, fp, [r2]
   88d1e:	902c      	str	r0, [sp, #176]	; 0xb0
   88d20:	932b      	str	r3, [sp, #172]	; 0xac
   88d22:	dc62      	bgt.n	88dea <_svfprintf_r+0x1182>
   88d24:	3208      	adds	r2, #8
   88d26:	9909      	ldr	r1, [sp, #36]	; 0x24
   88d28:	783b      	ldrb	r3, [r7, #0]
   88d2a:	1b8d      	subs	r5, r1, r6
   88d2c:	429d      	cmp	r5, r3
   88d2e:	bfa8      	it	ge
   88d30:	461d      	movge	r5, r3
   88d32:	2d00      	cmp	r5, #0
   88d34:	dd0b      	ble.n	88d4e <_svfprintf_r+0x10e6>
   88d36:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   88d38:	4428      	add	r0, r5
   88d3a:	3301      	adds	r3, #1
   88d3c:	2b07      	cmp	r3, #7
   88d3e:	e9c2 6500 	strd	r6, r5, [r2]
   88d42:	902c      	str	r0, [sp, #176]	; 0xb0
   88d44:	932b      	str	r3, [sp, #172]	; 0xac
   88d46:	f300 8111 	bgt.w	88f6c <_svfprintf_r+0x1304>
   88d4a:	783b      	ldrb	r3, [r7, #0]
   88d4c:	3208      	adds	r2, #8
   88d4e:	2d00      	cmp	r5, #0
   88d50:	bfb4      	ite	lt
   88d52:	461d      	movlt	r5, r3
   88d54:	1b5d      	subge	r5, r3, r5
   88d56:	2d00      	cmp	r5, #0
   88d58:	dc0b      	bgt.n	88d72 <_svfprintf_r+0x110a>
   88d5a:	441e      	add	r6, r3
   88d5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   88d5e:	f1b8 0f00 	cmp.w	r8, #0
   88d62:	d1d1      	bne.n	88d08 <_svfprintf_r+0x10a0>
   88d64:	2b00      	cmp	r3, #0
   88d66:	f000 81f9 	beq.w	8915c <_svfprintf_r+0x14f4>
   88d6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   88d6c:	3b01      	subs	r3, #1
   88d6e:	9312      	str	r3, [sp, #72]	; 0x48
   88d70:	e7ce      	b.n	88d10 <_svfprintf_r+0x10a8>
   88d72:	2d10      	cmp	r5, #16
   88d74:	f340 84c5 	ble.w	89702 <_svfprintf_r+0x1a9a>
   88d78:	992b      	ldr	r1, [sp, #172]	; 0xac
   88d7a:	2410      	movs	r4, #16
   88d7c:	460b      	mov	r3, r1
   88d7e:	e004      	b.n	88d8a <_svfprintf_r+0x1122>
   88d80:	3d10      	subs	r5, #16
   88d82:	2d10      	cmp	r5, #16
   88d84:	f102 0208 	add.w	r2, r2, #8
   88d88:	dd16      	ble.n	88db8 <_svfprintf_r+0x1150>
   88d8a:	3301      	adds	r3, #1
   88d8c:	4920      	ldr	r1, [pc, #128]	; (88e10 <_svfprintf_r+0x11a8>)
   88d8e:	3010      	adds	r0, #16
   88d90:	2b07      	cmp	r3, #7
   88d92:	e9cd 302b 	strd	r3, r0, [sp, #172]	; 0xac
   88d96:	e9c2 1400 	strd	r1, r4, [r2]
   88d9a:	ddf1      	ble.n	88d80 <_svfprintf_r+0x1118>
   88d9c:	4651      	mov	r1, sl
   88d9e:	4648      	mov	r0, r9
   88da0:	aa2a      	add	r2, sp, #168	; 0xa8
   88da2:	f004 fbaf 	bl	8d504 <__ssprint_r>
   88da6:	2800      	cmp	r0, #0
   88da8:	f47f aba6 	bne.w	884f8 <_svfprintf_r+0x890>
   88dac:	e9dd 302b 	ldrd	r3, r0, [sp, #172]	; 0xac
   88db0:	3d10      	subs	r5, #16
   88db2:	2d10      	cmp	r5, #16
   88db4:	aa2d      	add	r2, sp, #180	; 0xb4
   88db6:	dce8      	bgt.n	88d8a <_svfprintf_r+0x1122>
   88db8:	4619      	mov	r1, r3
   88dba:	1c4b      	adds	r3, r1, #1
   88dbc:	4914      	ldr	r1, [pc, #80]	; (88e10 <_svfprintf_r+0x11a8>)
   88dbe:	4428      	add	r0, r5
   88dc0:	2b07      	cmp	r3, #7
   88dc2:	e9cd 302b 	strd	r3, r0, [sp, #172]	; 0xac
   88dc6:	e9c2 1500 	strd	r1, r5, [r2]
   88dca:	f300 8215 	bgt.w	891f8 <_svfprintf_r+0x1590>
   88dce:	783b      	ldrb	r3, [r7, #0]
   88dd0:	3208      	adds	r2, #8
   88dd2:	441e      	add	r6, r3
   88dd4:	e7c2      	b.n	88d5c <_svfprintf_r+0x10f4>
   88dd6:	9b07      	ldr	r3, [sp, #28]
   88dd8:	06da      	lsls	r2, r3, #27
   88dda:	f140 8084 	bpl.w	88ee6 <_svfprintf_r+0x127e>
   88dde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88de0:	2500      	movs	r5, #0
   88de2:	f853 4b04 	ldr.w	r4, [r3], #4
   88de6:	930e      	str	r3, [sp, #56]	; 0x38
   88de8:	e6fe      	b.n	88be8 <_svfprintf_r+0xf80>
   88dea:	4651      	mov	r1, sl
   88dec:	4648      	mov	r0, r9
   88dee:	aa2a      	add	r2, sp, #168	; 0xa8
   88df0:	f004 fb88 	bl	8d504 <__ssprint_r>
   88df4:	2800      	cmp	r0, #0
   88df6:	f47f ab7f 	bne.w	884f8 <_svfprintf_r+0x890>
   88dfa:	982c      	ldr	r0, [sp, #176]	; 0xb0
   88dfc:	aa2d      	add	r2, sp, #180	; 0xb4
   88dfe:	e792      	b.n	88d26 <_svfprintf_r+0x10be>
   88e00:	66666667 	.word	0x66666667
   88e04:	0008e688 	.word	0x0008e688
   88e08:	0008e69c 	.word	0x0008e69c
   88e0c:	0008e6b0 	.word	0x0008e6b0
   88e10:	0008e6cc 	.word	0x0008e6cc
   88e14:	2200      	movs	r2, #0
   88e16:	9b08      	ldr	r3, [sp, #32]
   88e18:	f8cd b01c 	str.w	fp, [sp, #28]
   88e1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
   88e20:	960c      	str	r6, [sp, #48]	; 0x30
   88e22:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
   88e26:	4693      	mov	fp, r2
   88e28:	46ca      	mov	sl, r9
   88e2a:	461e      	mov	r6, r3
   88e2c:	46c1      	mov	r9, r8
   88e2e:	af56      	add	r7, sp, #344	; 0x158
   88e30:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
   88e34:	e00b      	b.n	88e4e <_svfprintf_r+0x11e6>
   88e36:	220a      	movs	r2, #10
   88e38:	2300      	movs	r3, #0
   88e3a:	4620      	mov	r0, r4
   88e3c:	4629      	mov	r1, r5
   88e3e:	f7fe fb9f 	bl	87580 <__aeabi_uldivmod>
   88e42:	2d00      	cmp	r5, #0
   88e44:	bf08      	it	eq
   88e46:	2c0a      	cmpeq	r4, #10
   88e48:	d31b      	bcc.n	88e82 <_svfprintf_r+0x121a>
   88e4a:	4604      	mov	r4, r0
   88e4c:	460d      	mov	r5, r1
   88e4e:	220a      	movs	r2, #10
   88e50:	2300      	movs	r3, #0
   88e52:	4620      	mov	r0, r4
   88e54:	4629      	mov	r1, r5
   88e56:	f7fe fb93 	bl	87580 <__aeabi_uldivmod>
   88e5a:	3230      	adds	r2, #48	; 0x30
   88e5c:	f807 2c01 	strb.w	r2, [r7, #-1]
   88e60:	f10b 0b01 	add.w	fp, fp, #1
   88e64:	3f01      	subs	r7, #1
   88e66:	2e00      	cmp	r6, #0
   88e68:	d0e5      	beq.n	88e36 <_svfprintf_r+0x11ce>
   88e6a:	f898 3000 	ldrb.w	r3, [r8]
   88e6e:	459b      	cmp	fp, r3
   88e70:	d1e1      	bne.n	88e36 <_svfprintf_r+0x11ce>
   88e72:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
   88e76:	d0de      	beq.n	88e36 <_svfprintf_r+0x11ce>
   88e78:	2d00      	cmp	r5, #0
   88e7a:	bf08      	it	eq
   88e7c:	2c0a      	cmpeq	r4, #10
   88e7e:	f080 8128 	bcs.w	890d2 <_svfprintf_r+0x146a>
   88e82:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
   88e86:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
   88e8a:	46c8      	mov	r8, r9
   88e8c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   88e8e:	46d1      	mov	r9, sl
   88e90:	f8dd b01c 	ldr.w	fp, [sp, #28]
   88e94:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
   88e98:	f7ff bb9f 	b.w	885da <_svfprintf_r+0x972>
   88e9c:	4651      	mov	r1, sl
   88e9e:	4648      	mov	r0, r9
   88ea0:	aa2a      	add	r2, sp, #168	; 0xa8
   88ea2:	931e      	str	r3, [sp, #120]	; 0x78
   88ea4:	f004 fb2e 	bl	8d504 <__ssprint_r>
   88ea8:	2800      	cmp	r0, #0
   88eaa:	f47f ab25 	bne.w	884f8 <_svfprintf_r+0x890>
   88eae:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   88eb2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   88eb4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   88eb6:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   88eba:	f7ff b84a 	b.w	87f52 <_svfprintf_r+0x2ea>
   88ebe:	2001      	movs	r0, #1
   88ec0:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   88ec2:	49c5      	ldr	r1, [pc, #788]	; (891d8 <_svfprintf_r+0x1570>)
   88ec4:	4403      	add	r3, r0
   88ec6:	4404      	add	r4, r0
   88ec8:	2b07      	cmp	r3, #7
   88eca:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   88ece:	e9c8 1000 	strd	r1, r0, [r8]
   88ed2:	f73f abdf 	bgt.w	88694 <_svfprintf_r+0xa2c>
   88ed6:	f108 0808 	add.w	r8, r8, #8
   88eda:	f7ff bbe7 	b.w	886ac <_svfprintf_r+0xa44>
   88ede:	46d1      	mov	r9, sl
   88ee0:	46b3      	mov	fp, r6
   88ee2:	f7ff bb0a 	b.w	884fa <_svfprintf_r+0x892>
   88ee6:	9b07      	ldr	r3, [sp, #28]
   88ee8:	065b      	lsls	r3, r3, #25
   88eea:	f140 80cb 	bpl.w	89084 <_svfprintf_r+0x141c>
   88eee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88ef0:	2500      	movs	r5, #0
   88ef2:	f853 4b04 	ldr.w	r4, [r3], #4
   88ef6:	930e      	str	r3, [sp, #56]	; 0x38
   88ef8:	b2a4      	uxth	r4, r4
   88efa:	e675      	b.n	88be8 <_svfprintf_r+0xf80>
   88efc:	4651      	mov	r1, sl
   88efe:	4648      	mov	r0, r9
   88f00:	aa2a      	add	r2, sp, #168	; 0xa8
   88f02:	f004 faff 	bl	8d504 <__ssprint_r>
   88f06:	2800      	cmp	r0, #0
   88f08:	f47f aaf6 	bne.w	884f8 <_svfprintf_r+0x890>
   88f0c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   88f0e:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   88f12:	f7ff ba3a 	b.w	8838a <_svfprintf_r+0x722>
   88f16:	46d1      	mov	r9, sl
   88f18:	46da      	mov	sl, fp
   88f1a:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   88f1e:	3501      	adds	r5, #1
   88f20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   88f22:	4434      	add	r4, r6
   88f24:	2d07      	cmp	r5, #7
   88f26:	e9cd 542b 	strd	r5, r4, [sp, #172]	; 0xac
   88f2a:	e9c8 3600 	strd	r3, r6, [r8]
   88f2e:	f77f ab24 	ble.w	8857a <_svfprintf_r+0x912>
   88f32:	4651      	mov	r1, sl
   88f34:	4648      	mov	r0, r9
   88f36:	aa2a      	add	r2, sp, #168	; 0xa8
   88f38:	f004 fae4 	bl	8d504 <__ssprint_r>
   88f3c:	2800      	cmp	r0, #0
   88f3e:	f47f aadb 	bne.w	884f8 <_svfprintf_r+0x890>
   88f42:	e9dd 542b 	ldrd	r5, r4, [sp, #172]	; 0xac
   88f46:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   88f4a:	f7ff bb18 	b.w	8857e <_svfprintf_r+0x916>
   88f4e:	4aa3      	ldr	r2, [pc, #652]	; (891dc <_svfprintf_r+0x1574>)
   88f50:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   88f52:	920f      	str	r2, [sp, #60]	; 0x3c
   88f54:	3301      	adds	r3, #1
   88f56:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   88f58:	442c      	add	r4, r5
   88f5a:	2b07      	cmp	r3, #7
   88f5c:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   88f60:	e9c8 2500 	strd	r2, r5, [r8]
   88f64:	f77f a82d 	ble.w	87fc2 <_svfprintf_r+0x35a>
   88f68:	f7ff bbc2 	b.w	886f0 <_svfprintf_r+0xa88>
   88f6c:	4651      	mov	r1, sl
   88f6e:	4648      	mov	r0, r9
   88f70:	aa2a      	add	r2, sp, #168	; 0xa8
   88f72:	f004 fac7 	bl	8d504 <__ssprint_r>
   88f76:	2800      	cmp	r0, #0
   88f78:	f47f aabe 	bne.w	884f8 <_svfprintf_r+0x890>
   88f7c:	783b      	ldrb	r3, [r7, #0]
   88f7e:	982c      	ldr	r0, [sp, #176]	; 0xb0
   88f80:	aa2d      	add	r2, sp, #180	; 0xb4
   88f82:	e6e4      	b.n	88d4e <_svfprintf_r+0x10e6>
   88f84:	4651      	mov	r1, sl
   88f86:	4648      	mov	r0, r9
   88f88:	aa2a      	add	r2, sp, #168	; 0xa8
   88f8a:	f004 fabb 	bl	8d504 <__ssprint_r>
   88f8e:	2800      	cmp	r0, #0
   88f90:	f47f aab2 	bne.w	884f8 <_svfprintf_r+0x890>
   88f94:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   88f96:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   88f9a:	f7fe bffd 	b.w	87f98 <_svfprintf_r+0x330>
   88f9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   88fa0:	990a      	ldr	r1, [sp, #40]	; 0x28
   88fa2:	f853 2b04 	ldr.w	r2, [r3], #4
   88fa6:	465f      	mov	r7, fp
   88fa8:	6011      	str	r1, [r2, #0]
   88faa:	930e      	str	r3, [sp, #56]	; 0x38
   88fac:	f7ff b82a 	b.w	88004 <_svfprintf_r+0x39c>
   88fb0:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   88fb2:	9917      	ldr	r1, [sp, #92]	; 0x5c
   88fb4:	3301      	adds	r3, #1
   88fb6:	9818      	ldr	r0, [sp, #96]	; 0x60
   88fb8:	440c      	add	r4, r1
   88fba:	2b07      	cmp	r3, #7
   88fbc:	e9c8 0100 	strd	r0, r1, [r8]
   88fc0:	942c      	str	r4, [sp, #176]	; 0xb0
   88fc2:	932b      	str	r3, [sp, #172]	; 0xac
   88fc4:	f300 80ac 	bgt.w	89120 <_svfprintf_r+0x14b8>
   88fc8:	f108 0808 	add.w	r8, r8, #8
   88fcc:	2a00      	cmp	r2, #0
   88fce:	f6bf ab85 	bge.w	886dc <_svfprintf_r+0xa74>
   88fd2:	4255      	negs	r5, r2
   88fd4:	3210      	adds	r2, #16
   88fd6:	f280 83d3 	bge.w	89780 <_svfprintf_r+0x1b18>
   88fda:	4651      	mov	r1, sl
   88fdc:	4a7f      	ldr	r2, [pc, #508]	; (891dc <_svfprintf_r+0x1574>)
   88fde:	46ca      	mov	sl, r9
   88fe0:	9709      	str	r7, [sp, #36]	; 0x24
   88fe2:	2610      	movs	r6, #16
   88fe4:	4617      	mov	r7, r2
   88fe6:	4689      	mov	r9, r1
   88fe8:	920f      	str	r2, [sp, #60]	; 0x3c
   88fea:	e005      	b.n	88ff8 <_svfprintf_r+0x1390>
   88fec:	f108 0808 	add.w	r8, r8, #8
   88ff0:	3d10      	subs	r5, #16
   88ff2:	2d10      	cmp	r5, #16
   88ff4:	f340 82aa 	ble.w	8954c <_svfprintf_r+0x18e4>
   88ff8:	3301      	adds	r3, #1
   88ffa:	3410      	adds	r4, #16
   88ffc:	2b07      	cmp	r3, #7
   88ffe:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   89002:	e9c8 7600 	strd	r7, r6, [r8]
   89006:	ddf1      	ble.n	88fec <_svfprintf_r+0x1384>
   89008:	4649      	mov	r1, r9
   8900a:	4650      	mov	r0, sl
   8900c:	aa2a      	add	r2, sp, #168	; 0xa8
   8900e:	f004 fa79 	bl	8d504 <__ssprint_r>
   89012:	2800      	cmp	r0, #0
   89014:	f040 825f 	bne.w	894d6 <_svfprintf_r+0x186e>
   89018:	e9dd 342b 	ldrd	r3, r4, [sp, #172]	; 0xac
   8901c:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   89020:	e7e6      	b.n	88ff0 <_svfprintf_r+0x1388>
   89022:	4638      	mov	r0, r7
   89024:	f004 fa0c 	bl	8d440 <strlen>
   89028:	462b      	mov	r3, r5
   8902a:	4602      	mov	r2, r0
   8902c:	9509      	str	r5, [sp, #36]	; 0x24
   8902e:	f7ff b894 	b.w	8815a <_svfprintf_r+0x4f2>
   89032:	9b07      	ldr	r3, [sp, #28]
   89034:	2500      	movs	r5, #0
   89036:	f413 7f00 	tst.w	r3, #512	; 0x200
   8903a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8903c:	f853 4b04 	ldr.w	r4, [r3], #4
   89040:	930e      	str	r3, [sp, #56]	; 0x38
   89042:	bf18      	it	ne
   89044:	b2e4      	uxtbne	r4, r4
   89046:	f7fe bf1b 	b.w	87e80 <_svfprintf_r+0x218>
   8904a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   8904c:	9b08      	ldr	r3, [sp, #32]
   8904e:	f852 4b04 	ldr.w	r4, [r2], #4
   89052:	f413 7f00 	tst.w	r3, #512	; 0x200
   89056:	f04f 0500 	mov.w	r5, #0
   8905a:	f04f 0301 	mov.w	r3, #1
   8905e:	920e      	str	r2, [sp, #56]	; 0x38
   89060:	bf18      	it	ne
   89062:	b2e4      	uxtbne	r4, r4
   89064:	f7fe bf11 	b.w	87e8a <_svfprintf_r+0x222>
   89068:	9b07      	ldr	r3, [sp, #28]
   8906a:	f413 7f00 	tst.w	r3, #512	; 0x200
   8906e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   89070:	f853 4b04 	ldr.w	r4, [r3], #4
   89074:	bf18      	it	ne
   89076:	b264      	sxtbne	r4, r4
   89078:	17e5      	asrs	r5, r4, #31
   8907a:	930e      	str	r3, [sp, #56]	; 0x38
   8907c:	4622      	mov	r2, r4
   8907e:	462b      	mov	r3, r5
   89080:	f7fe bed4 	b.w	87e2c <_svfprintf_r+0x1c4>
   89084:	9b07      	ldr	r3, [sp, #28]
   89086:	2500      	movs	r5, #0
   89088:	f413 7f00 	tst.w	r3, #512	; 0x200
   8908c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8908e:	f853 4b04 	ldr.w	r4, [r3], #4
   89092:	930e      	str	r3, [sp, #56]	; 0x38
   89094:	bf18      	it	ne
   89096:	b2e4      	uxtbne	r4, r4
   89098:	e5a6      	b.n	88be8 <_svfprintf_r+0xf80>
   8909a:	4b50      	ldr	r3, [pc, #320]	; (891dc <_svfprintf_r+0x1574>)
   8909c:	9a2b      	ldr	r2, [sp, #172]	; 0xac
   8909e:	930f      	str	r3, [sp, #60]	; 0x3c
   890a0:	f7ff ba15 	b.w	884ce <_svfprintf_r+0x866>
   890a4:	232d      	movs	r3, #45	; 0x2d
   890a6:	461a      	mov	r2, r3
   890a8:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
   890ac:	f7fe bfee 	b.w	8808c <_svfprintf_r+0x424>
   890b0:	464a      	mov	r2, r9
   890b2:	46d1      	mov	r9, sl
   890b4:	4692      	mov	sl, r2
   890b6:	9f09      	ldr	r7, [sp, #36]	; 0x24
   890b8:	3301      	adds	r3, #1
   890ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   890bc:	442c      	add	r4, r5
   890be:	2b07      	cmp	r3, #7
   890c0:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   890c4:	e9c8 2500 	strd	r2, r5, [r8]
   890c8:	dc3b      	bgt.n	89142 <_svfprintf_r+0x14da>
   890ca:	f108 0808 	add.w	r8, r8, #8
   890ce:	f7ff bb8c 	b.w	887ea <_svfprintf_r+0xb82>
   890d2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   890d4:	991c      	ldr	r1, [sp, #112]	; 0x70
   890d6:	1aff      	subs	r7, r7, r3
   890d8:	461a      	mov	r2, r3
   890da:	4638      	mov	r0, r7
   890dc:	f004 f9de 	bl	8d49c <strncpy>
   890e0:	f898 3001 	ldrb.w	r3, [r8, #1]
   890e4:	b10b      	cbz	r3, 890ea <_svfprintf_r+0x1482>
   890e6:	f108 0801 	add.w	r8, r8, #1
   890ea:	220a      	movs	r2, #10
   890ec:	2300      	movs	r3, #0
   890ee:	4620      	mov	r0, r4
   890f0:	4629      	mov	r1, r5
   890f2:	f7fe fa45 	bl	87580 <__aeabi_uldivmod>
   890f6:	f04f 0b00 	mov.w	fp, #0
   890fa:	e6a6      	b.n	88e4a <_svfprintf_r+0x11e2>
   890fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   890fe:	18bd      	adds	r5, r7, r2
   89100:	1bad      	subs	r5, r5, r6
   89102:	1ad3      	subs	r3, r2, r3
   89104:	429d      	cmp	r5, r3
   89106:	bfa8      	it	ge
   89108:	461d      	movge	r5, r3
   8910a:	f7ff bba0 	b.w	8884e <_svfprintf_r+0xbe6>
   8910e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   89110:	990a      	ldr	r1, [sp, #40]	; 0x28
   89112:	f853 2b04 	ldr.w	r2, [r3], #4
   89116:	465f      	mov	r7, fp
   89118:	8011      	strh	r1, [r2, #0]
   8911a:	930e      	str	r3, [sp, #56]	; 0x38
   8911c:	f7fe bf72 	b.w	88004 <_svfprintf_r+0x39c>
   89120:	4651      	mov	r1, sl
   89122:	4648      	mov	r0, r9
   89124:	aa2a      	add	r2, sp, #168	; 0xa8
   89126:	f004 f9ed 	bl	8d504 <__ssprint_r>
   8912a:	2800      	cmp	r0, #0
   8912c:	f47f a9e4 	bne.w	884f8 <_svfprintf_r+0x890>
   89130:	e9dd 342b 	ldrd	r3, r4, [sp, #172]	; 0xac
   89134:	9a24      	ldr	r2, [sp, #144]	; 0x90
   89136:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   8913a:	e747      	b.n	88fcc <_svfprintf_r+0x1364>
   8913c:	2306      	movs	r3, #6
   8913e:	9309      	str	r3, [sp, #36]	; 0x24
   89140:	e482      	b.n	88a48 <_svfprintf_r+0xde0>
   89142:	4651      	mov	r1, sl
   89144:	4648      	mov	r0, r9
   89146:	aa2a      	add	r2, sp, #168	; 0xa8
   89148:	f004 f9dc 	bl	8d504 <__ssprint_r>
   8914c:	2800      	cmp	r0, #0
   8914e:	f47f a9d3 	bne.w	884f8 <_svfprintf_r+0x890>
   89152:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   89154:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   89158:	f7ff bb47 	b.w	887ea <_svfprintf_r+0xb82>
   8915c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8915e:	971a      	str	r7, [sp, #104]	; 0x68
   89160:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   89162:	4690      	mov	r8, r2
   89164:	18fb      	adds	r3, r7, r3
   89166:	429e      	cmp	r6, r3
   89168:	4632      	mov	r2, r6
   8916a:	bf28      	it	cs
   8916c:	461a      	movcs	r2, r3
   8916e:	4604      	mov	r4, r0
   89170:	4616      	mov	r6, r2
   89172:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   89176:	f7ff bb3f 	b.w	887f8 <_svfprintf_r+0xb90>
   8917a:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8917c:	1cd8      	adds	r0, r3, #3
   8917e:	9310      	str	r3, [sp, #64]	; 0x40
   89180:	db02      	blt.n	89188 <_svfprintf_r+0x1520>
   89182:	9a09      	ldr	r2, [sp, #36]	; 0x24
   89184:	4293      	cmp	r3, r2
   89186:	dd04      	ble.n	89192 <_svfprintf_r+0x152a>
   89188:	3e02      	subs	r6, #2
   8918a:	f026 0320 	bic.w	r3, r6, #32
   8918e:	9308      	str	r3, [sp, #32]
   89190:	e49b      	b.n	88aca <_svfprintf_r+0xe62>
   89192:	9b10      	ldr	r3, [sp, #64]	; 0x40
   89194:	9913      	ldr	r1, [sp, #76]	; 0x4c
   89196:	428b      	cmp	r3, r1
   89198:	f2c0 817a 	blt.w	89490 <_svfprintf_r+0x1828>
   8919c:	07ea      	lsls	r2, r5, #31
   8919e:	f140 8283 	bpl.w	896a8 <_svfprintf_r+0x1a40>
   891a2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   891a4:	4413      	add	r3, r2
   891a6:	930c      	str	r3, [sp, #48]	; 0x30
   891a8:	056e      	lsls	r6, r5, #21
   891aa:	f140 8277 	bpl.w	8969c <_svfprintf_r+0x1a34>
   891ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
   891b0:	2b00      	cmp	r3, #0
   891b2:	f300 8210 	bgt.w	895d6 <_svfprintf_r+0x196e>
   891b6:	2667      	movs	r6, #103	; 0x67
   891b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   891ba:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   891be:	9308      	str	r3, [sp, #32]
   891c0:	2300      	movs	r3, #0
   891c2:	9312      	str	r3, [sp, #72]	; 0x48
   891c4:	9316      	str	r3, [sp, #88]	; 0x58
   891c6:	e4e4      	b.n	88b92 <_svfprintf_r+0xf2a>
   891c8:	222d      	movs	r2, #45	; 0x2d
   891ca:	2300      	movs	r3, #0
   891cc:	f88d 208b 	strb.w	r2, [sp, #139]	; 0x8b
   891d0:	9309      	str	r3, [sp, #36]	; 0x24
   891d2:	f7fe bf70 	b.w	880b6 <_svfprintf_r+0x44e>
   891d6:	bf00      	nop
   891d8:	0008e6b8 	.word	0x0008e6b8
   891dc:	0008e6cc 	.word	0x0008e6cc
   891e0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   891e2:	42a3      	cmp	r3, r4
   891e4:	f4bf ac65 	bcs.w	88ab2 <_svfprintf_r+0xe4a>
   891e8:	2130      	movs	r1, #48	; 0x30
   891ea:	1c5a      	adds	r2, r3, #1
   891ec:	9228      	str	r2, [sp, #160]	; 0xa0
   891ee:	7019      	strb	r1, [r3, #0]
   891f0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   891f2:	429c      	cmp	r4, r3
   891f4:	d8f9      	bhi.n	891ea <_svfprintf_r+0x1582>
   891f6:	e45c      	b.n	88ab2 <_svfprintf_r+0xe4a>
   891f8:	4651      	mov	r1, sl
   891fa:	4648      	mov	r0, r9
   891fc:	aa2a      	add	r2, sp, #168	; 0xa8
   891fe:	f004 f981 	bl	8d504 <__ssprint_r>
   89202:	2800      	cmp	r0, #0
   89204:	f47f a978 	bne.w	884f8 <_svfprintf_r+0x890>
   89208:	783b      	ldrb	r3, [r7, #0]
   8920a:	982c      	ldr	r0, [sp, #176]	; 0xb0
   8920c:	aa2d      	add	r2, sp, #180	; 0xb4
   8920e:	441e      	add	r6, r3
   89210:	e5a4      	b.n	88d5c <_svfprintf_r+0x10f4>
   89212:	4651      	mov	r1, sl
   89214:	4648      	mov	r0, r9
   89216:	aa2a      	add	r2, sp, #168	; 0xa8
   89218:	f004 f974 	bl	8d504 <__ssprint_r>
   8921c:	2800      	cmp	r0, #0
   8921e:	f47f a96b 	bne.w	884f8 <_svfprintf_r+0x890>
   89222:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   89224:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   89228:	f7ff bad7 	b.w	887da <_svfprintf_r+0xb72>
   8922c:	4651      	mov	r1, sl
   8922e:	4648      	mov	r0, r9
   89230:	aa2a      	add	r2, sp, #168	; 0xa8
   89232:	f004 f967 	bl	8d504 <__ssprint_r>
   89236:	2800      	cmp	r0, #0
   89238:	f47f a95e 	bne.w	884f8 <_svfprintf_r+0x890>
   8923c:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8923e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   89240:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   89244:	f7ff baee 	b.w	88824 <_svfprintf_r+0xbbc>
   89248:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8924a:	a928      	add	r1, sp, #160	; 0xa0
   8924c:	e9cd 0400 	strd	r0, r4, [sp]
   89250:	9104      	str	r1, [sp, #16]
   89252:	a825      	add	r0, sp, #148	; 0x94
   89254:	a924      	add	r1, sp, #144	; 0x90
   89256:	e9cd 1002 	strd	r1, r0, [sp, #8]
   8925a:	4648      	mov	r0, r9
   8925c:	f001 facc 	bl	8a7f8 <_dtoa_r>
   89260:	2d47      	cmp	r5, #71	; 0x47
   89262:	4607      	mov	r7, r0
   89264:	d119      	bne.n	8929a <_svfprintf_r+0x1632>
   89266:	9d07      	ldr	r5, [sp, #28]
   89268:	462b      	mov	r3, r5
   8926a:	07db      	lsls	r3, r3, #31
   8926c:	f100 812a 	bmi.w	894c4 <_svfprintf_r+0x185c>
   89270:	9a12      	ldr	r2, [sp, #72]	; 0x48
   89272:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   89274:	9207      	str	r2, [sp, #28]
   89276:	2247      	movs	r2, #71	; 0x47
   89278:	9208      	str	r2, [sp, #32]
   8927a:	e41a      	b.n	88ab2 <_svfprintf_r+0xe4a>
   8927c:	2003      	movs	r0, #3
   8927e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   89280:	a928      	add	r1, sp, #160	; 0xa0
   89282:	e9cd 0400 	strd	r0, r4, [sp]
   89286:	9104      	str	r1, [sp, #16]
   89288:	a825      	add	r0, sp, #148	; 0x94
   8928a:	a924      	add	r1, sp, #144	; 0x90
   8928c:	e9cd 1002 	strd	r1, r0, [sp, #8]
   89290:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   89292:	4648      	mov	r0, r9
   89294:	f001 fab0 	bl	8a7f8 <_dtoa_r>
   89298:	4607      	mov	r7, r0
   8929a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8929c:	2d46      	cmp	r5, #70	; 0x46
   8929e:	eb07 0403 	add.w	r4, r7, r3
   892a2:	f47f abf9 	bne.w	88a98 <_svfprintf_r+0xe30>
   892a6:	783b      	ldrb	r3, [r7, #0]
   892a8:	2b30      	cmp	r3, #48	; 0x30
   892aa:	f000 821c 	beq.w	896e6 <_svfprintf_r+0x1a7e>
   892ae:	9b24      	ldr	r3, [sp, #144]	; 0x90
   892b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
   892b2:	9d07      	ldr	r5, [sp, #28]
   892b4:	441c      	add	r4, r3
   892b6:	9207      	str	r2, [sp, #28]
   892b8:	f7ff bbf1 	b.w	88a9e <_svfprintf_r+0xe36>
   892bc:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	; 0xac
   892c0:	f7ff b9c3 	b.w	8864a <_svfprintf_r+0x9e2>
   892c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   892c6:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
   892ca:	9308      	str	r3, [sp, #32]
   892cc:	930c      	str	r3, [sp, #48]	; 0x30
   892ce:	9009      	str	r0, [sp, #36]	; 0x24
   892d0:	940e      	str	r4, [sp, #56]	; 0x38
   892d2:	9012      	str	r0, [sp, #72]	; 0x48
   892d4:	9016      	str	r0, [sp, #88]	; 0x58
   892d6:	9010      	str	r0, [sp, #64]	; 0x40
   892d8:	f7fe beea 	b.w	880b0 <_svfprintf_r+0x448>
   892dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
   892de:	2a00      	cmp	r2, #0
   892e0:	9210      	str	r2, [sp, #64]	; 0x40
   892e2:	f340 821b 	ble.w	8971c <_svfprintf_r+0x1ab4>
   892e6:	9909      	ldr	r1, [sp, #36]	; 0x24
   892e8:	f005 0301 	and.w	r3, r5, #1
   892ec:	430b      	orrs	r3, r1
   892ee:	f040 819a 	bne.w	89626 <_svfprintf_r+0x19be>
   892f2:	2666      	movs	r6, #102	; 0x66
   892f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
   892f6:	930c      	str	r3, [sp, #48]	; 0x30
   892f8:	056a      	lsls	r2, r5, #21
   892fa:	f100 816d 	bmi.w	895d8 <_svfprintf_r+0x1970>
   892fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   89300:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   89304:	9308      	str	r3, [sp, #32]
   89306:	e75b      	b.n	891c0 <_svfprintf_r+0x1558>
   89308:	4651      	mov	r1, sl
   8930a:	4648      	mov	r0, r9
   8930c:	aa2a      	add	r2, sp, #168	; 0xa8
   8930e:	f004 f8f9 	bl	8d504 <__ssprint_r>
   89312:	2800      	cmp	r0, #0
   89314:	f47f a8f0 	bne.w	884f8 <_svfprintf_r+0x890>
   89318:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8931a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   8931c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   8931e:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   89322:	1ad3      	subs	r3, r2, r3
   89324:	f7ff ba93 	b.w	8884e <_svfprintf_r+0xbe6>
   89328:	2330      	movs	r3, #48	; 0x30
   8932a:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
   8932e:	2358      	movs	r3, #88	; 0x58
   89330:	f88d 308d 	strb.w	r3, [sp, #141]	; 0x8d
   89334:	9b07      	ldr	r3, [sp, #28]
   89336:	f043 0402 	orr.w	r4, r3, #2
   8933a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8933c:	2b63      	cmp	r3, #99	; 0x63
   8933e:	f300 80f2 	bgt.w	89526 <_svfprintf_r+0x18be>
   89342:	2300      	movs	r3, #0
   89344:	af3d      	add	r7, sp, #244	; 0xf4
   89346:	930d      	str	r3, [sp, #52]	; 0x34
   89348:	9b07      	ldr	r3, [sp, #28]
   8934a:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
   8934e:	f443 7381 	orr.w	r3, r3, #258	; 0x102
   89352:	9312      	str	r3, [sp, #72]	; 0x48
   89354:	4613      	mov	r3, r2
   89356:	2b00      	cmp	r3, #0
   89358:	f026 0520 	bic.w	r5, r6, #32
   8935c:	9407      	str	r4, [sp, #28]
   8935e:	f2c0 808d 	blt.w	8947c <_svfprintf_r+0x1814>
   89362:	930f      	str	r3, [sp, #60]	; 0x3c
   89364:	2300      	movs	r3, #0
   89366:	9508      	str	r5, [sp, #32]
   89368:	910c      	str	r1, [sp, #48]	; 0x30
   8936a:	931e      	str	r3, [sp, #120]	; 0x78
   8936c:	2e61      	cmp	r6, #97	; 0x61
   8936e:	f000 817d 	beq.w	8966c <_svfprintf_r+0x1a04>
   89372:	2e41      	cmp	r6, #65	; 0x41
   89374:	f47f ab77 	bne.w	88a66 <_svfprintf_r+0xdfe>
   89378:	aa24      	add	r2, sp, #144	; 0x90
   8937a:	980c      	ldr	r0, [sp, #48]	; 0x30
   8937c:	990f      	ldr	r1, [sp, #60]	; 0x3c
   8937e:	f003 ffcf 	bl	8d320 <frexp>
   89382:	2200      	movs	r2, #0
   89384:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
   89388:	f004 fd56 	bl	8de38 <__aeabi_dmul>
   8938c:	4604      	mov	r4, r0
   8938e:	460d      	mov	r5, r1
   89390:	2200      	movs	r2, #0
   89392:	2300      	movs	r3, #0
   89394:	e9cd 4510 	strd	r4, r5, [sp, #64]	; 0x40
   89398:	f004 ffb6 	bl	8e308 <__aeabi_dcmpeq>
   8939c:	b108      	cbz	r0, 893a2 <_svfprintf_r+0x173a>
   8939e:	2301      	movs	r3, #1
   893a0:	9324      	str	r3, [sp, #144]	; 0x90
   893a2:	4bae      	ldr	r3, [pc, #696]	; (8965c <_svfprintf_r+0x19f4>)
   893a4:	930c      	str	r3, [sp, #48]	; 0x30
   893a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   893a8:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
   893ac:	3b01      	subs	r3, #1
   893ae:	9613      	str	r6, [sp, #76]	; 0x4c
   893b0:	f8cd 907c 	str.w	r9, [sp, #124]	; 0x7c
   893b4:	f8cd a080 	str.w	sl, [sp, #128]	; 0x80
   893b8:	9721      	str	r7, [sp, #132]	; 0x84
   893ba:	46ba      	mov	sl, r7
   893bc:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
   893c0:	4699      	mov	r9, r3
   893c2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   893c6:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
   893ca:	e006      	b.n	893da <_svfprintf_r+0x1772>
   893cc:	2200      	movs	r2, #0
   893ce:	2300      	movs	r3, #0
   893d0:	f004 ff9a 	bl	8e308 <__aeabi_dcmpeq>
   893d4:	f109 39ff 	add.w	r9, r9, #4294967295
   893d8:	b9e8      	cbnz	r0, 89416 <_svfprintf_r+0x17ae>
   893da:	2200      	movs	r2, #0
   893dc:	4ba0      	ldr	r3, [pc, #640]	; (89660 <_svfprintf_r+0x19f8>)
   893de:	4630      	mov	r0, r6
   893e0:	4639      	mov	r1, r7
   893e2:	f004 fd29 	bl	8de38 <__aeabi_dmul>
   893e6:	460d      	mov	r5, r1
   893e8:	4604      	mov	r4, r0
   893ea:	f004 ffd5 	bl	8e398 <__aeabi_d2iz>
   893ee:	4680      	mov	r8, r0
   893f0:	f004 fcb8 	bl	8dd64 <__aeabi_i2d>
   893f4:	460b      	mov	r3, r1
   893f6:	4602      	mov	r2, r0
   893f8:	4629      	mov	r1, r5
   893fa:	4620      	mov	r0, r4
   893fc:	f004 fb64 	bl	8dac8 <__aeabi_dsub>
   89400:	f81b 3008 	ldrb.w	r3, [fp, r8]
   89404:	f1b9 3fff 	cmp.w	r9, #4294967295
   89408:	4655      	mov	r5, sl
   8940a:	4606      	mov	r6, r0
   8940c:	460f      	mov	r7, r1
   8940e:	464c      	mov	r4, r9
   89410:	f80a 3b01 	strb.w	r3, [sl], #1
   89414:	d1da      	bne.n	893cc <_svfprintf_r+0x1764>
   89416:	4630      	mov	r0, r6
   89418:	4639      	mov	r1, r7
   8941a:	2200      	movs	r2, #0
   8941c:	4b91      	ldr	r3, [pc, #580]	; (89664 <_svfprintf_r+0x19fc>)
   8941e:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
   89422:	9e13      	ldr	r6, [sp, #76]	; 0x4c
   89424:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   89428:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
   8942c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   89430:	e9dd 9a1f 	ldrd	r9, sl, [sp, #124]	; 0x7c
   89434:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
   89438:	9f21      	ldr	r7, [sp, #132]	; 0x84
   8943a:	f004 ff8d 	bl	8e358 <__aeabi_dcmpgt>
   8943e:	2800      	cmp	r0, #0
   89440:	d155      	bne.n	894ee <_svfprintf_r+0x1886>
   89442:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   89446:	2200      	movs	r2, #0
   89448:	4b86      	ldr	r3, [pc, #536]	; (89664 <_svfprintf_r+0x19fc>)
   8944a:	f004 ff5d 	bl	8e308 <__aeabi_dcmpeq>
   8944e:	b110      	cbz	r0, 89456 <_svfprintf_r+0x17ee>
   89450:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   89452:	07db      	lsls	r3, r3, #31
   89454:	d44b      	bmi.n	894ee <_svfprintf_r+0x1886>
   89456:	2c00      	cmp	r4, #0
   89458:	db08      	blt.n	8946c <_svfprintf_r+0x1804>
   8945a:	2230      	movs	r2, #48	; 0x30
   8945c:	990f      	ldr	r1, [sp, #60]	; 0x3c
   8945e:	1c63      	adds	r3, r4, #1
   89460:	440b      	add	r3, r1
   89462:	f801 2b01 	strb.w	r2, [r1], #1
   89466:	428b      	cmp	r3, r1
   89468:	d1fb      	bne.n	89462 <_svfprintf_r+0x17fa>
   8946a:	910f      	str	r1, [sp, #60]	; 0x3c
   8946c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   8946e:	9d07      	ldr	r5, [sp, #28]
   89470:	1bdb      	subs	r3, r3, r7
   89472:	9313      	str	r3, [sp, #76]	; 0x4c
   89474:	9b12      	ldr	r3, [sp, #72]	; 0x48
   89476:	9307      	str	r3, [sp, #28]
   89478:	f7ff bb1d 	b.w	88ab6 <_svfprintf_r+0xe4e>
   8947c:	9508      	str	r5, [sp, #32]
   8947e:	232d      	movs	r3, #45	; 0x2d
   89480:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
   89484:	931e      	str	r3, [sp, #120]	; 0x78
   89486:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
   8948a:	910c      	str	r1, [sp, #48]	; 0x30
   8948c:	930f      	str	r3, [sp, #60]	; 0x3c
   8948e:	e76d      	b.n	8936c <_svfprintf_r+0x1704>
   89490:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   89492:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   89494:	189a      	adds	r2, r3, r2
   89496:	9b10      	ldr	r3, [sp, #64]	; 0x40
   89498:	920c      	str	r2, [sp, #48]	; 0x30
   8949a:	2b00      	cmp	r3, #0
   8949c:	f340 811a 	ble.w	896d4 <_svfprintf_r+0x1a6c>
   894a0:	2667      	movs	r6, #103	; 0x67
   894a2:	e729      	b.n	892f8 <_svfprintf_r+0x1690>
   894a4:	2300      	movs	r3, #0
   894a6:	9309      	str	r3, [sp, #36]	; 0x24
   894a8:	f7fe bc2b 	b.w	87d02 <_svfprintf_r+0x9a>
   894ac:	4648      	mov	r0, r9
   894ae:	4651      	mov	r1, sl
   894b0:	aa2a      	add	r2, sp, #168	; 0xa8
   894b2:	f004 f827 	bl	8d504 <__ssprint_r>
   894b6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
   894ba:	f7fe bdae 	b.w	8801a <_svfprintf_r+0x3b2>
   894be:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   894c0:	f7ff b95f 	b.w	88782 <_svfprintf_r+0xb1a>
   894c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   894c6:	9d07      	ldr	r5, [sp, #28]
   894c8:	18fc      	adds	r4, r7, r3
   894ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
   894cc:	9307      	str	r3, [sp, #28]
   894ce:	2347      	movs	r3, #71	; 0x47
   894d0:	9308      	str	r3, [sp, #32]
   894d2:	f7ff bae4 	b.w	88a9e <_svfprintf_r+0xe36>
   894d6:	46cb      	mov	fp, r9
   894d8:	46d1      	mov	r9, sl
   894da:	f7ff b80e 	b.w	884fa <_svfprintf_r+0x892>
   894de:	46d1      	mov	r9, sl
   894e0:	f7ff b80b 	b.w	884fa <_svfprintf_r+0x892>
   894e4:	4b60      	ldr	r3, [pc, #384]	; (89668 <_svfprintf_r+0x1a00>)
   894e6:	9a2b      	ldr	r2, [sp, #172]	; 0xac
   894e8:	930f      	str	r3, [sp, #60]	; 0x3c
   894ea:	f7fe bfb7 	b.w	8845c <_svfprintf_r+0x7f4>
   894ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   894f0:	990c      	ldr	r1, [sp, #48]	; 0x30
   894f2:	9528      	str	r5, [sp, #160]	; 0xa0
   894f4:	f813 2c01 	ldrb.w	r2, [r3, #-1]
   894f8:	7bc9      	ldrb	r1, [r1, #15]
   894fa:	428a      	cmp	r2, r1
   894fc:	f040 812a 	bne.w	89754 <_svfprintf_r+0x1aec>
   89500:	2030      	movs	r0, #48	; 0x30
   89502:	f803 0c01 	strb.w	r0, [r3, #-1]
   89506:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   89508:	1e5a      	subs	r2, r3, #1
   8950a:	9228      	str	r2, [sp, #160]	; 0xa0
   8950c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
   89510:	4291      	cmp	r1, r2
   89512:	d0f6      	beq.n	89502 <_svfprintf_r+0x189a>
   89514:	2a39      	cmp	r2, #57	; 0x39
   89516:	bf0b      	itete	eq
   89518:	9a0c      	ldreq	r2, [sp, #48]	; 0x30
   8951a:	3201      	addne	r2, #1
   8951c:	7a92      	ldrbeq	r2, [r2, #10]
   8951e:	b2d2      	uxtbne	r2, r2
   89520:	f803 2c01 	strb.w	r2, [r3, #-1]
   89524:	e7a2      	b.n	8946c <_svfprintf_r+0x1804>
   89526:	4648      	mov	r0, r9
   89528:	1c59      	adds	r1, r3, #1
   8952a:	f002 fe13 	bl	8c154 <_malloc_r>
   8952e:	4607      	mov	r7, r0
   89530:	2800      	cmp	r0, #0
   89532:	f000 811d 	beq.w	89770 <_svfprintf_r+0x1b08>
   89536:	900d      	str	r0, [sp, #52]	; 0x34
   89538:	e706      	b.n	89348 <_svfprintf_r+0x16e0>
   8953a:	2330      	movs	r3, #48	; 0x30
   8953c:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
   89540:	2378      	movs	r3, #120	; 0x78
   89542:	e6f5      	b.n	89330 <_svfprintf_r+0x16c8>
   89544:	9b07      	ldr	r3, [sp, #28]
   89546:	9308      	str	r3, [sp, #32]
   89548:	f7ff b894 	b.w	88674 <_svfprintf_r+0xa0c>
   8954c:	464a      	mov	r2, r9
   8954e:	46d1      	mov	r9, sl
   89550:	4692      	mov	sl, r2
   89552:	9f09      	ldr	r7, [sp, #36]	; 0x24
   89554:	3301      	adds	r3, #1
   89556:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   89558:	442c      	add	r4, r5
   8955a:	2b07      	cmp	r3, #7
   8955c:	e9cd 342b 	strd	r3, r4, [sp, #172]	; 0xac
   89560:	e9c8 2500 	strd	r2, r5, [r8]
   89564:	f77f a8b8 	ble.w	886d8 <_svfprintf_r+0xa70>
   89568:	4651      	mov	r1, sl
   8956a:	4648      	mov	r0, r9
   8956c:	aa2a      	add	r2, sp, #168	; 0xa8
   8956e:	f003 ffc9 	bl	8d504 <__ssprint_r>
   89572:	2800      	cmp	r0, #0
   89574:	f47e afc0 	bne.w	884f8 <_svfprintf_r+0x890>
   89578:	e9dd 342b 	ldrd	r3, r4, [sp, #172]	; 0xac
   8957c:	f10d 08b4 	add.w	r8, sp, #180	; 0xb4
   89580:	f7ff b8ac 	b.w	886dc <_svfprintf_r+0xa74>
   89584:	2b00      	cmp	r3, #0
   89586:	bf08      	it	eq
   89588:	2301      	moveq	r3, #1
   8958a:	9309      	str	r3, [sp, #36]	; 0x24
   8958c:	9b07      	ldr	r3, [sp, #28]
   8958e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   89592:	9312      	str	r3, [sp, #72]	; 0x48
   89594:	9b15      	ldr	r3, [sp, #84]	; 0x54
   89596:	2b00      	cmp	r3, #0
   89598:	930c      	str	r3, [sp, #48]	; 0x30
   8959a:	f2c0 80bd 	blt.w	89718 <_svfprintf_r+0x1ab0>
   8959e:	2402      	movs	r4, #2
   895a0:	9d09      	ldr	r5, [sp, #36]	; 0x24
   895a2:	a828      	add	r0, sp, #160	; 0xa0
   895a4:	aa25      	add	r2, sp, #148	; 0x94
   895a6:	ab24      	add	r3, sp, #144	; 0x90
   895a8:	e9cd 2003 	strd	r2, r0, [sp, #12]
   895ac:	e9cd 4500 	strd	r4, r5, [sp]
   895b0:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
   895b4:	9302      	str	r3, [sp, #8]
   895b6:	4622      	mov	r2, r4
   895b8:	462b      	mov	r3, r5
   895ba:	4648      	mov	r0, r9
   895bc:	911e      	str	r1, [sp, #120]	; 0x78
   895be:	f001 f91b 	bl	8a7f8 <_dtoa_r>
   895c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   895c4:	4607      	mov	r7, r0
   895c6:	930f      	str	r3, [sp, #60]	; 0x3c
   895c8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   895ca:	940c      	str	r4, [sp, #48]	; 0x30
   895cc:	930d      	str	r3, [sp, #52]	; 0x34
   895ce:	e64a      	b.n	89266 <_svfprintf_r+0x15fe>
   895d0:	2300      	movs	r3, #0
   895d2:	930d      	str	r3, [sp, #52]	; 0x34
   895d4:	e753      	b.n	8947e <_svfprintf_r+0x1816>
   895d6:	2667      	movs	r6, #103	; 0x67
   895d8:	991a      	ldr	r1, [sp, #104]	; 0x68
   895da:	780b      	ldrb	r3, [r1, #0]
   895dc:	2bff      	cmp	r3, #255	; 0xff
   895de:	f000 80de 	beq.w	8979e <_svfprintf_r+0x1b36>
   895e2:	2400      	movs	r4, #0
   895e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
   895e6:	4620      	mov	r0, r4
   895e8:	e003      	b.n	895f2 <_svfprintf_r+0x198a>
   895ea:	3001      	adds	r0, #1
   895ec:	3101      	adds	r1, #1
   895ee:	2bff      	cmp	r3, #255	; 0xff
   895f0:	d008      	beq.n	89604 <_svfprintf_r+0x199c>
   895f2:	4293      	cmp	r3, r2
   895f4:	da06      	bge.n	89604 <_svfprintf_r+0x199c>
   895f6:	1ad2      	subs	r2, r2, r3
   895f8:	784b      	ldrb	r3, [r1, #1]
   895fa:	2b00      	cmp	r3, #0
   895fc:	d1f5      	bne.n	895ea <_svfprintf_r+0x1982>
   895fe:	780b      	ldrb	r3, [r1, #0]
   89600:	3401      	adds	r4, #1
   89602:	e7f4      	b.n	895ee <_svfprintf_r+0x1986>
   89604:	911a      	str	r1, [sp, #104]	; 0x68
   89606:	9210      	str	r2, [sp, #64]	; 0x40
   89608:	9016      	str	r0, [sp, #88]	; 0x58
   8960a:	9412      	str	r4, [sp, #72]	; 0x48
   8960c:	9a12      	ldr	r2, [sp, #72]	; 0x48
   8960e:	9b16      	ldr	r3, [sp, #88]	; 0x58
   89610:	990c      	ldr	r1, [sp, #48]	; 0x30
   89612:	4413      	add	r3, r2
   89614:	9a1d      	ldr	r2, [sp, #116]	; 0x74
   89616:	fb02 1303 	mla	r3, r2, r3, r1
   8961a:	930c      	str	r3, [sp, #48]	; 0x30
   8961c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   89620:	9308      	str	r3, [sp, #32]
   89622:	f7ff bab6 	b.w	88b92 <_svfprintf_r+0xf2a>
   89626:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   89628:	2666      	movs	r6, #102	; 0x66
   8962a:	18d3      	adds	r3, r2, r3
   8962c:	4419      	add	r1, r3
   8962e:	910c      	str	r1, [sp, #48]	; 0x30
   89630:	e662      	b.n	892f8 <_svfprintf_r+0x1690>
   89632:	f106 020f 	add.w	r2, r6, #15
   89636:	2101      	movs	r1, #1
   89638:	b2d2      	uxtb	r2, r2
   8963a:	f7ff ba4f 	b.w	88adc <_svfprintf_r+0xe74>
   8963e:	2900      	cmp	r1, #0
   89640:	d167      	bne.n	89712 <_svfprintf_r+0x1aaa>
   89642:	2230      	movs	r2, #48	; 0x30
   89644:	f88d 209a 	strb.w	r2, [sp, #154]	; 0x9a
   89648:	f10d 029b 	add.w	r2, sp, #155	; 0x9b
   8964c:	3330      	adds	r3, #48	; 0x30
   8964e:	f802 3b01 	strb.w	r3, [r2], #1
   89652:	ab26      	add	r3, sp, #152	; 0x98
   89654:	1ad3      	subs	r3, r2, r3
   89656:	931b      	str	r3, [sp, #108]	; 0x6c
   89658:	f7ff ba83 	b.w	88b62 <_svfprintf_r+0xefa>
   8965c:	0008e69c 	.word	0x0008e69c
   89660:	40300000 	.word	0x40300000
   89664:	3fe00000 	.word	0x3fe00000
   89668:	0008e6cc 	.word	0x0008e6cc
   8966c:	aa24      	add	r2, sp, #144	; 0x90
   8966e:	980c      	ldr	r0, [sp, #48]	; 0x30
   89670:	990f      	ldr	r1, [sp, #60]	; 0x3c
   89672:	f003 fe55 	bl	8d320 <frexp>
   89676:	2200      	movs	r2, #0
   89678:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
   8967c:	f004 fbdc 	bl	8de38 <__aeabi_dmul>
   89680:	4604      	mov	r4, r0
   89682:	460d      	mov	r5, r1
   89684:	2200      	movs	r2, #0
   89686:	2300      	movs	r3, #0
   89688:	e9cd 4510 	strd	r4, r5, [sp, #64]	; 0x40
   8968c:	f004 fe3c 	bl	8e308 <__aeabi_dcmpeq>
   89690:	b108      	cbz	r0, 89696 <_svfprintf_r+0x1a2e>
   89692:	2301      	movs	r3, #1
   89694:	9324      	str	r3, [sp, #144]	; 0x90
   89696:	4b44      	ldr	r3, [pc, #272]	; (897a8 <_svfprintf_r+0x1b40>)
   89698:	930c      	str	r3, [sp, #48]	; 0x30
   8969a:	e684      	b.n	893a6 <_svfprintf_r+0x173e>
   8969c:	2667      	movs	r6, #103	; 0x67
   8969e:	e62e      	b.n	892fe <_svfprintf_r+0x1696>
   896a0:	f8ba 300c 	ldrh.w	r3, [sl, #12]
   896a4:	f7fe bcb9 	b.w	8801a <_svfprintf_r+0x3b2>
   896a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
   896aa:	930c      	str	r3, [sp, #48]	; 0x30
   896ac:	e57c      	b.n	891a8 <_svfprintf_r+0x1540>
   896ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
   896b0:	2003      	movs	r0, #3
   896b2:	2b00      	cmp	r3, #0
   896b4:	bfb8      	it	lt
   896b6:	232d      	movlt	r3, #45	; 0x2d
   896b8:	f04f 0100 	mov.w	r1, #0
   896bc:	bfba      	itte	lt
   896be:	461a      	movlt	r2, r3
   896c0:	f88d 308b 	strblt.w	r3, [sp, #139]	; 0x8b
   896c4:	f89d 208b 	ldrbge.w	r2, [sp, #139]	; 0x8b
   896c8:	4f38      	ldr	r7, [pc, #224]	; (897ac <_svfprintf_r+0x1b44>)
   896ca:	4b39      	ldr	r3, [pc, #228]	; (897b0 <_svfprintf_r+0x1b48>)
   896cc:	9008      	str	r0, [sp, #32]
   896ce:	910d      	str	r1, [sp, #52]	; 0x34
   896d0:	f7fe bce2 	b.w	88098 <_svfprintf_r+0x430>
   896d4:	f1c3 0301 	rsb	r3, r3, #1
   896d8:	441a      	add	r2, r3
   896da:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   896de:	2667      	movs	r6, #103	; 0x67
   896e0:	920c      	str	r2, [sp, #48]	; 0x30
   896e2:	9308      	str	r3, [sp, #32]
   896e4:	e56c      	b.n	891c0 <_svfprintf_r+0x1558>
   896e6:	2200      	movs	r2, #0
   896e8:	2300      	movs	r3, #0
   896ea:	980c      	ldr	r0, [sp, #48]	; 0x30
   896ec:	990f      	ldr	r1, [sp, #60]	; 0x3c
   896ee:	f004 fe0b 	bl	8e308 <__aeabi_dcmpeq>
   896f2:	2800      	cmp	r0, #0
   896f4:	f47f addb 	bne.w	892ae <_svfprintf_r+0x1646>
   896f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   896fa:	f1c3 0301 	rsb	r3, r3, #1
   896fe:	9324      	str	r3, [sp, #144]	; 0x90
   89700:	e5d6      	b.n	892b0 <_svfprintf_r+0x1648>
   89702:	992b      	ldr	r1, [sp, #172]	; 0xac
   89704:	f7ff bb59 	b.w	88dba <_svfprintf_r+0x1152>
   89708:	07e9      	lsls	r1, r5, #31
   8970a:	f57f aa35 	bpl.w	88b78 <_svfprintf_r+0xf10>
   8970e:	f7ff ba2f 	b.w	88b70 <_svfprintf_r+0xf08>
   89712:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
   89716:	e799      	b.n	8964c <_svfprintf_r+0x19e4>
   89718:	900d      	str	r0, [sp, #52]	; 0x34
   8971a:	e6b0      	b.n	8947e <_svfprintf_r+0x1816>
   8971c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   8971e:	f005 0501 	and.w	r5, r5, #1
   89722:	4613      	mov	r3, r2
   89724:	432b      	orrs	r3, r5
   89726:	d104      	bne.n	89732 <_svfprintf_r+0x1aca>
   89728:	2301      	movs	r3, #1
   8972a:	2666      	movs	r6, #102	; 0x66
   8972c:	9308      	str	r3, [sp, #32]
   8972e:	930c      	str	r3, [sp, #48]	; 0x30
   89730:	e546      	b.n	891c0 <_svfprintf_r+0x1558>
   89732:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   89734:	2666      	movs	r6, #102	; 0x66
   89736:	3301      	adds	r3, #1
   89738:	441a      	add	r2, r3
   8973a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   8973e:	920c      	str	r2, [sp, #48]	; 0x30
   89740:	9308      	str	r3, [sp, #32]
   89742:	e53d      	b.n	891c0 <_svfprintf_r+0x1558>
   89744:	4b1b      	ldr	r3, [pc, #108]	; (897b4 <_svfprintf_r+0x1b4c>)
   89746:	930f      	str	r3, [sp, #60]	; 0x3c
   89748:	f7ff bbe9 	b.w	88f1e <_svfprintf_r+0x12b6>
   8974c:	4a19      	ldr	r2, [pc, #100]	; (897b4 <_svfprintf_r+0x1b4c>)
   8974e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   89750:	920f      	str	r2, [sp, #60]	; 0x3c
   89752:	e4b1      	b.n	890b8 <_svfprintf_r+0x1450>
   89754:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   89756:	e6dd      	b.n	89514 <_svfprintf_r+0x18ac>
   89758:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8975a:	f89b 6001 	ldrb.w	r6, [fp, #1]
   8975e:	f853 0b04 	ldr.w	r0, [r3], #4
   89762:	4693      	mov	fp, r2
   89764:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
   89768:	9009      	str	r0, [sp, #36]	; 0x24
   8976a:	930e      	str	r3, [sp, #56]	; 0x38
   8976c:	f7fe bac7 	b.w	87cfe <_svfprintf_r+0x96>
   89770:	f8ba 300c 	ldrh.w	r3, [sl, #12]
   89774:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   89778:	f8aa 300c 	strh.w	r3, [sl, #12]
   8977c:	f7fe bc4d 	b.w	8801a <_svfprintf_r+0x3b2>
   89780:	4a0c      	ldr	r2, [pc, #48]	; (897b4 <_svfprintf_r+0x1b4c>)
   89782:	920f      	str	r2, [sp, #60]	; 0x3c
   89784:	e6e6      	b.n	89554 <_svfprintf_r+0x18ec>
   89786:	230c      	movs	r3, #12
   89788:	f04f 32ff 	mov.w	r2, #4294967295
   8978c:	f8c9 3000 	str.w	r3, [r9]
   89790:	920a      	str	r2, [sp, #40]	; 0x28
   89792:	f7fe bc49 	b.w	88028 <_svfprintf_r+0x3c0>
   89796:	2302      	movs	r3, #2
   89798:	931b      	str	r3, [sp, #108]	; 0x6c
   8979a:	f7ff b9e2 	b.w	88b62 <_svfprintf_r+0xefa>
   8979e:	2300      	movs	r3, #0
   897a0:	9312      	str	r3, [sp, #72]	; 0x48
   897a2:	9316      	str	r3, [sp, #88]	; 0x58
   897a4:	e732      	b.n	8960c <_svfprintf_r+0x19a4>
   897a6:	bf00      	nop
   897a8:	0008e688 	.word	0x0008e688
   897ac:	0008e680 	.word	0x0008e680
   897b0:	0008e684 	.word	0x0008e684
   897b4:	0008e6cc 	.word	0x0008e6cc

000897b8 <__sprint_r.part.0>:
   897b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   897bc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   897be:	4690      	mov	r8, r2
   897c0:	049c      	lsls	r4, r3, #18
   897c2:	d52d      	bpl.n	89820 <__sprint_r.part.0+0x68>
   897c4:	6893      	ldr	r3, [r2, #8]
   897c6:	6812      	ldr	r2, [r2, #0]
   897c8:	b343      	cbz	r3, 8981c <__sprint_r.part.0+0x64>
   897ca:	468b      	mov	fp, r1
   897cc:	4606      	mov	r6, r0
   897ce:	f102 0908 	add.w	r9, r2, #8
   897d2:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
   897d6:	ea5f 079a 	movs.w	r7, sl, lsr #2
   897da:	d015      	beq.n	89808 <__sprint_r.part.0+0x50>
   897dc:	2400      	movs	r4, #0
   897de:	3d04      	subs	r5, #4
   897e0:	e001      	b.n	897e6 <__sprint_r.part.0+0x2e>
   897e2:	42a7      	cmp	r7, r4
   897e4:	d00e      	beq.n	89804 <__sprint_r.part.0+0x4c>
   897e6:	465a      	mov	r2, fp
   897e8:	4630      	mov	r0, r6
   897ea:	f855 1f04 	ldr.w	r1, [r5, #4]!
   897ee:	f002 f8fb 	bl	8b9e8 <_fputwc_r>
   897f2:	1c43      	adds	r3, r0, #1
   897f4:	f104 0401 	add.w	r4, r4, #1
   897f8:	d1f3      	bne.n	897e2 <__sprint_r.part.0+0x2a>
   897fa:	2300      	movs	r3, #0
   897fc:	e9c8 3301 	strd	r3, r3, [r8, #4]
   89800:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89804:	f8d8 3008 	ldr.w	r3, [r8, #8]
   89808:	f02a 0a03 	bic.w	sl, sl, #3
   8980c:	eba3 030a 	sub.w	r3, r3, sl
   89810:	f8c8 3008 	str.w	r3, [r8, #8]
   89814:	f109 0908 	add.w	r9, r9, #8
   89818:	2b00      	cmp	r3, #0
   8981a:	d1da      	bne.n	897d2 <__sprint_r.part.0+0x1a>
   8981c:	2000      	movs	r0, #0
   8981e:	e7ec      	b.n	897fa <__sprint_r.part.0+0x42>
   89820:	f002 fa6c 	bl	8bcfc <__sfvwrite_r>
   89824:	2300      	movs	r3, #0
   89826:	e9c8 3301 	strd	r3, r3, [r8, #4]
   8982a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8982e:	bf00      	nop

00089830 <_vfiprintf_r>:
   89830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   89834:	b0bb      	sub	sp, #236	; 0xec
   89836:	461c      	mov	r4, r3
   89838:	4689      	mov	r9, r1
   8983a:	4690      	mov	r8, r2
   8983c:	e9cd 3004 	strd	r3, r0, [sp, #16]
   89840:	b118      	cbz	r0, 8984a <_vfiprintf_r+0x1a>
   89842:	6b83      	ldr	r3, [r0, #56]	; 0x38
   89844:	2b00      	cmp	r3, #0
   89846:	f000 827a 	beq.w	89d3e <_vfiprintf_r+0x50e>
   8984a:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
   8984e:	f9b9 100c 	ldrsh.w	r1, [r9, #12]
   89852:	07de      	lsls	r6, r3, #31
   89854:	b28a      	uxth	r2, r1
   89856:	d402      	bmi.n	8985e <_vfiprintf_r+0x2e>
   89858:	058d      	lsls	r5, r1, #22
   8985a:	f140 851a 	bpl.w	8a292 <_vfiprintf_r+0xa62>
   8985e:	0490      	lsls	r0, r2, #18
   89860:	d40a      	bmi.n	89878 <_vfiprintf_r+0x48>
   89862:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
   89866:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
   8986a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8986e:	f8a9 200c 	strh.w	r2, [r9, #12]
   89872:	f8c9 3064 	str.w	r3, [r9, #100]	; 0x64
   89876:	b292      	uxth	r2, r2
   89878:	0711      	lsls	r1, r2, #28
   8987a:	f140 80f6 	bpl.w	89a6a <_vfiprintf_r+0x23a>
   8987e:	f8d9 3010 	ldr.w	r3, [r9, #16]
   89882:	2b00      	cmp	r3, #0
   89884:	f000 80f1 	beq.w	89a6a <_vfiprintf_r+0x23a>
   89888:	f002 031a 	and.w	r3, r2, #26
   8988c:	2b0a      	cmp	r3, #10
   8988e:	f000 80fa 	beq.w	89a86 <_vfiprintf_r+0x256>
   89892:	2300      	movs	r3, #0
   89894:	46cb      	mov	fp, r9
   89896:	e9cd 3308 	strd	r3, r3, [sp, #32]
   8989a:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
   8989e:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
   898a2:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   898a6:	9303      	str	r3, [sp, #12]
   898a8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
   898ac:	f898 3000 	ldrb.w	r3, [r8]
   898b0:	2b00      	cmp	r3, #0
   898b2:	f000 81ed 	beq.w	89c90 <_vfiprintf_r+0x460>
   898b6:	4644      	mov	r4, r8
   898b8:	e004      	b.n	898c4 <_vfiprintf_r+0x94>
   898ba:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   898be:	2b00      	cmp	r3, #0
   898c0:	f000 8127 	beq.w	89b12 <_vfiprintf_r+0x2e2>
   898c4:	2b25      	cmp	r3, #37	; 0x25
   898c6:	d1f8      	bne.n	898ba <_vfiprintf_r+0x8a>
   898c8:	ebb4 0508 	subs.w	r5, r4, r8
   898cc:	f040 8125 	bne.w	89b1a <_vfiprintf_r+0x2ea>
   898d0:	7823      	ldrb	r3, [r4, #0]
   898d2:	2b00      	cmp	r3, #0
   898d4:	f000 81dc 	beq.w	89c90 <_vfiprintf_r+0x460>
   898d8:	f04f 0200 	mov.w	r2, #0
   898dc:	2300      	movs	r3, #0
   898de:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
   898e2:	f04f 32ff 	mov.w	r2, #4294967295
   898e6:	252b      	movs	r5, #43	; 0x2b
   898e8:	461f      	mov	r7, r3
   898ea:	9302      	str	r3, [sp, #8]
   898ec:	7863      	ldrb	r3, [r4, #1]
   898ee:	f104 0801 	add.w	r8, r4, #1
   898f2:	9200      	str	r2, [sp, #0]
   898f4:	f108 0801 	add.w	r8, r8, #1
   898f8:	f1a3 0220 	sub.w	r2, r3, #32
   898fc:	2a5a      	cmp	r2, #90	; 0x5a
   898fe:	f200 8141 	bhi.w	89b84 <_vfiprintf_r+0x354>
   89902:	e8df f012 	tbh	[pc, r2, lsl #1]
   89906:	0272      	.short	0x0272
   89908:	013f013f 	.word	0x013f013f
   8990c:	013f026d 	.word	0x013f026d
   89910:	013f013f 	.word	0x013f013f
   89914:	013f024b 	.word	0x013f024b
   89918:	006a013f 	.word	0x006a013f
   8991c:	013f0227 	.word	0x013f0227
   89920:	02310222 	.word	0x02310222
   89924:	022c013f 	.word	0x022c013f
   89928:	005b005b 	.word	0x005b005b
   8992c:	005b005b 	.word	0x005b005b
   89930:	005b005b 	.word	0x005b005b
   89934:	005b005b 	.word	0x005b005b
   89938:	013f005b 	.word	0x013f005b
   8993c:	013f013f 	.word	0x013f013f
   89940:	013f013f 	.word	0x013f013f
   89944:	013f013f 	.word	0x013f013f
   89948:	013f013f 	.word	0x013f013f
   8994c:	007a020e 	.word	0x007a020e
   89950:	013f013f 	.word	0x013f013f
   89954:	013f013f 	.word	0x013f013f
   89958:	013f013f 	.word	0x013f013f
   8995c:	013f013f 	.word	0x013f013f
   89960:	013f013f 	.word	0x013f013f
   89964:	013f00d7 	.word	0x013f00d7
   89968:	013f013f 	.word	0x013f013f
   8996c:	013f01f2 	.word	0x013f01f2
   89970:	013f0297 	.word	0x013f0297
   89974:	0500013f 	.word	0x0500013f
   89978:	013f013f 	.word	0x013f013f
   8997c:	013f013f 	.word	0x013f013f
   89980:	013f013f 	.word	0x013f013f
   89984:	013f013f 	.word	0x013f013f
   89988:	013f013f 	.word	0x013f013f
   8998c:	007c020e 	.word	0x007c020e
   89990:	013f013f 	.word	0x013f013f
   89994:	028a013f 	.word	0x028a013f
   89998:	0075007c 	.word	0x0075007c
   8999c:	027d013f 	.word	0x027d013f
   899a0:	02b6013f 	.word	0x02b6013f
   899a4:	02a600d9 	.word	0x02a600d9
   899a8:	013f0075 	.word	0x013f0075
   899ac:	007201f2 	.word	0x007201f2
   899b0:	013f04fe 	.word	0x013f04fe
   899b4:	051c013f 	.word	0x051c013f
   899b8:	0072013f 	.word	0x0072013f
   899bc:	2100      	movs	r1, #0
   899be:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   899c2:	f818 3b01 	ldrb.w	r3, [r8], #1
   899c6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   899ca:	eb02 0141 	add.w	r1, r2, r1, lsl #1
   899ce:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   899d2:	2a09      	cmp	r2, #9
   899d4:	d9f5      	bls.n	899c2 <_vfiprintf_r+0x192>
   899d6:	9102      	str	r1, [sp, #8]
   899d8:	e78e      	b.n	898f8 <_vfiprintf_r+0xc8>
   899da:	9b04      	ldr	r3, [sp, #16]
   899dc:	f853 2b04 	ldr.w	r2, [r3], #4
   899e0:	2a00      	cmp	r2, #0
   899e2:	9202      	str	r2, [sp, #8]
   899e4:	9304      	str	r3, [sp, #16]
   899e6:	f2c0 81ad 	blt.w	89d44 <_vfiprintf_r+0x514>
   899ea:	f898 3000 	ldrb.w	r3, [r8]
   899ee:	e781      	b.n	898f4 <_vfiprintf_r+0xc4>
   899f0:	f898 3000 	ldrb.w	r3, [r8]
   899f4:	f047 0720 	orr.w	r7, r7, #32
   899f8:	e77c      	b.n	898f4 <_vfiprintf_r+0xc4>
   899fa:	f047 0710 	orr.w	r7, r7, #16
   899fe:	06bc      	lsls	r4, r7, #26
   89a00:	f140 8158 	bpl.w	89cb4 <_vfiprintf_r+0x484>
   89a04:	9c04      	ldr	r4, [sp, #16]
   89a06:	3407      	adds	r4, #7
   89a08:	f024 0307 	bic.w	r3, r4, #7
   89a0c:	4619      	mov	r1, r3
   89a0e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
   89a12:	4614      	mov	r4, r2
   89a14:	461d      	mov	r5, r3
   89a16:	9104      	str	r1, [sp, #16]
   89a18:	2a00      	cmp	r2, #0
   89a1a:	f173 0300 	sbcs.w	r3, r3, #0
   89a1e:	f2c0 841e 	blt.w	8a25e <_vfiprintf_r+0xa2e>
   89a22:	9b00      	ldr	r3, [sp, #0]
   89a24:	3301      	adds	r3, #1
   89a26:	f000 84f0 	beq.w	8a40a <_vfiprintf_r+0xbda>
   89a2a:	ea54 0305 	orrs.w	r3, r4, r5
   89a2e:	f027 0980 	bic.w	r9, r7, #128	; 0x80
   89a32:	f000 83fc 	beq.w	8a22e <_vfiprintf_r+0x9fe>
   89a36:	2d00      	cmp	r5, #0
   89a38:	bf08      	it	eq
   89a3a:	2c0a      	cmpeq	r4, #10
   89a3c:	f080 84a9 	bcs.w	8a392 <_vfiprintf_r+0xb62>
   89a40:	2301      	movs	r3, #1
   89a42:	464f      	mov	r7, r9
   89a44:	3430      	adds	r4, #48	; 0x30
   89a46:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
   89a4a:	9301      	str	r3, [sp, #4]
   89a4c:	f10d 06e7 	add.w	r6, sp, #231	; 0xe7
   89a50:	e9dd 2100 	ldrd	r2, r1, [sp]
   89a54:	428a      	cmp	r2, r1
   89a56:	bfb8      	it	lt
   89a58:	460a      	movlt	r2, r1
   89a5a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
   89a5e:	4615      	mov	r5, r2
   89a60:	2b00      	cmp	r3, #0
   89a62:	f000 809d 	beq.w	89ba0 <_vfiprintf_r+0x370>
   89a66:	3501      	adds	r5, #1
   89a68:	e09a      	b.n	89ba0 <_vfiprintf_r+0x370>
   89a6a:	4649      	mov	r1, r9
   89a6c:	9805      	ldr	r0, [sp, #20]
   89a6e:	f000 fdb9 	bl	8a5e4 <__swsetup_r>
   89a72:	2800      	cmp	r0, #0
   89a74:	f040 854a 	bne.w	8a50c <_vfiprintf_r+0xcdc>
   89a78:	f8b9 200c 	ldrh.w	r2, [r9, #12]
   89a7c:	f002 031a 	and.w	r3, r2, #26
   89a80:	2b0a      	cmp	r3, #10
   89a82:	f47f af06 	bne.w	89892 <_vfiprintf_r+0x62>
   89a86:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
   89a8a:	2b00      	cmp	r3, #0
   89a8c:	f6ff af01 	blt.w	89892 <_vfiprintf_r+0x62>
   89a90:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
   89a94:	07de      	lsls	r6, r3, #31
   89a96:	d402      	bmi.n	89a9e <_vfiprintf_r+0x26e>
   89a98:	0595      	lsls	r5, r2, #22
   89a9a:	f140 850e 	bpl.w	8a4ba <_vfiprintf_r+0xc8a>
   89a9e:	4623      	mov	r3, r4
   89aa0:	4642      	mov	r2, r8
   89aa2:	4649      	mov	r1, r9
   89aa4:	9805      	ldr	r0, [sp, #20]
   89aa6:	f000 fd59 	bl	8a55c <__sbprintf>
   89aaa:	9003      	str	r0, [sp, #12]
   89aac:	9803      	ldr	r0, [sp, #12]
   89aae:	b03b      	add	sp, #236	; 0xec
   89ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89ab4:	f047 0710 	orr.w	r7, r7, #16
   89ab8:	06b8      	lsls	r0, r7, #26
   89aba:	9c04      	ldr	r4, [sp, #16]
   89abc:	f140 8109 	bpl.w	89cd2 <_vfiprintf_r+0x4a2>
   89ac0:	3407      	adds	r4, #7
   89ac2:	f024 0307 	bic.w	r3, r4, #7
   89ac6:	e8f3 4502 	ldrd	r4, r5, [r3], #8
   89aca:	9304      	str	r3, [sp, #16]
   89acc:	2300      	movs	r3, #0
   89ace:	f427 6980 	bic.w	r9, r7, #1024	; 0x400
   89ad2:	f04f 0200 	mov.w	r2, #0
   89ad6:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
   89ada:	9a00      	ldr	r2, [sp, #0]
   89adc:	4611      	mov	r1, r2
   89ade:	3101      	adds	r1, #1
   89ae0:	f000 81db 	beq.w	89e9a <_vfiprintf_r+0x66a>
   89ae4:	ea54 0105 	orrs.w	r1, r4, r5
   89ae8:	f029 0780 	bic.w	r7, r9, #128	; 0x80
   89aec:	f040 81d4 	bne.w	89e98 <_vfiprintf_r+0x668>
   89af0:	2a00      	cmp	r2, #0
   89af2:	f040 848d 	bne.w	8a410 <_vfiprintf_r+0xbe0>
   89af6:	2b00      	cmp	r3, #0
   89af8:	f040 839e 	bne.w	8a238 <_vfiprintf_r+0xa08>
   89afc:	f019 0301 	ands.w	r3, r9, #1
   89b00:	9301      	str	r3, [sp, #4]
   89b02:	f000 83c3 	beq.w	8a28c <_vfiprintf_r+0xa5c>
   89b06:	2330      	movs	r3, #48	; 0x30
   89b08:	f10d 06e7 	add.w	r6, sp, #231	; 0xe7
   89b0c:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
   89b10:	e79e      	b.n	89a50 <_vfiprintf_r+0x220>
   89b12:	ebb4 0508 	subs.w	r5, r4, r8
   89b16:	f000 80bb 	beq.w	89c90 <_vfiprintf_r+0x460>
   89b1a:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
   89b1e:	3301      	adds	r3, #1
   89b20:	442a      	add	r2, r5
   89b22:	2b07      	cmp	r3, #7
   89b24:	e9ca 8500 	strd	r8, r5, [sl]
   89b28:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
   89b2c:	dc06      	bgt.n	89b3c <_vfiprintf_r+0x30c>
   89b2e:	f10a 0a08 	add.w	sl, sl, #8
   89b32:	9a03      	ldr	r2, [sp, #12]
   89b34:	7823      	ldrb	r3, [r4, #0]
   89b36:	442a      	add	r2, r5
   89b38:	9203      	str	r2, [sp, #12]
   89b3a:	e6ca      	b.n	898d2 <_vfiprintf_r+0xa2>
   89b3c:	2a00      	cmp	r2, #0
   89b3e:	f000 8372 	beq.w	8a226 <_vfiprintf_r+0x9f6>
   89b42:	4659      	mov	r1, fp
   89b44:	9805      	ldr	r0, [sp, #20]
   89b46:	aa0e      	add	r2, sp, #56	; 0x38
   89b48:	f7ff fe36 	bl	897b8 <__sprint_r.part.0>
   89b4c:	b950      	cbnz	r0, 89b64 <_vfiprintf_r+0x334>
   89b4e:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   89b52:	e7ee      	b.n	89b32 <_vfiprintf_r+0x302>
   89b54:	4659      	mov	r1, fp
   89b56:	9805      	ldr	r0, [sp, #20]
   89b58:	aa0e      	add	r2, sp, #56	; 0x38
   89b5a:	f7ff fe2d 	bl	897b8 <__sprint_r.part.0>
   89b5e:	2800      	cmp	r0, #0
   89b60:	f000 808d 	beq.w	89c7e <_vfiprintf_r+0x44e>
   89b64:	46d9      	mov	r9, fp
   89b66:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
   89b6a:	f013 0f01 	tst.w	r3, #1
   89b6e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
   89b72:	f000 8095 	beq.w	89ca0 <_vfiprintf_r+0x470>
   89b76:	065b      	lsls	r3, r3, #25
   89b78:	f100 84d4 	bmi.w	8a524 <_vfiprintf_r+0xcf4>
   89b7c:	9803      	ldr	r0, [sp, #12]
   89b7e:	b03b      	add	sp, #236	; 0xec
   89b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   89b84:	2b00      	cmp	r3, #0
   89b86:	f000 8083 	beq.w	89c90 <_vfiprintf_r+0x460>
   89b8a:	2501      	movs	r5, #1
   89b8c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
   89b90:	f04f 0300 	mov.w	r3, #0
   89b94:	9501      	str	r5, [sp, #4]
   89b96:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
   89b9a:	ae21      	add	r6, sp, #132	; 0x84
   89b9c:	2300      	movs	r3, #0
   89b9e:	9300      	str	r3, [sp, #0]
   89ba0:	f017 0302 	ands.w	r3, r7, #2
   89ba4:	9307      	str	r3, [sp, #28]
   89ba6:	bf18      	it	ne
   89ba8:	3502      	addne	r5, #2
   89baa:	f017 0384 	ands.w	r3, r7, #132	; 0x84
   89bae:	9306      	str	r3, [sp, #24]
   89bb0:	d104      	bne.n	89bbc <_vfiprintf_r+0x38c>
   89bb2:	9b02      	ldr	r3, [sp, #8]
   89bb4:	1b5c      	subs	r4, r3, r5
   89bb6:	2c00      	cmp	r4, #0
   89bb8:	f300 8274 	bgt.w	8a0a4 <_vfiprintf_r+0x874>
   89bbc:	e9dd 120f 	ldrd	r1, r2, [sp, #60]	; 0x3c
   89bc0:	1c48      	adds	r0, r1, #1
   89bc2:	f89d 4033 	ldrb.w	r4, [sp, #51]	; 0x33
   89bc6:	b174      	cbz	r4, 89be6 <_vfiprintf_r+0x3b6>
   89bc8:	2101      	movs	r1, #1
   89bca:	f10d 0433 	add.w	r4, sp, #51	; 0x33
   89bce:	440a      	add	r2, r1
   89bd0:	2807      	cmp	r0, #7
   89bd2:	e9cd 020f 	strd	r0, r2, [sp, #60]	; 0x3c
   89bd6:	e9ca 4100 	strd	r4, r1, [sl]
   89bda:	f300 8246 	bgt.w	8a06a <_vfiprintf_r+0x83a>
   89bde:	4601      	mov	r1, r0
   89be0:	f10a 0a08 	add.w	sl, sl, #8
   89be4:	3001      	adds	r0, #1
   89be6:	9b07      	ldr	r3, [sp, #28]
   89be8:	b1c3      	cbz	r3, 89c1c <_vfiprintf_r+0x3ec>
   89bea:	2102      	movs	r1, #2
   89bec:	ab0d      	add	r3, sp, #52	; 0x34
   89bee:	440a      	add	r2, r1
   89bf0:	2807      	cmp	r0, #7
   89bf2:	e9cd 020f 	strd	r0, r2, [sp, #60]	; 0x3c
   89bf6:	e9ca 3100 	strd	r3, r1, [sl]
   89bfa:	f340 824e 	ble.w	8a09a <_vfiprintf_r+0x86a>
   89bfe:	2a00      	cmp	r2, #0
   89c00:	f000 830c 	beq.w	8a21c <_vfiprintf_r+0x9ec>
   89c04:	4659      	mov	r1, fp
   89c06:	9805      	ldr	r0, [sp, #20]
   89c08:	aa0e      	add	r2, sp, #56	; 0x38
   89c0a:	f7ff fdd5 	bl	897b8 <__sprint_r.part.0>
   89c0e:	2800      	cmp	r0, #0
   89c10:	d1a8      	bne.n	89b64 <_vfiprintf_r+0x334>
   89c12:	e9dd 120f 	ldrd	r1, r2, [sp, #60]	; 0x3c
   89c16:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   89c1a:	1c48      	adds	r0, r1, #1
   89c1c:	9b06      	ldr	r3, [sp, #24]
   89c1e:	2b80      	cmp	r3, #128	; 0x80
   89c20:	f000 817e 	beq.w	89f20 <_vfiprintf_r+0x6f0>
   89c24:	e9dd 3400 	ldrd	r3, r4, [sp]
   89c28:	1b1c      	subs	r4, r3, r4
   89c2a:	2c00      	cmp	r4, #0
   89c2c:	f300 81d3 	bgt.w	89fd6 <_vfiprintf_r+0x7a6>
   89c30:	9b01      	ldr	r3, [sp, #4]
   89c32:	2807      	cmp	r0, #7
   89c34:	441a      	add	r2, r3
   89c36:	e9ca 6300 	strd	r6, r3, [sl]
   89c3a:	9210      	str	r2, [sp, #64]	; 0x40
   89c3c:	900f      	str	r0, [sp, #60]	; 0x3c
   89c3e:	f340 816c 	ble.w	89f1a <_vfiprintf_r+0x6ea>
   89c42:	2a00      	cmp	r2, #0
   89c44:	f000 8276 	beq.w	8a134 <_vfiprintf_r+0x904>
   89c48:	4659      	mov	r1, fp
   89c4a:	9805      	ldr	r0, [sp, #20]
   89c4c:	aa0e      	add	r2, sp, #56	; 0x38
   89c4e:	f7ff fdb3 	bl	897b8 <__sprint_r.part.0>
   89c52:	2800      	cmp	r0, #0
   89c54:	d186      	bne.n	89b64 <_vfiprintf_r+0x334>
   89c56:	9a10      	ldr	r2, [sp, #64]	; 0x40
   89c58:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   89c5c:	0779      	lsls	r1, r7, #29
   89c5e:	d504      	bpl.n	89c6a <_vfiprintf_r+0x43a>
   89c60:	9b02      	ldr	r3, [sp, #8]
   89c62:	1b5c      	subs	r4, r3, r5
   89c64:	2c00      	cmp	r4, #0
   89c66:	f300 826e 	bgt.w	8a146 <_vfiprintf_r+0x916>
   89c6a:	e9dd 1302 	ldrd	r1, r3, [sp, #8]
   89c6e:	42a9      	cmp	r1, r5
   89c70:	bfac      	ite	ge
   89c72:	185b      	addge	r3, r3, r1
   89c74:	195b      	addlt	r3, r3, r5
   89c76:	9303      	str	r3, [sp, #12]
   89c78:	2a00      	cmp	r2, #0
   89c7a:	f47f af6b 	bne.w	89b54 <_vfiprintf_r+0x324>
   89c7e:	2300      	movs	r3, #0
   89c80:	930f      	str	r3, [sp, #60]	; 0x3c
   89c82:	f898 3000 	ldrb.w	r3, [r8]
   89c86:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   89c8a:	2b00      	cmp	r3, #0
   89c8c:	f47f ae13 	bne.w	898b6 <_vfiprintf_r+0x86>
   89c90:	9b10      	ldr	r3, [sp, #64]	; 0x40
   89c92:	46d9      	mov	r9, fp
   89c94:	2b00      	cmp	r3, #0
   89c96:	f040 8426 	bne.w	8a4e6 <_vfiprintf_r+0xcb6>
   89c9a:	2300      	movs	r3, #0
   89c9c:	930f      	str	r3, [sp, #60]	; 0x3c
   89c9e:	e762      	b.n	89b66 <_vfiprintf_r+0x336>
   89ca0:	059a      	lsls	r2, r3, #22
   89ca2:	f53f af68 	bmi.w	89b76 <_vfiprintf_r+0x346>
   89ca6:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
   89caa:	f002 f9d1 	bl	8c050 <__retarget_lock_release_recursive>
   89cae:	f8b9 300c 	ldrh.w	r3, [r9, #12]
   89cb2:	e760      	b.n	89b76 <_vfiprintf_r+0x346>
   89cb4:	9b04      	ldr	r3, [sp, #16]
   89cb6:	06f8      	lsls	r0, r7, #27
   89cb8:	f853 4b04 	ldr.w	r4, [r3], #4
   89cbc:	f100 8308 	bmi.w	8a2d0 <_vfiprintf_r+0xaa0>
   89cc0:	0679      	lsls	r1, r7, #25
   89cc2:	f140 8302 	bpl.w	8a2ca <_vfiprintf_r+0xa9a>
   89cc6:	b224      	sxth	r4, r4
   89cc8:	17e5      	asrs	r5, r4, #31
   89cca:	9304      	str	r3, [sp, #16]
   89ccc:	4622      	mov	r2, r4
   89cce:	462b      	mov	r3, r5
   89cd0:	e6a2      	b.n	89a18 <_vfiprintf_r+0x1e8>
   89cd2:	f854 3b04 	ldr.w	r3, [r4], #4
   89cd6:	06f9      	lsls	r1, r7, #27
   89cd8:	9404      	str	r4, [sp, #16]
   89cda:	f100 82f3 	bmi.w	8a2c4 <_vfiprintf_r+0xa94>
   89cde:	067a      	lsls	r2, r7, #25
   89ce0:	f140 82ed 	bpl.w	8a2be <_vfiprintf_r+0xa8e>
   89ce4:	2500      	movs	r5, #0
   89ce6:	b29c      	uxth	r4, r3
   89ce8:	e6f0      	b.n	89acc <_vfiprintf_r+0x29c>
   89cea:	f04f 0300 	mov.w	r3, #0
   89cee:	9c04      	ldr	r4, [sp, #16]
   89cf0:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
   89cf4:	f854 6b04 	ldr.w	r6, [r4], #4
   89cf8:	2e00      	cmp	r6, #0
   89cfa:	f000 8397 	beq.w	8a42c <_vfiprintf_r+0xbfc>
   89cfe:	9a00      	ldr	r2, [sp, #0]
   89d00:	4613      	mov	r3, r2
   89d02:	3301      	adds	r3, #1
   89d04:	f000 831e 	beq.w	8a344 <_vfiprintf_r+0xb14>
   89d08:	2100      	movs	r1, #0
   89d0a:	4630      	mov	r0, r6
   89d0c:	f002 fce6 	bl	8c6dc <memchr>
   89d10:	2800      	cmp	r0, #0
   89d12:	f000 83d8 	beq.w	8a4c6 <_vfiprintf_r+0xc96>
   89d16:	1b83      	subs	r3, r0, r6
   89d18:	9301      	str	r3, [sp, #4]
   89d1a:	2300      	movs	r3, #0
   89d1c:	9404      	str	r4, [sp, #16]
   89d1e:	9300      	str	r3, [sp, #0]
   89d20:	e696      	b.n	89a50 <_vfiprintf_r+0x220>
   89d22:	2501      	movs	r5, #1
   89d24:	f04f 0200 	mov.w	r2, #0
   89d28:	9c04      	ldr	r4, [sp, #16]
   89d2a:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
   89d2e:	f854 3b04 	ldr.w	r3, [r4], #4
   89d32:	9501      	str	r5, [sp, #4]
   89d34:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
   89d38:	9404      	str	r4, [sp, #16]
   89d3a:	ae21      	add	r6, sp, #132	; 0x84
   89d3c:	e72e      	b.n	89b9c <_vfiprintf_r+0x36c>
   89d3e:	f001 fdb3 	bl	8b8a8 <__sinit>
   89d42:	e582      	b.n	8984a <_vfiprintf_r+0x1a>
   89d44:	9b02      	ldr	r3, [sp, #8]
   89d46:	425b      	negs	r3, r3
   89d48:	9302      	str	r3, [sp, #8]
   89d4a:	f898 3000 	ldrb.w	r3, [r8]
   89d4e:	f047 0704 	orr.w	r7, r7, #4
   89d52:	e5cf      	b.n	898f4 <_vfiprintf_r+0xc4>
   89d54:	f898 3000 	ldrb.w	r3, [r8]
   89d58:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
   89d5c:	e5ca      	b.n	898f4 <_vfiprintf_r+0xc4>
   89d5e:	f898 3000 	ldrb.w	r3, [r8]
   89d62:	f047 0780 	orr.w	r7, r7, #128	; 0x80
   89d66:	e5c5      	b.n	898f4 <_vfiprintf_r+0xc4>
   89d68:	4641      	mov	r1, r8
   89d6a:	f811 3b01 	ldrb.w	r3, [r1], #1
   89d6e:	2b2a      	cmp	r3, #42	; 0x2a
   89d70:	f000 83dd 	beq.w	8a52e <_vfiprintf_r+0xcfe>
   89d74:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   89d78:	2a09      	cmp	r2, #9
   89d7a:	4688      	mov	r8, r1
   89d7c:	bf98      	it	ls
   89d7e:	2100      	movls	r1, #0
   89d80:	f200 83ad 	bhi.w	8a4de <_vfiprintf_r+0xcae>
   89d84:	f818 3b01 	ldrb.w	r3, [r8], #1
   89d88:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   89d8c:	eb02 0141 	add.w	r1, r2, r1, lsl #1
   89d90:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   89d94:	2a09      	cmp	r2, #9
   89d96:	d9f5      	bls.n	89d84 <_vfiprintf_r+0x554>
   89d98:	9100      	str	r1, [sp, #0]
   89d9a:	e5ad      	b.n	898f8 <_vfiprintf_r+0xc8>
   89d9c:	9c05      	ldr	r4, [sp, #20]
   89d9e:	4620      	mov	r0, r4
   89da0:	f002 f94c 	bl	8c03c <_localeconv_r>
   89da4:	6843      	ldr	r3, [r0, #4]
   89da6:	4618      	mov	r0, r3
   89da8:	930a      	str	r3, [sp, #40]	; 0x28
   89daa:	f003 fb49 	bl	8d440 <strlen>
   89dae:	4603      	mov	r3, r0
   89db0:	4620      	mov	r0, r4
   89db2:	930b      	str	r3, [sp, #44]	; 0x2c
   89db4:	461c      	mov	r4, r3
   89db6:	f002 f941 	bl	8c03c <_localeconv_r>
   89dba:	6882      	ldr	r2, [r0, #8]
   89dbc:	9209      	str	r2, [sp, #36]	; 0x24
   89dbe:	2c00      	cmp	r4, #0
   89dc0:	f43f ae13 	beq.w	899ea <_vfiprintf_r+0x1ba>
   89dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   89dc6:	2b00      	cmp	r3, #0
   89dc8:	f43f ae0f 	beq.w	899ea <_vfiprintf_r+0x1ba>
   89dcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
   89dce:	781b      	ldrb	r3, [r3, #0]
   89dd0:	2b00      	cmp	r3, #0
   89dd2:	f43f ae0a 	beq.w	899ea <_vfiprintf_r+0x1ba>
   89dd6:	f898 3000 	ldrb.w	r3, [r8]
   89dda:	f447 6780 	orr.w	r7, r7, #1024	; 0x400
   89dde:	e589      	b.n	898f4 <_vfiprintf_r+0xc4>
   89de0:	f898 3000 	ldrb.w	r3, [r8]
   89de4:	f047 0701 	orr.w	r7, r7, #1
   89de8:	e584      	b.n	898f4 <_vfiprintf_r+0xc4>
   89dea:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
   89dee:	2b00      	cmp	r3, #0
   89df0:	f47f adfb 	bne.w	899ea <_vfiprintf_r+0x1ba>
   89df4:	2320      	movs	r3, #32
   89df6:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
   89dfa:	f898 3000 	ldrb.w	r3, [r8]
   89dfe:	e579      	b.n	898f4 <_vfiprintf_r+0xc4>
   89e00:	f898 3000 	ldrb.w	r3, [r8]
   89e04:	2b6c      	cmp	r3, #108	; 0x6c
   89e06:	bf03      	ittte	eq
   89e08:	f898 3001 	ldrbeq.w	r3, [r8, #1]
   89e0c:	f047 0720 	orreq.w	r7, r7, #32
   89e10:	f108 0801 	addeq.w	r8, r8, #1
   89e14:	f047 0710 	orrne.w	r7, r7, #16
   89e18:	e56c      	b.n	898f4 <_vfiprintf_r+0xc4>
   89e1a:	f898 3000 	ldrb.w	r3, [r8]
   89e1e:	2b68      	cmp	r3, #104	; 0x68
   89e20:	bf03      	ittte	eq
   89e22:	f898 3001 	ldrbeq.w	r3, [r8, #1]
   89e26:	f447 7700 	orreq.w	r7, r7, #512	; 0x200
   89e2a:	f108 0801 	addeq.w	r8, r8, #1
   89e2e:	f047 0740 	orrne.w	r7, r7, #64	; 0x40
   89e32:	e55f      	b.n	898f4 <_vfiprintf_r+0xc4>
   89e34:	f047 0910 	orr.w	r9, r7, #16
   89e38:	f019 0f20 	tst.w	r9, #32
   89e3c:	9c04      	ldr	r4, [sp, #16]
   89e3e:	f000 8200 	beq.w	8a242 <_vfiprintf_r+0xa12>
   89e42:	3407      	adds	r4, #7
   89e44:	f024 0307 	bic.w	r3, r4, #7
   89e48:	e8f3 4502 	ldrd	r4, r5, [r3], #8
   89e4c:	9304      	str	r3, [sp, #16]
   89e4e:	2301      	movs	r3, #1
   89e50:	e63f      	b.n	89ad2 <_vfiprintf_r+0x2a2>
   89e52:	f647 0330 	movw	r3, #30768	; 0x7830
   89e56:	9c04      	ldr	r4, [sp, #16]
   89e58:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
   89e5c:	f854 2b04 	ldr.w	r2, [r4], #4
   89e60:	4bbf      	ldr	r3, [pc, #764]	; (8a160 <_vfiprintf_r+0x930>)
   89e62:	9404      	str	r4, [sp, #16]
   89e64:	9308      	str	r3, [sp, #32]
   89e66:	4614      	mov	r4, r2
   89e68:	2500      	movs	r5, #0
   89e6a:	2302      	movs	r3, #2
   89e6c:	f047 0902 	orr.w	r9, r7, #2
   89e70:	e62f      	b.n	89ad2 <_vfiprintf_r+0x2a2>
   89e72:	06bb      	lsls	r3, r7, #26
   89e74:	f100 8232 	bmi.w	8a2dc <_vfiprintf_r+0xaac>
   89e78:	06fe      	lsls	r6, r7, #27
   89e7a:	f100 82cf 	bmi.w	8a41c <_vfiprintf_r+0xbec>
   89e7e:	067d      	lsls	r5, r7, #25
   89e80:	f100 8301 	bmi.w	8a486 <_vfiprintf_r+0xc56>
   89e84:	05bc      	lsls	r4, r7, #22
   89e86:	f140 82c9 	bpl.w	8a41c <_vfiprintf_r+0xbec>
   89e8a:	9c04      	ldr	r4, [sp, #16]
   89e8c:	9a03      	ldr	r2, [sp, #12]
   89e8e:	f854 3b04 	ldr.w	r3, [r4], #4
   89e92:	701a      	strb	r2, [r3, #0]
   89e94:	9404      	str	r4, [sp, #16]
   89e96:	e509      	b.n	898ac <_vfiprintf_r+0x7c>
   89e98:	46b9      	mov	r9, r7
   89e9a:	2b01      	cmp	r3, #1
   89e9c:	f43f adcb 	beq.w	89a36 <_vfiprintf_r+0x206>
   89ea0:	2b02      	cmp	r3, #2
   89ea2:	ae3a      	add	r6, sp, #232	; 0xe8
   89ea4:	d113      	bne.n	89ece <_vfiprintf_r+0x69e>
   89ea6:	9808      	ldr	r0, [sp, #32]
   89ea8:	0923      	lsrs	r3, r4, #4
   89eaa:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   89eae:	0929      	lsrs	r1, r5, #4
   89eb0:	f004 020f 	and.w	r2, r4, #15
   89eb4:	460d      	mov	r5, r1
   89eb6:	461c      	mov	r4, r3
   89eb8:	5c83      	ldrb	r3, [r0, r2]
   89eba:	f806 3d01 	strb.w	r3, [r6, #-1]!
   89ebe:	ea54 0305 	orrs.w	r3, r4, r5
   89ec2:	d1f1      	bne.n	89ea8 <_vfiprintf_r+0x678>
   89ec4:	ab3a      	add	r3, sp, #232	; 0xe8
   89ec6:	1b9b      	subs	r3, r3, r6
   89ec8:	464f      	mov	r7, r9
   89eca:	9301      	str	r3, [sp, #4]
   89ecc:	e5c0      	b.n	89a50 <_vfiprintf_r+0x220>
   89ece:	08e2      	lsrs	r2, r4, #3
   89ed0:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   89ed4:	08e9      	lsrs	r1, r5, #3
   89ed6:	f004 0307 	and.w	r3, r4, #7
   89eda:	460d      	mov	r5, r1
   89edc:	4614      	mov	r4, r2
   89ede:	3330      	adds	r3, #48	; 0x30
   89ee0:	ea54 0105 	orrs.w	r1, r4, r5
   89ee4:	4632      	mov	r2, r6
   89ee6:	f806 3d01 	strb.w	r3, [r6, #-1]!
   89eea:	d1f0      	bne.n	89ece <_vfiprintf_r+0x69e>
   89eec:	f019 0f01 	tst.w	r9, #1
   89ef0:	d0e8      	beq.n	89ec4 <_vfiprintf_r+0x694>
   89ef2:	2b30      	cmp	r3, #48	; 0x30
   89ef4:	d0e6      	beq.n	89ec4 <_vfiprintf_r+0x694>
   89ef6:	2330      	movs	r3, #48	; 0x30
   89ef8:	3a02      	subs	r2, #2
   89efa:	f806 3c01 	strb.w	r3, [r6, #-1]
   89efe:	ab3a      	add	r3, sp, #232	; 0xe8
   89f00:	1a9b      	subs	r3, r3, r2
   89f02:	464f      	mov	r7, r9
   89f04:	4616      	mov	r6, r2
   89f06:	9301      	str	r3, [sp, #4]
   89f08:	e5a2      	b.n	89a50 <_vfiprintf_r+0x220>
   89f0a:	2301      	movs	r3, #1
   89f0c:	9a01      	ldr	r2, [sp, #4]
   89f0e:	930f      	str	r3, [sp, #60]	; 0x3c
   89f10:	e9cd 2610 	strd	r2, r6, [sp, #64]	; 0x40
   89f14:	9212      	str	r2, [sp, #72]	; 0x48
   89f16:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   89f1a:	f10a 0a08 	add.w	sl, sl, #8
   89f1e:	e69d      	b.n	89c5c <_vfiprintf_r+0x42c>
   89f20:	9b02      	ldr	r3, [sp, #8]
   89f22:	1b5c      	subs	r4, r3, r5
   89f24:	2c00      	cmp	r4, #0
   89f26:	f77f ae7d 	ble.w	89c24 <_vfiprintf_r+0x3f4>
   89f2a:	2c10      	cmp	r4, #16
   89f2c:	f340 82ea 	ble.w	8a504 <_vfiprintf_r+0xcd4>
   89f30:	f8df 9230 	ldr.w	r9, [pc, #560]	; 8a164 <_vfiprintf_r+0x934>
   89f34:	4650      	mov	r0, sl
   89f36:	9706      	str	r7, [sp, #24]
   89f38:	46b2      	mov	sl, r6
   89f3a:	464e      	mov	r6, r9
   89f3c:	46c1      	mov	r9, r8
   89f3e:	46a8      	mov	r8, r5
   89f40:	9d05      	ldr	r5, [sp, #20]
   89f42:	e006      	b.n	89f52 <_vfiprintf_r+0x722>
   89f44:	f101 0c02 	add.w	ip, r1, #2
   89f48:	4619      	mov	r1, r3
   89f4a:	3008      	adds	r0, #8
   89f4c:	3c10      	subs	r4, #16
   89f4e:	2c10      	cmp	r4, #16
   89f50:	dd1a      	ble.n	89f88 <_vfiprintf_r+0x758>
   89f52:	2710      	movs	r7, #16
   89f54:	1c4b      	adds	r3, r1, #1
   89f56:	3210      	adds	r2, #16
   89f58:	2b07      	cmp	r3, #7
   89f5a:	9210      	str	r2, [sp, #64]	; 0x40
   89f5c:	6006      	str	r6, [r0, #0]
   89f5e:	6047      	str	r7, [r0, #4]
   89f60:	930f      	str	r3, [sp, #60]	; 0x3c
   89f62:	ddef      	ble.n	89f44 <_vfiprintf_r+0x714>
   89f64:	2a00      	cmp	r2, #0
   89f66:	d07b      	beq.n	8a060 <_vfiprintf_r+0x830>
   89f68:	4659      	mov	r1, fp
   89f6a:	4628      	mov	r0, r5
   89f6c:	aa0e      	add	r2, sp, #56	; 0x38
   89f6e:	f7ff fc23 	bl	897b8 <__sprint_r.part.0>
   89f72:	2800      	cmp	r0, #0
   89f74:	f47f adf6 	bne.w	89b64 <_vfiprintf_r+0x334>
   89f78:	e9dd 120f 	ldrd	r1, r2, [sp, #60]	; 0x3c
   89f7c:	3c10      	subs	r4, #16
   89f7e:	2c10      	cmp	r4, #16
   89f80:	a811      	add	r0, sp, #68	; 0x44
   89f82:	f101 0c01 	add.w	ip, r1, #1
   89f86:	dce4      	bgt.n	89f52 <_vfiprintf_r+0x722>
   89f88:	4645      	mov	r5, r8
   89f8a:	46c8      	mov	r8, r9
   89f8c:	46b1      	mov	r9, r6
   89f8e:	4656      	mov	r6, sl
   89f90:	4682      	mov	sl, r0
   89f92:	9f06      	ldr	r7, [sp, #24]
   89f94:	4422      	add	r2, r4
   89f96:	f1bc 0f07 	cmp.w	ip, #7
   89f9a:	e9ca 9400 	strd	r9, r4, [sl]
   89f9e:	9210      	str	r2, [sp, #64]	; 0x40
   89fa0:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
   89fa4:	f340 817e 	ble.w	8a2a4 <_vfiprintf_r+0xa74>
   89fa8:	2a00      	cmp	r2, #0
   89faa:	f000 825c 	beq.w	8a466 <_vfiprintf_r+0xc36>
   89fae:	4659      	mov	r1, fp
   89fb0:	9805      	ldr	r0, [sp, #20]
   89fb2:	aa0e      	add	r2, sp, #56	; 0x38
   89fb4:	f7ff fc00 	bl	897b8 <__sprint_r.part.0>
   89fb8:	2800      	cmp	r0, #0
   89fba:	f47f add3 	bne.w	89b64 <_vfiprintf_r+0x334>
   89fbe:	e9dd 3400 	ldrd	r3, r4, [sp]
   89fc2:	e9dd 120f 	ldrd	r1, r2, [sp, #60]	; 0x3c
   89fc6:	1b1c      	subs	r4, r3, r4
   89fc8:	2c00      	cmp	r4, #0
   89fca:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   89fce:	f101 0001 	add.w	r0, r1, #1
   89fd2:	f77f ae2d 	ble.w	89c30 <_vfiprintf_r+0x400>
   89fd6:	2c10      	cmp	r4, #16
   89fd8:	f8df 9188 	ldr.w	r9, [pc, #392]	; 8a164 <_vfiprintf_r+0x934>
   89fdc:	dd2f      	ble.n	8a03e <_vfiprintf_r+0x80e>
   89fde:	46d4      	mov	ip, sl
   89fe0:	46b2      	mov	sl, r6
   89fe2:	464e      	mov	r6, r9
   89fe4:	46c1      	mov	r9, r8
   89fe6:	46a8      	mov	r8, r5
   89fe8:	9d05      	ldr	r5, [sp, #20]
   89fea:	e006      	b.n	89ffa <_vfiprintf_r+0x7ca>
   89fec:	1c88      	adds	r0, r1, #2
   89fee:	4619      	mov	r1, r3
   89ff0:	f10c 0c08 	add.w	ip, ip, #8
   89ff4:	3c10      	subs	r4, #16
   89ff6:	2c10      	cmp	r4, #16
   89ff8:	dd1c      	ble.n	8a034 <_vfiprintf_r+0x804>
   89ffa:	2010      	movs	r0, #16
   89ffc:	1c4b      	adds	r3, r1, #1
   89ffe:	3210      	adds	r2, #16
   8a000:	2b07      	cmp	r3, #7
   8a002:	9210      	str	r2, [sp, #64]	; 0x40
   8a004:	f8cc 6000 	str.w	r6, [ip]
   8a008:	f8cc 0004 	str.w	r0, [ip, #4]
   8a00c:	930f      	str	r3, [sp, #60]	; 0x3c
   8a00e:	dded      	ble.n	89fec <_vfiprintf_r+0x7bc>
   8a010:	b30a      	cbz	r2, 8a056 <_vfiprintf_r+0x826>
   8a012:	4659      	mov	r1, fp
   8a014:	4628      	mov	r0, r5
   8a016:	aa0e      	add	r2, sp, #56	; 0x38
   8a018:	f7ff fbce 	bl	897b8 <__sprint_r.part.0>
   8a01c:	2800      	cmp	r0, #0
   8a01e:	f47f ada1 	bne.w	89b64 <_vfiprintf_r+0x334>
   8a022:	e9dd 120f 	ldrd	r1, r2, [sp, #60]	; 0x3c
   8a026:	3c10      	subs	r4, #16
   8a028:	2c10      	cmp	r4, #16
   8a02a:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
   8a02e:	f101 0001 	add.w	r0, r1, #1
   8a032:	dce2      	bgt.n	89ffa <_vfiprintf_r+0x7ca>
   8a034:	4645      	mov	r5, r8
   8a036:	46c8      	mov	r8, r9
   8a038:	46b1      	mov	r9, r6
   8a03a:	4656      	mov	r6, sl
   8a03c:	46e2      	mov	sl, ip
   8a03e:	4422      	add	r2, r4
   8a040:	2807      	cmp	r0, #7
   8a042:	e9ca 9400 	strd	r9, r4, [sl]
   8a046:	9210      	str	r2, [sp, #64]	; 0x40
   8a048:	900f      	str	r0, [sp, #60]	; 0x3c
   8a04a:	f300 80d3 	bgt.w	8a1f4 <_vfiprintf_r+0x9c4>
   8a04e:	f10a 0a08 	add.w	sl, sl, #8
   8a052:	3001      	adds	r0, #1
   8a054:	e5ec      	b.n	89c30 <_vfiprintf_r+0x400>
   8a056:	2001      	movs	r0, #1
   8a058:	4611      	mov	r1, r2
   8a05a:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
   8a05e:	e7c9      	b.n	89ff4 <_vfiprintf_r+0x7c4>
   8a060:	f04f 0c01 	mov.w	ip, #1
   8a064:	4611      	mov	r1, r2
   8a066:	a811      	add	r0, sp, #68	; 0x44
   8a068:	e770      	b.n	89f4c <_vfiprintf_r+0x71c>
   8a06a:	2a00      	cmp	r2, #0
   8a06c:	f000 80d3 	beq.w	8a216 <_vfiprintf_r+0x9e6>
   8a070:	4659      	mov	r1, fp
   8a072:	9805      	ldr	r0, [sp, #20]
   8a074:	aa0e      	add	r2, sp, #56	; 0x38
   8a076:	f7ff fb9f 	bl	897b8 <__sprint_r.part.0>
   8a07a:	2800      	cmp	r0, #0
   8a07c:	f47f ad72 	bne.w	89b64 <_vfiprintf_r+0x334>
   8a080:	e9dd 120f 	ldrd	r1, r2, [sp, #60]	; 0x3c
   8a084:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   8a088:	1c48      	adds	r0, r1, #1
   8a08a:	e5ac      	b.n	89be6 <_vfiprintf_r+0x3b6>
   8a08c:	2202      	movs	r2, #2
   8a08e:	2001      	movs	r0, #1
   8a090:	ab0d      	add	r3, sp, #52	; 0x34
   8a092:	e9cd 3211 	strd	r3, r2, [sp, #68]	; 0x44
   8a096:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   8a09a:	4601      	mov	r1, r0
   8a09c:	f10a 0a08 	add.w	sl, sl, #8
   8a0a0:	1c48      	adds	r0, r1, #1
   8a0a2:	e5bb      	b.n	89c1c <_vfiprintf_r+0x3ec>
   8a0a4:	2c10      	cmp	r4, #16
   8a0a6:	f340 8214 	ble.w	8a4d2 <_vfiprintf_r+0xca2>
   8a0aa:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
   8a0ae:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 8a168 <_vfiprintf_r+0x938>
   8a0b2:	46d4      	mov	ip, sl
   8a0b4:	46b2      	mov	sl, r6
   8a0b6:	464e      	mov	r6, r9
   8a0b8:	46c1      	mov	r9, r8
   8a0ba:	46a8      	mov	r8, r5
   8a0bc:	9d05      	ldr	r5, [sp, #20]
   8a0be:	e006      	b.n	8a0ce <_vfiprintf_r+0x89e>
   8a0c0:	1c99      	adds	r1, r3, #2
   8a0c2:	4603      	mov	r3, r0
   8a0c4:	f10c 0c08 	add.w	ip, ip, #8
   8a0c8:	3c10      	subs	r4, #16
   8a0ca:	2c10      	cmp	r4, #16
   8a0cc:	dd1c      	ble.n	8a108 <_vfiprintf_r+0x8d8>
   8a0ce:	2110      	movs	r1, #16
   8a0d0:	1c58      	adds	r0, r3, #1
   8a0d2:	3210      	adds	r2, #16
   8a0d4:	2807      	cmp	r0, #7
   8a0d6:	9210      	str	r2, [sp, #64]	; 0x40
   8a0d8:	f8cc 6000 	str.w	r6, [ip]
   8a0dc:	f8cc 1004 	str.w	r1, [ip, #4]
   8a0e0:	900f      	str	r0, [sp, #60]	; 0x3c
   8a0e2:	dded      	ble.n	8a0c0 <_vfiprintf_r+0x890>
   8a0e4:	b30a      	cbz	r2, 8a12a <_vfiprintf_r+0x8fa>
   8a0e6:	4659      	mov	r1, fp
   8a0e8:	4628      	mov	r0, r5
   8a0ea:	aa0e      	add	r2, sp, #56	; 0x38
   8a0ec:	f7ff fb64 	bl	897b8 <__sprint_r.part.0>
   8a0f0:	2800      	cmp	r0, #0
   8a0f2:	f47f ad37 	bne.w	89b64 <_vfiprintf_r+0x334>
   8a0f6:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
   8a0fa:	3c10      	subs	r4, #16
   8a0fc:	2c10      	cmp	r4, #16
   8a0fe:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
   8a102:	f103 0101 	add.w	r1, r3, #1
   8a106:	dce2      	bgt.n	8a0ce <_vfiprintf_r+0x89e>
   8a108:	4645      	mov	r5, r8
   8a10a:	46c8      	mov	r8, r9
   8a10c:	46b1      	mov	r9, r6
   8a10e:	4656      	mov	r6, sl
   8a110:	46e2      	mov	sl, ip
   8a112:	4422      	add	r2, r4
   8a114:	2907      	cmp	r1, #7
   8a116:	e9ca 9400 	strd	r9, r4, [sl]
   8a11a:	9210      	str	r2, [sp, #64]	; 0x40
   8a11c:	910f      	str	r1, [sp, #60]	; 0x3c
   8a11e:	f300 80a8 	bgt.w	8a272 <_vfiprintf_r+0xa42>
   8a122:	f10a 0a08 	add.w	sl, sl, #8
   8a126:	1c48      	adds	r0, r1, #1
   8a128:	e54b      	b.n	89bc2 <_vfiprintf_r+0x392>
   8a12a:	4613      	mov	r3, r2
   8a12c:	2101      	movs	r1, #1
   8a12e:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
   8a132:	e7c9      	b.n	8a0c8 <_vfiprintf_r+0x898>
   8a134:	0778      	lsls	r0, r7, #29
   8a136:	920f      	str	r2, [sp, #60]	; 0x3c
   8a138:	d554      	bpl.n	8a1e4 <_vfiprintf_r+0x9b4>
   8a13a:	9b02      	ldr	r3, [sp, #8]
   8a13c:	1b5c      	subs	r4, r3, r5
   8a13e:	2c00      	cmp	r4, #0
   8a140:	dd50      	ble.n	8a1e4 <_vfiprintf_r+0x9b4>
   8a142:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   8a146:	2c10      	cmp	r4, #16
   8a148:	f340 81d7 	ble.w	8a4fa <_vfiprintf_r+0xcca>
   8a14c:	f8df 9018 	ldr.w	r9, [pc, #24]	; 8a168 <_vfiprintf_r+0x938>
   8a150:	2610      	movs	r6, #16
   8a152:	464b      	mov	r3, r9
   8a154:	990f      	ldr	r1, [sp, #60]	; 0x3c
   8a156:	46a9      	mov	r9, r5
   8a158:	9f05      	ldr	r7, [sp, #20]
   8a15a:	461d      	mov	r5, r3
   8a15c:	e00d      	b.n	8a17a <_vfiprintf_r+0x94a>
   8a15e:	bf00      	nop
   8a160:	0008e688 	.word	0x0008e688
   8a164:	0008e6ec 	.word	0x0008e6ec
   8a168:	0008e6dc 	.word	0x0008e6dc
   8a16c:	1c88      	adds	r0, r1, #2
   8a16e:	4619      	mov	r1, r3
   8a170:	f10a 0a08 	add.w	sl, sl, #8
   8a174:	3c10      	subs	r4, #16
   8a176:	2c10      	cmp	r4, #16
   8a178:	dd19      	ble.n	8a1ae <_vfiprintf_r+0x97e>
   8a17a:	1c4b      	adds	r3, r1, #1
   8a17c:	3210      	adds	r2, #16
   8a17e:	2b07      	cmp	r3, #7
   8a180:	e9ca 5600 	strd	r5, r6, [sl]
   8a184:	9210      	str	r2, [sp, #64]	; 0x40
   8a186:	930f      	str	r3, [sp, #60]	; 0x3c
   8a188:	ddf0      	ble.n	8a16c <_vfiprintf_r+0x93c>
   8a18a:	b332      	cbz	r2, 8a1da <_vfiprintf_r+0x9aa>
   8a18c:	4659      	mov	r1, fp
   8a18e:	4638      	mov	r0, r7
   8a190:	aa0e      	add	r2, sp, #56	; 0x38
   8a192:	f7ff fb11 	bl	897b8 <__sprint_r.part.0>
   8a196:	2800      	cmp	r0, #0
   8a198:	f47f ace4 	bne.w	89b64 <_vfiprintf_r+0x334>
   8a19c:	e9dd 120f 	ldrd	r1, r2, [sp, #60]	; 0x3c
   8a1a0:	3c10      	subs	r4, #16
   8a1a2:	2c10      	cmp	r4, #16
   8a1a4:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   8a1a8:	f101 0001 	add.w	r0, r1, #1
   8a1ac:	dce5      	bgt.n	8a17a <_vfiprintf_r+0x94a>
   8a1ae:	462b      	mov	r3, r5
   8a1b0:	464d      	mov	r5, r9
   8a1b2:	4699      	mov	r9, r3
   8a1b4:	4422      	add	r2, r4
   8a1b6:	2807      	cmp	r0, #7
   8a1b8:	e9ca 9400 	strd	r9, r4, [sl]
   8a1bc:	9210      	str	r2, [sp, #64]	; 0x40
   8a1be:	900f      	str	r0, [sp, #60]	; 0x3c
   8a1c0:	f77f ad53 	ble.w	89c6a <_vfiprintf_r+0x43a>
   8a1c4:	b172      	cbz	r2, 8a1e4 <_vfiprintf_r+0x9b4>
   8a1c6:	4659      	mov	r1, fp
   8a1c8:	9805      	ldr	r0, [sp, #20]
   8a1ca:	aa0e      	add	r2, sp, #56	; 0x38
   8a1cc:	f7ff faf4 	bl	897b8 <__sprint_r.part.0>
   8a1d0:	2800      	cmp	r0, #0
   8a1d2:	f47f acc7 	bne.w	89b64 <_vfiprintf_r+0x334>
   8a1d6:	9a10      	ldr	r2, [sp, #64]	; 0x40
   8a1d8:	e547      	b.n	89c6a <_vfiprintf_r+0x43a>
   8a1da:	2001      	movs	r0, #1
   8a1dc:	4611      	mov	r1, r2
   8a1de:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   8a1e2:	e7c7      	b.n	8a174 <_vfiprintf_r+0x944>
   8a1e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   8a1e8:	42aa      	cmp	r2, r5
   8a1ea:	bfac      	ite	ge
   8a1ec:	189b      	addge	r3, r3, r2
   8a1ee:	195b      	addlt	r3, r3, r5
   8a1f0:	9303      	str	r3, [sp, #12]
   8a1f2:	e544      	b.n	89c7e <_vfiprintf_r+0x44e>
   8a1f4:	2a00      	cmp	r2, #0
   8a1f6:	f43f ae88 	beq.w	89f0a <_vfiprintf_r+0x6da>
   8a1fa:	4659      	mov	r1, fp
   8a1fc:	9805      	ldr	r0, [sp, #20]
   8a1fe:	aa0e      	add	r2, sp, #56	; 0x38
   8a200:	f7ff fada 	bl	897b8 <__sprint_r.part.0>
   8a204:	2800      	cmp	r0, #0
   8a206:	f47f acad 	bne.w	89b64 <_vfiprintf_r+0x334>
   8a20a:	e9dd 020f 	ldrd	r0, r2, [sp, #60]	; 0x3c
   8a20e:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   8a212:	3001      	adds	r0, #1
   8a214:	e50c      	b.n	89c30 <_vfiprintf_r+0x400>
   8a216:	9b07      	ldr	r3, [sp, #28]
   8a218:	2b00      	cmp	r3, #0
   8a21a:	d16b      	bne.n	8a2f4 <_vfiprintf_r+0xac4>
   8a21c:	2001      	movs	r0, #1
   8a21e:	4611      	mov	r1, r2
   8a220:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   8a224:	e4fa      	b.n	89c1c <_vfiprintf_r+0x3ec>
   8a226:	920f      	str	r2, [sp, #60]	; 0x3c
   8a228:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   8a22c:	e481      	b.n	89b32 <_vfiprintf_r+0x302>
   8a22e:	9b00      	ldr	r3, [sp, #0]
   8a230:	2b00      	cmp	r3, #0
   8a232:	f47f ac05 	bne.w	89a40 <_vfiprintf_r+0x210>
   8a236:	464f      	mov	r7, r9
   8a238:	2300      	movs	r3, #0
   8a23a:	ae3a      	add	r6, sp, #232	; 0xe8
   8a23c:	9300      	str	r3, [sp, #0]
   8a23e:	9301      	str	r3, [sp, #4]
   8a240:	e406      	b.n	89a50 <_vfiprintf_r+0x220>
   8a242:	f854 2b04 	ldr.w	r2, [r4], #4
   8a246:	f019 0f10 	tst.w	r9, #16
   8a24a:	f04f 0301 	mov.w	r3, #1
   8a24e:	9404      	str	r4, [sp, #16]
   8a250:	d132      	bne.n	8a2b8 <_vfiprintf_r+0xa88>
   8a252:	f019 0f40 	tst.w	r9, #64	; 0x40
   8a256:	d02b      	beq.n	8a2b0 <_vfiprintf_r+0xa80>
   8a258:	2500      	movs	r5, #0
   8a25a:	b294      	uxth	r4, r2
   8a25c:	e439      	b.n	89ad2 <_vfiprintf_r+0x2a2>
   8a25e:	232d      	movs	r3, #45	; 0x2d
   8a260:	4264      	negs	r4, r4
   8a262:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
   8a266:	46b9      	mov	r9, r7
   8a268:	f04f 0301 	mov.w	r3, #1
   8a26c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8a270:	e433      	b.n	89ada <_vfiprintf_r+0x2aa>
   8a272:	2a00      	cmp	r2, #0
   8a274:	d06f      	beq.n	8a356 <_vfiprintf_r+0xb26>
   8a276:	4659      	mov	r1, fp
   8a278:	9805      	ldr	r0, [sp, #20]
   8a27a:	aa0e      	add	r2, sp, #56	; 0x38
   8a27c:	f7ff fa9c 	bl	897b8 <__sprint_r.part.0>
   8a280:	2800      	cmp	r0, #0
   8a282:	f47f ac6f 	bne.w	89b64 <_vfiprintf_r+0x334>
   8a286:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   8a28a:	e497      	b.n	89bbc <_vfiprintf_r+0x38c>
   8a28c:	ae3a      	add	r6, sp, #232	; 0xe8
   8a28e:	f7ff bbdf 	b.w	89a50 <_vfiprintf_r+0x220>
   8a292:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
   8a296:	f001 fed9 	bl	8c04c <__retarget_lock_acquire_recursive>
   8a29a:	f9b9 100c 	ldrsh.w	r1, [r9, #12]
   8a29e:	b28a      	uxth	r2, r1
   8a2a0:	f7ff badd 	b.w	8985e <_vfiprintf_r+0x2e>
   8a2a4:	4661      	mov	r1, ip
   8a2a6:	f10a 0a08 	add.w	sl, sl, #8
   8a2aa:	f10c 0001 	add.w	r0, ip, #1
   8a2ae:	e4b9      	b.n	89c24 <_vfiprintf_r+0x3f4>
   8a2b0:	f419 7f00 	tst.w	r9, #512	; 0x200
   8a2b4:	f040 80ef 	bne.w	8a496 <_vfiprintf_r+0xc66>
   8a2b8:	4614      	mov	r4, r2
   8a2ba:	2500      	movs	r5, #0
   8a2bc:	e409      	b.n	89ad2 <_vfiprintf_r+0x2a2>
   8a2be:	05be      	lsls	r6, r7, #22
   8a2c0:	f100 80f7 	bmi.w	8a4b2 <_vfiprintf_r+0xc82>
   8a2c4:	461c      	mov	r4, r3
   8a2c6:	2500      	movs	r5, #0
   8a2c8:	e400      	b.n	89acc <_vfiprintf_r+0x29c>
   8a2ca:	05ba      	lsls	r2, r7, #22
   8a2cc:	f100 80ea 	bmi.w	8a4a4 <_vfiprintf_r+0xc74>
   8a2d0:	17e5      	asrs	r5, r4, #31
   8a2d2:	9304      	str	r3, [sp, #16]
   8a2d4:	4622      	mov	r2, r4
   8a2d6:	462b      	mov	r3, r5
   8a2d8:	f7ff bb9e 	b.w	89a18 <_vfiprintf_r+0x1e8>
   8a2dc:	9b03      	ldr	r3, [sp, #12]
   8a2de:	9c04      	ldr	r4, [sp, #16]
   8a2e0:	17dd      	asrs	r5, r3, #31
   8a2e2:	461a      	mov	r2, r3
   8a2e4:	462b      	mov	r3, r5
   8a2e6:	f854 1b04 	ldr.w	r1, [r4], #4
   8a2ea:	e9c1 2300 	strd	r2, r3, [r1]
   8a2ee:	9404      	str	r4, [sp, #16]
   8a2f0:	f7ff badc 	b.w	898ac <_vfiprintf_r+0x7c>
   8a2f4:	2202      	movs	r2, #2
   8a2f6:	ab0d      	add	r3, sp, #52	; 0x34
   8a2f8:	e9cd 3211 	strd	r3, r2, [sp, #68]	; 0x44
   8a2fc:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   8a300:	e6cc      	b.n	8a09c <_vfiprintf_r+0x86c>
   8a302:	46b9      	mov	r9, r7
   8a304:	e598      	b.n	89e38 <_vfiprintf_r+0x608>
   8a306:	4a90      	ldr	r2, [pc, #576]	; (8a548 <_vfiprintf_r+0xd18>)
   8a308:	9208      	str	r2, [sp, #32]
   8a30a:	06bd      	lsls	r5, r7, #26
   8a30c:	9c04      	ldr	r4, [sp, #16]
   8a30e:	d530      	bpl.n	8a372 <_vfiprintf_r+0xb42>
   8a310:	3407      	adds	r4, #7
   8a312:	f024 0207 	bic.w	r2, r4, #7
   8a316:	e8f2 4502 	ldrd	r4, r5, [r2], #8
   8a31a:	9204      	str	r2, [sp, #16]
   8a31c:	07fe      	lsls	r6, r7, #31
   8a31e:	d509      	bpl.n	8a334 <_vfiprintf_r+0xb04>
   8a320:	ea54 0205 	orrs.w	r2, r4, r5
   8a324:	d006      	beq.n	8a334 <_vfiprintf_r+0xb04>
   8a326:	2230      	movs	r2, #48	; 0x30
   8a328:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
   8a32c:	f047 0702 	orr.w	r7, r7, #2
   8a330:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
   8a334:	2302      	movs	r3, #2
   8a336:	f427 6980 	bic.w	r9, r7, #1024	; 0x400
   8a33a:	f7ff bbca 	b.w	89ad2 <_vfiprintf_r+0x2a2>
   8a33e:	4a83      	ldr	r2, [pc, #524]	; (8a54c <_vfiprintf_r+0xd1c>)
   8a340:	9208      	str	r2, [sp, #32]
   8a342:	e7e2      	b.n	8a30a <_vfiprintf_r+0xada>
   8a344:	4630      	mov	r0, r6
   8a346:	f003 f87b 	bl	8d440 <strlen>
   8a34a:	2300      	movs	r3, #0
   8a34c:	9404      	str	r4, [sp, #16]
   8a34e:	9001      	str	r0, [sp, #4]
   8a350:	9300      	str	r3, [sp, #0]
   8a352:	f7ff bb7d 	b.w	89a50 <_vfiprintf_r+0x220>
   8a356:	f89d 1033 	ldrb.w	r1, [sp, #51]	; 0x33
   8a35a:	2900      	cmp	r1, #0
   8a35c:	f040 8089 	bne.w	8a472 <_vfiprintf_r+0xc42>
   8a360:	9b07      	ldr	r3, [sp, #28]
   8a362:	2b00      	cmp	r3, #0
   8a364:	f47f ae92 	bne.w	8a08c <_vfiprintf_r+0x85c>
   8a368:	4611      	mov	r1, r2
   8a36a:	2001      	movs	r0, #1
   8a36c:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   8a370:	e458      	b.n	89c24 <_vfiprintf_r+0x3f4>
   8a372:	f854 2b04 	ldr.w	r2, [r4], #4
   8a376:	9404      	str	r4, [sp, #16]
   8a378:	06fc      	lsls	r4, r7, #27
   8a37a:	d407      	bmi.n	8a38c <_vfiprintf_r+0xb5c>
   8a37c:	0678      	lsls	r0, r7, #25
   8a37e:	d502      	bpl.n	8a386 <_vfiprintf_r+0xb56>
   8a380:	2500      	movs	r5, #0
   8a382:	b294      	uxth	r4, r2
   8a384:	e7ca      	b.n	8a31c <_vfiprintf_r+0xaec>
   8a386:	05b9      	lsls	r1, r7, #22
   8a388:	f100 8089 	bmi.w	8a49e <_vfiprintf_r+0xc6e>
   8a38c:	4614      	mov	r4, r2
   8a38e:	2500      	movs	r5, #0
   8a390:	e7c4      	b.n	8a31c <_vfiprintf_r+0xaec>
   8a392:	f409 6380 	and.w	r3, r9, #1024	; 0x400
   8a396:	f8cd 9004 	str.w	r9, [sp, #4]
   8a39a:	f8cd 8018 	str.w	r8, [sp, #24]
   8a39e:	2700      	movs	r7, #0
   8a3a0:	4698      	mov	r8, r3
   8a3a2:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
   8a3a6:	ae3a      	add	r6, sp, #232	; 0xe8
   8a3a8:	e00b      	b.n	8a3c2 <_vfiprintf_r+0xb92>
   8a3aa:	220a      	movs	r2, #10
   8a3ac:	2300      	movs	r3, #0
   8a3ae:	4620      	mov	r0, r4
   8a3b0:	4629      	mov	r1, r5
   8a3b2:	f7fd f8e5 	bl	87580 <__aeabi_uldivmod>
   8a3b6:	2d00      	cmp	r5, #0
   8a3b8:	bf08      	it	eq
   8a3ba:	2c0a      	cmpeq	r4, #10
   8a3bc:	d319      	bcc.n	8a3f2 <_vfiprintf_r+0xbc2>
   8a3be:	4604      	mov	r4, r0
   8a3c0:	460d      	mov	r5, r1
   8a3c2:	220a      	movs	r2, #10
   8a3c4:	2300      	movs	r3, #0
   8a3c6:	4620      	mov	r0, r4
   8a3c8:	4629      	mov	r1, r5
   8a3ca:	f7fd f8d9 	bl	87580 <__aeabi_uldivmod>
   8a3ce:	3230      	adds	r2, #48	; 0x30
   8a3d0:	f806 2c01 	strb.w	r2, [r6, #-1]
   8a3d4:	3701      	adds	r7, #1
   8a3d6:	3e01      	subs	r6, #1
   8a3d8:	f1b8 0f00 	cmp.w	r8, #0
   8a3dc:	d0e5      	beq.n	8a3aa <_vfiprintf_r+0xb7a>
   8a3de:	f899 3000 	ldrb.w	r3, [r9]
   8a3e2:	42bb      	cmp	r3, r7
   8a3e4:	d1e1      	bne.n	8a3aa <_vfiprintf_r+0xb7a>
   8a3e6:	2fff      	cmp	r7, #255	; 0xff
   8a3e8:	d0df      	beq.n	8a3aa <_vfiprintf_r+0xb7a>
   8a3ea:	2d00      	cmp	r5, #0
   8a3ec:	bf08      	it	eq
   8a3ee:	2c0a      	cmpeq	r4, #10
   8a3f0:	d225      	bcs.n	8a43e <_vfiprintf_r+0xc0e>
   8a3f2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
   8a3f6:	ab3a      	add	r3, sp, #232	; 0xe8
   8a3f8:	f8dd 9004 	ldr.w	r9, [sp, #4]
   8a3fc:	1b9b      	subs	r3, r3, r6
   8a3fe:	464f      	mov	r7, r9
   8a400:	f8dd 8018 	ldr.w	r8, [sp, #24]
   8a404:	9301      	str	r3, [sp, #4]
   8a406:	f7ff bb23 	b.w	89a50 <_vfiprintf_r+0x220>
   8a40a:	46b9      	mov	r9, r7
   8a40c:	f7ff bb13 	b.w	89a36 <_vfiprintf_r+0x206>
   8a410:	2b01      	cmp	r3, #1
   8a412:	46b9      	mov	r9, r7
   8a414:	f47f ad44 	bne.w	89ea0 <_vfiprintf_r+0x670>
   8a418:	f7ff bb12 	b.w	89a40 <_vfiprintf_r+0x210>
   8a41c:	9c04      	ldr	r4, [sp, #16]
   8a41e:	9a03      	ldr	r2, [sp, #12]
   8a420:	f854 3b04 	ldr.w	r3, [r4], #4
   8a424:	601a      	str	r2, [r3, #0]
   8a426:	9404      	str	r4, [sp, #16]
   8a428:	f7ff ba40 	b.w	898ac <_vfiprintf_r+0x7c>
   8a42c:	9d00      	ldr	r5, [sp, #0]
   8a42e:	4e48      	ldr	r6, [pc, #288]	; (8a550 <_vfiprintf_r+0xd20>)
   8a430:	2d06      	cmp	r5, #6
   8a432:	bf28      	it	cs
   8a434:	2506      	movcs	r5, #6
   8a436:	9404      	str	r4, [sp, #16]
   8a438:	9501      	str	r5, [sp, #4]
   8a43a:	f7ff bbaf 	b.w	89b9c <_vfiprintf_r+0x36c>
   8a43e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8a440:	990a      	ldr	r1, [sp, #40]	; 0x28
   8a442:	1af6      	subs	r6, r6, r3
   8a444:	461a      	mov	r2, r3
   8a446:	4630      	mov	r0, r6
   8a448:	f003 f828 	bl	8d49c <strncpy>
   8a44c:	f899 3001 	ldrb.w	r3, [r9, #1]
   8a450:	b10b      	cbz	r3, 8a456 <_vfiprintf_r+0xc26>
   8a452:	f109 0901 	add.w	r9, r9, #1
   8a456:	220a      	movs	r2, #10
   8a458:	2300      	movs	r3, #0
   8a45a:	4620      	mov	r0, r4
   8a45c:	4629      	mov	r1, r5
   8a45e:	f7fd f88f 	bl	87580 <__aeabi_uldivmod>
   8a462:	2700      	movs	r7, #0
   8a464:	e7ab      	b.n	8a3be <_vfiprintf_r+0xb8e>
   8a466:	2001      	movs	r0, #1
   8a468:	4611      	mov	r1, r2
   8a46a:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   8a46e:	f7ff bbd9 	b.w	89c24 <_vfiprintf_r+0x3f4>
   8a472:	2201      	movs	r2, #1
   8a474:	f10d 0133 	add.w	r1, sp, #51	; 0x33
   8a478:	4610      	mov	r0, r2
   8a47a:	e9cd 1211 	strd	r1, r2, [sp, #68]	; 0x44
   8a47e:	f10d 0a44 	add.w	sl, sp, #68	; 0x44
   8a482:	f7ff bbac 	b.w	89bde <_vfiprintf_r+0x3ae>
   8a486:	9c04      	ldr	r4, [sp, #16]
   8a488:	9a03      	ldr	r2, [sp, #12]
   8a48a:	f854 3b04 	ldr.w	r3, [r4], #4
   8a48e:	801a      	strh	r2, [r3, #0]
   8a490:	9404      	str	r4, [sp, #16]
   8a492:	f7ff ba0b 	b.w	898ac <_vfiprintf_r+0x7c>
   8a496:	2500      	movs	r5, #0
   8a498:	b2d4      	uxtb	r4, r2
   8a49a:	f7ff bb1a 	b.w	89ad2 <_vfiprintf_r+0x2a2>
   8a49e:	2500      	movs	r5, #0
   8a4a0:	b2d4      	uxtb	r4, r2
   8a4a2:	e73b      	b.n	8a31c <_vfiprintf_r+0xaec>
   8a4a4:	b264      	sxtb	r4, r4
   8a4a6:	17e5      	asrs	r5, r4, #31
   8a4a8:	9304      	str	r3, [sp, #16]
   8a4aa:	4622      	mov	r2, r4
   8a4ac:	462b      	mov	r3, r5
   8a4ae:	f7ff bab3 	b.w	89a18 <_vfiprintf_r+0x1e8>
   8a4b2:	2500      	movs	r5, #0
   8a4b4:	b2dc      	uxtb	r4, r3
   8a4b6:	f7ff bb09 	b.w	89acc <_vfiprintf_r+0x29c>
   8a4ba:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
   8a4be:	f001 fdc7 	bl	8c050 <__retarget_lock_release_recursive>
   8a4c2:	f7ff baec 	b.w	89a9e <_vfiprintf_r+0x26e>
   8a4c6:	9b00      	ldr	r3, [sp, #0]
   8a4c8:	9404      	str	r4, [sp, #16]
   8a4ca:	9301      	str	r3, [sp, #4]
   8a4cc:	9000      	str	r0, [sp, #0]
   8a4ce:	f7ff babf 	b.w	89a50 <_vfiprintf_r+0x220>
   8a4d2:	e9dd 120f 	ldrd	r1, r2, [sp, #60]	; 0x3c
   8a4d6:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8a554 <_vfiprintf_r+0xd24>
   8a4da:	3101      	adds	r1, #1
   8a4dc:	e619      	b.n	8a112 <_vfiprintf_r+0x8e2>
   8a4de:	2200      	movs	r2, #0
   8a4e0:	9200      	str	r2, [sp, #0]
   8a4e2:	f7ff ba09 	b.w	898f8 <_vfiprintf_r+0xc8>
   8a4e6:	4659      	mov	r1, fp
   8a4e8:	9805      	ldr	r0, [sp, #20]
   8a4ea:	aa0e      	add	r2, sp, #56	; 0x38
   8a4ec:	f7ff f964 	bl	897b8 <__sprint_r.part.0>
   8a4f0:	2800      	cmp	r0, #0
   8a4f2:	f43f abd2 	beq.w	89c9a <_vfiprintf_r+0x46a>
   8a4f6:	f7ff bb36 	b.w	89b66 <_vfiprintf_r+0x336>
   8a4fa:	980f      	ldr	r0, [sp, #60]	; 0x3c
   8a4fc:	f8df 9054 	ldr.w	r9, [pc, #84]	; 8a554 <_vfiprintf_r+0xd24>
   8a500:	3001      	adds	r0, #1
   8a502:	e657      	b.n	8a1b4 <_vfiprintf_r+0x984>
   8a504:	4684      	mov	ip, r0
   8a506:	f8df 9050 	ldr.w	r9, [pc, #80]	; 8a558 <_vfiprintf_r+0xd28>
   8a50a:	e543      	b.n	89f94 <_vfiprintf_r+0x764>
   8a50c:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
   8a510:	07db      	lsls	r3, r3, #31
   8a512:	d407      	bmi.n	8a524 <_vfiprintf_r+0xcf4>
   8a514:	f8b9 300c 	ldrh.w	r3, [r9, #12]
   8a518:	059f      	lsls	r7, r3, #22
   8a51a:	d403      	bmi.n	8a524 <_vfiprintf_r+0xcf4>
   8a51c:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
   8a520:	f001 fd96 	bl	8c050 <__retarget_lock_release_recursive>
   8a524:	f04f 33ff 	mov.w	r3, #4294967295
   8a528:	9303      	str	r3, [sp, #12]
   8a52a:	f7ff bb27 	b.w	89b7c <_vfiprintf_r+0x34c>
   8a52e:	9a04      	ldr	r2, [sp, #16]
   8a530:	f898 3001 	ldrb.w	r3, [r8, #1]
   8a534:	f852 0b04 	ldr.w	r0, [r2], #4
   8a538:	4688      	mov	r8, r1
   8a53a:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
   8a53e:	9000      	str	r0, [sp, #0]
   8a540:	9204      	str	r2, [sp, #16]
   8a542:	f7ff b9d7 	b.w	898f4 <_vfiprintf_r+0xc4>
   8a546:	bf00      	nop
   8a548:	0008e69c 	.word	0x0008e69c
   8a54c:	0008e688 	.word	0x0008e688
   8a550:	0008e6b0 	.word	0x0008e6b0
   8a554:	0008e6dc 	.word	0x0008e6dc
   8a558:	0008e6ec 	.word	0x0008e6ec

0008a55c <__sbprintf>:
   8a55c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8a55e:	460c      	mov	r4, r1
   8a560:	f44f 6c80 	mov.w	ip, #1024	; 0x400
   8a564:	f04f 0e00 	mov.w	lr, #0
   8a568:	4615      	mov	r5, r2
   8a56a:	4606      	mov	r6, r0
   8a56c:	461f      	mov	r7, r3
   8a56e:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8a570:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
   8a574:	89e2      	ldrh	r2, [r4, #14]
   8a576:	8989      	ldrh	r1, [r1, #12]
   8a578:	9319      	str	r3, [sp, #100]	; 0x64
   8a57a:	69e3      	ldr	r3, [r4, #28]
   8a57c:	f8ad 200e 	strh.w	r2, [sp, #14]
   8a580:	6a62      	ldr	r2, [r4, #36]	; 0x24
   8a582:	f021 0102 	bic.w	r1, r1, #2
   8a586:	9307      	str	r3, [sp, #28]
   8a588:	a816      	add	r0, sp, #88	; 0x58
   8a58a:	ab1a      	add	r3, sp, #104	; 0x68
   8a58c:	f8ad 100c 	strh.w	r1, [sp, #12]
   8a590:	f8cd e018 	str.w	lr, [sp, #24]
   8a594:	9209      	str	r2, [sp, #36]	; 0x24
   8a596:	9300      	str	r3, [sp, #0]
   8a598:	9304      	str	r3, [sp, #16]
   8a59a:	f8cd c008 	str.w	ip, [sp, #8]
   8a59e:	f8cd c014 	str.w	ip, [sp, #20]
   8a5a2:	f001 fd4f 	bl	8c044 <__retarget_lock_init_recursive>
   8a5a6:	462a      	mov	r2, r5
   8a5a8:	463b      	mov	r3, r7
   8a5aa:	4669      	mov	r1, sp
   8a5ac:	4630      	mov	r0, r6
   8a5ae:	f7ff f93f 	bl	89830 <_vfiprintf_r>
   8a5b2:	1e05      	subs	r5, r0, #0
   8a5b4:	db07      	blt.n	8a5c6 <__sbprintf+0x6a>
   8a5b6:	4630      	mov	r0, r6
   8a5b8:	4669      	mov	r1, sp
   8a5ba:	f001 f919 	bl	8b7f0 <_fflush_r>
   8a5be:	2800      	cmp	r0, #0
   8a5c0:	bf18      	it	ne
   8a5c2:	f04f 35ff 	movne.w	r5, #4294967295
   8a5c6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   8a5ca:	065b      	lsls	r3, r3, #25
   8a5cc:	d503      	bpl.n	8a5d6 <__sbprintf+0x7a>
   8a5ce:	89a3      	ldrh	r3, [r4, #12]
   8a5d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8a5d4:	81a3      	strh	r3, [r4, #12]
   8a5d6:	9816      	ldr	r0, [sp, #88]	; 0x58
   8a5d8:	f001 fd36 	bl	8c048 <__retarget_lock_close_recursive>
   8a5dc:	4628      	mov	r0, r5
   8a5de:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
   8a5e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0008a5e4 <__swsetup_r>:
   8a5e4:	b538      	push	{r3, r4, r5, lr}
   8a5e6:	4b32      	ldr	r3, [pc, #200]	; (8a6b0 <__swsetup_r+0xcc>)
   8a5e8:	4605      	mov	r5, r0
   8a5ea:	6818      	ldr	r0, [r3, #0]
   8a5ec:	460c      	mov	r4, r1
   8a5ee:	b110      	cbz	r0, 8a5f6 <__swsetup_r+0x12>
   8a5f0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8a5f2:	2b00      	cmp	r3, #0
   8a5f4:	d03c      	beq.n	8a670 <__swsetup_r+0x8c>
   8a5f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8a5fa:	0718      	lsls	r0, r3, #28
   8a5fc:	b29a      	uxth	r2, r3
   8a5fe:	d50c      	bpl.n	8a61a <__swsetup_r+0x36>
   8a600:	6921      	ldr	r1, [r4, #16]
   8a602:	b1a9      	cbz	r1, 8a630 <__swsetup_r+0x4c>
   8a604:	f012 0001 	ands.w	r0, r2, #1
   8a608:	d022      	beq.n	8a650 <__swsetup_r+0x6c>
   8a60a:	2500      	movs	r5, #0
   8a60c:	6960      	ldr	r0, [r4, #20]
   8a60e:	60a5      	str	r5, [r4, #8]
   8a610:	4240      	negs	r0, r0
   8a612:	61a0      	str	r0, [r4, #24]
   8a614:	b311      	cbz	r1, 8a65c <__swsetup_r+0x78>
   8a616:	2000      	movs	r0, #0
   8a618:	bd38      	pop	{r3, r4, r5, pc}
   8a61a:	06d1      	lsls	r1, r2, #27
   8a61c:	d53f      	bpl.n	8a69e <__swsetup_r+0xba>
   8a61e:	0752      	lsls	r2, r2, #29
   8a620:	d429      	bmi.n	8a676 <__swsetup_r+0x92>
   8a622:	6921      	ldr	r1, [r4, #16]
   8a624:	f043 0308 	orr.w	r3, r3, #8
   8a628:	81a3      	strh	r3, [r4, #12]
   8a62a:	b29a      	uxth	r2, r3
   8a62c:	2900      	cmp	r1, #0
   8a62e:	d1e9      	bne.n	8a604 <__swsetup_r+0x20>
   8a630:	f402 7020 	and.w	r0, r2, #640	; 0x280
   8a634:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
   8a638:	d0e4      	beq.n	8a604 <__swsetup_r+0x20>
   8a63a:	4628      	mov	r0, r5
   8a63c:	4621      	mov	r1, r4
   8a63e:	f001 fd37 	bl	8c0b0 <__smakebuf_r>
   8a642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8a646:	6921      	ldr	r1, [r4, #16]
   8a648:	b29a      	uxth	r2, r3
   8a64a:	f012 0001 	ands.w	r0, r2, #1
   8a64e:	d1dc      	bne.n	8a60a <__swsetup_r+0x26>
   8a650:	0795      	lsls	r5, r2, #30
   8a652:	bf58      	it	pl
   8a654:	6960      	ldrpl	r0, [r4, #20]
   8a656:	60a0      	str	r0, [r4, #8]
   8a658:	2900      	cmp	r1, #0
   8a65a:	d1dc      	bne.n	8a616 <__swsetup_r+0x32>
   8a65c:	0612      	lsls	r2, r2, #24
   8a65e:	bf58      	it	pl
   8a660:	4608      	movpl	r0, r1
   8a662:	d5d9      	bpl.n	8a618 <__swsetup_r+0x34>
   8a664:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8a668:	f04f 30ff 	mov.w	r0, #4294967295
   8a66c:	81a3      	strh	r3, [r4, #12]
   8a66e:	bd38      	pop	{r3, r4, r5, pc}
   8a670:	f001 f91a 	bl	8b8a8 <__sinit>
   8a674:	e7bf      	b.n	8a5f6 <__swsetup_r+0x12>
   8a676:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8a678:	b151      	cbz	r1, 8a690 <__swsetup_r+0xac>
   8a67a:	f104 0240 	add.w	r2, r4, #64	; 0x40
   8a67e:	4291      	cmp	r1, r2
   8a680:	d004      	beq.n	8a68c <__swsetup_r+0xa8>
   8a682:	4628      	mov	r0, r5
   8a684:	f001 fa34 	bl	8baf0 <_free_r>
   8a688:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8a68c:	2200      	movs	r2, #0
   8a68e:	6322      	str	r2, [r4, #48]	; 0x30
   8a690:	2200      	movs	r2, #0
   8a692:	6921      	ldr	r1, [r4, #16]
   8a694:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   8a698:	e9c4 1200 	strd	r1, r2, [r4]
   8a69c:	e7c2      	b.n	8a624 <__swsetup_r+0x40>
   8a69e:	2209      	movs	r2, #9
   8a6a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8a6a4:	602a      	str	r2, [r5, #0]
   8a6a6:	f04f 30ff 	mov.w	r0, #4294967295
   8a6aa:	81a3      	strh	r3, [r4, #12]
   8a6ac:	bd38      	pop	{r3, r4, r5, pc}
   8a6ae:	bf00      	nop
   8a6b0:	20000718 	.word	0x20000718

0008a6b4 <register_fini>:
   8a6b4:	4b02      	ldr	r3, [pc, #8]	; (8a6c0 <register_fini+0xc>)
   8a6b6:	b113      	cbz	r3, 8a6be <register_fini+0xa>
   8a6b8:	4802      	ldr	r0, [pc, #8]	; (8a6c4 <register_fini+0x10>)
   8a6ba:	f000 b805 	b.w	8a6c8 <atexit>
   8a6be:	4770      	bx	lr
   8a6c0:	00000000 	.word	0x00000000
   8a6c4:	0008b91d 	.word	0x0008b91d

0008a6c8 <atexit>:
   8a6c8:	2300      	movs	r3, #0
   8a6ca:	4601      	mov	r1, r0
   8a6cc:	461a      	mov	r2, r3
   8a6ce:	4618      	mov	r0, r3
   8a6d0:	f003 b82e 	b.w	8d730 <__register_exitproc>

0008a6d4 <quorem>:
   8a6d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a6d8:	6903      	ldr	r3, [r0, #16]
   8a6da:	690d      	ldr	r5, [r1, #16]
   8a6dc:	b083      	sub	sp, #12
   8a6de:	42ab      	cmp	r3, r5
   8a6e0:	f2c0 8084 	blt.w	8a7ec <quorem+0x118>
   8a6e4:	3d01      	subs	r5, #1
   8a6e6:	f101 0614 	add.w	r6, r1, #20
   8a6ea:	f100 0914 	add.w	r9, r0, #20
   8a6ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
   8a6f2:	f859 2025 	ldr.w	r2, [r9, r5, lsl #2]
   8a6f6:	3301      	adds	r3, #1
   8a6f8:	468e      	mov	lr, r1
   8a6fa:	00a9      	lsls	r1, r5, #2
   8a6fc:	9100      	str	r1, [sp, #0]
   8a6fe:	429a      	cmp	r2, r3
   8a700:	eb09 0185 	add.w	r1, r9, r5, lsl #2
   8a704:	4682      	mov	sl, r0
   8a706:	fbb2 f7f3 	udiv	r7, r2, r3
   8a70a:	eb06 0885 	add.w	r8, r6, r5, lsl #2
   8a70e:	9101      	str	r1, [sp, #4]
   8a710:	d337      	bcc.n	8a782 <quorem+0xae>
   8a712:	2200      	movs	r2, #0
   8a714:	46b4      	mov	ip, r6
   8a716:	4614      	mov	r4, r2
   8a718:	4648      	mov	r0, r9
   8a71a:	f85c 3b04 	ldr.w	r3, [ip], #4
   8a71e:	6801      	ldr	r1, [r0, #0]
   8a720:	fa1f fb83 	uxth.w	fp, r3
   8a724:	fb07 220b 	mla	r2, r7, fp, r2
   8a728:	0c1b      	lsrs	r3, r3, #16
   8a72a:	ea4f 4b12 	mov.w	fp, r2, lsr #16
   8a72e:	fb07 bb03 	mla	fp, r7, r3, fp
   8a732:	b293      	uxth	r3, r2
   8a734:	1ae3      	subs	r3, r4, r3
   8a736:	b28a      	uxth	r2, r1
   8a738:	fa1f f48b 	uxth.w	r4, fp
   8a73c:	4413      	add	r3, r2
   8a73e:	ebc4 4411 	rsb	r4, r4, r1, lsr #16
   8a742:	eb04 4423 	add.w	r4, r4, r3, asr #16
   8a746:	b29b      	uxth	r3, r3
   8a748:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
   8a74c:	45e0      	cmp	r8, ip
   8a74e:	f840 3b04 	str.w	r3, [r0], #4
   8a752:	ea4f 4424 	mov.w	r4, r4, asr #16
   8a756:	ea4f 421b 	mov.w	r2, fp, lsr #16
   8a75a:	d2de      	bcs.n	8a71a <quorem+0x46>
   8a75c:	9b00      	ldr	r3, [sp, #0]
   8a75e:	f859 3003 	ldr.w	r3, [r9, r3]
   8a762:	b973      	cbnz	r3, 8a782 <quorem+0xae>
   8a764:	9b01      	ldr	r3, [sp, #4]
   8a766:	3b04      	subs	r3, #4
   8a768:	4599      	cmp	r9, r3
   8a76a:	d304      	bcc.n	8a776 <quorem+0xa2>
   8a76c:	e007      	b.n	8a77e <quorem+0xaa>
   8a76e:	4599      	cmp	r9, r3
   8a770:	f105 35ff 	add.w	r5, r5, #4294967295
   8a774:	d203      	bcs.n	8a77e <quorem+0xaa>
   8a776:	f853 2904 	ldr.w	r2, [r3], #-4
   8a77a:	2a00      	cmp	r2, #0
   8a77c:	d0f7      	beq.n	8a76e <quorem+0x9a>
   8a77e:	f8ca 5010 	str.w	r5, [sl, #16]
   8a782:	4671      	mov	r1, lr
   8a784:	4650      	mov	r0, sl
   8a786:	f002 fab3 	bl	8ccf0 <__mcmp>
   8a78a:	2800      	cmp	r0, #0
   8a78c:	db2a      	blt.n	8a7e4 <quorem+0x110>
   8a78e:	4648      	mov	r0, r9
   8a790:	2300      	movs	r3, #0
   8a792:	3701      	adds	r7, #1
   8a794:	f856 1b04 	ldr.w	r1, [r6], #4
   8a798:	6804      	ldr	r4, [r0, #0]
   8a79a:	b28a      	uxth	r2, r1
   8a79c:	1a9a      	subs	r2, r3, r2
   8a79e:	0c0b      	lsrs	r3, r1, #16
   8a7a0:	b2a1      	uxth	r1, r4
   8a7a2:	440a      	add	r2, r1
   8a7a4:	ebc3 4314 	rsb	r3, r3, r4, lsr #16
   8a7a8:	eb03 4322 	add.w	r3, r3, r2, asr #16
   8a7ac:	b292      	uxth	r2, r2
   8a7ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   8a7b2:	45b0      	cmp	r8, r6
   8a7b4:	f840 2b04 	str.w	r2, [r0], #4
   8a7b8:	ea4f 4323 	mov.w	r3, r3, asr #16
   8a7bc:	d2ea      	bcs.n	8a794 <quorem+0xc0>
   8a7be:	f859 2025 	ldr.w	r2, [r9, r5, lsl #2]
   8a7c2:	eb09 0385 	add.w	r3, r9, r5, lsl #2
   8a7c6:	b96a      	cbnz	r2, 8a7e4 <quorem+0x110>
   8a7c8:	3b04      	subs	r3, #4
   8a7ca:	4599      	cmp	r9, r3
   8a7cc:	d304      	bcc.n	8a7d8 <quorem+0x104>
   8a7ce:	e007      	b.n	8a7e0 <quorem+0x10c>
   8a7d0:	4599      	cmp	r9, r3
   8a7d2:	f105 35ff 	add.w	r5, r5, #4294967295
   8a7d6:	d203      	bcs.n	8a7e0 <quorem+0x10c>
   8a7d8:	f853 2904 	ldr.w	r2, [r3], #-4
   8a7dc:	2a00      	cmp	r2, #0
   8a7de:	d0f7      	beq.n	8a7d0 <quorem+0xfc>
   8a7e0:	f8ca 5010 	str.w	r5, [sl, #16]
   8a7e4:	4638      	mov	r0, r7
   8a7e6:	b003      	add	sp, #12
   8a7e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a7ec:	2000      	movs	r0, #0
   8a7ee:	b003      	add	sp, #12
   8a7f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a7f4:	0000      	movs	r0, r0
	...

0008a7f8 <_dtoa_r>:
   8a7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8a7fc:	4616      	mov	r6, r2
   8a7fe:	461f      	mov	r7, r3
   8a800:	6c01      	ldr	r1, [r0, #64]	; 0x40
   8a802:	b09b      	sub	sp, #108	; 0x6c
   8a804:	4604      	mov	r4, r0
   8a806:	e9cd 6704 	strd	r6, r7, [sp, #16]
   8a80a:	9d27      	ldr	r5, [sp, #156]	; 0x9c
   8a80c:	b141      	cbz	r1, 8a820 <_dtoa_r+0x28>
   8a80e:	2301      	movs	r3, #1
   8a810:	6c42      	ldr	r2, [r0, #68]	; 0x44
   8a812:	4093      	lsls	r3, r2
   8a814:	e9c1 2301 	strd	r2, r3, [r1, #4]
   8a818:	f002 f83c 	bl	8c894 <_Bfree>
   8a81c:	2300      	movs	r3, #0
   8a81e:	6423      	str	r3, [r4, #64]	; 0x40
   8a820:	f1b7 0900 	subs.w	r9, r7, #0
   8a824:	bfb4      	ite	lt
   8a826:	2301      	movlt	r3, #1
   8a828:	2300      	movge	r3, #0
   8a82a:	602b      	str	r3, [r5, #0]
   8a82c:	4b76      	ldr	r3, [pc, #472]	; (8aa08 <_dtoa_r+0x210>)
   8a82e:	bfbc      	itt	lt
   8a830:	f029 4900 	biclt.w	r9, r9, #2147483648	; 0x80000000
   8a834:	f8cd 9014 	strlt.w	r9, [sp, #20]
   8a838:	ea33 0309 	bics.w	r3, r3, r9
   8a83c:	f000 80ab 	beq.w	8a996 <_dtoa_r+0x19e>
   8a840:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   8a844:	4610      	mov	r0, r2
   8a846:	4619      	mov	r1, r3
   8a848:	2200      	movs	r2, #0
   8a84a:	2300      	movs	r3, #0
   8a84c:	e9cd 0108 	strd	r0, r1, [sp, #32]
   8a850:	f003 fd5a 	bl	8e308 <__aeabi_dcmpeq>
   8a854:	4680      	mov	r8, r0
   8a856:	b170      	cbz	r0, 8a876 <_dtoa_r+0x7e>
   8a858:	2301      	movs	r3, #1
   8a85a:	9a26      	ldr	r2, [sp, #152]	; 0x98
   8a85c:	6013      	str	r3, [r2, #0]
   8a85e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   8a860:	2b00      	cmp	r3, #0
   8a862:	f000 82c2 	beq.w	8adea <_dtoa_r+0x5f2>
   8a866:	4869      	ldr	r0, [pc, #420]	; (8aa0c <_dtoa_r+0x214>)
   8a868:	6018      	str	r0, [r3, #0]
   8a86a:	1e43      	subs	r3, r0, #1
   8a86c:	9303      	str	r3, [sp, #12]
   8a86e:	9803      	ldr	r0, [sp, #12]
   8a870:	b01b      	add	sp, #108	; 0x6c
   8a872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a876:	aa18      	add	r2, sp, #96	; 0x60
   8a878:	ab19      	add	r3, sp, #100	; 0x64
   8a87a:	e9cd 3200 	strd	r3, r2, [sp]
   8a87e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   8a882:	4620      	mov	r0, r4
   8a884:	f002 fafa 	bl	8ce7c <__d2b>
   8a888:	ea5f 5519 	movs.w	r5, r9, lsr #20
   8a88c:	4682      	mov	sl, r0
   8a88e:	f040 8098 	bne.w	8a9c2 <_dtoa_r+0x1ca>
   8a892:	e9dd 8518 	ldrd	r8, r5, [sp, #96]	; 0x60
   8a896:	4445      	add	r5, r8
   8a898:	f205 4032 	addw	r0, r5, #1074	; 0x432
   8a89c:	2820      	cmp	r0, #32
   8a89e:	f340 8390 	ble.w	8afc2 <_dtoa_r+0x7ca>
   8a8a2:	f1c0 0340 	rsb	r3, r0, #64	; 0x40
   8a8a6:	f205 4012 	addw	r0, r5, #1042	; 0x412
   8a8aa:	fa09 f903 	lsl.w	r9, r9, r3
   8a8ae:	fa26 f000 	lsr.w	r0, r6, r0
   8a8b2:	ea49 0000 	orr.w	r0, r9, r0
   8a8b6:	f003 fa45 	bl	8dd44 <__aeabi_ui2d>
   8a8ba:	2201      	movs	r2, #1
   8a8bc:	3d01      	subs	r5, #1
   8a8be:	920f      	str	r2, [sp, #60]	; 0x3c
   8a8c0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   8a8c4:	2200      	movs	r2, #0
   8a8c6:	4b52      	ldr	r3, [pc, #328]	; (8aa10 <_dtoa_r+0x218>)
   8a8c8:	f003 f8fe 	bl	8dac8 <__aeabi_dsub>
   8a8cc:	a348      	add	r3, pc, #288	; (adr r3, 8a9f0 <_dtoa_r+0x1f8>)
   8a8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
   8a8d2:	f003 fab1 	bl	8de38 <__aeabi_dmul>
   8a8d6:	a348      	add	r3, pc, #288	; (adr r3, 8a9f8 <_dtoa_r+0x200>)
   8a8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
   8a8dc:	f003 f8f6 	bl	8dacc <__adddf3>
   8a8e0:	4606      	mov	r6, r0
   8a8e2:	4628      	mov	r0, r5
   8a8e4:	460f      	mov	r7, r1
   8a8e6:	f003 fa3d 	bl	8dd64 <__aeabi_i2d>
   8a8ea:	a345      	add	r3, pc, #276	; (adr r3, 8aa00 <_dtoa_r+0x208>)
   8a8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
   8a8f0:	f003 faa2 	bl	8de38 <__aeabi_dmul>
   8a8f4:	4602      	mov	r2, r0
   8a8f6:	460b      	mov	r3, r1
   8a8f8:	4630      	mov	r0, r6
   8a8fa:	4639      	mov	r1, r7
   8a8fc:	f003 f8e6 	bl	8dacc <__adddf3>
   8a900:	4606      	mov	r6, r0
   8a902:	460f      	mov	r7, r1
   8a904:	f003 fd48 	bl	8e398 <__aeabi_d2iz>
   8a908:	2200      	movs	r2, #0
   8a90a:	4683      	mov	fp, r0
   8a90c:	2300      	movs	r3, #0
   8a90e:	4630      	mov	r0, r6
   8a910:	4639      	mov	r1, r7
   8a912:	f003 fd03 	bl	8e31c <__aeabi_dcmplt>
   8a916:	2800      	cmp	r0, #0
   8a918:	f040 825a 	bne.w	8add0 <_dtoa_r+0x5d8>
   8a91c:	f1bb 0f16 	cmp.w	fp, #22
   8a920:	f200 8248 	bhi.w	8adb4 <_dtoa_r+0x5bc>
   8a924:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8a928:	4b3a      	ldr	r3, [pc, #232]	; (8aa14 <_dtoa_r+0x21c>)
   8a92a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
   8a92e:	e9d3 2300 	ldrd	r2, r3, [r3]
   8a932:	f003 fcf3 	bl	8e31c <__aeabi_dcmplt>
   8a936:	2800      	cmp	r0, #0
   8a938:	d072      	beq.n	8aa20 <_dtoa_r+0x228>
   8a93a:	2300      	movs	r3, #0
   8a93c:	eba8 0505 	sub.w	r5, r8, r5
   8a940:	930e      	str	r3, [sp, #56]	; 0x38
   8a942:	1e6b      	subs	r3, r5, #1
   8a944:	f10b 3bff 	add.w	fp, fp, #4294967295
   8a948:	9306      	str	r3, [sp, #24]
   8a94a:	f100 823b 	bmi.w	8adc4 <_dtoa_r+0x5cc>
   8a94e:	2300      	movs	r3, #0
   8a950:	930b      	str	r3, [sp, #44]	; 0x2c
   8a952:	f1bb 0f00 	cmp.w	fp, #0
   8a956:	da6b      	bge.n	8aa30 <_dtoa_r+0x238>
   8a958:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8a95a:	f8cd b01c 	str.w	fp, [sp, #28]
   8a95e:	eba3 030b 	sub.w	r3, r3, fp
   8a962:	930b      	str	r3, [sp, #44]	; 0x2c
   8a964:	f1cb 0300 	rsb	r3, fp, #0
   8a968:	930d      	str	r3, [sp, #52]	; 0x34
   8a96a:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8a96c:	f04f 0b00 	mov.w	fp, #0
   8a970:	2b09      	cmp	r3, #9
   8a972:	d866      	bhi.n	8aa42 <_dtoa_r+0x24a>
   8a974:	2b05      	cmp	r3, #5
   8a976:	f340 8322 	ble.w	8afbe <_dtoa_r+0x7c6>
   8a97a:	2500      	movs	r5, #0
   8a97c:	3b04      	subs	r3, #4
   8a97e:	9324      	str	r3, [sp, #144]	; 0x90
   8a980:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8a982:	3b02      	subs	r3, #2
   8a984:	2b03      	cmp	r3, #3
   8a986:	f200 866e 	bhi.w	8b666 <_dtoa_r+0xe6e>
   8a98a:	e8df f013 	tbh	[pc, r3, lsl #1]
   8a98e:	043b      	.short	0x043b
   8a990:	042f0438 	.word	0x042f0438
   8a994:	0412      	.short	0x0412
   8a996:	f242 730f 	movw	r3, #9999	; 0x270f
   8a99a:	9a26      	ldr	r2, [sp, #152]	; 0x98
   8a99c:	f3c9 0913 	ubfx	r9, r9, #0, #20
   8a9a0:	6013      	str	r3, [r2, #0]
   8a9a2:	ea59 0306 	orrs.w	r3, r9, r6
   8a9a6:	d11c      	bne.n	8a9e2 <_dtoa_r+0x1ea>
   8a9a8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   8a9aa:	2b00      	cmp	r3, #0
   8a9ac:	f000 8657 	beq.w	8b65e <_dtoa_r+0xe66>
   8a9b0:	4b19      	ldr	r3, [pc, #100]	; (8aa18 <_dtoa_r+0x220>)
   8a9b2:	9303      	str	r3, [sp, #12]
   8a9b4:	3308      	adds	r3, #8
   8a9b6:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   8a9b8:	9803      	ldr	r0, [sp, #12]
   8a9ba:	6013      	str	r3, [r2, #0]
   8a9bc:	b01b      	add	sp, #108	; 0x6c
   8a9be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8a9c2:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
   8a9c6:	f3c2 0313 	ubfx	r3, r2, #0, #20
   8a9ca:	4608      	mov	r0, r1
   8a9cc:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
   8a9d0:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
   8a9d4:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
   8a9d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
   8a9dc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
   8a9e0:	e770      	b.n	8a8c4 <_dtoa_r+0xcc>
   8a9e2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   8a9e4:	2b00      	cmp	r3, #0
   8a9e6:	f040 83c8 	bne.w	8b17a <_dtoa_r+0x982>
   8a9ea:	4b0c      	ldr	r3, [pc, #48]	; (8aa1c <_dtoa_r+0x224>)
   8a9ec:	9303      	str	r3, [sp, #12]
   8a9ee:	e73e      	b.n	8a86e <_dtoa_r+0x76>
   8a9f0:	636f4361 	.word	0x636f4361
   8a9f4:	3fd287a7 	.word	0x3fd287a7
   8a9f8:	8b60c8b3 	.word	0x8b60c8b3
   8a9fc:	3fc68a28 	.word	0x3fc68a28
   8aa00:	509f79fb 	.word	0x509f79fb
   8aa04:	3fd34413 	.word	0x3fd34413
   8aa08:	7ff00000 	.word	0x7ff00000
   8aa0c:	0008e6b9 	.word	0x0008e6b9
   8aa10:	3ff80000 	.word	0x3ff80000
   8aa14:	0008e858 	.word	0x0008e858
   8aa18:	0008e700 	.word	0x0008e700
   8aa1c:	0008e6fc 	.word	0x0008e6fc
   8aa20:	eba8 0505 	sub.w	r5, r8, r5
   8aa24:	1e6b      	subs	r3, r5, #1
   8aa26:	9306      	str	r3, [sp, #24]
   8aa28:	f100 84a9 	bmi.w	8b37e <_dtoa_r+0xb86>
   8aa2c:	900e      	str	r0, [sp, #56]	; 0x38
   8aa2e:	900b      	str	r0, [sp, #44]	; 0x2c
   8aa30:	9b06      	ldr	r3, [sp, #24]
   8aa32:	445b      	add	r3, fp
   8aa34:	e9cd 3b06 	strd	r3, fp, [sp, #24]
   8aa38:	2300      	movs	r3, #0
   8aa3a:	930d      	str	r3, [sp, #52]	; 0x34
   8aa3c:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8aa3e:	2b09      	cmp	r3, #9
   8aa40:	d998      	bls.n	8a974 <_dtoa_r+0x17c>
   8aa42:	2300      	movs	r3, #0
   8aa44:	2501      	movs	r5, #1
   8aa46:	9324      	str	r3, [sp, #144]	; 0x90
   8aa48:	9325      	str	r3, [sp, #148]	; 0x94
   8aa4a:	f04f 33ff 	mov.w	r3, #4294967295
   8aa4e:	950c      	str	r5, [sp, #48]	; 0x30
   8aa50:	930a      	str	r3, [sp, #40]	; 0x28
   8aa52:	2100      	movs	r1, #0
   8aa54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8aa56:	6461      	str	r1, [r4, #68]	; 0x44
   8aa58:	9312      	str	r3, [sp, #72]	; 0x48
   8aa5a:	4620      	mov	r0, r4
   8aa5c:	f001 fef4 	bl	8c848 <_Balloc>
   8aa60:	9003      	str	r0, [sp, #12]
   8aa62:	2800      	cmp	r0, #0
   8aa64:	f000 8607 	beq.w	8b676 <_dtoa_r+0xe7e>
   8aa68:	9b03      	ldr	r3, [sp, #12]
   8aa6a:	6423      	str	r3, [r4, #64]	; 0x40
   8aa6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8aa6e:	2b0e      	cmp	r3, #14
   8aa70:	f200 80e9 	bhi.w	8ac46 <_dtoa_r+0x44e>
   8aa74:	2d00      	cmp	r5, #0
   8aa76:	f000 80e6 	beq.w	8ac46 <_dtoa_r+0x44e>
   8aa7a:	9907      	ldr	r1, [sp, #28]
   8aa7c:	2900      	cmp	r1, #0
   8aa7e:	f340 8452 	ble.w	8b326 <_dtoa_r+0xb2e>
   8aa82:	4bb5      	ldr	r3, [pc, #724]	; (8ad58 <_dtoa_r+0x560>)
   8aa84:	f001 020f 	and.w	r2, r1, #15
   8aa88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   8aa8c:	05c8      	lsls	r0, r1, #23
   8aa8e:	ea4f 1521 	mov.w	r5, r1, asr #4
   8aa92:	e9d3 6700 	ldrd	r6, r7, [r3]
   8aa96:	f140 83ee 	bpl.w	8b276 <_dtoa_r+0xa7e>
   8aa9a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8aa9e:	4baf      	ldr	r3, [pc, #700]	; (8ad5c <_dtoa_r+0x564>)
   8aaa0:	f04f 0903 	mov.w	r9, #3
   8aaa4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   8aaa8:	f003 faf0 	bl	8e08c <__aeabi_ddiv>
   8aaac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   8aab0:	f005 050f 	and.w	r5, r5, #15
   8aab4:	b18d      	cbz	r5, 8aada <_dtoa_r+0x2e2>
   8aab6:	f8df 82a4 	ldr.w	r8, [pc, #676]	; 8ad5c <_dtoa_r+0x564>
   8aaba:	07e9      	lsls	r1, r5, #31
   8aabc:	d509      	bpl.n	8aad2 <_dtoa_r+0x2da>
   8aabe:	e9d8 2300 	ldrd	r2, r3, [r8]
   8aac2:	4630      	mov	r0, r6
   8aac4:	4639      	mov	r1, r7
   8aac6:	f003 f9b7 	bl	8de38 <__aeabi_dmul>
   8aaca:	4606      	mov	r6, r0
   8aacc:	460f      	mov	r7, r1
   8aace:	f109 0901 	add.w	r9, r9, #1
   8aad2:	106d      	asrs	r5, r5, #1
   8aad4:	f108 0808 	add.w	r8, r8, #8
   8aad8:	d1ef      	bne.n	8aaba <_dtoa_r+0x2c2>
   8aada:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   8aade:	4632      	mov	r2, r6
   8aae0:	463b      	mov	r3, r7
   8aae2:	f003 fad3 	bl	8e08c <__aeabi_ddiv>
   8aae6:	4606      	mov	r6, r0
   8aae8:	460f      	mov	r7, r1
   8aaea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8aaec:	b143      	cbz	r3, 8ab00 <_dtoa_r+0x308>
   8aaee:	2200      	movs	r2, #0
   8aaf0:	4630      	mov	r0, r6
   8aaf2:	4639      	mov	r1, r7
   8aaf4:	4b9a      	ldr	r3, [pc, #616]	; (8ad60 <_dtoa_r+0x568>)
   8aaf6:	f003 fc11 	bl	8e31c <__aeabi_dcmplt>
   8aafa:	2800      	cmp	r0, #0
   8aafc:	f040 853b 	bne.w	8b576 <_dtoa_r+0xd7e>
   8ab00:	4648      	mov	r0, r9
   8ab02:	f003 f92f 	bl	8dd64 <__aeabi_i2d>
   8ab06:	4632      	mov	r2, r6
   8ab08:	463b      	mov	r3, r7
   8ab0a:	f003 f995 	bl	8de38 <__aeabi_dmul>
   8ab0e:	4b95      	ldr	r3, [pc, #596]	; (8ad64 <_dtoa_r+0x56c>)
   8ab10:	2200      	movs	r2, #0
   8ab12:	f002 ffdb 	bl	8dacc <__adddf3>
   8ab16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8ab18:	4680      	mov	r8, r0
   8ab1a:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
   8ab1e:	2b00      	cmp	r3, #0
   8ab20:	f000 83ce 	beq.w	8b2c0 <_dtoa_r+0xac8>
   8ab24:	9b07      	ldr	r3, [sp, #28]
   8ab26:	9313      	str	r3, [sp, #76]	; 0x4c
   8ab28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8ab2a:	9310      	str	r3, [sp, #64]	; 0x40
   8ab2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8ab2e:	2b00      	cmp	r3, #0
   8ab30:	f000 84b7 	beq.w	8b4a2 <_dtoa_r+0xcaa>
   8ab34:	9a10      	ldr	r2, [sp, #64]	; 0x40
   8ab36:	4b88      	ldr	r3, [pc, #544]	; (8ad58 <_dtoa_r+0x560>)
   8ab38:	2000      	movs	r0, #0
   8ab3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   8ab3e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   8ab42:	4989      	ldr	r1, [pc, #548]	; (8ad68 <_dtoa_r+0x570>)
   8ab44:	f003 faa2 	bl	8e08c <__aeabi_ddiv>
   8ab48:	4642      	mov	r2, r8
   8ab4a:	464b      	mov	r3, r9
   8ab4c:	f002 ffbc 	bl	8dac8 <__aeabi_dsub>
   8ab50:	4602      	mov	r2, r0
   8ab52:	460b      	mov	r3, r1
   8ab54:	4630      	mov	r0, r6
   8ab56:	4639      	mov	r1, r7
   8ab58:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
   8ab5c:	f003 fc1c 	bl	8e398 <__aeabi_d2iz>
   8ab60:	4680      	mov	r8, r0
   8ab62:	f003 f8ff 	bl	8dd64 <__aeabi_i2d>
   8ab66:	4602      	mov	r2, r0
   8ab68:	460b      	mov	r3, r1
   8ab6a:	4630      	mov	r0, r6
   8ab6c:	4639      	mov	r1, r7
   8ab6e:	f002 ffab 	bl	8dac8 <__aeabi_dsub>
   8ab72:	9d03      	ldr	r5, [sp, #12]
   8ab74:	f108 0330 	add.w	r3, r8, #48	; 0x30
   8ab78:	4606      	mov	r6, r0
   8ab7a:	460f      	mov	r7, r1
   8ab7c:	4602      	mov	r2, r0
   8ab7e:	f805 3b01 	strb.w	r3, [r5], #1
   8ab82:	460b      	mov	r3, r1
   8ab84:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
   8ab88:	f003 fbe6 	bl	8e358 <__aeabi_dcmpgt>
   8ab8c:	2800      	cmp	r0, #0
   8ab8e:	f040 853b 	bne.w	8b608 <_dtoa_r+0xe10>
   8ab92:	e9cd ab16 	strd	sl, fp, [sp, #88]	; 0x58
   8ab96:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
   8ab9a:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
   8ab9e:	f04f 0900 	mov.w	r9, #0
   8aba2:	9410      	str	r4, [sp, #64]	; 0x40
   8aba4:	e02a      	b.n	8abfc <_dtoa_r+0x404>
   8aba6:	f109 0901 	add.w	r9, r9, #1
   8abaa:	45c1      	cmp	r9, r8
   8abac:	da48      	bge.n	8ac40 <_dtoa_r+0x448>
   8abae:	4650      	mov	r0, sl
   8abb0:	4659      	mov	r1, fp
   8abb2:	2200      	movs	r2, #0
   8abb4:	4b6d      	ldr	r3, [pc, #436]	; (8ad6c <_dtoa_r+0x574>)
   8abb6:	f003 f93f 	bl	8de38 <__aeabi_dmul>
   8abba:	2200      	movs	r2, #0
   8abbc:	4b6b      	ldr	r3, [pc, #428]	; (8ad6c <_dtoa_r+0x574>)
   8abbe:	4682      	mov	sl, r0
   8abc0:	468b      	mov	fp, r1
   8abc2:	4630      	mov	r0, r6
   8abc4:	4639      	mov	r1, r7
   8abc6:	f003 f937 	bl	8de38 <__aeabi_dmul>
   8abca:	460f      	mov	r7, r1
   8abcc:	4606      	mov	r6, r0
   8abce:	f003 fbe3 	bl	8e398 <__aeabi_d2iz>
   8abd2:	4604      	mov	r4, r0
   8abd4:	f003 f8c6 	bl	8dd64 <__aeabi_i2d>
   8abd8:	4602      	mov	r2, r0
   8abda:	460b      	mov	r3, r1
   8abdc:	4630      	mov	r0, r6
   8abde:	4639      	mov	r1, r7
   8abe0:	f002 ff72 	bl	8dac8 <__aeabi_dsub>
   8abe4:	3430      	adds	r4, #48	; 0x30
   8abe6:	4652      	mov	r2, sl
   8abe8:	465b      	mov	r3, fp
   8abea:	f805 4b01 	strb.w	r4, [r5], #1
   8abee:	4606      	mov	r6, r0
   8abf0:	460f      	mov	r7, r1
   8abf2:	f003 fb93 	bl	8e31c <__aeabi_dcmplt>
   8abf6:	2800      	cmp	r0, #0
   8abf8:	f040 8503 	bne.w	8b602 <_dtoa_r+0xe0a>
   8abfc:	4632      	mov	r2, r6
   8abfe:	463b      	mov	r3, r7
   8ac00:	2000      	movs	r0, #0
   8ac02:	4957      	ldr	r1, [pc, #348]	; (8ad60 <_dtoa_r+0x568>)
   8ac04:	f002 ff60 	bl	8dac8 <__aeabi_dsub>
   8ac08:	4652      	mov	r2, sl
   8ac0a:	465b      	mov	r3, fp
   8ac0c:	f003 fb86 	bl	8e31c <__aeabi_dcmplt>
   8ac10:	2800      	cmp	r0, #0
   8ac12:	d0c8      	beq.n	8aba6 <_dtoa_r+0x3ae>
   8ac14:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8ac16:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
   8ac1a:	9c10      	ldr	r4, [sp, #64]	; 0x40
   8ac1c:	9a03      	ldr	r2, [sp, #12]
   8ac1e:	9307      	str	r3, [sp, #28]
   8ac20:	e002      	b.n	8ac28 <_dtoa_r+0x430>
   8ac22:	4295      	cmp	r5, r2
   8ac24:	f000 84d2 	beq.w	8b5cc <_dtoa_r+0xdd4>
   8ac28:	46a9      	mov	r9, r5
   8ac2a:	f815 3d01 	ldrb.w	r3, [r5, #-1]!
   8ac2e:	2b39      	cmp	r3, #57	; 0x39
   8ac30:	d0f7      	beq.n	8ac22 <_dtoa_r+0x42a>
   8ac32:	3301      	adds	r3, #1
   8ac34:	b2db      	uxtb	r3, r3
   8ac36:	702b      	strb	r3, [r5, #0]
   8ac38:	9b07      	ldr	r3, [sp, #28]
   8ac3a:	3301      	adds	r3, #1
   8ac3c:	9307      	str	r3, [sp, #28]
   8ac3e:	e1a0      	b.n	8af82 <_dtoa_r+0x78a>
   8ac40:	9c10      	ldr	r4, [sp, #64]	; 0x40
   8ac42:	e9dd ab16 	ldrd	sl, fp, [sp, #88]	; 0x58
   8ac46:	9b19      	ldr	r3, [sp, #100]	; 0x64
   8ac48:	2b00      	cmp	r3, #0
   8ac4a:	f2c0 8093 	blt.w	8ad74 <_dtoa_r+0x57c>
   8ac4e:	9a07      	ldr	r2, [sp, #28]
   8ac50:	2a0e      	cmp	r2, #14
   8ac52:	f300 808f 	bgt.w	8ad74 <_dtoa_r+0x57c>
   8ac56:	4b40      	ldr	r3, [pc, #256]	; (8ad58 <_dtoa_r+0x560>)
   8ac58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   8ac5c:	e9d3 2300 	ldrd	r2, r3, [r3]
   8ac60:	e9cd 2304 	strd	r2, r3, [sp, #16]
   8ac64:	9b25      	ldr	r3, [sp, #148]	; 0x94
   8ac66:	2b00      	cmp	r3, #0
   8ac68:	da1a      	bge.n	8aca0 <_dtoa_r+0x4a8>
   8ac6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8ac6c:	2b00      	cmp	r3, #0
   8ac6e:	dc17      	bgt.n	8aca0 <_dtoa_r+0x4a8>
   8ac70:	f040 833f 	bne.w	8b2f2 <_dtoa_r+0xafa>
   8ac74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   8ac78:	2200      	movs	r2, #0
   8ac7a:	4b3d      	ldr	r3, [pc, #244]	; (8ad70 <_dtoa_r+0x578>)
   8ac7c:	f003 f8dc 	bl	8de38 <__aeabi_dmul>
   8ac80:	4602      	mov	r2, r0
   8ac82:	460b      	mov	r3, r1
   8ac84:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8ac88:	f003 fb52 	bl	8e330 <__aeabi_dcmple>
   8ac8c:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
   8ac90:	4645      	mov	r5, r8
   8ac92:	2800      	cmp	r0, #0
   8ac94:	f000 82cd 	beq.w	8b232 <_dtoa_r+0xa3a>
   8ac98:	9b25      	ldr	r3, [sp, #148]	; 0x94
   8ac9a:	9f03      	ldr	r7, [sp, #12]
   8ac9c:	43de      	mvns	r6, r3
   8ac9e:	e2d0      	b.n	8b242 <_dtoa_r+0xa4a>
   8aca0:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
   8aca4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8aca8:	4632      	mov	r2, r6
   8acaa:	463b      	mov	r3, r7
   8acac:	f003 f9ee 	bl	8e08c <__aeabi_ddiv>
   8acb0:	f003 fb72 	bl	8e398 <__aeabi_d2iz>
   8acb4:	4680      	mov	r8, r0
   8acb6:	f003 f855 	bl	8dd64 <__aeabi_i2d>
   8acba:	4632      	mov	r2, r6
   8acbc:	463b      	mov	r3, r7
   8acbe:	f003 f8bb 	bl	8de38 <__aeabi_dmul>
   8acc2:	460b      	mov	r3, r1
   8acc4:	4602      	mov	r2, r0
   8acc6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8acca:	f002 fefd 	bl	8dac8 <__aeabi_dsub>
   8acce:	9d03      	ldr	r5, [sp, #12]
   8acd0:	f108 0330 	add.w	r3, r8, #48	; 0x30
   8acd4:	f805 3b01 	strb.w	r3, [r5], #1
   8acd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8acda:	2b01      	cmp	r3, #1
   8acdc:	f000 837f 	beq.w	8b3de <_dtoa_r+0xbe6>
   8ace0:	f8cd a018 	str.w	sl, [sp, #24]
   8ace4:	f04f 0901 	mov.w	r9, #1
   8ace8:	469b      	mov	fp, r3
   8acea:	46aa      	mov	sl, r5
   8acec:	9408      	str	r4, [sp, #32]
   8acee:	e01d      	b.n	8ad2c <_dtoa_r+0x534>
   8acf0:	4632      	mov	r2, r6
   8acf2:	463b      	mov	r3, r7
   8acf4:	4620      	mov	r0, r4
   8acf6:	4629      	mov	r1, r5
   8acf8:	f003 f9c8 	bl	8e08c <__aeabi_ddiv>
   8acfc:	f003 fb4c 	bl	8e398 <__aeabi_d2iz>
   8ad00:	4680      	mov	r8, r0
   8ad02:	f003 f82f 	bl	8dd64 <__aeabi_i2d>
   8ad06:	4632      	mov	r2, r6
   8ad08:	463b      	mov	r3, r7
   8ad0a:	f003 f895 	bl	8de38 <__aeabi_dmul>
   8ad0e:	f109 0901 	add.w	r9, r9, #1
   8ad12:	460b      	mov	r3, r1
   8ad14:	4602      	mov	r2, r0
   8ad16:	4629      	mov	r1, r5
   8ad18:	4620      	mov	r0, r4
   8ad1a:	f002 fed5 	bl	8dac8 <__aeabi_dsub>
   8ad1e:	f108 0330 	add.w	r3, r8, #48	; 0x30
   8ad22:	45cb      	cmp	fp, r9
   8ad24:	f80a 3b01 	strb.w	r3, [sl], #1
   8ad28:	f000 8355 	beq.w	8b3d6 <_dtoa_r+0xbde>
   8ad2c:	2200      	movs	r2, #0
   8ad2e:	4b0f      	ldr	r3, [pc, #60]	; (8ad6c <_dtoa_r+0x574>)
   8ad30:	f003 f882 	bl	8de38 <__aeabi_dmul>
   8ad34:	2200      	movs	r2, #0
   8ad36:	2300      	movs	r3, #0
   8ad38:	4604      	mov	r4, r0
   8ad3a:	460d      	mov	r5, r1
   8ad3c:	f003 fae4 	bl	8e308 <__aeabi_dcmpeq>
   8ad40:	2800      	cmp	r0, #0
   8ad42:	d0d5      	beq.n	8acf0 <_dtoa_r+0x4f8>
   8ad44:	4655      	mov	r5, sl
   8ad46:	9c08      	ldr	r4, [sp, #32]
   8ad48:	f8dd a018 	ldr.w	sl, [sp, #24]
   8ad4c:	9b07      	ldr	r3, [sp, #28]
   8ad4e:	46a9      	mov	r9, r5
   8ad50:	3301      	adds	r3, #1
   8ad52:	9307      	str	r3, [sp, #28]
   8ad54:	e115      	b.n	8af82 <_dtoa_r+0x78a>
   8ad56:	bf00      	nop
   8ad58:	0008e858 	.word	0x0008e858
   8ad5c:	0008e830 	.word	0x0008e830
   8ad60:	3ff00000 	.word	0x3ff00000
   8ad64:	401c0000 	.word	0x401c0000
   8ad68:	3fe00000 	.word	0x3fe00000
   8ad6c:	40240000 	.word	0x40240000
   8ad70:	40140000 	.word	0x40140000
   8ad74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8ad76:	2a00      	cmp	r2, #0
   8ad78:	d03d      	beq.n	8adf6 <_dtoa_r+0x5fe>
   8ad7a:	9a24      	ldr	r2, [sp, #144]	; 0x90
   8ad7c:	2a01      	cmp	r2, #1
   8ad7e:	f340 82bc 	ble.w	8b2fa <_dtoa_r+0xb02>
   8ad82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8ad84:	1e5f      	subs	r7, r3, #1
   8ad86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8ad88:	42bb      	cmp	r3, r7
   8ad8a:	f2c0 826e 	blt.w	8b26a <_dtoa_r+0xa72>
   8ad8e:	1bdf      	subs	r7, r3, r7
   8ad90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8ad92:	2b00      	cmp	r3, #0
   8ad94:	f2c0 8354 	blt.w	8b440 <_dtoa_r+0xc48>
   8ad98:	9a06      	ldr	r2, [sp, #24]
   8ad9a:	4611      	mov	r1, r2
   8ad9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   8ad9e:	4419      	add	r1, r3
   8ada0:	4616      	mov	r6, r2
   8ada2:	441a      	add	r2, r3
   8ada4:	9106      	str	r1, [sp, #24]
   8ada6:	920b      	str	r2, [sp, #44]	; 0x2c
   8ada8:	2101      	movs	r1, #1
   8adaa:	4620      	mov	r0, r4
   8adac:	f001 fe1a 	bl	8c9e4 <__i2b>
   8adb0:	4605      	mov	r5, r0
   8adb2:	e023      	b.n	8adfc <_dtoa_r+0x604>
   8adb4:	2301      	movs	r3, #1
   8adb6:	eba8 0505 	sub.w	r5, r8, r5
   8adba:	930e      	str	r3, [sp, #56]	; 0x38
   8adbc:	1e6b      	subs	r3, r5, #1
   8adbe:	9306      	str	r3, [sp, #24]
   8adc0:	f57f adc5 	bpl.w	8a94e <_dtoa_r+0x156>
   8adc4:	f1c5 0301 	rsb	r3, r5, #1
   8adc8:	930b      	str	r3, [sp, #44]	; 0x2c
   8adca:	2300      	movs	r3, #0
   8adcc:	9306      	str	r3, [sp, #24]
   8adce:	e5c0      	b.n	8a952 <_dtoa_r+0x15a>
   8add0:	4658      	mov	r0, fp
   8add2:	f002 ffc7 	bl	8dd64 <__aeabi_i2d>
   8add6:	4632      	mov	r2, r6
   8add8:	463b      	mov	r3, r7
   8adda:	f003 fa95 	bl	8e308 <__aeabi_dcmpeq>
   8adde:	2800      	cmp	r0, #0
   8ade0:	f47f ad9c 	bne.w	8a91c <_dtoa_r+0x124>
   8ade4:	f10b 3bff 	add.w	fp, fp, #4294967295
   8ade8:	e598      	b.n	8a91c <_dtoa_r+0x124>
   8adea:	4bc7      	ldr	r3, [pc, #796]	; (8b108 <_dtoa_r+0x910>)
   8adec:	9303      	str	r3, [sp, #12]
   8adee:	9803      	ldr	r0, [sp, #12]
   8adf0:	b01b      	add	sp, #108	; 0x6c
   8adf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8adf6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
   8adf8:	e9dd 650b 	ldrd	r6, r5, [sp, #44]	; 0x2c
   8adfc:	2e00      	cmp	r6, #0
   8adfe:	dd0c      	ble.n	8ae1a <_dtoa_r+0x622>
   8ae00:	9a06      	ldr	r2, [sp, #24]
   8ae02:	2a00      	cmp	r2, #0
   8ae04:	dd09      	ble.n	8ae1a <_dtoa_r+0x622>
   8ae06:	42b2      	cmp	r2, r6
   8ae08:	4613      	mov	r3, r2
   8ae0a:	bfa8      	it	ge
   8ae0c:	4633      	movge	r3, r6
   8ae0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8ae10:	1af6      	subs	r6, r6, r3
   8ae12:	1ac9      	subs	r1, r1, r3
   8ae14:	1ad3      	subs	r3, r2, r3
   8ae16:	910b      	str	r1, [sp, #44]	; 0x2c
   8ae18:	9306      	str	r3, [sp, #24]
   8ae1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8ae1c:	b1d3      	cbz	r3, 8ae54 <_dtoa_r+0x65c>
   8ae1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8ae20:	2b00      	cmp	r3, #0
   8ae22:	f000 81a3 	beq.w	8b16c <_dtoa_r+0x974>
   8ae26:	2f00      	cmp	r7, #0
   8ae28:	dd10      	ble.n	8ae4c <_dtoa_r+0x654>
   8ae2a:	4629      	mov	r1, r5
   8ae2c:	463a      	mov	r2, r7
   8ae2e:	4620      	mov	r0, r4
   8ae30:	f001 fe9e 	bl	8cb70 <__pow5mult>
   8ae34:	4652      	mov	r2, sl
   8ae36:	4601      	mov	r1, r0
   8ae38:	4605      	mov	r5, r0
   8ae3a:	4620      	mov	r0, r4
   8ae3c:	f001 fde8 	bl	8ca10 <__multiply>
   8ae40:	4603      	mov	r3, r0
   8ae42:	4651      	mov	r1, sl
   8ae44:	4620      	mov	r0, r4
   8ae46:	469a      	mov	sl, r3
   8ae48:	f001 fd24 	bl	8c894 <_Bfree>
   8ae4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8ae4e:	1bda      	subs	r2, r3, r7
   8ae50:	f040 818d 	bne.w	8b16e <_dtoa_r+0x976>
   8ae54:	2101      	movs	r1, #1
   8ae56:	4620      	mov	r0, r4
   8ae58:	f001 fdc4 	bl	8c9e4 <__i2b>
   8ae5c:	f1bb 0f00 	cmp.w	fp, #0
   8ae60:	4680      	mov	r8, r0
   8ae62:	f300 80b3 	bgt.w	8afcc <_dtoa_r+0x7d4>
   8ae66:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8ae68:	2b01      	cmp	r3, #1
   8ae6a:	f340 818a 	ble.w	8b182 <_dtoa_r+0x98a>
   8ae6e:	f04f 0900 	mov.w	r9, #0
   8ae72:	2001      	movs	r0, #1
   8ae74:	f1bb 0f00 	cmp.w	fp, #0
   8ae78:	f040 80b4 	bne.w	8afe4 <_dtoa_r+0x7ec>
   8ae7c:	9a06      	ldr	r2, [sp, #24]
   8ae7e:	4410      	add	r0, r2
   8ae80:	f010 001f 	ands.w	r0, r0, #31
   8ae84:	f000 8092 	beq.w	8afac <_dtoa_r+0x7b4>
   8ae88:	f1c0 0320 	rsb	r3, r0, #32
   8ae8c:	2b04      	cmp	r3, #4
   8ae8e:	f340 83f9 	ble.w	8b684 <_dtoa_r+0xe8c>
   8ae92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8ae94:	f1c0 001c 	rsb	r0, r0, #28
   8ae98:	4403      	add	r3, r0
   8ae9a:	4402      	add	r2, r0
   8ae9c:	930b      	str	r3, [sp, #44]	; 0x2c
   8ae9e:	4406      	add	r6, r0
   8aea0:	9206      	str	r2, [sp, #24]
   8aea2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8aea4:	2b00      	cmp	r3, #0
   8aea6:	dd05      	ble.n	8aeb4 <_dtoa_r+0x6bc>
   8aea8:	4651      	mov	r1, sl
   8aeaa:	461a      	mov	r2, r3
   8aeac:	4620      	mov	r0, r4
   8aeae:	f001 feab 	bl	8cc08 <__lshift>
   8aeb2:	4682      	mov	sl, r0
   8aeb4:	9b06      	ldr	r3, [sp, #24]
   8aeb6:	2b00      	cmp	r3, #0
   8aeb8:	dd05      	ble.n	8aec6 <_dtoa_r+0x6ce>
   8aeba:	4641      	mov	r1, r8
   8aebc:	461a      	mov	r2, r3
   8aebe:	4620      	mov	r0, r4
   8aec0:	f001 fea2 	bl	8cc08 <__lshift>
   8aec4:	4680      	mov	r8, r0
   8aec6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8aec8:	2b00      	cmp	r3, #0
   8aeca:	f040 8135 	bne.w	8b138 <_dtoa_r+0x940>
   8aece:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8aed0:	2b00      	cmp	r3, #0
   8aed2:	f340 811b 	ble.w	8b10c <_dtoa_r+0x914>
   8aed6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8aed8:	2b00      	cmp	r3, #0
   8aeda:	f040 809a 	bne.w	8b012 <_dtoa_r+0x81a>
   8aede:	9b07      	ldr	r3, [sp, #28]
   8aee0:	3301      	adds	r3, #1
   8aee2:	9307      	str	r3, [sp, #28]
   8aee4:	2601      	movs	r6, #1
   8aee6:	9f03      	ldr	r7, [sp, #12]
   8aee8:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   8aeec:	e007      	b.n	8aefe <_dtoa_r+0x706>
   8aeee:	4651      	mov	r1, sl
   8aef0:	2300      	movs	r3, #0
   8aef2:	220a      	movs	r2, #10
   8aef4:	4620      	mov	r0, r4
   8aef6:	f001 fcd7 	bl	8c8a8 <__multadd>
   8aefa:	4682      	mov	sl, r0
   8aefc:	3601      	adds	r6, #1
   8aefe:	4641      	mov	r1, r8
   8af00:	4650      	mov	r0, sl
   8af02:	f7ff fbe7 	bl	8a6d4 <quorem>
   8af06:	454e      	cmp	r6, r9
   8af08:	f100 0330 	add.w	r3, r0, #48	; 0x30
   8af0c:	f807 3b01 	strb.w	r3, [r7], #1
   8af10:	dbed      	blt.n	8aeee <_dtoa_r+0x6f6>
   8af12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8af14:	2600      	movs	r6, #0
   8af16:	2a00      	cmp	r2, #0
   8af18:	bfcc      	ite	gt
   8af1a:	4693      	movgt	fp, r2
   8af1c:	f04f 0b01 	movle.w	fp, #1
   8af20:	9a03      	ldr	r2, [sp, #12]
   8af22:	4493      	add	fp, r2
   8af24:	4651      	mov	r1, sl
   8af26:	2201      	movs	r2, #1
   8af28:	4620      	mov	r0, r4
   8af2a:	9304      	str	r3, [sp, #16]
   8af2c:	f001 fe6c 	bl	8cc08 <__lshift>
   8af30:	4641      	mov	r1, r8
   8af32:	4682      	mov	sl, r0
   8af34:	f001 fedc 	bl	8ccf0 <__mcmp>
   8af38:	2800      	cmp	r0, #0
   8af3a:	f340 81a8 	ble.w	8b28e <_dtoa_r+0xa96>
   8af3e:	f81b 3c01 	ldrb.w	r3, [fp, #-1]
   8af42:	9a03      	ldr	r2, [sp, #12]
   8af44:	f10b 3bff 	add.w	fp, fp, #4294967295
   8af48:	e004      	b.n	8af54 <_dtoa_r+0x75c>
   8af4a:	455a      	cmp	r2, fp
   8af4c:	f000 81e4 	beq.w	8b318 <_dtoa_r+0xb20>
   8af50:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
   8af54:	2b39      	cmp	r3, #57	; 0x39
   8af56:	f10b 0901 	add.w	r9, fp, #1
   8af5a:	d0f6      	beq.n	8af4a <_dtoa_r+0x752>
   8af5c:	3301      	adds	r3, #1
   8af5e:	f88b 3000 	strb.w	r3, [fp]
   8af62:	4641      	mov	r1, r8
   8af64:	4620      	mov	r0, r4
   8af66:	f001 fc95 	bl	8c894 <_Bfree>
   8af6a:	b155      	cbz	r5, 8af82 <_dtoa_r+0x78a>
   8af6c:	b12e      	cbz	r6, 8af7a <_dtoa_r+0x782>
   8af6e:	42ae      	cmp	r6, r5
   8af70:	d003      	beq.n	8af7a <_dtoa_r+0x782>
   8af72:	4631      	mov	r1, r6
   8af74:	4620      	mov	r0, r4
   8af76:	f001 fc8d 	bl	8c894 <_Bfree>
   8af7a:	4629      	mov	r1, r5
   8af7c:	4620      	mov	r0, r4
   8af7e:	f001 fc89 	bl	8c894 <_Bfree>
   8af82:	4651      	mov	r1, sl
   8af84:	4620      	mov	r0, r4
   8af86:	f001 fc85 	bl	8c894 <_Bfree>
   8af8a:	2300      	movs	r3, #0
   8af8c:	f889 3000 	strb.w	r3, [r9]
   8af90:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8af92:	461a      	mov	r2, r3
   8af94:	9b07      	ldr	r3, [sp, #28]
   8af96:	6013      	str	r3, [r2, #0]
   8af98:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   8af9a:	2b00      	cmp	r3, #0
   8af9c:	f43f ac67 	beq.w	8a86e <_dtoa_r+0x76>
   8afa0:	9803      	ldr	r0, [sp, #12]
   8afa2:	f8c3 9000 	str.w	r9, [r3]
   8afa6:	b01b      	add	sp, #108	; 0x6c
   8afa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8afac:	201c      	movs	r0, #28
   8afae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8afb0:	4406      	add	r6, r0
   8afb2:	4403      	add	r3, r0
   8afb4:	930b      	str	r3, [sp, #44]	; 0x2c
   8afb6:	9b06      	ldr	r3, [sp, #24]
   8afb8:	4403      	add	r3, r0
   8afba:	9306      	str	r3, [sp, #24]
   8afbc:	e771      	b.n	8aea2 <_dtoa_r+0x6aa>
   8afbe:	2501      	movs	r5, #1
   8afc0:	e4de      	b.n	8a980 <_dtoa_r+0x188>
   8afc2:	f1c0 0020 	rsb	r0, r0, #32
   8afc6:	fa06 f000 	lsl.w	r0, r6, r0
   8afca:	e474      	b.n	8a8b6 <_dtoa_r+0xbe>
   8afcc:	4601      	mov	r1, r0
   8afce:	465a      	mov	r2, fp
   8afd0:	4620      	mov	r0, r4
   8afd2:	f001 fdcd 	bl	8cb70 <__pow5mult>
   8afd6:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8afd8:	4680      	mov	r8, r0
   8afda:	2b01      	cmp	r3, #1
   8afdc:	f340 81d1 	ble.w	8b382 <_dtoa_r+0xb8a>
   8afe0:	f04f 0900 	mov.w	r9, #0
   8afe4:	f8d8 3010 	ldr.w	r3, [r8, #16]
   8afe8:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   8afec:	6918      	ldr	r0, [r3, #16]
   8afee:	f001 fca9 	bl	8c944 <__hi0bits>
   8aff2:	f1c0 0020 	rsb	r0, r0, #32
   8aff6:	e741      	b.n	8ae7c <_dtoa_r+0x684>
   8aff8:	4629      	mov	r1, r5
   8affa:	2300      	movs	r3, #0
   8affc:	220a      	movs	r2, #10
   8affe:	4620      	mov	r0, r4
   8b000:	f001 fc52 	bl	8c8a8 <__multadd>
   8b004:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8b006:	4605      	mov	r5, r0
   8b008:	2b00      	cmp	r3, #0
   8b00a:	f340 8315 	ble.w	8b638 <_dtoa_r+0xe40>
   8b00e:	9707      	str	r7, [sp, #28]
   8b010:	930a      	str	r3, [sp, #40]	; 0x28
   8b012:	2e00      	cmp	r6, #0
   8b014:	f300 8122 	bgt.w	8b25c <_dtoa_r+0xa64>
   8b018:	f1b9 0f00 	cmp.w	r9, #0
   8b01c:	f040 81f9 	bne.w	8b412 <_dtoa_r+0xc1a>
   8b020:	462f      	mov	r7, r5
   8b022:	9903      	ldr	r1, [sp, #12]
   8b024:	9b04      	ldr	r3, [sp, #16]
   8b026:	460e      	mov	r6, r1
   8b028:	f003 0201 	and.w	r2, r3, #1
   8b02c:	1e4b      	subs	r3, r1, #1
   8b02e:	9924      	ldr	r1, [sp, #144]	; 0x90
   8b030:	920c      	str	r2, [sp, #48]	; 0x30
   8b032:	430a      	orrs	r2, r1
   8b034:	920b      	str	r2, [sp, #44]	; 0x2c
   8b036:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8b038:	441a      	add	r2, r3
   8b03a:	920a      	str	r2, [sp, #40]	; 0x28
   8b03c:	4641      	mov	r1, r8
   8b03e:	4650      	mov	r0, sl
   8b040:	f7ff fb48 	bl	8a6d4 <quorem>
   8b044:	4629      	mov	r1, r5
   8b046:	4683      	mov	fp, r0
   8b048:	4650      	mov	r0, sl
   8b04a:	f001 fe51 	bl	8ccf0 <__mcmp>
   8b04e:	463a      	mov	r2, r7
   8b050:	4641      	mov	r1, r8
   8b052:	4681      	mov	r9, r0
   8b054:	4620      	mov	r0, r4
   8b056:	f001 fe69 	bl	8cd2c <__mdiff>
   8b05a:	68c2      	ldr	r2, [r0, #12]
   8b05c:	4601      	mov	r1, r0
   8b05e:	f10b 0330 	add.w	r3, fp, #48	; 0x30
   8b062:	2a00      	cmp	r2, #0
   8b064:	d142      	bne.n	8b0ec <_dtoa_r+0x8f4>
   8b066:	9006      	str	r0, [sp, #24]
   8b068:	4650      	mov	r0, sl
   8b06a:	9308      	str	r3, [sp, #32]
   8b06c:	f001 fe40 	bl	8ccf0 <__mcmp>
   8b070:	9906      	ldr	r1, [sp, #24]
   8b072:	9004      	str	r0, [sp, #16]
   8b074:	4620      	mov	r0, r4
   8b076:	f001 fc0d 	bl	8c894 <_Bfree>
   8b07a:	9a04      	ldr	r2, [sp, #16]
   8b07c:	9b08      	ldr	r3, [sp, #32]
   8b07e:	b91a      	cbnz	r2, 8b088 <_dtoa_r+0x890>
   8b080:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8b082:	2900      	cmp	r1, #0
   8b084:	f000 82cb 	beq.w	8b61e <_dtoa_r+0xe26>
   8b088:	f1b9 0f00 	cmp.w	r9, #0
   8b08c:	f2c0 8185 	blt.w	8b39a <_dtoa_r+0xba2>
   8b090:	9924      	ldr	r1, [sp, #144]	; 0x90
   8b092:	ea41 0909 	orr.w	r9, r1, r9
   8b096:	990c      	ldr	r1, [sp, #48]	; 0x30
   8b098:	ea51 0109 	orrs.w	r1, r1, r9
   8b09c:	f000 817d 	beq.w	8b39a <_dtoa_r+0xba2>
   8b0a0:	2a00      	cmp	r2, #0
   8b0a2:	f300 81d1 	bgt.w	8b448 <_dtoa_r+0xc50>
   8b0a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8b0a8:	f106 0901 	add.w	r9, r6, #1
   8b0ac:	4296      	cmp	r6, r2
   8b0ae:	46cb      	mov	fp, r9
   8b0b0:	7033      	strb	r3, [r6, #0]
   8b0b2:	f000 81e3 	beq.w	8b47c <_dtoa_r+0xc84>
   8b0b6:	4651      	mov	r1, sl
   8b0b8:	2300      	movs	r3, #0
   8b0ba:	220a      	movs	r2, #10
   8b0bc:	4620      	mov	r0, r4
   8b0be:	f001 fbf3 	bl	8c8a8 <__multadd>
   8b0c2:	42bd      	cmp	r5, r7
   8b0c4:	4682      	mov	sl, r0
   8b0c6:	4629      	mov	r1, r5
   8b0c8:	f04f 0300 	mov.w	r3, #0
   8b0cc:	f04f 020a 	mov.w	r2, #10
   8b0d0:	4620      	mov	r0, r4
   8b0d2:	d012      	beq.n	8b0fa <_dtoa_r+0x902>
   8b0d4:	f001 fbe8 	bl	8c8a8 <__multadd>
   8b0d8:	4639      	mov	r1, r7
   8b0da:	4605      	mov	r5, r0
   8b0dc:	2300      	movs	r3, #0
   8b0de:	220a      	movs	r2, #10
   8b0e0:	4620      	mov	r0, r4
   8b0e2:	f001 fbe1 	bl	8c8a8 <__multadd>
   8b0e6:	464e      	mov	r6, r9
   8b0e8:	4607      	mov	r7, r0
   8b0ea:	e7a7      	b.n	8b03c <_dtoa_r+0x844>
   8b0ec:	4620      	mov	r0, r4
   8b0ee:	9304      	str	r3, [sp, #16]
   8b0f0:	f001 fbd0 	bl	8c894 <_Bfree>
   8b0f4:	2201      	movs	r2, #1
   8b0f6:	9b04      	ldr	r3, [sp, #16]
   8b0f8:	e7c6      	b.n	8b088 <_dtoa_r+0x890>
   8b0fa:	f001 fbd5 	bl	8c8a8 <__multadd>
   8b0fe:	464e      	mov	r6, r9
   8b100:	4605      	mov	r5, r0
   8b102:	4607      	mov	r7, r0
   8b104:	e79a      	b.n	8b03c <_dtoa_r+0x844>
   8b106:	bf00      	nop
   8b108:	0008e6b8 	.word	0x0008e6b8
   8b10c:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8b10e:	2b02      	cmp	r3, #2
   8b110:	dc7e      	bgt.n	8b210 <_dtoa_r+0xa18>
   8b112:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8b114:	2b00      	cmp	r3, #0
   8b116:	f47f af7c 	bne.w	8b012 <_dtoa_r+0x81a>
   8b11a:	4641      	mov	r1, r8
   8b11c:	4650      	mov	r0, sl
   8b11e:	f7ff fad9 	bl	8a6d4 <quorem>
   8b122:	9a07      	ldr	r2, [sp, #28]
   8b124:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8b128:	f100 0330 	add.w	r3, r0, #48	; 0x30
   8b12c:	3201      	adds	r2, #1
   8b12e:	2600      	movs	r6, #0
   8b130:	9207      	str	r2, [sp, #28]
   8b132:	f80b 3b01 	strb.w	r3, [fp], #1
   8b136:	e6f5      	b.n	8af24 <_dtoa_r+0x72c>
   8b138:	4641      	mov	r1, r8
   8b13a:	4650      	mov	r0, sl
   8b13c:	f001 fdd8 	bl	8ccf0 <__mcmp>
   8b140:	2800      	cmp	r0, #0
   8b142:	f6bf aec4 	bge.w	8aece <_dtoa_r+0x6d6>
   8b146:	4651      	mov	r1, sl
   8b148:	2300      	movs	r3, #0
   8b14a:	220a      	movs	r2, #10
   8b14c:	4620      	mov	r0, r4
   8b14e:	f001 fbab 	bl	8c8a8 <__multadd>
   8b152:	9b07      	ldr	r3, [sp, #28]
   8b154:	4682      	mov	sl, r0
   8b156:	1e5f      	subs	r7, r3, #1
   8b158:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8b15a:	2b00      	cmp	r3, #0
   8b15c:	f47f af4c 	bne.w	8aff8 <_dtoa_r+0x800>
   8b160:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8b162:	2b00      	cmp	r3, #0
   8b164:	f340 8262 	ble.w	8b62c <_dtoa_r+0xe34>
   8b168:	930a      	str	r3, [sp, #40]	; 0x28
   8b16a:	e6bb      	b.n	8aee4 <_dtoa_r+0x6ec>
   8b16c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   8b16e:	4651      	mov	r1, sl
   8b170:	4620      	mov	r0, r4
   8b172:	f001 fcfd 	bl	8cb70 <__pow5mult>
   8b176:	4682      	mov	sl, r0
   8b178:	e66c      	b.n	8ae54 <_dtoa_r+0x65c>
   8b17a:	4bba      	ldr	r3, [pc, #744]	; (8b464 <_dtoa_r+0xc6c>)
   8b17c:	9303      	str	r3, [sp, #12]
   8b17e:	3303      	adds	r3, #3
   8b180:	e419      	b.n	8a9b6 <_dtoa_r+0x1be>
   8b182:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   8b186:	2900      	cmp	r1, #0
   8b188:	f47f ae71 	bne.w	8ae6e <_dtoa_r+0x676>
   8b18c:	f3c2 0313 	ubfx	r3, r2, #0, #20
   8b190:	2b00      	cmp	r3, #0
   8b192:	f47f ae6c 	bne.w	8ae6e <_dtoa_r+0x676>
   8b196:	4bb4      	ldr	r3, [pc, #720]	; (8b468 <_dtoa_r+0xc70>)
   8b198:	4013      	ands	r3, r2
   8b19a:	2b00      	cmp	r3, #0
   8b19c:	f000 822a 	beq.w	8b5f4 <_dtoa_r+0xdfc>
   8b1a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8b1a2:	f04f 0901 	mov.w	r9, #1
   8b1a6:	3301      	adds	r3, #1
   8b1a8:	930b      	str	r3, [sp, #44]	; 0x2c
   8b1aa:	9b06      	ldr	r3, [sp, #24]
   8b1ac:	3301      	adds	r3, #1
   8b1ae:	9306      	str	r3, [sp, #24]
   8b1b0:	e65f      	b.n	8ae72 <_dtoa_r+0x67a>
   8b1b2:	2301      	movs	r3, #1
   8b1b4:	930c      	str	r3, [sp, #48]	; 0x30
   8b1b6:	9b25      	ldr	r3, [sp, #148]	; 0x94
   8b1b8:	9a07      	ldr	r2, [sp, #28]
   8b1ba:	4413      	add	r3, r2
   8b1bc:	9312      	str	r3, [sp, #72]	; 0x48
   8b1be:	3301      	adds	r3, #1
   8b1c0:	2b01      	cmp	r3, #1
   8b1c2:	461e      	mov	r6, r3
   8b1c4:	bfb8      	it	lt
   8b1c6:	2601      	movlt	r6, #1
   8b1c8:	930a      	str	r3, [sp, #40]	; 0x28
   8b1ca:	2100      	movs	r1, #0
   8b1cc:	2e17      	cmp	r6, #23
   8b1ce:	6461      	str	r1, [r4, #68]	; 0x44
   8b1d0:	f77f ac43 	ble.w	8aa5a <_dtoa_r+0x262>
   8b1d4:	2201      	movs	r2, #1
   8b1d6:	2304      	movs	r3, #4
   8b1d8:	005b      	lsls	r3, r3, #1
   8b1da:	f103 0014 	add.w	r0, r3, #20
   8b1de:	42b0      	cmp	r0, r6
   8b1e0:	4611      	mov	r1, r2
   8b1e2:	f102 0201 	add.w	r2, r2, #1
   8b1e6:	d9f7      	bls.n	8b1d8 <_dtoa_r+0x9e0>
   8b1e8:	6461      	str	r1, [r4, #68]	; 0x44
   8b1ea:	e436      	b.n	8aa5a <_dtoa_r+0x262>
   8b1ec:	2301      	movs	r3, #1
   8b1ee:	930c      	str	r3, [sp, #48]	; 0x30
   8b1f0:	9b25      	ldr	r3, [sp, #148]	; 0x94
   8b1f2:	2b00      	cmp	r3, #0
   8b1f4:	dd46      	ble.n	8b284 <_dtoa_r+0xa8c>
   8b1f6:	461e      	mov	r6, r3
   8b1f8:	9312      	str	r3, [sp, #72]	; 0x48
   8b1fa:	930a      	str	r3, [sp, #40]	; 0x28
   8b1fc:	e7e5      	b.n	8b1ca <_dtoa_r+0x9d2>
   8b1fe:	2300      	movs	r3, #0
   8b200:	930c      	str	r3, [sp, #48]	; 0x30
   8b202:	e7d8      	b.n	8b1b6 <_dtoa_r+0x9be>
   8b204:	2300      	movs	r3, #0
   8b206:	930c      	str	r3, [sp, #48]	; 0x30
   8b208:	e7f2      	b.n	8b1f0 <_dtoa_r+0x9f8>
   8b20a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8b20c:	9707      	str	r7, [sp, #28]
   8b20e:	930a      	str	r3, [sp, #40]	; 0x28
   8b210:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8b212:	2b00      	cmp	r3, #0
   8b214:	f47f ad40 	bne.w	8ac98 <_dtoa_r+0x4a0>
   8b218:	4641      	mov	r1, r8
   8b21a:	2205      	movs	r2, #5
   8b21c:	4620      	mov	r0, r4
   8b21e:	f001 fb43 	bl	8c8a8 <__multadd>
   8b222:	4680      	mov	r8, r0
   8b224:	4650      	mov	r0, sl
   8b226:	4641      	mov	r1, r8
   8b228:	f001 fd62 	bl	8ccf0 <__mcmp>
   8b22c:	2800      	cmp	r0, #0
   8b22e:	f77f ad33 	ble.w	8ac98 <_dtoa_r+0x4a0>
   8b232:	9f03      	ldr	r7, [sp, #12]
   8b234:	2231      	movs	r2, #49	; 0x31
   8b236:	463b      	mov	r3, r7
   8b238:	9e07      	ldr	r6, [sp, #28]
   8b23a:	f803 2b01 	strb.w	r2, [r3], #1
   8b23e:	3601      	adds	r6, #1
   8b240:	9303      	str	r3, [sp, #12]
   8b242:	4641      	mov	r1, r8
   8b244:	4620      	mov	r0, r4
   8b246:	f001 fb25 	bl	8c894 <_Bfree>
   8b24a:	1c73      	adds	r3, r6, #1
   8b24c:	f8dd 900c 	ldr.w	r9, [sp, #12]
   8b250:	9307      	str	r3, [sp, #28]
   8b252:	9703      	str	r7, [sp, #12]
   8b254:	2d00      	cmp	r5, #0
   8b256:	f47f ae90 	bne.w	8af7a <_dtoa_r+0x782>
   8b25a:	e692      	b.n	8af82 <_dtoa_r+0x78a>
   8b25c:	4629      	mov	r1, r5
   8b25e:	4632      	mov	r2, r6
   8b260:	4620      	mov	r0, r4
   8b262:	f001 fcd1 	bl	8cc08 <__lshift>
   8b266:	4605      	mov	r5, r0
   8b268:	e6d6      	b.n	8b018 <_dtoa_r+0x820>
   8b26a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8b26c:	970d      	str	r7, [sp, #52]	; 0x34
   8b26e:	1afb      	subs	r3, r7, r3
   8b270:	449b      	add	fp, r3
   8b272:	2700      	movs	r7, #0
   8b274:	e58c      	b.n	8ad90 <_dtoa_r+0x598>
   8b276:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   8b27a:	f04f 0902 	mov.w	r9, #2
   8b27e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
   8b282:	e417      	b.n	8aab4 <_dtoa_r+0x2bc>
   8b284:	2301      	movs	r3, #1
   8b286:	9325      	str	r3, [sp, #148]	; 0x94
   8b288:	930a      	str	r3, [sp, #40]	; 0x28
   8b28a:	f7ff bbe2 	b.w	8aa52 <_dtoa_r+0x25a>
   8b28e:	d103      	bne.n	8b298 <_dtoa_r+0xaa0>
   8b290:	9b04      	ldr	r3, [sp, #16]
   8b292:	07db      	lsls	r3, r3, #31
   8b294:	f53f ae53 	bmi.w	8af3e <_dtoa_r+0x746>
   8b298:	46d9      	mov	r9, fp
   8b29a:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
   8b29e:	2b30      	cmp	r3, #48	; 0x30
   8b2a0:	d0fa      	beq.n	8b298 <_dtoa_r+0xaa0>
   8b2a2:	e65e      	b.n	8af62 <_dtoa_r+0x76a>
   8b2a4:	4648      	mov	r0, r9
   8b2a6:	f002 fd5d 	bl	8dd64 <__aeabi_i2d>
   8b2aa:	4632      	mov	r2, r6
   8b2ac:	463b      	mov	r3, r7
   8b2ae:	f002 fdc3 	bl	8de38 <__aeabi_dmul>
   8b2b2:	2200      	movs	r2, #0
   8b2b4:	4b6d      	ldr	r3, [pc, #436]	; (8b46c <_dtoa_r+0xc74>)
   8b2b6:	f002 fc09 	bl	8dacc <__adddf3>
   8b2ba:	4680      	mov	r8, r0
   8b2bc:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
   8b2c0:	4630      	mov	r0, r6
   8b2c2:	4639      	mov	r1, r7
   8b2c4:	2200      	movs	r2, #0
   8b2c6:	4b6a      	ldr	r3, [pc, #424]	; (8b470 <_dtoa_r+0xc78>)
   8b2c8:	f002 fbfe 	bl	8dac8 <__aeabi_dsub>
   8b2cc:	4642      	mov	r2, r8
   8b2ce:	464b      	mov	r3, r9
   8b2d0:	4606      	mov	r6, r0
   8b2d2:	460f      	mov	r7, r1
   8b2d4:	f003 f840 	bl	8e358 <__aeabi_dcmpgt>
   8b2d8:	2800      	cmp	r0, #0
   8b2da:	f040 8187 	bne.w	8b5ec <_dtoa_r+0xdf4>
   8b2de:	4642      	mov	r2, r8
   8b2e0:	4630      	mov	r0, r6
   8b2e2:	4639      	mov	r1, r7
   8b2e4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
   8b2e8:	f003 f818 	bl	8e31c <__aeabi_dcmplt>
   8b2ec:	2800      	cmp	r0, #0
   8b2ee:	f43f acaa 	beq.w	8ac46 <_dtoa_r+0x44e>
   8b2f2:	f04f 0800 	mov.w	r8, #0
   8b2f6:	4645      	mov	r5, r8
   8b2f8:	e4ce      	b.n	8ac98 <_dtoa_r+0x4a0>
   8b2fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8b2fc:	2a00      	cmp	r2, #0
   8b2fe:	f000 80c3 	beq.w	8b488 <_dtoa_r+0xc90>
   8b302:	9a06      	ldr	r2, [sp, #24]
   8b304:	f203 4333 	addw	r3, r3, #1075	; 0x433
   8b308:	441a      	add	r2, r3
   8b30a:	9206      	str	r2, [sp, #24]
   8b30c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   8b30e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
   8b310:	4616      	mov	r6, r2
   8b312:	441a      	add	r2, r3
   8b314:	920b      	str	r2, [sp, #44]	; 0x2c
   8b316:	e547      	b.n	8ada8 <_dtoa_r+0x5b0>
   8b318:	2331      	movs	r3, #49	; 0x31
   8b31a:	9a07      	ldr	r2, [sp, #28]
   8b31c:	3201      	adds	r2, #1
   8b31e:	9207      	str	r2, [sp, #28]
   8b320:	9a03      	ldr	r2, [sp, #12]
   8b322:	7013      	strb	r3, [r2, #0]
   8b324:	e61d      	b.n	8af62 <_dtoa_r+0x76a>
   8b326:	f000 814b 	beq.w	8b5c0 <_dtoa_r+0xdc8>
   8b32a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8b32e:	9b07      	ldr	r3, [sp, #28]
   8b330:	425d      	negs	r5, r3
   8b332:	4b50      	ldr	r3, [pc, #320]	; (8b474 <_dtoa_r+0xc7c>)
   8b334:	f005 020f 	and.w	r2, r5, #15
   8b338:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   8b33c:	e9d3 2300 	ldrd	r2, r3, [r3]
   8b340:	f002 fd7a 	bl	8de38 <__aeabi_dmul>
   8b344:	112d      	asrs	r5, r5, #4
   8b346:	4606      	mov	r6, r0
   8b348:	460f      	mov	r7, r1
   8b34a:	f000 817d 	beq.w	8b648 <_dtoa_r+0xe50>
   8b34e:	2300      	movs	r3, #0
   8b350:	f04f 0902 	mov.w	r9, #2
   8b354:	f8df 8120 	ldr.w	r8, [pc, #288]	; 8b478 <_dtoa_r+0xc80>
   8b358:	07ea      	lsls	r2, r5, #31
   8b35a:	d505      	bpl.n	8b368 <_dtoa_r+0xb70>
   8b35c:	e9d8 2300 	ldrd	r2, r3, [r8]
   8b360:	f002 fd6a 	bl	8de38 <__aeabi_dmul>
   8b364:	2301      	movs	r3, #1
   8b366:	4499      	add	r9, r3
   8b368:	106d      	asrs	r5, r5, #1
   8b36a:	f108 0808 	add.w	r8, r8, #8
   8b36e:	d1f3      	bne.n	8b358 <_dtoa_r+0xb60>
   8b370:	2b00      	cmp	r3, #0
   8b372:	f43f abba 	beq.w	8aaea <_dtoa_r+0x2f2>
   8b376:	4606      	mov	r6, r0
   8b378:	460f      	mov	r7, r1
   8b37a:	f7ff bbb6 	b.w	8aaea <_dtoa_r+0x2f2>
   8b37e:	900e      	str	r0, [sp, #56]	; 0x38
   8b380:	e520      	b.n	8adc4 <_dtoa_r+0x5cc>
   8b382:	9b04      	ldr	r3, [sp, #16]
   8b384:	2b00      	cmp	r3, #0
   8b386:	f47f ae2b 	bne.w	8afe0 <_dtoa_r+0x7e8>
   8b38a:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
   8b38e:	f3c2 0313 	ubfx	r3, r2, #0, #20
   8b392:	2b00      	cmp	r3, #0
   8b394:	f43f aeff 	beq.w	8b196 <_dtoa_r+0x99e>
   8b398:	e622      	b.n	8afe0 <_dtoa_r+0x7e8>
   8b39a:	2a00      	cmp	r2, #0
   8b39c:	dd12      	ble.n	8b3c4 <_dtoa_r+0xbcc>
   8b39e:	4651      	mov	r1, sl
   8b3a0:	2201      	movs	r2, #1
   8b3a2:	4620      	mov	r0, r4
   8b3a4:	9304      	str	r3, [sp, #16]
   8b3a6:	f001 fc2f 	bl	8cc08 <__lshift>
   8b3aa:	4641      	mov	r1, r8
   8b3ac:	4682      	mov	sl, r0
   8b3ae:	f001 fc9f 	bl	8ccf0 <__mcmp>
   8b3b2:	2800      	cmp	r0, #0
   8b3b4:	9b04      	ldr	r3, [sp, #16]
   8b3b6:	f340 812c 	ble.w	8b612 <_dtoa_r+0xe1a>
   8b3ba:	2b39      	cmp	r3, #57	; 0x39
   8b3bc:	f000 810c 	beq.w	8b5d8 <_dtoa_r+0xde0>
   8b3c0:	f10b 0331 	add.w	r3, fp, #49	; 0x31
   8b3c4:	46b1      	mov	r9, r6
   8b3c6:	f809 3b01 	strb.w	r3, [r9], #1
   8b3ca:	9b07      	ldr	r3, [sp, #28]
   8b3cc:	462e      	mov	r6, r5
   8b3ce:	3301      	adds	r3, #1
   8b3d0:	463d      	mov	r5, r7
   8b3d2:	9307      	str	r3, [sp, #28]
   8b3d4:	e5c5      	b.n	8af62 <_dtoa_r+0x76a>
   8b3d6:	4655      	mov	r5, sl
   8b3d8:	9c08      	ldr	r4, [sp, #32]
   8b3da:	f8dd a018 	ldr.w	sl, [sp, #24]
   8b3de:	4602      	mov	r2, r0
   8b3e0:	460b      	mov	r3, r1
   8b3e2:	f002 fb73 	bl	8dacc <__adddf3>
   8b3e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   8b3ea:	4606      	mov	r6, r0
   8b3ec:	460f      	mov	r7, r1
   8b3ee:	f002 ffb3 	bl	8e358 <__aeabi_dcmpgt>
   8b3f2:	b960      	cbnz	r0, 8b40e <_dtoa_r+0xc16>
   8b3f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   8b3f8:	4630      	mov	r0, r6
   8b3fa:	4639      	mov	r1, r7
   8b3fc:	f002 ff84 	bl	8e308 <__aeabi_dcmpeq>
   8b400:	2800      	cmp	r0, #0
   8b402:	f43f aca3 	beq.w	8ad4c <_dtoa_r+0x554>
   8b406:	f018 0f01 	tst.w	r8, #1
   8b40a:	f43f ac9f 	beq.w	8ad4c <_dtoa_r+0x554>
   8b40e:	9a03      	ldr	r2, [sp, #12]
   8b410:	e40a      	b.n	8ac28 <_dtoa_r+0x430>
   8b412:	4620      	mov	r0, r4
   8b414:	6869      	ldr	r1, [r5, #4]
   8b416:	f001 fa17 	bl	8c848 <_Balloc>
   8b41a:	4606      	mov	r6, r0
   8b41c:	2800      	cmp	r0, #0
   8b41e:	f000 8117 	beq.w	8b650 <_dtoa_r+0xe58>
   8b422:	692b      	ldr	r3, [r5, #16]
   8b424:	f105 010c 	add.w	r1, r5, #12
   8b428:	3302      	adds	r3, #2
   8b42a:	009a      	lsls	r2, r3, #2
   8b42c:	300c      	adds	r0, #12
   8b42e:	f7fc fa5b 	bl	878e8 <memcpy>
   8b432:	4631      	mov	r1, r6
   8b434:	2201      	movs	r2, #1
   8b436:	4620      	mov	r0, r4
   8b438:	f001 fbe6 	bl	8cc08 <__lshift>
   8b43c:	4607      	mov	r7, r0
   8b43e:	e5f0      	b.n	8b022 <_dtoa_r+0x82a>
   8b440:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
   8b444:	1a9e      	subs	r6, r3, r2
   8b446:	e4af      	b.n	8ada8 <_dtoa_r+0x5b0>
   8b448:	2b39      	cmp	r3, #57	; 0x39
   8b44a:	f000 80c5 	beq.w	8b5d8 <_dtoa_r+0xde0>
   8b44e:	46b1      	mov	r9, r6
   8b450:	3301      	adds	r3, #1
   8b452:	f809 3b01 	strb.w	r3, [r9], #1
   8b456:	9b07      	ldr	r3, [sp, #28]
   8b458:	462e      	mov	r6, r5
   8b45a:	3301      	adds	r3, #1
   8b45c:	463d      	mov	r5, r7
   8b45e:	9307      	str	r3, [sp, #28]
   8b460:	e57f      	b.n	8af62 <_dtoa_r+0x76a>
   8b462:	bf00      	nop
   8b464:	0008e6fc 	.word	0x0008e6fc
   8b468:	7ff00000 	.word	0x7ff00000
   8b46c:	401c0000 	.word	0x401c0000
   8b470:	40140000 	.word	0x40140000
   8b474:	0008e858 	.word	0x0008e858
   8b478:	0008e830 	.word	0x0008e830
   8b47c:	9a07      	ldr	r2, [sp, #28]
   8b47e:	462e      	mov	r6, r5
   8b480:	3201      	adds	r2, #1
   8b482:	463d      	mov	r5, r7
   8b484:	9207      	str	r2, [sp, #28]
   8b486:	e54d      	b.n	8af24 <_dtoa_r+0x72c>
   8b488:	9b18      	ldr	r3, [sp, #96]	; 0x60
   8b48a:	9a06      	ldr	r2, [sp, #24]
   8b48c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8b48e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   8b492:	441a      	add	r2, r3
   8b494:	9206      	str	r2, [sp, #24]
   8b496:	460a      	mov	r2, r1
   8b498:	441a      	add	r2, r3
   8b49a:	460e      	mov	r6, r1
   8b49c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
   8b49e:	920b      	str	r2, [sp, #44]	; 0x2c
   8b4a0:	e482      	b.n	8ada8 <_dtoa_r+0x5b0>
   8b4a2:	9810      	ldr	r0, [sp, #64]	; 0x40
   8b4a4:	497f      	ldr	r1, [pc, #508]	; (8b6a4 <_dtoa_r+0xeac>)
   8b4a6:	4642      	mov	r2, r8
   8b4a8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
   8b4ac:	464b      	mov	r3, r9
   8b4ae:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   8b4b2:	f002 fcc1 	bl	8de38 <__aeabi_dmul>
   8b4b6:	4602      	mov	r2, r0
   8b4b8:	460b      	mov	r3, r1
   8b4ba:	4630      	mov	r0, r6
   8b4bc:	4639      	mov	r1, r7
   8b4be:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
   8b4c2:	f002 ff69 	bl	8e398 <__aeabi_d2iz>
   8b4c6:	4680      	mov	r8, r0
   8b4c8:	f002 fc4c 	bl	8dd64 <__aeabi_i2d>
   8b4cc:	460b      	mov	r3, r1
   8b4ce:	4602      	mov	r2, r0
   8b4d0:	4639      	mov	r1, r7
   8b4d2:	4630      	mov	r0, r6
   8b4d4:	f002 faf8 	bl	8dac8 <__aeabi_dsub>
   8b4d8:	4606      	mov	r6, r0
   8b4da:	9810      	ldr	r0, [sp, #64]	; 0x40
   8b4dc:	9d03      	ldr	r5, [sp, #12]
   8b4de:	f108 0330 	add.w	r3, r8, #48	; 0x30
   8b4e2:	2801      	cmp	r0, #1
   8b4e4:	460f      	mov	r7, r1
   8b4e6:	f805 3b01 	strb.w	r3, [r5], #1
   8b4ea:	d01e      	beq.n	8b52a <_dtoa_r+0xd32>
   8b4ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
   8b4ee:	9a03      	ldr	r2, [sp, #12]
   8b4f0:	4413      	add	r3, r2
   8b4f2:	4698      	mov	r8, r3
   8b4f4:	2200      	movs	r2, #0
   8b4f6:	4b6c      	ldr	r3, [pc, #432]	; (8b6a8 <_dtoa_r+0xeb0>)
   8b4f8:	4630      	mov	r0, r6
   8b4fa:	4639      	mov	r1, r7
   8b4fc:	f002 fc9c 	bl	8de38 <__aeabi_dmul>
   8b500:	460f      	mov	r7, r1
   8b502:	4606      	mov	r6, r0
   8b504:	f002 ff48 	bl	8e398 <__aeabi_d2iz>
   8b508:	4681      	mov	r9, r0
   8b50a:	f002 fc2b 	bl	8dd64 <__aeabi_i2d>
   8b50e:	4602      	mov	r2, r0
   8b510:	460b      	mov	r3, r1
   8b512:	4630      	mov	r0, r6
   8b514:	4639      	mov	r1, r7
   8b516:	f002 fad7 	bl	8dac8 <__aeabi_dsub>
   8b51a:	f109 0930 	add.w	r9, r9, #48	; 0x30
   8b51e:	f805 9b01 	strb.w	r9, [r5], #1
   8b522:	4545      	cmp	r5, r8
   8b524:	4606      	mov	r6, r0
   8b526:	460f      	mov	r7, r1
   8b528:	d1e4      	bne.n	8b4f4 <_dtoa_r+0xcfc>
   8b52a:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
   8b52e:	2200      	movs	r2, #0
   8b530:	4b5e      	ldr	r3, [pc, #376]	; (8b6ac <_dtoa_r+0xeb4>)
   8b532:	4640      	mov	r0, r8
   8b534:	4649      	mov	r1, r9
   8b536:	f002 fac9 	bl	8dacc <__adddf3>
   8b53a:	4632      	mov	r2, r6
   8b53c:	463b      	mov	r3, r7
   8b53e:	f002 feed 	bl	8e31c <__aeabi_dcmplt>
   8b542:	2800      	cmp	r0, #0
   8b544:	d158      	bne.n	8b5f8 <_dtoa_r+0xe00>
   8b546:	4642      	mov	r2, r8
   8b548:	464b      	mov	r3, r9
   8b54a:	2000      	movs	r0, #0
   8b54c:	4957      	ldr	r1, [pc, #348]	; (8b6ac <_dtoa_r+0xeb4>)
   8b54e:	f002 fabb 	bl	8dac8 <__aeabi_dsub>
   8b552:	4632      	mov	r2, r6
   8b554:	463b      	mov	r3, r7
   8b556:	f002 feff 	bl	8e358 <__aeabi_dcmpgt>
   8b55a:	2800      	cmp	r0, #0
   8b55c:	f43f ab73 	beq.w	8ac46 <_dtoa_r+0x44e>
   8b560:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   8b564:	46a9      	mov	r9, r5
   8b566:	2b30      	cmp	r3, #48	; 0x30
   8b568:	f105 35ff 	add.w	r5, r5, #4294967295
   8b56c:	d0f8      	beq.n	8b560 <_dtoa_r+0xd68>
   8b56e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8b570:	3301      	adds	r3, #1
   8b572:	9307      	str	r3, [sp, #28]
   8b574:	e505      	b.n	8af82 <_dtoa_r+0x78a>
   8b576:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8b578:	2b00      	cmp	r3, #0
   8b57a:	f43f ae93 	beq.w	8b2a4 <_dtoa_r+0xaac>
   8b57e:	9d12      	ldr	r5, [sp, #72]	; 0x48
   8b580:	2d00      	cmp	r5, #0
   8b582:	f77f ab60 	ble.w	8ac46 <_dtoa_r+0x44e>
   8b586:	2200      	movs	r2, #0
   8b588:	4b47      	ldr	r3, [pc, #284]	; (8b6a8 <_dtoa_r+0xeb0>)
   8b58a:	4630      	mov	r0, r6
   8b58c:	4639      	mov	r1, r7
   8b58e:	f002 fc53 	bl	8de38 <__aeabi_dmul>
   8b592:	4606      	mov	r6, r0
   8b594:	460f      	mov	r7, r1
   8b596:	f109 0001 	add.w	r0, r9, #1
   8b59a:	f002 fbe3 	bl	8dd64 <__aeabi_i2d>
   8b59e:	4632      	mov	r2, r6
   8b5a0:	463b      	mov	r3, r7
   8b5a2:	f002 fc49 	bl	8de38 <__aeabi_dmul>
   8b5a6:	2200      	movs	r2, #0
   8b5a8:	4b41      	ldr	r3, [pc, #260]	; (8b6b0 <_dtoa_r+0xeb8>)
   8b5aa:	f002 fa8f 	bl	8dacc <__adddf3>
   8b5ae:	9a07      	ldr	r2, [sp, #28]
   8b5b0:	4680      	mov	r8, r0
   8b5b2:	3a01      	subs	r2, #1
   8b5b4:	9213      	str	r2, [sp, #76]	; 0x4c
   8b5b6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
   8b5ba:	9510      	str	r5, [sp, #64]	; 0x40
   8b5bc:	f7ff bab6 	b.w	8ab2c <_dtoa_r+0x334>
   8b5c0:	f04f 0902 	mov.w	r9, #2
   8b5c4:	e9dd 6708 	ldrd	r6, r7, [sp, #32]
   8b5c8:	f7ff ba8f 	b.w	8aaea <_dtoa_r+0x2f2>
   8b5cc:	9b07      	ldr	r3, [sp, #28]
   8b5ce:	3301      	adds	r3, #1
   8b5d0:	9307      	str	r3, [sp, #28]
   8b5d2:	2331      	movs	r3, #49	; 0x31
   8b5d4:	f7ff bb2f 	b.w	8ac36 <_dtoa_r+0x43e>
   8b5d8:	46b3      	mov	fp, r6
   8b5da:	2339      	movs	r3, #57	; 0x39
   8b5dc:	9a07      	ldr	r2, [sp, #28]
   8b5de:	462e      	mov	r6, r5
   8b5e0:	3201      	adds	r2, #1
   8b5e2:	463d      	mov	r5, r7
   8b5e4:	9207      	str	r2, [sp, #28]
   8b5e6:	f80b 3b01 	strb.w	r3, [fp], #1
   8b5ea:	e4aa      	b.n	8af42 <_dtoa_r+0x74a>
   8b5ec:	f04f 0800 	mov.w	r8, #0
   8b5f0:	4645      	mov	r5, r8
   8b5f2:	e61e      	b.n	8b232 <_dtoa_r+0xa3a>
   8b5f4:	4699      	mov	r9, r3
   8b5f6:	e43c      	b.n	8ae72 <_dtoa_r+0x67a>
   8b5f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8b5fa:	9a03      	ldr	r2, [sp, #12]
   8b5fc:	9307      	str	r3, [sp, #28]
   8b5fe:	f7ff bb13 	b.w	8ac28 <_dtoa_r+0x430>
   8b602:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
   8b606:	9c10      	ldr	r4, [sp, #64]	; 0x40
   8b608:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8b60a:	46a9      	mov	r9, r5
   8b60c:	3301      	adds	r3, #1
   8b60e:	9307      	str	r3, [sp, #28]
   8b610:	e4b7      	b.n	8af82 <_dtoa_r+0x78a>
   8b612:	f47f aed7 	bne.w	8b3c4 <_dtoa_r+0xbcc>
   8b616:	07da      	lsls	r2, r3, #31
   8b618:	f57f aed4 	bpl.w	8b3c4 <_dtoa_r+0xbcc>
   8b61c:	e6cd      	b.n	8b3ba <_dtoa_r+0xbc2>
   8b61e:	2b39      	cmp	r3, #57	; 0x39
   8b620:	d0da      	beq.n	8b5d8 <_dtoa_r+0xde0>
   8b622:	f1b9 0f00 	cmp.w	r9, #0
   8b626:	f73f aecb 	bgt.w	8b3c0 <_dtoa_r+0xbc8>
   8b62a:	e6cb      	b.n	8b3c4 <_dtoa_r+0xbcc>
   8b62c:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8b62e:	2b02      	cmp	r3, #2
   8b630:	f73f adeb 	bgt.w	8b20a <_dtoa_r+0xa12>
   8b634:	9707      	str	r7, [sp, #28]
   8b636:	e570      	b.n	8b11a <_dtoa_r+0x922>
   8b638:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8b63a:	2b02      	cmp	r3, #2
   8b63c:	f73f ade5 	bgt.w	8b20a <_dtoa_r+0xa12>
   8b640:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8b642:	9707      	str	r7, [sp, #28]
   8b644:	930a      	str	r3, [sp, #40]	; 0x28
   8b646:	e4e4      	b.n	8b012 <_dtoa_r+0x81a>
   8b648:	f04f 0902 	mov.w	r9, #2
   8b64c:	f7ff ba4d 	b.w	8aaea <_dtoa_r+0x2f2>
   8b650:	4602      	mov	r2, r0
   8b652:	f240 21ea 	movw	r1, #746	; 0x2ea
   8b656:	4b17      	ldr	r3, [pc, #92]	; (8b6b4 <_dtoa_r+0xebc>)
   8b658:	4817      	ldr	r0, [pc, #92]	; (8b6b8 <_dtoa_r+0xec0>)
   8b65a:	f002 f8af 	bl	8d7bc <__assert_func>
   8b65e:	4b17      	ldr	r3, [pc, #92]	; (8b6bc <_dtoa_r+0xec4>)
   8b660:	9303      	str	r3, [sp, #12]
   8b662:	f7ff b904 	b.w	8a86e <_dtoa_r+0x76>
   8b666:	2500      	movs	r5, #0
   8b668:	4620      	mov	r0, r4
   8b66a:	4629      	mov	r1, r5
   8b66c:	6465      	str	r5, [r4, #68]	; 0x44
   8b66e:	f001 f8eb 	bl	8c848 <_Balloc>
   8b672:	9003      	str	r0, [sp, #12]
   8b674:	b958      	cbnz	r0, 8b68e <_dtoa_r+0xe96>
   8b676:	2200      	movs	r2, #0
   8b678:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
   8b67c:	4b0d      	ldr	r3, [pc, #52]	; (8b6b4 <_dtoa_r+0xebc>)
   8b67e:	480e      	ldr	r0, [pc, #56]	; (8b6b8 <_dtoa_r+0xec0>)
   8b680:	f002 f89c 	bl	8d7bc <__assert_func>
   8b684:	f43f ac0d 	beq.w	8aea2 <_dtoa_r+0x6aa>
   8b688:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
   8b68c:	e48f      	b.n	8afae <_dtoa_r+0x7b6>
   8b68e:	f04f 33ff 	mov.w	r3, #4294967295
   8b692:	9312      	str	r3, [sp, #72]	; 0x48
   8b694:	930a      	str	r3, [sp, #40]	; 0x28
   8b696:	2301      	movs	r3, #1
   8b698:	9a03      	ldr	r2, [sp, #12]
   8b69a:	9525      	str	r5, [sp, #148]	; 0x94
   8b69c:	6422      	str	r2, [r4, #64]	; 0x40
   8b69e:	930c      	str	r3, [sp, #48]	; 0x30
   8b6a0:	f7ff bad1 	b.w	8ac46 <_dtoa_r+0x44e>
   8b6a4:	0008e858 	.word	0x0008e858
   8b6a8:	40240000 	.word	0x40240000
   8b6ac:	3fe00000 	.word	0x3fe00000
   8b6b0:	401c0000 	.word	0x401c0000
   8b6b4:	0008e70c 	.word	0x0008e70c
   8b6b8:	0008e720 	.word	0x0008e720
   8b6bc:	0008e700 	.word	0x0008e700

0008b6c0 <__sflush_r>:
   8b6c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
   8b6c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8b6c8:	460d      	mov	r5, r1
   8b6ca:	0711      	lsls	r1, r2, #28
   8b6cc:	4680      	mov	r8, r0
   8b6ce:	d447      	bmi.n	8b760 <__sflush_r+0xa0>
   8b6d0:	686b      	ldr	r3, [r5, #4]
   8b6d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   8b6d6:	2b00      	cmp	r3, #0
   8b6d8:	81aa      	strh	r2, [r5, #12]
   8b6da:	dd5e      	ble.n	8b79a <__sflush_r+0xda>
   8b6dc:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8b6de:	2c00      	cmp	r4, #0
   8b6e0:	d058      	beq.n	8b794 <__sflush_r+0xd4>
   8b6e2:	2300      	movs	r3, #0
   8b6e4:	f8d8 6000 	ldr.w	r6, [r8]
   8b6e8:	f8c8 3000 	str.w	r3, [r8]
   8b6ec:	b293      	uxth	r3, r2
   8b6ee:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
   8b6f2:	d156      	bne.n	8b7a2 <__sflush_r+0xe2>
   8b6f4:	2301      	movs	r3, #1
   8b6f6:	4640      	mov	r0, r8
   8b6f8:	69e9      	ldr	r1, [r5, #28]
   8b6fa:	47a0      	blx	r4
   8b6fc:	1c43      	adds	r3, r0, #1
   8b6fe:	d067      	beq.n	8b7d0 <__sflush_r+0x110>
   8b700:	89ab      	ldrh	r3, [r5, #12]
   8b702:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8b704:	075f      	lsls	r7, r3, #29
   8b706:	d505      	bpl.n	8b714 <__sflush_r+0x54>
   8b708:	686a      	ldr	r2, [r5, #4]
   8b70a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8b70c:	1a80      	subs	r0, r0, r2
   8b70e:	b10b      	cbz	r3, 8b714 <__sflush_r+0x54>
   8b710:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8b712:	1ac0      	subs	r0, r0, r3
   8b714:	4602      	mov	r2, r0
   8b716:	69e9      	ldr	r1, [r5, #28]
   8b718:	2300      	movs	r3, #0
   8b71a:	4640      	mov	r0, r8
   8b71c:	47a0      	blx	r4
   8b71e:	1c41      	adds	r1, r0, #1
   8b720:	d141      	bne.n	8b7a6 <__sflush_r+0xe6>
   8b722:	f8d8 3000 	ldr.w	r3, [r8]
   8b726:	2b00      	cmp	r3, #0
   8b728:	d03d      	beq.n	8b7a6 <__sflush_r+0xe6>
   8b72a:	2b1d      	cmp	r3, #29
   8b72c:	d001      	beq.n	8b732 <__sflush_r+0x72>
   8b72e:	2b16      	cmp	r3, #22
   8b730:	d156      	bne.n	8b7e0 <__sflush_r+0x120>
   8b732:	2100      	movs	r1, #0
   8b734:	692a      	ldr	r2, [r5, #16]
   8b736:	89ab      	ldrh	r3, [r5, #12]
   8b738:	e9c5 2100 	strd	r2, r1, [r5]
   8b73c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8b740:	81ab      	strh	r3, [r5, #12]
   8b742:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8b744:	f8c8 6000 	str.w	r6, [r8]
   8b748:	b321      	cbz	r1, 8b794 <__sflush_r+0xd4>
   8b74a:	f105 0340 	add.w	r3, r5, #64	; 0x40
   8b74e:	4299      	cmp	r1, r3
   8b750:	d002      	beq.n	8b758 <__sflush_r+0x98>
   8b752:	4640      	mov	r0, r8
   8b754:	f000 f9cc 	bl	8baf0 <_free_r>
   8b758:	2000      	movs	r0, #0
   8b75a:	6328      	str	r0, [r5, #48]	; 0x30
   8b75c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8b760:	692f      	ldr	r7, [r5, #16]
   8b762:	b1bf      	cbz	r7, 8b794 <__sflush_r+0xd4>
   8b764:	b293      	uxth	r3, r2
   8b766:	079a      	lsls	r2, r3, #30
   8b768:	bf18      	it	ne
   8b76a:	2300      	movne	r3, #0
   8b76c:	682e      	ldr	r6, [r5, #0]
   8b76e:	bf08      	it	eq
   8b770:	696b      	ldreq	r3, [r5, #20]
   8b772:	602f      	str	r7, [r5, #0]
   8b774:	1bf6      	subs	r6, r6, r7
   8b776:	60ab      	str	r3, [r5, #8]
   8b778:	e00a      	b.n	8b790 <__sflush_r+0xd0>
   8b77a:	4633      	mov	r3, r6
   8b77c:	463a      	mov	r2, r7
   8b77e:	6a6c      	ldr	r4, [r5, #36]	; 0x24
   8b780:	4640      	mov	r0, r8
   8b782:	69e9      	ldr	r1, [r5, #28]
   8b784:	47a0      	blx	r4
   8b786:	1e04      	subs	r4, r0, #0
   8b788:	eba6 0604 	sub.w	r6, r6, r4
   8b78c:	4427      	add	r7, r4
   8b78e:	dd17      	ble.n	8b7c0 <__sflush_r+0x100>
   8b790:	2e00      	cmp	r6, #0
   8b792:	dcf2      	bgt.n	8b77a <__sflush_r+0xba>
   8b794:	2000      	movs	r0, #0
   8b796:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8b79a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8b79c:	2b00      	cmp	r3, #0
   8b79e:	dc9d      	bgt.n	8b6dc <__sflush_r+0x1c>
   8b7a0:	e7f8      	b.n	8b794 <__sflush_r+0xd4>
   8b7a2:	6d28      	ldr	r0, [r5, #80]	; 0x50
   8b7a4:	e7ae      	b.n	8b704 <__sflush_r+0x44>
   8b7a6:	2100      	movs	r1, #0
   8b7a8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   8b7ac:	692a      	ldr	r2, [r5, #16]
   8b7ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8b7b2:	81ab      	strh	r3, [r5, #12]
   8b7b4:	04db      	lsls	r3, r3, #19
   8b7b6:	e9c5 2100 	strd	r2, r1, [r5]
   8b7ba:	d5c2      	bpl.n	8b742 <__sflush_r+0x82>
   8b7bc:	6528      	str	r0, [r5, #80]	; 0x50
   8b7be:	e7c0      	b.n	8b742 <__sflush_r+0x82>
   8b7c0:	89ab      	ldrh	r3, [r5, #12]
   8b7c2:	f04f 30ff 	mov.w	r0, #4294967295
   8b7c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8b7ca:	81ab      	strh	r3, [r5, #12]
   8b7cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8b7d0:	f8d8 3000 	ldr.w	r3, [r8]
   8b7d4:	2b00      	cmp	r3, #0
   8b7d6:	d093      	beq.n	8b700 <__sflush_r+0x40>
   8b7d8:	2b1d      	cmp	r3, #29
   8b7da:	d006      	beq.n	8b7ea <__sflush_r+0x12a>
   8b7dc:	2b16      	cmp	r3, #22
   8b7de:	d004      	beq.n	8b7ea <__sflush_r+0x12a>
   8b7e0:	89ab      	ldrh	r3, [r5, #12]
   8b7e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8b7e6:	81ab      	strh	r3, [r5, #12]
   8b7e8:	e7d5      	b.n	8b796 <__sflush_r+0xd6>
   8b7ea:	f8c8 6000 	str.w	r6, [r8]
   8b7ee:	e7d1      	b.n	8b794 <__sflush_r+0xd4>

0008b7f0 <_fflush_r>:
   8b7f0:	b538      	push	{r3, r4, r5, lr}
   8b7f2:	460c      	mov	r4, r1
   8b7f4:	4605      	mov	r5, r0
   8b7f6:	b108      	cbz	r0, 8b7fc <_fflush_r+0xc>
   8b7f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8b7fa:	b1a3      	cbz	r3, 8b826 <_fflush_r+0x36>
   8b7fc:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   8b800:	b1b8      	cbz	r0, 8b832 <_fflush_r+0x42>
   8b802:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8b804:	07db      	lsls	r3, r3, #31
   8b806:	d401      	bmi.n	8b80c <_fflush_r+0x1c>
   8b808:	0581      	lsls	r1, r0, #22
   8b80a:	d515      	bpl.n	8b838 <_fflush_r+0x48>
   8b80c:	4628      	mov	r0, r5
   8b80e:	4621      	mov	r1, r4
   8b810:	f7ff ff56 	bl	8b6c0 <__sflush_r>
   8b814:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8b816:	4605      	mov	r5, r0
   8b818:	07da      	lsls	r2, r3, #31
   8b81a:	d402      	bmi.n	8b822 <_fflush_r+0x32>
   8b81c:	89a3      	ldrh	r3, [r4, #12]
   8b81e:	059b      	lsls	r3, r3, #22
   8b820:	d50e      	bpl.n	8b840 <_fflush_r+0x50>
   8b822:	4628      	mov	r0, r5
   8b824:	bd38      	pop	{r3, r4, r5, pc}
   8b826:	f000 f83f 	bl	8b8a8 <__sinit>
   8b82a:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   8b82e:	2800      	cmp	r0, #0
   8b830:	d1e7      	bne.n	8b802 <_fflush_r+0x12>
   8b832:	4605      	mov	r5, r0
   8b834:	4628      	mov	r0, r5
   8b836:	bd38      	pop	{r3, r4, r5, pc}
   8b838:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8b83a:	f000 fc07 	bl	8c04c <__retarget_lock_acquire_recursive>
   8b83e:	e7e5      	b.n	8b80c <_fflush_r+0x1c>
   8b840:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8b842:	f000 fc05 	bl	8c050 <__retarget_lock_release_recursive>
   8b846:	4628      	mov	r0, r5
   8b848:	bd38      	pop	{r3, r4, r5, pc}
   8b84a:	bf00      	nop

0008b84c <std>:
   8b84c:	2300      	movs	r3, #0
   8b84e:	b510      	push	{r4, lr}
   8b850:	4604      	mov	r4, r0
   8b852:	e9c0 3300 	strd	r3, r3, [r0]
   8b856:	e9c0 3304 	strd	r3, r3, [r0, #16]
   8b85a:	8181      	strh	r1, [r0, #12]
   8b85c:	81c2      	strh	r2, [r0, #14]
   8b85e:	4619      	mov	r1, r3
   8b860:	6083      	str	r3, [r0, #8]
   8b862:	6643      	str	r3, [r0, #100]	; 0x64
   8b864:	6183      	str	r3, [r0, #24]
   8b866:	2208      	movs	r2, #8
   8b868:	305c      	adds	r0, #92	; 0x5c
   8b86a:	f7fc f8b3 	bl	879d4 <memset>
   8b86e:	4807      	ldr	r0, [pc, #28]	; (8b88c <std+0x40>)
   8b870:	4907      	ldr	r1, [pc, #28]	; (8b890 <std+0x44>)
   8b872:	4a08      	ldr	r2, [pc, #32]	; (8b894 <std+0x48>)
   8b874:	4b08      	ldr	r3, [pc, #32]	; (8b898 <std+0x4c>)
   8b876:	e9c4 4007 	strd	r4, r0, [r4, #28]
   8b87a:	e9c4 1209 	strd	r1, r2, [r4, #36]	; 0x24
   8b87e:	62e3      	str	r3, [r4, #44]	; 0x2c
   8b880:	f104 0058 	add.w	r0, r4, #88	; 0x58
   8b884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8b888:	f000 bbdc 	b.w	8c044 <__retarget_lock_init_recursive>
   8b88c:	0008d3b5 	.word	0x0008d3b5
   8b890:	0008d3d9 	.word	0x0008d3d9
   8b894:	0008d419 	.word	0x0008d419
   8b898:	0008d439 	.word	0x0008d439

0008b89c <_cleanup_r>:
   8b89c:	4901      	ldr	r1, [pc, #4]	; (8b8a4 <_cleanup_r+0x8>)
   8b89e:	f000 bba3 	b.w	8bfe8 <_fwalk_reent>
   8b8a2:	bf00      	nop
   8b8a4:	0008d87d 	.word	0x0008d87d

0008b8a8 <__sinit>:
   8b8a8:	b510      	push	{r4, lr}
   8b8aa:	4604      	mov	r4, r0
   8b8ac:	4813      	ldr	r0, [pc, #76]	; (8b8fc <__sinit+0x54>)
   8b8ae:	f000 fbcd 	bl	8c04c <__retarget_lock_acquire_recursive>
   8b8b2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8b8b4:	b9ea      	cbnz	r2, 8b8f2 <__sinit+0x4a>
   8b8b6:	2003      	movs	r0, #3
   8b8b8:	4911      	ldr	r1, [pc, #68]	; (8b900 <__sinit+0x58>)
   8b8ba:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   8b8be:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   8b8c2:	e9c4 20b8 	strd	r2, r0, [r4, #736]	; 0x2e0
   8b8c6:	63e1      	str	r1, [r4, #60]	; 0x3c
   8b8c8:	6860      	ldr	r0, [r4, #4]
   8b8ca:	2104      	movs	r1, #4
   8b8cc:	f7ff ffbe 	bl	8b84c <std>
   8b8d0:	68a0      	ldr	r0, [r4, #8]
   8b8d2:	2201      	movs	r2, #1
   8b8d4:	2109      	movs	r1, #9
   8b8d6:	f7ff ffb9 	bl	8b84c <std>
   8b8da:	68e0      	ldr	r0, [r4, #12]
   8b8dc:	2202      	movs	r2, #2
   8b8de:	2112      	movs	r1, #18
   8b8e0:	f7ff ffb4 	bl	8b84c <std>
   8b8e4:	2301      	movs	r3, #1
   8b8e6:	4805      	ldr	r0, [pc, #20]	; (8b8fc <__sinit+0x54>)
   8b8e8:	63a3      	str	r3, [r4, #56]	; 0x38
   8b8ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8b8ee:	f000 bbaf 	b.w	8c050 <__retarget_lock_release_recursive>
   8b8f2:	4802      	ldr	r0, [pc, #8]	; (8b8fc <__sinit+0x54>)
   8b8f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8b8f8:	f000 bbaa 	b.w	8c050 <__retarget_lock_release_recursive>
   8b8fc:	20002e18 	.word	0x20002e18
   8b900:	0008b89d 	.word	0x0008b89d

0008b904 <__sfp_lock_acquire>:
   8b904:	4801      	ldr	r0, [pc, #4]	; (8b90c <__sfp_lock_acquire+0x8>)
   8b906:	f000 bba1 	b.w	8c04c <__retarget_lock_acquire_recursive>
   8b90a:	bf00      	nop
   8b90c:	20002e2c 	.word	0x20002e2c

0008b910 <__sfp_lock_release>:
   8b910:	4801      	ldr	r0, [pc, #4]	; (8b918 <__sfp_lock_release+0x8>)
   8b912:	f000 bb9d 	b.w	8c050 <__retarget_lock_release_recursive>
   8b916:	bf00      	nop
   8b918:	20002e2c 	.word	0x20002e2c

0008b91c <__libc_fini_array>:
   8b91c:	b538      	push	{r3, r4, r5, lr}
   8b91e:	4b08      	ldr	r3, [pc, #32]	; (8b940 <__libc_fini_array+0x24>)
   8b920:	4d08      	ldr	r5, [pc, #32]	; (8b944 <__libc_fini_array+0x28>)
   8b922:	1b5b      	subs	r3, r3, r5
   8b924:	109c      	asrs	r4, r3, #2
   8b926:	d007      	beq.n	8b938 <__libc_fini_array+0x1c>
   8b928:	3b04      	subs	r3, #4
   8b92a:	441d      	add	r5, r3
   8b92c:	3c01      	subs	r4, #1
   8b92e:	f855 3904 	ldr.w	r3, [r5], #-4
   8b932:	4798      	blx	r3
   8b934:	2c00      	cmp	r4, #0
   8b936:	d1f9      	bne.n	8b92c <__libc_fini_array+0x10>
   8b938:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8b93c:	f003 b8a2 	b.w	8ea84 <_fini>
   8b940:	0008ea94 	.word	0x0008ea94
   8b944:	0008ea90 	.word	0x0008ea90

0008b948 <__fputwc>:
   8b948:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8b94c:	b083      	sub	sp, #12
   8b94e:	4607      	mov	r7, r0
   8b950:	4688      	mov	r8, r1
   8b952:	4614      	mov	r4, r2
   8b954:	f000 fb6c 	bl	8c030 <__locale_mb_cur_max>
   8b958:	2801      	cmp	r0, #1
   8b95a:	d103      	bne.n	8b964 <__fputwc+0x1c>
   8b95c:	f108 33ff 	add.w	r3, r8, #4294967295
   8b960:	2bfe      	cmp	r3, #254	; 0xfe
   8b962:	d933      	bls.n	8b9cc <__fputwc+0x84>
   8b964:	4642      	mov	r2, r8
   8b966:	4638      	mov	r0, r7
   8b968:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   8b96c:	a901      	add	r1, sp, #4
   8b96e:	f001 fe9d 	bl	8d6ac <_wcrtomb_r>
   8b972:	1c42      	adds	r2, r0, #1
   8b974:	4606      	mov	r6, r0
   8b976:	d02f      	beq.n	8b9d8 <__fputwc+0x90>
   8b978:	b318      	cbz	r0, 8b9c2 <__fputwc+0x7a>
   8b97a:	f89d 1004 	ldrb.w	r1, [sp, #4]
   8b97e:	2500      	movs	r5, #0
   8b980:	f10d 0904 	add.w	r9, sp, #4
   8b984:	e008      	b.n	8b998 <__fputwc+0x50>
   8b986:	6823      	ldr	r3, [r4, #0]
   8b988:	1c5a      	adds	r2, r3, #1
   8b98a:	6022      	str	r2, [r4, #0]
   8b98c:	7019      	strb	r1, [r3, #0]
   8b98e:	3501      	adds	r5, #1
   8b990:	42b5      	cmp	r5, r6
   8b992:	d216      	bcs.n	8b9c2 <__fputwc+0x7a>
   8b994:	f815 1009 	ldrb.w	r1, [r5, r9]
   8b998:	68a3      	ldr	r3, [r4, #8]
   8b99a:	3b01      	subs	r3, #1
   8b99c:	2b00      	cmp	r3, #0
   8b99e:	60a3      	str	r3, [r4, #8]
   8b9a0:	daf1      	bge.n	8b986 <__fputwc+0x3e>
   8b9a2:	69a2      	ldr	r2, [r4, #24]
   8b9a4:	4293      	cmp	r3, r2
   8b9a6:	db01      	blt.n	8b9ac <__fputwc+0x64>
   8b9a8:	290a      	cmp	r1, #10
   8b9aa:	d1ec      	bne.n	8b986 <__fputwc+0x3e>
   8b9ac:	4622      	mov	r2, r4
   8b9ae:	4638      	mov	r0, r7
   8b9b0:	f001 fe24 	bl	8d5fc <__swbuf_r>
   8b9b4:	1c43      	adds	r3, r0, #1
   8b9b6:	d1ea      	bne.n	8b98e <__fputwc+0x46>
   8b9b8:	4606      	mov	r6, r0
   8b9ba:	4630      	mov	r0, r6
   8b9bc:	b003      	add	sp, #12
   8b9be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8b9c2:	4646      	mov	r6, r8
   8b9c4:	4630      	mov	r0, r6
   8b9c6:	b003      	add	sp, #12
   8b9c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8b9cc:	fa5f f188 	uxtb.w	r1, r8
   8b9d0:	4606      	mov	r6, r0
   8b9d2:	f88d 1004 	strb.w	r1, [sp, #4]
   8b9d6:	e7d2      	b.n	8b97e <__fputwc+0x36>
   8b9d8:	4630      	mov	r0, r6
   8b9da:	89a3      	ldrh	r3, [r4, #12]
   8b9dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8b9e0:	81a3      	strh	r3, [r4, #12]
   8b9e2:	b003      	add	sp, #12
   8b9e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0008b9e8 <_fputwc_r>:
   8b9e8:	b530      	push	{r4, r5, lr}
   8b9ea:	6e53      	ldr	r3, [r2, #100]	; 0x64
   8b9ec:	4614      	mov	r4, r2
   8b9ee:	f013 0f01 	tst.w	r3, #1
   8b9f2:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   8b9f6:	4605      	mov	r5, r0
   8b9f8:	b083      	sub	sp, #12
   8b9fa:	b29a      	uxth	r2, r3
   8b9fc:	d101      	bne.n	8ba02 <_fputwc_r+0x1a>
   8b9fe:	0598      	lsls	r0, r3, #22
   8ba00:	d51c      	bpl.n	8ba3c <_fputwc_r+0x54>
   8ba02:	0490      	lsls	r0, r2, #18
   8ba04:	d406      	bmi.n	8ba14 <_fputwc_r+0x2c>
   8ba06:	6e62      	ldr	r2, [r4, #100]	; 0x64
   8ba08:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8ba0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8ba10:	81a3      	strh	r3, [r4, #12]
   8ba12:	6662      	str	r2, [r4, #100]	; 0x64
   8ba14:	4628      	mov	r0, r5
   8ba16:	4622      	mov	r2, r4
   8ba18:	f7ff ff96 	bl	8b948 <__fputwc>
   8ba1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8ba1e:	4605      	mov	r5, r0
   8ba20:	07da      	lsls	r2, r3, #31
   8ba22:	d402      	bmi.n	8ba2a <_fputwc_r+0x42>
   8ba24:	89a3      	ldrh	r3, [r4, #12]
   8ba26:	059b      	lsls	r3, r3, #22
   8ba28:	d502      	bpl.n	8ba30 <_fputwc_r+0x48>
   8ba2a:	4628      	mov	r0, r5
   8ba2c:	b003      	add	sp, #12
   8ba2e:	bd30      	pop	{r4, r5, pc}
   8ba30:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8ba32:	f000 fb0d 	bl	8c050 <__retarget_lock_release_recursive>
   8ba36:	4628      	mov	r0, r5
   8ba38:	b003      	add	sp, #12
   8ba3a:	bd30      	pop	{r4, r5, pc}
   8ba3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8ba3e:	9101      	str	r1, [sp, #4]
   8ba40:	f000 fb04 	bl	8c04c <__retarget_lock_acquire_recursive>
   8ba44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8ba48:	9901      	ldr	r1, [sp, #4]
   8ba4a:	b29a      	uxth	r2, r3
   8ba4c:	e7d9      	b.n	8ba02 <_fputwc_r+0x1a>
   8ba4e:	bf00      	nop

0008ba50 <_malloc_trim_r>:
   8ba50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8ba52:	460c      	mov	r4, r1
   8ba54:	4f23      	ldr	r7, [pc, #140]	; (8bae4 <_malloc_trim_r+0x94>)
   8ba56:	4606      	mov	r6, r0
   8ba58:	f000 feea 	bl	8c830 <__malloc_lock>
   8ba5c:	68bb      	ldr	r3, [r7, #8]
   8ba5e:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   8ba62:	685d      	ldr	r5, [r3, #4]
   8ba64:	310f      	adds	r1, #15
   8ba66:	f025 0503 	bic.w	r5, r5, #3
   8ba6a:	194b      	adds	r3, r1, r5
   8ba6c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
   8ba70:	f023 030f 	bic.w	r3, r3, #15
   8ba74:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
   8ba78:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   8ba7c:	db07      	blt.n	8ba8e <_malloc_trim_r+0x3e>
   8ba7e:	2100      	movs	r1, #0
   8ba80:	4630      	mov	r0, r6
   8ba82:	f001 fc85 	bl	8d390 <_sbrk_r>
   8ba86:	68bb      	ldr	r3, [r7, #8]
   8ba88:	442b      	add	r3, r5
   8ba8a:	4298      	cmp	r0, r3
   8ba8c:	d004      	beq.n	8ba98 <_malloc_trim_r+0x48>
   8ba8e:	4630      	mov	r0, r6
   8ba90:	f000 fed4 	bl	8c83c <__malloc_unlock>
   8ba94:	2000      	movs	r0, #0
   8ba96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8ba98:	4630      	mov	r0, r6
   8ba9a:	4261      	negs	r1, r4
   8ba9c:	f001 fc78 	bl	8d390 <_sbrk_r>
   8baa0:	3001      	adds	r0, #1
   8baa2:	d00d      	beq.n	8bac0 <_malloc_trim_r+0x70>
   8baa4:	4a10      	ldr	r2, [pc, #64]	; (8bae8 <_malloc_trim_r+0x98>)
   8baa6:	68b9      	ldr	r1, [r7, #8]
   8baa8:	6813      	ldr	r3, [r2, #0]
   8baaa:	1b2d      	subs	r5, r5, r4
   8baac:	f045 0501 	orr.w	r5, r5, #1
   8bab0:	4630      	mov	r0, r6
   8bab2:	1b1b      	subs	r3, r3, r4
   8bab4:	604d      	str	r5, [r1, #4]
   8bab6:	6013      	str	r3, [r2, #0]
   8bab8:	f000 fec0 	bl	8c83c <__malloc_unlock>
   8babc:	2001      	movs	r0, #1
   8babe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8bac0:	2100      	movs	r1, #0
   8bac2:	4630      	mov	r0, r6
   8bac4:	f001 fc64 	bl	8d390 <_sbrk_r>
   8bac8:	68ba      	ldr	r2, [r7, #8]
   8baca:	1a83      	subs	r3, r0, r2
   8bacc:	2b0f      	cmp	r3, #15
   8bace:	ddde      	ble.n	8ba8e <_malloc_trim_r+0x3e>
   8bad0:	4906      	ldr	r1, [pc, #24]	; (8baec <_malloc_trim_r+0x9c>)
   8bad2:	f043 0301 	orr.w	r3, r3, #1
   8bad6:	680c      	ldr	r4, [r1, #0]
   8bad8:	4903      	ldr	r1, [pc, #12]	; (8bae8 <_malloc_trim_r+0x98>)
   8bada:	1b00      	subs	r0, r0, r4
   8badc:	6053      	str	r3, [r2, #4]
   8bade:	6008      	str	r0, [r1, #0]
   8bae0:	e7d5      	b.n	8ba8e <_malloc_trim_r+0x3e>
   8bae2:	bf00      	nop
   8bae4:	20000cb8 	.word	0x20000cb8
   8bae8:	200023bc 	.word	0x200023bc
   8baec:	200010c0 	.word	0x200010c0

0008baf0 <_free_r>:
   8baf0:	2900      	cmp	r1, #0
   8baf2:	d05f      	beq.n	8bbb4 <_free_r+0xc4>
   8baf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8baf6:	460c      	mov	r4, r1
   8baf8:	4606      	mov	r6, r0
   8bafa:	f000 fe99 	bl	8c830 <__malloc_lock>
   8bafe:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8bb02:	f8df c1f4 	ldr.w	ip, [pc, #500]	; 8bcf8 <_free_r+0x208>
   8bb06:	f1a4 0008 	sub.w	r0, r4, #8
   8bb0a:	f023 0101 	bic.w	r1, r3, #1
   8bb0e:	1842      	adds	r2, r0, r1
   8bb10:	f8dc 7008 	ldr.w	r7, [ip, #8]
   8bb14:	6855      	ldr	r5, [r2, #4]
   8bb16:	4297      	cmp	r7, r2
   8bb18:	f025 0503 	bic.w	r5, r5, #3
   8bb1c:	f000 8089 	beq.w	8bc32 <_free_r+0x142>
   8bb20:	07df      	lsls	r7, r3, #31
   8bb22:	6055      	str	r5, [r2, #4]
   8bb24:	d434      	bmi.n	8bb90 <_free_r+0xa0>
   8bb26:	f854 7c08 	ldr.w	r7, [r4, #-8]
   8bb2a:	f10c 0408 	add.w	r4, ip, #8
   8bb2e:	1bc0      	subs	r0, r0, r7
   8bb30:	6883      	ldr	r3, [r0, #8]
   8bb32:	4439      	add	r1, r7
   8bb34:	42a3      	cmp	r3, r4
   8bb36:	d06a      	beq.n	8bc0e <_free_r+0x11e>
   8bb38:	1957      	adds	r7, r2, r5
   8bb3a:	687f      	ldr	r7, [r7, #4]
   8bb3c:	f8d0 e00c 	ldr.w	lr, [r0, #12]
   8bb40:	f8c3 e00c 	str.w	lr, [r3, #12]
   8bb44:	f8ce 3008 	str.w	r3, [lr, #8]
   8bb48:	07fb      	lsls	r3, r7, #31
   8bb4a:	f140 8097 	bpl.w	8bc7c <_free_r+0x18c>
   8bb4e:	f041 0301 	orr.w	r3, r1, #1
   8bb52:	6043      	str	r3, [r0, #4]
   8bb54:	6011      	str	r1, [r2, #0]
   8bb56:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   8bb5a:	d234      	bcs.n	8bbc6 <_free_r+0xd6>
   8bb5c:	2201      	movs	r2, #1
   8bb5e:	f8dc 4004 	ldr.w	r4, [ip, #4]
   8bb62:	08cb      	lsrs	r3, r1, #3
   8bb64:	0949      	lsrs	r1, r1, #5
   8bb66:	4413      	add	r3, r2
   8bb68:	fa02 f101 	lsl.w	r1, r2, r1
   8bb6c:	4321      	orrs	r1, r4
   8bb6e:	eb0c 02c3 	add.w	r2, ip, r3, lsl #3
   8bb72:	f85c 4033 	ldr.w	r4, [ip, r3, lsl #3]
   8bb76:	3a08      	subs	r2, #8
   8bb78:	e9c0 4202 	strd	r4, r2, [r0, #8]
   8bb7c:	f8cc 1004 	str.w	r1, [ip, #4]
   8bb80:	f84c 0033 	str.w	r0, [ip, r3, lsl #3]
   8bb84:	60e0      	str	r0, [r4, #12]
   8bb86:	4630      	mov	r0, r6
   8bb88:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   8bb8c:	f000 be56 	b.w	8c83c <__malloc_unlock>
   8bb90:	1953      	adds	r3, r2, r5
   8bb92:	685b      	ldr	r3, [r3, #4]
   8bb94:	07df      	lsls	r7, r3, #31
   8bb96:	d40e      	bmi.n	8bbb6 <_free_r+0xc6>
   8bb98:	4429      	add	r1, r5
   8bb9a:	f10c 0408 	add.w	r4, ip, #8
   8bb9e:	6893      	ldr	r3, [r2, #8]
   8bba0:	42a3      	cmp	r3, r4
   8bba2:	d073      	beq.n	8bc8c <_free_r+0x19c>
   8bba4:	68d4      	ldr	r4, [r2, #12]
   8bba6:	f041 0201 	orr.w	r2, r1, #1
   8bbaa:	60dc      	str	r4, [r3, #12]
   8bbac:	60a3      	str	r3, [r4, #8]
   8bbae:	6042      	str	r2, [r0, #4]
   8bbb0:	5041      	str	r1, [r0, r1]
   8bbb2:	e7d0      	b.n	8bb56 <_free_r+0x66>
   8bbb4:	4770      	bx	lr
   8bbb6:	f041 0301 	orr.w	r3, r1, #1
   8bbba:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   8bbbe:	f844 3c04 	str.w	r3, [r4, #-4]
   8bbc2:	6011      	str	r1, [r2, #0]
   8bbc4:	d3ca      	bcc.n	8bb5c <_free_r+0x6c>
   8bbc6:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
   8bbca:	ea4f 2351 	mov.w	r3, r1, lsr #9
   8bbce:	d24a      	bcs.n	8bc66 <_free_r+0x176>
   8bbd0:	098b      	lsrs	r3, r1, #6
   8bbd2:	f103 0539 	add.w	r5, r3, #57	; 0x39
   8bbd6:	00ed      	lsls	r5, r5, #3
   8bbd8:	f103 0238 	add.w	r2, r3, #56	; 0x38
   8bbdc:	f85c 3005 	ldr.w	r3, [ip, r5]
   8bbe0:	eb0c 0405 	add.w	r4, ip, r5
   8bbe4:	3c08      	subs	r4, #8
   8bbe6:	429c      	cmp	r4, r3
   8bbe8:	d059      	beq.n	8bc9e <_free_r+0x1ae>
   8bbea:	685a      	ldr	r2, [r3, #4]
   8bbec:	f022 0203 	bic.w	r2, r2, #3
   8bbf0:	428a      	cmp	r2, r1
   8bbf2:	d902      	bls.n	8bbfa <_free_r+0x10a>
   8bbf4:	689b      	ldr	r3, [r3, #8]
   8bbf6:	429c      	cmp	r4, r3
   8bbf8:	d1f7      	bne.n	8bbea <_free_r+0xfa>
   8bbfa:	68dc      	ldr	r4, [r3, #12]
   8bbfc:	e9c0 3402 	strd	r3, r4, [r0, #8]
   8bc00:	60a0      	str	r0, [r4, #8]
   8bc02:	60d8      	str	r0, [r3, #12]
   8bc04:	4630      	mov	r0, r6
   8bc06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   8bc0a:	f000 be17 	b.w	8c83c <__malloc_unlock>
   8bc0e:	1953      	adds	r3, r2, r5
   8bc10:	685b      	ldr	r3, [r3, #4]
   8bc12:	07db      	lsls	r3, r3, #31
   8bc14:	d466      	bmi.n	8bce4 <_free_r+0x1f4>
   8bc16:	e9d2 2302 	ldrd	r2, r3, [r2, #8]
   8bc1a:	4429      	add	r1, r5
   8bc1c:	f041 0401 	orr.w	r4, r1, #1
   8bc20:	60d3      	str	r3, [r2, #12]
   8bc22:	609a      	str	r2, [r3, #8]
   8bc24:	6044      	str	r4, [r0, #4]
   8bc26:	5041      	str	r1, [r0, r1]
   8bc28:	4630      	mov	r0, r6
   8bc2a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   8bc2e:	f000 be05 	b.w	8c83c <__malloc_unlock>
   8bc32:	07db      	lsls	r3, r3, #31
   8bc34:	4429      	add	r1, r5
   8bc36:	d407      	bmi.n	8bc48 <_free_r+0x158>
   8bc38:	f854 4c08 	ldr.w	r4, [r4, #-8]
   8bc3c:	1b00      	subs	r0, r0, r4
   8bc3e:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
   8bc42:	4421      	add	r1, r4
   8bc44:	60d3      	str	r3, [r2, #12]
   8bc46:	609a      	str	r2, [r3, #8]
   8bc48:	4b29      	ldr	r3, [pc, #164]	; (8bcf0 <_free_r+0x200>)
   8bc4a:	f041 0201 	orr.w	r2, r1, #1
   8bc4e:	681b      	ldr	r3, [r3, #0]
   8bc50:	6042      	str	r2, [r0, #4]
   8bc52:	428b      	cmp	r3, r1
   8bc54:	f8cc 0008 	str.w	r0, [ip, #8]
   8bc58:	d895      	bhi.n	8bb86 <_free_r+0x96>
   8bc5a:	4b26      	ldr	r3, [pc, #152]	; (8bcf4 <_free_r+0x204>)
   8bc5c:	4630      	mov	r0, r6
   8bc5e:	6819      	ldr	r1, [r3, #0]
   8bc60:	f7ff fef6 	bl	8ba50 <_malloc_trim_r>
   8bc64:	e78f      	b.n	8bb86 <_free_r+0x96>
   8bc66:	2b14      	cmp	r3, #20
   8bc68:	d90a      	bls.n	8bc80 <_free_r+0x190>
   8bc6a:	2b54      	cmp	r3, #84	; 0x54
   8bc6c:	d821      	bhi.n	8bcb2 <_free_r+0x1c2>
   8bc6e:	0b0b      	lsrs	r3, r1, #12
   8bc70:	f103 056f 	add.w	r5, r3, #111	; 0x6f
   8bc74:	00ed      	lsls	r5, r5, #3
   8bc76:	f103 026e 	add.w	r2, r3, #110	; 0x6e
   8bc7a:	e7af      	b.n	8bbdc <_free_r+0xec>
   8bc7c:	4429      	add	r1, r5
   8bc7e:	e78e      	b.n	8bb9e <_free_r+0xae>
   8bc80:	f103 055c 	add.w	r5, r3, #92	; 0x5c
   8bc84:	00ed      	lsls	r5, r5, #3
   8bc86:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   8bc8a:	e7a7      	b.n	8bbdc <_free_r+0xec>
   8bc8c:	f041 0301 	orr.w	r3, r1, #1
   8bc90:	e9cc 0004 	strd	r0, r0, [ip, #16]
   8bc94:	e9c0 4402 	strd	r4, r4, [r0, #8]
   8bc98:	6043      	str	r3, [r0, #4]
   8bc9a:	5041      	str	r1, [r0, r1]
   8bc9c:	e773      	b.n	8bb86 <_free_r+0x96>
   8bc9e:	2501      	movs	r5, #1
   8bca0:	f8dc 1004 	ldr.w	r1, [ip, #4]
   8bca4:	1092      	asrs	r2, r2, #2
   8bca6:	fa05 f202 	lsl.w	r2, r5, r2
   8bcaa:	430a      	orrs	r2, r1
   8bcac:	f8cc 2004 	str.w	r2, [ip, #4]
   8bcb0:	e7a4      	b.n	8bbfc <_free_r+0x10c>
   8bcb2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8bcb6:	d806      	bhi.n	8bcc6 <_free_r+0x1d6>
   8bcb8:	0bcb      	lsrs	r3, r1, #15
   8bcba:	f103 0578 	add.w	r5, r3, #120	; 0x78
   8bcbe:	00ed      	lsls	r5, r5, #3
   8bcc0:	f103 0277 	add.w	r2, r3, #119	; 0x77
   8bcc4:	e78a      	b.n	8bbdc <_free_r+0xec>
   8bcc6:	f240 5254 	movw	r2, #1364	; 0x554
   8bcca:	4293      	cmp	r3, r2
   8bccc:	d806      	bhi.n	8bcdc <_free_r+0x1ec>
   8bcce:	0c8b      	lsrs	r3, r1, #18
   8bcd0:	f103 057d 	add.w	r5, r3, #125	; 0x7d
   8bcd4:	00ed      	lsls	r5, r5, #3
   8bcd6:	f103 027c 	add.w	r2, r3, #124	; 0x7c
   8bcda:	e77f      	b.n	8bbdc <_free_r+0xec>
   8bcdc:	f44f 757e 	mov.w	r5, #1016	; 0x3f8
   8bce0:	227e      	movs	r2, #126	; 0x7e
   8bce2:	e77b      	b.n	8bbdc <_free_r+0xec>
   8bce4:	f041 0301 	orr.w	r3, r1, #1
   8bce8:	6043      	str	r3, [r0, #4]
   8bcea:	6011      	str	r1, [r2, #0]
   8bcec:	e74b      	b.n	8bb86 <_free_r+0x96>
   8bcee:	bf00      	nop
   8bcf0:	200010c4 	.word	0x200010c4
   8bcf4:	200023ec 	.word	0x200023ec
   8bcf8:	20000cb8 	.word	0x20000cb8

0008bcfc <__sfvwrite_r>:
   8bcfc:	6893      	ldr	r3, [r2, #8]
   8bcfe:	2b00      	cmp	r3, #0
   8bd00:	f000 80bd 	beq.w	8be7e <__sfvwrite_r+0x182>
   8bd04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8bd08:	4690      	mov	r8, r2
   8bd0a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
   8bd0e:	460c      	mov	r4, r1
   8bd10:	0711      	lsls	r1, r2, #28
   8bd12:	4681      	mov	r9, r0
   8bd14:	b083      	sub	sp, #12
   8bd16:	b293      	uxth	r3, r2
   8bd18:	d527      	bpl.n	8bd6a <__sfvwrite_r+0x6e>
   8bd1a:	6922      	ldr	r2, [r4, #16]
   8bd1c:	b32a      	cbz	r2, 8bd6a <__sfvwrite_r+0x6e>
   8bd1e:	f013 0702 	ands.w	r7, r3, #2
   8bd22:	f8d8 5000 	ldr.w	r5, [r8]
   8bd26:	d02f      	beq.n	8bd88 <__sfvwrite_r+0x8c>
   8bd28:	f04f 0b00 	mov.w	fp, #0
   8bd2c:	465f      	mov	r7, fp
   8bd2e:	f8df a2b4 	ldr.w	sl, [pc, #692]	; 8bfe4 <__sfvwrite_r+0x2e8>
   8bd32:	2f00      	cmp	r7, #0
   8bd34:	f000 8089 	beq.w	8be4a <__sfvwrite_r+0x14e>
   8bd38:	4557      	cmp	r7, sl
   8bd3a:	463b      	mov	r3, r7
   8bd3c:	465a      	mov	r2, fp
   8bd3e:	bf28      	it	cs
   8bd40:	4653      	movcs	r3, sl
   8bd42:	4648      	mov	r0, r9
   8bd44:	69e1      	ldr	r1, [r4, #28]
   8bd46:	6a66      	ldr	r6, [r4, #36]	; 0x24
   8bd48:	47b0      	blx	r6
   8bd4a:	2800      	cmp	r0, #0
   8bd4c:	f340 808d 	ble.w	8be6a <__sfvwrite_r+0x16e>
   8bd50:	f8d8 3008 	ldr.w	r3, [r8, #8]
   8bd54:	4483      	add	fp, r0
   8bd56:	1a1b      	subs	r3, r3, r0
   8bd58:	1a3f      	subs	r7, r7, r0
   8bd5a:	f8c8 3008 	str.w	r3, [r8, #8]
   8bd5e:	2b00      	cmp	r3, #0
   8bd60:	d1e7      	bne.n	8bd32 <__sfvwrite_r+0x36>
   8bd62:	2000      	movs	r0, #0
   8bd64:	b003      	add	sp, #12
   8bd66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8bd6a:	4621      	mov	r1, r4
   8bd6c:	4648      	mov	r0, r9
   8bd6e:	f7fe fc39 	bl	8a5e4 <__swsetup_r>
   8bd72:	2800      	cmp	r0, #0
   8bd74:	f040 8132 	bne.w	8bfdc <__sfvwrite_r+0x2e0>
   8bd78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8bd7c:	f8d8 5000 	ldr.w	r5, [r8]
   8bd80:	b293      	uxth	r3, r2
   8bd82:	f013 0702 	ands.w	r7, r3, #2
   8bd86:	d1cf      	bne.n	8bd28 <__sfvwrite_r+0x2c>
   8bd88:	f013 0a01 	ands.w	sl, r3, #1
   8bd8c:	d179      	bne.n	8be82 <__sfvwrite_r+0x186>
   8bd8e:	4656      	mov	r6, sl
   8bd90:	2e00      	cmp	r6, #0
   8bd92:	d056      	beq.n	8be42 <__sfvwrite_r+0x146>
   8bd94:	059a      	lsls	r2, r3, #22
   8bd96:	68a7      	ldr	r7, [r4, #8]
   8bd98:	f140 80bd 	bpl.w	8bf16 <__sfvwrite_r+0x21a>
   8bd9c:	42b7      	cmp	r7, r6
   8bd9e:	46bb      	mov	fp, r7
   8bda0:	f200 80d2 	bhi.w	8bf48 <__sfvwrite_r+0x24c>
   8bda4:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8bda8:	f000 80d0 	beq.w	8bf4c <__sfvwrite_r+0x250>
   8bdac:	e9d4 1704 	ldrd	r1, r7, [r4, #16]
   8bdb0:	6822      	ldr	r2, [r4, #0]
   8bdb2:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   8bdb6:	eba2 0b01 	sub.w	fp, r2, r1
   8bdba:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   8bdbe:	f10b 0001 	add.w	r0, fp, #1
   8bdc2:	107f      	asrs	r7, r7, #1
   8bdc4:	4430      	add	r0, r6
   8bdc6:	42b8      	cmp	r0, r7
   8bdc8:	463a      	mov	r2, r7
   8bdca:	bf84      	itt	hi
   8bdcc:	4607      	movhi	r7, r0
   8bdce:	463a      	movhi	r2, r7
   8bdd0:	055b      	lsls	r3, r3, #21
   8bdd2:	f140 80e7 	bpl.w	8bfa4 <__sfvwrite_r+0x2a8>
   8bdd6:	4611      	mov	r1, r2
   8bdd8:	4648      	mov	r0, r9
   8bdda:	f000 f9bb 	bl	8c154 <_malloc_r>
   8bdde:	2800      	cmp	r0, #0
   8bde0:	f000 80f6 	beq.w	8bfd0 <__sfvwrite_r+0x2d4>
   8bde4:	465a      	mov	r2, fp
   8bde6:	6921      	ldr	r1, [r4, #16]
   8bde8:	9000      	str	r0, [sp, #0]
   8bdea:	f7fb fd7d 	bl	878e8 <memcpy>
   8bdee:	89a2      	ldrh	r2, [r4, #12]
   8bdf0:	9b00      	ldr	r3, [sp, #0]
   8bdf2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   8bdf6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   8bdfa:	81a2      	strh	r2, [r4, #12]
   8bdfc:	eba7 020b 	sub.w	r2, r7, fp
   8be00:	eb03 000b 	add.w	r0, r3, fp
   8be04:	6167      	str	r7, [r4, #20]
   8be06:	46b3      	mov	fp, r6
   8be08:	4637      	mov	r7, r6
   8be0a:	6123      	str	r3, [r4, #16]
   8be0c:	6020      	str	r0, [r4, #0]
   8be0e:	60a2      	str	r2, [r4, #8]
   8be10:	465a      	mov	r2, fp
   8be12:	4651      	mov	r1, sl
   8be14:	f000 fca2 	bl	8c75c <memmove>
   8be18:	68a2      	ldr	r2, [r4, #8]
   8be1a:	6823      	ldr	r3, [r4, #0]
   8be1c:	1bd2      	subs	r2, r2, r7
   8be1e:	4637      	mov	r7, r6
   8be20:	2600      	movs	r6, #0
   8be22:	445b      	add	r3, fp
   8be24:	60a2      	str	r2, [r4, #8]
   8be26:	6023      	str	r3, [r4, #0]
   8be28:	f8d8 2008 	ldr.w	r2, [r8, #8]
   8be2c:	44ba      	add	sl, r7
   8be2e:	1bd7      	subs	r7, r2, r7
   8be30:	f8c8 7008 	str.w	r7, [r8, #8]
   8be34:	2f00      	cmp	r7, #0
   8be36:	d094      	beq.n	8bd62 <__sfvwrite_r+0x66>
   8be38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8be3c:	b29b      	uxth	r3, r3
   8be3e:	2e00      	cmp	r6, #0
   8be40:	d1a8      	bne.n	8bd94 <__sfvwrite_r+0x98>
   8be42:	e9d5 a600 	ldrd	sl, r6, [r5]
   8be46:	3508      	adds	r5, #8
   8be48:	e7a2      	b.n	8bd90 <__sfvwrite_r+0x94>
   8be4a:	e9d5 b700 	ldrd	fp, r7, [r5]
   8be4e:	3508      	adds	r5, #8
   8be50:	e76f      	b.n	8bd32 <__sfvwrite_r+0x36>
   8be52:	4629      	mov	r1, r5
   8be54:	465a      	mov	r2, fp
   8be56:	f000 fc81 	bl	8c75c <memmove>
   8be5a:	6823      	ldr	r3, [r4, #0]
   8be5c:	4621      	mov	r1, r4
   8be5e:	445b      	add	r3, fp
   8be60:	4648      	mov	r0, r9
   8be62:	6023      	str	r3, [r4, #0]
   8be64:	f7ff fcc4 	bl	8b7f0 <_fflush_r>
   8be68:	b358      	cbz	r0, 8bec2 <__sfvwrite_r+0x1c6>
   8be6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8be6e:	f04f 30ff 	mov.w	r0, #4294967295
   8be72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8be76:	81a3      	strh	r3, [r4, #12]
   8be78:	b003      	add	sp, #12
   8be7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8be7e:	2000      	movs	r0, #0
   8be80:	4770      	bx	lr
   8be82:	463e      	mov	r6, r7
   8be84:	46aa      	mov	sl, r5
   8be86:	4638      	mov	r0, r7
   8be88:	463d      	mov	r5, r7
   8be8a:	9700      	str	r7, [sp, #0]
   8be8c:	b36e      	cbz	r6, 8beea <__sfvwrite_r+0x1ee>
   8be8e:	2800      	cmp	r0, #0
   8be90:	d035      	beq.n	8befe <__sfvwrite_r+0x202>
   8be92:	9a00      	ldr	r2, [sp, #0]
   8be94:	6820      	ldr	r0, [r4, #0]
   8be96:	6921      	ldr	r1, [r4, #16]
   8be98:	42b2      	cmp	r2, r6
   8be9a:	bf28      	it	cs
   8be9c:	4632      	movcs	r2, r6
   8be9e:	4288      	cmp	r0, r1
   8bea0:	6963      	ldr	r3, [r4, #20]
   8bea2:	d904      	bls.n	8beae <__sfvwrite_r+0x1b2>
   8bea4:	68a1      	ldr	r1, [r4, #8]
   8bea6:	eb03 0b01 	add.w	fp, r3, r1
   8beaa:	455a      	cmp	r2, fp
   8beac:	dcd1      	bgt.n	8be52 <__sfvwrite_r+0x156>
   8beae:	4293      	cmp	r3, r2
   8beb0:	dc6b      	bgt.n	8bf8a <__sfvwrite_r+0x28e>
   8beb2:	462a      	mov	r2, r5
   8beb4:	4648      	mov	r0, r9
   8beb6:	69e1      	ldr	r1, [r4, #28]
   8beb8:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8beba:	47b8      	blx	r7
   8bebc:	f1b0 0b00 	subs.w	fp, r0, #0
   8bec0:	ddd3      	ble.n	8be6a <__sfvwrite_r+0x16e>
   8bec2:	9b00      	ldr	r3, [sp, #0]
   8bec4:	ebb3 030b 	subs.w	r3, r3, fp
   8bec8:	9300      	str	r3, [sp, #0]
   8beca:	d057      	beq.n	8bf7c <__sfvwrite_r+0x280>
   8becc:	2001      	movs	r0, #1
   8bece:	f8d8 3008 	ldr.w	r3, [r8, #8]
   8bed2:	445d      	add	r5, fp
   8bed4:	eba3 030b 	sub.w	r3, r3, fp
   8bed8:	eba6 060b 	sub.w	r6, r6, fp
   8bedc:	f8c8 3008 	str.w	r3, [r8, #8]
   8bee0:	2b00      	cmp	r3, #0
   8bee2:	f43f af3e 	beq.w	8bd62 <__sfvwrite_r+0x66>
   8bee6:	2e00      	cmp	r6, #0
   8bee8:	d1d1      	bne.n	8be8e <__sfvwrite_r+0x192>
   8beea:	f10a 0308 	add.w	r3, sl, #8
   8beee:	f853 6c04 	ldr.w	r6, [r3, #-4]
   8bef2:	469a      	mov	sl, r3
   8bef4:	f853 5c08 	ldr.w	r5, [r3, #-8]
   8bef8:	3308      	adds	r3, #8
   8befa:	2e00      	cmp	r6, #0
   8befc:	d0f7      	beq.n	8beee <__sfvwrite_r+0x1f2>
   8befe:	4632      	mov	r2, r6
   8bf00:	210a      	movs	r1, #10
   8bf02:	4628      	mov	r0, r5
   8bf04:	f000 fbea 	bl	8c6dc <memchr>
   8bf08:	2800      	cmp	r0, #0
   8bf0a:	d05e      	beq.n	8bfca <__sfvwrite_r+0x2ce>
   8bf0c:	3001      	adds	r0, #1
   8bf0e:	1b43      	subs	r3, r0, r5
   8bf10:	461a      	mov	r2, r3
   8bf12:	9300      	str	r3, [sp, #0]
   8bf14:	e7be      	b.n	8be94 <__sfvwrite_r+0x198>
   8bf16:	6820      	ldr	r0, [r4, #0]
   8bf18:	6923      	ldr	r3, [r4, #16]
   8bf1a:	4298      	cmp	r0, r3
   8bf1c:	d818      	bhi.n	8bf50 <__sfvwrite_r+0x254>
   8bf1e:	6962      	ldr	r2, [r4, #20]
   8bf20:	42b2      	cmp	r2, r6
   8bf22:	d815      	bhi.n	8bf50 <__sfvwrite_r+0x254>
   8bf24:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   8bf28:	42b3      	cmp	r3, r6
   8bf2a:	bf28      	it	cs
   8bf2c:	4633      	movcs	r3, r6
   8bf2e:	fb93 f3f2 	sdiv	r3, r3, r2
   8bf32:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8bf34:	fb02 f303 	mul.w	r3, r2, r3
   8bf38:	4648      	mov	r0, r9
   8bf3a:	4652      	mov	r2, sl
   8bf3c:	69e1      	ldr	r1, [r4, #28]
   8bf3e:	47b8      	blx	r7
   8bf40:	1e07      	subs	r7, r0, #0
   8bf42:	dd92      	ble.n	8be6a <__sfvwrite_r+0x16e>
   8bf44:	1bf6      	subs	r6, r6, r7
   8bf46:	e76f      	b.n	8be28 <__sfvwrite_r+0x12c>
   8bf48:	4637      	mov	r7, r6
   8bf4a:	46b3      	mov	fp, r6
   8bf4c:	6820      	ldr	r0, [r4, #0]
   8bf4e:	e75f      	b.n	8be10 <__sfvwrite_r+0x114>
   8bf50:	42b7      	cmp	r7, r6
   8bf52:	bf28      	it	cs
   8bf54:	4637      	movcs	r7, r6
   8bf56:	4651      	mov	r1, sl
   8bf58:	463a      	mov	r2, r7
   8bf5a:	f000 fbff 	bl	8c75c <memmove>
   8bf5e:	68a3      	ldr	r3, [r4, #8]
   8bf60:	6822      	ldr	r2, [r4, #0]
   8bf62:	1bdb      	subs	r3, r3, r7
   8bf64:	443a      	add	r2, r7
   8bf66:	60a3      	str	r3, [r4, #8]
   8bf68:	6022      	str	r2, [r4, #0]
   8bf6a:	2b00      	cmp	r3, #0
   8bf6c:	d1ea      	bne.n	8bf44 <__sfvwrite_r+0x248>
   8bf6e:	4621      	mov	r1, r4
   8bf70:	4648      	mov	r0, r9
   8bf72:	f7ff fc3d 	bl	8b7f0 <_fflush_r>
   8bf76:	2800      	cmp	r0, #0
   8bf78:	d0e4      	beq.n	8bf44 <__sfvwrite_r+0x248>
   8bf7a:	e776      	b.n	8be6a <__sfvwrite_r+0x16e>
   8bf7c:	4621      	mov	r1, r4
   8bf7e:	4648      	mov	r0, r9
   8bf80:	f7ff fc36 	bl	8b7f0 <_fflush_r>
   8bf84:	2800      	cmp	r0, #0
   8bf86:	d0a2      	beq.n	8bece <__sfvwrite_r+0x1d2>
   8bf88:	e76f      	b.n	8be6a <__sfvwrite_r+0x16e>
   8bf8a:	4629      	mov	r1, r5
   8bf8c:	4693      	mov	fp, r2
   8bf8e:	9201      	str	r2, [sp, #4]
   8bf90:	f000 fbe4 	bl	8c75c <memmove>
   8bf94:	68a1      	ldr	r1, [r4, #8]
   8bf96:	6823      	ldr	r3, [r4, #0]
   8bf98:	9a01      	ldr	r2, [sp, #4]
   8bf9a:	1a89      	subs	r1, r1, r2
   8bf9c:	441a      	add	r2, r3
   8bf9e:	60a1      	str	r1, [r4, #8]
   8bfa0:	6022      	str	r2, [r4, #0]
   8bfa2:	e78e      	b.n	8bec2 <__sfvwrite_r+0x1c6>
   8bfa4:	4648      	mov	r0, r9
   8bfa6:	f000 ffcb 	bl	8cf40 <_realloc_r>
   8bfaa:	4603      	mov	r3, r0
   8bfac:	2800      	cmp	r0, #0
   8bfae:	f47f af25 	bne.w	8bdfc <__sfvwrite_r+0x100>
   8bfb2:	4648      	mov	r0, r9
   8bfb4:	6921      	ldr	r1, [r4, #16]
   8bfb6:	f7ff fd9b 	bl	8baf0 <_free_r>
   8bfba:	220c      	movs	r2, #12
   8bfbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8bfc0:	f8c9 2000 	str.w	r2, [r9]
   8bfc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8bfc8:	e751      	b.n	8be6e <__sfvwrite_r+0x172>
   8bfca:	1c72      	adds	r2, r6, #1
   8bfcc:	9200      	str	r2, [sp, #0]
   8bfce:	e761      	b.n	8be94 <__sfvwrite_r+0x198>
   8bfd0:	220c      	movs	r2, #12
   8bfd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8bfd6:	f8c9 2000 	str.w	r2, [r9]
   8bfda:	e748      	b.n	8be6e <__sfvwrite_r+0x172>
   8bfdc:	f04f 30ff 	mov.w	r0, #4294967295
   8bfe0:	e6c0      	b.n	8bd64 <__sfvwrite_r+0x68>
   8bfe2:	bf00      	nop
   8bfe4:	7ffffc00 	.word	0x7ffffc00

0008bfe8 <_fwalk_reent>:
   8bfe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8bfec:	4607      	mov	r7, r0
   8bfee:	4688      	mov	r8, r1
   8bff0:	f04f 0900 	mov.w	r9, #0
   8bff4:	f500 7638 	add.w	r6, r0, #736	; 0x2e0
   8bff8:	e9d6 5401 	ldrd	r5, r4, [r6, #4]
   8bffc:	3d01      	subs	r5, #1
   8bffe:	d410      	bmi.n	8c022 <_fwalk_reent+0x3a>
   8c000:	89a3      	ldrh	r3, [r4, #12]
   8c002:	3d01      	subs	r5, #1
   8c004:	2b01      	cmp	r3, #1
   8c006:	d908      	bls.n	8c01a <_fwalk_reent+0x32>
   8c008:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   8c00c:	3301      	adds	r3, #1
   8c00e:	d004      	beq.n	8c01a <_fwalk_reent+0x32>
   8c010:	4621      	mov	r1, r4
   8c012:	4638      	mov	r0, r7
   8c014:	47c0      	blx	r8
   8c016:	ea49 0900 	orr.w	r9, r9, r0
   8c01a:	1c6b      	adds	r3, r5, #1
   8c01c:	f104 0468 	add.w	r4, r4, #104	; 0x68
   8c020:	d1ee      	bne.n	8c000 <_fwalk_reent+0x18>
   8c022:	6836      	ldr	r6, [r6, #0]
   8c024:	2e00      	cmp	r6, #0
   8c026:	d1e7      	bne.n	8bff8 <_fwalk_reent+0x10>
   8c028:	4648      	mov	r0, r9
   8c02a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8c02e:	bf00      	nop

0008c030 <__locale_mb_cur_max>:
   8c030:	4b01      	ldr	r3, [pc, #4]	; (8c038 <__locale_mb_cur_max+0x8>)
   8c032:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   8c036:	4770      	bx	lr
   8c038:	20000b4c 	.word	0x20000b4c

0008c03c <_localeconv_r>:
   8c03c:	4800      	ldr	r0, [pc, #0]	; (8c040 <_localeconv_r+0x4>)
   8c03e:	4770      	bx	lr
   8c040:	20000c3c 	.word	0x20000c3c

0008c044 <__retarget_lock_init_recursive>:
   8c044:	4770      	bx	lr
   8c046:	bf00      	nop

0008c048 <__retarget_lock_close_recursive>:
   8c048:	4770      	bx	lr
   8c04a:	bf00      	nop

0008c04c <__retarget_lock_acquire_recursive>:
   8c04c:	4770      	bx	lr
   8c04e:	bf00      	nop

0008c050 <__retarget_lock_release_recursive>:
   8c050:	4770      	bx	lr
   8c052:	bf00      	nop

0008c054 <__swhatbuf_r>:
   8c054:	b570      	push	{r4, r5, r6, lr}
   8c056:	460c      	mov	r4, r1
   8c058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8c05c:	4615      	mov	r5, r2
   8c05e:	2900      	cmp	r1, #0
   8c060:	461e      	mov	r6, r3
   8c062:	b096      	sub	sp, #88	; 0x58
   8c064:	db14      	blt.n	8c090 <__swhatbuf_r+0x3c>
   8c066:	466a      	mov	r2, sp
   8c068:	f001 fc82 	bl	8d970 <_fstat_r>
   8c06c:	2800      	cmp	r0, #0
   8c06e:	db0f      	blt.n	8c090 <__swhatbuf_r+0x3c>
   8c070:	9a01      	ldr	r2, [sp, #4]
   8c072:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8c076:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   8c07a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   8c07e:	fab2 f282 	clz	r2, r2
   8c082:	f44f 6000 	mov.w	r0, #2048	; 0x800
   8c086:	0952      	lsrs	r2, r2, #5
   8c088:	6032      	str	r2, [r6, #0]
   8c08a:	602b      	str	r3, [r5, #0]
   8c08c:	b016      	add	sp, #88	; 0x58
   8c08e:	bd70      	pop	{r4, r5, r6, pc}
   8c090:	2300      	movs	r3, #0
   8c092:	89a1      	ldrh	r1, [r4, #12]
   8c094:	6033      	str	r3, [r6, #0]
   8c096:	f011 0080 	ands.w	r0, r1, #128	; 0x80
   8c09a:	d004      	beq.n	8c0a6 <__swhatbuf_r+0x52>
   8c09c:	2240      	movs	r2, #64	; 0x40
   8c09e:	4618      	mov	r0, r3
   8c0a0:	602a      	str	r2, [r5, #0]
   8c0a2:	b016      	add	sp, #88	; 0x58
   8c0a4:	bd70      	pop	{r4, r5, r6, pc}
   8c0a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8c0aa:	602b      	str	r3, [r5, #0]
   8c0ac:	b016      	add	sp, #88	; 0x58
   8c0ae:	bd70      	pop	{r4, r5, r6, pc}

0008c0b0 <__smakebuf_r>:
   8c0b0:	b570      	push	{r4, r5, r6, lr}
   8c0b2:	898b      	ldrh	r3, [r1, #12]
   8c0b4:	460c      	mov	r4, r1
   8c0b6:	079d      	lsls	r5, r3, #30
   8c0b8:	b082      	sub	sp, #8
   8c0ba:	d507      	bpl.n	8c0cc <__smakebuf_r+0x1c>
   8c0bc:	2201      	movs	r2, #1
   8c0be:	f101 0343 	add.w	r3, r1, #67	; 0x43
   8c0c2:	614a      	str	r2, [r1, #20]
   8c0c4:	600b      	str	r3, [r1, #0]
   8c0c6:	610b      	str	r3, [r1, #16]
   8c0c8:	b002      	add	sp, #8
   8c0ca:	bd70      	pop	{r4, r5, r6, pc}
   8c0cc:	ab01      	add	r3, sp, #4
   8c0ce:	466a      	mov	r2, sp
   8c0d0:	4606      	mov	r6, r0
   8c0d2:	f7ff ffbf 	bl	8c054 <__swhatbuf_r>
   8c0d6:	9900      	ldr	r1, [sp, #0]
   8c0d8:	4605      	mov	r5, r0
   8c0da:	4630      	mov	r0, r6
   8c0dc:	f000 f83a 	bl	8c154 <_malloc_r>
   8c0e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8c0e4:	b170      	cbz	r0, 8c104 <__smakebuf_r+0x54>
   8c0e6:	4916      	ldr	r1, [pc, #88]	; (8c140 <__smakebuf_r+0x90>)
   8c0e8:	9a00      	ldr	r2, [sp, #0]
   8c0ea:	63f1      	str	r1, [r6, #60]	; 0x3c
   8c0ec:	9901      	ldr	r1, [sp, #4]
   8c0ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8c0f2:	e9c4 0204 	strd	r0, r2, [r4, #16]
   8c0f6:	81a3      	strh	r3, [r4, #12]
   8c0f8:	6020      	str	r0, [r4, #0]
   8c0fa:	b989      	cbnz	r1, 8c120 <__smakebuf_r+0x70>
   8c0fc:	432b      	orrs	r3, r5
   8c0fe:	81a3      	strh	r3, [r4, #12]
   8c100:	b002      	add	sp, #8
   8c102:	bd70      	pop	{r4, r5, r6, pc}
   8c104:	059a      	lsls	r2, r3, #22
   8c106:	d4df      	bmi.n	8c0c8 <__smakebuf_r+0x18>
   8c108:	2101      	movs	r1, #1
   8c10a:	f023 0303 	bic.w	r3, r3, #3
   8c10e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8c112:	f043 0302 	orr.w	r3, r3, #2
   8c116:	81a3      	strh	r3, [r4, #12]
   8c118:	6161      	str	r1, [r4, #20]
   8c11a:	6022      	str	r2, [r4, #0]
   8c11c:	6122      	str	r2, [r4, #16]
   8c11e:	e7d3      	b.n	8c0c8 <__smakebuf_r+0x18>
   8c120:	4630      	mov	r0, r6
   8c122:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8c126:	f001 fc39 	bl	8d99c <_isatty_r>
   8c12a:	b910      	cbnz	r0, 8c132 <__smakebuf_r+0x82>
   8c12c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8c130:	e7e4      	b.n	8c0fc <__smakebuf_r+0x4c>
   8c132:	89a2      	ldrh	r2, [r4, #12]
   8c134:	f022 0203 	bic.w	r2, r2, #3
   8c138:	f042 0201 	orr.w	r2, r2, #1
   8c13c:	b213      	sxth	r3, r2
   8c13e:	e7dd      	b.n	8c0fc <__smakebuf_r+0x4c>
   8c140:	0008b89d 	.word	0x0008b89d

0008c144 <malloc>:
   8c144:	4b02      	ldr	r3, [pc, #8]	; (8c150 <malloc+0xc>)
   8c146:	4601      	mov	r1, r0
   8c148:	6818      	ldr	r0, [r3, #0]
   8c14a:	f000 b803 	b.w	8c154 <_malloc_r>
   8c14e:	bf00      	nop
   8c150:	20000718 	.word	0x20000718

0008c154 <_malloc_r>:
   8c154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8c158:	f101 050b 	add.w	r5, r1, #11
   8c15c:	2d16      	cmp	r5, #22
   8c15e:	4606      	mov	r6, r0
   8c160:	b083      	sub	sp, #12
   8c162:	d824      	bhi.n	8c1ae <_malloc_r+0x5a>
   8c164:	2910      	cmp	r1, #16
   8c166:	f200 80b6 	bhi.w	8c2d6 <_malloc_r+0x182>
   8c16a:	f000 fb61 	bl	8c830 <__malloc_lock>
   8c16e:	2510      	movs	r5, #16
   8c170:	2002      	movs	r0, #2
   8c172:	2318      	movs	r3, #24
   8c174:	f8df 84e8 	ldr.w	r8, [pc, #1256]	; 8c660 <_malloc_r+0x50c>
   8c178:	4443      	add	r3, r8
   8c17a:	685c      	ldr	r4, [r3, #4]
   8c17c:	f1a3 0208 	sub.w	r2, r3, #8
   8c180:	4294      	cmp	r4, r2
   8c182:	f000 80b4 	beq.w	8c2ee <_malloc_r+0x19a>
   8c186:	6863      	ldr	r3, [r4, #4]
   8c188:	68e1      	ldr	r1, [r4, #12]
   8c18a:	f023 0303 	bic.w	r3, r3, #3
   8c18e:	4423      	add	r3, r4
   8c190:	685a      	ldr	r2, [r3, #4]
   8c192:	68a5      	ldr	r5, [r4, #8]
   8c194:	f042 0201 	orr.w	r2, r2, #1
   8c198:	60e9      	str	r1, [r5, #12]
   8c19a:	4630      	mov	r0, r6
   8c19c:	608d      	str	r5, [r1, #8]
   8c19e:	3408      	adds	r4, #8
   8c1a0:	605a      	str	r2, [r3, #4]
   8c1a2:	f000 fb4b 	bl	8c83c <__malloc_unlock>
   8c1a6:	4620      	mov	r0, r4
   8c1a8:	b003      	add	sp, #12
   8c1aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8c1ae:	f035 0507 	bics.w	r5, r5, #7
   8c1b2:	f100 8090 	bmi.w	8c2d6 <_malloc_r+0x182>
   8c1b6:	42a9      	cmp	r1, r5
   8c1b8:	f200 808d 	bhi.w	8c2d6 <_malloc_r+0x182>
   8c1bc:	f000 fb38 	bl	8c830 <__malloc_lock>
   8c1c0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   8c1c4:	f0c0 8185 	bcc.w	8c4d2 <_malloc_r+0x37e>
   8c1c8:	0a6b      	lsrs	r3, r5, #9
   8c1ca:	f000 808b 	beq.w	8c2e4 <_malloc_r+0x190>
   8c1ce:	2b04      	cmp	r3, #4
   8c1d0:	f200 815b 	bhi.w	8c48a <_malloc_r+0x336>
   8c1d4:	09ab      	lsrs	r3, r5, #6
   8c1d6:	f103 0039 	add.w	r0, r3, #57	; 0x39
   8c1da:	f103 0738 	add.w	r7, r3, #56	; 0x38
   8c1de:	00c1      	lsls	r1, r0, #3
   8c1e0:	f8df 847c 	ldr.w	r8, [pc, #1148]	; 8c660 <_malloc_r+0x50c>
   8c1e4:	4441      	add	r1, r8
   8c1e6:	684c      	ldr	r4, [r1, #4]
   8c1e8:	3908      	subs	r1, #8
   8c1ea:	42a1      	cmp	r1, r4
   8c1ec:	d106      	bne.n	8c1fc <_malloc_r+0xa8>
   8c1ee:	e00c      	b.n	8c20a <_malloc_r+0xb6>
   8c1f0:	2a00      	cmp	r2, #0
   8c1f2:	f280 8122 	bge.w	8c43a <_malloc_r+0x2e6>
   8c1f6:	68e4      	ldr	r4, [r4, #12]
   8c1f8:	42a1      	cmp	r1, r4
   8c1fa:	d006      	beq.n	8c20a <_malloc_r+0xb6>
   8c1fc:	6863      	ldr	r3, [r4, #4]
   8c1fe:	f023 0303 	bic.w	r3, r3, #3
   8c202:	1b5a      	subs	r2, r3, r5
   8c204:	2a0f      	cmp	r2, #15
   8c206:	ddf3      	ble.n	8c1f0 <_malloc_r+0x9c>
   8c208:	4638      	mov	r0, r7
   8c20a:	f8d8 4010 	ldr.w	r4, [r8, #16]
   8c20e:	f8df c454 	ldr.w	ip, [pc, #1108]	; 8c664 <_malloc_r+0x510>
   8c212:	4564      	cmp	r4, ip
   8c214:	d077      	beq.n	8c306 <_malloc_r+0x1b2>
   8c216:	6862      	ldr	r2, [r4, #4]
   8c218:	f022 0203 	bic.w	r2, r2, #3
   8c21c:	1b53      	subs	r3, r2, r5
   8c21e:	2b0f      	cmp	r3, #15
   8c220:	f300 8165 	bgt.w	8c4ee <_malloc_r+0x39a>
   8c224:	2b00      	cmp	r3, #0
   8c226:	e9c8 cc04 	strd	ip, ip, [r8, #16]
   8c22a:	f280 8156 	bge.w	8c4da <_malloc_r+0x386>
   8c22e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   8c232:	f080 8106 	bcs.w	8c442 <_malloc_r+0x2ee>
   8c236:	2101      	movs	r1, #1
   8c238:	08d3      	lsrs	r3, r2, #3
   8c23a:	0952      	lsrs	r2, r2, #5
   8c23c:	440b      	add	r3, r1
   8c23e:	fa01 f202 	lsl.w	r2, r1, r2
   8c242:	f8d8 1004 	ldr.w	r1, [r8, #4]
   8c246:	f858 7033 	ldr.w	r7, [r8, r3, lsl #3]
   8c24a:	eb08 0ec3 	add.w	lr, r8, r3, lsl #3
   8c24e:	430a      	orrs	r2, r1
   8c250:	f1ae 0108 	sub.w	r1, lr, #8
   8c254:	e9c4 7102 	strd	r7, r1, [r4, #8]
   8c258:	f8c8 2004 	str.w	r2, [r8, #4]
   8c25c:	f848 4033 	str.w	r4, [r8, r3, lsl #3]
   8c260:	60fc      	str	r4, [r7, #12]
   8c262:	2101      	movs	r1, #1
   8c264:	1083      	asrs	r3, r0, #2
   8c266:	4099      	lsls	r1, r3
   8c268:	4291      	cmp	r1, r2
   8c26a:	d853      	bhi.n	8c314 <_malloc_r+0x1c0>
   8c26c:	4211      	tst	r1, r2
   8c26e:	d106      	bne.n	8c27e <_malloc_r+0x12a>
   8c270:	f020 0003 	bic.w	r0, r0, #3
   8c274:	0049      	lsls	r1, r1, #1
   8c276:	4211      	tst	r1, r2
   8c278:	f100 0004 	add.w	r0, r0, #4
   8c27c:	d0fa      	beq.n	8c274 <_malloc_r+0x120>
   8c27e:	eb08 09c0 	add.w	r9, r8, r0, lsl #3
   8c282:	464c      	mov	r4, r9
   8c284:	4686      	mov	lr, r0
   8c286:	68e7      	ldr	r7, [r4, #12]
   8c288:	42bc      	cmp	r4, r7
   8c28a:	d107      	bne.n	8c29c <_malloc_r+0x148>
   8c28c:	e109      	b.n	8c4a2 <_malloc_r+0x34e>
   8c28e:	2b00      	cmp	r3, #0
   8c290:	f280 8110 	bge.w	8c4b4 <_malloc_r+0x360>
   8c294:	68ff      	ldr	r7, [r7, #12]
   8c296:	42bc      	cmp	r4, r7
   8c298:	f000 8103 	beq.w	8c4a2 <_malloc_r+0x34e>
   8c29c:	687a      	ldr	r2, [r7, #4]
   8c29e:	f022 0203 	bic.w	r2, r2, #3
   8c2a2:	1b53      	subs	r3, r2, r5
   8c2a4:	2b0f      	cmp	r3, #15
   8c2a6:	ddf2      	ble.n	8c28e <_malloc_r+0x13a>
   8c2a8:	f045 0e01 	orr.w	lr, r5, #1
   8c2ac:	4630      	mov	r0, r6
   8c2ae:	e9d7 4102 	ldrd	r4, r1, [r7, #8]
   8c2b2:	443d      	add	r5, r7
   8c2b4:	f043 0601 	orr.w	r6, r3, #1
   8c2b8:	f8c7 e004 	str.w	lr, [r7, #4]
   8c2bc:	60e1      	str	r1, [r4, #12]
   8c2be:	608c      	str	r4, [r1, #8]
   8c2c0:	e9c8 5504 	strd	r5, r5, [r8, #16]
   8c2c4:	e9c5 cc02 	strd	ip, ip, [r5, #8]
   8c2c8:	606e      	str	r6, [r5, #4]
   8c2ca:	50bb      	str	r3, [r7, r2]
   8c2cc:	f000 fab6 	bl	8c83c <__malloc_unlock>
   8c2d0:	f107 0408 	add.w	r4, r7, #8
   8c2d4:	e002      	b.n	8c2dc <_malloc_r+0x188>
   8c2d6:	230c      	movs	r3, #12
   8c2d8:	2400      	movs	r4, #0
   8c2da:	6033      	str	r3, [r6, #0]
   8c2dc:	4620      	mov	r0, r4
   8c2de:	b003      	add	sp, #12
   8c2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8c2e4:	f44f 7100 	mov.w	r1, #512	; 0x200
   8c2e8:	2040      	movs	r0, #64	; 0x40
   8c2ea:	273f      	movs	r7, #63	; 0x3f
   8c2ec:	e778      	b.n	8c1e0 <_malloc_r+0x8c>
   8c2ee:	68dc      	ldr	r4, [r3, #12]
   8c2f0:	42a3      	cmp	r3, r4
   8c2f2:	bf08      	it	eq
   8c2f4:	3002      	addeq	r0, #2
   8c2f6:	f47f af46 	bne.w	8c186 <_malloc_r+0x32>
   8c2fa:	f8d8 4010 	ldr.w	r4, [r8, #16]
   8c2fe:	f8df c364 	ldr.w	ip, [pc, #868]	; 8c664 <_malloc_r+0x510>
   8c302:	4564      	cmp	r4, ip
   8c304:	d187      	bne.n	8c216 <_malloc_r+0xc2>
   8c306:	2101      	movs	r1, #1
   8c308:	f8d8 2004 	ldr.w	r2, [r8, #4]
   8c30c:	1083      	asrs	r3, r0, #2
   8c30e:	4099      	lsls	r1, r3
   8c310:	4291      	cmp	r1, r2
   8c312:	d9ab      	bls.n	8c26c <_malloc_r+0x118>
   8c314:	f8d8 4008 	ldr.w	r4, [r8, #8]
   8c318:	6867      	ldr	r7, [r4, #4]
   8c31a:	f027 0703 	bic.w	r7, r7, #3
   8c31e:	42bd      	cmp	r5, r7
   8c320:	d802      	bhi.n	8c328 <_malloc_r+0x1d4>
   8c322:	1b7b      	subs	r3, r7, r5
   8c324:	2b0f      	cmp	r3, #15
   8c326:	dc77      	bgt.n	8c418 <_malloc_r+0x2c4>
   8c328:	f8df 933c 	ldr.w	r9, [pc, #828]	; 8c668 <_malloc_r+0x514>
   8c32c:	4bc8      	ldr	r3, [pc, #800]	; (8c650 <_malloc_r+0x4fc>)
   8c32e:	f8d9 2000 	ldr.w	r2, [r9]
   8c332:	681b      	ldr	r3, [r3, #0]
   8c334:	3201      	adds	r2, #1
   8c336:	442b      	add	r3, r5
   8c338:	eb04 0a07 	add.w	sl, r4, r7
   8c33c:	f000 8124 	beq.w	8c588 <_malloc_r+0x434>
   8c340:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   8c344:	330f      	adds	r3, #15
   8c346:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   8c34a:	f02b 0b0f 	bic.w	fp, fp, #15
   8c34e:	4659      	mov	r1, fp
   8c350:	4630      	mov	r0, r6
   8c352:	f001 f81d 	bl	8d390 <_sbrk_r>
   8c356:	1c41      	adds	r1, r0, #1
   8c358:	4602      	mov	r2, r0
   8c35a:	f000 80e1 	beq.w	8c520 <_malloc_r+0x3cc>
   8c35e:	4582      	cmp	sl, r0
   8c360:	f200 80dc 	bhi.w	8c51c <_malloc_r+0x3c8>
   8c364:	4bbb      	ldr	r3, [pc, #748]	; (8c654 <_malloc_r+0x500>)
   8c366:	6819      	ldr	r1, [r3, #0]
   8c368:	4459      	add	r1, fp
   8c36a:	4608      	mov	r0, r1
   8c36c:	6019      	str	r1, [r3, #0]
   8c36e:	f000 8141 	beq.w	8c5f4 <_malloc_r+0x4a0>
   8c372:	f8d9 1000 	ldr.w	r1, [r9]
   8c376:	9301      	str	r3, [sp, #4]
   8c378:	3101      	adds	r1, #1
   8c37a:	bf1b      	ittet	ne
   8c37c:	eba2 0a0a 	subne.w	sl, r2, sl
   8c380:	4450      	addne	r0, sl
   8c382:	f8c9 2000 	streq.w	r2, [r9]
   8c386:	6018      	strne	r0, [r3, #0]
   8c388:	f012 0a07 	ands.w	sl, r2, #7
   8c38c:	f000 810a 	beq.w	8c5a4 <_malloc_r+0x450>
   8c390:	f1ca 0108 	rsb	r1, sl, #8
   8c394:	440a      	add	r2, r1
   8c396:	f5ca 5180 	rsb	r1, sl, #4096	; 0x1000
   8c39a:	4493      	add	fp, r2
   8c39c:	3108      	adds	r1, #8
   8c39e:	eba1 010b 	sub.w	r1, r1, fp
   8c3a2:	f3c1 090b 	ubfx	r9, r1, #0, #12
   8c3a6:	4649      	mov	r1, r9
   8c3a8:	4630      	mov	r0, r6
   8c3aa:	9200      	str	r2, [sp, #0]
   8c3ac:	f000 fff0 	bl	8d390 <_sbrk_r>
   8c3b0:	1c42      	adds	r2, r0, #1
   8c3b2:	e9dd 2300 	ldrd	r2, r3, [sp]
   8c3b6:	f000 8143 	beq.w	8c640 <_malloc_r+0x4ec>
   8c3ba:	1a80      	subs	r0, r0, r2
   8c3bc:	eb00 0b09 	add.w	fp, r0, r9
   8c3c0:	6819      	ldr	r1, [r3, #0]
   8c3c2:	f04b 0001 	orr.w	r0, fp, #1
   8c3c6:	4449      	add	r1, r9
   8c3c8:	4544      	cmp	r4, r8
   8c3ca:	f8c8 2008 	str.w	r2, [r8, #8]
   8c3ce:	6019      	str	r1, [r3, #0]
   8c3d0:	6050      	str	r0, [r2, #4]
   8c3d2:	f000 811c 	beq.w	8c60e <_malloc_r+0x4ba>
   8c3d6:	2f0f      	cmp	r7, #15
   8c3d8:	f240 811b 	bls.w	8c612 <_malloc_r+0x4be>
   8c3dc:	f04f 0c05 	mov.w	ip, #5
   8c3e0:	6860      	ldr	r0, [r4, #4]
   8c3e2:	3f0c      	subs	r7, #12
   8c3e4:	f027 0707 	bic.w	r7, r7, #7
   8c3e8:	f000 0001 	and.w	r0, r0, #1
   8c3ec:	4338      	orrs	r0, r7
   8c3ee:	eb04 0e07 	add.w	lr, r4, r7
   8c3f2:	2f0f      	cmp	r7, #15
   8c3f4:	6060      	str	r0, [r4, #4]
   8c3f6:	e9ce cc01 	strd	ip, ip, [lr, #4]
   8c3fa:	f200 8137 	bhi.w	8c66c <_malloc_r+0x518>
   8c3fe:	4614      	mov	r4, r2
   8c400:	6850      	ldr	r0, [r2, #4]
   8c402:	4b95      	ldr	r3, [pc, #596]	; (8c658 <_malloc_r+0x504>)
   8c404:	681a      	ldr	r2, [r3, #0]
   8c406:	428a      	cmp	r2, r1
   8c408:	bf38      	it	cc
   8c40a:	6019      	strcc	r1, [r3, #0]
   8c40c:	4b93      	ldr	r3, [pc, #588]	; (8c65c <_malloc_r+0x508>)
   8c40e:	681a      	ldr	r2, [r3, #0]
   8c410:	428a      	cmp	r2, r1
   8c412:	bf38      	it	cc
   8c414:	6019      	strcc	r1, [r3, #0]
   8c416:	e086      	b.n	8c526 <_malloc_r+0x3d2>
   8c418:	f045 0201 	orr.w	r2, r5, #1
   8c41c:	f043 0301 	orr.w	r3, r3, #1
   8c420:	4425      	add	r5, r4
   8c422:	6062      	str	r2, [r4, #4]
   8c424:	4630      	mov	r0, r6
   8c426:	f8c8 5008 	str.w	r5, [r8, #8]
   8c42a:	3408      	adds	r4, #8
   8c42c:	606b      	str	r3, [r5, #4]
   8c42e:	f000 fa05 	bl	8c83c <__malloc_unlock>
   8c432:	4620      	mov	r0, r4
   8c434:	b003      	add	sp, #12
   8c436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8c43a:	4423      	add	r3, r4
   8c43c:	685a      	ldr	r2, [r3, #4]
   8c43e:	68e1      	ldr	r1, [r4, #12]
   8c440:	e6a7      	b.n	8c192 <_malloc_r+0x3e>
   8c442:	f5b2 6f20 	cmp.w	r2, #2560	; 0xa00
   8c446:	ea4f 2352 	mov.w	r3, r2, lsr #9
   8c44a:	d361      	bcc.n	8c510 <_malloc_r+0x3bc>
   8c44c:	2b14      	cmp	r3, #20
   8c44e:	f200 80ba 	bhi.w	8c5c6 <_malloc_r+0x472>
   8c452:	f103 015c 	add.w	r1, r3, #92	; 0x5c
   8c456:	00c9      	lsls	r1, r1, #3
   8c458:	335b      	adds	r3, #91	; 0x5b
   8c45a:	eb08 0701 	add.w	r7, r8, r1
   8c45e:	f858 1001 	ldr.w	r1, [r8, r1]
   8c462:	3f08      	subs	r7, #8
   8c464:	428f      	cmp	r7, r1
   8c466:	f000 8092 	beq.w	8c58e <_malloc_r+0x43a>
   8c46a:	684b      	ldr	r3, [r1, #4]
   8c46c:	f023 0303 	bic.w	r3, r3, #3
   8c470:	4293      	cmp	r3, r2
   8c472:	d902      	bls.n	8c47a <_malloc_r+0x326>
   8c474:	6889      	ldr	r1, [r1, #8]
   8c476:	428f      	cmp	r7, r1
   8c478:	d1f7      	bne.n	8c46a <_malloc_r+0x316>
   8c47a:	68cf      	ldr	r7, [r1, #12]
   8c47c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   8c480:	e9c4 1702 	strd	r1, r7, [r4, #8]
   8c484:	60bc      	str	r4, [r7, #8]
   8c486:	60cc      	str	r4, [r1, #12]
   8c488:	e6eb      	b.n	8c262 <_malloc_r+0x10e>
   8c48a:	2b14      	cmp	r3, #20
   8c48c:	d959      	bls.n	8c542 <_malloc_r+0x3ee>
   8c48e:	2b54      	cmp	r3, #84	; 0x54
   8c490:	f200 80a1 	bhi.w	8c5d6 <_malloc_r+0x482>
   8c494:	0b2b      	lsrs	r3, r5, #12
   8c496:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   8c49a:	f103 076e 	add.w	r7, r3, #110	; 0x6e
   8c49e:	00c1      	lsls	r1, r0, #3
   8c4a0:	e69e      	b.n	8c1e0 <_malloc_r+0x8c>
   8c4a2:	f10e 0e01 	add.w	lr, lr, #1
   8c4a6:	f01e 0f03 	tst.w	lr, #3
   8c4aa:	f104 0408 	add.w	r4, r4, #8
   8c4ae:	f47f aeea 	bne.w	8c286 <_malloc_r+0x132>
   8c4b2:	e051      	b.n	8c558 <_malloc_r+0x404>
   8c4b4:	463c      	mov	r4, r7
   8c4b6:	443a      	add	r2, r7
   8c4b8:	6853      	ldr	r3, [r2, #4]
   8c4ba:	68f9      	ldr	r1, [r7, #12]
   8c4bc:	f854 5f08 	ldr.w	r5, [r4, #8]!
   8c4c0:	f043 0301 	orr.w	r3, r3, #1
   8c4c4:	6053      	str	r3, [r2, #4]
   8c4c6:	4630      	mov	r0, r6
   8c4c8:	60e9      	str	r1, [r5, #12]
   8c4ca:	608d      	str	r5, [r1, #8]
   8c4cc:	f000 f9b6 	bl	8c83c <__malloc_unlock>
   8c4d0:	e704      	b.n	8c2dc <_malloc_r+0x188>
   8c4d2:	08e8      	lsrs	r0, r5, #3
   8c4d4:	f105 0308 	add.w	r3, r5, #8
   8c4d8:	e64c      	b.n	8c174 <_malloc_r+0x20>
   8c4da:	4422      	add	r2, r4
   8c4dc:	6853      	ldr	r3, [r2, #4]
   8c4de:	4630      	mov	r0, r6
   8c4e0:	f043 0301 	orr.w	r3, r3, #1
   8c4e4:	6053      	str	r3, [r2, #4]
   8c4e6:	3408      	adds	r4, #8
   8c4e8:	f000 f9a8 	bl	8c83c <__malloc_unlock>
   8c4ec:	e6f6      	b.n	8c2dc <_malloc_r+0x188>
   8c4ee:	f045 0701 	orr.w	r7, r5, #1
   8c4f2:	f043 0101 	orr.w	r1, r3, #1
   8c4f6:	4425      	add	r5, r4
   8c4f8:	6067      	str	r7, [r4, #4]
   8c4fa:	4630      	mov	r0, r6
   8c4fc:	e9c8 5504 	strd	r5, r5, [r8, #16]
   8c500:	e9c5 cc02 	strd	ip, ip, [r5, #8]
   8c504:	6069      	str	r1, [r5, #4]
   8c506:	50a3      	str	r3, [r4, r2]
   8c508:	f000 f998 	bl	8c83c <__malloc_unlock>
   8c50c:	3408      	adds	r4, #8
   8c50e:	e6e5      	b.n	8c2dc <_malloc_r+0x188>
   8c510:	0993      	lsrs	r3, r2, #6
   8c512:	f103 0139 	add.w	r1, r3, #57	; 0x39
   8c516:	00c9      	lsls	r1, r1, #3
   8c518:	3338      	adds	r3, #56	; 0x38
   8c51a:	e79e      	b.n	8c45a <_malloc_r+0x306>
   8c51c:	4544      	cmp	r4, r8
   8c51e:	d064      	beq.n	8c5ea <_malloc_r+0x496>
   8c520:	f8d8 4008 	ldr.w	r4, [r8, #8]
   8c524:	6860      	ldr	r0, [r4, #4]
   8c526:	f020 0b03 	bic.w	fp, r0, #3
   8c52a:	455d      	cmp	r5, fp
   8c52c:	ebab 0305 	sub.w	r3, fp, r5
   8c530:	d802      	bhi.n	8c538 <_malloc_r+0x3e4>
   8c532:	2b0f      	cmp	r3, #15
   8c534:	f73f af70 	bgt.w	8c418 <_malloc_r+0x2c4>
   8c538:	4630      	mov	r0, r6
   8c53a:	f000 f97f 	bl	8c83c <__malloc_unlock>
   8c53e:	2400      	movs	r4, #0
   8c540:	e6cc      	b.n	8c2dc <_malloc_r+0x188>
   8c542:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   8c546:	f103 075b 	add.w	r7, r3, #91	; 0x5b
   8c54a:	00c1      	lsls	r1, r0, #3
   8c54c:	e648      	b.n	8c1e0 <_malloc_r+0x8c>
   8c54e:	f859 3908 	ldr.w	r3, [r9], #-8
   8c552:	454b      	cmp	r3, r9
   8c554:	f040 80a9 	bne.w	8c6aa <_malloc_r+0x556>
   8c558:	f010 0f03 	tst.w	r0, #3
   8c55c:	f100 30ff 	add.w	r0, r0, #4294967295
   8c560:	d1f5      	bne.n	8c54e <_malloc_r+0x3fa>
   8c562:	f8d8 3004 	ldr.w	r3, [r8, #4]
   8c566:	ea23 0301 	bic.w	r3, r3, r1
   8c56a:	f8c8 3004 	str.w	r3, [r8, #4]
   8c56e:	0049      	lsls	r1, r1, #1
   8c570:	4299      	cmp	r1, r3
   8c572:	f63f aecf 	bhi.w	8c314 <_malloc_r+0x1c0>
   8c576:	b919      	cbnz	r1, 8c580 <_malloc_r+0x42c>
   8c578:	e6cc      	b.n	8c314 <_malloc_r+0x1c0>
   8c57a:	0049      	lsls	r1, r1, #1
   8c57c:	f10e 0e04 	add.w	lr, lr, #4
   8c580:	4219      	tst	r1, r3
   8c582:	d0fa      	beq.n	8c57a <_malloc_r+0x426>
   8c584:	4670      	mov	r0, lr
   8c586:	e67a      	b.n	8c27e <_malloc_r+0x12a>
   8c588:	f103 0b10 	add.w	fp, r3, #16
   8c58c:	e6df      	b.n	8c34e <_malloc_r+0x1fa>
   8c58e:	f04f 0e01 	mov.w	lr, #1
   8c592:	109a      	asrs	r2, r3, #2
   8c594:	f8d8 3004 	ldr.w	r3, [r8, #4]
   8c598:	fa0e f202 	lsl.w	r2, lr, r2
   8c59c:	431a      	orrs	r2, r3
   8c59e:	f8c8 2004 	str.w	r2, [r8, #4]
   8c5a2:	e76d      	b.n	8c480 <_malloc_r+0x32c>
   8c5a4:	eb02 010b 	add.w	r1, r2, fp
   8c5a8:	4249      	negs	r1, r1
   8c5aa:	f3c1 090b 	ubfx	r9, r1, #0, #12
   8c5ae:	4649      	mov	r1, r9
   8c5b0:	4630      	mov	r0, r6
   8c5b2:	9200      	str	r2, [sp, #0]
   8c5b4:	f000 feec 	bl	8d390 <_sbrk_r>
   8c5b8:	1c43      	adds	r3, r0, #1
   8c5ba:	e9dd 2300 	ldrd	r2, r3, [sp]
   8c5be:	f47f aefc 	bne.w	8c3ba <_malloc_r+0x266>
   8c5c2:	46d1      	mov	r9, sl
   8c5c4:	e6fc      	b.n	8c3c0 <_malloc_r+0x26c>
   8c5c6:	2b54      	cmp	r3, #84	; 0x54
   8c5c8:	d826      	bhi.n	8c618 <_malloc_r+0x4c4>
   8c5ca:	0b13      	lsrs	r3, r2, #12
   8c5cc:	f103 016f 	add.w	r1, r3, #111	; 0x6f
   8c5d0:	00c9      	lsls	r1, r1, #3
   8c5d2:	336e      	adds	r3, #110	; 0x6e
   8c5d4:	e741      	b.n	8c45a <_malloc_r+0x306>
   8c5d6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8c5da:	d826      	bhi.n	8c62a <_malloc_r+0x4d6>
   8c5dc:	0beb      	lsrs	r3, r5, #15
   8c5de:	f103 0078 	add.w	r0, r3, #120	; 0x78
   8c5e2:	f103 0777 	add.w	r7, r3, #119	; 0x77
   8c5e6:	00c1      	lsls	r1, r0, #3
   8c5e8:	e5fa      	b.n	8c1e0 <_malloc_r+0x8c>
   8c5ea:	4b1a      	ldr	r3, [pc, #104]	; (8c654 <_malloc_r+0x500>)
   8c5ec:	6818      	ldr	r0, [r3, #0]
   8c5ee:	4458      	add	r0, fp
   8c5f0:	6018      	str	r0, [r3, #0]
   8c5f2:	e6be      	b.n	8c372 <_malloc_r+0x21e>
   8c5f4:	f3ca 0c0b 	ubfx	ip, sl, #0, #12
   8c5f8:	f1bc 0f00 	cmp.w	ip, #0
   8c5fc:	f47f aeb9 	bne.w	8c372 <_malloc_r+0x21e>
   8c600:	f8d8 4008 	ldr.w	r4, [r8, #8]
   8c604:	44bb      	add	fp, r7
   8c606:	f04b 0001 	orr.w	r0, fp, #1
   8c60a:	6060      	str	r0, [r4, #4]
   8c60c:	e6f9      	b.n	8c402 <_malloc_r+0x2ae>
   8c60e:	4614      	mov	r4, r2
   8c610:	e6f7      	b.n	8c402 <_malloc_r+0x2ae>
   8c612:	2301      	movs	r3, #1
   8c614:	6053      	str	r3, [r2, #4]
   8c616:	e78f      	b.n	8c538 <_malloc_r+0x3e4>
   8c618:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8c61c:	d832      	bhi.n	8c684 <_malloc_r+0x530>
   8c61e:	0bd3      	lsrs	r3, r2, #15
   8c620:	f103 0178 	add.w	r1, r3, #120	; 0x78
   8c624:	00c9      	lsls	r1, r1, #3
   8c626:	3377      	adds	r3, #119	; 0x77
   8c628:	e717      	b.n	8c45a <_malloc_r+0x306>
   8c62a:	f240 5254 	movw	r2, #1364	; 0x554
   8c62e:	4293      	cmp	r3, r2
   8c630:	d832      	bhi.n	8c698 <_malloc_r+0x544>
   8c632:	0cab      	lsrs	r3, r5, #18
   8c634:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   8c638:	f103 077c 	add.w	r7, r3, #124	; 0x7c
   8c63c:	00c1      	lsls	r1, r0, #3
   8c63e:	e5cf      	b.n	8c1e0 <_malloc_r+0x8c>
   8c640:	f1aa 0a08 	sub.w	sl, sl, #8
   8c644:	44d3      	add	fp, sl
   8c646:	f04f 0900 	mov.w	r9, #0
   8c64a:	ebab 0b02 	sub.w	fp, fp, r2
   8c64e:	e6b7      	b.n	8c3c0 <_malloc_r+0x26c>
   8c650:	200023ec 	.word	0x200023ec
   8c654:	200023bc 	.word	0x200023bc
   8c658:	200023e4 	.word	0x200023e4
   8c65c:	200023e8 	.word	0x200023e8
   8c660:	20000cb8 	.word	0x20000cb8
   8c664:	20000cc0 	.word	0x20000cc0
   8c668:	200010c0 	.word	0x200010c0
   8c66c:	f104 0108 	add.w	r1, r4, #8
   8c670:	4630      	mov	r0, r6
   8c672:	9300      	str	r3, [sp, #0]
   8c674:	f7ff fa3c 	bl	8baf0 <_free_r>
   8c678:	f8d8 4008 	ldr.w	r4, [r8, #8]
   8c67c:	9b00      	ldr	r3, [sp, #0]
   8c67e:	6860      	ldr	r0, [r4, #4]
   8c680:	6819      	ldr	r1, [r3, #0]
   8c682:	e6be      	b.n	8c402 <_malloc_r+0x2ae>
   8c684:	f240 5154 	movw	r1, #1364	; 0x554
   8c688:	428b      	cmp	r3, r1
   8c68a:	d80a      	bhi.n	8c6a2 <_malloc_r+0x54e>
   8c68c:	0c93      	lsrs	r3, r2, #18
   8c68e:	f103 017d 	add.w	r1, r3, #125	; 0x7d
   8c692:	00c9      	lsls	r1, r1, #3
   8c694:	337c      	adds	r3, #124	; 0x7c
   8c696:	e6e0      	b.n	8c45a <_malloc_r+0x306>
   8c698:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8c69c:	207f      	movs	r0, #127	; 0x7f
   8c69e:	277e      	movs	r7, #126	; 0x7e
   8c6a0:	e59e      	b.n	8c1e0 <_malloc_r+0x8c>
   8c6a2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8c6a6:	237e      	movs	r3, #126	; 0x7e
   8c6a8:	e6d7      	b.n	8c45a <_malloc_r+0x306>
   8c6aa:	f8d8 3004 	ldr.w	r3, [r8, #4]
   8c6ae:	e75e      	b.n	8c56e <_malloc_r+0x41a>

0008c6b0 <__ascii_mbtowc>:
   8c6b0:	b082      	sub	sp, #8
   8c6b2:	b149      	cbz	r1, 8c6c8 <__ascii_mbtowc+0x18>
   8c6b4:	b15a      	cbz	r2, 8c6ce <__ascii_mbtowc+0x1e>
   8c6b6:	b16b      	cbz	r3, 8c6d4 <__ascii_mbtowc+0x24>
   8c6b8:	7813      	ldrb	r3, [r2, #0]
   8c6ba:	600b      	str	r3, [r1, #0]
   8c6bc:	7812      	ldrb	r2, [r2, #0]
   8c6be:	1e10      	subs	r0, r2, #0
   8c6c0:	bf18      	it	ne
   8c6c2:	2001      	movne	r0, #1
   8c6c4:	b002      	add	sp, #8
   8c6c6:	4770      	bx	lr
   8c6c8:	a901      	add	r1, sp, #4
   8c6ca:	2a00      	cmp	r2, #0
   8c6cc:	d1f3      	bne.n	8c6b6 <__ascii_mbtowc+0x6>
   8c6ce:	4610      	mov	r0, r2
   8c6d0:	b002      	add	sp, #8
   8c6d2:	4770      	bx	lr
   8c6d4:	f06f 0001 	mvn.w	r0, #1
   8c6d8:	e7f4      	b.n	8c6c4 <__ascii_mbtowc+0x14>
   8c6da:	bf00      	nop

0008c6dc <memchr>:
   8c6dc:	b470      	push	{r4, r5, r6}
   8c6de:	0784      	lsls	r4, r0, #30
   8c6e0:	b2cd      	uxtb	r5, r1
   8c6e2:	d012      	beq.n	8c70a <memchr+0x2e>
   8c6e4:	4603      	mov	r3, r0
   8c6e6:	1e54      	subs	r4, r2, #1
   8c6e8:	b92a      	cbnz	r2, 8c6f6 <memchr+0x1a>
   8c6ea:	e00b      	b.n	8c704 <memchr+0x28>
   8c6ec:	079a      	lsls	r2, r3, #30
   8c6ee:	4618      	mov	r0, r3
   8c6f0:	d00c      	beq.n	8c70c <memchr+0x30>
   8c6f2:	3c01      	subs	r4, #1
   8c6f4:	d306      	bcc.n	8c704 <memchr+0x28>
   8c6f6:	4618      	mov	r0, r3
   8c6f8:	f813 2b01 	ldrb.w	r2, [r3], #1
   8c6fc:	42aa      	cmp	r2, r5
   8c6fe:	d1f5      	bne.n	8c6ec <memchr+0x10>
   8c700:	bc70      	pop	{r4, r5, r6}
   8c702:	4770      	bx	lr
   8c704:	2000      	movs	r0, #0
   8c706:	bc70      	pop	{r4, r5, r6}
   8c708:	4770      	bx	lr
   8c70a:	4614      	mov	r4, r2
   8c70c:	2c03      	cmp	r4, #3
   8c70e:	d80d      	bhi.n	8c72c <memchr+0x50>
   8c710:	2c00      	cmp	r4, #0
   8c712:	d0f7      	beq.n	8c704 <memchr+0x28>
   8c714:	4602      	mov	r2, r0
   8c716:	1903      	adds	r3, r0, r4
   8c718:	e001      	b.n	8c71e <memchr+0x42>
   8c71a:	429a      	cmp	r2, r3
   8c71c:	d0f2      	beq.n	8c704 <memchr+0x28>
   8c71e:	4610      	mov	r0, r2
   8c720:	f812 1b01 	ldrb.w	r1, [r2], #1
   8c724:	42a9      	cmp	r1, r5
   8c726:	d1f8      	bne.n	8c71a <memchr+0x3e>
   8c728:	bc70      	pop	{r4, r5, r6}
   8c72a:	4770      	bx	lr
   8c72c:	4606      	mov	r6, r0
   8c72e:	020a      	lsls	r2, r1, #8
   8c730:	b292      	uxth	r2, r2
   8c732:	432a      	orrs	r2, r5
   8c734:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
   8c738:	6833      	ldr	r3, [r6, #0]
   8c73a:	4630      	mov	r0, r6
   8c73c:	4053      	eors	r3, r2
   8c73e:	f1a3 3101 	sub.w	r1, r3, #16843009	; 0x1010101
   8c742:	ea21 0303 	bic.w	r3, r1, r3
   8c746:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   8c74a:	f106 0604 	add.w	r6, r6, #4
   8c74e:	d1e1      	bne.n	8c714 <memchr+0x38>
   8c750:	3c04      	subs	r4, #4
   8c752:	2c03      	cmp	r4, #3
   8c754:	4630      	mov	r0, r6
   8c756:	d8ef      	bhi.n	8c738 <memchr+0x5c>
   8c758:	e7da      	b.n	8c710 <memchr+0x34>
   8c75a:	bf00      	nop

0008c75c <memmove>:
   8c75c:	4288      	cmp	r0, r1
   8c75e:	b4f0      	push	{r4, r5, r6, r7}
   8c760:	d90d      	bls.n	8c77e <memmove+0x22>
   8c762:	188b      	adds	r3, r1, r2
   8c764:	4283      	cmp	r3, r0
   8c766:	d90a      	bls.n	8c77e <memmove+0x22>
   8c768:	1884      	adds	r4, r0, r2
   8c76a:	b132      	cbz	r2, 8c77a <memmove+0x1e>
   8c76c:	4622      	mov	r2, r4
   8c76e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   8c772:	4299      	cmp	r1, r3
   8c774:	f802 4d01 	strb.w	r4, [r2, #-1]!
   8c778:	d1f9      	bne.n	8c76e <memmove+0x12>
   8c77a:	bcf0      	pop	{r4, r5, r6, r7}
   8c77c:	4770      	bx	lr
   8c77e:	2a0f      	cmp	r2, #15
   8c780:	d80e      	bhi.n	8c7a0 <memmove+0x44>
   8c782:	4603      	mov	r3, r0
   8c784:	1e54      	subs	r4, r2, #1
   8c786:	2a00      	cmp	r2, #0
   8c788:	d0f7      	beq.n	8c77a <memmove+0x1e>
   8c78a:	3401      	adds	r4, #1
   8c78c:	440c      	add	r4, r1
   8c78e:	3b01      	subs	r3, #1
   8c790:	f811 2b01 	ldrb.w	r2, [r1], #1
   8c794:	42a1      	cmp	r1, r4
   8c796:	f803 2f01 	strb.w	r2, [r3, #1]!
   8c79a:	d1f9      	bne.n	8c790 <memmove+0x34>
   8c79c:	bcf0      	pop	{r4, r5, r6, r7}
   8c79e:	4770      	bx	lr
   8c7a0:	ea40 0301 	orr.w	r3, r0, r1
   8c7a4:	079b      	lsls	r3, r3, #30
   8c7a6:	d13e      	bne.n	8c826 <memmove+0xca>
   8c7a8:	f1a2 0310 	sub.w	r3, r2, #16
   8c7ac:	f023 040f 	bic.w	r4, r3, #15
   8c7b0:	f101 0720 	add.w	r7, r1, #32
   8c7b4:	4427      	add	r7, r4
   8c7b6:	091b      	lsrs	r3, r3, #4
   8c7b8:	f101 0410 	add.w	r4, r1, #16
   8c7bc:	f100 0510 	add.w	r5, r0, #16
   8c7c0:	f854 6c10 	ldr.w	r6, [r4, #-16]
   8c7c4:	3410      	adds	r4, #16
   8c7c6:	f845 6c10 	str.w	r6, [r5, #-16]
   8c7ca:	f854 6c1c 	ldr.w	r6, [r4, #-28]
   8c7ce:	3510      	adds	r5, #16
   8c7d0:	f845 6c1c 	str.w	r6, [r5, #-28]
   8c7d4:	f854 6c18 	ldr.w	r6, [r4, #-24]
   8c7d8:	f845 6c18 	str.w	r6, [r5, #-24]
   8c7dc:	f854 6c14 	ldr.w	r6, [r4, #-20]
   8c7e0:	42bc      	cmp	r4, r7
   8c7e2:	f845 6c14 	str.w	r6, [r5, #-20]
   8c7e6:	d1eb      	bne.n	8c7c0 <memmove+0x64>
   8c7e8:	3301      	adds	r3, #1
   8c7ea:	f012 0f0c 	tst.w	r2, #12
   8c7ee:	eb01 1103 	add.w	r1, r1, r3, lsl #4
   8c7f2:	f002 040f 	and.w	r4, r2, #15
   8c7f6:	eb00 1303 	add.w	r3, r0, r3, lsl #4
   8c7fa:	d017      	beq.n	8c82c <memmove+0xd0>
   8c7fc:	460e      	mov	r6, r1
   8c7fe:	3c04      	subs	r4, #4
   8c800:	f024 0c03 	bic.w	ip, r4, #3
   8c804:	08a5      	lsrs	r5, r4, #2
   8c806:	449c      	add	ip, r3
   8c808:	1f1c      	subs	r4, r3, #4
   8c80a:	f856 7b04 	ldr.w	r7, [r6], #4
   8c80e:	f844 7f04 	str.w	r7, [r4, #4]!
   8c812:	4564      	cmp	r4, ip
   8c814:	d1f9      	bne.n	8c80a <memmove+0xae>
   8c816:	1c6c      	adds	r4, r5, #1
   8c818:	eb03 0384 	add.w	r3, r3, r4, lsl #2
   8c81c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
   8c820:	f002 0203 	and.w	r2, r2, #3
   8c824:	e7ae      	b.n	8c784 <memmove+0x28>
   8c826:	4603      	mov	r3, r0
   8c828:	1e54      	subs	r4, r2, #1
   8c82a:	e7ae      	b.n	8c78a <memmove+0x2e>
   8c82c:	4622      	mov	r2, r4
   8c82e:	e7a9      	b.n	8c784 <memmove+0x28>

0008c830 <__malloc_lock>:
   8c830:	4801      	ldr	r0, [pc, #4]	; (8c838 <__malloc_lock+0x8>)
   8c832:	f7ff bc0b 	b.w	8c04c <__retarget_lock_acquire_recursive>
   8c836:	bf00      	nop
   8c838:	20002e1c 	.word	0x20002e1c

0008c83c <__malloc_unlock>:
   8c83c:	4801      	ldr	r0, [pc, #4]	; (8c844 <__malloc_unlock+0x8>)
   8c83e:	f7ff bc07 	b.w	8c050 <__retarget_lock_release_recursive>
   8c842:	bf00      	nop
   8c844:	20002e1c 	.word	0x20002e1c

0008c848 <_Balloc>:
   8c848:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   8c84a:	b570      	push	{r4, r5, r6, lr}
   8c84c:	4605      	mov	r5, r0
   8c84e:	460c      	mov	r4, r1
   8c850:	b14b      	cbz	r3, 8c866 <_Balloc+0x1e>
   8c852:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8c856:	b180      	cbz	r0, 8c87a <_Balloc+0x32>
   8c858:	6802      	ldr	r2, [r0, #0]
   8c85a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   8c85e:	2300      	movs	r3, #0
   8c860:	e9c0 3303 	strd	r3, r3, [r0, #12]
   8c864:	bd70      	pop	{r4, r5, r6, pc}
   8c866:	2221      	movs	r2, #33	; 0x21
   8c868:	2104      	movs	r1, #4
   8c86a:	f000 ffc5 	bl	8d7f8 <_calloc_r>
   8c86e:	4603      	mov	r3, r0
   8c870:	64e8      	str	r0, [r5, #76]	; 0x4c
   8c872:	2800      	cmp	r0, #0
   8c874:	d1ed      	bne.n	8c852 <_Balloc+0xa>
   8c876:	2000      	movs	r0, #0
   8c878:	bd70      	pop	{r4, r5, r6, pc}
   8c87a:	2101      	movs	r1, #1
   8c87c:	fa01 f604 	lsl.w	r6, r1, r4
   8c880:	1d72      	adds	r2, r6, #5
   8c882:	4628      	mov	r0, r5
   8c884:	0092      	lsls	r2, r2, #2
   8c886:	f000 ffb7 	bl	8d7f8 <_calloc_r>
   8c88a:	2800      	cmp	r0, #0
   8c88c:	d0f3      	beq.n	8c876 <_Balloc+0x2e>
   8c88e:	e9c0 4601 	strd	r4, r6, [r0, #4]
   8c892:	e7e4      	b.n	8c85e <_Balloc+0x16>

0008c894 <_Bfree>:
   8c894:	b131      	cbz	r1, 8c8a4 <_Bfree+0x10>
   8c896:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   8c898:	684a      	ldr	r2, [r1, #4]
   8c89a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   8c89e:	6008      	str	r0, [r1, #0]
   8c8a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   8c8a4:	4770      	bx	lr
   8c8a6:	bf00      	nop

0008c8a8 <__multadd>:
   8c8a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8c8ac:	4680      	mov	r8, r0
   8c8ae:	461c      	mov	r4, r3
   8c8b0:	2000      	movs	r0, #0
   8c8b2:	460f      	mov	r7, r1
   8c8b4:	690e      	ldr	r6, [r1, #16]
   8c8b6:	3114      	adds	r1, #20
   8c8b8:	680d      	ldr	r5, [r1, #0]
   8c8ba:	3001      	adds	r0, #1
   8c8bc:	b2ab      	uxth	r3, r5
   8c8be:	fb02 4303 	mla	r3, r2, r3, r4
   8c8c2:	0c2c      	lsrs	r4, r5, #16
   8c8c4:	0c1d      	lsrs	r5, r3, #16
   8c8c6:	fb02 5404 	mla	r4, r2, r4, r5
   8c8ca:	b29b      	uxth	r3, r3
   8c8cc:	eb03 4304 	add.w	r3, r3, r4, lsl #16
   8c8d0:	4286      	cmp	r6, r0
   8c8d2:	f841 3b04 	str.w	r3, [r1], #4
   8c8d6:	ea4f 4414 	mov.w	r4, r4, lsr #16
   8c8da:	dced      	bgt.n	8c8b8 <__multadd+0x10>
   8c8dc:	b13c      	cbz	r4, 8c8ee <__multadd+0x46>
   8c8de:	68bb      	ldr	r3, [r7, #8]
   8c8e0:	42b3      	cmp	r3, r6
   8c8e2:	dd07      	ble.n	8c8f4 <__multadd+0x4c>
   8c8e4:	eb07 0386 	add.w	r3, r7, r6, lsl #2
   8c8e8:	3601      	adds	r6, #1
   8c8ea:	615c      	str	r4, [r3, #20]
   8c8ec:	613e      	str	r6, [r7, #16]
   8c8ee:	4638      	mov	r0, r7
   8c8f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8c8f4:	6879      	ldr	r1, [r7, #4]
   8c8f6:	4640      	mov	r0, r8
   8c8f8:	3101      	adds	r1, #1
   8c8fa:	f7ff ffa5 	bl	8c848 <_Balloc>
   8c8fe:	4605      	mov	r5, r0
   8c900:	b1b0      	cbz	r0, 8c930 <__multadd+0x88>
   8c902:	693a      	ldr	r2, [r7, #16]
   8c904:	f107 010c 	add.w	r1, r7, #12
   8c908:	3202      	adds	r2, #2
   8c90a:	0092      	lsls	r2, r2, #2
   8c90c:	300c      	adds	r0, #12
   8c90e:	f7fa ffeb 	bl	878e8 <memcpy>
   8c912:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
   8c916:	687a      	ldr	r2, [r7, #4]
   8c918:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   8c91c:	6039      	str	r1, [r7, #0]
   8c91e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   8c922:	462f      	mov	r7, r5
   8c924:	eb07 0386 	add.w	r3, r7, r6, lsl #2
   8c928:	3601      	adds	r6, #1
   8c92a:	615c      	str	r4, [r3, #20]
   8c92c:	613e      	str	r6, [r7, #16]
   8c92e:	e7de      	b.n	8c8ee <__multadd+0x46>
   8c930:	4602      	mov	r2, r0
   8c932:	21b5      	movs	r1, #181	; 0xb5
   8c934:	4b01      	ldr	r3, [pc, #4]	; (8c93c <__multadd+0x94>)
   8c936:	4802      	ldr	r0, [pc, #8]	; (8c940 <__multadd+0x98>)
   8c938:	f000 ff40 	bl	8d7bc <__assert_func>
   8c93c:	0008e70c 	.word	0x0008e70c
   8c940:	0008e7ac 	.word	0x0008e7ac

0008c944 <__hi0bits>:
   8c944:	0c02      	lsrs	r2, r0, #16
   8c946:	0412      	lsls	r2, r2, #16
   8c948:	4603      	mov	r3, r0
   8c94a:	b9ca      	cbnz	r2, 8c980 <__hi0bits+0x3c>
   8c94c:	0403      	lsls	r3, r0, #16
   8c94e:	2010      	movs	r0, #16
   8c950:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   8c954:	bf04      	itt	eq
   8c956:	021b      	lsleq	r3, r3, #8
   8c958:	3008      	addeq	r0, #8
   8c95a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   8c95e:	bf04      	itt	eq
   8c960:	011b      	lsleq	r3, r3, #4
   8c962:	3004      	addeq	r0, #4
   8c964:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   8c968:	bf04      	itt	eq
   8c96a:	009b      	lsleq	r3, r3, #2
   8c96c:	3002      	addeq	r0, #2
   8c96e:	2b00      	cmp	r3, #0
   8c970:	db05      	blt.n	8c97e <__hi0bits+0x3a>
   8c972:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   8c976:	f100 0001 	add.w	r0, r0, #1
   8c97a:	bf08      	it	eq
   8c97c:	2020      	moveq	r0, #32
   8c97e:	4770      	bx	lr
   8c980:	2000      	movs	r0, #0
   8c982:	e7e5      	b.n	8c950 <__hi0bits+0xc>

0008c984 <__lo0bits>:
   8c984:	6803      	ldr	r3, [r0, #0]
   8c986:	4601      	mov	r1, r0
   8c988:	f013 0207 	ands.w	r2, r3, #7
   8c98c:	d007      	beq.n	8c99e <__lo0bits+0x1a>
   8c98e:	07da      	lsls	r2, r3, #31
   8c990:	d420      	bmi.n	8c9d4 <__lo0bits+0x50>
   8c992:	0798      	lsls	r0, r3, #30
   8c994:	d522      	bpl.n	8c9dc <__lo0bits+0x58>
   8c996:	085b      	lsrs	r3, r3, #1
   8c998:	2001      	movs	r0, #1
   8c99a:	600b      	str	r3, [r1, #0]
   8c99c:	4770      	bx	lr
   8c99e:	b298      	uxth	r0, r3
   8c9a0:	b1a8      	cbz	r0, 8c9ce <__lo0bits+0x4a>
   8c9a2:	4610      	mov	r0, r2
   8c9a4:	f013 0fff 	tst.w	r3, #255	; 0xff
   8c9a8:	bf04      	itt	eq
   8c9aa:	0a1b      	lsreq	r3, r3, #8
   8c9ac:	3008      	addeq	r0, #8
   8c9ae:	071a      	lsls	r2, r3, #28
   8c9b0:	bf04      	itt	eq
   8c9b2:	091b      	lsreq	r3, r3, #4
   8c9b4:	3004      	addeq	r0, #4
   8c9b6:	079a      	lsls	r2, r3, #30
   8c9b8:	bf04      	itt	eq
   8c9ba:	089b      	lsreq	r3, r3, #2
   8c9bc:	3002      	addeq	r0, #2
   8c9be:	07da      	lsls	r2, r3, #31
   8c9c0:	d403      	bmi.n	8c9ca <__lo0bits+0x46>
   8c9c2:	085b      	lsrs	r3, r3, #1
   8c9c4:	f100 0001 	add.w	r0, r0, #1
   8c9c8:	d006      	beq.n	8c9d8 <__lo0bits+0x54>
   8c9ca:	600b      	str	r3, [r1, #0]
   8c9cc:	4770      	bx	lr
   8c9ce:	2010      	movs	r0, #16
   8c9d0:	0c1b      	lsrs	r3, r3, #16
   8c9d2:	e7e7      	b.n	8c9a4 <__lo0bits+0x20>
   8c9d4:	2000      	movs	r0, #0
   8c9d6:	4770      	bx	lr
   8c9d8:	2020      	movs	r0, #32
   8c9da:	4770      	bx	lr
   8c9dc:	089b      	lsrs	r3, r3, #2
   8c9de:	2002      	movs	r0, #2
   8c9e0:	600b      	str	r3, [r1, #0]
   8c9e2:	4770      	bx	lr

0008c9e4 <__i2b>:
   8c9e4:	b510      	push	{r4, lr}
   8c9e6:	460c      	mov	r4, r1
   8c9e8:	2101      	movs	r1, #1
   8c9ea:	f7ff ff2d 	bl	8c848 <_Balloc>
   8c9ee:	4602      	mov	r2, r0
   8c9f0:	b118      	cbz	r0, 8c9fa <__i2b+0x16>
   8c9f2:	2301      	movs	r3, #1
   8c9f4:	e9c0 3404 	strd	r3, r4, [r0, #16]
   8c9f8:	bd10      	pop	{r4, pc}
   8c9fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
   8c9fe:	4b02      	ldr	r3, [pc, #8]	; (8ca08 <__i2b+0x24>)
   8ca00:	4802      	ldr	r0, [pc, #8]	; (8ca0c <__i2b+0x28>)
   8ca02:	f000 fedb 	bl	8d7bc <__assert_func>
   8ca06:	bf00      	nop
   8ca08:	0008e70c 	.word	0x0008e70c
   8ca0c:	0008e7ac 	.word	0x0008e7ac

0008ca10 <__multiply>:
   8ca10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8ca14:	690d      	ldr	r5, [r1, #16]
   8ca16:	6917      	ldr	r7, [r2, #16]
   8ca18:	460e      	mov	r6, r1
   8ca1a:	42bd      	cmp	r5, r7
   8ca1c:	4614      	mov	r4, r2
   8ca1e:	b085      	sub	sp, #20
   8ca20:	db05      	blt.n	8ca2e <__multiply+0x1e>
   8ca22:	463a      	mov	r2, r7
   8ca24:	4623      	mov	r3, r4
   8ca26:	462f      	mov	r7, r5
   8ca28:	460c      	mov	r4, r1
   8ca2a:	4615      	mov	r5, r2
   8ca2c:	461e      	mov	r6, r3
   8ca2e:	68a3      	ldr	r3, [r4, #8]
   8ca30:	6861      	ldr	r1, [r4, #4]
   8ca32:	eb07 0805 	add.w	r8, r7, r5
   8ca36:	4543      	cmp	r3, r8
   8ca38:	bfb8      	it	lt
   8ca3a:	3101      	addlt	r1, #1
   8ca3c:	f7ff ff04 	bl	8c848 <_Balloc>
   8ca40:	9001      	str	r0, [sp, #4]
   8ca42:	2800      	cmp	r0, #0
   8ca44:	f000 8088 	beq.w	8cb58 <__multiply+0x148>
   8ca48:	9b01      	ldr	r3, [sp, #4]
   8ca4a:	f103 0914 	add.w	r9, r3, #20
   8ca4e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
   8ca52:	45d1      	cmp	r9, sl
   8ca54:	d205      	bcs.n	8ca62 <__multiply+0x52>
   8ca56:	464b      	mov	r3, r9
   8ca58:	2200      	movs	r2, #0
   8ca5a:	f843 2b04 	str.w	r2, [r3], #4
   8ca5e:	459a      	cmp	sl, r3
   8ca60:	d8fb      	bhi.n	8ca5a <__multiply+0x4a>
   8ca62:	f106 0e14 	add.w	lr, r6, #20
   8ca66:	eb0e 0b85 	add.w	fp, lr, r5, lsl #2
   8ca6a:	f104 0314 	add.w	r3, r4, #20
   8ca6e:	45de      	cmp	lr, fp
   8ca70:	461a      	mov	r2, r3
   8ca72:	eb03 0787 	add.w	r7, r3, r7, lsl #2
   8ca76:	d23e      	bcs.n	8caf6 <__multiply+0xe6>
   8ca78:	1b3b      	subs	r3, r7, r4
   8ca7a:	3b15      	subs	r3, #21
   8ca7c:	f023 0303 	bic.w	r3, r3, #3
   8ca80:	3304      	adds	r3, #4
   8ca82:	3415      	adds	r4, #21
   8ca84:	42a7      	cmp	r7, r4
   8ca86:	bf38      	it	cc
   8ca88:	2304      	movcc	r3, #4
   8ca8a:	e9cd a802 	strd	sl, r8, [sp, #8]
   8ca8e:	4698      	mov	r8, r3
   8ca90:	4692      	mov	sl, r2
   8ca92:	e003      	b.n	8ca9c <__multiply+0x8c>
   8ca94:	45f3      	cmp	fp, lr
   8ca96:	f109 0904 	add.w	r9, r9, #4
   8ca9a:	d92a      	bls.n	8caf2 <__multiply+0xe2>
   8ca9c:	f85e 0b04 	ldr.w	r0, [lr], #4
   8caa0:	b286      	uxth	r6, r0
   8caa2:	2e00      	cmp	r6, #0
   8caa4:	d138      	bne.n	8cb18 <__multiply+0x108>
   8caa6:	0c00      	lsrs	r0, r0, #16
   8caa8:	d0f4      	beq.n	8ca94 <__multiply+0x84>
   8caaa:	f8d9 3000 	ldr.w	r3, [r9]
   8caae:	4654      	mov	r4, sl
   8cab0:	461e      	mov	r6, r3
   8cab2:	464d      	mov	r5, r9
   8cab4:	f04f 0c00 	mov.w	ip, #0
   8cab8:	8822      	ldrh	r2, [r4, #0]
   8caba:	0c36      	lsrs	r6, r6, #16
   8cabc:	fb00 6602 	mla	r6, r0, r2, r6
   8cac0:	b29b      	uxth	r3, r3
   8cac2:	44b4      	add	ip, r6
   8cac4:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
   8cac8:	f845 3b04 	str.w	r3, [r5], #4
   8cacc:	f854 3b04 	ldr.w	r3, [r4], #4
   8cad0:	682e      	ldr	r6, [r5, #0]
   8cad2:	0c1b      	lsrs	r3, r3, #16
   8cad4:	b2b2      	uxth	r2, r6
   8cad6:	fb00 2303 	mla	r3, r0, r3, r2
   8cada:	42a7      	cmp	r7, r4
   8cadc:	eb03 431c 	add.w	r3, r3, ip, lsr #16
   8cae0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
   8cae4:	d8e8      	bhi.n	8cab8 <__multiply+0xa8>
   8cae6:	45f3      	cmp	fp, lr
   8cae8:	f849 3008 	str.w	r3, [r9, r8]
   8caec:	f109 0904 	add.w	r9, r9, #4
   8caf0:	d8d4      	bhi.n	8ca9c <__multiply+0x8c>
   8caf2:	e9dd a802 	ldrd	sl, r8, [sp, #8]
   8caf6:	f1b8 0f00 	cmp.w	r8, #0
   8cafa:	dc03      	bgt.n	8cb04 <__multiply+0xf4>
   8cafc:	e006      	b.n	8cb0c <__multiply+0xfc>
   8cafe:	f1b8 0801 	subs.w	r8, r8, #1
   8cb02:	d003      	beq.n	8cb0c <__multiply+0xfc>
   8cb04:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
   8cb08:	2b00      	cmp	r3, #0
   8cb0a:	d0f8      	beq.n	8cafe <__multiply+0xee>
   8cb0c:	9801      	ldr	r0, [sp, #4]
   8cb0e:	f8c0 8010 	str.w	r8, [r0, #16]
   8cb12:	b005      	add	sp, #20
   8cb14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8cb18:	4655      	mov	r5, sl
   8cb1a:	464c      	mov	r4, r9
   8cb1c:	2300      	movs	r3, #0
   8cb1e:	f855 1b04 	ldr.w	r1, [r5], #4
   8cb22:	6820      	ldr	r0, [r4, #0]
   8cb24:	b28a      	uxth	r2, r1
   8cb26:	fa1f fc80 	uxth.w	ip, r0
   8cb2a:	fb06 c202 	mla	r2, r6, r2, ip
   8cb2e:	0c09      	lsrs	r1, r1, #16
   8cb30:	0c00      	lsrs	r0, r0, #16
   8cb32:	fb06 0101 	mla	r1, r6, r1, r0
   8cb36:	4413      	add	r3, r2
   8cb38:	eb01 4213 	add.w	r2, r1, r3, lsr #16
   8cb3c:	b29b      	uxth	r3, r3
   8cb3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   8cb42:	42af      	cmp	r7, r5
   8cb44:	f844 3b04 	str.w	r3, [r4], #4
   8cb48:	ea4f 4312 	mov.w	r3, r2, lsr #16
   8cb4c:	d8e7      	bhi.n	8cb1e <__multiply+0x10e>
   8cb4e:	f849 3008 	str.w	r3, [r9, r8]
   8cb52:	f85e 0c04 	ldr.w	r0, [lr, #-4]
   8cb56:	e7a6      	b.n	8caa6 <__multiply+0x96>
   8cb58:	4602      	mov	r2, r0
   8cb5a:	f240 115d 	movw	r1, #349	; 0x15d
   8cb5e:	4b02      	ldr	r3, [pc, #8]	; (8cb68 <__multiply+0x158>)
   8cb60:	4802      	ldr	r0, [pc, #8]	; (8cb6c <__multiply+0x15c>)
   8cb62:	f000 fe2b 	bl	8d7bc <__assert_func>
   8cb66:	bf00      	nop
   8cb68:	0008e70c 	.word	0x0008e70c
   8cb6c:	0008e7ac 	.word	0x0008e7ac

0008cb70 <__pow5mult>:
   8cb70:	f012 0303 	ands.w	r3, r2, #3
   8cb74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8cb78:	4614      	mov	r4, r2
   8cb7a:	4607      	mov	r7, r0
   8cb7c:	d12e      	bne.n	8cbdc <__pow5mult+0x6c>
   8cb7e:	460e      	mov	r6, r1
   8cb80:	10a4      	asrs	r4, r4, #2
   8cb82:	d01c      	beq.n	8cbbe <__pow5mult+0x4e>
   8cb84:	6cbd      	ldr	r5, [r7, #72]	; 0x48
   8cb86:	b395      	cbz	r5, 8cbee <__pow5mult+0x7e>
   8cb88:	07e3      	lsls	r3, r4, #31
   8cb8a:	f04f 0800 	mov.w	r8, #0
   8cb8e:	d406      	bmi.n	8cb9e <__pow5mult+0x2e>
   8cb90:	1064      	asrs	r4, r4, #1
   8cb92:	d014      	beq.n	8cbbe <__pow5mult+0x4e>
   8cb94:	6828      	ldr	r0, [r5, #0]
   8cb96:	b1a8      	cbz	r0, 8cbc4 <__pow5mult+0x54>
   8cb98:	4605      	mov	r5, r0
   8cb9a:	07e3      	lsls	r3, r4, #31
   8cb9c:	d5f8      	bpl.n	8cb90 <__pow5mult+0x20>
   8cb9e:	462a      	mov	r2, r5
   8cba0:	4631      	mov	r1, r6
   8cba2:	4638      	mov	r0, r7
   8cba4:	f7ff ff34 	bl	8ca10 <__multiply>
   8cba8:	b1b6      	cbz	r6, 8cbd8 <__pow5mult+0x68>
   8cbaa:	6871      	ldr	r1, [r6, #4]
   8cbac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   8cbae:	1064      	asrs	r4, r4, #1
   8cbb0:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
   8cbb4:	6032      	str	r2, [r6, #0]
   8cbb6:	f843 6021 	str.w	r6, [r3, r1, lsl #2]
   8cbba:	4606      	mov	r6, r0
   8cbbc:	d1ea      	bne.n	8cb94 <__pow5mult+0x24>
   8cbbe:	4630      	mov	r0, r6
   8cbc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8cbc4:	462a      	mov	r2, r5
   8cbc6:	4629      	mov	r1, r5
   8cbc8:	4638      	mov	r0, r7
   8cbca:	f7ff ff21 	bl	8ca10 <__multiply>
   8cbce:	6028      	str	r0, [r5, #0]
   8cbd0:	4605      	mov	r5, r0
   8cbd2:	f8c0 8000 	str.w	r8, [r0]
   8cbd6:	e7e0      	b.n	8cb9a <__pow5mult+0x2a>
   8cbd8:	4606      	mov	r6, r0
   8cbda:	e7d9      	b.n	8cb90 <__pow5mult+0x20>
   8cbdc:	4a09      	ldr	r2, [pc, #36]	; (8cc04 <__pow5mult+0x94>)
   8cbde:	3b01      	subs	r3, #1
   8cbe0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   8cbe4:	2300      	movs	r3, #0
   8cbe6:	f7ff fe5f 	bl	8c8a8 <__multadd>
   8cbea:	4606      	mov	r6, r0
   8cbec:	e7c8      	b.n	8cb80 <__pow5mult+0x10>
   8cbee:	f240 2171 	movw	r1, #625	; 0x271
   8cbf2:	4638      	mov	r0, r7
   8cbf4:	f7ff fef6 	bl	8c9e4 <__i2b>
   8cbf8:	2300      	movs	r3, #0
   8cbfa:	64b8      	str	r0, [r7, #72]	; 0x48
   8cbfc:	4605      	mov	r5, r0
   8cbfe:	6003      	str	r3, [r0, #0]
   8cc00:	e7c2      	b.n	8cb88 <__pow5mult+0x18>
   8cc02:	bf00      	nop
   8cc04:	0008e920 	.word	0x0008e920

0008cc08 <__lshift>:
   8cc08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8cc0c:	690f      	ldr	r7, [r1, #16]
   8cc0e:	688b      	ldr	r3, [r1, #8]
   8cc10:	eb07 1762 	add.w	r7, r7, r2, asr #5
   8cc14:	1c7e      	adds	r6, r7, #1
   8cc16:	429e      	cmp	r6, r3
   8cc18:	460d      	mov	r5, r1
   8cc1a:	4691      	mov	r9, r2
   8cc1c:	4680      	mov	r8, r0
   8cc1e:	6849      	ldr	r1, [r1, #4]
   8cc20:	ea4f 1462 	mov.w	r4, r2, asr #5
   8cc24:	dd04      	ble.n	8cc30 <__lshift+0x28>
   8cc26:	005b      	lsls	r3, r3, #1
   8cc28:	429e      	cmp	r6, r3
   8cc2a:	f101 0101 	add.w	r1, r1, #1
   8cc2e:	dcfa      	bgt.n	8cc26 <__lshift+0x1e>
   8cc30:	4640      	mov	r0, r8
   8cc32:	f7ff fe09 	bl	8c848 <_Balloc>
   8cc36:	2800      	cmp	r0, #0
   8cc38:	d04f      	beq.n	8ccda <__lshift+0xd2>
   8cc3a:	2c00      	cmp	r4, #0
   8cc3c:	f100 0114 	add.w	r1, r0, #20
   8cc40:	dd0d      	ble.n	8cc5e <__lshift+0x56>
   8cc42:	460b      	mov	r3, r1
   8cc44:	2200      	movs	r2, #0
   8cc46:	3405      	adds	r4, #5
   8cc48:	ea4f 0c84 	mov.w	ip, r4, lsl #2
   8cc4c:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   8cc50:	f843 2b04 	str.w	r2, [r3], #4
   8cc54:	42a3      	cmp	r3, r4
   8cc56:	d1fb      	bne.n	8cc50 <__lshift+0x48>
   8cc58:	f1ac 0314 	sub.w	r3, ip, #20
   8cc5c:	4419      	add	r1, r3
   8cc5e:	692c      	ldr	r4, [r5, #16]
   8cc60:	f105 0314 	add.w	r3, r5, #20
   8cc64:	f019 091f 	ands.w	r9, r9, #31
   8cc68:	eb03 0c84 	add.w	ip, r3, r4, lsl #2
   8cc6c:	d02d      	beq.n	8ccca <__lshift+0xc2>
   8cc6e:	468e      	mov	lr, r1
   8cc70:	f04f 0a00 	mov.w	sl, #0
   8cc74:	f1c9 0220 	rsb	r2, r9, #32
   8cc78:	681c      	ldr	r4, [r3, #0]
   8cc7a:	fa04 f409 	lsl.w	r4, r4, r9
   8cc7e:	ea44 040a 	orr.w	r4, r4, sl
   8cc82:	f84e 4b04 	str.w	r4, [lr], #4
   8cc86:	f853 4b04 	ldr.w	r4, [r3], #4
   8cc8a:	459c      	cmp	ip, r3
   8cc8c:	fa24 fa02 	lsr.w	sl, r4, r2
   8cc90:	d8f2      	bhi.n	8cc78 <__lshift+0x70>
   8cc92:	ebac 0305 	sub.w	r3, ip, r5
   8cc96:	3b15      	subs	r3, #21
   8cc98:	f023 0303 	bic.w	r3, r3, #3
   8cc9c:	3304      	adds	r3, #4
   8cc9e:	f105 0215 	add.w	r2, r5, #21
   8cca2:	4594      	cmp	ip, r2
   8cca4:	bf38      	it	cc
   8cca6:	2304      	movcc	r3, #4
   8cca8:	f1ba 0f00 	cmp.w	sl, #0
   8ccac:	bf18      	it	ne
   8ccae:	4637      	movne	r7, r6
   8ccb0:	f841 a003 	str.w	sl, [r1, r3]
   8ccb4:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
   8ccb8:	686a      	ldr	r2, [r5, #4]
   8ccba:	6107      	str	r7, [r0, #16]
   8ccbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   8ccc0:	6029      	str	r1, [r5, #0]
   8ccc2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
   8ccc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8ccca:	3904      	subs	r1, #4
   8cccc:	f853 2b04 	ldr.w	r2, [r3], #4
   8ccd0:	459c      	cmp	ip, r3
   8ccd2:	f841 2f04 	str.w	r2, [r1, #4]!
   8ccd6:	d8f9      	bhi.n	8cccc <__lshift+0xc4>
   8ccd8:	e7ec      	b.n	8ccb4 <__lshift+0xac>
   8ccda:	4602      	mov	r2, r0
   8ccdc:	f240 11d9 	movw	r1, #473	; 0x1d9
   8cce0:	4b01      	ldr	r3, [pc, #4]	; (8cce8 <__lshift+0xe0>)
   8cce2:	4802      	ldr	r0, [pc, #8]	; (8ccec <__lshift+0xe4>)
   8cce4:	f000 fd6a 	bl	8d7bc <__assert_func>
   8cce8:	0008e70c 	.word	0x0008e70c
   8ccec:	0008e7ac 	.word	0x0008e7ac

0008ccf0 <__mcmp>:
   8ccf0:	b430      	push	{r4, r5}
   8ccf2:	690b      	ldr	r3, [r1, #16]
   8ccf4:	4605      	mov	r5, r0
   8ccf6:	6900      	ldr	r0, [r0, #16]
   8ccf8:	1ac0      	subs	r0, r0, r3
   8ccfa:	d111      	bne.n	8cd20 <__mcmp+0x30>
   8ccfc:	3514      	adds	r5, #20
   8ccfe:	3114      	adds	r1, #20
   8cd00:	eb01 0283 	add.w	r2, r1, r3, lsl #2
   8cd04:	eb05 0383 	add.w	r3, r5, r3, lsl #2
   8cd08:	e001      	b.n	8cd0e <__mcmp+0x1e>
   8cd0a:	429d      	cmp	r5, r3
   8cd0c:	d208      	bcs.n	8cd20 <__mcmp+0x30>
   8cd0e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
   8cd12:	f852 1d04 	ldr.w	r1, [r2, #-4]!
   8cd16:	428c      	cmp	r4, r1
   8cd18:	d0f7      	beq.n	8cd0a <__mcmp+0x1a>
   8cd1a:	d203      	bcs.n	8cd24 <__mcmp+0x34>
   8cd1c:	f04f 30ff 	mov.w	r0, #4294967295
   8cd20:	bc30      	pop	{r4, r5}
   8cd22:	4770      	bx	lr
   8cd24:	2001      	movs	r0, #1
   8cd26:	bc30      	pop	{r4, r5}
   8cd28:	4770      	bx	lr
   8cd2a:	bf00      	nop

0008cd2c <__mdiff>:
   8cd2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8cd30:	690b      	ldr	r3, [r1, #16]
   8cd32:	460c      	mov	r4, r1
   8cd34:	6911      	ldr	r1, [r2, #16]
   8cd36:	4690      	mov	r8, r2
   8cd38:	eba3 0b01 	sub.w	fp, r3, r1
   8cd3c:	f1bb 0f00 	cmp.w	fp, #0
   8cd40:	d17c      	bne.n	8ce3c <__mdiff+0x110>
   8cd42:	f104 0614 	add.w	r6, r4, #20
   8cd46:	3214      	adds	r2, #20
   8cd48:	eb06 0381 	add.w	r3, r6, r1, lsl #2
   8cd4c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   8cd50:	e001      	b.n	8cd56 <__mdiff+0x2a>
   8cd52:	429e      	cmp	r6, r3
   8cd54:	d276      	bcs.n	8ce44 <__mdiff+0x118>
   8cd56:	f853 5d04 	ldr.w	r5, [r3, #-4]!
   8cd5a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
   8cd5e:	428d      	cmp	r5, r1
   8cd60:	d0f7      	beq.n	8cd52 <__mdiff+0x26>
   8cd62:	d365      	bcc.n	8ce30 <__mdiff+0x104>
   8cd64:	6861      	ldr	r1, [r4, #4]
   8cd66:	f7ff fd6f 	bl	8c848 <_Balloc>
   8cd6a:	2800      	cmp	r0, #0
   8cd6c:	d074      	beq.n	8ce58 <__mdiff+0x12c>
   8cd6e:	f100 0614 	add.w	r6, r0, #20
   8cd72:	46b4      	mov	ip, r6
   8cd74:	2300      	movs	r3, #0
   8cd76:	6927      	ldr	r7, [r4, #16]
   8cd78:	f8d8 2010 	ldr.w	r2, [r8, #16]
   8cd7c:	f104 0a14 	add.w	sl, r4, #20
   8cd80:	f108 0514 	add.w	r5, r8, #20
   8cd84:	f8c0 b00c 	str.w	fp, [r0, #12]
   8cd88:	3410      	adds	r4, #16
   8cd8a:	eb0a 0e87 	add.w	lr, sl, r7, lsl #2
   8cd8e:	eb05 0982 	add.w	r9, r5, r2, lsl #2
   8cd92:	f854 2f04 	ldr.w	r2, [r4, #4]!
   8cd96:	f855 bb04 	ldr.w	fp, [r5], #4
   8cd9a:	b291      	uxth	r1, r2
   8cd9c:	440b      	add	r3, r1
   8cd9e:	fa1f f18b 	uxth.w	r1, fp
   8cda2:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
   8cda6:	1a59      	subs	r1, r3, r1
   8cda8:	ebcb 4312 	rsb	r3, fp, r2, lsr #16
   8cdac:	eb03 4321 	add.w	r3, r3, r1, asr #16
   8cdb0:	b289      	uxth	r1, r1
   8cdb2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
   8cdb6:	45a9      	cmp	r9, r5
   8cdb8:	f84c 1b04 	str.w	r1, [ip], #4
   8cdbc:	ea4f 4323 	mov.w	r3, r3, asr #16
   8cdc0:	d8e7      	bhi.n	8cd92 <__mdiff+0x66>
   8cdc2:	eba9 0208 	sub.w	r2, r9, r8
   8cdc6:	3a15      	subs	r2, #21
   8cdc8:	f108 0815 	add.w	r8, r8, #21
   8cdcc:	45c1      	cmp	r9, r8
   8cdce:	f022 0403 	bic.w	r4, r2, #3
   8cdd2:	f104 0404 	add.w	r4, r4, #4
   8cdd6:	bf38      	it	cc
   8cdd8:	2404      	movcc	r4, #4
   8cdda:	f022 0203 	bic.w	r2, r2, #3
   8cdde:	bf38      	it	cc
   8cde0:	2200      	movcc	r2, #0
   8cde2:	44a2      	add	sl, r4
   8cde4:	45d6      	cmp	lr, sl
   8cde6:	4434      	add	r4, r6
   8cde8:	4416      	add	r6, r2
   8cdea:	d918      	bls.n	8ce1e <__mdiff+0xf2>
   8cdec:	4625      	mov	r5, r4
   8cdee:	4652      	mov	r2, sl
   8cdf0:	f852 6b04 	ldr.w	r6, [r2], #4
   8cdf4:	b2b1      	uxth	r1, r6
   8cdf6:	4419      	add	r1, r3
   8cdf8:	140b      	asrs	r3, r1, #16
   8cdfa:	eb03 4316 	add.w	r3, r3, r6, lsr #16
   8cdfe:	b289      	uxth	r1, r1
   8ce00:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
   8ce04:	4596      	cmp	lr, r2
   8ce06:	f845 1b04 	str.w	r1, [r5], #4
   8ce0a:	ea4f 4323 	mov.w	r3, r3, asr #16
   8ce0e:	d8ef      	bhi.n	8cdf0 <__mdiff+0xc4>
   8ce10:	f10e 36ff 	add.w	r6, lr, #4294967295
   8ce14:	eba6 060a 	sub.w	r6, r6, sl
   8ce18:	f026 0603 	bic.w	r6, r6, #3
   8ce1c:	4426      	add	r6, r4
   8ce1e:	b921      	cbnz	r1, 8ce2a <__mdiff+0xfe>
   8ce20:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   8ce24:	3f01      	subs	r7, #1
   8ce26:	2b00      	cmp	r3, #0
   8ce28:	d0fa      	beq.n	8ce20 <__mdiff+0xf4>
   8ce2a:	6107      	str	r7, [r0, #16]
   8ce2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8ce30:	4623      	mov	r3, r4
   8ce32:	f04f 0b01 	mov.w	fp, #1
   8ce36:	4644      	mov	r4, r8
   8ce38:	4698      	mov	r8, r3
   8ce3a:	e793      	b.n	8cd64 <__mdiff+0x38>
   8ce3c:	dbf8      	blt.n	8ce30 <__mdiff+0x104>
   8ce3e:	f04f 0b00 	mov.w	fp, #0
   8ce42:	e78f      	b.n	8cd64 <__mdiff+0x38>
   8ce44:	2100      	movs	r1, #0
   8ce46:	f7ff fcff 	bl	8c848 <_Balloc>
   8ce4a:	b160      	cbz	r0, 8ce66 <__mdiff+0x13a>
   8ce4c:	2201      	movs	r2, #1
   8ce4e:	2300      	movs	r3, #0
   8ce50:	e9c0 2304 	strd	r2, r3, [r0, #16]
   8ce54:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8ce58:	4602      	mov	r2, r0
   8ce5a:	f44f 7110 	mov.w	r1, #576	; 0x240
   8ce5e:	4b05      	ldr	r3, [pc, #20]	; (8ce74 <__mdiff+0x148>)
   8ce60:	4805      	ldr	r0, [pc, #20]	; (8ce78 <__mdiff+0x14c>)
   8ce62:	f000 fcab 	bl	8d7bc <__assert_func>
   8ce66:	4602      	mov	r2, r0
   8ce68:	f240 2132 	movw	r1, #562	; 0x232
   8ce6c:	4b01      	ldr	r3, [pc, #4]	; (8ce74 <__mdiff+0x148>)
   8ce6e:	4802      	ldr	r0, [pc, #8]	; (8ce78 <__mdiff+0x14c>)
   8ce70:	f000 fca4 	bl	8d7bc <__assert_func>
   8ce74:	0008e70c 	.word	0x0008e70c
   8ce78:	0008e7ac 	.word	0x0008e7ac

0008ce7c <__d2b>:
   8ce7c:	b570      	push	{r4, r5, r6, lr}
   8ce7e:	2101      	movs	r1, #1
   8ce80:	b082      	sub	sp, #8
   8ce82:	4616      	mov	r6, r2
   8ce84:	461d      	mov	r5, r3
   8ce86:	f7ff fcdf 	bl	8c848 <_Balloc>
   8ce8a:	4604      	mov	r4, r0
   8ce8c:	2800      	cmp	r0, #0
   8ce8e:	d04c      	beq.n	8cf2a <__d2b+0xae>
   8ce90:	462b      	mov	r3, r5
   8ce92:	f3c5 550a 	ubfx	r5, r5, #20, #11
   8ce96:	f3c3 0313 	ubfx	r3, r3, #0, #20
   8ce9a:	b10d      	cbz	r5, 8cea0 <__d2b+0x24>
   8ce9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8cea0:	2e00      	cmp	r6, #0
   8cea2:	9301      	str	r3, [sp, #4]
   8cea4:	d022      	beq.n	8ceec <__d2b+0x70>
   8cea6:	4668      	mov	r0, sp
   8cea8:	9600      	str	r6, [sp, #0]
   8ceaa:	f7ff fd6b 	bl	8c984 <__lo0bits>
   8ceae:	2800      	cmp	r0, #0
   8ceb0:	d037      	beq.n	8cf22 <__d2b+0xa6>
   8ceb2:	9b01      	ldr	r3, [sp, #4]
   8ceb4:	9900      	ldr	r1, [sp, #0]
   8ceb6:	f1c0 0220 	rsb	r2, r0, #32
   8ceba:	fa03 f202 	lsl.w	r2, r3, r2
   8cebe:	430a      	orrs	r2, r1
   8cec0:	40c3      	lsrs	r3, r0
   8cec2:	9301      	str	r3, [sp, #4]
   8cec4:	6162      	str	r2, [r4, #20]
   8cec6:	2b00      	cmp	r3, #0
   8cec8:	bf14      	ite	ne
   8ceca:	2102      	movne	r1, #2
   8cecc:	2101      	moveq	r1, #1
   8cece:	61a3      	str	r3, [r4, #24]
   8ced0:	6121      	str	r1, [r4, #16]
   8ced2:	b1b5      	cbz	r5, 8cf02 <__d2b+0x86>
   8ced4:	9a06      	ldr	r2, [sp, #24]
   8ced6:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
   8ceda:	4403      	add	r3, r0
   8cedc:	6013      	str	r3, [r2, #0]
   8cede:	9b07      	ldr	r3, [sp, #28]
   8cee0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   8cee4:	6018      	str	r0, [r3, #0]
   8cee6:	4620      	mov	r0, r4
   8cee8:	b002      	add	sp, #8
   8ceea:	bd70      	pop	{r4, r5, r6, pc}
   8ceec:	a801      	add	r0, sp, #4
   8ceee:	f7ff fd49 	bl	8c984 <__lo0bits>
   8cef2:	2301      	movs	r3, #1
   8cef4:	9a01      	ldr	r2, [sp, #4]
   8cef6:	4619      	mov	r1, r3
   8cef8:	e9c4 3204 	strd	r3, r2, [r4, #16]
   8cefc:	3020      	adds	r0, #32
   8cefe:	2d00      	cmp	r5, #0
   8cf00:	d1e8      	bne.n	8ced4 <__d2b+0x58>
   8cf02:	9a06      	ldr	r2, [sp, #24]
   8cf04:	eb04 0381 	add.w	r3, r4, r1, lsl #2
   8cf08:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   8cf0c:	6010      	str	r0, [r2, #0]
   8cf0e:	6918      	ldr	r0, [r3, #16]
   8cf10:	f7ff fd18 	bl	8c944 <__hi0bits>
   8cf14:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
   8cf18:	4620      	mov	r0, r4
   8cf1a:	9b07      	ldr	r3, [sp, #28]
   8cf1c:	6019      	str	r1, [r3, #0]
   8cf1e:	b002      	add	sp, #8
   8cf20:	bd70      	pop	{r4, r5, r6, pc}
   8cf22:	e9dd 2300 	ldrd	r2, r3, [sp]
   8cf26:	6162      	str	r2, [r4, #20]
   8cf28:	e7cd      	b.n	8cec6 <__d2b+0x4a>
   8cf2a:	4602      	mov	r2, r0
   8cf2c:	f240 310a 	movw	r1, #778	; 0x30a
   8cf30:	4b01      	ldr	r3, [pc, #4]	; (8cf38 <__d2b+0xbc>)
   8cf32:	4802      	ldr	r0, [pc, #8]	; (8cf3c <__d2b+0xc0>)
   8cf34:	f000 fc42 	bl	8d7bc <__assert_func>
   8cf38:	0008e70c 	.word	0x0008e70c
   8cf3c:	0008e7ac 	.word	0x0008e7ac

0008cf40 <_realloc_r>:
   8cf40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8cf44:	4616      	mov	r6, r2
   8cf46:	2900      	cmp	r1, #0
   8cf48:	f000 80bd 	beq.w	8d0c6 <_realloc_r+0x186>
   8cf4c:	f106 050b 	add.w	r5, r6, #11
   8cf50:	460c      	mov	r4, r1
   8cf52:	4680      	mov	r8, r0
   8cf54:	f7ff fc6c 	bl	8c830 <__malloc_lock>
   8cf58:	2d16      	cmp	r5, #22
   8cf5a:	d85f      	bhi.n	8d01c <_realloc_r+0xdc>
   8cf5c:	2510      	movs	r5, #16
   8cf5e:	462a      	mov	r2, r5
   8cf60:	42ae      	cmp	r6, r5
   8cf62:	d860      	bhi.n	8d026 <_realloc_r+0xe6>
   8cf64:	f854 1c04 	ldr.w	r1, [r4, #-4]
   8cf68:	f1a4 0908 	sub.w	r9, r4, #8
   8cf6c:	f021 0703 	bic.w	r7, r1, #3
   8cf70:	4297      	cmp	r7, r2
   8cf72:	f280 8086 	bge.w	8d082 <_realloc_r+0x142>
   8cf76:	4bc9      	ldr	r3, [pc, #804]	; (8d29c <_realloc_r+0x35c>)
   8cf78:	eb09 0007 	add.w	r0, r9, r7
   8cf7c:	f8d3 c008 	ldr.w	ip, [r3, #8]
   8cf80:	4584      	cmp	ip, r0
   8cf82:	f000 80b9 	beq.w	8d0f8 <_realloc_r+0x1b8>
   8cf86:	f8d0 c004 	ldr.w	ip, [r0, #4]
   8cf8a:	f02c 0301 	bic.w	r3, ip, #1
   8cf8e:	4403      	add	r3, r0
   8cf90:	685b      	ldr	r3, [r3, #4]
   8cf92:	07db      	lsls	r3, r3, #31
   8cf94:	f100 808c 	bmi.w	8d0b0 <_realloc_r+0x170>
   8cf98:	f02c 0c03 	bic.w	ip, ip, #3
   8cf9c:	eb07 030c 	add.w	r3, r7, ip
   8cfa0:	4293      	cmp	r3, r2
   8cfa2:	f280 8115 	bge.w	8d1d0 <_realloc_r+0x290>
   8cfa6:	07cb      	lsls	r3, r1, #31
   8cfa8:	d40f      	bmi.n	8cfca <_realloc_r+0x8a>
   8cfaa:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8cfae:	eba9 0a03 	sub.w	sl, r9, r3
   8cfb2:	f8da 3004 	ldr.w	r3, [sl, #4]
   8cfb6:	f023 0103 	bic.w	r1, r3, #3
   8cfba:	448c      	add	ip, r1
   8cfbc:	44bc      	add	ip, r7
   8cfbe:	4594      	cmp	ip, r2
   8cfc0:	da38      	bge.n	8d034 <_realloc_r+0xf4>
   8cfc2:	187b      	adds	r3, r7, r1
   8cfc4:	4293      	cmp	r3, r2
   8cfc6:	f280 810f 	bge.w	8d1e8 <_realloc_r+0x2a8>
   8cfca:	4631      	mov	r1, r6
   8cfcc:	4640      	mov	r0, r8
   8cfce:	f7ff f8c1 	bl	8c154 <_malloc_r>
   8cfd2:	4606      	mov	r6, r0
   8cfd4:	b1e0      	cbz	r0, 8d010 <_realloc_r+0xd0>
   8cfd6:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8cfda:	f1a0 0208 	sub.w	r2, r0, #8
   8cfde:	f023 0301 	bic.w	r3, r3, #1
   8cfe2:	444b      	add	r3, r9
   8cfe4:	4293      	cmp	r3, r2
   8cfe6:	f000 80f9 	beq.w	8d1dc <_realloc_r+0x29c>
   8cfea:	1f3a      	subs	r2, r7, #4
   8cfec:	2a24      	cmp	r2, #36	; 0x24
   8cfee:	f200 811c 	bhi.w	8d22a <_realloc_r+0x2ea>
   8cff2:	2a13      	cmp	r2, #19
   8cff4:	f200 80cd 	bhi.w	8d192 <_realloc_r+0x252>
   8cff8:	4603      	mov	r3, r0
   8cffa:	4622      	mov	r2, r4
   8cffc:	6811      	ldr	r1, [r2, #0]
   8cffe:	6019      	str	r1, [r3, #0]
   8d000:	6851      	ldr	r1, [r2, #4]
   8d002:	6059      	str	r1, [r3, #4]
   8d004:	6892      	ldr	r2, [r2, #8]
   8d006:	609a      	str	r2, [r3, #8]
   8d008:	4621      	mov	r1, r4
   8d00a:	4640      	mov	r0, r8
   8d00c:	f7fe fd70 	bl	8baf0 <_free_r>
   8d010:	4640      	mov	r0, r8
   8d012:	f7ff fc13 	bl	8c83c <__malloc_unlock>
   8d016:	4630      	mov	r0, r6
   8d018:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8d01c:	f025 0507 	bic.w	r5, r5, #7
   8d020:	2d00      	cmp	r5, #0
   8d022:	462a      	mov	r2, r5
   8d024:	da9c      	bge.n	8cf60 <_realloc_r+0x20>
   8d026:	230c      	movs	r3, #12
   8d028:	2600      	movs	r6, #0
   8d02a:	f8c8 3000 	str.w	r3, [r8]
   8d02e:	4630      	mov	r0, r6
   8d030:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8d034:	4656      	mov	r6, sl
   8d036:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
   8d03a:	60cb      	str	r3, [r1, #12]
   8d03c:	6099      	str	r1, [r3, #8]
   8d03e:	f856 1f08 	ldr.w	r1, [r6, #8]!
   8d042:	f8da 300c 	ldr.w	r3, [sl, #12]
   8d046:	1f3a      	subs	r2, r7, #4
   8d048:	2a24      	cmp	r2, #36	; 0x24
   8d04a:	60cb      	str	r3, [r1, #12]
   8d04c:	6099      	str	r1, [r3, #8]
   8d04e:	f200 8107 	bhi.w	8d260 <_realloc_r+0x320>
   8d052:	2a13      	cmp	r2, #19
   8d054:	f240 8102 	bls.w	8d25c <_realloc_r+0x31c>
   8d058:	6823      	ldr	r3, [r4, #0]
   8d05a:	2a1b      	cmp	r2, #27
   8d05c:	f8ca 3008 	str.w	r3, [sl, #8]
   8d060:	6863      	ldr	r3, [r4, #4]
   8d062:	f8ca 300c 	str.w	r3, [sl, #12]
   8d066:	f200 811b 	bhi.w	8d2a0 <_realloc_r+0x360>
   8d06a:	3408      	adds	r4, #8
   8d06c:	f10a 0310 	add.w	r3, sl, #16
   8d070:	6822      	ldr	r2, [r4, #0]
   8d072:	4667      	mov	r7, ip
   8d074:	601a      	str	r2, [r3, #0]
   8d076:	6862      	ldr	r2, [r4, #4]
   8d078:	46d1      	mov	r9, sl
   8d07a:	605a      	str	r2, [r3, #4]
   8d07c:	68a2      	ldr	r2, [r4, #8]
   8d07e:	4634      	mov	r4, r6
   8d080:	609a      	str	r2, [r3, #8]
   8d082:	1b7b      	subs	r3, r7, r5
   8d084:	2b0f      	cmp	r3, #15
   8d086:	f8d9 2004 	ldr.w	r2, [r9, #4]
   8d08a:	d821      	bhi.n	8d0d0 <_realloc_r+0x190>
   8d08c:	f002 0201 	and.w	r2, r2, #1
   8d090:	433a      	orrs	r2, r7
   8d092:	eb09 0107 	add.w	r1, r9, r7
   8d096:	f8c9 2004 	str.w	r2, [r9, #4]
   8d09a:	684b      	ldr	r3, [r1, #4]
   8d09c:	f043 0301 	orr.w	r3, r3, #1
   8d0a0:	604b      	str	r3, [r1, #4]
   8d0a2:	4626      	mov	r6, r4
   8d0a4:	4640      	mov	r0, r8
   8d0a6:	f7ff fbc9 	bl	8c83c <__malloc_unlock>
   8d0aa:	4630      	mov	r0, r6
   8d0ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8d0b0:	07c9      	lsls	r1, r1, #31
   8d0b2:	d48a      	bmi.n	8cfca <_realloc_r+0x8a>
   8d0b4:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8d0b8:	eba9 0a03 	sub.w	sl, r9, r3
   8d0bc:	f8da 1004 	ldr.w	r1, [sl, #4]
   8d0c0:	f021 0103 	bic.w	r1, r1, #3
   8d0c4:	e77d      	b.n	8cfc2 <_realloc_r+0x82>
   8d0c6:	4611      	mov	r1, r2
   8d0c8:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8d0cc:	f7ff b842 	b.w	8c154 <_malloc_r>
   8d0d0:	f002 0201 	and.w	r2, r2, #1
   8d0d4:	eb09 0105 	add.w	r1, r9, r5
   8d0d8:	f043 0301 	orr.w	r3, r3, #1
   8d0dc:	432a      	orrs	r2, r5
   8d0de:	f8c9 2004 	str.w	r2, [r9, #4]
   8d0e2:	444f      	add	r7, r9
   8d0e4:	604b      	str	r3, [r1, #4]
   8d0e6:	687b      	ldr	r3, [r7, #4]
   8d0e8:	4640      	mov	r0, r8
   8d0ea:	f043 0301 	orr.w	r3, r3, #1
   8d0ee:	3108      	adds	r1, #8
   8d0f0:	607b      	str	r3, [r7, #4]
   8d0f2:	f7fe fcfd 	bl	8baf0 <_free_r>
   8d0f6:	e7d4      	b.n	8d0a2 <_realloc_r+0x162>
   8d0f8:	f8dc b004 	ldr.w	fp, [ip, #4]
   8d0fc:	f105 0010 	add.w	r0, r5, #16
   8d100:	f02b 0b03 	bic.w	fp, fp, #3
   8d104:	eb07 0c0b 	add.w	ip, r7, fp
   8d108:	4584      	cmp	ip, r0
   8d10a:	da4d      	bge.n	8d1a8 <_realloc_r+0x268>
   8d10c:	07c9      	lsls	r1, r1, #31
   8d10e:	f53f af5c 	bmi.w	8cfca <_realloc_r+0x8a>
   8d112:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8d116:	eba9 0a01 	sub.w	sl, r9, r1
   8d11a:	f8da 1004 	ldr.w	r1, [sl, #4]
   8d11e:	f021 0103 	bic.w	r1, r1, #3
   8d122:	448b      	add	fp, r1
   8d124:	44bb      	add	fp, r7
   8d126:	4558      	cmp	r0, fp
   8d128:	f73f af4b 	bgt.w	8cfc2 <_realloc_r+0x82>
   8d12c:	4656      	mov	r6, sl
   8d12e:	f8da 100c 	ldr.w	r1, [sl, #12]
   8d132:	f856 0f08 	ldr.w	r0, [r6, #8]!
   8d136:	1f3a      	subs	r2, r7, #4
   8d138:	2a24      	cmp	r2, #36	; 0x24
   8d13a:	60c1      	str	r1, [r0, #12]
   8d13c:	6088      	str	r0, [r1, #8]
   8d13e:	f200 80bd 	bhi.w	8d2bc <_realloc_r+0x37c>
   8d142:	2a13      	cmp	r2, #19
   8d144:	f240 80b8 	bls.w	8d2b8 <_realloc_r+0x378>
   8d148:	6821      	ldr	r1, [r4, #0]
   8d14a:	2a1b      	cmp	r2, #27
   8d14c:	f8ca 1008 	str.w	r1, [sl, #8]
   8d150:	6861      	ldr	r1, [r4, #4]
   8d152:	f8ca 100c 	str.w	r1, [sl, #12]
   8d156:	f200 80c1 	bhi.w	8d2dc <_realloc_r+0x39c>
   8d15a:	3408      	adds	r4, #8
   8d15c:	f10a 0210 	add.w	r2, sl, #16
   8d160:	6821      	ldr	r1, [r4, #0]
   8d162:	6011      	str	r1, [r2, #0]
   8d164:	6861      	ldr	r1, [r4, #4]
   8d166:	6051      	str	r1, [r2, #4]
   8d168:	68a1      	ldr	r1, [r4, #8]
   8d16a:	6091      	str	r1, [r2, #8]
   8d16c:	ebab 0205 	sub.w	r2, fp, r5
   8d170:	eb0a 0105 	add.w	r1, sl, r5
   8d174:	f042 0201 	orr.w	r2, r2, #1
   8d178:	6099      	str	r1, [r3, #8]
   8d17a:	604a      	str	r2, [r1, #4]
   8d17c:	f8da 3004 	ldr.w	r3, [sl, #4]
   8d180:	4640      	mov	r0, r8
   8d182:	f003 0301 	and.w	r3, r3, #1
   8d186:	431d      	orrs	r5, r3
   8d188:	f8ca 5004 	str.w	r5, [sl, #4]
   8d18c:	f7ff fb56 	bl	8c83c <__malloc_unlock>
   8d190:	e74d      	b.n	8d02e <_realloc_r+0xee>
   8d192:	6823      	ldr	r3, [r4, #0]
   8d194:	2a1b      	cmp	r2, #27
   8d196:	6003      	str	r3, [r0, #0]
   8d198:	6863      	ldr	r3, [r4, #4]
   8d19a:	6043      	str	r3, [r0, #4]
   8d19c:	d849      	bhi.n	8d232 <_realloc_r+0x2f2>
   8d19e:	f104 0208 	add.w	r2, r4, #8
   8d1a2:	f100 0308 	add.w	r3, r0, #8
   8d1a6:	e729      	b.n	8cffc <_realloc_r+0xbc>
   8d1a8:	ebac 0205 	sub.w	r2, ip, r5
   8d1ac:	eb09 0105 	add.w	r1, r9, r5
   8d1b0:	f042 0201 	orr.w	r2, r2, #1
   8d1b4:	6099      	str	r1, [r3, #8]
   8d1b6:	604a      	str	r2, [r1, #4]
   8d1b8:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8d1bc:	4640      	mov	r0, r8
   8d1be:	f003 0301 	and.w	r3, r3, #1
   8d1c2:	431d      	orrs	r5, r3
   8d1c4:	f844 5c04 	str.w	r5, [r4, #-4]
   8d1c8:	f7ff fb38 	bl	8c83c <__malloc_unlock>
   8d1cc:	4626      	mov	r6, r4
   8d1ce:	e72e      	b.n	8d02e <_realloc_r+0xee>
   8d1d0:	e9d0 1202 	ldrd	r1, r2, [r0, #8]
   8d1d4:	461f      	mov	r7, r3
   8d1d6:	60ca      	str	r2, [r1, #12]
   8d1d8:	6091      	str	r1, [r2, #8]
   8d1da:	e752      	b.n	8d082 <_realloc_r+0x142>
   8d1dc:	f850 3c04 	ldr.w	r3, [r0, #-4]
   8d1e0:	f023 0303 	bic.w	r3, r3, #3
   8d1e4:	441f      	add	r7, r3
   8d1e6:	e74c      	b.n	8d082 <_realloc_r+0x142>
   8d1e8:	4656      	mov	r6, sl
   8d1ea:	f8da 100c 	ldr.w	r1, [sl, #12]
   8d1ee:	f856 0f08 	ldr.w	r0, [r6, #8]!
   8d1f2:	1f3a      	subs	r2, r7, #4
   8d1f4:	2a24      	cmp	r2, #36	; 0x24
   8d1f6:	60c1      	str	r1, [r0, #12]
   8d1f8:	6088      	str	r0, [r1, #8]
   8d1fa:	d827      	bhi.n	8d24c <_realloc_r+0x30c>
   8d1fc:	2a13      	cmp	r2, #19
   8d1fe:	d923      	bls.n	8d248 <_realloc_r+0x308>
   8d200:	6821      	ldr	r1, [r4, #0]
   8d202:	2a1b      	cmp	r2, #27
   8d204:	f8ca 1008 	str.w	r1, [sl, #8]
   8d208:	6861      	ldr	r1, [r4, #4]
   8d20a:	f8ca 100c 	str.w	r1, [sl, #12]
   8d20e:	d82f      	bhi.n	8d270 <_realloc_r+0x330>
   8d210:	3408      	adds	r4, #8
   8d212:	f10a 0210 	add.w	r2, sl, #16
   8d216:	6821      	ldr	r1, [r4, #0]
   8d218:	461f      	mov	r7, r3
   8d21a:	6011      	str	r1, [r2, #0]
   8d21c:	6863      	ldr	r3, [r4, #4]
   8d21e:	46d1      	mov	r9, sl
   8d220:	6053      	str	r3, [r2, #4]
   8d222:	68a3      	ldr	r3, [r4, #8]
   8d224:	4634      	mov	r4, r6
   8d226:	6093      	str	r3, [r2, #8]
   8d228:	e72b      	b.n	8d082 <_realloc_r+0x142>
   8d22a:	4621      	mov	r1, r4
   8d22c:	f7ff fa96 	bl	8c75c <memmove>
   8d230:	e6ea      	b.n	8d008 <_realloc_r+0xc8>
   8d232:	68a3      	ldr	r3, [r4, #8]
   8d234:	2a24      	cmp	r2, #36	; 0x24
   8d236:	6083      	str	r3, [r0, #8]
   8d238:	68e3      	ldr	r3, [r4, #12]
   8d23a:	60c3      	str	r3, [r0, #12]
   8d23c:	d024      	beq.n	8d288 <_realloc_r+0x348>
   8d23e:	f104 0210 	add.w	r2, r4, #16
   8d242:	f100 0310 	add.w	r3, r0, #16
   8d246:	e6d9      	b.n	8cffc <_realloc_r+0xbc>
   8d248:	4632      	mov	r2, r6
   8d24a:	e7e4      	b.n	8d216 <_realloc_r+0x2d6>
   8d24c:	4621      	mov	r1, r4
   8d24e:	4630      	mov	r0, r6
   8d250:	461f      	mov	r7, r3
   8d252:	46d1      	mov	r9, sl
   8d254:	f7ff fa82 	bl	8c75c <memmove>
   8d258:	4634      	mov	r4, r6
   8d25a:	e712      	b.n	8d082 <_realloc_r+0x142>
   8d25c:	4633      	mov	r3, r6
   8d25e:	e707      	b.n	8d070 <_realloc_r+0x130>
   8d260:	4621      	mov	r1, r4
   8d262:	4630      	mov	r0, r6
   8d264:	4667      	mov	r7, ip
   8d266:	46d1      	mov	r9, sl
   8d268:	f7ff fa78 	bl	8c75c <memmove>
   8d26c:	4634      	mov	r4, r6
   8d26e:	e708      	b.n	8d082 <_realloc_r+0x142>
   8d270:	68a1      	ldr	r1, [r4, #8]
   8d272:	2a24      	cmp	r2, #36	; 0x24
   8d274:	f8ca 1010 	str.w	r1, [sl, #16]
   8d278:	68e1      	ldr	r1, [r4, #12]
   8d27a:	f8ca 1014 	str.w	r1, [sl, #20]
   8d27e:	d023      	beq.n	8d2c8 <_realloc_r+0x388>
   8d280:	3410      	adds	r4, #16
   8d282:	f10a 0218 	add.w	r2, sl, #24
   8d286:	e7c6      	b.n	8d216 <_realloc_r+0x2d6>
   8d288:	6923      	ldr	r3, [r4, #16]
   8d28a:	f104 0218 	add.w	r2, r4, #24
   8d28e:	6103      	str	r3, [r0, #16]
   8d290:	6961      	ldr	r1, [r4, #20]
   8d292:	f100 0318 	add.w	r3, r0, #24
   8d296:	6141      	str	r1, [r0, #20]
   8d298:	e6b0      	b.n	8cffc <_realloc_r+0xbc>
   8d29a:	bf00      	nop
   8d29c:	20000cb8 	.word	0x20000cb8
   8d2a0:	68a3      	ldr	r3, [r4, #8]
   8d2a2:	2a24      	cmp	r2, #36	; 0x24
   8d2a4:	f8ca 3010 	str.w	r3, [sl, #16]
   8d2a8:	68e3      	ldr	r3, [r4, #12]
   8d2aa:	f8ca 3014 	str.w	r3, [sl, #20]
   8d2ae:	d021      	beq.n	8d2f4 <_realloc_r+0x3b4>
   8d2b0:	3410      	adds	r4, #16
   8d2b2:	f10a 0318 	add.w	r3, sl, #24
   8d2b6:	e6db      	b.n	8d070 <_realloc_r+0x130>
   8d2b8:	4632      	mov	r2, r6
   8d2ba:	e751      	b.n	8d160 <_realloc_r+0x220>
   8d2bc:	4621      	mov	r1, r4
   8d2be:	4630      	mov	r0, r6
   8d2c0:	f7ff fa4c 	bl	8c75c <memmove>
   8d2c4:	4b15      	ldr	r3, [pc, #84]	; (8d31c <_realloc_r+0x3dc>)
   8d2c6:	e751      	b.n	8d16c <_realloc_r+0x22c>
   8d2c8:	6921      	ldr	r1, [r4, #16]
   8d2ca:	f10a 0220 	add.w	r2, sl, #32
   8d2ce:	f8ca 1018 	str.w	r1, [sl, #24]
   8d2d2:	6961      	ldr	r1, [r4, #20]
   8d2d4:	3418      	adds	r4, #24
   8d2d6:	f8ca 101c 	str.w	r1, [sl, #28]
   8d2da:	e79c      	b.n	8d216 <_realloc_r+0x2d6>
   8d2dc:	68a1      	ldr	r1, [r4, #8]
   8d2de:	2a24      	cmp	r2, #36	; 0x24
   8d2e0:	f8ca 1010 	str.w	r1, [sl, #16]
   8d2e4:	68e1      	ldr	r1, [r4, #12]
   8d2e6:	f8ca 1014 	str.w	r1, [sl, #20]
   8d2ea:	d00d      	beq.n	8d308 <_realloc_r+0x3c8>
   8d2ec:	3410      	adds	r4, #16
   8d2ee:	f10a 0218 	add.w	r2, sl, #24
   8d2f2:	e735      	b.n	8d160 <_realloc_r+0x220>
   8d2f4:	6922      	ldr	r2, [r4, #16]
   8d2f6:	f10a 0320 	add.w	r3, sl, #32
   8d2fa:	f8ca 2018 	str.w	r2, [sl, #24]
   8d2fe:	6962      	ldr	r2, [r4, #20]
   8d300:	3418      	adds	r4, #24
   8d302:	f8ca 201c 	str.w	r2, [sl, #28]
   8d306:	e6b3      	b.n	8d070 <_realloc_r+0x130>
   8d308:	6921      	ldr	r1, [r4, #16]
   8d30a:	f10a 0220 	add.w	r2, sl, #32
   8d30e:	f8ca 1018 	str.w	r1, [sl, #24]
   8d312:	6961      	ldr	r1, [r4, #20]
   8d314:	3418      	adds	r4, #24
   8d316:	f8ca 101c 	str.w	r1, [sl, #28]
   8d31a:	e721      	b.n	8d160 <_realloc_r+0x220>
   8d31c:	20000cb8 	.word	0x20000cb8

0008d320 <frexp>:
   8d320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8d322:	4617      	mov	r7, r2
   8d324:	2200      	movs	r2, #0
   8d326:	f8df c060 	ldr.w	ip, [pc, #96]	; 8d388 <frexp+0x68>
   8d32a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   8d32e:	4563      	cmp	r3, ip
   8d330:	4604      	mov	r4, r0
   8d332:	460d      	mov	r5, r1
   8d334:	603a      	str	r2, [r7, #0]
   8d336:	dc22      	bgt.n	8d37e <frexp+0x5e>
   8d338:	4684      	mov	ip, r0
   8d33a:	ea53 0c0c 	orrs.w	ip, r3, ip
   8d33e:	d01e      	beq.n	8d37e <frexp+0x5e>
   8d340:	f8df c048 	ldr.w	ip, [pc, #72]	; 8d38c <frexp+0x6c>
   8d344:	460e      	mov	r6, r1
   8d346:	ea01 0c0c 	and.w	ip, r1, ip
   8d34a:	f1bc 0f00 	cmp.w	ip, #0
   8d34e:	d109      	bne.n	8d364 <frexp+0x44>
   8d350:	2200      	movs	r2, #0
   8d352:	4b0c      	ldr	r3, [pc, #48]	; (8d384 <frexp+0x64>)
   8d354:	f000 fd70 	bl	8de38 <__aeabi_dmul>
   8d358:	f06f 0235 	mvn.w	r2, #53	; 0x35
   8d35c:	4604      	mov	r4, r0
   8d35e:	460e      	mov	r6, r1
   8d360:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   8d364:	f026 46ff 	bic.w	r6, r6, #2139095040	; 0x7f800000
   8d368:	151b      	asrs	r3, r3, #20
   8d36a:	f426 06e0 	bic.w	r6, r6, #7340032	; 0x700000
   8d36e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
   8d372:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
   8d376:	4413      	add	r3, r2
   8d378:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
   8d37c:	603b      	str	r3, [r7, #0]
   8d37e:	4620      	mov	r0, r4
   8d380:	4629      	mov	r1, r5
   8d382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8d384:	43500000 	.word	0x43500000
   8d388:	7fefffff 	.word	0x7fefffff
   8d38c:	7ff00000 	.word	0x7ff00000

0008d390 <_sbrk_r>:
   8d390:	2200      	movs	r2, #0
   8d392:	b538      	push	{r3, r4, r5, lr}
   8d394:	4d06      	ldr	r5, [pc, #24]	; (8d3b0 <_sbrk_r+0x20>)
   8d396:	4604      	mov	r4, r0
   8d398:	4608      	mov	r0, r1
   8d39a:	602a      	str	r2, [r5, #0]
   8d39c:	f7f9 febc 	bl	87118 <_sbrk>
   8d3a0:	1c43      	adds	r3, r0, #1
   8d3a2:	d000      	beq.n	8d3a6 <_sbrk_r+0x16>
   8d3a4:	bd38      	pop	{r3, r4, r5, pc}
   8d3a6:	682b      	ldr	r3, [r5, #0]
   8d3a8:	2b00      	cmp	r3, #0
   8d3aa:	d0fb      	beq.n	8d3a4 <_sbrk_r+0x14>
   8d3ac:	6023      	str	r3, [r4, #0]
   8d3ae:	bd38      	pop	{r3, r4, r5, pc}
   8d3b0:	20002e30 	.word	0x20002e30

0008d3b4 <__sread>:
   8d3b4:	b510      	push	{r4, lr}
   8d3b6:	460c      	mov	r4, r1
   8d3b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8d3bc:	f000 fb16 	bl	8d9ec <_read_r>
   8d3c0:	2800      	cmp	r0, #0
   8d3c2:	db03      	blt.n	8d3cc <__sread+0x18>
   8d3c4:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8d3c6:	4403      	add	r3, r0
   8d3c8:	6523      	str	r3, [r4, #80]	; 0x50
   8d3ca:	bd10      	pop	{r4, pc}
   8d3cc:	89a3      	ldrh	r3, [r4, #12]
   8d3ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8d3d2:	81a3      	strh	r3, [r4, #12]
   8d3d4:	bd10      	pop	{r4, pc}
   8d3d6:	bf00      	nop

0008d3d8 <__swrite>:
   8d3d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8d3dc:	460c      	mov	r4, r1
   8d3de:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   8d3e2:	461f      	mov	r7, r3
   8d3e4:	05cb      	lsls	r3, r1, #23
   8d3e6:	4616      	mov	r6, r2
   8d3e8:	4605      	mov	r5, r0
   8d3ea:	d40b      	bmi.n	8d404 <__swrite+0x2c>
   8d3ec:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   8d3f0:	81a1      	strh	r1, [r4, #12]
   8d3f2:	463b      	mov	r3, r7
   8d3f4:	4632      	mov	r2, r6
   8d3f6:	4628      	mov	r0, r5
   8d3f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8d3fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8d400:	f000 b980 	b.w	8d704 <_write_r>
   8d404:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8d408:	2302      	movs	r3, #2
   8d40a:	2200      	movs	r2, #0
   8d40c:	f000 fad8 	bl	8d9c0 <_lseek_r>
   8d410:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   8d414:	e7ea      	b.n	8d3ec <__swrite+0x14>
   8d416:	bf00      	nop

0008d418 <__sseek>:
   8d418:	b510      	push	{r4, lr}
   8d41a:	460c      	mov	r4, r1
   8d41c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8d420:	f000 face 	bl	8d9c0 <_lseek_r>
   8d424:	89a3      	ldrh	r3, [r4, #12]
   8d426:	1c42      	adds	r2, r0, #1
   8d428:	bf0e      	itee	eq
   8d42a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   8d42e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8d432:	6520      	strne	r0, [r4, #80]	; 0x50
   8d434:	81a3      	strh	r3, [r4, #12]
   8d436:	bd10      	pop	{r4, pc}

0008d438 <__sclose>:
   8d438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8d43c:	f000 ba0c 	b.w	8d858 <_close_r>

0008d440 <strlen>:
   8d440:	f020 0103 	bic.w	r1, r0, #3
   8d444:	f010 0003 	ands.w	r0, r0, #3
   8d448:	f1c0 0000 	rsb	r0, r0, #0
   8d44c:	f851 3b04 	ldr.w	r3, [r1], #4
   8d450:	f100 0c04 	add.w	ip, r0, #4
   8d454:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   8d458:	f06f 0200 	mvn.w	r2, #0
   8d45c:	bf1c      	itt	ne
   8d45e:	fa22 f20c 	lsrne.w	r2, r2, ip
   8d462:	4313      	orrne	r3, r2
   8d464:	f04f 0c01 	mov.w	ip, #1
   8d468:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   8d46c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   8d470:	eba3 020c 	sub.w	r2, r3, ip
   8d474:	ea22 0203 	bic.w	r2, r2, r3
   8d478:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   8d47c:	bf04      	itt	eq
   8d47e:	f851 3b04 	ldreq.w	r3, [r1], #4
   8d482:	3004      	addeq	r0, #4
   8d484:	d0f4      	beq.n	8d470 <strlen+0x30>
   8d486:	f1c2 0100 	rsb	r1, r2, #0
   8d48a:	ea02 0201 	and.w	r2, r2, r1
   8d48e:	fab2 f282 	clz	r2, r2
   8d492:	f1c2 021f 	rsb	r2, r2, #31
   8d496:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   8d49a:	4770      	bx	lr

0008d49c <strncpy>:
   8d49c:	b470      	push	{r4, r5, r6}
   8d49e:	ea40 0401 	orr.w	r4, r0, r1
   8d4a2:	07a3      	lsls	r3, r4, #30
   8d4a4:	d122      	bne.n	8d4ec <strncpy+0x50>
   8d4a6:	2a03      	cmp	r2, #3
   8d4a8:	d920      	bls.n	8d4ec <strncpy+0x50>
   8d4aa:	460b      	mov	r3, r1
   8d4ac:	4604      	mov	r4, r0
   8d4ae:	4619      	mov	r1, r3
   8d4b0:	f853 6b04 	ldr.w	r6, [r3], #4
   8d4b4:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
   8d4b8:	ea25 0506 	bic.w	r5, r5, r6
   8d4bc:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
   8d4c0:	d115      	bne.n	8d4ee <strncpy+0x52>
   8d4c2:	3a04      	subs	r2, #4
   8d4c4:	2a03      	cmp	r2, #3
   8d4c6:	4619      	mov	r1, r3
   8d4c8:	f844 6b04 	str.w	r6, [r4], #4
   8d4cc:	d8ef      	bhi.n	8d4ae <strncpy+0x12>
   8d4ce:	1e4d      	subs	r5, r1, #1
   8d4d0:	b152      	cbz	r2, 8d4e8 <strncpy+0x4c>
   8d4d2:	4623      	mov	r3, r4
   8d4d4:	f815 1f01 	ldrb.w	r1, [r5, #1]!
   8d4d8:	1e56      	subs	r6, r2, #1
   8d4da:	f803 1b01 	strb.w	r1, [r3], #1
   8d4de:	b141      	cbz	r1, 8d4f2 <strncpy+0x56>
   8d4e0:	4632      	mov	r2, r6
   8d4e2:	461c      	mov	r4, r3
   8d4e4:	2a00      	cmp	r2, #0
   8d4e6:	d1f4      	bne.n	8d4d2 <strncpy+0x36>
   8d4e8:	bc70      	pop	{r4, r5, r6}
   8d4ea:	4770      	bx	lr
   8d4ec:	4604      	mov	r4, r0
   8d4ee:	1e4d      	subs	r5, r1, #1
   8d4f0:	e7ee      	b.n	8d4d0 <strncpy+0x34>
   8d4f2:	4422      	add	r2, r4
   8d4f4:	2e00      	cmp	r6, #0
   8d4f6:	d0f7      	beq.n	8d4e8 <strncpy+0x4c>
   8d4f8:	f803 1b01 	strb.w	r1, [r3], #1
   8d4fc:	4293      	cmp	r3, r2
   8d4fe:	d1fb      	bne.n	8d4f8 <strncpy+0x5c>
   8d500:	bc70      	pop	{r4, r5, r6}
   8d502:	4770      	bx	lr

0008d504 <__ssprint_r>:
   8d504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8d508:	6893      	ldr	r3, [r2, #8]
   8d50a:	4691      	mov	r9, r2
   8d50c:	b083      	sub	sp, #12
   8d50e:	2b00      	cmp	r3, #0
   8d510:	d06d      	beq.n	8d5ee <__ssprint_r+0xea>
   8d512:	6817      	ldr	r7, [r2, #0]
   8d514:	4680      	mov	r8, r0
   8d516:	460c      	mov	r4, r1
   8d518:	6808      	ldr	r0, [r1, #0]
   8d51a:	688d      	ldr	r5, [r1, #8]
   8d51c:	3708      	adds	r7, #8
   8d51e:	e043      	b.n	8d5a8 <__ssprint_r+0xa4>
   8d520:	89a3      	ldrh	r3, [r4, #12]
   8d522:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8d526:	d02e      	beq.n	8d586 <__ssprint_r+0x82>
   8d528:	e9d4 1504 	ldrd	r1, r5, [r4, #16]
   8d52c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   8d530:	eba0 0a01 	sub.w	sl, r0, r1
   8d534:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
   8d538:	eb0a 0006 	add.w	r0, sl, r6
   8d53c:	106d      	asrs	r5, r5, #1
   8d53e:	3001      	adds	r0, #1
   8d540:	42a8      	cmp	r0, r5
   8d542:	462a      	mov	r2, r5
   8d544:	bf84      	itt	hi
   8d546:	4605      	movhi	r5, r0
   8d548:	462a      	movhi	r2, r5
   8d54a:	055b      	lsls	r3, r3, #21
   8d54c:	d536      	bpl.n	8d5bc <__ssprint_r+0xb8>
   8d54e:	4611      	mov	r1, r2
   8d550:	4640      	mov	r0, r8
   8d552:	f7fe fdff 	bl	8c154 <_malloc_r>
   8d556:	2800      	cmp	r0, #0
   8d558:	d03a      	beq.n	8d5d0 <__ssprint_r+0xcc>
   8d55a:	4652      	mov	r2, sl
   8d55c:	6921      	ldr	r1, [r4, #16]
   8d55e:	9001      	str	r0, [sp, #4]
   8d560:	f7fa f9c2 	bl	878e8 <memcpy>
   8d564:	89a2      	ldrh	r2, [r4, #12]
   8d566:	9b01      	ldr	r3, [sp, #4]
   8d568:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   8d56c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   8d570:	81a2      	strh	r2, [r4, #12]
   8d572:	eba5 020a 	sub.w	r2, r5, sl
   8d576:	eb03 000a 	add.w	r0, r3, sl
   8d57a:	6165      	str	r5, [r4, #20]
   8d57c:	46b2      	mov	sl, r6
   8d57e:	4635      	mov	r5, r6
   8d580:	6123      	str	r3, [r4, #16]
   8d582:	6020      	str	r0, [r4, #0]
   8d584:	60a2      	str	r2, [r4, #8]
   8d586:	4659      	mov	r1, fp
   8d588:	4652      	mov	r2, sl
   8d58a:	f7ff f8e7 	bl	8c75c <memmove>
   8d58e:	f8d9 3008 	ldr.w	r3, [r9, #8]
   8d592:	68a1      	ldr	r1, [r4, #8]
   8d594:	6820      	ldr	r0, [r4, #0]
   8d596:	1b4d      	subs	r5, r1, r5
   8d598:	4450      	add	r0, sl
   8d59a:	1b9e      	subs	r6, r3, r6
   8d59c:	60a5      	str	r5, [r4, #8]
   8d59e:	6020      	str	r0, [r4, #0]
   8d5a0:	f8c9 6008 	str.w	r6, [r9, #8]
   8d5a4:	b31e      	cbz	r6, 8d5ee <__ssprint_r+0xea>
   8d5a6:	3708      	adds	r7, #8
   8d5a8:	e957 b602 	ldrd	fp, r6, [r7, #-8]
   8d5ac:	2e00      	cmp	r6, #0
   8d5ae:	d0fa      	beq.n	8d5a6 <__ssprint_r+0xa2>
   8d5b0:	42b5      	cmp	r5, r6
   8d5b2:	46aa      	mov	sl, r5
   8d5b4:	d9b4      	bls.n	8d520 <__ssprint_r+0x1c>
   8d5b6:	4635      	mov	r5, r6
   8d5b8:	46b2      	mov	sl, r6
   8d5ba:	e7e4      	b.n	8d586 <__ssprint_r+0x82>
   8d5bc:	4640      	mov	r0, r8
   8d5be:	f7ff fcbf 	bl	8cf40 <_realloc_r>
   8d5c2:	4603      	mov	r3, r0
   8d5c4:	2800      	cmp	r0, #0
   8d5c6:	d1d4      	bne.n	8d572 <__ssprint_r+0x6e>
   8d5c8:	4640      	mov	r0, r8
   8d5ca:	6921      	ldr	r1, [r4, #16]
   8d5cc:	f7fe fa90 	bl	8baf0 <_free_r>
   8d5d0:	230c      	movs	r3, #12
   8d5d2:	2200      	movs	r2, #0
   8d5d4:	f04f 30ff 	mov.w	r0, #4294967295
   8d5d8:	f8c8 3000 	str.w	r3, [r8]
   8d5dc:	89a3      	ldrh	r3, [r4, #12]
   8d5de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8d5e2:	81a3      	strh	r3, [r4, #12]
   8d5e4:	e9c9 2201 	strd	r2, r2, [r9, #4]
   8d5e8:	b003      	add	sp, #12
   8d5ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8d5ee:	2000      	movs	r0, #0
   8d5f0:	f8c9 0004 	str.w	r0, [r9, #4]
   8d5f4:	b003      	add	sp, #12
   8d5f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8d5fa:	bf00      	nop

0008d5fc <__swbuf_r>:
   8d5fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8d5fe:	460d      	mov	r5, r1
   8d600:	4614      	mov	r4, r2
   8d602:	4606      	mov	r6, r0
   8d604:	b110      	cbz	r0, 8d60c <__swbuf_r+0x10>
   8d606:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8d608:	2b00      	cmp	r3, #0
   8d60a:	d043      	beq.n	8d694 <__swbuf_r+0x98>
   8d60c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8d610:	69a3      	ldr	r3, [r4, #24]
   8d612:	0717      	lsls	r7, r2, #28
   8d614:	60a3      	str	r3, [r4, #8]
   8d616:	b290      	uxth	r0, r2
   8d618:	d51b      	bpl.n	8d652 <__swbuf_r+0x56>
   8d61a:	6923      	ldr	r3, [r4, #16]
   8d61c:	b1cb      	cbz	r3, 8d652 <__swbuf_r+0x56>
   8d61e:	b2ed      	uxtb	r5, r5
   8d620:	0481      	lsls	r1, r0, #18
   8d622:	462f      	mov	r7, r5
   8d624:	d522      	bpl.n	8d66c <__swbuf_r+0x70>
   8d626:	6822      	ldr	r2, [r4, #0]
   8d628:	6961      	ldr	r1, [r4, #20]
   8d62a:	1ad3      	subs	r3, r2, r3
   8d62c:	4299      	cmp	r1, r3
   8d62e:	dd29      	ble.n	8d684 <__swbuf_r+0x88>
   8d630:	3301      	adds	r3, #1
   8d632:	68a1      	ldr	r1, [r4, #8]
   8d634:	1c50      	adds	r0, r2, #1
   8d636:	3901      	subs	r1, #1
   8d638:	60a1      	str	r1, [r4, #8]
   8d63a:	6020      	str	r0, [r4, #0]
   8d63c:	7015      	strb	r5, [r2, #0]
   8d63e:	6962      	ldr	r2, [r4, #20]
   8d640:	429a      	cmp	r2, r3
   8d642:	d02a      	beq.n	8d69a <__swbuf_r+0x9e>
   8d644:	89a3      	ldrh	r3, [r4, #12]
   8d646:	07db      	lsls	r3, r3, #31
   8d648:	d501      	bpl.n	8d64e <__swbuf_r+0x52>
   8d64a:	2d0a      	cmp	r5, #10
   8d64c:	d025      	beq.n	8d69a <__swbuf_r+0x9e>
   8d64e:	4638      	mov	r0, r7
   8d650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8d652:	4621      	mov	r1, r4
   8d654:	4630      	mov	r0, r6
   8d656:	f7fc ffc5 	bl	8a5e4 <__swsetup_r>
   8d65a:	bb20      	cbnz	r0, 8d6a6 <__swbuf_r+0xaa>
   8d65c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8d660:	b2ed      	uxtb	r5, r5
   8d662:	b290      	uxth	r0, r2
   8d664:	0481      	lsls	r1, r0, #18
   8d666:	462f      	mov	r7, r5
   8d668:	6923      	ldr	r3, [r4, #16]
   8d66a:	d4dc      	bmi.n	8d626 <__swbuf_r+0x2a>
   8d66c:	6e61      	ldr	r1, [r4, #100]	; 0x64
   8d66e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8d672:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   8d676:	81a2      	strh	r2, [r4, #12]
   8d678:	6822      	ldr	r2, [r4, #0]
   8d67a:	6661      	str	r1, [r4, #100]	; 0x64
   8d67c:	6961      	ldr	r1, [r4, #20]
   8d67e:	1ad3      	subs	r3, r2, r3
   8d680:	4299      	cmp	r1, r3
   8d682:	dcd5      	bgt.n	8d630 <__swbuf_r+0x34>
   8d684:	4621      	mov	r1, r4
   8d686:	4630      	mov	r0, r6
   8d688:	f7fe f8b2 	bl	8b7f0 <_fflush_r>
   8d68c:	b958      	cbnz	r0, 8d6a6 <__swbuf_r+0xaa>
   8d68e:	2301      	movs	r3, #1
   8d690:	6822      	ldr	r2, [r4, #0]
   8d692:	e7ce      	b.n	8d632 <__swbuf_r+0x36>
   8d694:	f7fe f908 	bl	8b8a8 <__sinit>
   8d698:	e7b8      	b.n	8d60c <__swbuf_r+0x10>
   8d69a:	4621      	mov	r1, r4
   8d69c:	4630      	mov	r0, r6
   8d69e:	f7fe f8a7 	bl	8b7f0 <_fflush_r>
   8d6a2:	2800      	cmp	r0, #0
   8d6a4:	d0d3      	beq.n	8d64e <__swbuf_r+0x52>
   8d6a6:	f04f 37ff 	mov.w	r7, #4294967295
   8d6aa:	e7d0      	b.n	8d64e <__swbuf_r+0x52>

0008d6ac <_wcrtomb_r>:
   8d6ac:	b570      	push	{r4, r5, r6, lr}
   8d6ae:	4606      	mov	r6, r0
   8d6b0:	461d      	mov	r5, r3
   8d6b2:	b084      	sub	sp, #16
   8d6b4:	b139      	cbz	r1, 8d6c6 <_wcrtomb_r+0x1a>
   8d6b6:	4c0b      	ldr	r4, [pc, #44]	; (8d6e4 <_wcrtomb_r+0x38>)
   8d6b8:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   8d6bc:	47a0      	blx	r4
   8d6be:	1c43      	adds	r3, r0, #1
   8d6c0:	d00a      	beq.n	8d6d8 <_wcrtomb_r+0x2c>
   8d6c2:	b004      	add	sp, #16
   8d6c4:	bd70      	pop	{r4, r5, r6, pc}
   8d6c6:	460c      	mov	r4, r1
   8d6c8:	4906      	ldr	r1, [pc, #24]	; (8d6e4 <_wcrtomb_r+0x38>)
   8d6ca:	4622      	mov	r2, r4
   8d6cc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
   8d6d0:	a901      	add	r1, sp, #4
   8d6d2:	47a0      	blx	r4
   8d6d4:	1c43      	adds	r3, r0, #1
   8d6d6:	d1f4      	bne.n	8d6c2 <_wcrtomb_r+0x16>
   8d6d8:	2200      	movs	r2, #0
   8d6da:	238a      	movs	r3, #138	; 0x8a
   8d6dc:	602a      	str	r2, [r5, #0]
   8d6de:	6033      	str	r3, [r6, #0]
   8d6e0:	b004      	add	sp, #16
   8d6e2:	bd70      	pop	{r4, r5, r6, pc}
   8d6e4:	20000b4c 	.word	0x20000b4c

0008d6e8 <__ascii_wctomb>:
   8d6e8:	4603      	mov	r3, r0
   8d6ea:	b149      	cbz	r1, 8d700 <__ascii_wctomb+0x18>
   8d6ec:	2aff      	cmp	r2, #255	; 0xff
   8d6ee:	d802      	bhi.n	8d6f6 <__ascii_wctomb+0xe>
   8d6f0:	2001      	movs	r0, #1
   8d6f2:	700a      	strb	r2, [r1, #0]
   8d6f4:	4770      	bx	lr
   8d6f6:	228a      	movs	r2, #138	; 0x8a
   8d6f8:	f04f 30ff 	mov.w	r0, #4294967295
   8d6fc:	601a      	str	r2, [r3, #0]
   8d6fe:	4770      	bx	lr
   8d700:	4608      	mov	r0, r1
   8d702:	4770      	bx	lr

0008d704 <_write_r>:
   8d704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8d706:	460f      	mov	r7, r1
   8d708:	2600      	movs	r6, #0
   8d70a:	4d08      	ldr	r5, [pc, #32]	; (8d72c <_write_r+0x28>)
   8d70c:	4611      	mov	r1, r2
   8d70e:	4604      	mov	r4, r0
   8d710:	461a      	mov	r2, r3
   8d712:	4638      	mov	r0, r7
   8d714:	602e      	str	r6, [r5, #0]
   8d716:	f7f7 fc4b 	bl	84fb0 <_write>
   8d71a:	1c43      	adds	r3, r0, #1
   8d71c:	d000      	beq.n	8d720 <_write_r+0x1c>
   8d71e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8d720:	682b      	ldr	r3, [r5, #0]
   8d722:	2b00      	cmp	r3, #0
   8d724:	d0fb      	beq.n	8d71e <_write_r+0x1a>
   8d726:	6023      	str	r3, [r4, #0]
   8d728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8d72a:	bf00      	nop
   8d72c:	20002e30 	.word	0x20002e30

0008d730 <__register_exitproc>:
   8d730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8d734:	f8df a080 	ldr.w	sl, [pc, #128]	; 8d7b8 <__register_exitproc+0x88>
   8d738:	4606      	mov	r6, r0
   8d73a:	f8da 0000 	ldr.w	r0, [sl]
   8d73e:	4698      	mov	r8, r3
   8d740:	460f      	mov	r7, r1
   8d742:	4691      	mov	r9, r2
   8d744:	f7fe fc82 	bl	8c04c <__retarget_lock_acquire_recursive>
   8d748:	4b1a      	ldr	r3, [pc, #104]	; (8d7b4 <__register_exitproc+0x84>)
   8d74a:	681b      	ldr	r3, [r3, #0]
   8d74c:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
   8d750:	b324      	cbz	r4, 8d79c <__register_exitproc+0x6c>
   8d752:	6865      	ldr	r5, [r4, #4]
   8d754:	2d1f      	cmp	r5, #31
   8d756:	dc26      	bgt.n	8d7a6 <__register_exitproc+0x76>
   8d758:	b95e      	cbnz	r6, 8d772 <__register_exitproc+0x42>
   8d75a:	1c6b      	adds	r3, r5, #1
   8d75c:	3502      	adds	r5, #2
   8d75e:	f8da 0000 	ldr.w	r0, [sl]
   8d762:	6063      	str	r3, [r4, #4]
   8d764:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
   8d768:	f7fe fc72 	bl	8c050 <__retarget_lock_release_recursive>
   8d76c:	2000      	movs	r0, #0
   8d76e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8d772:	2301      	movs	r3, #1
   8d774:	eb04 0185 	add.w	r1, r4, r5, lsl #2
   8d778:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
   8d77c:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   8d780:	40ab      	lsls	r3, r5
   8d782:	431a      	orrs	r2, r3
   8d784:	2e02      	cmp	r6, #2
   8d786:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   8d78a:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
   8d78e:	d1e4      	bne.n	8d75a <__register_exitproc+0x2a>
   8d790:	f8d4 218c 	ldr.w	r2, [r4, #396]	; 0x18c
   8d794:	4313      	orrs	r3, r2
   8d796:	f8c4 318c 	str.w	r3, [r4, #396]	; 0x18c
   8d79a:	e7de      	b.n	8d75a <__register_exitproc+0x2a>
   8d79c:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
   8d7a0:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
   8d7a4:	e7d5      	b.n	8d752 <__register_exitproc+0x22>
   8d7a6:	f8da 0000 	ldr.w	r0, [sl]
   8d7aa:	f7fe fc51 	bl	8c050 <__retarget_lock_release_recursive>
   8d7ae:	f04f 30ff 	mov.w	r0, #4294967295
   8d7b2:	e7dc      	b.n	8d76e <__register_exitproc+0x3e>
   8d7b4:	0008e674 	.word	0x0008e674
   8d7b8:	20000b48 	.word	0x20000b48

0008d7bc <__assert_func>:
   8d7bc:	4614      	mov	r4, r2
   8d7be:	b500      	push	{lr}
   8d7c0:	4d09      	ldr	r5, [pc, #36]	; (8d7e8 <__assert_func+0x2c>)
   8d7c2:	461a      	mov	r2, r3
   8d7c4:	4603      	mov	r3, r0
   8d7c6:	6828      	ldr	r0, [r5, #0]
   8d7c8:	b085      	sub	sp, #20
   8d7ca:	68c0      	ldr	r0, [r0, #12]
   8d7cc:	b144      	cbz	r4, 8d7e0 <__assert_func+0x24>
   8d7ce:	4d07      	ldr	r5, [pc, #28]	; (8d7ec <__assert_func+0x30>)
   8d7d0:	9100      	str	r1, [sp, #0]
   8d7d2:	e9cd 5401 	strd	r5, r4, [sp, #4]
   8d7d6:	4906      	ldr	r1, [pc, #24]	; (8d7f0 <__assert_func+0x34>)
   8d7d8:	f000 f8b6 	bl	8d948 <fiprintf>
   8d7dc:	f000 f91c 	bl	8da18 <abort>
   8d7e0:	4d04      	ldr	r5, [pc, #16]	; (8d7f4 <__assert_func+0x38>)
   8d7e2:	462c      	mov	r4, r5
   8d7e4:	e7f4      	b.n	8d7d0 <__assert_func+0x14>
   8d7e6:	bf00      	nop
   8d7e8:	20000718 	.word	0x20000718
   8d7ec:	0008e92c 	.word	0x0008e92c
   8d7f0:	0008e93c 	.word	0x0008e93c
   8d7f4:	0008e5c8 	.word	0x0008e5c8

0008d7f8 <_calloc_r>:
   8d7f8:	b510      	push	{r4, lr}
   8d7fa:	fb02 f101 	mul.w	r1, r2, r1
   8d7fe:	f7fe fca9 	bl	8c154 <_malloc_r>
   8d802:	4604      	mov	r4, r0
   8d804:	b168      	cbz	r0, 8d822 <_calloc_r+0x2a>
   8d806:	f850 2c04 	ldr.w	r2, [r0, #-4]
   8d80a:	f022 0203 	bic.w	r2, r2, #3
   8d80e:	3a04      	subs	r2, #4
   8d810:	2a24      	cmp	r2, #36	; 0x24
   8d812:	d818      	bhi.n	8d846 <_calloc_r+0x4e>
   8d814:	2a13      	cmp	r2, #19
   8d816:	d806      	bhi.n	8d826 <_calloc_r+0x2e>
   8d818:	4602      	mov	r2, r0
   8d81a:	2300      	movs	r3, #0
   8d81c:	e9c2 3300 	strd	r3, r3, [r2]
   8d820:	6093      	str	r3, [r2, #8]
   8d822:	4620      	mov	r0, r4
   8d824:	bd10      	pop	{r4, pc}
   8d826:	2300      	movs	r3, #0
   8d828:	2a1b      	cmp	r2, #27
   8d82a:	e9c0 3300 	strd	r3, r3, [r0]
   8d82e:	d90f      	bls.n	8d850 <_calloc_r+0x58>
   8d830:	2a24      	cmp	r2, #36	; 0x24
   8d832:	e9c0 3302 	strd	r3, r3, [r0, #8]
   8d836:	bf0a      	itet	eq
   8d838:	e9c0 3304 	strdeq	r3, r3, [r0, #16]
   8d83c:	f100 0210 	addne.w	r2, r0, #16
   8d840:	f100 0218 	addeq.w	r2, r0, #24
   8d844:	e7e9      	b.n	8d81a <_calloc_r+0x22>
   8d846:	2100      	movs	r1, #0
   8d848:	f7fa f8c4 	bl	879d4 <memset>
   8d84c:	4620      	mov	r0, r4
   8d84e:	bd10      	pop	{r4, pc}
   8d850:	f100 0208 	add.w	r2, r0, #8
   8d854:	e7e1      	b.n	8d81a <_calloc_r+0x22>
   8d856:	bf00      	nop

0008d858 <_close_r>:
   8d858:	2200      	movs	r2, #0
   8d85a:	b538      	push	{r3, r4, r5, lr}
   8d85c:	4d06      	ldr	r5, [pc, #24]	; (8d878 <_close_r+0x20>)
   8d85e:	4604      	mov	r4, r0
   8d860:	4608      	mov	r0, r1
   8d862:	602a      	str	r2, [r5, #0]
   8d864:	f7f9 fc74 	bl	87150 <_close>
   8d868:	1c43      	adds	r3, r0, #1
   8d86a:	d000      	beq.n	8d86e <_close_r+0x16>
   8d86c:	bd38      	pop	{r3, r4, r5, pc}
   8d86e:	682b      	ldr	r3, [r5, #0]
   8d870:	2b00      	cmp	r3, #0
   8d872:	d0fb      	beq.n	8d86c <_close_r+0x14>
   8d874:	6023      	str	r3, [r4, #0]
   8d876:	bd38      	pop	{r3, r4, r5, pc}
   8d878:	20002e30 	.word	0x20002e30

0008d87c <_fclose_r>:
   8d87c:	b570      	push	{r4, r5, r6, lr}
   8d87e:	2900      	cmp	r1, #0
   8d880:	d04b      	beq.n	8d91a <_fclose_r+0x9e>
   8d882:	460c      	mov	r4, r1
   8d884:	4605      	mov	r5, r0
   8d886:	b110      	cbz	r0, 8d88e <_fclose_r+0x12>
   8d888:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8d88a:	2b00      	cmp	r3, #0
   8d88c:	d048      	beq.n	8d920 <_fclose_r+0xa4>
   8d88e:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8d890:	07d8      	lsls	r0, r3, #31
   8d892:	d534      	bpl.n	8d8fe <_fclose_r+0x82>
   8d894:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8d898:	2b00      	cmp	r3, #0
   8d89a:	d03e      	beq.n	8d91a <_fclose_r+0x9e>
   8d89c:	4621      	mov	r1, r4
   8d89e:	4628      	mov	r0, r5
   8d8a0:	f7fd ff0e 	bl	8b6c0 <__sflush_r>
   8d8a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8d8a6:	4606      	mov	r6, r0
   8d8a8:	b133      	cbz	r3, 8d8b8 <_fclose_r+0x3c>
   8d8aa:	4628      	mov	r0, r5
   8d8ac:	69e1      	ldr	r1, [r4, #28]
   8d8ae:	4798      	blx	r3
   8d8b0:	2800      	cmp	r0, #0
   8d8b2:	bfb8      	it	lt
   8d8b4:	f04f 36ff 	movlt.w	r6, #4294967295
   8d8b8:	89a3      	ldrh	r3, [r4, #12]
   8d8ba:	061a      	lsls	r2, r3, #24
   8d8bc:	d43b      	bmi.n	8d936 <_fclose_r+0xba>
   8d8be:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8d8c0:	b141      	cbz	r1, 8d8d4 <_fclose_r+0x58>
   8d8c2:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8d8c6:	4299      	cmp	r1, r3
   8d8c8:	d002      	beq.n	8d8d0 <_fclose_r+0x54>
   8d8ca:	4628      	mov	r0, r5
   8d8cc:	f7fe f910 	bl	8baf0 <_free_r>
   8d8d0:	2300      	movs	r3, #0
   8d8d2:	6323      	str	r3, [r4, #48]	; 0x30
   8d8d4:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8d8d6:	b121      	cbz	r1, 8d8e2 <_fclose_r+0x66>
   8d8d8:	4628      	mov	r0, r5
   8d8da:	f7fe f909 	bl	8baf0 <_free_r>
   8d8de:	2300      	movs	r3, #0
   8d8e0:	6463      	str	r3, [r4, #68]	; 0x44
   8d8e2:	f7fe f80f 	bl	8b904 <__sfp_lock_acquire>
   8d8e6:	2200      	movs	r2, #0
   8d8e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8d8ea:	81a2      	strh	r2, [r4, #12]
   8d8ec:	07db      	lsls	r3, r3, #31
   8d8ee:	d527      	bpl.n	8d940 <_fclose_r+0xc4>
   8d8f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8d8f2:	f7fe fba9 	bl	8c048 <__retarget_lock_close_recursive>
   8d8f6:	f7fe f80b 	bl	8b910 <__sfp_lock_release>
   8d8fa:	4630      	mov	r0, r6
   8d8fc:	bd70      	pop	{r4, r5, r6, pc}
   8d8fe:	89a3      	ldrh	r3, [r4, #12]
   8d900:	0599      	lsls	r1, r3, #22
   8d902:	d4cb      	bmi.n	8d89c <_fclose_r+0x20>
   8d904:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8d906:	f7fe fba1 	bl	8c04c <__retarget_lock_acquire_recursive>
   8d90a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8d90e:	2b00      	cmp	r3, #0
   8d910:	d1c4      	bne.n	8d89c <_fclose_r+0x20>
   8d912:	6e66      	ldr	r6, [r4, #100]	; 0x64
   8d914:	f016 0601 	ands.w	r6, r6, #1
   8d918:	d008      	beq.n	8d92c <_fclose_r+0xb0>
   8d91a:	2600      	movs	r6, #0
   8d91c:	4630      	mov	r0, r6
   8d91e:	bd70      	pop	{r4, r5, r6, pc}
   8d920:	f7fd ffc2 	bl	8b8a8 <__sinit>
   8d924:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8d926:	07d8      	lsls	r0, r3, #31
   8d928:	d4b4      	bmi.n	8d894 <_fclose_r+0x18>
   8d92a:	e7e8      	b.n	8d8fe <_fclose_r+0x82>
   8d92c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8d92e:	f7fe fb8f 	bl	8c050 <__retarget_lock_release_recursive>
   8d932:	4630      	mov	r0, r6
   8d934:	bd70      	pop	{r4, r5, r6, pc}
   8d936:	4628      	mov	r0, r5
   8d938:	6921      	ldr	r1, [r4, #16]
   8d93a:	f7fe f8d9 	bl	8baf0 <_free_r>
   8d93e:	e7be      	b.n	8d8be <_fclose_r+0x42>
   8d940:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8d942:	f7fe fb85 	bl	8c050 <__retarget_lock_release_recursive>
   8d946:	e7d3      	b.n	8d8f0 <_fclose_r+0x74>

0008d948 <fiprintf>:
   8d948:	b40e      	push	{r1, r2, r3}
   8d94a:	b510      	push	{r4, lr}
   8d94c:	b083      	sub	sp, #12
   8d94e:	ab05      	add	r3, sp, #20
   8d950:	4c06      	ldr	r4, [pc, #24]	; (8d96c <fiprintf+0x24>)
   8d952:	f853 2b04 	ldr.w	r2, [r3], #4
   8d956:	4601      	mov	r1, r0
   8d958:	6820      	ldr	r0, [r4, #0]
   8d95a:	9301      	str	r3, [sp, #4]
   8d95c:	f7fb ff68 	bl	89830 <_vfiprintf_r>
   8d960:	b003      	add	sp, #12
   8d962:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8d966:	b003      	add	sp, #12
   8d968:	4770      	bx	lr
   8d96a:	bf00      	nop
   8d96c:	20000718 	.word	0x20000718

0008d970 <_fstat_r>:
   8d970:	b570      	push	{r4, r5, r6, lr}
   8d972:	460c      	mov	r4, r1
   8d974:	4603      	mov	r3, r0
   8d976:	2600      	movs	r6, #0
   8d978:	4d07      	ldr	r5, [pc, #28]	; (8d998 <_fstat_r+0x28>)
   8d97a:	4620      	mov	r0, r4
   8d97c:	4611      	mov	r1, r2
   8d97e:	461c      	mov	r4, r3
   8d980:	602e      	str	r6, [r5, #0]
   8d982:	f7f9 fbe8 	bl	87156 <_fstat>
   8d986:	1c43      	adds	r3, r0, #1
   8d988:	d000      	beq.n	8d98c <_fstat_r+0x1c>
   8d98a:	bd70      	pop	{r4, r5, r6, pc}
   8d98c:	682b      	ldr	r3, [r5, #0]
   8d98e:	2b00      	cmp	r3, #0
   8d990:	d0fb      	beq.n	8d98a <_fstat_r+0x1a>
   8d992:	6023      	str	r3, [r4, #0]
   8d994:	bd70      	pop	{r4, r5, r6, pc}
   8d996:	bf00      	nop
   8d998:	20002e30 	.word	0x20002e30

0008d99c <_isatty_r>:
   8d99c:	2200      	movs	r2, #0
   8d99e:	b538      	push	{r3, r4, r5, lr}
   8d9a0:	4d06      	ldr	r5, [pc, #24]	; (8d9bc <_isatty_r+0x20>)
   8d9a2:	4604      	mov	r4, r0
   8d9a4:	4608      	mov	r0, r1
   8d9a6:	602a      	str	r2, [r5, #0]
   8d9a8:	f7f9 fbda 	bl	87160 <_isatty>
   8d9ac:	1c43      	adds	r3, r0, #1
   8d9ae:	d000      	beq.n	8d9b2 <_isatty_r+0x16>
   8d9b0:	bd38      	pop	{r3, r4, r5, pc}
   8d9b2:	682b      	ldr	r3, [r5, #0]
   8d9b4:	2b00      	cmp	r3, #0
   8d9b6:	d0fb      	beq.n	8d9b0 <_isatty_r+0x14>
   8d9b8:	6023      	str	r3, [r4, #0]
   8d9ba:	bd38      	pop	{r3, r4, r5, pc}
   8d9bc:	20002e30 	.word	0x20002e30

0008d9c0 <_lseek_r>:
   8d9c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8d9c2:	460f      	mov	r7, r1
   8d9c4:	2600      	movs	r6, #0
   8d9c6:	4d08      	ldr	r5, [pc, #32]	; (8d9e8 <_lseek_r+0x28>)
   8d9c8:	4611      	mov	r1, r2
   8d9ca:	4604      	mov	r4, r0
   8d9cc:	461a      	mov	r2, r3
   8d9ce:	4638      	mov	r0, r7
   8d9d0:	602e      	str	r6, [r5, #0]
   8d9d2:	f7f9 fbc7 	bl	87164 <_lseek>
   8d9d6:	1c43      	adds	r3, r0, #1
   8d9d8:	d000      	beq.n	8d9dc <_lseek_r+0x1c>
   8d9da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8d9dc:	682b      	ldr	r3, [r5, #0]
   8d9de:	2b00      	cmp	r3, #0
   8d9e0:	d0fb      	beq.n	8d9da <_lseek_r+0x1a>
   8d9e2:	6023      	str	r3, [r4, #0]
   8d9e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8d9e6:	bf00      	nop
   8d9e8:	20002e30 	.word	0x20002e30

0008d9ec <_read_r>:
   8d9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8d9ee:	460f      	mov	r7, r1
   8d9f0:	2600      	movs	r6, #0
   8d9f2:	4d08      	ldr	r5, [pc, #32]	; (8da14 <_read_r+0x28>)
   8d9f4:	4611      	mov	r1, r2
   8d9f6:	4604      	mov	r4, r0
   8d9f8:	461a      	mov	r2, r3
   8d9fa:	4638      	mov	r0, r7
   8d9fc:	602e      	str	r6, [r5, #0]
   8d9fe:	f7f7 fab9 	bl	84f74 <_read>
   8da02:	1c43      	adds	r3, r0, #1
   8da04:	d000      	beq.n	8da08 <_read_r+0x1c>
   8da06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8da08:	682b      	ldr	r3, [r5, #0]
   8da0a:	2b00      	cmp	r3, #0
   8da0c:	d0fb      	beq.n	8da06 <_read_r+0x1a>
   8da0e:	6023      	str	r3, [r4, #0]
   8da10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8da12:	bf00      	nop
   8da14:	20002e30 	.word	0x20002e30

0008da18 <abort>:
   8da18:	2006      	movs	r0, #6
   8da1a:	b508      	push	{r3, lr}
   8da1c:	f000 f830 	bl	8da80 <raise>
   8da20:	2001      	movs	r0, #1
   8da22:	f7f9 fba1 	bl	87168 <_exit>
   8da26:	bf00      	nop

0008da28 <_raise_r>:
   8da28:	291f      	cmp	r1, #31
   8da2a:	b538      	push	{r3, r4, r5, lr}
   8da2c:	4605      	mov	r5, r0
   8da2e:	d821      	bhi.n	8da74 <_raise_r+0x4c>
   8da30:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
   8da34:	460c      	mov	r4, r1
   8da36:	b16a      	cbz	r2, 8da54 <_raise_r+0x2c>
   8da38:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
   8da3c:	b153      	cbz	r3, 8da54 <_raise_r+0x2c>
   8da3e:	2b01      	cmp	r3, #1
   8da40:	d016      	beq.n	8da70 <_raise_r+0x48>
   8da42:	1c59      	adds	r1, r3, #1
   8da44:	d010      	beq.n	8da68 <_raise_r+0x40>
   8da46:	2500      	movs	r5, #0
   8da48:	4620      	mov	r0, r4
   8da4a:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
   8da4e:	4798      	blx	r3
   8da50:	4628      	mov	r0, r5
   8da52:	bd38      	pop	{r3, r4, r5, pc}
   8da54:	4628      	mov	r0, r5
   8da56:	f000 f831 	bl	8dabc <_getpid_r>
   8da5a:	4622      	mov	r2, r4
   8da5c:	4601      	mov	r1, r0
   8da5e:	4628      	mov	r0, r5
   8da60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8da64:	f000 b814 	b.w	8da90 <_kill_r>
   8da68:	2316      	movs	r3, #22
   8da6a:	2001      	movs	r0, #1
   8da6c:	602b      	str	r3, [r5, #0]
   8da6e:	bd38      	pop	{r3, r4, r5, pc}
   8da70:	2000      	movs	r0, #0
   8da72:	bd38      	pop	{r3, r4, r5, pc}
   8da74:	2316      	movs	r3, #22
   8da76:	f04f 30ff 	mov.w	r0, #4294967295
   8da7a:	602b      	str	r3, [r5, #0]
   8da7c:	bd38      	pop	{r3, r4, r5, pc}
   8da7e:	bf00      	nop

0008da80 <raise>:
   8da80:	4b02      	ldr	r3, [pc, #8]	; (8da8c <raise+0xc>)
   8da82:	4601      	mov	r1, r0
   8da84:	6818      	ldr	r0, [r3, #0]
   8da86:	f7ff bfcf 	b.w	8da28 <_raise_r>
   8da8a:	bf00      	nop
   8da8c:	20000718 	.word	0x20000718

0008da90 <_kill_r>:
   8da90:	b570      	push	{r4, r5, r6, lr}
   8da92:	460c      	mov	r4, r1
   8da94:	4603      	mov	r3, r0
   8da96:	2600      	movs	r6, #0
   8da98:	4d07      	ldr	r5, [pc, #28]	; (8dab8 <_kill_r+0x28>)
   8da9a:	4620      	mov	r0, r4
   8da9c:	4611      	mov	r1, r2
   8da9e:	461c      	mov	r4, r3
   8daa0:	602e      	str	r6, [r5, #0]
   8daa2:	f7f9 fb6b 	bl	8717c <_kill>
   8daa6:	1c43      	adds	r3, r0, #1
   8daa8:	d000      	beq.n	8daac <_kill_r+0x1c>
   8daaa:	bd70      	pop	{r4, r5, r6, pc}
   8daac:	682b      	ldr	r3, [r5, #0]
   8daae:	2b00      	cmp	r3, #0
   8dab0:	d0fb      	beq.n	8daaa <_kill_r+0x1a>
   8dab2:	6023      	str	r3, [r4, #0]
   8dab4:	bd70      	pop	{r4, r5, r6, pc}
   8dab6:	bf00      	nop
   8dab8:	20002e30 	.word	0x20002e30

0008dabc <_getpid_r>:
   8dabc:	f7f9 bb5f 	b.w	8717e <_getpid>

0008dac0 <__aeabi_drsub>:
   8dac0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   8dac4:	e002      	b.n	8dacc <__adddf3>
   8dac6:	bf00      	nop

0008dac8 <__aeabi_dsub>:
   8dac8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0008dacc <__adddf3>:
   8dacc:	b530      	push	{r4, r5, lr}
   8dace:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8dad2:	ea4f 0543 	mov.w	r5, r3, lsl #1
   8dad6:	ea94 0f05 	teq	r4, r5
   8dada:	bf08      	it	eq
   8dadc:	ea90 0f02 	teqeq	r0, r2
   8dae0:	bf1f      	itttt	ne
   8dae2:	ea54 0c00 	orrsne.w	ip, r4, r0
   8dae6:	ea55 0c02 	orrsne.w	ip, r5, r2
   8daea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8daee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8daf2:	f000 80e2 	beq.w	8dcba <__adddf3+0x1ee>
   8daf6:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8dafa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8dafe:	bfb8      	it	lt
   8db00:	426d      	neglt	r5, r5
   8db02:	dd0c      	ble.n	8db1e <__adddf3+0x52>
   8db04:	442c      	add	r4, r5
   8db06:	ea80 0202 	eor.w	r2, r0, r2
   8db0a:	ea81 0303 	eor.w	r3, r1, r3
   8db0e:	ea82 0000 	eor.w	r0, r2, r0
   8db12:	ea83 0101 	eor.w	r1, r3, r1
   8db16:	ea80 0202 	eor.w	r2, r0, r2
   8db1a:	ea81 0303 	eor.w	r3, r1, r3
   8db1e:	2d36      	cmp	r5, #54	; 0x36
   8db20:	bf88      	it	hi
   8db22:	bd30      	pophi	{r4, r5, pc}
   8db24:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8db28:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8db2c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   8db30:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   8db34:	d002      	beq.n	8db3c <__adddf3+0x70>
   8db36:	4240      	negs	r0, r0
   8db38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8db3c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   8db40:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8db44:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   8db48:	d002      	beq.n	8db50 <__adddf3+0x84>
   8db4a:	4252      	negs	r2, r2
   8db4c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8db50:	ea94 0f05 	teq	r4, r5
   8db54:	f000 80a7 	beq.w	8dca6 <__adddf3+0x1da>
   8db58:	f1a4 0401 	sub.w	r4, r4, #1
   8db5c:	f1d5 0e20 	rsbs	lr, r5, #32
   8db60:	db0d      	blt.n	8db7e <__adddf3+0xb2>
   8db62:	fa02 fc0e 	lsl.w	ip, r2, lr
   8db66:	fa22 f205 	lsr.w	r2, r2, r5
   8db6a:	1880      	adds	r0, r0, r2
   8db6c:	f141 0100 	adc.w	r1, r1, #0
   8db70:	fa03 f20e 	lsl.w	r2, r3, lr
   8db74:	1880      	adds	r0, r0, r2
   8db76:	fa43 f305 	asr.w	r3, r3, r5
   8db7a:	4159      	adcs	r1, r3
   8db7c:	e00e      	b.n	8db9c <__adddf3+0xd0>
   8db7e:	f1a5 0520 	sub.w	r5, r5, #32
   8db82:	f10e 0e20 	add.w	lr, lr, #32
   8db86:	2a01      	cmp	r2, #1
   8db88:	fa03 fc0e 	lsl.w	ip, r3, lr
   8db8c:	bf28      	it	cs
   8db8e:	f04c 0c02 	orrcs.w	ip, ip, #2
   8db92:	fa43 f305 	asr.w	r3, r3, r5
   8db96:	18c0      	adds	r0, r0, r3
   8db98:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   8db9c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8dba0:	d507      	bpl.n	8dbb2 <__adddf3+0xe6>
   8dba2:	f04f 0e00 	mov.w	lr, #0
   8dba6:	f1dc 0c00 	rsbs	ip, ip, #0
   8dbaa:	eb7e 0000 	sbcs.w	r0, lr, r0
   8dbae:	eb6e 0101 	sbc.w	r1, lr, r1
   8dbb2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8dbb6:	d31b      	bcc.n	8dbf0 <__adddf3+0x124>
   8dbb8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   8dbbc:	d30c      	bcc.n	8dbd8 <__adddf3+0x10c>
   8dbbe:	0849      	lsrs	r1, r1, #1
   8dbc0:	ea5f 0030 	movs.w	r0, r0, rrx
   8dbc4:	ea4f 0c3c 	mov.w	ip, ip, rrx
   8dbc8:	f104 0401 	add.w	r4, r4, #1
   8dbcc:	ea4f 5244 	mov.w	r2, r4, lsl #21
   8dbd0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   8dbd4:	f080 809a 	bcs.w	8dd0c <__adddf3+0x240>
   8dbd8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8dbdc:	bf08      	it	eq
   8dbde:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8dbe2:	f150 0000 	adcs.w	r0, r0, #0
   8dbe6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8dbea:	ea41 0105 	orr.w	r1, r1, r5
   8dbee:	bd30      	pop	{r4, r5, pc}
   8dbf0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   8dbf4:	4140      	adcs	r0, r0
   8dbf6:	eb41 0101 	adc.w	r1, r1, r1
   8dbfa:	3c01      	subs	r4, #1
   8dbfc:	bf28      	it	cs
   8dbfe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
   8dc02:	d2e9      	bcs.n	8dbd8 <__adddf3+0x10c>
   8dc04:	f091 0f00 	teq	r1, #0
   8dc08:	bf04      	itt	eq
   8dc0a:	4601      	moveq	r1, r0
   8dc0c:	2000      	moveq	r0, #0
   8dc0e:	fab1 f381 	clz	r3, r1
   8dc12:	bf08      	it	eq
   8dc14:	3320      	addeq	r3, #32
   8dc16:	f1a3 030b 	sub.w	r3, r3, #11
   8dc1a:	f1b3 0220 	subs.w	r2, r3, #32
   8dc1e:	da0c      	bge.n	8dc3a <__adddf3+0x16e>
   8dc20:	320c      	adds	r2, #12
   8dc22:	dd08      	ble.n	8dc36 <__adddf3+0x16a>
   8dc24:	f102 0c14 	add.w	ip, r2, #20
   8dc28:	f1c2 020c 	rsb	r2, r2, #12
   8dc2c:	fa01 f00c 	lsl.w	r0, r1, ip
   8dc30:	fa21 f102 	lsr.w	r1, r1, r2
   8dc34:	e00c      	b.n	8dc50 <__adddf3+0x184>
   8dc36:	f102 0214 	add.w	r2, r2, #20
   8dc3a:	bfd8      	it	le
   8dc3c:	f1c2 0c20 	rsble	ip, r2, #32
   8dc40:	fa01 f102 	lsl.w	r1, r1, r2
   8dc44:	fa20 fc0c 	lsr.w	ip, r0, ip
   8dc48:	bfdc      	itt	le
   8dc4a:	ea41 010c 	orrle.w	r1, r1, ip
   8dc4e:	4090      	lslle	r0, r2
   8dc50:	1ae4      	subs	r4, r4, r3
   8dc52:	bfa2      	ittt	ge
   8dc54:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   8dc58:	4329      	orrge	r1, r5
   8dc5a:	bd30      	popge	{r4, r5, pc}
   8dc5c:	ea6f 0404 	mvn.w	r4, r4
   8dc60:	3c1f      	subs	r4, #31
   8dc62:	da1c      	bge.n	8dc9e <__adddf3+0x1d2>
   8dc64:	340c      	adds	r4, #12
   8dc66:	dc0e      	bgt.n	8dc86 <__adddf3+0x1ba>
   8dc68:	f104 0414 	add.w	r4, r4, #20
   8dc6c:	f1c4 0220 	rsb	r2, r4, #32
   8dc70:	fa20 f004 	lsr.w	r0, r0, r4
   8dc74:	fa01 f302 	lsl.w	r3, r1, r2
   8dc78:	ea40 0003 	orr.w	r0, r0, r3
   8dc7c:	fa21 f304 	lsr.w	r3, r1, r4
   8dc80:	ea45 0103 	orr.w	r1, r5, r3
   8dc84:	bd30      	pop	{r4, r5, pc}
   8dc86:	f1c4 040c 	rsb	r4, r4, #12
   8dc8a:	f1c4 0220 	rsb	r2, r4, #32
   8dc8e:	fa20 f002 	lsr.w	r0, r0, r2
   8dc92:	fa01 f304 	lsl.w	r3, r1, r4
   8dc96:	ea40 0003 	orr.w	r0, r0, r3
   8dc9a:	4629      	mov	r1, r5
   8dc9c:	bd30      	pop	{r4, r5, pc}
   8dc9e:	fa21 f004 	lsr.w	r0, r1, r4
   8dca2:	4629      	mov	r1, r5
   8dca4:	bd30      	pop	{r4, r5, pc}
   8dca6:	f094 0f00 	teq	r4, #0
   8dcaa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8dcae:	bf06      	itte	eq
   8dcb0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   8dcb4:	3401      	addeq	r4, #1
   8dcb6:	3d01      	subne	r5, #1
   8dcb8:	e74e      	b.n	8db58 <__adddf3+0x8c>
   8dcba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8dcbe:	bf18      	it	ne
   8dcc0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8dcc4:	d029      	beq.n	8dd1a <__adddf3+0x24e>
   8dcc6:	ea94 0f05 	teq	r4, r5
   8dcca:	bf08      	it	eq
   8dccc:	ea90 0f02 	teqeq	r0, r2
   8dcd0:	d005      	beq.n	8dcde <__adddf3+0x212>
   8dcd2:	ea54 0c00 	orrs.w	ip, r4, r0
   8dcd6:	bf04      	itt	eq
   8dcd8:	4619      	moveq	r1, r3
   8dcda:	4610      	moveq	r0, r2
   8dcdc:	bd30      	pop	{r4, r5, pc}
   8dcde:	ea91 0f03 	teq	r1, r3
   8dce2:	bf1e      	ittt	ne
   8dce4:	2100      	movne	r1, #0
   8dce6:	2000      	movne	r0, #0
   8dce8:	bd30      	popne	{r4, r5, pc}
   8dcea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8dcee:	d105      	bne.n	8dcfc <__adddf3+0x230>
   8dcf0:	0040      	lsls	r0, r0, #1
   8dcf2:	4149      	adcs	r1, r1
   8dcf4:	bf28      	it	cs
   8dcf6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8dcfa:	bd30      	pop	{r4, r5, pc}
   8dcfc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   8dd00:	bf3c      	itt	cc
   8dd02:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8dd06:	bd30      	popcc	{r4, r5, pc}
   8dd08:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8dd0c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   8dd10:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8dd14:	f04f 0000 	mov.w	r0, #0
   8dd18:	bd30      	pop	{r4, r5, pc}
   8dd1a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8dd1e:	bf1a      	itte	ne
   8dd20:	4619      	movne	r1, r3
   8dd22:	4610      	movne	r0, r2
   8dd24:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   8dd28:	bf1c      	itt	ne
   8dd2a:	460b      	movne	r3, r1
   8dd2c:	4602      	movne	r2, r0
   8dd2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8dd32:	bf06      	itte	eq
   8dd34:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   8dd38:	ea91 0f03 	teqeq	r1, r3
   8dd3c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   8dd40:	bd30      	pop	{r4, r5, pc}
   8dd42:	bf00      	nop

0008dd44 <__aeabi_ui2d>:
   8dd44:	f090 0f00 	teq	r0, #0
   8dd48:	bf04      	itt	eq
   8dd4a:	2100      	moveq	r1, #0
   8dd4c:	4770      	bxeq	lr
   8dd4e:	b530      	push	{r4, r5, lr}
   8dd50:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8dd54:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8dd58:	f04f 0500 	mov.w	r5, #0
   8dd5c:	f04f 0100 	mov.w	r1, #0
   8dd60:	e750      	b.n	8dc04 <__adddf3+0x138>
   8dd62:	bf00      	nop

0008dd64 <__aeabi_i2d>:
   8dd64:	f090 0f00 	teq	r0, #0
   8dd68:	bf04      	itt	eq
   8dd6a:	2100      	moveq	r1, #0
   8dd6c:	4770      	bxeq	lr
   8dd6e:	b530      	push	{r4, r5, lr}
   8dd70:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8dd74:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8dd78:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8dd7c:	bf48      	it	mi
   8dd7e:	4240      	negmi	r0, r0
   8dd80:	f04f 0100 	mov.w	r1, #0
   8dd84:	e73e      	b.n	8dc04 <__adddf3+0x138>
   8dd86:	bf00      	nop

0008dd88 <__aeabi_f2d>:
   8dd88:	0042      	lsls	r2, r0, #1
   8dd8a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8dd8e:	ea4f 0131 	mov.w	r1, r1, rrx
   8dd92:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8dd96:	bf1f      	itttt	ne
   8dd98:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   8dd9c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   8dda0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   8dda4:	4770      	bxne	lr
   8dda6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
   8ddaa:	bf08      	it	eq
   8ddac:	4770      	bxeq	lr
   8ddae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
   8ddb2:	bf04      	itt	eq
   8ddb4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
   8ddb8:	4770      	bxeq	lr
   8ddba:	b530      	push	{r4, r5, lr}
   8ddbc:	f44f 7460 	mov.w	r4, #896	; 0x380
   8ddc0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8ddc4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8ddc8:	e71c      	b.n	8dc04 <__adddf3+0x138>
   8ddca:	bf00      	nop

0008ddcc <__aeabi_ul2d>:
   8ddcc:	ea50 0201 	orrs.w	r2, r0, r1
   8ddd0:	bf08      	it	eq
   8ddd2:	4770      	bxeq	lr
   8ddd4:	b530      	push	{r4, r5, lr}
   8ddd6:	f04f 0500 	mov.w	r5, #0
   8ddda:	e00a      	b.n	8ddf2 <__aeabi_l2d+0x16>

0008dddc <__aeabi_l2d>:
   8dddc:	ea50 0201 	orrs.w	r2, r0, r1
   8dde0:	bf08      	it	eq
   8dde2:	4770      	bxeq	lr
   8dde4:	b530      	push	{r4, r5, lr}
   8dde6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   8ddea:	d502      	bpl.n	8ddf2 <__aeabi_l2d+0x16>
   8ddec:	4240      	negs	r0, r0
   8ddee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8ddf2:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8ddf6:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8ddfa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8ddfe:	f43f aed8 	beq.w	8dbb2 <__adddf3+0xe6>
   8de02:	f04f 0203 	mov.w	r2, #3
   8de06:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8de0a:	bf18      	it	ne
   8de0c:	3203      	addne	r2, #3
   8de0e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8de12:	bf18      	it	ne
   8de14:	3203      	addne	r2, #3
   8de16:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8de1a:	f1c2 0320 	rsb	r3, r2, #32
   8de1e:	fa00 fc03 	lsl.w	ip, r0, r3
   8de22:	fa20 f002 	lsr.w	r0, r0, r2
   8de26:	fa01 fe03 	lsl.w	lr, r1, r3
   8de2a:	ea40 000e 	orr.w	r0, r0, lr
   8de2e:	fa21 f102 	lsr.w	r1, r1, r2
   8de32:	4414      	add	r4, r2
   8de34:	e6bd      	b.n	8dbb2 <__adddf3+0xe6>
   8de36:	bf00      	nop

0008de38 <__aeabi_dmul>:
   8de38:	b570      	push	{r4, r5, r6, lr}
   8de3a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8de3e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8de42:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8de46:	bf1d      	ittte	ne
   8de48:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8de4c:	ea94 0f0c 	teqne	r4, ip
   8de50:	ea95 0f0c 	teqne	r5, ip
   8de54:	f000 f8de 	bleq	8e014 <__aeabi_dmul+0x1dc>
   8de58:	442c      	add	r4, r5
   8de5a:	ea81 0603 	eor.w	r6, r1, r3
   8de5e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8de62:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8de66:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8de6a:	bf18      	it	ne
   8de6c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   8de70:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8de74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8de78:	d038      	beq.n	8deec <__aeabi_dmul+0xb4>
   8de7a:	fba0 ce02 	umull	ip, lr, r0, r2
   8de7e:	f04f 0500 	mov.w	r5, #0
   8de82:	fbe1 e502 	umlal	lr, r5, r1, r2
   8de86:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8de8a:	fbe0 e503 	umlal	lr, r5, r0, r3
   8de8e:	f04f 0600 	mov.w	r6, #0
   8de92:	fbe1 5603 	umlal	r5, r6, r1, r3
   8de96:	f09c 0f00 	teq	ip, #0
   8de9a:	bf18      	it	ne
   8de9c:	f04e 0e01 	orrne.w	lr, lr, #1
   8dea0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8dea4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   8dea8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   8deac:	d204      	bcs.n	8deb8 <__aeabi_dmul+0x80>
   8deae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8deb2:	416d      	adcs	r5, r5
   8deb4:	eb46 0606 	adc.w	r6, r6, r6
   8deb8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   8debc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   8dec0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8dec4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   8dec8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   8decc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8ded0:	bf88      	it	hi
   8ded2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8ded6:	d81e      	bhi.n	8df16 <__aeabi_dmul+0xde>
   8ded8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   8dedc:	bf08      	it	eq
   8dede:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8dee2:	f150 0000 	adcs.w	r0, r0, #0
   8dee6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8deea:	bd70      	pop	{r4, r5, r6, pc}
   8deec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   8def0:	ea46 0101 	orr.w	r1, r6, r1
   8def4:	ea40 0002 	orr.w	r0, r0, r2
   8def8:	ea81 0103 	eor.w	r1, r1, r3
   8defc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   8df00:	bfc2      	ittt	gt
   8df02:	ebd4 050c 	rsbsgt	r5, r4, ip
   8df06:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8df0a:	bd70      	popgt	{r4, r5, r6, pc}
   8df0c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8df10:	f04f 0e00 	mov.w	lr, #0
   8df14:	3c01      	subs	r4, #1
   8df16:	f300 80ab 	bgt.w	8e070 <__aeabi_dmul+0x238>
   8df1a:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8df1e:	bfde      	ittt	le
   8df20:	2000      	movle	r0, #0
   8df22:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8df26:	bd70      	pople	{r4, r5, r6, pc}
   8df28:	f1c4 0400 	rsb	r4, r4, #0
   8df2c:	3c20      	subs	r4, #32
   8df2e:	da35      	bge.n	8df9c <__aeabi_dmul+0x164>
   8df30:	340c      	adds	r4, #12
   8df32:	dc1b      	bgt.n	8df6c <__aeabi_dmul+0x134>
   8df34:	f104 0414 	add.w	r4, r4, #20
   8df38:	f1c4 0520 	rsb	r5, r4, #32
   8df3c:	fa00 f305 	lsl.w	r3, r0, r5
   8df40:	fa20 f004 	lsr.w	r0, r0, r4
   8df44:	fa01 f205 	lsl.w	r2, r1, r5
   8df48:	ea40 0002 	orr.w	r0, r0, r2
   8df4c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8df50:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8df54:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8df58:	fa21 f604 	lsr.w	r6, r1, r4
   8df5c:	eb42 0106 	adc.w	r1, r2, r6
   8df60:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8df64:	bf08      	it	eq
   8df66:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8df6a:	bd70      	pop	{r4, r5, r6, pc}
   8df6c:	f1c4 040c 	rsb	r4, r4, #12
   8df70:	f1c4 0520 	rsb	r5, r4, #32
   8df74:	fa00 f304 	lsl.w	r3, r0, r4
   8df78:	fa20 f005 	lsr.w	r0, r0, r5
   8df7c:	fa01 f204 	lsl.w	r2, r1, r4
   8df80:	ea40 0002 	orr.w	r0, r0, r2
   8df84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8df88:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8df8c:	f141 0100 	adc.w	r1, r1, #0
   8df90:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8df94:	bf08      	it	eq
   8df96:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8df9a:	bd70      	pop	{r4, r5, r6, pc}
   8df9c:	f1c4 0520 	rsb	r5, r4, #32
   8dfa0:	fa00 f205 	lsl.w	r2, r0, r5
   8dfa4:	ea4e 0e02 	orr.w	lr, lr, r2
   8dfa8:	fa20 f304 	lsr.w	r3, r0, r4
   8dfac:	fa01 f205 	lsl.w	r2, r1, r5
   8dfb0:	ea43 0302 	orr.w	r3, r3, r2
   8dfb4:	fa21 f004 	lsr.w	r0, r1, r4
   8dfb8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8dfbc:	fa21 f204 	lsr.w	r2, r1, r4
   8dfc0:	ea20 0002 	bic.w	r0, r0, r2
   8dfc4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   8dfc8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8dfcc:	bf08      	it	eq
   8dfce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8dfd2:	bd70      	pop	{r4, r5, r6, pc}
   8dfd4:	f094 0f00 	teq	r4, #0
   8dfd8:	d10f      	bne.n	8dffa <__aeabi_dmul+0x1c2>
   8dfda:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8dfde:	0040      	lsls	r0, r0, #1
   8dfe0:	eb41 0101 	adc.w	r1, r1, r1
   8dfe4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8dfe8:	bf08      	it	eq
   8dfea:	3c01      	subeq	r4, #1
   8dfec:	d0f7      	beq.n	8dfde <__aeabi_dmul+0x1a6>
   8dfee:	ea41 0106 	orr.w	r1, r1, r6
   8dff2:	f095 0f00 	teq	r5, #0
   8dff6:	bf18      	it	ne
   8dff8:	4770      	bxne	lr
   8dffa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8dffe:	0052      	lsls	r2, r2, #1
   8e000:	eb43 0303 	adc.w	r3, r3, r3
   8e004:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   8e008:	bf08      	it	eq
   8e00a:	3d01      	subeq	r5, #1
   8e00c:	d0f7      	beq.n	8dffe <__aeabi_dmul+0x1c6>
   8e00e:	ea43 0306 	orr.w	r3, r3, r6
   8e012:	4770      	bx	lr
   8e014:	ea94 0f0c 	teq	r4, ip
   8e018:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8e01c:	bf18      	it	ne
   8e01e:	ea95 0f0c 	teqne	r5, ip
   8e022:	d00c      	beq.n	8e03e <__aeabi_dmul+0x206>
   8e024:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8e028:	bf18      	it	ne
   8e02a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8e02e:	d1d1      	bne.n	8dfd4 <__aeabi_dmul+0x19c>
   8e030:	ea81 0103 	eor.w	r1, r1, r3
   8e034:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8e038:	f04f 0000 	mov.w	r0, #0
   8e03c:	bd70      	pop	{r4, r5, r6, pc}
   8e03e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8e042:	bf06      	itte	eq
   8e044:	4610      	moveq	r0, r2
   8e046:	4619      	moveq	r1, r3
   8e048:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8e04c:	d019      	beq.n	8e082 <__aeabi_dmul+0x24a>
   8e04e:	ea94 0f0c 	teq	r4, ip
   8e052:	d102      	bne.n	8e05a <__aeabi_dmul+0x222>
   8e054:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   8e058:	d113      	bne.n	8e082 <__aeabi_dmul+0x24a>
   8e05a:	ea95 0f0c 	teq	r5, ip
   8e05e:	d105      	bne.n	8e06c <__aeabi_dmul+0x234>
   8e060:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8e064:	bf1c      	itt	ne
   8e066:	4610      	movne	r0, r2
   8e068:	4619      	movne	r1, r3
   8e06a:	d10a      	bne.n	8e082 <__aeabi_dmul+0x24a>
   8e06c:	ea81 0103 	eor.w	r1, r1, r3
   8e070:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8e074:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8e078:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8e07c:	f04f 0000 	mov.w	r0, #0
   8e080:	bd70      	pop	{r4, r5, r6, pc}
   8e082:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8e086:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8e08a:	bd70      	pop	{r4, r5, r6, pc}

0008e08c <__aeabi_ddiv>:
   8e08c:	b570      	push	{r4, r5, r6, lr}
   8e08e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8e092:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8e096:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8e09a:	bf1d      	ittte	ne
   8e09c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8e0a0:	ea94 0f0c 	teqne	r4, ip
   8e0a4:	ea95 0f0c 	teqne	r5, ip
   8e0a8:	f000 f8a7 	bleq	8e1fa <__aeabi_ddiv+0x16e>
   8e0ac:	eba4 0405 	sub.w	r4, r4, r5
   8e0b0:	ea81 0e03 	eor.w	lr, r1, r3
   8e0b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8e0b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8e0bc:	f000 8088 	beq.w	8e1d0 <__aeabi_ddiv+0x144>
   8e0c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8e0c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   8e0c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   8e0cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   8e0d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8e0d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   8e0d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   8e0dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
   8e0e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8e0e4:	429d      	cmp	r5, r3
   8e0e6:	bf08      	it	eq
   8e0e8:	4296      	cmpeq	r6, r2
   8e0ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8e0ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8e0f2:	d202      	bcs.n	8e0fa <__aeabi_ddiv+0x6e>
   8e0f4:	085b      	lsrs	r3, r3, #1
   8e0f6:	ea4f 0232 	mov.w	r2, r2, rrx
   8e0fa:	1ab6      	subs	r6, r6, r2
   8e0fc:	eb65 0503 	sbc.w	r5, r5, r3
   8e100:	085b      	lsrs	r3, r3, #1
   8e102:	ea4f 0232 	mov.w	r2, r2, rrx
   8e106:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8e10a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8e10e:	ebb6 0e02 	subs.w	lr, r6, r2
   8e112:	eb75 0e03 	sbcs.w	lr, r5, r3
   8e116:	bf22      	ittt	cs
   8e118:	1ab6      	subcs	r6, r6, r2
   8e11a:	4675      	movcs	r5, lr
   8e11c:	ea40 000c 	orrcs.w	r0, r0, ip
   8e120:	085b      	lsrs	r3, r3, #1
   8e122:	ea4f 0232 	mov.w	r2, r2, rrx
   8e126:	ebb6 0e02 	subs.w	lr, r6, r2
   8e12a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8e12e:	bf22      	ittt	cs
   8e130:	1ab6      	subcs	r6, r6, r2
   8e132:	4675      	movcs	r5, lr
   8e134:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8e138:	085b      	lsrs	r3, r3, #1
   8e13a:	ea4f 0232 	mov.w	r2, r2, rrx
   8e13e:	ebb6 0e02 	subs.w	lr, r6, r2
   8e142:	eb75 0e03 	sbcs.w	lr, r5, r3
   8e146:	bf22      	ittt	cs
   8e148:	1ab6      	subcs	r6, r6, r2
   8e14a:	4675      	movcs	r5, lr
   8e14c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8e150:	085b      	lsrs	r3, r3, #1
   8e152:	ea4f 0232 	mov.w	r2, r2, rrx
   8e156:	ebb6 0e02 	subs.w	lr, r6, r2
   8e15a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8e15e:	bf22      	ittt	cs
   8e160:	1ab6      	subcs	r6, r6, r2
   8e162:	4675      	movcs	r5, lr
   8e164:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8e168:	ea55 0e06 	orrs.w	lr, r5, r6
   8e16c:	d018      	beq.n	8e1a0 <__aeabi_ddiv+0x114>
   8e16e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8e172:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8e176:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8e17a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8e17e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8e182:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8e186:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8e18a:	d1c0      	bne.n	8e10e <__aeabi_ddiv+0x82>
   8e18c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8e190:	d10b      	bne.n	8e1aa <__aeabi_ddiv+0x11e>
   8e192:	ea41 0100 	orr.w	r1, r1, r0
   8e196:	f04f 0000 	mov.w	r0, #0
   8e19a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8e19e:	e7b6      	b.n	8e10e <__aeabi_ddiv+0x82>
   8e1a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8e1a4:	bf04      	itt	eq
   8e1a6:	4301      	orreq	r1, r0
   8e1a8:	2000      	moveq	r0, #0
   8e1aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8e1ae:	bf88      	it	hi
   8e1b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8e1b4:	f63f aeaf 	bhi.w	8df16 <__aeabi_dmul+0xde>
   8e1b8:	ebb5 0c03 	subs.w	ip, r5, r3
   8e1bc:	bf04      	itt	eq
   8e1be:	ebb6 0c02 	subseq.w	ip, r6, r2
   8e1c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8e1c6:	f150 0000 	adcs.w	r0, r0, #0
   8e1ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8e1ce:	bd70      	pop	{r4, r5, r6, pc}
   8e1d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8e1d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   8e1d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   8e1dc:	bfc2      	ittt	gt
   8e1de:	ebd4 050c 	rsbsgt	r5, r4, ip
   8e1e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8e1e6:	bd70      	popgt	{r4, r5, r6, pc}
   8e1e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8e1ec:	f04f 0e00 	mov.w	lr, #0
   8e1f0:	3c01      	subs	r4, #1
   8e1f2:	e690      	b.n	8df16 <__aeabi_dmul+0xde>
   8e1f4:	ea45 0e06 	orr.w	lr, r5, r6
   8e1f8:	e68d      	b.n	8df16 <__aeabi_dmul+0xde>
   8e1fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8e1fe:	ea94 0f0c 	teq	r4, ip
   8e202:	bf08      	it	eq
   8e204:	ea95 0f0c 	teqeq	r5, ip
   8e208:	f43f af3b 	beq.w	8e082 <__aeabi_dmul+0x24a>
   8e20c:	ea94 0f0c 	teq	r4, ip
   8e210:	d10a      	bne.n	8e228 <__aeabi_ddiv+0x19c>
   8e212:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8e216:	f47f af34 	bne.w	8e082 <__aeabi_dmul+0x24a>
   8e21a:	ea95 0f0c 	teq	r5, ip
   8e21e:	f47f af25 	bne.w	8e06c <__aeabi_dmul+0x234>
   8e222:	4610      	mov	r0, r2
   8e224:	4619      	mov	r1, r3
   8e226:	e72c      	b.n	8e082 <__aeabi_dmul+0x24a>
   8e228:	ea95 0f0c 	teq	r5, ip
   8e22c:	d106      	bne.n	8e23c <__aeabi_ddiv+0x1b0>
   8e22e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8e232:	f43f aefd 	beq.w	8e030 <__aeabi_dmul+0x1f8>
   8e236:	4610      	mov	r0, r2
   8e238:	4619      	mov	r1, r3
   8e23a:	e722      	b.n	8e082 <__aeabi_dmul+0x24a>
   8e23c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8e240:	bf18      	it	ne
   8e242:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8e246:	f47f aec5 	bne.w	8dfd4 <__aeabi_dmul+0x19c>
   8e24a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8e24e:	f47f af0d 	bne.w	8e06c <__aeabi_dmul+0x234>
   8e252:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8e256:	f47f aeeb 	bne.w	8e030 <__aeabi_dmul+0x1f8>
   8e25a:	e712      	b.n	8e082 <__aeabi_dmul+0x24a>

0008e25c <__gedf2>:
   8e25c:	f04f 3cff 	mov.w	ip, #4294967295
   8e260:	e006      	b.n	8e270 <__cmpdf2+0x4>
   8e262:	bf00      	nop

0008e264 <__ledf2>:
   8e264:	f04f 0c01 	mov.w	ip, #1
   8e268:	e002      	b.n	8e270 <__cmpdf2+0x4>
   8e26a:	bf00      	nop

0008e26c <__cmpdf2>:
   8e26c:	f04f 0c01 	mov.w	ip, #1
   8e270:	f84d cd04 	str.w	ip, [sp, #-4]!
   8e274:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8e278:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8e27c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8e280:	bf18      	it	ne
   8e282:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   8e286:	d01b      	beq.n	8e2c0 <__cmpdf2+0x54>
   8e288:	b001      	add	sp, #4
   8e28a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8e28e:	bf0c      	ite	eq
   8e290:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   8e294:	ea91 0f03 	teqne	r1, r3
   8e298:	bf02      	ittt	eq
   8e29a:	ea90 0f02 	teqeq	r0, r2
   8e29e:	2000      	moveq	r0, #0
   8e2a0:	4770      	bxeq	lr
   8e2a2:	f110 0f00 	cmn.w	r0, #0
   8e2a6:	ea91 0f03 	teq	r1, r3
   8e2aa:	bf58      	it	pl
   8e2ac:	4299      	cmppl	r1, r3
   8e2ae:	bf08      	it	eq
   8e2b0:	4290      	cmpeq	r0, r2
   8e2b2:	bf2c      	ite	cs
   8e2b4:	17d8      	asrcs	r0, r3, #31
   8e2b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   8e2ba:	f040 0001 	orr.w	r0, r0, #1
   8e2be:	4770      	bx	lr
   8e2c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8e2c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8e2c8:	d102      	bne.n	8e2d0 <__cmpdf2+0x64>
   8e2ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8e2ce:	d107      	bne.n	8e2e0 <__cmpdf2+0x74>
   8e2d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8e2d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8e2d8:	d1d6      	bne.n	8e288 <__cmpdf2+0x1c>
   8e2da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8e2de:	d0d3      	beq.n	8e288 <__cmpdf2+0x1c>
   8e2e0:	f85d 0b04 	ldr.w	r0, [sp], #4
   8e2e4:	4770      	bx	lr
   8e2e6:	bf00      	nop

0008e2e8 <__aeabi_cdrcmple>:
   8e2e8:	4684      	mov	ip, r0
   8e2ea:	4610      	mov	r0, r2
   8e2ec:	4662      	mov	r2, ip
   8e2ee:	468c      	mov	ip, r1
   8e2f0:	4619      	mov	r1, r3
   8e2f2:	4663      	mov	r3, ip
   8e2f4:	e000      	b.n	8e2f8 <__aeabi_cdcmpeq>
   8e2f6:	bf00      	nop

0008e2f8 <__aeabi_cdcmpeq>:
   8e2f8:	b501      	push	{r0, lr}
   8e2fa:	f7ff ffb7 	bl	8e26c <__cmpdf2>
   8e2fe:	2800      	cmp	r0, #0
   8e300:	bf48      	it	mi
   8e302:	f110 0f00 	cmnmi.w	r0, #0
   8e306:	bd01      	pop	{r0, pc}

0008e308 <__aeabi_dcmpeq>:
   8e308:	f84d ed08 	str.w	lr, [sp, #-8]!
   8e30c:	f7ff fff4 	bl	8e2f8 <__aeabi_cdcmpeq>
   8e310:	bf0c      	ite	eq
   8e312:	2001      	moveq	r0, #1
   8e314:	2000      	movne	r0, #0
   8e316:	f85d fb08 	ldr.w	pc, [sp], #8
   8e31a:	bf00      	nop

0008e31c <__aeabi_dcmplt>:
   8e31c:	f84d ed08 	str.w	lr, [sp, #-8]!
   8e320:	f7ff ffea 	bl	8e2f8 <__aeabi_cdcmpeq>
   8e324:	bf34      	ite	cc
   8e326:	2001      	movcc	r0, #1
   8e328:	2000      	movcs	r0, #0
   8e32a:	f85d fb08 	ldr.w	pc, [sp], #8
   8e32e:	bf00      	nop

0008e330 <__aeabi_dcmple>:
   8e330:	f84d ed08 	str.w	lr, [sp, #-8]!
   8e334:	f7ff ffe0 	bl	8e2f8 <__aeabi_cdcmpeq>
   8e338:	bf94      	ite	ls
   8e33a:	2001      	movls	r0, #1
   8e33c:	2000      	movhi	r0, #0
   8e33e:	f85d fb08 	ldr.w	pc, [sp], #8
   8e342:	bf00      	nop

0008e344 <__aeabi_dcmpge>:
   8e344:	f84d ed08 	str.w	lr, [sp, #-8]!
   8e348:	f7ff ffce 	bl	8e2e8 <__aeabi_cdrcmple>
   8e34c:	bf94      	ite	ls
   8e34e:	2001      	movls	r0, #1
   8e350:	2000      	movhi	r0, #0
   8e352:	f85d fb08 	ldr.w	pc, [sp], #8
   8e356:	bf00      	nop

0008e358 <__aeabi_dcmpgt>:
   8e358:	f84d ed08 	str.w	lr, [sp, #-8]!
   8e35c:	f7ff ffc4 	bl	8e2e8 <__aeabi_cdrcmple>
   8e360:	bf34      	ite	cc
   8e362:	2001      	movcc	r0, #1
   8e364:	2000      	movcs	r0, #0
   8e366:	f85d fb08 	ldr.w	pc, [sp], #8
   8e36a:	bf00      	nop

0008e36c <__aeabi_dcmpun>:
   8e36c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8e370:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8e374:	d102      	bne.n	8e37c <__aeabi_dcmpun+0x10>
   8e376:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8e37a:	d10a      	bne.n	8e392 <__aeabi_dcmpun+0x26>
   8e37c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8e380:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8e384:	d102      	bne.n	8e38c <__aeabi_dcmpun+0x20>
   8e386:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8e38a:	d102      	bne.n	8e392 <__aeabi_dcmpun+0x26>
   8e38c:	f04f 0000 	mov.w	r0, #0
   8e390:	4770      	bx	lr
   8e392:	f04f 0001 	mov.w	r0, #1
   8e396:	4770      	bx	lr

0008e398 <__aeabi_d2iz>:
   8e398:	ea4f 0241 	mov.w	r2, r1, lsl #1
   8e39c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8e3a0:	d215      	bcs.n	8e3ce <__aeabi_d2iz+0x36>
   8e3a2:	d511      	bpl.n	8e3c8 <__aeabi_d2iz+0x30>
   8e3a4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8e3a8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   8e3ac:	d912      	bls.n	8e3d4 <__aeabi_d2iz+0x3c>
   8e3ae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8e3b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8e3b6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8e3ba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8e3be:	fa23 f002 	lsr.w	r0, r3, r2
   8e3c2:	bf18      	it	ne
   8e3c4:	4240      	negne	r0, r0
   8e3c6:	4770      	bx	lr
   8e3c8:	f04f 0000 	mov.w	r0, #0
   8e3cc:	4770      	bx	lr
   8e3ce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8e3d2:	d105      	bne.n	8e3e0 <__aeabi_d2iz+0x48>
   8e3d4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   8e3d8:	bf08      	it	eq
   8e3da:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8e3de:	4770      	bx	lr
   8e3e0:	f04f 0000 	mov.w	r0, #0
   8e3e4:	4770      	bx	lr
   8e3e6:	bf00      	nop
   8e3e8:	706d696c 	.word	0x706d696c
   8e3ec:	006e696b 	.word	0x006e696b
   8e3f0:	00000000 	.word	0x00000000
   8e3f4:	00000174 	.word	0x00000174
   8e3f8:	0000022e 	.word	0x0000022e
   8e3fc:	000002e8 	.word	0x000002e8
   8e400:	0000045c 	.word	0x0000045c
   8e404:	000005d0 	.word	0x000005d0
   8e408:	00000744 	.word	0x00000744
	...
   8e414:	00000200 	.word	0x00000200
   8e418:	00000300 	.word	0x00000300
   8e41c:	00000400 	.word	0x00000400
   8e420:	00000600 	.word	0x00000600
   8e424:	00000800 	.word	0x00000800
	...
   8e434:	00000001 	.word	0x00000001
   8e438:	00000002 	.word	0x00000002
   8e43c:	00000004 	.word	0x00000004
   8e440:	00000008 	.word	0x00000008
   8e444:	00000010 	.word	0x00000010
   8e448:	00000020 	.word	0x00000020
   8e44c:	00000040 	.word	0x00000040
   8e450:	0000000c 	.word	0x0000000c
   8e454:	00000014 	.word	0x00000014
   8e458:	000a7825 	.word	0x000a7825
   8e45c:	20525441 	.word	0x20525441
   8e460:	20642528 	.word	0x20642528
   8e464:	296e656c 	.word	0x296e656c
   8e468:	0000203a 	.word	0x0000203a
   8e46c:	78323025 	.word	0x78323025
   8e470:	00000020 	.word	0x00000020
   8e474:	50525641 	.word	0x50525641
   8e478:	3a474f52 	.word	0x3a474f52
   8e47c:	79615020 	.word	0x79615020
   8e480:	64616f6c 	.word	0x64616f6c
   8e484:	7a697320 	.word	0x7a697320
   8e488:	203d2065 	.word	0x203d2065
   8e48c:	202c6425 	.word	0x202c6425
   8e490:	6f727265 	.word	0x6f727265
   8e494:	0a3f2172 	.word	0x0a3f2172
   8e498:	00000000 	.word	0x00000000
   8e49c:	50525641 	.word	0x50525641
   8e4a0:	3a474f52 	.word	0x3a474f52
   8e4a4:	746e4520 	.word	0x746e4520
   8e4a8:	49207265 	.word	0x49207265
   8e4ac:	4d205053 	.word	0x4d205053
   8e4b0:	3a65646f 	.word	0x3a65646f
   8e4b4:	0a782520 	.word	0x0a782520
   8e4b8:	00000000 	.word	0x00000000
   8e4bc:	50525641 	.word	0x50525641
   8e4c0:	3a474f52 	.word	0x3a474f52
   8e4c4:	61724520 	.word	0x61724520
   8e4c8:	203a6573 	.word	0x203a6573
   8e4cc:	6c796150 	.word	0x6c796150
   8e4d0:	2064616f 	.word	0x2064616f
   8e4d4:	657a6973 	.word	0x657a6973
   8e4d8:	25203d20 	.word	0x25203d20
   8e4dc:	65202c64 	.word	0x65202c64
   8e4e0:	726f7272 	.word	0x726f7272
   8e4e4:	000a3f21 	.word	0x000a3f21
   8e4e8:	494c5743 	.word	0x494c5743
   8e4ec:	415f4554 	.word	0x415f4554
   8e4f0:	53495256 	.word	0x53495256
   8e4f4:	00000050 	.word	0x00000050
   8e4f8:	50525641 	.word	0x50525641
   8e4fc:	3a474f52 	.word	0x3a474f52
   8e500:	64644120 	.word	0x64644120
   8e504:	73736572 	.word	0x73736572
   8e508:	25203d20 	.word	0x25203d20
   8e50c:	0a783230 	.word	0x0a783230
   8e510:	00000000 	.word	0x00000000
   8e514:	62616e45 	.word	0x62616e45
   8e518:	676e696c 	.word	0x676e696c
   8e51c:	41535520 	.word	0x41535520
   8e520:	0a305452 	.word	0x0a305452
   8e524:	00000000 	.word	0x00000000
   8e528:	3a525245 	.word	0x3a525245
   8e52c:	766e4920 	.word	0x766e4920
   8e530:	64696c61 	.word	0x64696c61
   8e534:	41535520 	.word	0x41535520
   8e538:	43205452 	.word	0x43205452
   8e53c:	69666e6f 	.word	0x69666e6f
   8e540:	61727567 	.word	0x61727567
   8e544:	6e6f6974 	.word	0x6e6f6974
   8e548:	63617020 	.word	0x63617020
   8e54c:	3f74656b 	.word	0x3f74656b
   8e550:	0000000a 	.word	0x0000000a

0008e554 <BOS_DESC>:
   8e554:	00210f05 05101c01 dd60df00 c74589d8     ..!.......`...E.
   8e564:	65d29c4c 8a649e9d 0300009f 0100ae06     L..e..d.........
	...
   8e580:	aaaaaa00 aaaaaaaa eeeeeeaa eeeeeeee     ................
   8e590:	fffffeee ffffffff ffffffff dfbf7fff     ................
   8e5a0:	fdfbf7ef dfbf7efc fdfbf7ef 0000007e     .....~......~...
   8e5b0:	74697845 20676e69 68746977 61747320     Exiting with sta
   8e5c0:	20737574 0a2e6425 00000000 78383025     tus %d......%08x
   8e5d0:	00000000 2072614d 32203232 00313230     ....Mar 22 2021.
   8e5e0:	313a3731 31353a31 00000000 70696843     17:11:51....Chip
   8e5f0:	73696857 65726570 694c2d72 4f206574     Whisperer-Lite O
   8e600:	6e696c6e 46202e65 776d7269 20657261     nline. Firmware 
   8e610:	6c697562 25203a64 73252f73 0000000a     build: %s/%s....
   8e620:	69726553 6e206c61 65626d75 25203a72     Serial number: %
   8e630:	00000a73 74746553 20676e69 46207075     s...Setting up F
   8e640:	20414750 6d6d6f43 63696e75 6f697461     PGA Communicatio
   8e650:	00000a6e 6e657645 6f4c2074 4520706f     n...Event Loop E
   8e660:	7265746e 202c6465 74696177 2e676e69     ntered, waiting.
   8e670:	000a2e2e                                ....

0008e674 <_global_impure_ptr>:
   8e674:	20000720 00464e49 00666e69 004e414e      .. INF.inf.NAN.
   8e684:	006e616e 33323130 37363534 62613938     nan.0123456789ab
   8e694:	66656463 00000000 33323130 37363534     cdef....01234567
   8e6a4:	42413938 46454443 00000000 6c756e28     89ABCDEF....(nul
   8e6b4:	0000296c 00000030                       l)..0...

0008e6bc <blanks.7335>:
   8e6bc:	20202020 20202020 20202020 20202020                     

0008e6cc <zeroes.7336>:
   8e6cc:	30303030 30303030 30303030 30303030     0000000000000000

0008e6dc <blanks.7328>:
   8e6dc:	20202020 20202020 20202020 20202020                     

0008e6ec <zeroes.7329>:
   8e6ec:	30303030 30303030 30303030 30303030     0000000000000000
   8e6fc:	004e614e 69666e49 7974696e 00000000     NaN.Infinity....
   8e70c:	6c6c6142 7320636f 65636375 64656465     Balloc succeeded
   8e71c:	00000000 746e6d2f 726f772f 6170736b     ..../mnt/workspa
   8e72c:	772f6563 736b726f 65636170 4343472f     ce/workspace/GCC
   8e73c:	702d392d 6c657069 2f656e69 6b6e656a     -9-pipeline/jenk
   8e74c:	2d736e69 2d434347 69702d39 696c6570     ins-GCC-9-pipeli
   8e75c:	322d656e 325f3030 30303230 5f313235     ne-200_20200521_
   8e76c:	30393531 33333530 732f3437 6e2f6372     1590053374/src/n
   8e77c:	696c7765 656e2f62 62696c77 62696c2f     ewlib/newlib/lib
   8e78c:	74732f63 62696c64 6f74642f 00632e61     c/stdlib/dtoa.c.
   8e79c:	00000043 49534f50 00000058 0000002e     C...POSIX.......
   8e7ac:	746e6d2f 726f772f 6170736b 772f6563     /mnt/workspace/w
   8e7bc:	736b726f 65636170 4343472f 702d392d     orkspace/GCC-9-p
   8e7cc:	6c657069 2f656e69 6b6e656a 2d736e69     ipeline/jenkins-
   8e7dc:	2d434347 69702d39 696c6570 322d656e     GCC-9-pipeline-2
   8e7ec:	325f3030 30303230 5f313235 30393531     00_20200521_1590
   8e7fc:	33333530 732f3437 6e2f6372 696c7765     053374/src/newli
   8e80c:	656e2f62 62696c77 62696c2f 74732f63     b/newlib/libc/st
   8e81c:	62696c64 72706d2f 632e6365 00000000     dlib/mprec.c....
   8e82c:	00000000                                ....

0008e830 <__mprec_bigtens>:
   8e830:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   8e840:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   8e850:	7f73bf3c 75154fdd                       <.s..O.u

0008e858 <__mprec_tens>:
   8e858:	00000000 3ff00000 00000000 40240000     .......?......$@
   8e868:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   8e878:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   8e888:	00000000 412e8480 00000000 416312d0     .......A......cA
   8e898:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   8e8a8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   8e8b8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   8e8c8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   8e8d8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   8e8e8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   8e8f8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   8e908:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   8e918:	79d99db4 44ea7843                       ...yCx.D

0008e920 <p05.6122>:
   8e920:	00000005 00000019 0000007d 7566202c     ........}..., fu
   8e930:	6974636e 203a6e6f 00000000 65737361     nction: ....asse
   8e940:	6f697472 2522206e 66202273 656c6961     rtion "%s" faile
   8e950:	66203a64 20656c69 22732522 696c202c     d: file "%s", li
   8e960:	2520656e 25732564 00000a73              ne %d%s%s...

0008e96c <_ctype_>:
   8e96c:	20202000 20202020 28282020 20282828     .         ((((( 
   8e97c:	20202020 20202020 20202020 20202020                     
   8e98c:	10108820 10101010 10101010 10101010      ...............
   8e99c:	04040410 04040404 10040404 10101010     ................
   8e9ac:	41411010 41414141 01010101 01010101     ..AAAAAA........
   8e9bc:	01010101 01010101 01010101 10101010     ................
   8e9cc:	42421010 42424242 02020202 02020202     ..BBBBBB........
   8e9dc:	02020202 02020202 02020202 10101010     ................
   8e9ec:	00000020 00000000 00000000 00000000      ...............
	...

0008ea70 <_init>:
   8ea70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8ea72:	bf00      	nop
   8ea74:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8ea76:	bc08      	pop	{r3}
   8ea78:	469e      	mov	lr, r3
   8ea7a:	4770      	bx	lr

0008ea7c <__init_array_start>:
   8ea7c:	0008a6b5 	.word	0x0008a6b5

0008ea80 <__frame_dummy_init_array_entry>:
   8ea80:	000800e1                                ....

0008ea84 <_fini>:
   8ea84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8ea86:	bf00      	nop
   8ea88:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8ea8a:	bc08      	pop	{r3}
   8ea8c:	469e      	mov	lr, r3
   8ea8e:	4770      	bx	lr

0008ea90 <__do_global_dtors_aux_fini_array_entry>:
   8ea90:	00bd 0008                                   ....

Disassembly of section .relocate:

20000000 <efc_perform_read_sequence>:
__no_inline
RAMFUNC
uint32_t efc_perform_read_sequence(Efc *p_efc,
		uint32_t ul_cmd_st, uint32_t ul_cmd_sp,
		uint32_t *p_ul_buf, uint32_t ul_size)
{
20000000:	b430      	push	{r4, r5}
20000002:	b082      	sub	sp, #8
20000004:	9d04      	ldr	r5, [sp, #16]
	uint32_t *p_ul_data = (uint32_t *) READ_BUFF_ADDR;
#else
	return EFC_RC_NOT_SUPPORT;
#endif

	if (p_ul_buf == NULL) {
20000006:	b35b      	cbz	r3, 20000060 <efc_perform_read_sequence+0x60>
20000008:	461c      	mov	r4, r3
		return EFC_RC_INVALID;
	}

	p_efc->EEFC_FMR |= (0x1u << 16);
2000000a:	6803      	ldr	r3, [r0, #0]
2000000c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
20000010:	6003      	str	r3, [r0, #0]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
#else
	p_efc->EEFC_FCR = EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
20000012:	b2c9      	uxtb	r1, r1
20000014:	f041 41b4 	orr.w	r1, r1, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR = EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0)
20000018:	6041      	str	r1, [r0, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register
	 * (EEFC_FSR) falls.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
2000001a:	6883      	ldr	r3, [r0, #8]
2000001c:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);
2000001e:	9b01      	ldr	r3, [sp, #4]
20000020:	f013 0f01 	tst.w	r3, #1
20000024:	d1f9      	bne.n	2000001a <efc_perform_read_sequence+0x1a>

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000026:	b14d      	cbz	r5, 2000003c <efc_perform_read_sequence+0x3c>
20000028:	4621      	mov	r1, r4
2000002a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
2000002e:	4c0d      	ldr	r4, [pc, #52]	; (20000064 <efc_perform_read_sequence+0x64>)
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
20000030:	f854 5f04 	ldr.w	r5, [r4, #4]!
20000034:	f841 5b04 	str.w	r5, [r1], #4
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000038:	4299      	cmp	r1, r3
2000003a:	d1f9      	bne.n	20000030 <efc_perform_read_sequence+0x30>
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
#else
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
2000003c:	b2d2      	uxtb	r2, r2
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0) |
2000003e:	f042 42b4 	orr.w	r2, r2, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR =
20000042:	6042      	str	r2, [r0, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register (EEFC_FSR)
	 * rises.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
20000044:	6883      	ldr	r3, [r0, #8]
20000046:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
20000048:	9b01      	ldr	r3, [sp, #4]
2000004a:	f013 0f01 	tst.w	r3, #1
2000004e:	d0f9      	beq.n	20000044 <efc_perform_read_sequence+0x44>

	p_efc->EEFC_FMR &= ~(0x1u << 16);
20000050:	6803      	ldr	r3, [r0, #0]
20000052:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
20000056:	6003      	str	r3, [r0, #0]

	return EFC_RC_OK;
20000058:	2000      	movs	r0, #0
}
2000005a:	b002      	add	sp, #8
2000005c:	bc30      	pop	{r4, r5}
2000005e:	4770      	bx	lr
		return EFC_RC_INVALID;
20000060:	2002      	movs	r0, #2
20000062:	e7fa      	b.n	2000005a <efc_perform_read_sequence+0x5a>
20000064:	0007fffc 	.word	0x0007fffc

20000068 <efc_write_fmr>:
 */
__no_inline
RAMFUNC
void efc_write_fmr(Efc *p_efc, uint32_t ul_fmr)
{
	p_efc->EEFC_FMR = ul_fmr;
20000068:	6001      	str	r1, [r0, #0]
2000006a:	4770      	bx	lr

2000006c <efc_perform_fcr>:
 * \return The current status.
 */
__no_inline
RAMFUNC
uint32_t efc_perform_fcr(Efc *p_efc, uint32_t ul_fcr)
{
2000006c:	b082      	sub	sp, #8
	volatile uint32_t ul_status;

	p_efc->EEFC_FCR = ul_fcr;
2000006e:	6041      	str	r1, [r0, #4]
	do {
		ul_status = p_efc->EEFC_FSR;
20000070:	6883      	ldr	r3, [r0, #8]
20000072:	9301      	str	r3, [sp, #4]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
20000074:	9b01      	ldr	r3, [sp, #4]
20000076:	f013 0f01 	tst.w	r3, #1
2000007a:	d0f9      	beq.n	20000070 <efc_perform_fcr+0x4>

	return (ul_status & EEFC_ERROR_FLAGS);
2000007c:	9801      	ldr	r0, [sp, #4]
}
2000007e:	f000 0006 	and.w	r0, r0, #6
20000082:	b002      	add	sp, #8
20000084:	4770      	bx	lr
20000086:	bf00      	nop

20000088 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000088:	f3bf 8f5f 	dmb	sy
2000008c:	3801      	subs	r0, #1
2000008e:	d1fb      	bne.n	20000088 <portable_delay_cycles>
20000090:	4770      	bx	lr
	...

20000094 <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20000094:	f44f 6380 	mov.w	r3, #1024	; 0x400
20000098:	4a21      	ldr	r2, [pc, #132]	; (20000120 <SystemInit+0x8c>)
2000009a:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
2000009c:	f502 7200 	add.w	r2, r2, #512	; 0x200
200000a0:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
200000a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
200000a6:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
200000aa:	6a1b      	ldr	r3, [r3, #32]
200000ac:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
200000b0:	d107      	bne.n	200000c2 <SystemInit+0x2e>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
200000b2:	4a1c      	ldr	r2, [pc, #112]	; (20000124 <SystemInit+0x90>)
200000b4:	4b1c      	ldr	r3, [pc, #112]	; (20000128 <SystemInit+0x94>)
200000b6:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
200000b8:	461a      	mov	r2, r3
200000ba:	6e93      	ldr	r3, [r2, #104]	; 0x68
200000bc:	f013 0f01 	tst.w	r3, #1
200000c0:	d0fb      	beq.n	200000ba <SystemInit+0x26>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
200000c2:	4a1a      	ldr	r2, [pc, #104]	; (2000012c <SystemInit+0x98>)
200000c4:	4b18      	ldr	r3, [pc, #96]	; (20000128 <SystemInit+0x94>)
200000c6:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
200000c8:	461a      	mov	r2, r3
200000ca:	6e93      	ldr	r3, [r2, #104]	; 0x68
200000cc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
200000d0:	d0fb      	beq.n	200000ca <SystemInit+0x36>
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
200000d2:	4a15      	ldr	r2, [pc, #84]	; (20000128 <SystemInit+0x94>)
200000d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
200000d6:	f023 0303 	bic.w	r3, r3, #3
200000da:	f043 0301 	orr.w	r3, r3, #1
200000de:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
200000e0:	6e93      	ldr	r3, [r2, #104]	; 0x68
200000e2:	f013 0f08 	tst.w	r3, #8
200000e6:	d0fb      	beq.n	200000e0 <SystemInit+0x4c>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
200000e8:	4a11      	ldr	r2, [pc, #68]	; (20000130 <SystemInit+0x9c>)
200000ea:	4b0f      	ldr	r3, [pc, #60]	; (20000128 <SystemInit+0x94>)
200000ec:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
200000ee:	461a      	mov	r2, r3
200000f0:	6e93      	ldr	r3, [r2, #104]	; 0x68
200000f2:	f013 0f02 	tst.w	r3, #2
200000f6:	d0fb      	beq.n	200000f0 <SystemInit+0x5c>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
200000f8:	2211      	movs	r2, #17
200000fa:	4b0b      	ldr	r3, [pc, #44]	; (20000128 <SystemInit+0x94>)
200000fc:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
200000fe:	461a      	mov	r2, r3
20000100:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000102:	f013 0f08 	tst.w	r3, #8
20000106:	d0fb      	beq.n	20000100 <SystemInit+0x6c>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000108:	2212      	movs	r2, #18
2000010a:	4b07      	ldr	r3, [pc, #28]	; (20000128 <SystemInit+0x94>)
2000010c:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000010e:	461a      	mov	r2, r3
20000110:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000112:	f013 0f08 	tst.w	r3, #8
20000116:	d0fb      	beq.n	20000110 <SystemInit+0x7c>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20000118:	4a06      	ldr	r2, [pc, #24]	; (20000134 <SystemInit+0xa0>)
2000011a:	4b07      	ldr	r3, [pc, #28]	; (20000138 <SystemInit+0xa4>)
2000011c:	601a      	str	r2, [r3, #0]
2000011e:	4770      	bx	lr
20000120:	400e0800 	.word	0x400e0800
20000124:	00370809 	.word	0x00370809
20000128:	400e0400 	.word	0x400e0400
2000012c:	01370809 	.word	0x01370809
20000130:	200f3f01 	.word	0x200f3f01
20000134:	05b8d800 	.word	0x05b8d800
20000138:	200006f0 	.word	0x200006f0

2000013c <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
2000013c:	4b16      	ldr	r3, [pc, #88]	; (20000198 <system_init_flash+0x5c>)
2000013e:	4298      	cmp	r0, r3
20000140:	d912      	bls.n	20000168 <system_init_flash+0x2c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
20000142:	4b16      	ldr	r3, [pc, #88]	; (2000019c <system_init_flash+0x60>)
20000144:	4298      	cmp	r0, r3
20000146:	d916      	bls.n	20000176 <system_init_flash+0x3a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
20000148:	4b15      	ldr	r3, [pc, #84]	; (200001a0 <system_init_flash+0x64>)
2000014a:	4298      	cmp	r0, r3
2000014c:	d91b      	bls.n	20000186 <system_init_flash+0x4a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
2000014e:	4b15      	ldr	r3, [pc, #84]	; (200001a4 <system_init_flash+0x68>)
20000150:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20000152:	bf94      	ite	ls
20000154:	f44f 7340 	movls.w	r3, #768	; 0x300
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20000158:	f44f 6380 	movhi.w	r3, #1024	; 0x400
2000015c:	4a12      	ldr	r2, [pc, #72]	; (200001a8 <system_init_flash+0x6c>)
2000015e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20000160:	f502 7200 	add.w	r2, r2, #512	; 0x200
20000164:	6013      	str	r3, [r2, #0]
20000166:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
20000168:	2300      	movs	r3, #0
2000016a:	4a0f      	ldr	r2, [pc, #60]	; (200001a8 <system_init_flash+0x6c>)
2000016c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
2000016e:	f502 7200 	add.w	r2, r2, #512	; 0x200
20000172:	6013      	str	r3, [r2, #0]
20000174:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
20000176:	f44f 7380 	mov.w	r3, #256	; 0x100
2000017a:	4a0b      	ldr	r2, [pc, #44]	; (200001a8 <system_init_flash+0x6c>)
2000017c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
2000017e:	f502 7200 	add.w	r2, r2, #512	; 0x200
20000182:	6013      	str	r3, [r2, #0]
20000184:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20000186:	f44f 7300 	mov.w	r3, #512	; 0x200
2000018a:	4a07      	ldr	r2, [pc, #28]	; (200001a8 <system_init_flash+0x6c>)
2000018c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
2000018e:	f502 7200 	add.w	r2, r2, #512	; 0x200
20000192:	6013      	str	r3, [r2, #0]
20000194:	4770      	bx	lr
20000196:	bf00      	nop
20000198:	016e35ff 	.word	0x016e35ff
2000019c:	026259ff 	.word	0x026259ff
200001a0:	044aa1ff 	.word	0x044aa1ff
200001a4:	0501bcff 	.word	0x0501bcff
200001a8:	400e0800 	.word	0x400e0800

200001ac <udi_api_cdc_comm>:
200001ac:	0008019d 000800fd 00080115 00080111     ................
200001bc:	00000000                                ....

200001c0 <udi_api_cdc_data>:
200001c0:	000804dd 00080389 0008010d 00080111     ................
200001d0:	00080379                                y...

200001d4 <udc_config>:
200001d4:	200002c4 200001f4 200002c4 200002d8     ... ... ... ... 
200001e4:	200001ec 00000000                       ... ....

200001ec <udc_config_hs>:
200001ec:	20000260 200002e4                       `.. ... 

200001f4 <udc_config_lsfs>:
200001f4:	200001fc 200002e4                       ... ... 

200001fc <udc_desc_fs>:
200001fc:	00620209 80000103 000409fa ffff0200     ..b.............
2000020c:	050700ff 00400281 02050700 00004002     ......@......@..
2000021c:	02010b08 00010202 00010409 01020201     ................
2000022c:	00240500 24040110 24050202 05020106     ..$....$...$....
2000023c:	02030124 03830507 09100040 02000204     $.......@.......
2000024c:	0000000a 02850507 07000040 40020605     ........@......@
2000025c:	00000000                                ....

20000260 <udc_desc_hs>:
20000260:	00620209 80000103 000409fa ffff0200     ..b.............
20000270:	050700ff 02000281 02050700 00020002     ................
20000280:	02010b08 00010202 00010409 01020201     ................
20000290:	00240500 24040110 24050202 05020106     ..$....$...$....
200002a0:	02030124 03830507 09100040 02000204     $.......@.......
200002b0:	0000000a 02850507 07000200 00020605     ................
200002c0:	00000002                                ....

200002c4 <udc_device_desc>:
200002c4:	02000112 40000000 ace22b3e 02010100     .......@>+......
200002d4:	00000103                                ....

200002d8 <udc_device_qual>:
200002d8:	0200060a 40000000 00000001              .......@....

200002e4 <udi_apis>:
200002e4:	200005bc 200001ac 200001c0              ... ... ... 

200002f0 <gs_uc_state>:
200002f0:	                                         .

200002f1 <scard_protocol_version.8943>:
200002f1:	                                         ...

200002f4 <xram>:
200002f4:	60000000                                ...`

200002f8 <avrispmkIIfreqs>:
200002f8:	007a1200 003d0900 001e8480 000f4240     ..z...=.....@B..
20000308:	0007a120 0003d090 0001e848 00017882      .......H....x..
20000318:	00015f20 000148f3 00013568 0001240f      _...H..h5...$..
20000328:	0001148d 0001069b 0000fa00 0000ee8d     ................
20000338:	0000e41b 0000da89 0000c99d 0000c21a     ................
20000348:	0000bb21 0000b4a3 0000a8ec 0000a39d     !...............
20000358:	000099f1 00009586 00008d68 0000861f     ........h.......
20000368:	00007f8e 00007999 0000742c 00006f36     .....y..,t..6o..
20000378:	00006aa8 0000647c 000060c0 00005ba5     .j..|d...`...[..
20000388:	0000570d 000052e5 00004f1e 00004bab     .W...R...O...K..
20000398:	00004882 000044af 00004212 00003ee1     .H...D...B...>..
200003a8:	00003bfc 000038b8 0000365a 000033a8     .;...8..Z6...3..
200003b8:	00003137 00002eff 00002cf7 00002ac0     71.......,...*..
200003c8:	000028bf 000026eb 000024fc 00002379     .(...&...$..y#..
200003d8:	000021a4 0000202f 00001eab 00001d4a     .!../ ......J...
200003e8:	00001be1 00001a99 0000194e 00001822     ........N..."...
200003f8:	000016f7 000015e7 000014ef 000013e5     ................
20000408:	00001306 00001219 00001142 00001071     ........B...q...
20000418:	00000fb3 00000eef 00000e3d 00000d92     ........=.......
20000428:	00000cee 00000c59 00000bc3 00000b35     ....Y.......5...
20000438:	00000aae 00000a33 000009b4 00000941     ....3.......A...
20000448:	000008d1 00000868 00000804 000007a4     ....h...........
20000458:	0000074a 000006f3 0000069f 0000064f     J...........O...
20000468:	00000603 000005bc 00000576 00000535     ........v...5...
20000478:	000004f7 000004bc 00000483 0000044d     ............M...
20000488:	00000419 000003e8 000003b9 0000038d     ................
20000498:	00000362 0000033a 00000313 000002ee     b...:...........
200004a8:	000002cb 000002aa 0000028a 0000026b     ............k...
200004b8:	0000024e 00000233 00000218 000001ff     N...3...........
200004c8:	000001e7 000001d1 000001bb 000001a6     ................
200004d8:	00000192 00000180 0000016e 0000015d     ........n...]...
200004e8:	0000014c 0000013d 0000012e 00000120     L...=....... ...
200004f8:	00000112 00000105 000000f9 000000ee     ................
20000508:	000000e2 000000d8 000000ce 000000c4     ................
20000518:	000000bb 000000b2 000000aa 000000a2     ................
20000528:	0000009a 00000093 0000008c 00000086     ................
20000538:	00000080 0000007a 00000074 0000006f     ....z...t...o...
20000548:	00000069 00000064 0000005f 0000005b     i...d..._...[...
20000558:	00000057 00000053 0000004f 0000004b     W...S...O...K...
20000568:	00000047 00000044 00000041 0000003e     G...D...A...>...
20000578:	0000003b 00000038 00000036 00000033     ;...8...6...3...

20000588 <ParameterTable>:
20000588:	81000180 01900001 01019100 94170192     ................
20000598:	03982101 01039e06 a40001a1 00000003     .!..............

200005a8 <cdc_settings_change>:
200005a8:	                                         ..

200005aa <main_b_vendor_enable>:
200005aa:	                                         ..

200005ac <defaultTimeoutTicks>:
200005ac:	000001f4                                ....

200005b0 <XPROG_Param_EEPageSize>:
200005b0:	00000020                                 ...

200005b4 <XPROG_Param_NVMBase>:
200005b4:	010001c0                                ....

200005b8 <XPROG_Param_NVMCMDRegAddr>:
200005b8:	                                         3

200005b9 <XPROG_Param_NVMCSRRegAddr>:
200005b9:	                                         2..

200005bc <udi_api_vendor>:
200005bc:	00084661 00084685 0008469d 00084655     aF...F...F..UF..
200005cc:	00000000                                ....

200005d0 <udc_string_desc>:
200005d0:	00000300 00000000 00000000 00000000     ................
	...

20000614 <udc_string_desc_languageid>:
20000614:	04090304                                ....

20000618 <udc_string_manufacturer_name>:
20000618:	4177654e 65542045 6f6e6863 79676f6c     NewAE Technology
20000628:	636e4920 0000002e                        Inc....

20000630 <udc_string_product_name>:
20000630:	70696843 73696857 65726570 694c2072     ChipWhisperer Li
20000640:	00006574                                te..

20000644 <winusb_20_desc>:
20000644:	0000000a 06030000 000800ae 00000002     ................
20000654:	001400a4 49570003 4253554e 00000000     ......WINUSB....
20000664:	00000000 00880000 00070004 0044002a     ............*.D.
20000674:	00760065 00630069 00490065 0074006e     e.v.i.c.e.I.n.t.
20000684:	00720065 00610066 00650063 00550047     e.r.f.a.c.e.G.U.
20000694:	00440049 00000073 007b0050 00410043     I.D.s...P.{.C.A.
200006a4:	00350046 00410041 00430031 0041002d     F.5.A.A.1.C.-.A.
200006b4:	00390036 002d0041 00390034 00350039     6.9.A.-.4.9.9.5.
200006c4:	0041002d 00430042 002d0032 00410032     -.A.B.C.2.-.2.A.
200006d4:	00350045 00410037 00310035 00440041     E.5.7.A.5.1.A.D.
200006e4:	00390045 0000007d                        E.9.}.....

200006ee <g_interrupt_enabled>:
200006ee:	                                         ..

200006f0 <SystemCoreClock>:
200006f0:	003d0900                                ..=.

200006f4 <usb_serial_number>:
200006f4:	30303030 30303030 30303030 44414544     000000000000DEAD
20000704:	46454542 00000000 00000000 00000000     BEEF............
20000714:	00000000                                ....

20000718 <_impure_ptr>:
20000718:	20000720 00000000                        .. ....

20000720 <impure_data>:
20000720:	00000000 20000a0c 20000a74 20000adc     ....... t.. ... 
	...
200007c8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200007d8:	0005deec 0000000b 00000000 00000000     ................
	...

20000b48 <__atexit_recursive_mutex>:
20000b48:	20002e0c                                ... 

20000b4c <__global_locale>:
20000b4c:	00000043 00000000 00000000 00000000     C...............
	...
20000b6c:	00000043 00000000 00000000 00000000     C...............
	...
20000b8c:	00000043 00000000 00000000 00000000     C...............
	...
20000bac:	00000043 00000000 00000000 00000000     C...............
	...
20000bcc:	00000043 00000000 00000000 00000000     C...............
	...
20000bec:	00000043 00000000 00000000 00000000     C...............
	...
20000c0c:	00000043 00000000 00000000 00000000     C...............
	...
20000c2c:	0008d6e9 0008c6b1 00000000 0008e96c     ............l...
20000c3c:	0008e7a8 0008e5c8 0008e5c8 0008e5c8     ................
20000c4c:	0008e5c8 0008e5c8 0008e5c8 0008e5c8     ................
20000c5c:	0008e5c8 0008e5c8 ffffffff ffffffff     ................
20000c6c:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20000c94:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

20000cb8 <__malloc_av_>:
	...
20000cc0:	20000cb8 20000cb8 20000cc0 20000cc0     ... ... ... ... 
20000cd0:	20000cc8 20000cc8 20000cd0 20000cd0     ... ... ... ... 
20000ce0:	20000cd8 20000cd8 20000ce0 20000ce0     ... ... ... ... 
20000cf0:	20000ce8 20000ce8 20000cf0 20000cf0     ... ... ... ... 
20000d00:	20000cf8 20000cf8 20000d00 20000d00     ... ... ... ... 
20000d10:	20000d08 20000d08 20000d10 20000d10     ... ... ... ... 
20000d20:	20000d18 20000d18 20000d20 20000d20     ... ...  ..  .. 
20000d30:	20000d28 20000d28 20000d30 20000d30     (.. (.. 0.. 0.. 
20000d40:	20000d38 20000d38 20000d40 20000d40     8.. 8.. @.. @.. 
20000d50:	20000d48 20000d48 20000d50 20000d50     H.. H.. P.. P.. 
20000d60:	20000d58 20000d58 20000d60 20000d60     X.. X.. `.. `.. 
20000d70:	20000d68 20000d68 20000d70 20000d70     h.. h.. p.. p.. 
20000d80:	20000d78 20000d78 20000d80 20000d80     x.. x.. ... ... 
20000d90:	20000d88 20000d88 20000d90 20000d90     ... ... ... ... 
20000da0:	20000d98 20000d98 20000da0 20000da0     ... ... ... ... 
20000db0:	20000da8 20000da8 20000db0 20000db0     ... ... ... ... 
20000dc0:	20000db8 20000db8 20000dc0 20000dc0     ... ... ... ... 
20000dd0:	20000dc8 20000dc8 20000dd0 20000dd0     ... ... ... ... 
20000de0:	20000dd8 20000dd8 20000de0 20000de0     ... ... ... ... 
20000df0:	20000de8 20000de8 20000df0 20000df0     ... ... ... ... 
20000e00:	20000df8 20000df8 20000e00 20000e00     ... ... ... ... 
20000e10:	20000e08 20000e08 20000e10 20000e10     ... ... ... ... 
20000e20:	20000e18 20000e18 20000e20 20000e20     ... ...  ..  .. 
20000e30:	20000e28 20000e28 20000e30 20000e30     (.. (.. 0.. 0.. 
20000e40:	20000e38 20000e38 20000e40 20000e40     8.. 8.. @.. @.. 
20000e50:	20000e48 20000e48 20000e50 20000e50     H.. H.. P.. P.. 
20000e60:	20000e58 20000e58 20000e60 20000e60     X.. X.. `.. `.. 
20000e70:	20000e68 20000e68 20000e70 20000e70     h.. h.. p.. p.. 
20000e80:	20000e78 20000e78 20000e80 20000e80     x.. x.. ... ... 
20000e90:	20000e88 20000e88 20000e90 20000e90     ... ... ... ... 
20000ea0:	20000e98 20000e98 20000ea0 20000ea0     ... ... ... ... 
20000eb0:	20000ea8 20000ea8 20000eb0 20000eb0     ... ... ... ... 
20000ec0:	20000eb8 20000eb8 20000ec0 20000ec0     ... ... ... ... 
20000ed0:	20000ec8 20000ec8 20000ed0 20000ed0     ... ... ... ... 
20000ee0:	20000ed8 20000ed8 20000ee0 20000ee0     ... ... ... ... 
20000ef0:	20000ee8 20000ee8 20000ef0 20000ef0     ... ... ... ... 
20000f00:	20000ef8 20000ef8 20000f00 20000f00     ... ... ... ... 
20000f10:	20000f08 20000f08 20000f10 20000f10     ... ... ... ... 
20000f20:	20000f18 20000f18 20000f20 20000f20     ... ...  ..  .. 
20000f30:	20000f28 20000f28 20000f30 20000f30     (.. (.. 0.. 0.. 
20000f40:	20000f38 20000f38 20000f40 20000f40     8.. 8.. @.. @.. 
20000f50:	20000f48 20000f48 20000f50 20000f50     H.. H.. P.. P.. 
20000f60:	20000f58 20000f58 20000f60 20000f60     X.. X.. `.. `.. 
20000f70:	20000f68 20000f68 20000f70 20000f70     h.. h.. p.. p.. 
20000f80:	20000f78 20000f78 20000f80 20000f80     x.. x.. ... ... 
20000f90:	20000f88 20000f88 20000f90 20000f90     ... ... ... ... 
20000fa0:	20000f98 20000f98 20000fa0 20000fa0     ... ... ... ... 
20000fb0:	20000fa8 20000fa8 20000fb0 20000fb0     ... ... ... ... 
20000fc0:	20000fb8 20000fb8 20000fc0 20000fc0     ... ... ... ... 
20000fd0:	20000fc8 20000fc8 20000fd0 20000fd0     ... ... ... ... 
20000fe0:	20000fd8 20000fd8 20000fe0 20000fe0     ... ... ... ... 
20000ff0:	20000fe8 20000fe8 20000ff0 20000ff0     ... ... ... ... 
20001000:	20000ff8 20000ff8 20001000 20001000     ... ... ... ... 
20001010:	20001008 20001008 20001010 20001010     ... ... ... ... 
20001020:	20001018 20001018 20001020 20001020     ... ...  ..  .. 
20001030:	20001028 20001028 20001030 20001030     (.. (.. 0.. 0.. 
20001040:	20001038 20001038 20001040 20001040     8.. 8.. @.. @.. 
20001050:	20001048 20001048 20001050 20001050     H.. H.. P.. P.. 
20001060:	20001058 20001058 20001060 20001060     X.. X.. `.. `.. 
20001070:	20001068 20001068 20001070 20001070     h.. h.. p.. p.. 
20001080:	20001078 20001078 20001080 20001080     x.. x.. ... ... 
20001090:	20001088 20001088 20001090 20001090     ... ... ... ... 
200010a0:	20001098 20001098 200010a0 200010a0     ... ... ... ... 
200010b0:	200010a8 200010a8 200010b0 200010b0     ... ... ... ... 

200010c0 <__malloc_sbrk_base>:
200010c0:	ffffffff                                ....

200010c4 <__malloc_trim_threshold>:
200010c4:	00020000                                ....
