$date
	Sat Oct 22 20:17:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1001458
b10001 &
b10001 %
1$
b10001 !
1"
#1001459
0"
#1001462
b110100 &
b110100 %
#1001466
b11010 &
b11010 %
#1001470
b1101 &
b1101 %
#1001474
b101000 &
b101000 %
#1001478
b10100 &
b10100 %
#1001482
b1010 &
b1010 %
#1001486
b101 &
b101 %
#1001490
b10000 &
b10000 %
#1001494
b1000 &
b1000 %
#1001498
b100 &
b100 %
#1001502
b10 &
b10 %
#1001506
b1 &
b1 %
1#
#1001510
b0 &
0#
b0 %
0$
#1987888
b1010 !
1"
#1987890
b1010 &
b1010 %
1$
#1987891
0"
#1987894
b101 &
b101 %
#1987898
b10000 &
b10000 %
#1987902
b1000 &
b1000 %
#1987906
b100 &
b100 %
#1987910
b10 &
b10 %
#1987914
b1 &
b1 %
1#
#1987918
b0 &
0#
b0 %
0$
#3034945
b10 !
1"
#3034946
b10 &
b10 %
1$
#3034947
0"
#3034950
b1 &
1#
b1 %
#3034954
b0 &
b0 %
0#
0$
#4500012
