<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CNTP_TVAL</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CNTP_TVAL, Counter-timer Physical Timer TimerValue</h1><p>The CNTP_TVAL characteristics are:</p><h2>Purpose</h2>
          <p>Holds the timer value for the EL1 physical timer. This provides a 32-bit downcounter.</p>
        <p>This 
        register
       is part of the Generic Timer registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Default</th></tr><tr><td>RW</td></tr></table>
          <table class="valuetable">
            
              <thead>
                <tr>
                  <th>Frame</th>
                  <th>Accessibility</th>
                </tr>
              </thead>
              <tbody>
                <tr>
                  <td>CNTBaseN</td>
                  <td>Config-RW</td>
                </tr>
                <tr>
                  <td>CNTEL0BaseN</td>
                  <td>Config-RW</td>
                </tr>
              </tbody>
            
          </table>
        
          <p>CNTP_TVAL is implemented as a RW register in the CNTBaseN frame when both:</p>
        
          <ul>
            <li>
              The value of <a href="ext-cntacrn.html">CNTACR&lt;n&gt;</a>.RWPT is 1.
            </li>
            <li>
              Bit[0] of <a href="ext-cnttidr.html">CNTTIDR</a>.Frame&lt;n&gt; is 1.
            </li>
          </ul>
        
          <p>Otherwise the encoding in the CNTBaseN frame is <span class="arm-defined-word">RES0</span>.</p>
        
          <p>When CNTP_TVAL is implemented as a RW register in the CNTBaseN frame, it is also implemented as RW in the CNTEL0BaseN frame if both:</p>
        
          <ul>
            <li>
              The value of <a href="ext-cntel0acr.html">CNTEL0ACR</a>.EL0PTEN is 1.
            </li>
            <li>
              Bit[2] of <a href="ext-cnttidr.html">CNTTIDR</a>.Frame&lt;n&gt; is 1.
            </li>
          </ul>
        
          <p>Otherwise the CNTP_TVAL register in the CNTEL0BaseN frame is <span class="arm-defined-word">RES0</span>.</p>
        <h2>Configuration</h2><p>
        The power domain of CNTP_TVAL is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
      </p>
          <p>On a reset of the reset domain in which an RW instance of this register is implemented, RW fields in the register reset to <span class="arm-defined-word">UNKNOWN</span> values. The register is not affected by a reset of any other reset domain. For more information see <span class="xref">'Power and reset domains for the system level implementation of the Generic Timer' in Chapter I1 of the ARMv8 ARM</span>.</p>
        <h2>Attributes</h2>
          <p>CNTP_TVAL is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CNTP_TVAL bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#EL1physicaltimervalue">EL1 physical timer value</a></td></tr></tbody></table><h4 id="EL1physicaltimervalue">
                Bits [31:0]
              </h4>
              <p>EL1 physical timer value.</p>
            <h2>Accessing the CNTP_TVAL</h2><p>CNTP_TVAL can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th></tr><tr><td>Timer</td><td>CNTBaseN</td><td>
          <span class="hexnumber">0x028</span>
        </td></tr><tr><td>Timer</td><td>CNTEL0BaseN</td><td>
          <span class="hexnumber">0x028</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright Â© 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
