v 20130925 2
P 600 1000 600 800 1 0 0
{
T 500 850 5 6 1 1 0 0 1
pinnumber=2
T 500 1050 5 6 0 0 0 0 1
pinseq=2
T 640 850 5 6 1 1 0 0 1
pinlabel=C
T 500 950 5 6 0 1 0 0 1
pintype=pas
}
P 600 200 600 0 1 0 1
{
T 500 50 5 6 1 1 0 0 1
pinnumber=3
T 500 250 5 6 0 0 0 0 1
pinseq=3
T 640 50 5 6 1 1 0 0 1
pinlabel=E
T 500 150 5 6 0 1 0 0 1
pintype=pas
}
V 500 501 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1200 500 5 10 0 0 0 0 1
device=TIP-120 NPN TRANSISTOR
L 600 200 400 400 3 0 0 0 -1 -1
L 600 800 400 600 3 0 0 0 -1 -1
L 400 700 400 300 3 0 0 0 -1 -1
P 0 500 184 500 1 0 0
{
T 110 390 5 6 1 1 0 0 1
pinnumber=1
T 100 750 5 6 0 0 0 0 1
pinseq=1
T 110 530 5 6 1 1 0 0 1
pinlabel=B
T 100 650 5 6 0 1 0 0 1
pintype=pas
}
L 400 500 184 500 3 0 0 0 -1 -1
T 900 500 8 10 1 1 0 0 1
refdes=Q?
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 510,240
L 601,200
L 555,295
L 535,265
z
T 1200 700 8 10 0 0 0 0 1
footprint=TO220.fp
T 1200 900 8 10 0 0 0 0 1
numslots=0
T 900 300 8 10 1 1 0 0 1
description=NPN Transistor
T 1200 1100 8 10 0 0 0 0 1
author=Standard Library, Modify: Kevin Johnson <kevin@kj800x.com>
T 1200 1300 8 10 0 0 0 0 1
documentation=https://www.onsemi.com/pub/Collateral/TIP120-D.PDF
