\hypertarget{union__hw__usb__inten}{}\section{\+\_\+hw\+\_\+usb\+\_\+inten Union Reference}
\label{union__hw__usb__inten}\index{\+\_\+hw\+\_\+usb\+\_\+inten@{\+\_\+hw\+\_\+usb\+\_\+inten}}


H\+W\+\_\+\+U\+S\+B\+\_\+\+I\+N\+T\+EN -\/ Interrupt Enable register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+usb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__usb__inten_1_1__hw__usb__inten__bitfields}{\+\_\+hw\+\_\+usb\+\_\+inten\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__usb__inten_a5af45cdfb2a206a0ddb7c5464cb1d09a}{}\label{union__hw__usb__inten_a5af45cdfb2a206a0ddb7c5464cb1d09a}

\item 
struct \hyperlink{struct__hw__usb__inten_1_1__hw__usb__inten__bitfields}{\+\_\+hw\+\_\+usb\+\_\+inten\+::\+\_\+hw\+\_\+usb\+\_\+inten\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__usb__inten_ad80a4c4490ae0b7988b3f5073bc51932}{}\label{union__hw__usb__inten_ad80a4c4490ae0b7988b3f5073bc51932}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+S\+B\+\_\+\+I\+N\+T\+EN -\/ Interrupt Enable register (RW) 

Reset value\+: 0x00U

Contains enable fields for each of the interrupt sources within the U\+SB Module. Setting any of these bits enables the respective interrupt source in the I\+S\+T\+AT register. This register contains the value of 0x00 after a reset. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+usb.\+h\end{DoxyCompactItemize}
