{
  "signal": [    
    { "name": "source clock", "wave": "P.........", "period": 2 }, 
    { "name": "select", "wave": "0.1........", "period": 1 },     
    { "name": "source clock", "wave": "N.........", "period": 2 }, 
    { "name": "i_and1", "wave": "1.0............", "period": 1 },     
    { "name": "sync1_o[0]", "wave": "1..0......", "period": 1 },     
    { "name": "sync1_o[1]", "wave": "1....0......", "period": 1 },     
    { "name": "i_and2", "wave": "0....1....", "period": 1 } 
  ],
  "config": { "hscale": 2 },
  "head": {
    "text": "Deglitch Mux"
  },
  "foot": {
    "text": "Figure 1: Switch from source(0) to divider output(1)."
  }
}

