# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/HA.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/new/LUT_16_7.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/NanoProcessor/ProgramRom/ProgramRom.srcs/sources_1/new/LUT_8_12.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/Add_sub_4bit/add_sub_4bit/add_sub_4bit.srcs/sources_1/new/add_sub_4bit.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd" \
"../../../../NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd" \
"../../../../NanoProcessor.srcs/sim_1/new/TB_NanoProcessor.vhd" \

# Do not sort compile order
nosort
