5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (exclude4.vcd) 2 -o (exclude4.cdd) 2 -v (exclude4.v) 2 -y (./lib) 2 -e (foo_module.foo_named_block) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude4.v 1 14 1
3 0 foo_module "main.bar" 0 ./lib/foo_module.v 1 34 1
2 1 0 9 19001c 1 21004 0 0 1 16 0 0
2 2 47 9 19001c 1 4 1 0 foo_func.a
2 3 3a 9 f001e 1 5008 0 2 1 18 0 1 0 1 0 0 foo_func
2 4 1 9 7000b 0 1410 0 0 1 1 foo_a
2 5 35 9 7001e 2 a 3 4
2 6 3d 11 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 foo_c 1 3 6 1 0 0 0 1 17 1 1 0 0 0 0
1 foo_a 2 5 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 foo_b 3 6 1070005 1 0 0 0 1 17 0 1 0 1 0 0
1 foo_d 4 7 70005 1 0 0 0 1 17 0 1 0 0 0 0
4 5 9 7 f 5 5 5
4 6 11 8 1 0 0 6
3 1 foo_module.$u0 "main.bar.$u0" 0 ./lib/foo_module.v 0 13 1
2 7 3b 12 10009 1 5002 0 0 1 18 0 1 0 0 0 0 foo_task
4 7 12 1 11 0 0 7
3 2 foo_module.foo_func "main.bar.foo_func" 0 ./lib/foo_module.v 19 24 1
2 8 3d 21 20006 1 5802 0 0 1 18 0 1 0 0 0 0 $u1
1 foo_func 5 19 1090009 1 0 0 0 1 17 1 1 0 0 0 0
1 a 6 20 1000008 1 0 0 0 1 17 1 1 0 0 0 0
4 8 21 2 11 0 0 8
3 1 foo_module.foo_func.$u1 "main.bar.foo_func.$u1" 0 ./lib/foo_module.v 0 23 1
2 9 1 22 100010 1 1804 0 0 1 1 a
2 10 1b 22 f000f 1 1808 9 0 1 18 0 1 0 1 0 0
2 11 1 22 4000b 0 1c10 0 0 1 1 foo_func
2 12 37 22 40010 1 81a 10 11
4 12 22 4 11 0 0 12
3 3 foo_module.foo_task "main.bar.foo_task" 0 ./lib/foo_module.v 26 32 1
2 13 3d 27 20006 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
4 13 27 2 11 0 0 13
3 1 foo_module.foo_task.$u2 "main.bar.foo_task.$u2" 0 ./lib/foo_module.v 0 31 1
2 14 0 28 c000f 1 21004 0 0 1 16 0 0
2 15 1 28 40008 0 1410 0 0 1 1 foo_b
2 16 37 28 4000f 1 16 14 15
2 17 0 29 50005 1 1008 0 0 32 48 5 0
2 18 2c 29 40005 2 900a 17 0 32 18 0 ffffffff 0 0 0 0
2 19 0 30 c000f 1 21008 0 0 1 16 1 0
2 20 1 30 40008 0 1410 0 0 1 1 foo_b
2 21 37 30 4000f 1 1a 19 20
4 16 28 4 11 18 18 16
4 18 29 4 0 21 0 16
4 21 30 4 0 0 0 16
3 1 main.$u0 "main.$u0" 0 exclude4.v 0 12 1
