<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
    "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta name="generator" content="HTML Tidy for Linux (vers 25 March 2009), see www.w3.org" />
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<link href="style.css" rel="stylesheet" type="text/css" />
<title>Modelica.Electrical.Analog.Ideal.AD_Converter</title>
</head>
<body>
<h1><a href="Icons/b182660a01041a8912f74868883ea2c2dc173ef1.svg"><img class="svgiconhead" src="Icons/b182660a01041a8912f74868883ea2c2dc173ef1.svg" /></a>&nbsp;<a class="omc-h1-a" href="index.html">.</a><a class="omc-h1-a" href="Modelica.html">Modelica</a>.<a class="omc-h1-a" href="Modelica.Electrical.html">Electrical</a>.<a class="omc-h1-a" href="Modelica.Electrical.Analog.html">Analog</a>.<a class="omc-h1-a" href="Modelica.Electrical.Analog.Ideal.html">Ideal</a>.<span class="omc-h1">AD_Converter</span></h1>
<h2><a name="info" id="info">Information</a></h2>
<p>Simple analog to digital converter with a variable resolution of
n bits. It converts the input voltage <code>ppin.v-npin.v</code> to
an n-vector of type Logic (9-valued logic according to IEEE 1164
STD_ULOGIC). The input resistance between positive and negative pin
is determined by <code>Rin</code>. Further effects (like input
capacities) have to be modeled outside the converter, since this
should be a general model.</p>
<p>The input signal range (VRefLo,VRefHi) is divided into 2^n-1
equally spaced stages of length Vlsb:=(VRefHi-VRefLo)/(2^n-1). The
output signal is the binary code of <code>k</code> as long as the
input voltage takes values in the k-th stage, namely in the range
from <code>Vlsb*(k-0.5)</code> to <code>m*(k+0.5)</code> . This is
called mid-tread operation. Additionally the output can only change
its value if the trigger signal <code>trig</code> of type Logic
changes to '1' (forced or weak).</p>
<p>The output vector is a 'little-endian'. i.e., that the first bit
y[1] is the least significant one (LSB).</p>
<p>This is an abstract model of an ADC. Therefore, it can not cover
the dynamic behaviour of the converter. Hence the output will
change instantaneously when the trigger signal rises.</p>
<h2><a name="revisions" id="revisions">Revisions</a></h2>
<ul>
<li><i>October 13, 2009</i> by Matthias Franke</li>
</ul>
<hr />
Generated at 2016-07-13T15:55:45Z by <a href="http://openmodelica.org">OpenModelica</a>OpenModelica
1.11.0~dev-38-g67b62bf
</body>
</html>
