{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556395248835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556395248841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 23:00:48 2019 " "Processing started: Sat Apr 27 23:00:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556395248841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395248841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395248842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556395249609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556395249609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oscill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oscill-BEH " "Found design unit 1: Oscill-BEH" {  } { { "Oscill.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscill " "Found entity 1: Oscill" {  } { { "Oscill.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395266974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen-BEH " "Found design unit 1: gen-BEH" {  } { { "gen.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266978 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen " "Found entity 1: gen" {  } { { "gen.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395266978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-BEH " "Found design unit 1: Timer-BEH" {  } { { "Timer.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395266982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-BEH " "Found design unit 1: Main-BEH" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266986 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395266986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-SYN " "Found design unit 1: add-SYN" {  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266990 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395266990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shll-SYN " "Found design unit 1: shll-SYN" {  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266993 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHLL " "Found entity 1: SHLL" {  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395266993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMSERIAL-BEH " "Found design unit 1: ROMSERIAL-BEH" {  } { { "ROMSERIAL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266997 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMSERIAL " "Found entity 1: ROMSERIAL" {  } { { "ROMSERIAL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395266997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395266997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267001 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395267001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267005 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395267005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartRX-SYN " "Found design unit 1: uartRX-SYN" {  } { { "uartRX.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267009 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartRX " "Found entity 1: uartRX" {  } { { "uartRX.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395267009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL_altfp_mult_tao-RTL " "Found design unit 1: MUL_altfp_mult_tao-RTL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267069 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mul-RTL " "Found design unit 2: mul-RTL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1451 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267069 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL_altfp_mult_tao " "Found entity 1: MUL_altfp_mult_tao" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267069 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUL " "Found entity 2: MUL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395267069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_int_to_float.vhd 20 10 " "Found 20 design units, including 10 entities, in source file conv_int_to_float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_qvf-RTL " "Found design unit 1: CONV_INT_TO_FLOAT_altbarrel_shift_qvf-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL " "Found design unit 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL " "Found design unit 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL " "Found design unit 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL " "Found design unit 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL " "Found design unit 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL " "Found design unit 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL " "Found design unit 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_h1n-RTL " "Found design unit 9: CONV_INT_TO_FLOAT_altfp_convert_h1n-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 conv_int_to_float-RTL " "Found design unit 10: conv_int_to_float-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_qvf " "Found entity 1: CONV_INT_TO_FLOAT_altbarrel_shift_qvf" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7 " "Found entity 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8 " "Found entity 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_ENTITY_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7 " "Found entity 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_ENTITY_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8 " "Found entity 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_ENTITY_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7 " "Found entity 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_ENTITY_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8 " "Found entity 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_ENTITY_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6 " "Found entity 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_ENTITY_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_h1n " "Found entity 9: CONV_INT_TO_FLOAT_altfp_convert_h1n" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""} { "Info" "ISGN_ENTITY_NAME" "10 CONV_INT_TO_FLOAT " "Found entity 10: CONV_INT_TO_FLOAT" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395267125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDSUB_altbarrel_shift_35e-RTL " "Found design unit 1: ADDSUB_altbarrel_shift_35e-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADDSUB_altbarrel_shift_olb-RTL " "Found design unit 2: ADDSUB_altbarrel_shift_olb-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ADDSUB_altpriority_encoder_3e8-RTL " "Found design unit 3: ADDSUB_altpriority_encoder_3e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ADDSUB_altpriority_encoder_6e8-RTL " "Found design unit 4: ADDSUB_altpriority_encoder_6e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ADDSUB_altpriority_encoder_be8-RTL " "Found design unit 5: ADDSUB_altpriority_encoder_be8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ADDSUB_altpriority_encoder_3v7-RTL " "Found design unit 6: ADDSUB_altpriority_encoder_3v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ADDSUB_altpriority_encoder_6v7-RTL " "Found design unit 7: ADDSUB_altpriority_encoder_6v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ADDSUB_altpriority_encoder_bv7-RTL " "Found design unit 8: ADDSUB_altpriority_encoder_bv7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ADDSUB_altpriority_encoder_r08-RTL " "Found design unit 9: ADDSUB_altpriority_encoder_r08-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ADDSUB_altpriority_encoder_rf8-RTL " "Found design unit 10: ADDSUB_altpriority_encoder_rf8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ADDSUB_altpriority_encoder_qb6-RTL " "Found design unit 11: ADDSUB_altpriority_encoder_qb6-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ADDSUB_altpriority_encoder_nh8-RTL " "Found design unit 12: ADDSUB_altpriority_encoder_nh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ADDSUB_altpriority_encoder_qh8-RTL " "Found design unit 13: ADDSUB_altpriority_encoder_qh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ADDSUB_altpriority_encoder_vh8-RTL " "Found design unit 14: ADDSUB_altpriority_encoder_vh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ADDSUB_altpriority_encoder_fj8-RTL " "Found design unit 15: ADDSUB_altpriority_encoder_fj8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ADDSUB_altpriority_encoder_n28-RTL " "Found design unit 16: ADDSUB_altpriority_encoder_n28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ADDSUB_altpriority_encoder_q28-RTL " "Found design unit 17: ADDSUB_altpriority_encoder_q28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 ADDSUB_altpriority_encoder_v28-RTL " "Found design unit 18: ADDSUB_altpriority_encoder_v28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 ADDSUB_altpriority_encoder_f48-RTL " "Found design unit 19: ADDSUB_altpriority_encoder_f48-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 ADDSUB_altpriority_encoder_e48-RTL " "Found design unit 20: ADDSUB_altpriority_encoder_e48-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 ADDSUB_altfp_add_sub_mal-RTL " "Found design unit 21: ADDSUB_altfp_add_sub_mal-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1548 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 addsub-RTL " "Found design unit 22: addsub-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4859 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDSUB_altbarrel_shift_35e " "Found entity 1: ADDSUB_altbarrel_shift_35e" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDSUB_altbarrel_shift_olb " "Found entity 2: ADDSUB_altbarrel_shift_olb" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADDSUB_altpriority_encoder_3e8 " "Found entity 3: ADDSUB_altpriority_encoder_3e8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADDSUB_altpriority_encoder_6e8 " "Found entity 4: ADDSUB_altpriority_encoder_6e8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "5 ADDSUB_altpriority_encoder_be8 " "Found entity 5: ADDSUB_altpriority_encoder_be8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "6 ADDSUB_altpriority_encoder_3v7 " "Found entity 6: ADDSUB_altpriority_encoder_3v7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "7 ADDSUB_altpriority_encoder_6v7 " "Found entity 7: ADDSUB_altpriority_encoder_6v7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "8 ADDSUB_altpriority_encoder_bv7 " "Found entity 8: ADDSUB_altpriority_encoder_bv7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "9 ADDSUB_altpriority_encoder_r08 " "Found entity 9: ADDSUB_altpriority_encoder_r08" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "10 ADDSUB_altpriority_encoder_rf8 " "Found entity 10: ADDSUB_altpriority_encoder_rf8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "11 ADDSUB_altpriority_encoder_qb6 " "Found entity 11: ADDSUB_altpriority_encoder_qb6" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "12 ADDSUB_altpriority_encoder_nh8 " "Found entity 12: ADDSUB_altpriority_encoder_nh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "13 ADDSUB_altpriority_encoder_qh8 " "Found entity 13: ADDSUB_altpriority_encoder_qh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "14 ADDSUB_altpriority_encoder_vh8 " "Found entity 14: ADDSUB_altpriority_encoder_vh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "15 ADDSUB_altpriority_encoder_fj8 " "Found entity 15: ADDSUB_altpriority_encoder_fj8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "16 ADDSUB_altpriority_encoder_n28 " "Found entity 16: ADDSUB_altpriority_encoder_n28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "17 ADDSUB_altpriority_encoder_q28 " "Found entity 17: ADDSUB_altpriority_encoder_q28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "18 ADDSUB_altpriority_encoder_v28 " "Found entity 18: ADDSUB_altpriority_encoder_v28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "19 ADDSUB_altpriority_encoder_f48 " "Found entity 19: ADDSUB_altpriority_encoder_f48" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "20 ADDSUB_altpriority_encoder_e48 " "Found entity 20: ADDSUB_altpriority_encoder_e48" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "21 ADDSUB_altfp_add_sub_mal " "Found entity 21: ADDSUB_altfp_add_sub_mal" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""} { "Info" "ISGN_ENTITY_NAME" "22 ADDSUB " "Found entity 22: ADDSUB" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4845 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395267197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADSR-SYN " "Found design unit 1: ADSR-SYN" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267202 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADSR " "Found entity 1: ADSR" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395267202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_float_to_int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file conv_float_to_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_00g-RTL " "Found design unit 1: CONV_FLOAT_TO_INT_altbarrel_shift_00g-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267264 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_h1n-RTL " "Found design unit 2: CONV_FLOAT_TO_INT_altfp_convert_h1n-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 405 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267264 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 conv_float_to_int-RTL " "Found design unit 3: conv_float_to_int-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1746 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267264 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_00g " "Found entity 1: CONV_FLOAT_TO_INT_altbarrel_shift_00g" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267264 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_h1n " "Found entity 2: CONV_FLOAT_TO_INT_altfp_convert_h1n" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267264 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_FLOAT_TO_INT " "Found entity 3: CONV_FLOAT_TO_INT" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395267264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCK " "Found entity 1: BLOCK" {  } { { "BLOCK.bdf" "" { Schematic "C:/Users/Evgeniy/Documents/GitHub/Diplom/BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395267267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Block1-Syn " "Found design unit 1: Block1-Syn" {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395267271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUTtonProc-SYN " "Found design unit 1: BUTtonProc-SYN" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267274 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonProc " "Found entity 1: ButtonProc" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395267274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395267274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADSR " "Elaborating entity \"ADSR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556395267960 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data1 ADSR.vhd(33) " "VHDL Signal Declaration warning at ADSR.vhd(33): used explicit default value for signal \"data1\" because signal was never assigned a value" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1556395267963 "|ADSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB ADDSUB:UADDSUB " "Elaborating entity \"ADDSUB\" for hierarchy \"ADDSUB:UADDSUB\"" {  } { { "ADSR.vhd" "UADDSUB" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altfp_add_sub_mal ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component " "Elaborating entity \"ADDSUB_altfp_add_sub_mal\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\"" {  } { { "ADDSUB.vhd" "ADDSUB_altfp_add_sub_mal_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altbarrel_shift_35e ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"ADDSUB_altbarrel_shift_35e\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "ADDSUB.vhd" "lbarrel_shift" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altbarrel_shift_olb ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"ADDSUB_altbarrel_shift_olb\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "ADDSUB.vhd" "rbarrel_shift" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_qb6 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"ADDSUB_altpriority_encoder_qb6\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "ADDSUB.vhd" "leading_zeroes_cnt" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_r08 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"ADDSUB_altpriority_encoder_r08\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "ADDSUB.vhd" "altpriority_encoder7" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_be8 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"ADDSUB_altpriority_encoder_be8\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "ADDSUB.vhd" "altpriority_encoder10" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_6e8 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"ADDSUB_altpriority_encoder_6e8\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "ADDSUB.vhd" "altpriority_encoder11" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_3e8 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11\|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"ADDSUB_altpriority_encoder_3e8\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11\|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "ADDSUB.vhd" "altpriority_encoder13" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_bv7 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"ADDSUB_altpriority_encoder_bv7\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "ADDSUB.vhd" "altpriority_encoder9" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_6v7 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"ADDSUB_altpriority_encoder_6v7\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "ADDSUB.vhd" "altpriority_encoder15" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_3v7 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15\|ADDSUB_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"ADDSUB_altpriority_encoder_3v7\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15\|ADDSUB_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "ADDSUB.vhd" "altpriority_encoder17" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_rf8 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"ADDSUB_altpriority_encoder_rf8\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "ADDSUB.vhd" "altpriority_encoder8" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_e48 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"ADDSUB_altpriority_encoder_e48\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "ADDSUB.vhd" "trailing_zeros_cnt" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_fj8 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"ADDSUB_altpriority_encoder_fj8\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "ADDSUB.vhd" "altpriority_encoder21" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_vh8 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"ADDSUB_altpriority_encoder_vh8\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "ADDSUB.vhd" "altpriority_encoder23" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_qh8 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"ADDSUB_altpriority_encoder_qh8\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "ADDSUB.vhd" "altpriority_encoder25" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_nh8 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25\|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"ADDSUB_altpriority_encoder_nh8\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25\|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "ADDSUB.vhd" "altpriority_encoder27" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_f48 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"ADDSUB_altpriority_encoder_f48\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "ADDSUB.vhd" "altpriority_encoder22" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_v28 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"ADDSUB_altpriority_encoder_v28\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "ADDSUB.vhd" "altpriority_encoder30" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_q28 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"ADDSUB_altpriority_encoder_q28\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "ADDSUB.vhd" "altpriority_encoder32" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_n28 ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32\|ADDSUB_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"ADDSUB_altpriority_encoder_n28\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32\|ADDSUB_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "ADDSUB.vhd" "altpriority_encoder34" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\"" {  } { { "ADDSUB.vhd" "add_sub1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4598 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395268899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395268899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395268899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395268899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395268899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395268899 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4598 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395268899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lcg " "Found entity 1: add_sub_lcg" {  } { { "db/add_sub_lcg.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_lcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395268974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395268974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lcg ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated " "Elaborating entity \"add_sub_lcg\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2\"" {  } { { "ADDSUB.vhd" "add_sub2" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4609 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395268990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395268990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395268990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395268990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395268990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395268990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395268990 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4609 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395268990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\"" {  } { { "ADDSUB.vhd" "add_sub3" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4620 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269004 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4620 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395269004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_icg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_icg " "Found entity 1: add_sub_icg" {  } { { "db/add_sub_icg.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_icg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395269079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395269079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_icg ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated " "Elaborating entity \"add_sub_icg\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\"" {  } { { "ADDSUB.vhd" "add_sub4" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4631 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269092 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4631 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395269092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbg " "Found entity 1: add_sub_kbg" {  } { { "db/add_sub_kbg.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_kbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395269168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395269168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kbg ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated " "Elaborating entity \"add_sub_kbg\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\"" {  } { { "ADDSUB.vhd" "add_sub5" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269181 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395269181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_adj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_adj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_adj " "Found entity 1: add_sub_adj" {  } { { "db/add_sub_adj.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_adj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395269257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395269257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_adj ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated " "Elaborating entity \"add_sub_adj\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6\"" {  } { { "ADDSUB.vhd" "add_sub6" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4658 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269270 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4658 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395269270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "ADDSUB.vhd" "man_2comp_res_lower" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269284 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395269284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdl " "Found entity 1: add_sub_pdl" {  } { { "db/add_sub_pdl.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_pdl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395269357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395269357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdl ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_pdl:auto_generated " "Elaborating entity \"add_sub_pdl\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_pdl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "ADDSUB.vhd" "man_2comp_res_upper0" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4697 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269371 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4697 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395269371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uuk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uuk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uuk " "Found entity 1: add_sub_uuk" {  } { { "db/add_sub_uuk.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_uuk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395269445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395269445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uuk ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated " "Elaborating entity \"add_sub_uuk\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "ADDSUB.vhd" "man_2comp_res_upper1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4714 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269465 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4714 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395269465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "ADDSUB.vhd" "man_add_sub_upper0" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4759 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269487 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4759 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395269487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "man_add_sub_upper1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269503 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395269503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "ADDSUB.vhd" "man_res_rounding_add_sub_lower" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4803 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269517 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4803 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395269517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qrg " "Found entity 1: add_sub_qrg" {  } { { "db/add_sub_qrg.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_qrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395269592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395269592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qrg ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated " "Elaborating entity \"add_sub_qrg\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "man_res_rounding_add_sub_upper1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4815 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269605 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4815 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395269605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34h " "Found entity 1: add_sub_34h" {  } { { "db/add_sub_34h.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_34h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395269679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395269679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34h ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated " "Elaborating entity \"add_sub_34h\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "ADDSUB.vhd" "trailing_zeros_limit_comparator" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4827 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395269727 ""}  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4827 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395269727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7rh " "Found entity 1: cmpr_7rh" {  } { { "db/cmpr_7rh.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cmpr_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395269801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395269801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7rh ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated " "Elaborating entity \"cmpr_7rh\" for hierarchy \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:UTIMER " "Elaborating entity \"Timer\" for hierarchy \"Timer:UTIMER\"" {  } { { "ADSR.vhd" "UTIMER" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395269809 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556395271389 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556395271389 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556395271389 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395271389 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556395271389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395271571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395271571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395271571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556395271571 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556395271571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_akm " "Found entity 1: shift_taps_akm" {  } { { "db/shift_taps_akm.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/shift_taps_akm.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395271648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395271648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p861 " "Found entity 1: altsyncram_p861" {  } { { "db/altsyncram_p861.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_p861.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395271726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395271726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395271805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395271805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395271882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395271882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395271956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395271956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/cntr_p8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556395272031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395272031 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_akm.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/shift_taps_akm.tdf" 41 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1556395272533 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1556395272533 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556395273356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556395275602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556395275602 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[0\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[0\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[1\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[1\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[2\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[2\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[3\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[3\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[4\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[4\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[5\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[5\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[6\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[6\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[7\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[7\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[8\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[8\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[9\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[9\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[10\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[10\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[11\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[11\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[12\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[12\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[13\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[13\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[14\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[14\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[15\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[15\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[16\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[16\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[17\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[17\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[18\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[18\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[19\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[19\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[20\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[20\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[21\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[21\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[22\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[22\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[23\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[23\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[24\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[24\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[25\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[25\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[26\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[26\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[27\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[27\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[28\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[28\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[29\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[29\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[30\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[30\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUSTAIN_LEVEL\[31\] " "No output dependent on input pin \"SUSTAIN_LEVEL\[31\]\"" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556395275798 "|ADSR|SUSTAIN_LEVEL[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556395275798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1305 " "Implemented 1305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "224 " "Implemented 224 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556395275800 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556395275800 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1036 " "Implemented 1036 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556395275800 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556395275800 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556395275800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "718 " "Peak virtual memory: 718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556395275845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 23:01:15 2019 " "Processing ended: Sat Apr 27 23:01:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556395275845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556395275845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556395275845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556395275845 ""}
