Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar  4 19:55:59 2020
| Host         : IdeapadZ710 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file mnist_network_control_sets_placed.rpt
| Design       : mnist_network
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              66 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              37 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | neuron_idx                           |                               |                1 |              5 |
|  clk_IBUF_BUFG | hidden_neuron_weight_addr[9]_i_1_n_0 |                               |                4 |             10 |
|  clk_IBUF_BUFG | hidden_neurons[0][14]_i_2_n_0        | hidden_neurons[0][14]_i_1_n_0 |                5 |             15 |
|  clk_IBUF_BUFG | neuron_partial_sum_idx[5]_i_1_n_0    |                               |                6 |             22 |
|  clk_IBUF_BUFG |                                      |                               |               18 |             66 |
+----------------+--------------------------------------+-------------------------------+------------------+----------------+


