

================================================================
== Vivado HLS Report for 'accumulateHW'
================================================================
* Date:           Sat Sep  1 00:00:01 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        abmofParseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.01|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   11|    1|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- accumulateHW_label1  |    4|    4|         1|          -|          -|     4|    no    |
        |- accumulateHW_label2  |    4|    4|         1|          -|          -|     4|    no    |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    137|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     69|
|Register         |        -|      -|   1498|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|   1498|    206|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      5|      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |bvh_d_index_2_fu_209_p2  |     +    |      0|  0|  24|          17|          17|
    |bvh_d_index_3_fu_265_p2  |     +    |      0|  0|  24|          17|          17|
    |tmpTmpData_V_fu_239_p2   |     +    |      0|  0|  13|           4|           1|
    |tmp_35_fu_167_p2         |     +    |      0|  0|  17|          11|          11|
    |yIndex_2_fu_195_p2       |     +    |      0|  0|  12|           3|           1|
    |yIndex_3_fu_251_p2       |     +    |      0|  0|  12|           3|           1|
    |tmp_34_fu_161_p2         |     -    |      0|  0|  17|          11|          11|
    |exitcond3_fu_189_p2      |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_fu_245_p2       |   icmp   |      0|  0|   9|           3|           4|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 137|          72|          67|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  27|          5|    1|          5|
    |glPLSlices_V_address0  |  15|          3|   10|         30|
    |p_Val2_6_reg_108       |   9|          2|  720|       1440|
    |yIndex1_reg_118        |   9|          2|    3|          6|
    |yIndex_reg_97          |   9|          2|    3|          6|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  69|         14|  737|       1487|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    4|   0|    4|          0|
    |glPLSlices_V_addr_reg_299  |   10|   0|   10|          0|
    |p_Val2_4_reg_86            |    4|   0|    4|          0|
    |p_Val2_6_reg_108           |  720|   0|  720|          0|
    |tmpData_V_1_reg_309        |  720|   0|  720|          0|
    |tmpTmpData_V_reg_334       |    4|   0|    4|          0|
    |tmp_36_reg_304             |   15|   0|   15|          0|
    |tmp_s_reg_315              |   15|   0|   17|          2|
    |yIndex1_reg_118            |    3|   0|    3|          0|
    |yIndex_reg_97              |    3|   0|    3|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      | 1498|   0| 1500|          2|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     accumulateHW     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     accumulateHW     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     accumulateHW     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     accumulateHW     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     accumulateHW     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     accumulateHW     | return value |
|x                      |  in |   16|   ap_none  |           x          |    scalar    |
|y                      |  in |   16|   ap_none  |           y          |    scalar    |
|pol                    |  in |    1|   ap_none  |          pol         |    scalar    |
|glPLActiveSliceIdx_V   |  in |    2|   ap_none  | glPLActiveSliceIdx_V |    pointer   |
|glPLSlices_V_address0  | out |   10|  ap_memory |     glPLSlices_V     |     array    |
|glPLSlices_V_ce0       | out |    1|  ap_memory |     glPLSlices_V     |     array    |
|glPLSlices_V_we0       | out |    1|  ap_memory |     glPLSlices_V     |     array    |
|glPLSlices_V_d0        | out |  720|  ap_memory |     glPLSlices_V     |     array    |
|glPLSlices_V_q0        |  in |  720|  ap_memory |     glPLSlices_V     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (pol_read)
	4  / (!pol_read)
2 --> 
	3  / true
3 --> 
	3  / (!exitcond3)
	4  / (exitcond3)
4 --> 
	4  / (pol_read & !exitcond)

* FSM state operations: 

 <State 1> : 7.01ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%pol_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %pol) nounwind"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %y) nounwind"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %pol_read, label %1, label %._crit_edge" [abmofParseEvents/src/abmof_hw_accel.cpp:21]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %x_read to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%glPLActiveSliceIdx_V_2 = load i2* @glPLActiveSliceIdx_V, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_32 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %glPLActiveSliceIdx_V_2, i8 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_32 to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_33 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %glPLActiveSliceIdx_V_2, i4 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_33 to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_34 = sub i11 %p_shl_cast, %p_shl1_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:26]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_35 = add i11 %tmp, %tmp_34" [abmofParseEvents/src/abmof_hw_accel.cpp:26]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i11 %tmp_35 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%glPLSlices_V_addr = getelementptr [720 x i720]* @glPLSlices_V, i64 0, i64 %tmp_41_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%tmpData_V_1 = load i720* %glPLSlices_V_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i16 %y_read to i15"

 <State 2> : 3.25ns
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%tmpData_V_1 = load i720* %glPLSlices_V_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_36, i2 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %2" [abmofParseEvents/src/abmof_hw_accel.cpp:27]

 <State 3> : 2.11ns
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i4 [ undef, %1 ], [ %p_Result_s, %3 ]"
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%yIndex = phi i3 [ 0, %1 ], [ %yIndex_2, %3 ]"
ST_3 : Operation 26 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %yIndex, -4" [abmofParseEvents/src/abmof_hw_accel.cpp:27]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_3 : Operation 28 [1/1] (1.65ns)   --->   "%yIndex_2 = add i3 %yIndex, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:27]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %4, label %3" [abmofParseEvents/src/abmof_hw_accel.cpp:27]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:28]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%bvh_d_index = zext i3 %yIndex to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%index_assign_cast = zext i3 %yIndex to i17" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_3 : Operation 33 [1/1] (2.10ns)   --->   "%bvh_d_index_2 = add i17 %index_assign_cast, %tmp_s" [abmofParseEvents/src/abmof_hw_accel.cpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%index_assign_2_cast = zext i17 %bvh_d_index_2 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Repl2_s = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V_1, i32 %index_assign_2_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%val_assign_cast = zext i1 %p_Repl2_s to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_BitSet.i4.i4.i32.i64(i4 %p_Val2_4, i32 %bvh_d_index, i64 %val_assign_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %2" [abmofParseEvents/src/abmof_hw_accel.cpp:27]
ST_3 : Operation 39 [1/1] (1.73ns)   --->   "%tmpTmpData_V = add i4 %p_Val2_4, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %5" [abmofParseEvents/src/abmof_hw_accel.cpp:32]

 <State 4> : 3.25ns
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i720 [ %tmpData_V_1, %4 ], [ %p_Result_2, %6 ]"
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%yIndex1 = phi i3 [ 0, %4 ], [ %yIndex_3, %6 ]"
ST_4 : Operation 43 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %yIndex1, -4" [abmofParseEvents/src/abmof_hw_accel.cpp:32]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_4 : Operation 45 [1/1] (1.65ns)   --->   "%yIndex_3 = add i3 %yIndex1, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [abmofParseEvents/src/abmof_hw_accel.cpp:32]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str5) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:33]
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%bvh_d_index_4 = zext i3 %yIndex1 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:34]
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%index_assign_4_cast = zext i3 %yIndex1 to i17" [abmofParseEvents/src/abmof_hw_accel.cpp:34]
ST_4 : Operation 50 [1/1] (2.10ns)   --->   "%bvh_d_index_3 = add i17 %index_assign_4_cast, %tmp_s" [abmofParseEvents/src/abmof_hw_accel.cpp:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%index_assign_3_cast = zext i17 %bvh_d_index_3 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:34]
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 %bvh_d_index_4)" [abmofParseEvents/src/abmof_hw_accel.cpp:34]
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_Repl2_2 = zext i1 %tmp_39 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:34]
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_2 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %p_Val2_6, i32 %index_assign_3_cast, i64 %p_Repl2_2)" [abmofParseEvents/src/abmof_hw_accel.cpp:34]
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %5" [abmofParseEvents/src/abmof_hw_accel.cpp:32]
ST_4 : Operation 56 [1/1] (3.25ns)   --->   "store i720 %p_Val2_6, i720* %glPLSlices_V_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge" [abmofParseEvents/src/abmof_hw_accel.cpp:37]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [abmofParseEvents/src/abmof_hw_accel.cpp:38]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pol]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ glPLActiveSliceIdx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ glPLSlices_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pol_read               (read             ) [ 01111]
y_read                 (read             ) [ 00000]
x_read                 (read             ) [ 00000]
StgValue_8             (br               ) [ 00000]
tmp                    (trunc            ) [ 00000]
glPLActiveSliceIdx_V_2 (load             ) [ 00000]
tmp_32                 (bitconcatenate   ) [ 00000]
p_shl_cast             (zext             ) [ 00000]
tmp_33                 (bitconcatenate   ) [ 00000]
p_shl1_cast            (zext             ) [ 00000]
tmp_34                 (sub              ) [ 00000]
tmp_35                 (add              ) [ 00000]
tmp_41_cast            (sext             ) [ 00000]
glPLSlices_V_addr      (getelementptr    ) [ 00111]
tmp_36                 (trunc            ) [ 00100]
tmpData_V_1            (load             ) [ 00011]
tmp_s                  (bitconcatenate   ) [ 00011]
StgValue_23            (br               ) [ 00110]
p_Val2_4               (phi              ) [ 00010]
yIndex                 (phi              ) [ 00010]
exitcond3              (icmp             ) [ 00010]
StgValue_27            (speclooptripcount) [ 00000]
yIndex_2               (add              ) [ 00110]
StgValue_29            (br               ) [ 00000]
StgValue_30            (specloopname     ) [ 00000]
bvh_d_index            (zext             ) [ 00000]
index_assign_cast      (zext             ) [ 00000]
bvh_d_index_2          (add              ) [ 00000]
index_assign_2_cast    (zext             ) [ 00000]
p_Repl2_s              (bitselect        ) [ 00000]
val_assign_cast        (zext             ) [ 00000]
p_Result_s             (bitset           ) [ 00110]
StgValue_38            (br               ) [ 00110]
tmpTmpData_V           (add              ) [ 00001]
StgValue_40            (br               ) [ 00011]
p_Val2_6               (phi              ) [ 00001]
yIndex1                (phi              ) [ 00001]
exitcond               (icmp             ) [ 00001]
StgValue_44            (speclooptripcount) [ 00000]
yIndex_3               (add              ) [ 00011]
StgValue_46            (br               ) [ 00000]
StgValue_47            (specloopname     ) [ 00000]
bvh_d_index_4          (zext             ) [ 00000]
index_assign_4_cast    (zext             ) [ 00000]
bvh_d_index_3          (add              ) [ 00000]
index_assign_3_cast    (zext             ) [ 00000]
tmp_39                 (bitselect        ) [ 00000]
p_Repl2_2              (zext             ) [ 00000]
p_Result_2             (bitset           ) [ 00011]
StgValue_55            (br               ) [ 00011]
StgValue_56            (store            ) [ 00000]
StgValue_57            (br               ) [ 00000]
StgValue_58            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pol">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pol"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="glPLActiveSliceIdx_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLActiveSliceIdx_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="glPLSlices_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i720.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i4.i4.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i720.i720.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="pol_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pol_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="y_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="glPLSlices_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="720" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="11" slack="0"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_V_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="720" slack="0"/>
<pin id="84" dir="1" index="2" bw="720" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmpData_V_1/1 StgValue_56/4 "/>
</bind>
</comp>

<comp id="86" class="1005" name="p_Val2_4_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="1"/>
<pin id="88" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_Val2_4_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="97" class="1005" name="yIndex_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="1"/>
<pin id="99" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="yIndex (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="yIndex_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yIndex/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="p_Val2_6_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="720" slack="2147483647"/>
<pin id="110" dir="1" index="1" bw="720" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_6 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_Val2_6_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="720" slack="2"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="720" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="720" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_6/4 "/>
</bind>
</comp>

<comp id="118" class="1005" name="yIndex1_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="1"/>
<pin id="120" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="yIndex1 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="yIndex1_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yIndex1/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="glPLActiveSliceIdx_V_2_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLActiveSliceIdx_V_2/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_32_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_shl_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_33_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="0" index="1" bw="2" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_shl1_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_34_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="0" index="1" bw="6" slack="0"/>
<pin id="164" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_35_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="0" index="1" bw="11" slack="0"/>
<pin id="170" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_41_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_41_cast/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_36_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_s_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="17" slack="0"/>
<pin id="184" dir="0" index="1" bw="15" slack="1"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="exitcond3_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="3" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="yIndex_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yIndex_2/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="bvh_d_index_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bvh_d_index/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="index_assign_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="bvh_d_index_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="17" slack="1"/>
<pin id="212" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bvh_d_index_2/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="index_assign_2_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="17" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_2_cast/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Repl2_s_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="720" slack="1"/>
<pin id="221" dir="0" index="2" bw="17" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_s/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="val_assign_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_cast/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_Result_s_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="0" index="3" bw="1" slack="0"/>
<pin id="234" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmpTmpData_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpTmpData_V/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exitcond_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="yIndex_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yIndex_3/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="bvh_d_index_4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bvh_d_index_4/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="index_assign_4_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_4_cast/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="bvh_d_index_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="17" slack="2"/>
<pin id="268" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bvh_d_index_3/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="index_assign_3_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="17" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_3_cast/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_39_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="1"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_Repl2_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_2/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Result_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="720" slack="0"/>
<pin id="287" dir="0" index="1" bw="720" slack="0"/>
<pin id="288" dir="0" index="2" bw="17" slack="0"/>
<pin id="289" dir="0" index="3" bw="1" slack="0"/>
<pin id="290" dir="1" index="4" bw="720" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="295" class="1005" name="pol_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="3"/>
<pin id="297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pol_read "/>
</bind>
</comp>

<comp id="299" class="1005" name="glPLSlices_V_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="1"/>
<pin id="301" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_V_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_36_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="15" slack="1"/>
<pin id="306" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmpData_V_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="720" slack="1"/>
<pin id="311" dir="1" index="1" bw="720" slack="1"/>
</pin_list>
<bind>
<opset="tmpData_V_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="tmp_s_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="17" slack="1"/>
<pin id="317" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="324" class="1005" name="yIndex_2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="yIndex_2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="p_Result_s_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmpTmpData_V_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="1"/>
<pin id="336" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmpTmpData_V "/>
</bind>
</comp>

<comp id="342" class="1005" name="yIndex_3_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="yIndex_3 "/>
</bind>
</comp>

<comp id="347" class="1005" name="p_Result_2_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="720" slack="0"/>
<pin id="349" dir="1" index="1" bw="720" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="117"><net_src comp="111" pin="4"/><net_sink comp="81" pin=1"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="68" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="133" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="145" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="129" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="181"><net_src comp="62" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="101" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="101" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="101" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="101" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="90" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="201" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="225" pin="1"/><net_sink comp="229" pin=3"/></net>

<net id="243"><net_src comp="90" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="122" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="122" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="122" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="122" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="257" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="111" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="270" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="281" pin="1"/><net_sink comp="285" pin=3"/></net>

<net id="298"><net_src comp="56" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="74" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="307"><net_src comp="178" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="312"><net_src comp="81" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="318"><net_src comp="182" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="327"><net_src comp="195" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="332"><net_src comp="229" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="337"><net_src comp="239" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="345"><net_src comp="251" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="350"><net_src comp="285" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: glPLActiveSliceIdx_V | {}
	Port: glPLSlices_V | {4 }
 - Input state : 
	Port: accumulateHW : x | {1 }
	Port: accumulateHW : y | {1 }
	Port: accumulateHW : pol | {1 }
	Port: accumulateHW : glPLActiveSliceIdx_V | {1 }
	Port: accumulateHW : glPLSlices_V | {1 2 }
  - Chain level:
	State 1
		tmp_32 : 1
		p_shl_cast : 2
		tmp_33 : 1
		p_shl1_cast : 2
		tmp_34 : 3
		tmp_35 : 4
		tmp_41_cast : 5
		glPLSlices_V_addr : 6
		tmpData_V_1 : 7
	State 2
	State 3
		exitcond3 : 1
		yIndex_2 : 1
		StgValue_29 : 2
		bvh_d_index : 1
		index_assign_cast : 1
		bvh_d_index_2 : 2
		index_assign_2_cast : 3
		p_Repl2_s : 4
		val_assign_cast : 5
		p_Result_s : 6
		tmpTmpData_V : 1
	State 4
		exitcond : 1
		yIndex_3 : 1
		StgValue_46 : 2
		bvh_d_index_4 : 1
		index_assign_4_cast : 1
		bvh_d_index_3 : 2
		index_assign_3_cast : 3
		tmp_39 : 2
		p_Repl2_2 : 3
		p_Result_2 : 4
		StgValue_56 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |        tmp_35_fu_167       |    0    |    17   |
|          |       yIndex_2_fu_195      |    0    |    12   |
|    add   |    bvh_d_index_2_fu_209    |    0    |    24   |
|          |     tmpTmpData_V_fu_239    |    0    |    13   |
|          |       yIndex_3_fu_251      |    0    |    12   |
|          |    bvh_d_index_3_fu_265    |    0    |    24   |
|----------|----------------------------|---------|---------|
|   icmp   |      exitcond3_fu_189      |    0    |    9    |
|          |       exitcond_fu_245      |    0    |    9    |
|----------|----------------------------|---------|---------|
|    sub   |        tmp_34_fu_161       |    0    |    17   |
|----------|----------------------------|---------|---------|
|          |     pol_read_read_fu_56    |    0    |    0    |
|   read   |      y_read_read_fu_62     |    0    |    0    |
|          |      x_read_read_fu_68     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_129         |    0    |    0    |
|          |        tmp_36_fu_178       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_32_fu_137       |    0    |    0    |
|bitconcatenate|        tmp_33_fu_149       |    0    |    0    |
|          |        tmp_s_fu_182        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      p_shl_cast_fu_145     |    0    |    0    |
|          |     p_shl1_cast_fu_157     |    0    |    0    |
|          |     bvh_d_index_fu_201     |    0    |    0    |
|          |  index_assign_cast_fu_205  |    0    |    0    |
|   zext   | index_assign_2_cast_fu_214 |    0    |    0    |
|          |   val_assign_cast_fu_225   |    0    |    0    |
|          |    bvh_d_index_4_fu_257    |    0    |    0    |
|          | index_assign_4_cast_fu_261 |    0    |    0    |
|          | index_assign_3_cast_fu_270 |    0    |    0    |
|          |      p_Repl2_2_fu_281      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |     tmp_41_cast_fu_173     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|      p_Repl2_s_fu_218      |    0    |    0    |
|          |        tmp_39_fu_274       |    0    |    0    |
|----------|----------------------------|---------|---------|
|  bitset  |      p_Result_s_fu_229     |    0    |    0    |
|          |      p_Result_2_fu_285     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   137   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|glPLSlices_V_addr_reg_299|   10   |
|    p_Result_2_reg_347   |   720  |
|    p_Result_s_reg_329   |    4   |
|     p_Val2_4_reg_86     |    4   |
|     p_Val2_6_reg_108    |   720  |
|     pol_read_reg_295    |    1   |
|   tmpData_V_1_reg_309   |   720  |
|   tmpTmpData_V_reg_334  |    4   |
|      tmp_36_reg_304     |   15   |
|      tmp_s_reg_315      |   17   |
|     yIndex1_reg_118     |    3   |
|     yIndex_2_reg_324    |    3   |
|     yIndex_3_reg_342    |    3   |
|      yIndex_reg_97      |    3   |
+-------------------------+--------+
|          Total          |  2227  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   137  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  2227  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2227  |   146  |
+-----------+--------+--------+--------+
