================================================================================ 
Commit: e71218b2d000098074079d57a366f0504cf48a6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:41:40 2021 -0800 
-------------------------------------------------------------------------------- 
Update files for 2017

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsulePkg.dsc
AlderLakePlatSamplePkg/CapsulePkg.fdf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f1fc6f88a061133305171b75ac0bc3d34cd4f828 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:19:59 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual""

This reverts commit 82e389c821e2806f5b5b58b1770aa65e133dbe36.

This BIOS WA needs to be reverted as the WA will be resided in

 - SPHY 7053 for PCH B0
 - SPHY 7023b for PCH A0

Hsd-es-id: N/A
Original commit date: Wed Dec 30 00:59:05 2020 -0700
Change-Id: If1d4d7a61ca70d8d2c265bf7703e1cd08b76bd4d
Original commit hash: 62986225623efb563b223366ca5eb143faa32660

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 20a1979a6af3dd25e636d4c284def8edd538b253 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:19:49 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Add OV01A1S camera sensor support in BIOS as default setting"

Reverted this change to solve issue : S3 resume fail with debug BIOS.
PostCode 0x00E1.

Hsd-es-id: 16012395323
Original commit date: Tue Jan 5 19:18:45 2021 +0530
Change-Id: Idc01ff84e25c75a53d40776036c86b71bad4741a
Original commit hash: 6a45ff9d409968edf8729079e6e789551bf11f3a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7d1809f2b3c49a239736b37425306d6f9b900d8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:19:38 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Set fixed Release FSP size and Debug FSP size starting ADL and reserve enough space so FSP so size doesn't increase on ADL in the future."

To solve issue: Q8Q9-282 QDF SUT stuck at 00F2 PC while booting in release mode.

This reverts commit 769338519c0a4e998020f0db6f6baa4ef1c439f8.

Hsd-es-id: 1508694396
Original commit date: Mon Jan 4 07:29:13 2021 -0700
Change-Id: Icb982619da1cd2004f45a79f39618d13e99aad9f
Original commit hash: e01f8b9c88c1c7b0e1eb4286fd965663317039c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 9a2303cb68703a7869b5eae797680a238a8217b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:19:13 2021 -0800 
-------------------------------------------------------------------------------- 
Add knob to allow serial port when fast boot is enabled

PPV requires fast enabled and serial port enabled. Ported fix from Cannonlake.

Hsd-es-id: 16012349850
Original commit date: Wed Dec 30 11:31:29 2020 +0800
Change-Id: I9a162828c00f536f2b4f0d836fc70c1702575dff
Original commit hash: af9c08d657fe621b31f047564513e5e098359ca2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 262dc3b8ba099e63928dbccbfa29c454956d0aed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:19:03 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/GPIO: EBG GPIO definition overlap

GPIO defines for EBG fixed

Hsd-es-id: 1508228759
Original commit date: Tue Dec 15 10:02:45 2020 +0100
Change-Id: Ic55bdc96da99eea9ef61fc24b39b2928db453fe8
Original commit hash: 1cf1d89cc1257acb74672067b48dfb1334a6619c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer3.h

================================================================================ 
Commit: 22c40be99e18d6ce6f8a29b8201fbe1b451fc9ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:18:47 2021 -0800 
-------------------------------------------------------------------------------- 
Add OV01A1S camera sensor support in BIOS as default setting

Hsd-es-id: 16012268709, 1508687424
Original commit date: Wed Dec 16 14:55:45 2020 +0530
Change-Id: Iac6077b244a3d8da54a406f394bfcdedfafa65e0
Original commit hash: edb7e21bc22801977085403b78d2a2f9be987232

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7e2ab032fa4b097b40d6c6774c603a2cadac0a47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:18:13 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jan 4 01:28:02 2021 -0800
Change-Id: I025d39dcf8e2c84c61be706e0c11bc400bc39d5c
Original commit hash: 2a89920c59f19732c0f5eb8b47ac043a0a45e5a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8aa3d96a1ebc8cf4a2fcfefb6babfb4e5984d008 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:17:53 2021 -0800 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg: Added acpi debug output enable

Previously, functionality was added to the Alderlake project to allow acpi serial output messages
(ADBG acpi function) to be selectively enabled or disabled depending on the status of a boolean PCD.
Now this functionality is being added to MeteorLake also. Anywhere the AcpiDebug.h file is included,
ADBG function calls are erased (if the flag is zero). Otherwise nothing is changed.

In addition, some setup menu logic was added to allow the ADBG method to check if Acpi debug output
is enabled. IADG was added to the .aht file. This variable indicates whether acpi debug output is on or
off in the acpi setup menu. If it's on, then the ADBG function proceeds normally. Otherwise the function
simply returns.

Also, the ADBG method definition was updated to use the boolean PCD. If the PCD is on, then the function is
there, otherwise it is not included. Similar to the implemention in the ADL version of the ADBG method,
an optional call to ODBG was added. This will act as the OEM specific implentation of the serial debug method.
And also like before, the debug message is stored in the kernel debugger.

Hsd-es-id: 22011728068
Original commit date: Tue Dec 15 19:00:05 2020 -0800
Change-Id: Ie8bae0bdb9c622dfda60fcf727e41cc72af0f70b
Original commit hash: c2c1e78cbc9821ee38901e6e68092537c222e4d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 22d09b2aa8ab512b2a20eaf8962cac26b8b41c4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:17:34 2021 -0800 
-------------------------------------------------------------------------------- 
RTD3 support for ADL-P HSIO RVP

Hsd-es-id: 16012365700
Original commit date: Tue Dec 1 16:12:41 2020 +0200
Change-Id: Ic895e8fad2f9068b15ec327c690671acbc3eb0b2
Original commit hash: 684c61131b0e42bcd6229ca8e41863847bf9b3bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 68a2c1572d192c77de5067efab00eb3d1b51d1b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:17:22 2021 -0800 
-------------------------------------------------------------------------------- 
[MTL] [ADL P/M] Unable to program TBT SSID and SVID via PCI cfg space

Merge code change from TGL
SHA-1 : 0e0223a937ebe0ab4cf9f067bacb9f182f8d861f
        862063546a123bb7b2feafcfc0ce3237eeda0ead

Hsd-es-id: 1508685992, 1508686009
Original commit date: Tue Dec 29 15:29:40 2020 +0800
Change-Id: Iacab79e852cd8b965275ecffc5d7fa0b85210e84
Original commit hash: 8d0fe4c4fe899910c03120fafe2051fb896e707d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/SiConfig.h
ClientOneSiliconPkg/Include/Library/TbtCommonLib.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiSiSsidLib.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: 3f5c814f98b6517ffca375cb329b5394f29f5a31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:17:12 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Integrate GOP V1052

Hsd-es-id: 16012361535
Original commit date: Thu Dec 24 15:01:08 2020 +0530
Change-Id: I7fcc25d43c8dc4b01cb033fad5cee0564c724105
Original commit hash: 3a1d6772f658150f3105af12ee42fc6a71be8af9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: f00fb02f62172d8586b5f9df7fd01eb296e6877c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:16:41 2021 -0800 
-------------------------------------------------------------------------------- 
Moved dTBT Windows 10 Thunderbolt support setup option out - phase 2

1. Moved dTBT Windows 10 Thunderbolt support setup option out of OS Selection menu
2. Enabled Windows 10 Thunderbolt support to "Enable + RTD3"
3. Removed unsed TBT_SECURITY_LEVEL_KEY

Hsd-es-id: 22011857047
Original commit date: Wed Dec 30 19:57:14 2020 -0800
Change-Id: Ifdf2020c5fdef52943ae64adb77ccdcde3f46563
Original commit hash: 265d24a5183ea7f3d927254f79237804b93bd804

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: bdaa8b71076fa8fa001af930a6395392f737fa5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:16:21 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2017_00

Hsd-es-id: N/A
Original commit date: Sun Jan 3 17:50:02 2021 -0800
Change-Id: I5bb1a7923ebe187a69dafd583d461893e6a21ab2
Original commit hash: 2ba1cb6d4d9a7881c875832388e283e52b18d5f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: eb2d2941234951d94ec3b8db304f019a614df3dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:16:11 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 049041205f700d5abbe525255a07213b3e2c2d19)

Sun Jan 3 22:11:26 2021 +0000
Original commit date: Sun Jan 3 22:11:26 2021 +0000
Original commit hash: a28345581a964ff44181d7a3488fd59e02f8828e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8034f455994fdd6b02097598994b0fe8ed1dcdd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:16:01 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14010281652][ADL-S|ADL-P ] Changing CMOS SAGV hook for two bits instead of one

Issue:
  The CMOS hook for Inputs->SaGvGear is only looking at a single bit (MRC_BIT7) but SaGvGear has four gears, [auto/G1/G2/G4].
Root cause:
  Two bits should be used instead of one to relect four gears.
Solution:
  Every Inputs->SaGvFreq[MrcSaGvPoint3:0] calculation was changed to use BIT6 and BIT7 of CMOS value.
Additional changes:
  [14010814627] Update VRCG to MRS_FSM programming (MR16)

Hsd-es-id: 14010281652,14010814627
Original commit date: Thu Oct 29 14:36:19 2020 +0530
Change-Id: I94b4a912f4f43d19103c65a9db5c39450eaa7516
Original commit hash: dd58142f1fc852fc45754af9d4e63aab2fdb5d8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: dee4a2a1a8b7fe85e787b316acb0db0d7fd6da7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:15:40 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jan 3 01:25:16 2021 -0800
Change-Id: Ia3f4277a1cb5d89a32caa3407ec8fbd5a44c35be
Original commit hash: ea64af8990a2ce1b1d3936769d2e7206727a0e2a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a7b73378cf7915a99042efccb0a2a4c2ca140f17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:15:15 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2016_00

Hsd-es-id: N/A
Original commit date: Sat Jan 2 17:49:27 2021 -0800
Change-Id: I61433ed639d22bfa6f2370a2c75648de5eda64d3
Original commit hash: 3e175d55feb24d49f4d9e3901894d0b2344b5fa0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e62b685b0c23c7f08e82011cf3d9f3330f234b5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:15:08 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jan 2 01:26:15 2021 -0800
Change-Id: I058333e5f52529a17064fc9b18ec215e39618703
Original commit hash: f45e63c31bfe341672c0829ffae1fb309c8649ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d0003b8dc47eaa4f28765ea5852252da6570f3e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:14:54 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2015_00

Hsd-es-id: N/A
Original commit date: Fri Jan 1 17:49:20 2021 -0800
Change-Id: I5780135cd903ef5a59d8f719031af625689b5890
Original commit hash: 25b01b52b7753485726df6b89373e5b3840a80d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6221a9d0092eb0d194d62046a42f7cac4a2976b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:14:47 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jan 1 01:25:53 2021 -0800
Change-Id: I0b13b9671053d2c3661771554c4bdb6565d48f9b
Original commit hash: 2c6fdefc34cd242c1218b4cfaa088f6d53286dc3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 036a442c9c11d09afe1d0698851a5b5d91d25437 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:14:35 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2014_00

Hsd-es-id: N/A
Original commit date: Thu Dec 31 17:49:23 2020 -0800
Change-Id: Ief06da27b3b36ecf48a7d83fe296f5ecdd3a0b11
Original commit hash: 2224ec37066cf5a54fadc29dd63940da33339269

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 16400ea0acd2914a621b4721753c6fd1fc988197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:14:22 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Dec 31 01:25:54 2020 -0800
Change-Id: Iacd66defad74367a8e8a586258d615a30026f8f5
Original commit hash: 672cc7e4826662a4840d15cdcc533a5e66e2184f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a356e81899a3afc7cf80b9cec986b63859c848de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:14:10 2021 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Removed SkipCdClockInit entry from PatchTable.

Removed SkipCdClockInit from ADLP Patch Table as it is not necessary.

Hsd-es-id: N/A
Original commit date: Wed Dec 30 16:21:40 2020 +0530
Change-Id: Ifb7e18f54c526119f61d33e474392f761a42f7ce
Original commit hash: 7071f177652abe8a718683d374325522a2bf8542

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 325fa7d9ea6f793f63599e9d8dc9a6e0ec3ec404 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:13:52 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Graphics: BIOS programs only the audio controller registers with the required BCLK and T-mode settings per the "Audio Link Settings"
- BIOS does not program AUD_FREQ_CTL.
- BIOS does not enable PG3, as all audio registers are in PG0.
- BIOS does not use full CD clock programming sequence.
- BIOS programs only the analog-related bits of AUDIO_PIN_BUF_CTL and UTIL_PIN_BUF_CTL registers as per the guidelines given by the audio IO team.
- BIOS passes the CD clock value to GOP.

Hsd-es-id: 16012365675
Original commit date: Tue Dec 29 22:59:52 2020 +0530
Change-Id: Ic11b2514460654c196b53030550433e93ad30617
Original commit hash: a4a912fa1bb0b8b260faf2731178990ea36384e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c

================================================================================ 
Commit: 30bdec087f98c79e4eb001b4503bef1bb20b6263 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:13:37 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c4cb491b031edcfcfad16b3709362cf33ed670f6)

Thu Dec 31 05:32:22 2020 +0000
Original commit date: Thu Dec 31 05:32:22 2020 +0000
Original commit hash: 57dc5b2be941b0547d0ab7d338c1eb16cc2860e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fce8a3be9b7683dbed72f6bd213ae2b3fe37358e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:13:30 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012374978][ADL-P | DDR4] Update default memory speed for ADL-P DDR4 to G2-2667

Changes:
  Update default ADL-P DDR4 speed t0 G2-2667.
  SAGV: 2133/G2, 2667/G2, 2933/G2 and 3200/G2

Other changes:
  ADL-P: TxFifoSeparation = -2 to enable gear1 for DDR4.
  Update max gear1 MrcClockRatio = 32 to avoid frequecny downgrade with MRC_REF_CLOCK_100
  ADL-P: Revert DDR4 specific patch table updates.

[
Hsd-es-id: 16012374978
Original commit date: Wed Dec 30 08:25:15 2020 +0530
Change-Id: I82e2dc0f1b05e1d45ef14a3f84f1de88ab9a34a3
Original commit hash: b4c640ab2c91c250ff59dd67e8bb6fc5f8646ed4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 3a0cc3a6ac892937af1156e945f73a8f1e2733eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:13:23 2021 -0800 
-------------------------------------------------------------------------------- 
ADL -P: [AEP] Add support for ADL-P AEP DG02 128 Board
Added ADL-P AEP DG02 128 BIOS Support
- Added BoardID
- GPIO changes
- PCIe HSIO mapping changes
- Display Configuration
- USB OC changes
- Memory LP5 changes

Hsd-es-id: 16012162215
Original commit date: Tue Nov 17 10:49:35 2020 +0530
Change-Id: Ibe4dc0861f8a5b3053b1e55ca27a6fd8ff97d580
Original commit hash: e5148feba22bf3d790a90dd6e69190d58ff1c4d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PlatformBoardId.h

================================================================================ 
Commit: 9ef4ed6e0ab824a6cbe01868dcfd09ac8991f55e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:12:48 2021 -0800 
-------------------------------------------------------------------------------- 
Moved dTBT Windows 10 Thunderbolt support setup option out - phase 3

1.Removed PCIE2TBT_GET_ENUMERATION_METHOD and PCIE2TBT_POWER_CYCLE (dead code)
2.Rewrote TbtOsSelectorFormCallBackFunction becase it had several errors, redundant wait time, redundant FOR loop, and logic errors

Hsd-es-id: 22011857047
Original commit date: Tue Dec 29 17:40:56 2020 -0800
Change-Id: Ic9cb0de6dc37379021f410ef2a378605e0ad03da
Original commit hash: 90971a1180ba588ee5467fbb633f7436c03dfec9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 82c46036e29a3c20ab4f32c96debedc934ad0786 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:12:41 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2013_00

Hsd-es-id: N/A
Original commit date: Wed Dec 30 18:48:44 2020 -0800
Change-Id: I4648632d08c02599d1e78295c935fba52257ed8f
Original commit hash: 871eff262d76577a2ba5d7c1387466124ad6631c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4dc303e2de108176b513c19d1405fd6d687a83ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:12:34 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1533_00

Hsd-es-id: N/A
Original commit date: Wed Dec 30 17:50:33 2020 -0800
Change-Id: I088e920e3203f5c6111a7086fe1016dec1aca2bb
Original commit hash: de44a5ec7f3b3442bc2ac36904cbdaf56c80f346

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c992ed8ab3c49c1eadef51be96940239290f322d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:12:20 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/PcieRp: Switch to REGISTER_ACCESS"
Which cause boot hang on EGS real silicon
This reverts commit 5040b428f8f6c1697b75b2cd78a9c5f6a62161a2.

Hsd-es-id: 16011413012
Original commit date: Wed Dec 30 08:18:43 2020 -0700
Change-Id: Icd446a020f9bfe0145e2593c5fb100c1647a7abc
Original commit hash: ecb62f62eff828603b8b88bce012fce4e98969de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: f7395134b65f28119d611fca2f88a85bfb53e7c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:11:57 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Code clean up

Removing the remnant code related to EDKII build part4

Hsd-es-id: 1508444151
Original commit date: Wed Dec 16 16:51:47 2020 -0800
Change-Id: Icfda39c98ff82d41b50ffa2302a69725b9284a59
Original commit hash: 7aa12838c1115ec35c8e2d8f98df1d686391ec06

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosInfo/BiosInfo.c
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: b014b1bda4151d80df5974833f6c430b737ba402 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:11:50 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Code clean up

Removing the remnant code related to EDKII build part3

Hsd-es-id: 1508444151
Original commit date: Mon Dec 14 15:16:30 2020 -0800
Change-Id: I1a7f853dbe0577e609515cb8c58ae77db22676d0
Original commit hash: 1acbc0992a00fb53f7b4e223a0ffef9baf2ef4fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformDxeLib.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
AlderLakePlatSamplePkg/PlatformPeiLib.dsc
AlderLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 977ca1c6464b5dd429b8e2b9f1b5d6550502d56d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:11:31 2021 -0800 
-------------------------------------------------------------------------------- 
VMD setting need to be enabled by default in Bios setup page

VMD settings needs to be enabled by default

This reverts commit 58674566b66f1f503fa67a27112d2b6d4416cf2e.

Hsd-es-id: 16012215512
Original commit date: Mon Dec 28 15:24:32 2020 -0800
Change-Id: Iaf6dfb10bd8f8663847405d005017a2ebbee88c4
Original commit hash: 146da2292323d4be432f4b579616cb5a046dccc3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c

================================================================================ 
Commit: 14e3e902513652d7817d39991ad40e1e8f57b108 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:11:23 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P J0] BSOD when boot to OS with BIOS v1523_00_605 on LP5 board

VMD is disabled by default in patch table until BSOD issue on LP5 board is resolved

Hsd-es-id: 1508678148
Original commit date: Mon Dec 28 15:33:42 2020 -0800
Change-Id: I99e671fc97ed54f039794d95e1f6c3459d538400
Original commit hash: 427786318a9991dd061923415a66359703c6f266

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 5cd23336299ddaa741ea2a1f57a6886e8a36ead8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:11:17 2021 -0800 
-------------------------------------------------------------------------------- 
[PORT FROM TGL][ADL] implementation of USB-C Retimer Force Power method in BIOS is missing PART3

Ported from TGL change-id I8f6d92ab86983e224b46a20c0e89aa542c11ef47

Cherry pick SHA Id 37a0c8a2006a24f24048f2b59382ff2ec97b66dc from ICL to TGL.
Added get and set PD commands to EC command list.
Added debug message to EC lib for easy trace log.

Hsd-es-id: N/A
Original commit date: Thu Dec 24 13:07:06 2020 +0800
Change-Id: I2a3c8683449fbd5597195453fb6c5a8856ef4c53
Original commit hash: 9e41ba498f4c7875374576184e3b4bec2d99a2dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeOpenBoardPkg/Include/Library/EcCommands.h
AlderLakeOpenBoardPkg/Library/BaseEcHwLib/BaseEcHwLib.c
AlderLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c

================================================================================ 
Commit: 254e59e99c75a6bef1c99dfe83cb22a3bf05e748 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:10:59 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakePBoards: Enable VTd and pre-boot DMA protection for ADL-P

Please Note:
- This reverts commit 545ce387cebcd37b25041e23ff3f200d48a2df45,
  to enable back SA VTd and pre-boot DMA protection

Known Issue:
Display distortion issue seen on OffBoard Graphics Card which are not IOMMU Compliant,
on ADLP RVP. Screen goes white in SetupPage and Shell.

Recommendation:
- Use External Gfx Cards which are IOMMU Compliant.
- Alternatvely, can update below BIOS knob to prevent this issue:
  Set "Control Iommu Pre-boot Behavior" = "Enable IOMMU during boot with exception list".

Hsd-es-id: 18014261078
Original commit date: Wed Dec 30 11:29:39 2020 +0530
Change-Id: I388f9bd19ae33998573bb87faf3457585d009ae3
Original commit hash: dfede43d3dd72445127962f8c830cb65a2ccdc3b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: cd381201c52eb34af412f20fd1d8941287210ad4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:10:53 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 30 01:26:47 2020 -0800
Change-Id: I30386974e037cf462a6de496de903014dffc5c4a
Original commit hash: 80312e26642b6c95dff29e9e5d001401d5e4e8d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bebf4c4d4bcf1a58eece42b5ebcf5c43e317bfa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:10:42 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][Audio][SNDW]: Need to Set DOAIS register to max value to support multiple SNDW topologies

Description on the DOAIS clock count in BIOS is wrong: instead of 3, 4, 5, 6 clocks, it should be 6, 7, 8, 11 clocks.
Set default value to 11 clocks.

Hsd-es-id: 16012275875
Original commit date: Tue Dec 29 23:16:34 2020 -0800
Change-Id: Ida85dcff12fb0c9e91e8f81ca33fd952d70322b7
Original commit hash: 88c04c7ade1cc583992c6b71c9e31f75f0096197

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h

================================================================================ 
Commit: 9754a03f5c86cb541a0e87ecfbfb3ef386a3e6c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:10:26 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: Switch to REGISTER_ACCESS

Switch PCIe libraries into REGISTER_ACCESS. REGISTER_ACCESS is a generic
replacement for old PCI config and sideband access libraries.

Hsd-es-id: 16011413012
Original commit date: Wed Dec 30 10:47:49 2020 +0530
Change-Id: Ib7384d67be10011eb1cfeefeb18dc5dc430e020b
Original commit hash: 37b1af89da27119308ec2a96e0093248cc5e6f01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 4e0fcf7a37ef9d7d4e2f137aae575a69d6da4cfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:09:34 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-PJ0 P0][BIOS][Regression]: After disabling CNVi mode-"Disabled Integrated" CNVi preset still showing "Yes"

Issue: CNVi present showing Yes is because the GPIO CRF card detection is true.
Resolution: The CNVi present should be changed to CNVi CRF Present, which is more appropriate to current code flow.
Impacted: All C1S projects.

Hsd-es-id: 16012356440
Original commit date: Tue Dec 29 16:44:36 2020 +0800
Change-Id: I1553d31afc18f289d033a91dd1f9713ffb771e86
Original commit hash: 310a70a3e183b607214610c652c179dd675ae59b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: e5ce9431ff81e1cb06db13b5ce6e7de4047c2190 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:09:25 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][J0][PO]- hweq settings are not programmed when peg60/62 NDA + Hotplug enable.

Hsd-es-id: 1308290032
Original commit date: Fri Dec 11 16:09:47 2020 +0530
Change-Id: I68ac70599706cf58baa53aa25e1ed4385abbe8ea
Original commit hash: 25bfa2659496f4833c32f08fe692ccf092ed63f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 1624534767fb13f4f33dc02494ab65a1a7d7e781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:08:44 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1532_00

Hsd-es-id: N/A
Original commit date: Tue Dec 29 17:50:18 2020 -0800
Change-Id: Ic61e5eb9817994e92cc0cf692ef7a891e6c7df03
Original commit hash: 0b5bd12a10f5c5d610a4637cd330865f87732c27

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5703b704fead3bc1111ae47cdd06bcca978e4277 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:08:32 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Rename "Disable PCIe Tunneling over USB4" to "PCIe tunnel over USB4/Thunderbolt" for dTBT and iTBT

1. Disable DTBT PCIE Tunneling Over USB4 (Security level) -> DTBT PCIe Tunnel Over USB4/Thunderbolt
2. (iTBT)PCIE Tunneling for USB4 -> PCIe tunnel over USB4/Thunderbolt
3. Align iTBT, dTBT setup option logic

Hsd-es-id: 22011870819
Original commit date: Mon Dec 28 21:56:12 2020 -0800
Change-Id: I72e650f7c9bb535a0a7ee56ddfec601b8a1050e8
Original commit hash: caf88793c3d2afc26d608dea133253ca67c9325a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: e3160a003966f65f9c1feda892d0bc39adf0147c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:08:03 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit a9774095d207bc3ae830303052b6c5b0f92d3c28)

Tue Dec 29 21:17:10 2020 +0000
Original commit date: Tue Dec 29 21:17:10 2020 +0000
Original commit hash: b8807293cb350cc8432010b745536cd5a977963e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c5a84accd06c554b1db1bedcceb9304ffc16f017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:07:53 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14013225737][ADL-S][B0][DDR4] Memory corruption with SAGV single transition when only Slot1 is populated

Issue:
  Memory corruption after a single SAGV transition (same speed/gear), with specific DDR4 2R OEMx DIMM on slot1 only.

Root cause:
  The issue is caused by ddr4_1dpc feature.
  Missing definition from design - if we use MrsFsmControl.DDR4_Restore_MR6_Per_Device,
  then we need to update the MR6 values registers so that Ranks 0 and 3 are used.
  Otherwise MRC only programs FSM to use DIMM1 registers (Rank2/3), but MC is using ranks0/3 in ddr4_1dpc mode,
  so it was clearing MR6 on Rank0 because the register is zero.

Solution:
  Update DDR4_MR6_VREF_VALUES registers to match Rank0 and Rank3 when ddr4_1dpc is enabled.
  MrsFsmControl.TwoDPC_support should be set because MC uses ranks 0 and 3.

[
Hsd-es-id: 14013225737
Original commit date: Tue Dec 29 10:50:06 2020 -0800
Change-Id: Ib0497f7d4c7ba54cbf9a6735613ee0753e5ebab5
Original commit hash: 56f33f2b4ba52edf1e811db93adf1ab2ae96aaab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 60e5a9eecd2953e244c5997bac3498ef993cacd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:07:22 2021 -0800 
-------------------------------------------------------------------------------- 
RPE:[ADL] Maximum retries to have Max limit to retry

Added code for Maximum retries to have max limit to retry.
Also included code to attempt erase action only once if the maximum
retries value is set to 0.

Hsd-es-id: 16012111741
Original commit date: Wed Dec 16 23:16:21 2020 +0530
Change-Id: I8ccae1afa3b9552924f75b7092f044f5857cd233
Original commit hash: 45f1c29b92c1d4f64113ba71fe9738bb4835db47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h

================================================================================ 
Commit: b787e3cb81f8bca19111a6781d778595623ce994 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:06:28 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][AEP] - DG02 384 board support - Type C bug fix

Bug fix debugged in PO during code review for Type C

Pcds for matching Usb ports mismatched with the Type C ports.

Hsd-es-id: 16012364996
Original commit date: Mon Dec 28 19:42:51 2020 +0530
Change-Id: Id91eec64f6f7212d795b1470eccdad9a7481bda2
Original commit hash: 817e00d89088a7f8785ca1f7d8ab75e3e0086366

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: bcba8c28b8a290360d651ad0c23ab5f92e60456d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:06:20 2021 -0800 
-------------------------------------------------------------------------------- 
Turbo and Configure Turbo BIOS Knobs should be displayed, when either Speed Step or Speed Shift Enabled in BIOS Menu.

Hsd-es-id: 16012318505
Original commit date: Wed Dec 23 11:24:48 2020 +0530
Change-Id: Ic6a37597a54933ebc5b55cd9f5a006f8f9fcec63
Original commit hash: c6bffb8b4de4fa89ecd366da2152db435f512a3b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: fbd09b29accf5dada11e04a9c163aa442f1e035c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:06:13 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Dec 29 01:47:27 2020 -0800
Change-Id: I51a0f1a9470b289c5175c2f9003dbe6ef3a0990c
Original commit hash: 8ced281bb42a10968c20b19d9c23a00200088776

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b9285964f18df73140bb727456e198816395ef28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 16:05:31 2021 -0800 
-------------------------------------------------------------------------------- 
[ADLP-DDR4] Adjust GearRatio and DdrFreqLimit for ADLP DDR4 RVP

- Create a separate PatchTable for DDR4.
- Update the below setup variables in DDR4 PatchTable:
  SA_SETUP.GearRatio = 2
  SA_SETUP.DdrFreqLimit = 2667

Hsd-es-id: N/A
Original commit date: Tue Dec 29 10:29:59 2020 +0530
Change-Id: I556948db3a91014c8bad0c08a78d2a811261fc4d
Original commit hash: eb797a8dfdf6e4bab0282b1f7982eba24ad4d978

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: a19cff66e4070802c2bf8cea160e86c0c3ae64de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:49:25 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1531_00

Hsd-es-id: N/A
Original commit date: Mon Dec 28 17:51:16 2020 -0800
Change-Id: I008efe9ec7f955a53dbc6dac99d4739116de41cb
Original commit hash: 965e50e880b451f41975eb4e692fb9a045ef1c55

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b6208511b7f7794e0bd0a79c5a30e97bd6972284 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:48:28 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fixed duplicate definitions of GUID in SiPkg and other Pkgs.

Removed duplicate definitions of GUID between SiliconPkg and AlderLakeFspBinPkg, PlatformPkg, MerlinXPlatformPkg.
Removed duplicate definitions of GUID in SiliconPkg which already defined in GreenH pkg (MdePkg, IntelSiliconPkg, UefiCpuPkg).
Fixed different GUIDs use the same numbers.

Hsd-es-id: 14012951766
Original commit date: Wed Dec 9 16:37:44 2020 -0800
Change-Id: Ic389325d224ae8d9e58c1efd6a29da1474ee796d
Original commit hash: cb78077078367c663f82a725691cf41d4b2dbf98

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/AlderLakeFspBinPkg.dec
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 4336d8c337f167518099e1fa5f76d89fb2d4b328 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:48:09 2021 -0800 
-------------------------------------------------------------------------------- 
[MTL][OC] BCLK Overclocking for SoC and CPU Die

Adding BCLK overclocking support for SoC and CPU die using OCMB 0x24 and 0x25.

Hsd-es-id: 14011940090
Original commit date: Fri Sep 11 15:11:20 2020 -0700
Change-Id: I0a765510203bd9da39b7d7ee0fc50fdd3d45078c
Original commit hash: ec3894c2beb36e17c81a3b0427a0aeb984893044

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/IccSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 7719a8834fbf693be93a669045b6acd9f389a685 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:47:48 2021 -0800 
-------------------------------------------------------------------------------- 
[MTL]:Add SLE build and Boot support

Hsd-es-id: 16012323594
Original commit date: Fri Dec 18 18:02:58 2020 +0530
Change-Id: I13944c26a56f16d38420801f0b8a7f72945a2cda
Original commit hash: 7c29514bb235dd4053e3ab5bb8be3760b6462b5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: cebd885878ce7a51cdfb6d9e37a55979354b80af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:47:38 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADLP-DDR4] Adjust GearRatio and DdrFreqLimit for ADLP DDR4 RVP"

This reverts commit 1c7a0d4d483d121fd2d8fb76c7189023cb6c8066.

Hsd-es-id: N/A
Original commit date: Mon Jan 4 15:31:07 2021 +0530
Original commit hash: c19a45420ac64dac0e97dfb67bd8f51eadecabb7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: c719d4b5106b33616a0dd3e925c64309c2054dbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:47:28 2021 -0800 
-------------------------------------------------------------------------------- 
[ADLP-DDR4] Adjust GearRatio and DdrFreqLimit for ADLP DDR4 RVP

- Create a separate PatchTable for DDR4.
- Update the below setup variables in DDR4 PatchTable:
  SA_SETUP.GearRatio = 2
  SA_SETUP.DdrFreqLimit = 2667

Hsd-es-id: N/A
Original commit date: Tue Dec 29 10:29:59 2020 +0530
Change-Id: I556948db3a91014c8bad0c08a78d2a811261fc4d
Original commit hash: 1c7a0d4d483d121fd2d8fb76c7189023cb6c8066

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 7a1160f90e50f44ba26c62a2c463e68879290383 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:47:18 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Hda: ADL-P HDA Codec ALC245 reporting incorrect SSID
- fixing the issue by adding back CavsMatchAndSendCodecVerbTable & CavsGetCodecId functions and skipping the same for iDisp Audio codec.

Hsd-es-id: 16012362639
Original commit date: Mon Dec 28 13:07:18 2020 +0530
Change-Id: Iaa863beee71f4185bb8e2ebcda26d0ae7882a80a
Original commit hash: 5d27820437776107b938f31fd46e392cdcf9c707

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLibVer2.c

================================================================================ 
Commit: 5721978b4eba8a1c55f0fe0786564d94c33af6bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:46:59 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Dec 28 01:25:57 2020 -0800
Change-Id: I8d70e5cdba6b0da5464282f58cc9737779328f53
Original commit hash: 6da55eae45d70473ef265edb04fa4fea94da9320

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: af5050260572fa1be5685658072141660295b7b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:46:30 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: [ADL] Wrong board name in PeiDxeBoardIdsLib of AlderLake

Resolution:  There is a Board ID error in PeiDxeBoardIdsLib of AlderLake.
             Check and modify to correct it.

Hsd-es-id: 1508669311
Original commit date: Tue Dec 22 17:35:15 2020 +0800
Change-Id: I86dc8101584dd5fef69e9d3b7c65827a3cb8b48d
Original commit hash: b098f15dbf3636e6757d2d67657ce0453162fdef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 7e4337bc3c08cc030559d396f91e878b540b737f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:46:11 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatformPkg: [ADL] Create BIOS option SPI EISS to control policy PchSpiEiss

[ADL] Create BIOS option SPI EISS to control policy PchSpiEiss

Hsd-es-id: 1308279557
Original commit date: Thu Dec 24 19:41:09 2020 +0800
Change-Id: Iabdcb922c3538d2e2a09c0c59190b5c0e8032e79
Original commit hash: e8ef592997b004dbbc46b6d43df9f4298c349ccf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 8b5105cc2afe60554abd5de8bc4b596ed6d9dd65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:45:57 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS GP# fault on MK-TME disable SKU

MK-TME MSRs should only be accesses if the hardware supports MK-TME.

Hsd-es-id: 1308128314
Original commit date: Wed Dec 23 10:21:16 2020 -0800
Change-Id: I4ca6ecddb60552f26123bf84ef83023f4b80e86d
Original commit hash: 6481d585fa2e5084ce51ad65887f3ec5f41267b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.inf

================================================================================ 
Commit: 1a11fbf5c7352295c4efd93c12b3324c360887c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:44:48 2021 -0800 
-------------------------------------------------------------------------------- 
[PCIe] Implement BWG version 1.6

Set EQTS2IRRC, PX16GEQTS2IRRC and PX32GEQTS2IRRC for Gen5 capable controller

Hsd-es-id: 22011859837
Original commit date: Mon Dec 21 18:00:20 2020 +0530
Change-Id: If9ed4e3f8cacf579b99436462b9883834ec1ed58
Original commit hash: e79eff8a717daf331eff8986b3424910e3f6bb4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: a5ab50141a50d485687dba9952198bdc2873173a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:44:38 2021 -0800 
-------------------------------------------------------------------------------- 
[PCIe] Implement BWG version 1.5

Hsd-es-id: 22011859836
Original commit date: Thu Dec 10 11:26:09 2020 +0530
Change-Id: I430a750222b7d25ba745d12c043320170bcdbfb6
Original commit hash: 0bf243562b2f689a016c299cdf9b105404f9a315

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: ca9aee70f41dfc0402637b78899ae846aac6d9ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:44:27 2021 -0800 
-------------------------------------------------------------------------------- 
Set fixed Release FSP size and Debug FSP size starting ADL and reserve enough space so FSP so size doesn't increase on ADL in the future.

Set Release Fsp size to 1.3MB

Hsd-es-id: 14013184149
Original commit date: Mon Dec 21 17:48:29 2020 +0800
Change-Id: I703b9edde98b590370781dbe2b71eaccfbec3375
Original commit hash: e4ea3a7300f538b218fcf8d1923f58a69bb3adc5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: fca1b1314839951835c158c53a40135da8e5a05c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:43:48 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1527_00

Hsd-es-id: N/A
Original commit date: Sun Dec 27 17:50:17 2020 -0800
Change-Id: I797502989f0ffc6dec4394d71fed4e0a8597a24e
Original commit hash: 5ab7e5730287fe78fb0bb9476bb07dcd1c4fa2a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c0d9b8bcb424b56a1fdf1be81ad82ee7d573530 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:43:02 2021 -0800 
-------------------------------------------------------------------------------- 
Enable SD3E for PEG0 in platform RTD3 code

C1S package has removed following define in PEG namespace in patch commit
fddd07f8306a55bdee17b7982859e57455523b5f

  Name (_DSD, Package () {
    ToUUID("5025030F-842F-4AB4-A561-99A5189762D0"),
    Package () {
      Package (2) {"StorageD3Enable", 1}
    }
  })

Platform RTD3 code add it back accordingly for PEG0

Hsd-es-id: 22011705113
Original commit date: Fri Dec 25 16:35:38 2020 +0800
Change-Id: I69099f0e41f7e0638f9d0d28f9700ded209a51fa
Original commit hash: 50ccdcaa1fe9cb01e9d9abebac8927f9b746e9e2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl

================================================================================ 
Commit: 666fff95fec0e3079b61a8fc7534feacd33dceb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:42:32 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Dec 27 01:25:00 2020 -0800
Change-Id: I479c78f6dabddc3f9baab4521e6e81984612de55
Original commit hash: 536d7afd81ff7bd1402b8c37f4cd80dcf65a9693

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 19a2702f609c43d800e7f331c1ff66b305a02ab4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:42:02 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1526_00

Hsd-es-id: N/A
Original commit date: Sat Dec 26 17:49:08 2020 -0800
Change-Id: Ic676c4f10d420e4fcc9350e8b6703ee9e58c1db4
Original commit hash: 11ff2c3844e411fb5006376d37006c1bff4c1141

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 044cf419f5fca08af798264a575c1f2c324a786c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:41:51 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Dec 26 01:26:23 2020 -0800
Change-Id: Ia78892d813226a08e3c93b933baf4040a3e77376
Original commit hash: 01254619cef300c5163acdbecc14ec866ad9cd64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cfdf5d9fc89402e7545b0d837a28b1dcef4088da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:41:13 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8ac3904c5e33d5d739f73d331398f1ecad3ced04)

Sat Dec 26 02:11:38 2020 +0000
Original commit date: Sat Dec 26 02:11:38 2020 +0000
Original commit hash: b805aea470a4470521995310cf18bed23eb472d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46ab80958d04ae5a55c2fff43e9b86516991f43c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:41:03 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1525_00

Hsd-es-id: N/A
Original commit date: Fri Dec 25 17:49:16 2020 -0800
Change-Id: I15ad080eea5f6635ba22bfd9b2553b241ed31a9b
Original commit hash: 73c3f0e3fcba22997134b0821e77948f9ea6c34b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 11511d468c543593c94287d15a962105018b5bfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:40:53 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg, AlderLakePlatSamplePkg/MrcHealthDataInit: Introduce Telemetry health parameter for MRC

This commit introduces a new bit definition to the
scratchpad register at BIT2, names
SSKPD_PCU_REG BIT2 SSKPD_PCU_SKPD_MEM_BASICMEMORYTEST_FAIL.

- The bit is set if BasicMemoryTest() returns mrcFail,
  followed by a reset. Setting the bit happens
  only on the failure in bmFast.
- On the following boot, the bit is cleared once reporting
  the health check result to Telemetry Health Driver.

MRC is designed to achieve the responsiveness criteria
by taking the fast boot path running BasicMemoryTest() and
skip the full memory training. The enforced cold boot due to
unexpected fast boot failure at BasicMemoryTest() should be
reported as "Advisory" to Telemetry.

BDAT table is optionally reported together for the reference,
if it is found. If it is not found, BDAT Structure field in
PCDT Table is filled with zero.

Hsd-es-id: 22011860857
Original commit date: Thu Oct 29 02:32:58 2020 -0700
Change-Id: I382ac9da2fc0018fe590ec5e45e72082886df56b
Original commit hash: cae145818317fb461e09f1d90e9f0ca7bb033d92

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.c
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h

================================================================================ 
Commit: 19923504cb0dac1a1ab450deacdcf58d3292394b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:40:05 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Dec 25 01:28:10 2020 -0800
Change-Id: I797496ae3b2af5a371c31f08eed9a4be258222ce
Original commit hash: e1755ed15a08e75e4b82253b0b7d10c5ae8a739a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 51b4d5d1ccdaf69fc3ecb8ee125ddc69ed7a39c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:39:35 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit a56fd60e75c744ae0d4e1a2efba1f135af9dc4c2)

Fri Dec 25 06:34:00 2020 +0000
Original commit date: Fri Dec 25 06:34:00 2020 +0000
Original commit hash: 16e87ba1295182c48544bd35af5afd7aebe0f5ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5cca3b0181bc7d5d5a3f5a1c6ff759d84656e068 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:39:28 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] Debug Macro parameter usage error need to be fix

  I have find that in our debug Macro usage have some parameter error, to prevent unexpected memory issue.

Hsd-es-id: 1508565830
Original commit date: Mon Nov 23 19:13:45 2020 +0800
Change-Id: I559e026b4fb600672773b1898a28926a45889e3b
Original commit hash: cc3c14e796829d5c690eae4668a52eb08e4abc9c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiFsp.c
ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeStorageSmm.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c

================================================================================ 
Commit: 1a4a07690b6466eacb76c8a91ad4aee2af989b62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:38:58 2021 -0800 
-------------------------------------------------------------------------------- 
Fix typo in SmBios

In Edk2 repo, there is an incompatible change that fixes some typo in filed name
So, fixing typo in Intel repo is nessary
The defined macro is to update the change without causing build error.
The macro will be removed after the related override in Edk2 repo is removed

Hsd-es-id: N/A
Original commit date: Thu Dec 24 13:16:07 2020 +0800
Change-Id: Iafe8d3fb040614207a9ac50fa155b0195e2da2a6
Original commit hash: c91924f9e3713020417cb15672e8d5cc6122928d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 2a896cdbf7f1b74aba5914f0f2a747e686af4430 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:38:38 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] Remove EC command 0xB0 usage

BIOS Shall not send command 0xB0 to EC as EC doesn't support the command on ADL RVPs
BIOS shall add a PCD: PcdEcBiosGuardEnable and set default disable for ADL build.
BIOS shall check this PCD before sending 0xB0 command to EC.

Hsd-es-id: 16012349856
Original commit date: Wed Dec 23 15:44:12 2020 +0800
Change-Id: Id06bde71964011b476d285b13bf2023622300f7f
Original commit hash: 9a92eb077a7f70d2cece26a57938021f68fb4974

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: db35c8bf6c1b736a58d4b9b40442e770cd9863bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:38:31 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1524_00

Hsd-es-id: N/A
Original commit date: Thu Dec 24 17:49:34 2020 -0800
Change-Id: I18a8e53b28fbaeae9798d0c0013b7e326e338df5
Original commit hash: 9dc277b9ee22bc9f2f24b7c1bfd567cee2266771

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b88e5a1b6125670777de9549cd50563554324ef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:38:16 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][OC]Fix for CPUBclk OC through BIOS not working

Removing condition for CurrentBclkFrequency value of 800.

Hsd-es-id: 1308246060
Original commit date: Wed Dec 23 10:38:41 2020 -0800
Change-Id: I6fb89ae4186ecdd8903fb8ac61559ad67e2b0e6c
Original commit hash: 63d6d86bb8b5bc45e1b584e844124c04f9ecede5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: c826e1394eb990f29b0f0a9dcb4dc3053a040a1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:38:09 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/UpdList: Update UPD list for coreboot

Add 'MicrocodeRegionBase' and 'MicrocodeRegionSize' FSP-S UPD
for coreboot build.

Note: This UPD is already in TGL open source.

Impact Platforms: ADL

Hsd-es-id: N/A
Original commit date: Tue Dec 22 10:16:51 2020 +0530
Change-Id: Ic52b63a6d64be18ab01932b9ade59d0c84ca9346
Original commit hash: 4e17fb59a1b9f54f69a416daec0ffbef144466aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: ceef652df1b3e1afa3a9852bf138e144d8415112 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:38:02 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "AlderLakeBoardPkg/AlderLakePBoards: Enable VTd and pre-boot DMA protection for ADL-P".

To solve display distortion issue from Graphics Card on Peg Slot,
on ADLP RVP. Screen goes white in SetupPage and Shell.

Hsd-es-id: N/A
Original commit date: Thu Dec 24 03:55:37 2020 -0700
Change-Id: I8d3df33545f1ce2bf392ef105cea2206ab5382ba
Original commit hash: aa8e3229ffe8a607b3a813ad8ecaacc4d572782d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: a2c91b8bdc33983c729757bc87cba43f644635ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:37:55 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Add OV01A1S camera sensor support in BIOS as default setting"

To solve ACPI ERROR BSOD issue on ADLP RVPs.

Hsd-es-id: N/A
Original commit date: Thu Dec 24 04:07:52 2020 -0700
Change-Id: I3e3564900ba248684a5aefd2bd913f6cbe553da7
Original commit hash: 1ac924f41c6e6b91e19f4c8e64ed291abf2a50cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7d273df2d701fa83a097daf913f2f8403f89d913 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:37:47 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "VMD setting need to be enabled by default in Bios setup page"

This reverts below commit to solve BSOD
5118ea8ad3789e8061725809e0dd645855ba37df.

Hsd-es-id: 1508678148
Original commit date: Thu Dec 24 02:40:20 2020 -0700
Change-Id: I854684760a8240defbda5643202f49a7a7159a49
Original commit hash: 8d2962ae005e70a3e40adc39ca91ab7dc01e560f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c

================================================================================ 
Commit: 4cc2e46e834abce2293b77c7d63e990e6ab3445b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:37:32 2021 -0800 
-------------------------------------------------------------------------------- 
System is Hanging at PC-0003 while from S3 in TBOOT environmentv.1.19.12
-BIOS clears Temp Gfx BARs to 0 value during End Of Pei call which can be skipped for S3 resume case.

Hsd-es-id: 16011850732
Original commit date: Tue Dec 22 12:11:10 2020 +0530
Change-Id: I7d151c218b8b1c0cf4aee231e39e50ce35d4aa07
Original commit hash: 7ccdb439a6bbf4dffaca9b93474fe747072b6fcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 4ac179695e58ea633e555f952cbf8d348bc31721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:37:25 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Gcc:Set fixed Release FSP size and Debug FSP size starting ADL and reserve enough space so FSP so size doesn't increase on ADL in the future.

Remove fixed pcd in SiPkg and add gcc related pcd and build option

[
Hsd-es-id: 1508668018
Original commit date: Wed Dec 23 15:53:36 2020 +0800
Change-Id: I52a772fff4914e0f6f5f68beb8feaeb508270b4b
Original commit hash: 8855f064f624fd3ea545edd7537c84aaf36249db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/prep.bat
AlderLakeFspPkg/AlderLakeFspPkg.fdf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5d748950e5f3b60f249005cb38411df25bf8bc5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:37:11 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Dec 24 01:26:37 2020 -0800
Change-Id: I27701ffd5baaa731df8910c9e9eb1effa33a3457
Original commit hash: 84fea1003ab08b3a82b3a161751451ab21eedc5a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: be5e84c20cb15c8b3aa5d516004310506e36727a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:37:04 2021 -0800 
-------------------------------------------------------------------------------- 
Add OV01A1S camera sensor support in BIOS as default setting

Hsd-es-id: 16012268709
Original commit date: Wed Dec 16 14:55:45 2020 +0530
Change-Id: I4c10427e25a122af1497ce34ab8dcaa0dcecd64d
Original commit hash: c3952479e3c289c41cedf8cba8e9d24e217ac115

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: fdacaa3e3954a16e4a4d523d3c10c58bf33df256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:36:50 2021 -0800 
-------------------------------------------------------------------------------- 
Microcode patch 0x0000000C update for ADLS B0 and ADLP J0

Hsd-es-id: 16012360918
Original commit date: Thu Dec 24 12:20:19 2020 +0530
Change-Id: Id34e7b3217ac1d185e099bd1318db03d69479fa3
Original commit hash: 0bc7f03770d2d7aa28d044fbbdf04b3f162a1c30

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 93057a4314a77f91ca6e21c180877f607811423b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:36:43 2021 -0800 
-------------------------------------------------------------------------------- 
Load Second microcode for PRMRR is getting failed in FSP API mode
 - MCHECK is not getting loaded in FSP API builds.

Hsd-es-id: 16012357510
Original commit date: Wed Dec 23 16:21:00 2020 +0530
Change-Id: I8a6ece1f3ac8c570151547fbd429571b8710edcd
Original commit hash: e49174f3bfb9c331772253cb64960680e35e740b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 2733c77920de23c4623fa08d678337372083961f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:36:30 2021 -0800 
-------------------------------------------------------------------------------- 
[MTL] Fixing Policy Default mismatch - CpuDmiPreMemConfig

Hsd-es-id: 16011810042
Original commit date: Sat Dec 19 19:10:36 2020 +0530
Change-Id: I0f538fe9b7dce33269725fd5da04eb8a4e7422dc
Original commit hash: 72651b659459753e90caff41f9659feafce9ea04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c

================================================================================ 
Commit: a87b8a3971d3846f96f36b8b02c0157828962a0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:35:46 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1523_00

Hsd-es-id: N/A
Original commit date: Wed Dec 23 17:51:04 2020 -0800
Change-Id: I2a39e36ffd03f8ecb4979cefeb3c045c597d8497
Original commit hash: 0968d518db25e9bdffd2f92074ab60b3793cd24b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c92f5ad213d111c5fccff957648e80d8cec31035 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:35:20 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Remove integrated TCSS IP from uPEP device list.

1) Added PcdAdlLpSupport to differentiate ADL-S/ADL-P.
2) Moved TCSS IPs to the bottom of index.

Hsd-es-id: 22010951613
Original commit date: Mon Nov 16 13:00:44 2020 -0800
Change-Id: Ib39c989af381ae9bfb0b9c76fc1437630a3e96e2
Original commit hash: 640aa7e5577641ddf73ae624e8dfe1e242281574

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 4467793e48ec7dba4bb89d00f5e38c9da5f06c09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:35:12 2021 -0800 
-------------------------------------------------------------------------------- 
VMD setting need to be enabled by default in Bios setup page

VMD and Global mapping settings are enabled by default in the BIOS setup menu

Hsd-es-id: 16012215512
Original commit date: Fri Dec 18 13:49:16 2020 -0800
Change-Id: I36c9041b6fe9722722d84c0d2e0561d02a9a4dfd
Original commit hash: a7e6b8c20bd3fe0d1fea5cd4e974ed46e1a62ff6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c

================================================================================ 
Commit: 2f93fe9605fb153d27aca10f47c3b724cbae9c5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:34:58 2021 -0800 
-------------------------------------------------------------------------------- 
Moved dTBT Windows 10 Thunderbolt support setup option out - phase 1

1.Clean up debug messages extra spaces
2.Remove unsued setup options
3.Add one HiiConstructRequestString which is missed
4.Free memory for the default cases

Hsd-es-id: 22011841332
Original commit date: Mon Dec 21 16:46:15 2020 -0800
Change-Id: If9734b463c39deb3f282da109a92cb17b3f414cd
Original commit hash: 237ab1704163a1c8867af933b9601c71699c29a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: ab67517c3b2fc455b21ad9e22a7c360f3167eac8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:34:30 2021 -0800 
-------------------------------------------------------------------------------- 
Chasm Falls: capsule update, recovery, resiliency support VMD enabled case

Current driver does not support vmd enabled case both in PEI and DXE, in PEI, without recovery ppi installed
RstVmdPeim would not enable blockio module to make ESP accessible, so add recovery ppi installed in PEI.
In DXE, add check for RAID cases, if this pci device is vmd, then still connect it for ESP usage.

Hsd-es-id: 1508671712
Original commit date: Wed Dec 23 15:21:33 2020 +0800
Change-Id: I8eab9c2c6c4551290eb3f0d71ac07ddc4b59b133
Original commit hash: 2024349f09b40b62e6b90171c4acf0bac28adbb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf

================================================================================ 
Commit: 5d2d8e478f25e69f47d06c0d1e73fcda6a542539 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:34:11 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiDxeSmmGpioLib: Fixed skipping two GPIO settins if a non-host definition is detected

A part of while loop code was inserted in side the DEBUG_CODE_BEGIN/DEBUG_CODE_END macros
which were replaced by C preprocessor by a do/while loop and a nested loop was created.
Using a continue statement in the inner loop caused double increment of index in GPIO definition table
and skippin two instead of one element.

Hsd-es-id: 1308286012
Original commit date: Mon Dec 21 16:14:43 2020 +0100
Change-Id: If0b1458bb37a4050610da0d8e71ff699abb982b2
Original commit hash: 2801184dd9d52c2cc1cc4a454422241f5323cc43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioInit.c

================================================================================ 
Commit: df41ef30ef75263a3ebe5a78ab3c25dd8a904a76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:33:52 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL][ADL- P-BEP]: HDMI 2.1 not get detected
 - Updated Device class and AUX_Channel in VBT configuration
   for HDMI 2.1 detection
 - Removed BTUSB interface number

Hsd-es-id: 16012348887
Original commit date: Wed Dec 23 15:13:44 2020 +0530
Change-Id: I907e858f479e584a71050e24b62261f803040e8b
Original commit hash: 9052e34199f38ecf841ba3383022ab545fe6f68c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 86f8cd0d0b460bda9c986168a7706b67ce331e0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:33:24 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL]: Pei Display is enabled by default"

This reverts commit dd20d9853a08ae9527e1a89e0d7841412b6280e4.

Hsd-es-id: 16012154904
Original commit date: Wed Dec 23 02:04:37 2020 -0700
Change-Id: I2505c92aa39aae8469a782bfa2c424a9a03d5efe
Original commit hash: 472e8e799117fd059902eeec7e9e407bbd9d1c1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 516951cefbde84fffcbaa5886e557a59b57ef194 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:33:14 2021 -0800 
-------------------------------------------------------------------------------- 
FSP: Dispatch SiInit after CpuMp

Today in dispatch mode, the code flow is as below:
           /-> FspInit -> CpuMp        -\
  SiInit -                                -> SiInit-PolicyReady
           \-> SiliconPolicyPeiPostMem -/

In API mode, the code flow is as below:
  SiliconPolicyPeiPostMem -> SiInit -> FspInit -> CpuMp -> SiInit-PolicyReady

The implementation in SiliconPolicyPeiPostMem is very tricky
because it doesn't install PolicyReady PPI directly. Instead, it
installs PolicyReady PPI after CpuMp PPI is installed.
It does so because it knows that SiInit-PolicyReady depends on CpuMp.

But a more clean solution is SiliconPolicyPeiPostMem directly
installs PolicyReady PPI and SiInit declares CpuMp dependency in INF.

With the above mentioned change, the code flow for Dispatch mode
will be:
  FspInit -> CpuMp -> SiInit -> SiliconPolicyPeiPostMem -> SiInit-PolicyReady

The code flow for API mode will be:
  SiliconPolicyPeiPostMem -> FspInit -> CpuMp -> SiInit -> SiInit-PolicyReady

The new flow is simpler than the original flow and code logic in
SiliconPolicyPeiPostMem is easy to understand.

Hsd-es-id: 1508629223
Original commit date: Wed Dec 9 21:05:35 2020 +0800
Change-Id: Ibb260ccd9e54340c3b88e9f2b842af06b988899e
Original commit hash: c0dcede096273b446bd7238ed0d78c45c5ec33f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Library/PeiPostMemSiliconPolicyInitLib/PeiPostMemSiliconPolicyInitLib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: 284932dc81c6f9987c16f78be67d3f86952f1007 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:33:04 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 23 01:27:21 2020 -0800
Change-Id: I34b8e5fe6d342f0db11ef2fd49a0dba08985b94b
Original commit hash: 1c7acb9a20a2d0ec6401817029b010fd34598355

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2af9b1fcbcb485c5ff73f26a1f22df1739c0c58c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:32:55 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS to support Per Core OC Ratio Setting for Atom Cores

1. Move Per Core Ratio Override to ClientOneSiliconPkg/PeiOcInitLib.
2. Atom Cluster Ratio Override Support

Hsd-es-id: 16012198143
Original commit date: Wed Dec 9 16:46:51 2020 +0800
Change-Id: I1bdef35e45320e17d7c4788088d769724509fcde
Original commit hash: 25f7cf747a5721375216b01f840cd43fc4ce2b41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Cpu/Include/CpuLimits.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf

================================================================================ 
Commit: 40d764b1bd4becea0aec3db48081ef5a40c35a38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:32:26 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakePBoards: Enable VTd and pre-boot DMA protection for ADL-P

Hsd-es-id: 18014261078
Original commit date: Tue Dec 22 09:50:15 2020 +0100
Change-Id: Ib8f2fe951e89c671f2684bdbab09dc81d8dd4790
Original commit hash: 0cf79beada14765c91339c6e1c58381430010298

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 153cc41511363c81913cf74d21247d82caf05418 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:32:08 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Ngu: Update SetImr() API by removing CP programming

Hsd-es-id: 16012308030
Original commit date: Tue Dec 22 13:23:01 2020 +0530
Change-Id: Ic4ad8c2db19314d18b067bc66fddee73e98dd45e
Original commit hash: 4bb535e56375cf58cd43a89f105c7e5406c588dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiNguInitLib/PeiNguInitLib.c

================================================================================ 
Commit: f5f9ef953b2f61f682f7ee28ab667837b7db3641 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:31:58 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL]Fixing KW issue

Hsd-es-id: 16012350685
Original commit date: Wed Dec 23 08:28:19 2020 +0530
Change-Id: I04d493bc357a2e4bc5f4f4d452e8ef62d7291dfa
Original commit hash: de96d100b2d069d4e140fa051a1b3ed54bdbc8a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: fdd4bb41b1752b27fcd5c9b2876d50cec37156f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:31:15 2021 -0800 
-------------------------------------------------------------------------------- 
[MTL]: Disable ITD Throttle

BIOS provides setup option to:
ITD Throttle Enable/Disable

Hsd-es-id: 1508371176
Original commit date: Wed Dec 16 11:54:25 2020 +0800
Change-Id: Idc8a291d8f9306a64d9c521bf79ed112b3cf07db
Original commit hash: 43e018fe18e29a9d6d30bdc10eea3f1b9637c767

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: c36ab3acd687cdda87a4b9be12a2b40bb536d2c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:30:56 2021 -0800 
-------------------------------------------------------------------------------- 
MTL Port Topologoy-Remote PresetToCoefficient programming for EQ flow

1) Added Gen5 PresettoCoefficient Mapping
2) Modified Gen3 and Gen4 PresettoCoeffiecient Mapping to align with Gen5 PresettoCoefficient

Hsd-es-id: 16012139430
Original commit date: Tue Dec 22 12:14:04 2020 +0530
Change-Id: I2c2dd56f492769a35e89b0534c7b5c24831104f3
Original commit hash: a5cd331b0de627ef513a29771cfa40d51bed8e8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: 74d8d248ffdc41358025ca4492346b91180407f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:30:17 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1522_00

Hsd-es-id: N/A
Original commit date: Tue Dec 22 17:52:29 2020 -0800
Change-Id: I0e236acdea7ba64124754d52711e4959a83b1b03
Original commit hash: 94a4df32a832381409b4b52f1ee70b02c9463d4d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 049a600a7f24acc1c39442a2d7e1f11bb5e3eba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:29:45 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8c15ad5b66a2f37535c3585dc15e342c2938975e)

Tue Dec 22 22:00:38 2020 +0000
Original commit date: Tue Dec 22 22:00:38 2020 +0000
Original commit hash: 91a0a762bf3094c17c73c7b6fa8036750ba53782

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4d390319ded67b8e5b24030bed5cc26c6f3a0b9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:29:38 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14013206722][ADL-S][DDR4] RxVref warning messages

Issue:
  RxVref clamping warnings happen during RdV centering on DDR4 when DIMM1 is populated alone

Root cause:
  RdV sweep range is not adjusted properly in DQTimeCentering1D,
  because MrcCalcMaxRxMargin is checking for Rank0 presence which does not exist when DIMM1 is populated alone.

Solution:
  Skip the rank presence check in MrcCalcMaxRxMargin for RdV parameter, as it is not rank-specific.

[
Hsd-es-id: 14013206722
Original commit date: Tue Dec 22 12:57:46 2020 -0800
Change-Id: I32578d10a3a73d5d7f0a2a4cdd9f53af57d5f580
Original commit hash: d534caa515d9fd76092417efbda4559ef0154048

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 07e9fb02021e4ec0f4418e4c35b50907f9c4c726 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:29:31 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SiPkgPcdInit DSC: Clean up duplicated PcdBdatEnable

This commit cleans up the duplicated PcdBdatEnable setting
in SiPkgPcdInit.dsc.

Hsd-es-id: NA
Original commit date: Tue Dec 22 12:41:47 2020 -0800
Change-Id: I2557312d9b0b8044d3534abedd84944c6d601d70
Original commit hash: a9599915dcd97d739020b8779f3a3b249f4294ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6f9c214ac173eee6ff5823f1c98a721a634cae41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:28:46 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/TraceHub:[EBG] Switching the TraceHub library from CDF to C1S

The Trace Hub library from C1S was adopted to be used in EBG.

Hsd-es-id: 1809946553
Original commit date: Tue Sep 15 15:59:15 2020 +0200
Change-Id: I7ce20e14919974d27afe6c12f80f6793183632c9
Original commit hash: fdf63557d4cea1ca986f100b9c1ba4340dff4ca5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubCpuLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubCpuServerLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubServerLib.inf

================================================================================ 
Commit: b45a6b882ec74f988cf57f79e3a3123e9dbfabf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:28:21 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Include/ConfigBlock: Increased PCH_PM_CONFIG_REVISION for External_Policy_Check_VS

Increased PCH_PM_CONFIG_REVISION for External_Policy_Check_VS build

Hsd-es-id: N/A
Original commit date: Tue Dec 22 13:15:56 2020 +0100
Change-Id: I61168c67f90062fc802950812128da63fdb390bf
Original commit hash: 47820f539861abd2ab0cac53ee9938aaa68d5e37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h

================================================================================ 
Commit: 79164adb3cb2adf441d2fa6b3d042e6671207a07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:28:01 2021 -0800 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/PeiCommonBoardInit: Added implementation of Demoted (Dirty) Warm Reset feature

Added support for Dirty Warm Reset (DWR) in EBG RP.
DWR is a critical EGS platform feature that enables post-reset sticky error data (MCA MSRs, crashlog, etc)
harvesting to enable OEM issue triage.
Changes:
- Added BIOS menu options and knobs to enable and configure DWR
- Added function to configure PCH PMC DWR mode
- Added gDirtyWarmResetGuid PPI that implements DWR flow handler DirtyWarmResetExecute ()
  that exposes BMC device PCIe as (BDF) 2:0:0; it also has ability to stall execution
  to allow crash log collection
- Added gDirtyWarmResetSignalGuid PPI used to signal other drivers before entering stall point
  to execute their DWR/dump procedures
- moved AssignTemporaryBus () and ClearBus () to BasePcieHelperLib

Hsd-es-id: 18010284029
Original commit date: Wed Aug 12 13:26:39 2020 +0200
Change-Id: I252c9539f2937e2276b2d9734f66aba384a795f1
Original commit hash: c533011d7d63f17c75987f6472d9073a8eae534b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/Library/PcieHelperLib.h
ClientOneSiliconPkg/Include/Ppi/Dwr.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/BasePcieHelperLib/BasePcieHelperLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c

================================================================================ 
Commit: a1dc7b13069419a76632be35161956d76d328553 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:27:54 2021 -0800 
-------------------------------------------------------------------------------- 
StatusCodeHandlerLib: Fix a bug about log lost

1. If use PeiDxeDebugLibReportStatusCode as DebugLib, then some logs
after ExitBootService() will be lost, such as the following:
  SaPamLockDxeFsp Start
  PAM_LOCK!!
  SaPamLockDxeFsp End
  PROGRESS CODE: V03101019 I0

2. The root cause:
2.1 The original code will register an unregister function
of gEfiEventExitBootServicesGuid, these unregister functions will call
EFI_RSC_HANDLER_PROTOCOL->Unregister and does not support log through
serial port/USB3/TraceHub etc.
2.2 And some other drivers also register call back funtions of
gEfiEventExitBootServicesGuid.
2.3 Then after the unregister function is called, other call back
function can't out log.

3. The DxeMain will report status code EFI_SW_BS_PC_EXIT_BOOT_SERVICES
after notify all the call back functions of
gEfiEventExitBootServicesGuid.

4. Solution: the StatusCodeHandlerRuntimeDxe.c will not register an
unregister function of gEfiEventExitBootServicesGuid, but unregister it
after receive the status code of EFI_SW_BS_PC_EXIT_BOOT_SERVICES.

Impacted Platforms: ADL, MTL

Hsd-es-id: 16012323174
Original commit date: Thu Dec 17 21:13:22 2020 +0800
Change-Id: Ie4372d347a4ecad0343f62fa8988ad5b0e6b5cba
Original commit hash: 1c7fdfb293f4c1816b4acd885f91e3f52c10f691

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
AlderLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
AlderLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/SerialIoUartStatusCodeWorker.c
AlderLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/Usb3StatusCodeWorker.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.c

================================================================================ 
Commit: c7de594ec5c980ee87c70cadc73bd0b951ff7a1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:27:47 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Dec 22 01:28:05 2020 -0800
Change-Id: If6deb3fa58e0d2995c522a13b5b5292a1434e182
Original commit hash: bd768bd4c13f849b8a109e557405226f540ccb2e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3267a485085fe4170b9b12dee5da215733a3868a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:27:34 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual"

This reverts commit 63a179c4b045beb227948e30ca68b89eca86952c.

Hsd-es-id: N/A
Original commit date: Tue Dec 22 01:52:52 2020 -0700
Change-Id: I98f63e98533a5edfc5dd113d99a1df9b43cfe632
Original commit hash: 657d8e7f8ec90a26bcaae91378fab2cab5618d9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: cdd809051cdced7fee13c07d23554c0081114e4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:27:19 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Move ControlIommu out of patch table

Add the PCD switch to set the ControlIommu item dynamically.

Hsd-es-id: 1508667886
Original commit date: Tue Dec 22 14:41:20 2020 +0800
Change-Id: I6e3696a32f0efdefc354fea37fc63ce68cc888a7
Original commit hash: 5c4bae5a71639f7df55fb62e22b171e6ce4e6c0e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 0680245ae736406d3721f19c7bb8f2be570b70b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:27:11 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 18f13a5eb979ac674b64705b53926632fc78a797)

Tue Dec 22 08:02:36 2020 +0000
Original commit date: Tue Dec 22 08:02:36 2020 +0000
Original commit hash: ee6bc9f1126776634d2193e1c3f7d2c1c99332e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 146f674e1282725b7b8738c4a05be9add19c2d77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:27:05 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012344279][RPL]MRC Simics support in RPL

Skip MrcLockUiCalibration for simics.

[
Hsd-es-id: 16012344279
Original commit date: Tue Dec 22 10:47:37 2020 +0800
Change-Id: I6befdbde66b7cd4f43c7be4f4cdb60a1448f980c
Original commit hash: ad97253d98b1dcab9bd842b6603c065c4f47f653

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5c2fdb2d76b7aae664f57e515bcf7b6cd0211da5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:26:58 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/Pchinfolib: Enable Raid Device ID for FHF

1. ADP-S A0 SKU with DID 7A8B has SATA RAID fuse enabled. This code change ensures that RST supported returns
RST Premium to allow Sata GC register to be set so as to expose RAID device id
2. More DIDs will be added to this part once we have the information.
3. This change is needed as of now to test our Fusing with ADP-S A0 SKUs

Hsd-es-id: 16012331583
Original commit date: Fri Dec 18 15:54:04 2020 +0530
Change-Id: Ie52fed0dab8b6c884bc2631744d3322973a14bd0
Original commit hash: 70a3df2006e1df6b2ce922f8101983836c0942e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 2a13530e7612fab1f31280d31a6e27b46539eff1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:26:51 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Remove EC Less PD version from dTBT setup menu

Adl-s supports EC Less PD, but not able to retrieve PD version since
the design lack of the infrastructure to get PD info.

Hsd-es-id: 22011841332
Original commit date: Thu Dec 17 11:05:02 2020 -0800
Change-Id: I37acb101d173e6289d17cecf33350ebfbe9ef9a1
Original commit hash: 094da2ccb5dfc6e46fc0515f7c42bb6442d3f1ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 5db0e26102844d8882eeb82c70576b53fb189cc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:26:38 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] PCIe Gen3 and Gen4 Cm/Cp control via policy (prevent OEM modification of LibraryPrivate code)
Expose Cm, Cp, PresetCoeffSelection policies

Hsd-es-id: 16012097241
Original commit date: Wed Dec 16 10:43:13 2020 +0530
Change-Id: I42721c620fbe0a5ace97c3d26171fc502d17eeb3
Original commit hash: e95de462c98234da553f5b10b7bba0ab4bee401b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 7aae78cb48f4f181067a8bc1fa175403b9653aeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:26:04 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1521_00

Hsd-es-id: N/A
Original commit date: Mon Dec 21 17:50:02 2020 -0800
Change-Id: I125be469562ea90bfc8eb8444386ac35ee0ed629
Original commit hash: 768b91b88d8f5cf408b98af1c4862799a46a52b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f1671697c8b37c0ce884b3623fdefc582b7eb5cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:25:45 2021 -0800 
-------------------------------------------------------------------------------- 
[ADLCPU+ADP BiG][Security] BIOS Guard Module Update 0x1334 (2.0.4916)

* Integrate BIOS Guard module 0x1334 (2.0.4916) - NPW Signed
* Increased BIOS SVN to 1517
* Module 0x1334 supports ADL-S/P/M CP

Hsd-es-id: 1308184331
Original commit date: Thu Dec 10 21:08:55 2020 +0100
Change-Id: I255a278b926e6ff60aeb46624c440819ee5ed6ff
Original commit hash: e2d56537c386f21ffda4e387308f68a28b269220

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 4e1b1372deebb8b09e589ce2fd556cd5d76e8144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:25:19 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Graphics: BIOS to use Gfx MMIO to detect GT/media/Display presence
- Created API to detect if Display present
- Updated API to check if Display only present

Hsd-es-id: 16012336705
Original commit date: Sat Dec 19 00:47:11 2020 +0530
Change-Id: I00a691d19960fe534256805dae6797c978cd5cf2
Original commit hash: 968e21d00c6aa7d23f0fde26674ae71629285537

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GraphicsInfoFruLib.h

================================================================================ 
Commit: 81d63f4143115d61a3d199a1f1c457572f013821 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:24:59 2021 -0800 
-------------------------------------------------------------------------------- 
[C1S] Simplify CPU/PCH PCIE RP ACPI code to align with each other.

Following ACPI Refactoring has been done.
1) Renaming PSD0 FieldUnitObj for PCH RP ConfigSpace Operation region to D3HT.
2) Adding _PS0 and _PS3 method for PCH RP in C1S code and removing corresponding code from Platform files.
3) Adding Platform Hook method for _PS0 and _PS3 for both PCH and CPU PCIE RP.
4) Renaming LTRZ IntObj for PCH RP local Variable to LTEN.
5) Align the PCH and CPU PCIE RP ConfigSpace Operation region.

Hsd-es-id: 1508654414
Original commit date: Wed Dec 16 04:14:20 2020 +0530
Change-Id: Ie69a5aa0fbc1d4afc342af9fe851052b2458306a
Original commit hash: 8c1a7965af1d6914ca5d3bf0a3bb6695a3e301c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PchPcieCommon.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: d13852f0cd8355cecc6c0378992bbdeb8e3cf41b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:24:46 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Dec 21 02:06:43 2020 -0800
Change-Id: I7f357fc9cdd1617357480eb88a4258cb25b5dd36
Original commit hash: f50fbd488f8d5735c2cbbf66edc28cc8ce11c327

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2d2799f3e8417ca144493148e382471bd8667c65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:24:39 2021 -0800 
-------------------------------------------------------------------------------- 
[Overclocking][P, S SKU] Implement legacy features in MTL-C [Disagg impact]

- PLL Vcc Trim offset mailbox commands changed from OCMB to PCODE MB and Range as 0 - 15

Hsd-es-id: 14011940069
Original commit date: Sun Dec 20 20:35:52 2020 -0800
Change-Id: Ib9e0f4083ac1ea9f4bc92fd20f34e2614f4459a4
Original commit hash: bc3b004a69beb028e88f0700433269354075a802

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 5e1c26f8045343f81400297f350389ccb015692b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:24:32 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL][MTL] Energy Efficient Turbo is still not disabled (POR) even though Bios has disabled them

Hsd-es-id: N/A
Original commit date: Mon Dec 21 15:39:59 2020 +0800
Change-Id: I8f5e3b6cb7cf0ed7c30350e966fc0eb807d4786b
Original commit hash: ee99a1dc3700e87f834dca7612bb63811fc48286

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: 4f0147b9fff3b623854106a8529d87cbb95e0208 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:24:19 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] Clean up of Gen5 setup options for ADL-S(PEG60) and ADL-P(PEG60/PEG62)

Hsd-es-id: 16012341319
Original commit date: Wed Dec 9 11:12:14 2020 +0530
Change-Id: I8de4a3be773e9e5c2e36542792efadb66aa2b41d
Original commit hash: 81f01966742a74710d0fecbb5656e3c4d43888cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: f6d71e8bdc266753d9083c7b1e9d2f7c5b408b2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:24:12 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual""

This reverts commit 47e6613e8a8949677a320d71a46c971f3dde8921.

Hsd-es-id: N/A
Original commit date: Sun Dec 27 11:46:42 2020 +0530
Change-Id: I45c95e5aff297412980906a621c7d1699e194725
Original commit hash: d7f0c94fe1d1b077664c5bbb5c6b7bd7544c77ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 4f1084f22fbb550ed3512593fd12ab82c7be8c62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:23:24 2021 -0800 
-------------------------------------------------------------------------------- 
Features/SmmRuntimeUpdate: Code Clean-up

1. Remove unused instance of SmmCpuRendezvousLib in this pkg
2. Restricted the sample for SMM Driver Update
3. Remove the duplicated MmRuntimeUpdate.h

Hsd-es-id: 1508664996
Original commit date: Mon Dec 21 13:59:39 2020 +0800
Change-Id: Ie74092d07c4e30eca42c50f402e953d2ea04a845
Original commit hash: 5e7a67d32c1906028611a64da2296a502cfa7140

-------------------------------------------------------------------------------- 
[Changed Files]
Features/SmmRuntimeUpdateFeaturePkg/Include/Library/SmmCpuRendezvousLib.h
Features/SmmRuntimeUpdateFeaturePkg/Include/Protocol/MmRuntimeUpdate.h
Features/SmmRuntimeUpdateFeaturePkg/Library/SmmCpuRendezvousLib/SmmCpuRendezvousLib.c
Features/SmmRuntimeUpdateFeaturePkg/Library/SmmCpuRendezvousLib/SmmCpuRendezvousLib.inf
Features/SmmRuntimeUpdateFeaturePkg/Sample/SmmDriverUpdateStandaloneMm/StandaloneMmSample.c
Features/SmmRuntimeUpdateFeaturePkg/Sample/SmmDriverUpdateStandaloneMm/StandaloneMmSample.inf

================================================================================ 
Commit: cd6f28714b2b6ee73c8d00b653ef0128767c3b44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:23:15 2021 -0800 
-------------------------------------------------------------------------------- 
Chasm Falls: Fix BiosGuard status incorrect issue

The uCode FMP instance should to link BiosUpdateHelpersLib, this lib
indicated whether the platform support BiosGuard feature or not.

Hsd-es-id: 1601223411
Original commit date: Fri Dec 11 10:57:47 2020 +0800
Change-Id: Ic98c2507cb6c3f9b5aae28c5173d43abb920e6f3
Original commit hash: e12c7bf5825aa7288fa98b418379261647e2000b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformuCode.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c

================================================================================ 
Commit: 6f9649ea5bdbc09d8d1858014e8a38984fde1b7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:22:56 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Dec 21 07:04:45 2020 +0000
Original commit date: Mon Dec 21 07:04:45 2020 +0000
Original commit hash: 8dcb29bb067c924eef35cc152af96dad8e52559e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 18afe2385a3f95207befb222795c936fc39762f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:22:47 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14013173263][ADL-S][B0][DDR5] MRC fails in ECT when mixing x16 OEMx with x8 Hynix

Issue:
 ECT step fails in DQ swizzling on DDR5 mixed x8/x16 population

Root cause:
 - Ddr5ByteSwizzleTraining is using manual CPGC Start / Stop with MPR test
 - We use CPGC Global Start feature
 - When one MC is populated with x8 and another MC is x16, we only do the Byte swizzle detection on the x16 controller, and skip it on x8
 - CPGC test starts on all controllers, but we stop it manually only on the x16 MC
 - x8 MC is stuck in CPGC test, and subsequent DQ bit mapping fails on this MC.

Solution:
 Enable CpgcSeqCfgA.GLOBAL_STOP_BIND together with GLOBAL_START_BIND

[
Hsd-es-id: 14013173263
Original commit date: Thu Dec 17 01:11:44 2020 -0800
Change-Id: If47a861531b9393da995c6928553b34f68fda34c
Original commit hash: 81f6ce7211b8f837644a0415625e6412eab1e918

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e09aaa79fd7c691bfd02d23ff5efee5c69d1b05b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:22:28 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL]: Pei Display is enabled by default

Hsd-es-id: 16012154904
Original commit date: Fri Dec 18 19:00:45 2020 +0530
Change-Id: Ic57612253ca88a3516ccf9f560daf60e64100acb
Original commit hash: 4e29988199ffbc0973bca1c24935be520f4fb751

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 2d600ff55a9e1e07424aac8945a72557388335b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:22:10 2021 -0800 
-------------------------------------------------------------------------------- 
[C1S] Remove dead code from CpuInit Postmem driver

Remove CpuInit unused code.

Hsd-es-id: 16012318267
Original commit date: Thu Dec 17 18:54:45 2020 +0800
Change-Id: Ib940034616e9f520c69fe8c0747c7276fe082e94
Original commit hash: 7c13587b2e57d6cfffe720a26a2d73655f362732

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 2ccbc73c08845a0435d175b7d039ea108985e1a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:22:01 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Ngu: Support IMR1M  for stolen Memory reservation
- Created API called SetImr which can be used by any IP Init code to program its IMR.
- Created new IpBlock for NGU

Hsd-es-id: 16012308030
Original commit date: Mon Dec 14 23:22:31 2020 +0530
Change-Id: Ie0ba066a05a62fdab6f73f251d21cf2f39caa3c3
Original commit hash: e301d4b34cf3a9f45a25ceac785a85a1fef882fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ngu/IncludePrivate/Library/PeiNguInitLib.h
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiNguInitLib/PeiNguInitLib.c
ClientOneSiliconPkg/IpBlock/Ngu/LibraryPrivate/PeiNguInitLib/PeiNguInitLib.inf

================================================================================ 
Commit: 7187a6211f4c1bccc3c22ae95e12ea6c5151d8dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:21:39 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] Remove Chm files from AlderLakePlatSamplePkg

Remove
1. AlderLakePlatSamplePkg/Docs/PlatApi.chm.
2. AlderLakePlatSamplePkg/InternalOnly/GenReleaseNoteGit/RPLS_BIOS_0000_00_000_Release_Notes.chm.

Hsd-es-id: 1308275662
Original commit date: Thu Dec 17 18:35:44 2020 +0800
Change-Id: I4f55c6f6a007f18c447b79b8dbd2d0568b1f8ebf
Original commit hash: be9ba1c606c8f907617e44434d8d7f9b542aa7ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Docs/PlatApi.chm

================================================================================ 
Commit: 3ee59b70ad8cc0fcbc22f44be15028b2b4dd12c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:21:30 2021 -0800 
-------------------------------------------------------------------------------- 
[C1S][ADL][MTL]Lean SMM POC:Remove DigitalThermalSensor SMI handlers or refactor not to use SMI

Remove both of ADL and MTL DTS SMI handlers,PowerMgmtSmm driver, BIOS setup option and ASL code flow.

Hsd-es-id: 1508662104
Original commit date: Thu Oct 29 19:46:49 2020 -0700
Change-Id: I8c2b95a0433003b46edf5270eee232288cfb3d50
Original commit hash: 6bd3af7576eca91d7ce0383ed42401d87e4b3d0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDtsLib.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc

================================================================================ 
Commit: cfe1073b8ec8585146d5c0b2aa3ed65fd0c79f32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:21:17 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1517_00

Hsd-es-id: N/A
Original commit date: Sun Dec 20 18:02:36 2020 -0800
Change-Id: Ib0d4b48e7cb21ec2a3dca412e4eb2837bbb96956
Original commit hash: fc999726d7e6481497265aa249272a443936221a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6d4a13534936a882d9eacd06900ade7e5c878d37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:20:20 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Dec 20 01:25:53 2020 -0800
Change-Id: Ic0790aa8afdba9db4220f1e6aa3001483dd0f51b
Original commit hash: 195f382020e873dd770fc23ca8cca994812250c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4872b04f0182a431af4cea2f73efea61214d43ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:19:52 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1516_00

Hsd-es-id: N/A
Original commit date: Sat Dec 19 17:49:18 2020 -0800
Change-Id: I644d37e2c6a69d672fb330142a2ca1ada305fe16
Original commit hash: 2b66b0e634c3a137d3c84e178bf35a9e4939048d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4f3adceda35d051b5011183be29aff136ba0391c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:19:18 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Dec 19 01:24:36 2020 -0800
Change-Id: I745759f975dce8f7c2a8550f83bd601832fe3c18
Original commit hash: 7c2a4fddf6be1f40d0d3eeedce1e8ab0e1b9afc8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d05170b47919a616639fa4e34b07788a28d03b36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:19:02 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/I2C: SerialIoI2cLib

Part 1 (ADL):
- Refactored design of handling I2C communication
- Removed PeiI2cAccessLib
- Moved all I2C register access to Private Lib
- Added Freq support for 20/50/70kHz
- Utilized unions in I2C registers
- Added sanity checks before controller access
- Created SERIALIO_I2C_BLOCK_COMMAND to utilize a single array of commands that will perform dedicated I2C task
- Removed GPIO Expander Lib

[
Hsd-es-id: 14011465239
Original commit date: Tue Nov 17 15:45:58 2020 -0800
Change-Id: I4215997337f3e0b81806d89a3843afa7047ec120
Original commit hash: 15e6aa73619daf694bfdcb96c333f5e0c00d5937

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakePlatSamplePkg/Include/Library/GpioExpanderLib.h
AlderLakePlatSamplePkg/Include/Library/I2cAccessLib.h
AlderLakePlatSamplePkg/Include/Library/I2cMmioConfigLib.h
AlderLakePlatSamplePkg/Library/BaseGpioExpanderLib/BaseGpioExpanderLib.c
AlderLakePlatSamplePkg/Library/BaseGpioExpanderLibNull/BaseGpioExpanderLibNull.c
AlderLakePlatSamplePkg/Library/BaseGpioExpanderLibNull/BaseGpioExpanderLibNull.inf
AlderLakePlatSamplePkg/Library/PeiI2cAccessLib/PeiI2cAccessLib.c
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
AlderLakePlatSamplePkg/Library/PssLib/PssLib.c
AlderLakePlatSamplePkg/Library/PssLib/PssLib.inf
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Include/Library/SerialIoI2cLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Register/SerialIoI2cRegsVer2.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/BaseSerialIoI2cLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/SerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Library/PeiDxeSmmSerialIoAccessLib/SerialIoAccessLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc

================================================================================ 
Commit: f4ce10c47dceb28652858c384f72e107ed041ff1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:18:52 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual"

This reverts commit 63a179c4b045beb227948e30ca68b89eca86952c.

Hsd-es-id: N/A
Original commit date: Tue Dec 22 01:52:52 2020 -0700
Change-Id: I98f63e98533a5edfc5dd113d99a1df9b43cfe632
Original commit hash: 47e6613e8a8949677a320d71a46c971f3dde8921

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 5590618c0353fe2438cf1e9cfb2afd33456444b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:18:44 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "PCIe support for MTL Port Topologoy-Remote PresetToCoefficient programming for EQ flow"

This reverts commit 381df39bc999f2476d7a9346cfbc3aa116e25513.

Hsd-es-id: 16012329112
Original commit date: Sun Dec 20 23:57:16 2020 -0700
Change-Id: I4311ab92082df37962f212872fd6abf6bbc1d007
Original commit hash: cc8e964d01572beddbef5c995aa0f611eca0f11f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: 003af9ade9fceffcfc41e3847ea96d544895e106 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:18:35 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Boot Freq set to Turbo by default  Temp solution - Setting boot mode to 0 for B0 as well, since FSP API builds are failing"

This reverts commit b3de217dde126e233151ee03ddfde2d4950db77c.

Hsd-es-id: 1508378441
Original commit date: Sun Dec 20 23:36:12 2020 -0700
Change-Id: Id156088aef85de8dfd3b080f3dd64297be7431fd
Original commit hash: 148be6b1afef2d28bb05d5f507015cff1037444c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: b51650a8aaa6611c9ddec3e5359ac66c1dec299f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:18:28 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL][OC] Per Atom Cluster VF curve support for Atom Cores.

Adding per atom cluster VF support using OC comannds 0x10/0x11.
Though PCODE allows per atom core control, latest VF settings gets applied to that atom core's cluster.
So BIOS need to expose per cluster control instead of per core control only for the atom cores.
Also correcting few Atom L2 domain controls.

Hsd-es-id: 16012197826
Original commit date: Mon Dec 7 13:21:51 2020 -0800
Change-Id: Iba7a924af657037db2ee7de1a8fd22945c39cea7
Original commit hash: 2bd013d5ddfc3e9b33b0dc544edeee928ce7fe15

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 4fed277587519b53443525c38d4baf43bb5f9ebd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:18:19 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss: Assigning ISH to IRQ#26; fixing mismatch between BIOS and ACPI ITSS policy

 - Updating PeiItssPolicyLibVer2 with IRQs that match ACPI policy
 - Shifting LPSS device IRQ#s to give ISH dedicated IRQ#26
 - Re-adding D18 INTC to _PRT and moving UFS from IRQ16->INTPA to IRQ18->INTPC in Ver2

Hsd-es-id: 16012269044
Original commit date: Thu Dec 17 14:51:00 2020 -0800
Change-Id: Ieb8509ca99ea791b13783abae93994f9d95215a0
Original commit hash: 85a4bfdf3ef1d8ab3a9df592214542f7f9cd8789

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.c

================================================================================ 
Commit: 83c1487f8245c6e290609943d1a48408017aa696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 11 14:18:10 2021 -0800 
-------------------------------------------------------------------------------- 
FDF changes: fix the regression causedby wrong fv size setting.

Uefiboot fv size is wrong, overwrite the IBB size, cause boot failure.
Also checked bkc bios, need fill the free space between each FV.

Hsd-es-id: 16012204383
Original commit date: Wed Dec 16 09:14:12 2020 +0800
Change-Id: I89f8ce7d5a81f492a065ed6ce9b6ae981314c6cc
Original commit hash: acde18eeaac06ef565935b4435e1f8eff234793c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
