<annotationInfo>
<annotationInfo>
<item  id="42" filename="conv/conv_1.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln8_fu_2832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="conv/conv_1.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_2838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="45" filename="conv/conv_1.cpp" linenumber="8" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_2844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="53" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_2850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="conv/conv_1.cpp" linenumber="11" name="c" contextFuncName="conv_1" moduleName="conv_1" rtlName="c_fu_2856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="59" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_fu_2862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_fu_2866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="61" filename="conv/conv_1.cpp" linenumber="35" name="tmp_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_129_fu_2872_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_1_fu_2880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_31_fu_2885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="65" filename="conv/conv_1.cpp" linenumber="35" name="or_ln" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln_fu_2891_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_2_fu_2899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_fu_2904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_1_fu_2910_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_3_fu_2918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_32_fu_2923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_2_fu_2929_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_4_fu_2937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_33_fu_2942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_3_fu_2948_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_5_fu_2956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_34_fu_2961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_4_fu_2967_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_6_fu_2975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="84" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_35_fu_2980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_5_fu_2986_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_7_fu_2994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_36_fu_2999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_6_fu_3005_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_8_fu_3013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_37_fu_3018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_7_fu_3024_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_9_fu_3032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_38_fu_3037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="97" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_8_fu_3043_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_10_fu_3051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_39_fu_3056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_9_fu_3062_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_11_fu_3070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="104" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_40_fu_3075_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_s_fu_3081_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_12_fu_3089_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="108" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_41_fu_3094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="109" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_10_fu_3100_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_13_fu_3108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_42_fu_3113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_11_fu_3119_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_14_fu_3127_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="116" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_43_fu_3132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_12_fu_3138_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="118" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_15_fu_3146_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_44_fu_3151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="121" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_13_fu_3157_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="122" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_16_fu_3165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_45_fu_3170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_14_fu_3176_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="126" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_17_fu_3184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_46_fu_3189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="129" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_15_fu_3195_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="130" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_18_fu_3203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="132" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_47_fu_3208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_16_fu_3214_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="134" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_19_fu_3222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="136" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_48_fu_3227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="137" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_17_fu_3233_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="138" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_20_fu_3241_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="140" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_49_fu_3246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="141" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_18_fu_3252_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_21_fu_3260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="144" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_50_fu_3265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_19_fu_3271_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="146" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_22_fu_3279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_51_fu_3284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="149" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_20_fu_3290_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="150" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_23_fu_3298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_52_fu_3303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_21_fu_3309_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="154" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_24_fu_3317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="156" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_53_fu_3322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="157" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_22_fu_3328_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="158" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_25_fu_3336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="160" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_54_fu_3341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="161" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_23_fu_3347_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="162" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_26_fu_3355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="164" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_55_fu_3360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="165" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_24_fu_3366_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="166" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_27_fu_3374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="168" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_56_fu_3379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="169" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_25_fu_3385_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="170" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_28_fu_3393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="172" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_57_fu_3398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_26_fu_3404_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="174" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_29_fu_3412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="176" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_58_fu_3417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="177" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_27_fu_3423_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="178" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_30_fu_3431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_59_fu_3436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="181" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_28_fu_3442_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="182" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_31_fu_3450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="184" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_60_fu_3455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="185" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_29_fu_3461_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="186" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_32_fu_3469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="193" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_fu_3474_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="194" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_fu_3478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="196" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_fu_3484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="201" filename="conv/conv_1.cpp" linenumber="26" name="tmp_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_130_fu_3490_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="202" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_3498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="203" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_fu_3502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="204" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_3508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="205" filename="conv/conv_1.cpp" linenumber="26" name="tmp_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_131_fu_3514_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="206" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_1_fu_3522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="207" filename="conv/conv_1.cpp" linenumber="26" name="tmp_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_132_fu_3526_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="208" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_2_fu_3534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="209" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_1_fu_3538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="214" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_fu_3544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="215" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_fu_3548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="217" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_fu_3554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="221" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_64_fu_3560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="222" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_fu_3565_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="224" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_32_fu_3570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="225" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_6_fu_3576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="226" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_65_fu_3580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="227" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_1_fu_3585_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="231" filename="conv/conv_1.cpp" linenumber="26" name="tmp_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="232" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="238" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="239" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_fu_3590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="240" filename="conv/conv_1.cpp" linenumber="34" name="tmp_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_2_fu_3594_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="241" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_fu_3604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="242" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_fu_3608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="243" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_1_fu_3614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="244" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_fu_3620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="245" filename="conv/conv_1.cpp" linenumber="34" name="tmp_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="246" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_fu_3626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="247" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_fu_3632_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="255" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_1_fu_3641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="256" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_1_fu_3645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="258" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_1_fu_3651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="263" filename="conv/conv_1.cpp" linenumber="26" name="tmp_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_133_fu_3657_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="264" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_3_fu_3665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="265" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_2_fu_3669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="266" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_1_fu_3675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="267" filename="conv/conv_1.cpp" linenumber="26" name="tmp_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_134_fu_3681_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="268" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_4_fu_3689_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="269" filename="conv/conv_1.cpp" linenumber="26" name="tmp_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_135_fu_3693_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="270" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_5_fu_3701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="271" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_3_fu_3705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="276" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_1_fu_3711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="277" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_1_fu_3715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="279" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_1_fu_3721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="283" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_66_fu_3727_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="284" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_2_fu_3732_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="286" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_33_fu_3737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="287" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_10_fu_3743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="288" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_67_fu_3747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="289" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_3_fu_3752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="293" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="294" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="300" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="301" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_1_fu_3757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="302" filename="conv/conv_1.cpp" linenumber="34" name="tmp_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_5_fu_3761_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="303" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_1_fu_3771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="304" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_2_fu_3775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="305" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_3_fu_3781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="306" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_1_fu_3787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="307" filename="conv/conv_1.cpp" linenumber="34" name="tmp_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="308" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_1_fu_3793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="309" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_1_fu_3799_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="317" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_2_fu_3808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="318" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_2_fu_3812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="320" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_2_fu_3818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="325" filename="conv/conv_1.cpp" linenumber="26" name="tmp_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_136_fu_3824_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="326" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_7_fu_3832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="327" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_4_fu_3836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="328" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_2_fu_3842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="329" filename="conv/conv_1.cpp" linenumber="26" name="tmp_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_137_fu_3848_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="330" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_8_fu_3856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="331" filename="conv/conv_1.cpp" linenumber="26" name="tmp_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_138_fu_3860_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="332" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_9_fu_3868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="333" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_5_fu_3872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="338" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_2_fu_3878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="339" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_2_fu_3882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="341" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_2_fu_3888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="345" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_68" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_68_fu_3894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="346" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_4_fu_3899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="348" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_34_fu_3904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="349" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_14_fu_3910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="350" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_69_fu_3914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="351" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_5_fu_3919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="355" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="356" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="362" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="363" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_2_fu_3924_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="364" filename="conv/conv_1.cpp" linenumber="34" name="tmp_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_10_fu_3928_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="365" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_2_fu_3938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="366" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_4_fu_3942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="367" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_5_fu_3948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="368" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_2_fu_3954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="369" filename="conv/conv_1.cpp" linenumber="34" name="tmp_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="370" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_2_fu_3960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="371" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_2_fu_3966_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="379" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_3_fu_3975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="380" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_3_fu_3979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="382" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_3_fu_3985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="387" filename="conv/conv_1.cpp" linenumber="26" name="tmp_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_139_fu_3991_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="388" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_11_fu_3999_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="389" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_6_fu_4003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="390" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_3_fu_4009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="391" filename="conv/conv_1.cpp" linenumber="26" name="tmp_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_140_fu_4015_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="392" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_12_fu_4023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="393" filename="conv/conv_1.cpp" linenumber="26" name="tmp_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_141_fu_4027_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="394" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_13_fu_4035_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="395" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_7_fu_4039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="400" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_3_fu_4045_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="401" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_3_fu_4049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="403" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_3_fu_4055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="407" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_70_fu_4061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="408" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_6_fu_4066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="410" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_35_fu_4071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="411" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_18_fu_4077_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="412" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_71_fu_4081_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="413" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_7_fu_4086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="417" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="418" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="424" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="425" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_3_fu_4091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="426" filename="conv/conv_1.cpp" linenumber="34" name="tmp_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_14_fu_4095_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="427" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_3_fu_4105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="428" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_6_fu_4109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="429" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_7_fu_4115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="430" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_3_fu_4121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="431" filename="conv/conv_1.cpp" linenumber="34" name="tmp_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="432" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_3_fu_4127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="433" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_3_fu_4133_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="441" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_4_fu_4142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="442" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_4_fu_4146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="444" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_4_fu_4152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="449" filename="conv/conv_1.cpp" linenumber="26" name="tmp_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_142_fu_4158_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="450" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_15_fu_4166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="451" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_8_fu_4170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="452" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_4_fu_4176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="453" filename="conv/conv_1.cpp" linenumber="26" name="tmp_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_143_fu_4182_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="454" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_16_fu_4190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="455" filename="conv/conv_1.cpp" linenumber="26" name="tmp_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_144_fu_4194_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="456" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_17_fu_4202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="457" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_9_fu_4206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="462" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_4_fu_4212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="463" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_4_fu_4216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="465" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_4_fu_4222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="469" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_72_fu_4228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="470" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_8_fu_4233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="472" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_36_fu_4238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="473" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_22_fu_4244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="474" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_73" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_73_fu_4248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="475" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_9_fu_4253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="479" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="480" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="486" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="487" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_4_fu_4258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="488" filename="conv/conv_1.cpp" linenumber="34" name="tmp_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_18_fu_4262_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="489" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_4_fu_4272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="490" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_8_fu_4276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="491" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_9_fu_4282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="492" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_4_fu_4288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="493" filename="conv/conv_1.cpp" linenumber="34" name="tmp_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="494" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_4_fu_4294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="495" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_4_fu_4300_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="503" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_5_fu_4309_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="504" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_5_fu_4313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="506" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_5_fu_4319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="511" filename="conv/conv_1.cpp" linenumber="26" name="tmp_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_145_fu_4325_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="512" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_19_fu_4333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="513" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_10_fu_4337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="514" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_5_fu_4343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="515" filename="conv/conv_1.cpp" linenumber="26" name="tmp_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_146_fu_4349_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="516" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_20_fu_4357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="517" filename="conv/conv_1.cpp" linenumber="26" name="tmp_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_147_fu_4361_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="518" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_21_fu_4369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="519" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_11_fu_4373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="524" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_5_fu_4379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="525" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_5_fu_4383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="527" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_5_fu_4389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="531" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_74" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_74_fu_4395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="532" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_10_fu_4400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="534" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_37_fu_4405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="535" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_26_fu_4411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="536" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_75_fu_4415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="537" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_11_fu_4420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="541" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="542" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="548" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="549" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_5_fu_4425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="550" filename="conv/conv_1.cpp" linenumber="34" name="tmp_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_22_fu_4429_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="551" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_5_fu_4439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="552" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_10_fu_4443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="553" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_11_fu_4449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="554" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_5_fu_4455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="555" filename="conv/conv_1.cpp" linenumber="34" name="tmp_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="556" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_5_fu_4461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="557" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_5_fu_4467_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="565" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_6_fu_4476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="566" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_6_fu_4480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="568" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_6_fu_4486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="573" filename="conv/conv_1.cpp" linenumber="26" name="tmp_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_148_fu_4492_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="574" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_23_fu_4500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="575" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_12_fu_4504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="576" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_6_fu_4510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="577" filename="conv/conv_1.cpp" linenumber="26" name="tmp_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_149_fu_4516_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="578" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_24_fu_4524_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="579" filename="conv/conv_1.cpp" linenumber="26" name="tmp_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_150_fu_4528_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="580" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_25_fu_4536_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="581" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_13_fu_4540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="586" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_6_fu_4546_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="587" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_6_fu_4550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="589" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_6_fu_4556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="593" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_76_fu_4562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="594" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_12_fu_4567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="596" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_38_fu_4572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="597" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_30_fu_4578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="598" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_77" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_77_fu_4582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="599" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_13_fu_4587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="603" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="604" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="610" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="611" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_6_fu_4592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="612" filename="conv/conv_1.cpp" linenumber="34" name="tmp_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_26_fu_4596_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="613" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_6_fu_4606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="614" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_12_fu_4610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="615" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_13_fu_4616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="616" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_6_fu_4622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="617" filename="conv/conv_1.cpp" linenumber="34" name="tmp_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="618" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_6_fu_4628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="619" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_6_fu_4634_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="627" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_7_fu_4643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="628" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_7_fu_4647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="630" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_7_fu_4653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="635" filename="conv/conv_1.cpp" linenumber="26" name="tmp_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_151_fu_4659_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="636" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_27_fu_4667_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="637" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_14_fu_4671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="638" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_7_fu_4677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="639" filename="conv/conv_1.cpp" linenumber="26" name="tmp_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_152_fu_4683_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="640" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_28_fu_4691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="641" filename="conv/conv_1.cpp" linenumber="26" name="tmp_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_153_fu_4695_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="642" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_29_fu_4703_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="643" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_15_fu_4707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="648" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_7_fu_4713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="649" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_7_fu_4717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="651" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_7_fu_4723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="655" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_78" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_78_fu_4729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="656" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_14_fu_4734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="658" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_39_fu_4739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="659" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_34_fu_4745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="660" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_79" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_79_fu_4749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="661" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_15_fu_4754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="665" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="666" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="672" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="673" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_7_fu_4759_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="674" filename="conv/conv_1.cpp" linenumber="34" name="tmp_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_30_fu_4763_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="675" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_7_fu_4773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="676" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_14_fu_4777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="677" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_15_fu_4783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="678" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_7_fu_4789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="679" filename="conv/conv_1.cpp" linenumber="34" name="tmp_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="680" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_7_fu_4795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="681" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_7_fu_4801_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="689" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_8_fu_4810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="690" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_8_fu_4814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="692" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_8_fu_4820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="697" filename="conv/conv_1.cpp" linenumber="26" name="tmp_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_154_fu_4826_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="698" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_31_fu_4834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="699" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_16_fu_4838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="700" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_8_fu_4844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="701" filename="conv/conv_1.cpp" linenumber="26" name="tmp_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_155_fu_4850_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="702" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_32_fu_4858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="703" filename="conv/conv_1.cpp" linenumber="26" name="tmp_156" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_156_fu_4862_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="704" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_33_fu_4870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="705" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_17_fu_4874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="710" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_8_fu_4880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="711" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_8_fu_4884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="713" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_8_fu_4890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="717" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_80" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_80_fu_4896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="718" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_16_fu_4901_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="720" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_40_fu_4906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="721" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_38_fu_4912_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="722" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_81" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_81_fu_4916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="723" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_17_fu_4921_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="727" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="728" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="734" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="735" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_8_fu_4926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="736" filename="conv/conv_1.cpp" linenumber="34" name="tmp_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_34_fu_4930_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="737" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_8_fu_4940_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="738" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_16_fu_4944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="739" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_17_fu_4950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="740" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_8_fu_4956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="741" filename="conv/conv_1.cpp" linenumber="34" name="tmp_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="742" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_8_fu_4962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="743" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_8_fu_4968_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="751" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_9_fu_4977_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="752" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_9_fu_4981_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="754" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_9_fu_4987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="759" filename="conv/conv_1.cpp" linenumber="26" name="tmp_157" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_157_fu_4993_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="760" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_35_fu_5001_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="761" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_18_fu_5005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="762" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_9_fu_5011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="763" filename="conv/conv_1.cpp" linenumber="26" name="tmp_158" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_158_fu_5017_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="764" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_36_fu_5025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="765" filename="conv/conv_1.cpp" linenumber="26" name="tmp_159" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_159_fu_5029_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="766" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_37_fu_5037_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="767" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_19_fu_5041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="772" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_9_fu_5047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="773" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_9_fu_5051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="775" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_9_fu_5057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="779" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_82" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_82_fu_5063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="780" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_18_fu_5068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="782" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_41_fu_5073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="783" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_42_fu_5079_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="784" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_83" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_83_fu_5083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="785" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_19_fu_5088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="789" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="790" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="796" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="797" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_9_fu_5093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="798" filename="conv/conv_1.cpp" linenumber="34" name="tmp_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_38_fu_5097_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="799" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_9_fu_5107_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="800" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_18_fu_5111_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="801" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_19_fu_5117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="802" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_9_fu_5123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="803" filename="conv/conv_1.cpp" linenumber="34" name="tmp_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="804" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_9_fu_5129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="805" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_9_fu_5135_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="813" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_10_fu_5144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="814" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_10_fu_5148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="816" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_10_fu_5154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="821" filename="conv/conv_1.cpp" linenumber="26" name="tmp_160" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_160_fu_5160_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="822" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_39_fu_5168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="823" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_20_fu_5172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="824" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_10_fu_5178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="825" filename="conv/conv_1.cpp" linenumber="26" name="tmp_161" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_161_fu_5184_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="826" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_40_fu_5192_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="827" filename="conv/conv_1.cpp" linenumber="26" name="tmp_162" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_162_fu_5196_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="828" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_41_fu_5204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="829" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_21_fu_5208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="834" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_10_fu_5214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="835" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_10_fu_5218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="837" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_10_fu_5224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="841" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_84" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_84_fu_5230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="842" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_20_fu_5235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="844" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_42_fu_5240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="845" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_46_fu_5246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="846" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_85" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_85_fu_5250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="847" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_21_fu_5255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="851" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="852" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="858" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="859" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_10_fu_5260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="860" filename="conv/conv_1.cpp" linenumber="34" name="tmp_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_42_fu_5264_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="861" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_10_fu_5274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="862" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_20_fu_5278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="863" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_21_fu_5284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="864" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_10_fu_5290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="865" filename="conv/conv_1.cpp" linenumber="34" name="tmp_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="866" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_10_fu_5296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="867" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_10_fu_5302_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="875" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_11_fu_5311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="876" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_11_fu_5315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="878" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_11_fu_5321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="883" filename="conv/conv_1.cpp" linenumber="26" name="tmp_163" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_163_fu_5327_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="884" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_43_fu_5335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="885" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_22_fu_5339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="886" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_11_fu_5345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="887" filename="conv/conv_1.cpp" linenumber="26" name="tmp_164" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_164_fu_5351_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="888" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_44_fu_5359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="889" filename="conv/conv_1.cpp" linenumber="26" name="tmp_165" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_165_fu_5363_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="890" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_45_fu_5371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="891" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_23_fu_5375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="896" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_11_fu_5381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="897" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_11_fu_5385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="899" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_11_fu_5391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="903" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_86" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_86_fu_5397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="904" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_22_fu_5402_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="906" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_43_fu_5407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="907" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_50_fu_5413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="908" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_87" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_87_fu_5417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="909" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_23_fu_5422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="913" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="914" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="920" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="921" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_11_fu_5427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="922" filename="conv/conv_1.cpp" linenumber="34" name="tmp_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_46_fu_5431_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="923" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_11_fu_5441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="924" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_22_fu_5445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="925" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_23_fu_5451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="926" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_11_fu_5457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="927" filename="conv/conv_1.cpp" linenumber="34" name="tmp_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="928" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_11_fu_5463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="929" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_11_fu_5469_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="937" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_12_fu_5478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="938" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_12_fu_5482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="940" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_12_fu_5488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="945" filename="conv/conv_1.cpp" linenumber="26" name="tmp_166" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_166_fu_5494_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="946" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_47_fu_5502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="947" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_24_fu_5506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="948" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_12_fu_5512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="949" filename="conv/conv_1.cpp" linenumber="26" name="tmp_167" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_167_fu_5518_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="950" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_48_fu_5526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="951" filename="conv/conv_1.cpp" linenumber="26" name="tmp_168" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_168_fu_5530_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="952" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_49_fu_5538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="953" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_25_fu_5542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="958" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_12_fu_5548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="959" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_12_fu_5552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="961" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_12_fu_5558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="965" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_88" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_88_fu_5564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="966" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_24_fu_5569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="968" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_44_fu_5574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="969" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_54_fu_5580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="970" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_89" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_89_fu_5584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="971" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_25_fu_5589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="975" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="976" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="982" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="983" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_12_fu_5594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="984" filename="conv/conv_1.cpp" linenumber="34" name="tmp_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_50_fu_5598_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="985" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_12_fu_5608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="986" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_24_fu_5612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="987" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_25_fu_5618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="988" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_12_fu_5624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="989" filename="conv/conv_1.cpp" linenumber="34" name="tmp_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="990" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_12_fu_5630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="991" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_12_fu_5636_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="999" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_13_fu_5645_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1000" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_13_fu_5649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1002" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_13_fu_5655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1007" filename="conv/conv_1.cpp" linenumber="26" name="tmp_169" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_169_fu_5661_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1008" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_51_fu_5669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1009" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_26_fu_5673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1010" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_13_fu_5679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1011" filename="conv/conv_1.cpp" linenumber="26" name="tmp_170" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_170_fu_5685_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1012" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_52_fu_5693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1013" filename="conv/conv_1.cpp" linenumber="26" name="tmp_171" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_171_fu_5697_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1014" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_53_fu_5705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1015" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_27_fu_5709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1020" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_13_fu_5715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1021" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_13_fu_5719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1023" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_13_fu_5725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1027" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_90" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_90_fu_5731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1028" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_26_fu_5736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1030" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_45_fu_5741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1031" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_58_fu_5747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1032" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_91" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_91_fu_5751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1033" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_27_fu_5756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1037" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1038" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1044" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1045" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_13_fu_5761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1046" filename="conv/conv_1.cpp" linenumber="34" name="tmp_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_54_fu_5765_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1047" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_13_fu_5775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1048" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_26_fu_5779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1049" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_27_fu_5785_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1050" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_13_fu_5791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1051" filename="conv/conv_1.cpp" linenumber="34" name="tmp_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1052" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_13_fu_5797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1053" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_13_fu_5803_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1061" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_14_fu_5812_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1062" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_14_fu_5816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1064" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_14_fu_5822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1069" filename="conv/conv_1.cpp" linenumber="26" name="tmp_172" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_172_fu_5828_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1070" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_55_fu_5836_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1071" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_28_fu_5840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1072" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_14_fu_5846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1073" filename="conv/conv_1.cpp" linenumber="26" name="tmp_173" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_173_fu_5852_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1074" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_56_fu_5860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1075" filename="conv/conv_1.cpp" linenumber="26" name="tmp_174" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_174_fu_5864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1076" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_57_fu_5872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1077" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_29_fu_5876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1082" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_14_fu_5882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1083" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_14_fu_5886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1085" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_14_fu_5892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1089" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_92" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_92_fu_5898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1090" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_28_fu_5903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1092" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_46_fu_5908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1093" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_62_fu_5914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1094" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_93" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_93_fu_5918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1095" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_29_fu_5923_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1099" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1100" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1106" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1107" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_14_fu_5928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1108" filename="conv/conv_1.cpp" linenumber="34" name="tmp_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_58_fu_5932_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1109" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_14_fu_5942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1110" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_28_fu_5946_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1111" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_29_fu_5952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1112" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_14_fu_5958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1113" filename="conv/conv_1.cpp" linenumber="34" name="tmp_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1114" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_14_fu_5964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1115" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_14_fu_5970_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1123" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_15_fu_5979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1124" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_15_fu_5983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1126" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_15_fu_5989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1131" filename="conv/conv_1.cpp" linenumber="26" name="tmp_175" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_175_fu_5995_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1132" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_59_fu_6003_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1133" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_30_fu_6007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1134" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_15_fu_6013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1135" filename="conv/conv_1.cpp" linenumber="26" name="tmp_176" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_176_fu_6019_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1136" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_60_fu_6027_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1137" filename="conv/conv_1.cpp" linenumber="26" name="tmp_177" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_177_fu_6031_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1138" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_61_fu_6039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1139" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_31_fu_6043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1144" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_15_fu_6049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1145" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_15_fu_6053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1147" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_15_fu_6059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1151" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_94" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_94_fu_6065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1152" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_30_fu_6070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1154" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_47_fu_6075_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1155" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_66_fu_6081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1156" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_95" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_95_fu_6085_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1157" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_31_fu_6090_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1161" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1162" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1168" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1169" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_15_fu_6095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1170" filename="conv/conv_1.cpp" linenumber="34" name="tmp_95" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_95_fu_6099_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1171" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_15_fu_6109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1172" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_30_fu_6113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1173" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_31_fu_6119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1174" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_15_fu_6125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1175" filename="conv/conv_1.cpp" linenumber="34" name="tmp_96" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1176" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_15_fu_6131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1177" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_15_fu_6137_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1185" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_16_fu_6146_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1186" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_16_fu_6150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1188" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_16_fu_6156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1193" filename="conv/conv_1.cpp" linenumber="26" name="tmp_178" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_178_fu_6162_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1194" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_63_fu_6170_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1195" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_32_fu_6174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1196" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_16_fu_6180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1197" filename="conv/conv_1.cpp" linenumber="26" name="tmp_179" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_179_fu_6186_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1198" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_64_fu_6194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1199" filename="conv/conv_1.cpp" linenumber="26" name="tmp_180" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_180_fu_6198_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1200" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_65_fu_6206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1201" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_33_fu_6210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1206" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_16_fu_6216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1207" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_16_fu_6220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1209" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_16_fu_6226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1213" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_96" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_96_fu_6232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1214" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_32_fu_6237_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1216" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_48_fu_6242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1217" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_70_fu_6248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1218" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_97" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_97_fu_6252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1219" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_33_fu_6257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1223" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1224" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1230" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1231" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_16_fu_6262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1232" filename="conv/conv_1.cpp" linenumber="34" name="tmp_97" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_97_fu_6266_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1233" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_16_fu_6276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1234" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_32_fu_6280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1235" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_33_fu_6286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1236" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_16_fu_6292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1237" filename="conv/conv_1.cpp" linenumber="34" name="tmp_98" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1238" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_16_fu_6298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1239" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_16_fu_6304_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1247" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_17_fu_6313_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1248" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_17_fu_6317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1250" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_17_fu_6323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1255" filename="conv/conv_1.cpp" linenumber="26" name="tmp_181" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_181_fu_6329_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1256" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_67_fu_6337_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1257" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_34_fu_6341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1258" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_17_fu_6347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1259" filename="conv/conv_1.cpp" linenumber="26" name="tmp_182" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_182_fu_6353_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1260" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_68" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_68_fu_6361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1261" filename="conv/conv_1.cpp" linenumber="26" name="tmp_183" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_183_fu_6365_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1262" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_69_fu_6373_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1263" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_35_fu_6377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1268" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_17_fu_6383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1269" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_17_fu_6387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1271" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_17_fu_6393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1275" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_98" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_98_fu_6399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1276" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_34_fu_6404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1278" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_49_fu_6409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1279" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_74" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_74_fu_6415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1280" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_99" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_99_fu_6419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1281" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_35_fu_6424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1285" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1286" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1292" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1293" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_17_fu_6429_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1294" filename="conv/conv_1.cpp" linenumber="34" name="tmp_99" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_99_fu_6433_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1295" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_17_fu_6443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1296" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_34_fu_6447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1297" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_35_fu_6453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1298" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_17_fu_6459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1299" filename="conv/conv_1.cpp" linenumber="34" name="tmp_100" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1300" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_17_fu_6465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1301" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_17_fu_6471_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1309" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_18_fu_6480_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1310" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_18_fu_6484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1312" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_18_fu_6490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1317" filename="conv/conv_1.cpp" linenumber="26" name="tmp_184" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_184_fu_6496_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1318" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_71_fu_6504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1319" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_36_fu_6508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1320" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_18_fu_6514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1321" filename="conv/conv_1.cpp" linenumber="26" name="tmp_185" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_185_fu_6520_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1322" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_72_fu_6528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1323" filename="conv/conv_1.cpp" linenumber="26" name="tmp_186" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_186_fu_6532_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1324" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_73" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_73_fu_6540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1325" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_37_fu_6544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1330" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_18_fu_6550_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1331" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_18_fu_6554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1333" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_18_fu_6560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1337" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_100" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_100_fu_6566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1338" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_36_fu_6571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1340" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_50_fu_6576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1341" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_78" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_78_fu_6582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1342" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_101" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_101_fu_6586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1343" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_37_fu_6591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1347" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1348" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1354" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1355" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_18_fu_6596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1356" filename="conv/conv_1.cpp" linenumber="34" name="tmp_101" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_101_fu_6600_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1357" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_18_fu_6610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1358" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_36_fu_6614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1359" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_37_fu_6620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1360" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_18_fu_6626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1361" filename="conv/conv_1.cpp" linenumber="34" name="tmp_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1362" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_18_fu_6632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1363" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_18_fu_6638_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1371" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_19_fu_6647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1372" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_19_fu_6651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1374" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_19_fu_6657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1379" filename="conv/conv_1.cpp" linenumber="26" name="tmp_187" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_187_fu_6663_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1380" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_75_fu_6671_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1381" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_38_fu_6675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1382" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_19_fu_6681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1383" filename="conv/conv_1.cpp" linenumber="26" name="tmp_188" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_188_fu_6687_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1384" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_76_fu_6695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1385" filename="conv/conv_1.cpp" linenumber="26" name="tmp_189" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_189_fu_6699_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1386" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_77" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_77_fu_6707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1387" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_39_fu_6711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1392" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_19_fu_6717_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1393" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_19_fu_6721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1395" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_19_fu_6727_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1399" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_102_fu_6733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1400" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_38_fu_6738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1402" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_51_fu_6743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1403" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_82" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_82_fu_6749_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1404" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_103_fu_6753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1405" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_39_fu_6758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1409" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1410" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1416" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1417" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_19_fu_6763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1418" filename="conv/conv_1.cpp" linenumber="34" name="tmp_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_103_fu_6767_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1419" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_19_fu_6777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1420" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_38_fu_6781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1421" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_39_fu_6787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1422" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_19_fu_6793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1423" filename="conv/conv_1.cpp" linenumber="34" name="tmp_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1424" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_19_fu_6799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1425" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_19_fu_6805_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1433" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_20_fu_6814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1434" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_20_fu_6818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1436" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_20_fu_6824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1441" filename="conv/conv_1.cpp" linenumber="26" name="tmp_190" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_190_fu_6830_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1442" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_79" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_79_fu_6838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1443" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_40_fu_6842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1444" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_20_fu_6848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1445" filename="conv/conv_1.cpp" linenumber="26" name="tmp_191" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_191_fu_6854_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1446" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_80" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_80_fu_6862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1447" filename="conv/conv_1.cpp" linenumber="26" name="tmp_192" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_192_fu_6866_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1448" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_81" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_81_fu_6874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1449" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_41_fu_6878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1454" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_20_fu_6884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1455" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_20_fu_6888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1457" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_20_fu_6894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1461" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_104_fu_6900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1462" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_40_fu_6905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1464" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_52_fu_6910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1465" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_86" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_86_fu_6916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1466" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_105_fu_6920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1467" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_41_fu_6925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1471" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1472" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1478" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1479" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_20_fu_6930_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1480" filename="conv/conv_1.cpp" linenumber="34" name="tmp_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_105_fu_6934_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1481" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_20_fu_6944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1482" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_40_fu_6948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1483" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_41_fu_6954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1484" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_20_fu_6960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1485" filename="conv/conv_1.cpp" linenumber="34" name="tmp_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1486" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_20_fu_6966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1487" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_20_fu_6972_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1495" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_21_fu_6981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1496" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_21_fu_6985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1498" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_21_fu_6991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1503" filename="conv/conv_1.cpp" linenumber="26" name="tmp_193" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_193_fu_6997_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1504" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_83" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_83_fu_7005_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1505" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_42_fu_7009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1506" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_21_fu_7015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1507" filename="conv/conv_1.cpp" linenumber="26" name="tmp_194" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_194_fu_7021_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1508" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_84" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_84_fu_7029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1509" filename="conv/conv_1.cpp" linenumber="26" name="tmp_195" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_195_fu_7033_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1510" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_85" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_85_fu_7041_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1511" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_43_fu_7045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1516" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_21_fu_7051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1517" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_21_fu_7055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1519" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_21_fu_7061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1523" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_106_fu_7067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1524" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_42_fu_7072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1526" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_53_fu_7077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1527" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_90" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_90_fu_7083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1528" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_107_fu_7087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1529" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_43_fu_7092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1533" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1534" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1540" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1541" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_21_fu_7097_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1542" filename="conv/conv_1.cpp" linenumber="34" name="tmp_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_107_fu_7101_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1543" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_21_fu_7111_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1544" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_42_fu_7115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1545" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_43_fu_7121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1546" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_21_fu_7127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1547" filename="conv/conv_1.cpp" linenumber="34" name="tmp_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1548" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_21_fu_7133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1549" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_21_fu_7139_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1557" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_22_fu_7148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1558" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_22_fu_7152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1560" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_22_fu_7158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1565" filename="conv/conv_1.cpp" linenumber="26" name="tmp_196" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_196_fu_7164_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1566" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_87" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_87_fu_7172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1567" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_44_fu_7176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1568" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_22_fu_7182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1569" filename="conv/conv_1.cpp" linenumber="26" name="tmp_197" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_197_fu_7188_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1570" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_88" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_88_fu_7196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1571" filename="conv/conv_1.cpp" linenumber="26" name="tmp_198" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_198_fu_7200_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1572" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_89" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_89_fu_7208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1573" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_45_fu_7212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1578" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_22_fu_7218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1579" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_22_fu_7222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1581" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_22_fu_7228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1585" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_108_fu_7234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1586" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_44_fu_7239_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1588" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_54_fu_7244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1589" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_94" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_94_fu_7250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1590" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_109_fu_7254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1591" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_45_fu_7259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1595" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1596" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1602" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1603" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_22_fu_7264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1604" filename="conv/conv_1.cpp" linenumber="34" name="tmp_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_109_fu_7268_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1605" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_22_fu_7278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1606" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_44_fu_7282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1607" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_45_fu_7288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1608" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_22_fu_7294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1609" filename="conv/conv_1.cpp" linenumber="34" name="tmp_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1610" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_22_fu_7300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1611" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_22_fu_7306_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1619" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_23_fu_7315_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1620" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_23_fu_7319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1622" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_23_fu_7325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1627" filename="conv/conv_1.cpp" linenumber="26" name="tmp_199" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_199_fu_7331_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1628" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_91" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_91_fu_7339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1629" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_46_fu_7343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1630" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_23_fu_7349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1631" filename="conv/conv_1.cpp" linenumber="26" name="tmp_200" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_200_fu_7355_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1632" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_92" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_92_fu_7363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1633" filename="conv/conv_1.cpp" linenumber="26" name="tmp_201" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_201_fu_7367_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1634" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_93" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_93_fu_7375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1635" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_47_fu_7379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1640" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_23_fu_7385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1641" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_23_fu_7389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1643" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_23_fu_7395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1647" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_110_fu_7401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1648" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_46_fu_7406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1650" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_55_fu_7411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1651" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_98" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_98_fu_7417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1652" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_111_fu_7421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1653" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_47_fu_7426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1657" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1658" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1664" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1665" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_23_fu_7431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1666" filename="conv/conv_1.cpp" linenumber="34" name="tmp_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_111_fu_7435_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1667" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_23_fu_7445_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1668" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_46_fu_7449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1669" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_47_fu_7455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1670" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_23_fu_7461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1671" filename="conv/conv_1.cpp" linenumber="34" name="tmp_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1672" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_23_fu_7467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1673" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_23_fu_7473_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1681" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_24_fu_7482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1682" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_24_fu_7486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1684" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_24_fu_7492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1689" filename="conv/conv_1.cpp" linenumber="26" name="tmp_202" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_202_fu_7498_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1690" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_95" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_95_fu_7506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1691" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_48_fu_7510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1692" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_24_fu_7516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1693" filename="conv/conv_1.cpp" linenumber="26" name="tmp_203" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_203_fu_7522_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1694" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_96" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_96_fu_7530_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1695" filename="conv/conv_1.cpp" linenumber="26" name="tmp_204" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_204_fu_7534_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1696" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_97" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_97_fu_7542_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1697" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_49_fu_7546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1702" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_24_fu_7552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1703" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_24_fu_7556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1705" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_24_fu_7562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1709" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_112_fu_7568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1710" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_48_fu_7573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1712" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_56_fu_7578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1713" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_102_fu_7584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1714" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_113_fu_7588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1715" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_49_fu_7593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1719" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1720" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1726" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1727" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_24_fu_7598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1728" filename="conv/conv_1.cpp" linenumber="34" name="tmp_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_113_fu_7602_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1729" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_24_fu_7612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1730" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_48_fu_7616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1731" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_49_fu_7622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1732" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_24_fu_7628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1733" filename="conv/conv_1.cpp" linenumber="34" name="tmp_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1734" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_24_fu_7634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1735" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_24_fu_7640_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1743" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_25_fu_7649_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1744" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_25_fu_7653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1746" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_25_fu_7659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1751" filename="conv/conv_1.cpp" linenumber="26" name="tmp_205" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_205_fu_7665_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1752" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_99" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_99_fu_7673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1753" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_50_fu_7677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1754" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_25_fu_7683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1755" filename="conv/conv_1.cpp" linenumber="26" name="tmp_206" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_206_fu_7689_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1756" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_100" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_100_fu_7697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1757" filename="conv/conv_1.cpp" linenumber="26" name="tmp_207" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_207_fu_7701_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1758" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_101" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_101_fu_7709_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1759" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_51_fu_7713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1764" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_25_fu_7719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1765" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_25_fu_7723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1767" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_25_fu_7729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1771" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_114_fu_7735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1772" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_50_fu_7740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1774" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_57_fu_7745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1775" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_106_fu_7751_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1776" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_115_fu_7755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1777" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_51_fu_7760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1781" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1782" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1788" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1789" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_25_fu_7765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1790" filename="conv/conv_1.cpp" linenumber="34" name="tmp_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_115_fu_7769_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1791" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_25_fu_7779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1792" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_50_fu_7783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1793" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_51_fu_7789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1794" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_25_fu_7795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1795" filename="conv/conv_1.cpp" linenumber="34" name="tmp_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1796" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_25_fu_7801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1797" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_25_fu_7807_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1805" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_26_fu_7816_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1806" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_26_fu_7820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1808" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_26_fu_7826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1813" filename="conv/conv_1.cpp" linenumber="26" name="tmp_208" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_208_fu_7832_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1814" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_103_fu_7840_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1815" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_52_fu_7844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1816" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_26_fu_7850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1817" filename="conv/conv_1.cpp" linenumber="26" name="tmp_209" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_209_fu_7856_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1818" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_104_fu_7864_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1819" filename="conv/conv_1.cpp" linenumber="26" name="tmp_210" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_210_fu_7868_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1820" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_105_fu_7876_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1821" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_53_fu_7880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1826" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_26_fu_7886_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1827" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_26_fu_7890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1829" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_26_fu_7896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1833" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_116_fu_7902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1834" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_52_fu_7907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1836" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_58_fu_7912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1837" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_110_fu_7918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1838" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_117_fu_7922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1839" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_53_fu_7927_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1843" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1844" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1850" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1851" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_26_fu_7932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1852" filename="conv/conv_1.cpp" linenumber="34" name="tmp_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_117_fu_7936_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1853" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_26_fu_7946_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1854" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_52_fu_7950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1855" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_53_fu_7956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1856" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_26_fu_7962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1857" filename="conv/conv_1.cpp" linenumber="34" name="tmp_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1858" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_26_fu_7968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1859" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_26_fu_7974_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1867" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_27_fu_7983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1868" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_27_fu_7987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1870" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_27_fu_7993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1875" filename="conv/conv_1.cpp" linenumber="26" name="tmp_211" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_211_fu_7999_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1876" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_107_fu_8007_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1877" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_54_fu_8011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1878" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_27_fu_8017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1879" filename="conv/conv_1.cpp" linenumber="26" name="tmp_212" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_212_fu_8023_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1880" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_108_fu_8031_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1881" filename="conv/conv_1.cpp" linenumber="26" name="tmp_213" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_213_fu_8035_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1882" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_109_fu_8043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1883" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_55_fu_8047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1888" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_27_fu_8053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1889" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_27_fu_8057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1891" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_27_fu_8063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1895" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_118_fu_8069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1896" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_54_fu_8074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1898" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_59_fu_8079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1899" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_114_fu_8085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1900" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_119_fu_8089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1901" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_55_fu_8094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1905" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1906" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1912" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1913" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_27_fu_8099_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1914" filename="conv/conv_1.cpp" linenumber="34" name="tmp_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_119_fu_8103_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1915" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_27_fu_8113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1916" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_54_fu_8117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1917" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_55_fu_8123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1918" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_27_fu_8129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1919" filename="conv/conv_1.cpp" linenumber="34" name="tmp_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1920" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_27_fu_8135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1921" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_27_fu_8141_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1929" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_28_fu_8150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1930" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_28_fu_8154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1932" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_28_fu_8160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1937" filename="conv/conv_1.cpp" linenumber="26" name="tmp_214" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_214_fu_8166_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1938" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_111_fu_8174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1939" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_56_fu_8178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1940" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_28_fu_8184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1941" filename="conv/conv_1.cpp" linenumber="26" name="tmp_215" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_215_fu_8190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1942" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_112_fu_8198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1943" filename="conv/conv_1.cpp" linenumber="26" name="tmp_216" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_216_fu_8202_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1944" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_113_fu_8210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1945" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_57_fu_8214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1950" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_28_fu_8220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1951" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_28_fu_8224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1953" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_28_fu_8230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1957" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_120_fu_8236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1958" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_56_fu_8241_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1960" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_60_fu_8246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1961" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_118_fu_8252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1962" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_121_fu_8256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1963" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_57_fu_8261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1967" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1968" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1974" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1975" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_28_fu_8266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1976" filename="conv/conv_1.cpp" linenumber="34" name="tmp_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_121_fu_8270_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1977" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_28_fu_8280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1978" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_56_fu_8284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1979" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_57_fu_8290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1980" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_28_fu_8296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1981" filename="conv/conv_1.cpp" linenumber="34" name="tmp_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1982" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_28_fu_8302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1983" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_28_fu_8308_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1991" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_29_fu_8317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1992" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_29_fu_8321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1994" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_29_fu_8327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1999" filename="conv/conv_1.cpp" linenumber="26" name="tmp_217" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_217_fu_8333_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2000" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_115_fu_8341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2001" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_58_fu_8345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2002" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_29_fu_8351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2003" filename="conv/conv_1.cpp" linenumber="26" name="tmp_218" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_218_fu_8357_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2004" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_116_fu_8365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2005" filename="conv/conv_1.cpp" linenumber="26" name="tmp_219" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_219_fu_8369_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2006" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_117_fu_8377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2007" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_59_fu_8381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2012" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_29_fu_8387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2013" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_29_fu_8391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2015" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_29_fu_8397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2019" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_122_fu_8403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2020" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_58_fu_8408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2022" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_61_fu_8413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2023" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_122_fu_8419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2024" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_123_fu_8423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2025" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_59_fu_8428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2029" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2030" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2036" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2037" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_29_fu_8433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2038" filename="conv/conv_1.cpp" linenumber="34" name="tmp_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_123_fu_8437_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2039" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_29_fu_8447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2040" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_58_fu_8451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2041" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_59_fu_8457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2042" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_29_fu_8463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2043" filename="conv/conv_1.cpp" linenumber="34" name="tmp_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2044" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_29_fu_8469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2045" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_29_fu_8475_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2053" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_30_fu_8484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2054" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_30_fu_8488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2056" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_30_fu_8494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2061" filename="conv/conv_1.cpp" linenumber="26" name="tmp_220" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_220_fu_8500_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2062" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_119_fu_8508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2063" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_60_fu_8512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2064" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_30_fu_8518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2065" filename="conv/conv_1.cpp" linenumber="26" name="tmp_221" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_221_fu_8524_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2066" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_120_fu_8532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2067" filename="conv/conv_1.cpp" linenumber="26" name="tmp_222" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_222_fu_8536_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2068" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_121_fu_8544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2069" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_61_fu_8548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2074" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_30_fu_8554_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2075" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_30_fu_8558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2077" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_30_fu_8564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2081" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_124_fu_8570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2082" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_60_fu_8575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2084" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_62_fu_8580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2085" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_126_fu_8586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2086" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_125_fu_8590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2087" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_61_fu_8595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2091" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2092" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2098" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2099" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_30_fu_8600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2100" filename="conv/conv_1.cpp" linenumber="34" name="tmp_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_125_fu_8604_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2101" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_30_fu_8614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2102" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_60_fu_8618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2103" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_61_fu_8624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2104" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_30_fu_8630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2105" filename="conv/conv_1.cpp" linenumber="34" name="tmp_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2106" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_30_fu_8636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2107" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_30_fu_8642_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2115" filename="conv/conv_1.cpp" linenumber="18" name="zext_ln18_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_31_fu_8651_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2116" filename="conv/conv_1.cpp" linenumber="18" name="icmp_ln18_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_31_fu_8655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2118" filename="conv/conv_1.cpp" linenumber="18" name="add_ln18_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_31_fu_8661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2123" filename="conv/conv_1.cpp" linenumber="26" name="tmp_223" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_223_fu_8667_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2124" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_123_fu_8675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2125" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_62_fu_8679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2126" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_31_fu_8685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2127" filename="conv/conv_1.cpp" linenumber="26" name="tmp_224" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_224_fu_8691_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2128" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_124_fu_8699_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2129" filename="conv/conv_1.cpp" linenumber="26" name="tmp_225" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_225_fu_8703_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2130" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_125_fu_8711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2131" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_63_fu_8715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2136" filename="conv/conv_1.cpp" linenumber="21" name="zext_ln21_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_31_fu_8721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2137" filename="conv/conv_1.cpp" linenumber="21" name="icmp_ln21_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_31_fu_8725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2139" filename="conv/conv_1.cpp" linenumber="21" name="add_ln21_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_31_fu_8731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2143" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_126_fu_8737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2144" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_62_fu_8742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2146" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_63_fu_8747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2147" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_127_fu_8753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2148" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_127_fu_8757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2149" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_63_fu_8762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2153" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2154" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2160" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2161" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_31_fu_8767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2162" filename="conv/conv_1.cpp" linenumber="34" name="tmp_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_127_fu_8771_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2163" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_31_fu_8781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2164" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_62_fu_8785_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2165" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_63_fu_8791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2166" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_31_fu_8797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2167" filename="conv/conv_1.cpp" linenumber="34" name="tmp_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2168" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_31_fu_8803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2169" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_31_fu_8809_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
