
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -source top.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source top.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7a35tcpg236-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib {
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/NextStateProductor.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Dtrigger.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/SignZeroExtend.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/RegisterFile.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/PCPlus4.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/PC.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Multiplexer4_32.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Multiplexer2_32_5.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Multiplexer2_32.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/J_Address.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/IR.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/InstructMemory.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/DataSync.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/DataMemory.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/ControlUnit.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/BranchPlus.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/ALU.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Show.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/KeyDown.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/DIVCLK.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Display.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/CPU.v
#   H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/top.v
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/NextStateProductor.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Dtrigger.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/RegisterFile.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/PCPlus4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Multiplexer4_32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Multiplexer2_32_5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Multiplexer2_32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/J_Address.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/IR.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/InstructMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/DataSync.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/BranchPlus.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Show.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/KeyDown.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/DIVCLK.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Display.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/CPU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/top.v]
# read_xdc H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/constrs_1/imports/new/topcons.xdc
# set_property used_in_implementation false [get_files H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/constrs_1/imports/new/topcons.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.cache/wt [current_project]
# set_property parent.project_dir H:/Vivado/VivadoProject/MultiCPUBasys3 [current_project]
# catch { write_hwdef -file top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top top -part xc7a35tcpg236-1
Command: synth_design -top top -part xc7a35tcpg236-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Synth 8-2611] redeclaration of ansi port oState is not allowed [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Dtrigger.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port oData is not allowed [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/IR.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port oData is not allowed [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/DataSync.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 245.270 ; gain = 77.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'DIVCLK' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/DIVCLK.v:23]
INFO: [Synth 8-256] done synthesizing module 'DIVCLK' (1#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/DIVCLK.v:23]
INFO: [Synth 8-638] synthesizing module 'KeyDown' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/KeyDown.v:23]
INFO: [Synth 8-256] done synthesizing module 'KeyDown' (2#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/KeyDown.v:23]
INFO: [Synth 8-638] synthesizing module 'Show' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Show.v:23]
INFO: [Synth 8-256] done synthesizing module 'Show' (3#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Show.v:23]
INFO: [Synth 8-638] synthesizing module 'Display' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Display.v:23]
INFO: [Synth 8-226] default block is never used [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Display.v:38]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Display.v:37]
INFO: [Synth 8-226] default block is never used [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Display.v:55]
INFO: [Synth 8-256] done synthesizing module 'Display' (4#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Display.v:23]
INFO: [Synth 8-638] synthesizing module 'CPU' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (5#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'PCPlus4' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/PCPlus4.v:22]
INFO: [Synth 8-256] done synthesizing module 'PCPlus4' (6#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/PCPlus4.v:22]
INFO: [Synth 8-638] synthesizing module 'InstructMemory' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/InstructMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'H:/Vivado/VivadoProject/MultiCPU/MultiCPU.srcs/sources_1/new/out.txt' is read successfully [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/InstructMemory.v:33]
INFO: [Synth 8-256] done synthesizing module 'InstructMemory' (7#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/InstructMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'IR' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/IR.v:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (8#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/IR.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/ControlUnit.v:23]
	Parameter add_op bound to: 6'b000000 
	Parameter sub_op bound to: 6'b000001 
	Parameter addi_op bound to: 6'b000010 
	Parameter or_op bound to: 6'b010000 
	Parameter and_op bound to: 6'b010001 
	Parameter ori_op bound to: 6'b010010 
	Parameter sll_op bound to: 6'b011000 
	Parameter slt_op bound to: 6'b100110 
	Parameter sltiu_op bound to: 6'b100111 
	Parameter slti_op bound to: 6'b011011 
	Parameter sw_op bound to: 6'b110000 
	Parameter lw_op bound to: 6'b110001 
	Parameter beq_op bound to: 6'b110100 
	Parameter bne_op bound to: 6'b110001 
	Parameter bltz_op bound to: 6'b110110 
	Parameter j_op bound to: 6'b111000 
	Parameter jr_op bound to: 6'b111001 
	Parameter jal_op bound to: 6'b111010 
	Parameter halt_op bound to: 6'b111111 
	Parameter sIF bound to: 3'b000 
	Parameter sID bound to: 3'b001 
	Parameter sEXE bound to: 3'b010 
	Parameter sMEM bound to: 3'b100 
	Parameter sWB bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'Dtrigger' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Dtrigger.v:23]
INFO: [Synth 8-256] done synthesizing module 'Dtrigger' (9#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Dtrigger.v:23]
INFO: [Synth 8-638] synthesizing module 'NextStateProductor' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/NextStateProductor.v:23]
	Parameter add_op bound to: 6'b000000 
	Parameter sub_op bound to: 6'b000001 
	Parameter addi_op bound to: 6'b000010 
	Parameter or_op bound to: 6'b010000 
	Parameter and_op bound to: 6'b010001 
	Parameter ori_op bound to: 6'b010010 
	Parameter sll_op bound to: 6'b011000 
	Parameter slt_op bound to: 6'b100110 
	Parameter sltiu_op bound to: 6'b100111 
	Parameter slti_op bound to: 6'b011011 
	Parameter sw_op bound to: 6'b110000 
	Parameter lw_op bound to: 6'b110001 
	Parameter beq_op bound to: 6'b110100 
	Parameter bne_op bound to: 6'b110001 
	Parameter bltz_op bound to: 6'b110110 
	Parameter j_op bound to: 6'b111000 
	Parameter jr_op bound to: 6'b111001 
	Parameter jal_op bound to: 6'b111010 
	Parameter halt_op bound to: 6'b111111 
	Parameter sIF bound to: 3'b000 
	Parameter sID bound to: 3'b001 
	Parameter sEXE bound to: 3'b010 
	Parameter sMEM bound to: 3'b100 
	Parameter sWB bound to: 3'b011 
INFO: [Synth 8-256] done synthesizing module 'NextStateProductor' (10#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/NextStateProductor.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (11#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/ControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer4_32' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Multiplexer4_32.v:22]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer4_32' (12#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Multiplexer4_32.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'select_1' does not match port width (32) of module 'Multiplexer4_32' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/CPU.v:80]
WARNING: [Synth 8-689] width (5) of port connection 'select_2' does not match port width (32) of module 'Multiplexer4_32' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/CPU.v:80]
WARNING: [Synth 8-689] width (5) of port connection 'OutAddress' does not match port width (32) of module 'Multiplexer4_32' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/CPU.v:80]
INFO: [Synth 8-638] synthesizing module 'Multiplexer2_32' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Multiplexer2_32.v:22]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Multiplexer2_32.v:29]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer2_32' (13#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Multiplexer2_32.v:22]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/RegisterFile.v:22]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (14#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/RegisterFile.v:22]
INFO: [Synth 8-638] synthesizing module 'DataSync' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/DataSync.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataSync' (15#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/DataSync.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer2_32_5' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Multiplexer2_32_5.v:22]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer2_32_5' (16#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/Multiplexer2_32_5.v:22]
INFO: [Synth 8-638] synthesizing module 'SignZeroExtend' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/SignZeroExtend.v:22]
INFO: [Synth 8-256] done synthesizing module 'SignZeroExtend' (17#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/SignZeroExtend.v:22]
INFO: [Synth 8-638] synthesizing module 'ALU' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/ALU.v:35]
INFO: [Synth 8-256] done synthesizing module 'ALU' (18#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/DataMemory.v:23]
WARNING: [Synth 8-4558] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (19#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/DataMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'J_Address' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/J_Address.v:22]
INFO: [Synth 8-256] done synthesizing module 'J_Address' (20#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/J_Address.v:22]
INFO: [Synth 8-638] synthesizing module 'BranchPlus' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/BranchPlus.v:22]
INFO: [Synth 8-256] done synthesizing module 'BranchPlus' (21#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/BranchPlus.v:22]
INFO: [Synth 8-256] done synthesizing module 'CPU' (22#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/CPU.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (23#1) [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 275.145 ; gain = 107.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from H:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from H:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from H:/Vivado/Vivado/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from H:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from H:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from H:/Vivado/Vivado/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from H:/Vivado/Vivado/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/constrs_1/imports/new/topcons.xdc]
Finished Parsing XDC File [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/constrs_1/imports/new/topcons.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 488.457 ; gain = 320.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 488.457 ; gain = 320.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 488.457 ; gain = 320.434
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/ALU.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'dataOut_reg' [H:/Vivado/VivadoProject/MultiCPUBasys3/MultiCPUBasys3.srcs/sources_1/imports/new/InstructMemory.v:38]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 183   
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 436   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
Module DIVCLK 
Detailed RTL Component Info : 
Module KeyDown 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Show 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCPlus4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module IR 
Detailed RTL Component Info : 
Module Dtrigger 
Detailed RTL Component Info : 
Module NextStateProductor 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module Multiplexer4_32 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module Multiplexer2_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DataSync 
Detailed RTL Component Info : 
Module Multiplexer2_32_5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SignZeroExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 183   
	   2 Input      1 Bit        Muxes := 427   
Module J_Address 
Detailed RTL Component Info : 
Module BranchPlus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module CPU 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 509.391 ; gain = 341.367
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 509.594 ; gain = 341.570
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 509.594 ; gain = 341.570
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+-----------------------+--------------------+----------------------+---------------+-------------------+
|Module Name | RTL Object            | Inference Criteria | Size (depth X width) | Primitives    | Hierarchical Name | 
+------------+-----------------------+--------------------+----------------------+---------------+-------------------+
|top         | cputop/rf/regFile_reg | Implied            | 32 X 32              | RAM32M x 12   | top/ram__1        | 
+------------+-----------------------+--------------------+----------------------+---------------+-------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[31] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[27] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[17] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[16] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[15] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/im/dataOut_reg[0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[31] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[27] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[17] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[16] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[15] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/aluoutdr/oData_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[31] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[27] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[17] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[16] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[15] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\cputop/pc/outAddress_reg_rep[7] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 572.406 ; gain = 404.383
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 572.406 ; gain = 404.383
Finished Parallel Section  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 572.406 ; gain = 404.383
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 575.938 ; gain = 407.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 577.863 ; gain = 409.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 741.164 ; gain = 573.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 741.164 ; gain = 573.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 741.164 ; gain = 573.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 741.164 ; gain = 573.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    33|
|3     |INV    |     7|
|4     |LUT1   |    51|
|5     |LUT2   |   100|
|6     |LUT3   |   646|
|7     |LUT4   |   138|
|8     |LUT5   |   643|
|9     |LUT6   |  1391|
|10    |MUXF7  |   138|
|11    |MUXF8  |    24|
|12    |RAM32M |    12|
|13    |FDCE   |    42|
|14    |FDRE   |   645|
|15    |IBUF   |     5|
|16    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |  3888|
|2     |  cputop       |CPU          |  3816|
|3     |    adr        |DataSync     |    50|
|4     |    alu        |ALU          |    17|
|5     |    aluoutdr   |DataSync_0   |   506|
|6     |    bdr        |DataSync_1   |  1009|
|7     |    branchplus |BranchPlus   |    38|
|8     |    cu         |ControlUnit  |     9|
|9     |      dtrigger |Dtrigger     |     9|
|10    |    dbdr       |DataSync_2   |    65|
|11    |    dm         |DataMemory   |  1257|
|12    |    ir         |IR           |   665|
|13    |    pc         |PC           |   188|
|14    |    rf         |RegisterFile |    12|
|15    |  div          |DIVCLK       |    41|
|16    |  hex          |Display      |     8|
|17    |  key          |KeyDown      |     5|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 741.164 ; gain = 573.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 84 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 741.164 ; gain = 573.141
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 7 inverter(s) to 625 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 741.164 ; gain = 551.797
# write_checkpoint top.dcp
# report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 741.164 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 20 15:54:57 2018...
