(footprint "CAP-EIA-6032" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0) (tstamp 6407b73e23ce4d48870c7eb0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp f32c6287-82c9-4f1a-9da1-30d9a490bee1)
  )
  (fp_text value "CAP-EIA-6032" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 0a702832-ae41-42e6-899e-d215bd978662)
  )
  (fp_poly (pts
      (xy -3.91 -2)
      (xy 3.91 -2)
      (xy 3.91 2)
      (xy -3.91 2)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 9a17d768-1ce2-4d07-b812-f0869368fac2))
  (fp_text reference ">Name" (at -2.54 -3.81 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp a0ca7375-6141-470b-8b61-02bf57df2257)
  )
  (fp_text value ">Value" (at -2.54 -2.54 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 2f013d1f-8896-409d-8741-b16c1cf9855d)
  )
  (fp_line (start 3.91 -1.215) (end 3.91 1.215) (layer "F.SilkS") (width 0.2) (tstamp 685a01b6-55ef-4e4d-a069-4794382d121c))
  (fp_line (start -3 -1.6) (end 3 -1.6) (layer "F.SilkS") (width 0.127) (tstamp ab7bba3e-3173-466e-9cae-f4754adb1da9))
  (fp_line (start -3 1.6) (end 3 1.6) (layer "F.SilkS") (width 0.127) (tstamp b41f501e-237a-4b31-88c5-f43a1b772372))
  (fp_line (start -3 -1.6) (end -3 -1.3) (layer "F.SilkS") (width 0.127) (tstamp 0b11ad38-8329-4fbd-9da9-10cd39ed7bbc))
  (fp_line (start 3 -1.6) (end 3 -1.3) (layer "F.SilkS") (width 0.127) (tstamp d93e9e1e-03ad-423b-bfee-2ce09f787512))
  (fp_line (start -3 1.3) (end -3 1.6) (layer "F.SilkS") (width 0.127) (tstamp d0f4beb8-58bf-496f-834d-7b8b1f95e72d))
  (fp_line (start 3 1.3) (end 3 1.6) (layer "F.SilkS") (width 0.127) (tstamp 543ecfc6-e446-488e-863f-a066350dea49))
  (pad "CATHODE_-" smd rect (at -2.47 0) (size 2.37 2.23) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 7ccbea33-82ea-4ac4-808d-92e47c9e2423))
  (pad "ANODE_+" smd rect (at 2.47 0) (size 2.37 2.23) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 3e7fcd99-1259-4dfc-b806-f7cbac053141))
)
