WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500320 heartbeat IPC: 3.999 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000507 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250654 cumulative IPC: 4 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250654 cumulative IPC: 4 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 12390370 heartbeat IPC: 1.353 cumulative IPC: 0.8144 (Simulation time: 00 hr 01 min 19 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_7.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 25419171 heartbeat IPC: 0.7675 cumulative IPC: 0.7825 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 38459406 heartbeat IPC: 0.7669 cumulative IPC: 0.7762 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 51076140 heartbeat IPC: 0.7926 cumulative IPC: 0.7808 (Simulation time: 00 hr 04 min 01 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_7.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 64158943 heartbeat IPC: 0.7644 cumulative IPC: 0.7771 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 77156793 heartbeat IPC: 0.7694 cumulative IPC: 0.7757 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 89912373 heartbeat IPC: 0.784 cumulative IPC: 0.7769 (Simulation time: 00 hr 06 min 43 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_7.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 102760073 heartbeat IPC: 0.7783 cumulative IPC: 0.7771 (Simulation time: 00 hr 07 min 37 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 115861251 heartbeat IPC: 0.7633 cumulative IPC: 0.7755 (Simulation time: 00 hr 08 min 31 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 128727723 heartbeat IPC: 0.7772 cumulative IPC: 0.7757 (Simulation time: 00 hr 09 min 25 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_7.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 129104808 cumulative IPC: 0.7746 (Simulation time: 00 hr 09 min 52 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 129104808 cumulative IPC: 0.7746 (Simulation time: 00 hr 09 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_7.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7746 instructions: 100000003 cycles: 129104808
CPU 0 Branch Prediction Accuracy: 84.33% MPKI: 28.14 Average ROB Occupancy at Mispredict: 17.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.632
BRANCH_INDIRECT: 15.3
BRANCH_CONDITIONAL: 9.68
BRANCH_DIRECT_CALL: 1.16
BRANCH_INDIRECT_CALL: 0.552
BRANCH_RETURN: 0.838

LLC TOTAL        ACCESS:    2199924 HIT:    1986477 MISS:     213447
LLC LOAD         ACCESS:    1600172 HIT:    1453338 MISS:     146834
LLC RFO          ACCESS:     107874 HIT:      79446 MISS:      28428
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     297721 HIT:     297450 MISS:        271
LLC TRANSLATION  ACCESS:     194157 HIT:     156243 MISS:      37914
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 170.7 cycles
cpu0_DTLB TOTAL        ACCESS:   21996023 HIT:   20523172 MISS:    1472851
cpu0_DTLB LOAD         ACCESS:   21996023 HIT:   20523172 MISS:    1472851
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.93 cycles
cpu0_ITLB TOTAL        ACCESS:    9336751 HIT:    8538198 MISS:     798553
cpu0_ITLB LOAD         ACCESS:    9336751 HIT:    8538198 MISS:     798553
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.255 cycles
cpu0_L1D TOTAL        ACCESS:   27162745 HIT:   24958049 MISS:    2204696
cpu0_L1D LOAD         ACCESS:   16679592 HIT:   15164806 MISS:    1514786
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10206934 HIT:    9760836 MISS:     446098
cpu0_L1D TRANSLATION  ACCESS:     276219 HIT:      32407 MISS:     243812
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 28.36 cycles
cpu0_L1I TOTAL        ACCESS:   10528490 HIT:    7154178 MISS:    3374312
cpu0_L1I LOAD         ACCESS:   10528490 HIT:    7154178 MISS:    3374312
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 14.67 cycles
cpu0_L2C TOTAL        ACCESS:    4612542 HIT:    2708823 MISS:    1903719
cpu0_L2C LOAD         ACCESS:    3650701 HIT:    2050529 MISS:    1600172
cpu0_L2C RFO          ACCESS:     189582 HIT:      81708 MISS:     107874
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     529487 HIT:     527971 MISS:       1516
cpu0_L2C TRANSLATION  ACCESS:     242772 HIT:      48615 MISS:     194157
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 39.24 cycles
cpu0_STLB TOTAL        ACCESS:    1539580 HIT:    1326498 MISS:     213082
cpu0_STLB LOAD         ACCESS:    1539580 HIT:    1326498 MISS:     213082
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 71.16 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      50014
  ROW_BUFFER_MISS:     163156
 AVG DBUS CONGESTED CYCLE: 3.923
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      21992
  FULL:      90048
