// Seed: 1223569708
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(negedge id_18 or negedge id_15) begin : LABEL_0
    if (id_25) id_15 <= id_5 == 1;
    if (1) begin : LABEL_0
      id_10 <= 1;
    end
  end
endmodule
module module_1;
  wire id_1, id_2;
  id_3(
      .id_0(1'b0), .id_1(1'b0)
  );
  reg  id_4;
  wire id_5;
  wire id_6, id_7;
  wire id_8, id_9;
  always @(posedge 1 or posedge 1'b0) id_4 = #1 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_9,
      id_6,
      id_6,
      id_7,
      id_2,
      id_1,
      id_4,
      id_9,
      id_1,
      id_6,
      id_2,
      id_4,
      id_1,
      id_8,
      id_4,
      id_9,
      id_6,
      id_5,
      id_5,
      id_7,
      id_6,
      id_7,
      id_1,
      id_2
  );
endmodule
