srcscan starts
INFO: analyzing module design_1_translate_0_1 (VERI-9002)
INFO: analyzing module translate (VERI-9002)
C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/translate.v(27): WARNING: redeclaration of ansi port number is not allowed (VERI-1372)
C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/new/translate.v(28): WARNING: redeclaration of ansi port count is not allowed (VERI-1372)
Listing tops:
VeriTop library:xil_defaultlib mod:design_1_translate_0_1
END of tops
c:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ip/design_1_translate_0_1/sim/design_1_translate_0_1.v(56): INFO: compiling module design_1_translate_0_1 (VERI-1018)
srcscan exits with return value 0
