<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="MapVerilogSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="MapVHDLSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35901128</ID>
            <Severity>Error</Severity>
            <Dynamic>c:/users/user/lattice/fpgasdr/amdemodulator.v(44): </Dynamic>
            <Dynamic>MultDataA</Dynamic>
            <Navigation>c:/users/user/lattice/fpgasdr/amdemodulator.v</Navigation>
            <Navigation>44</Navigation>
        </Message>
    </Task>
</BaliMessageLog>