Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 27 22:04:35 2022
| Host         : LAPTOP-4970DKBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RC_add_timing_summary_routed.rpt -pb RC_add_timing_summary_routed.pb -rpx RC_add_timing_summary_routed.rpx -warn_on_violation
| Design       : RC_add
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.812ns  (logic 5.204ns (32.913%)  route 10.608ns (67.087%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sub_IBUF_inst/O
                         net (fo=5, routed)           3.505     4.958    sub_IBUF
    SLICE_X0Y28          LUT5 (Prop_lut5_I2_O)        0.124     5.082 f  result_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.690     5.772    result_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I3_O)        0.124     5.896 r  result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.413    12.309    result_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         3.503    15.812 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.812    result[4]
    A15                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.564ns  (logic 5.226ns (35.883%)  route 9.338ns (64.117%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sub_IBUF_inst/O
                         net (fo=5, routed)           3.505     4.958    sub_IBUF
    SLICE_X0Y28          LUT5 (Prop_lut5_I2_O)        0.124     5.082 r  result_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.691     5.773    result_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y28          LUT4 (Prop_lut4_I3_O)        0.124     5.897 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.142    11.039    result_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    14.564 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.564    result[2]
    B15                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.496ns  (logic 5.317ns (36.678%)  route 9.179ns (63.322%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sub_IBUF_inst/O
                         net (fo=5, routed)           3.505     4.958    sub_IBUF
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.150     5.108 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.674    10.782    result_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.714    14.496 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.496    result[1]
    A16                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.444ns  (logic 5.204ns (36.031%)  route 9.240ns (63.969%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sub_IBUF_inst/O
                         net (fo=5, routed)           3.505     4.958    sub_IBUF
    SLICE_X0Y28          LUT5 (Prop_lut5_I2_O)        0.124     5.082 r  result_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.300     5.382    result_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I4_O)        0.124     5.506 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.435    10.941    result_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.503    14.444 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.444    result[3]
    B16                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.785ns  (logic 5.126ns (47.528%)  route 5.659ns (52.472%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.439     2.921    A_IBUF[0]
    SLICE_X1Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.220     7.265    result_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    10.785 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.785    result[0]
    A14                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.297ns  (logic 1.510ns (45.797%)  route 1.787ns (54.203%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           0.464     0.708    B_IBUF[0]
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.045     0.753 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.323     2.076    result_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.297 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.297    result[0]
    A14                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.931ns  (logic 1.481ns (37.665%)  route 2.451ns (62.335%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.566     0.776    B_IBUF[2]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.821 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.885     2.706    result_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.931 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.931    result[2]
    B15                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.973ns  (logic 1.459ns (36.736%)  route 2.513ns (63.264%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.486     0.696    B_IBUF[2]
    SLICE_X0Y28          LUT6 (Prop_lut6_I3_O)        0.045     0.741 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.027     2.768    result_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.973 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.973    result[3]
    B16                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.040ns  (logic 1.544ns (38.219%)  route 2.496ns (61.781%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           0.335     0.556    A_IBUF[1]
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.048     0.604 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.161     2.765    result_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.275     4.040 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.040    result[1]
    A16                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.536ns  (logic 1.455ns (32.075%)  route 3.081ns (67.925%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.526     0.732    A_IBUF[2]
    SLICE_X0Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.777 r  result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.555     3.332    result_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204     4.536 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.536    result[4]
    A15                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------





