Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Sun Aug 25 07:04:33 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                6.34e-03    0.219 1.39e+07    0.240 100.0
  U0_CLK_GATE (CLK_GATE)               1.51e-03 4.67e-03 3.71e+04 6.23e-03   2.6
  U0_ALU (ALU)                            0.000 1.24e-02 4.20e+06 1.66e-02   6.9
    mult_49 (ALU_DW02_mult_0)             0.000    0.000 1.65e+06 1.65e-03   0.7
    add_43 (ALU_DW01_add_0)               0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_46 (ALU_DW01_sub_0)               0.000    0.000 2.48e+05 2.48e-04   0.1
    div_52 (ALU_DW_div_uns_0)             0.000    0.000 1.24e+06 1.24e-03   0.5
  U0_RegFile (RegFile)                 1.91e-03    0.100 3.14e+06    0.105  44.0
  U0_SYS_CTRL (SYS_CTRL)               6.33e-08 2.85e-02 8.21e+05 2.93e-02  12.2
  U0_UART (UART)                       7.19e-04 2.45e-03 2.22e+06 5.39e-03   2.2
    U0_UART_RX (UART_RX)               4.98e-04 2.29e-03 1.59e+06 4.37e-03   1.8
      U0_stp_chk (stp_chk)                0.000 1.00e-04 2.83e+04 1.28e-04   0.1
      U0_par_chk (par_chk)                0.000 1.00e-04 1.31e+05 2.31e-04   0.1
      U0_strt_chk (strt_chk)              0.000 6.15e-05 2.04e+04 8.18e-05   0.0
      U0_deserializer (deserializer)   2.46e-06 4.94e-04 2.39e+05 7.36e-04   0.3
      U0_data_sampling (data_sampling) 9.67e-06 2.79e-04 3.88e+05 6.76e-04   0.3
      U0_edge_bit_counter (edge_bit_counter)
                                       2.01e-04 8.53e-04 3.77e+05 1.43e-03   0.6
      U0_uart_fsm (uart_rx_fsm)        1.27e-04 3.89e-04 3.98e+05 9.14e-04   0.4
    U0_UART_TX (UART_TX)               2.07e-04 1.48e-04 6.31e+05 9.85e-04   0.4
      U0_parity_calc (parity_calc)        0.000 4.64e-05 2.59e+05 3.06e-04   0.1
      U0_mux (mux)                     2.45e-05 1.12e-05 3.59e+04 7.15e-05   0.0
      U0_Serializer (Serializer)          0.000 5.67e-05 2.29e+05 2.86e-04   0.1
      U0_fsm (uart_tx_fsm)                0.000 2.06e-05 1.01e+05 1.22e-04   0.1
  U1_ClkDiv (ClkDiv_1)                 2.43e-04 5.86e-04 5.39e+05 1.37e-03   0.6
    add_49 (ClkDiv_1_DW01_inc_0)          0.000    0.000 8.37e+04 8.37e-05   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX)              0.000    0.000 4.49e+04 4.49e-05   0.0
  U0_ClkDiv (ClkDiv_0)                 2.63e-05 6.39e-04 4.99e+05 1.16e-03   0.5
    add_49 (ClkDiv_0_DW01_inc_0)       1.90e-06 6.52e-06 8.35e+04 9.20e-05   0.0
  U0_PULSE_GEN (PULSE_GEN)                0.000 1.03e-05 2.32e+04 3.35e-05   0.0
  U0_UART_FIFO (Async_fifo)            1.14e-03 5.86e-02 2.16e+06 6.19e-02  25.8
    u_r2w_sync (BIT_SYNC_1)               0.000 5.83e-03 8.27e+04 5.91e-03   2.5
    u_fifo_wr (fifo_wr)                   0.000 5.83e-03 2.35e+05 6.07e-03   2.5
    u_w2r_sync (BIT_SYNC_0)               0.000 4.12e-05 7.49e+04 1.16e-04   0.0
    u_fifo_rd (fifo_rd)                   0.000 4.12e-05 2.28e+05 2.69e-04   0.1
    u_fifo_mem (fifo_mem)              9.02e-04 4.68e-02 1.53e+06 4.93e-02  20.5
  U0_ref_sync (DATA_SYNC)                 0.000 8.75e-03 1.72e+05 8.92e-03   3.7
  U1_RST_SYNC (RST_SYNC_1)             1.29e-05 2.25e-03 2.53e+04 2.29e-03   1.0
  U0_RST_SYNC (RST_SYNC_0)             6.77e-06 2.41e-04 2.41e+04 2.71e-04   0.1
1
