AuthorID,Author,Date,Content,Attachments,Reactions
"709384666909507634","egorxe","2025-12-05T15:41:28.0250000+00:00","BTW, @Tholin you're using your own 3.3V cell library in LibreLane right? What value do you use for ANTENNAGATEPLUSDIFF in your techlefs?","",""
"596068704471482370","246tnt","2025-12-05T15:44:49.1130000+00:00","@Egor Lukyanchenko He is not.","","ðŸ‘Œ (1)"
"1365118310701600900","rtimothyedwards_19428","2025-12-05T16:19:11.4000000+00:00","@Leo Moser (mole99) @Tholin :  The LEF parameters can be set with the ""property"" command in magic by hand, or you can just read LEF on top of an existing layout, if you have the LEF already, and it will generate the properties for you.  Be careful when you do that, because it will also try to relabel everything according to the ports in the LEF file.  That may be what you want, then again, it might not.","",""
"1152597572385525871","jonathan_ha_25034","2025-12-05T16:19:51.6500000+00:00","Switching to the development version of librelane might be worth a try to see if something changes. I had similar issues with antenna violations within the macros of our design. You could try to get the librelane dev version with
```
nix shell github:librelane/librelane/dev
```
and then run the synthesis flow with
```make
librelane librelane/config.yaml --pdk ${PDK} --pdk-root ${PDK_ROOT}
```.
Set PDK_ROOT to some directory and then Librelane should download the PDK. At least for me this yielded better results that helped me debug the design","",""
