#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1217041c0 .scope module, "ALU" "ALU" 2 10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUctr";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 32 "Result";
P_0x121704330 .param/l "n" 0 2 11, +C4<00000000000000000000000000100000>;
L_0x12171a2a0 .functor AND 1, L_0x121719ef0, v0x121716250_0, C4<1>, C4<1>;
L_0x12171a350 .functor XOR 1, v0x1217163a0_0, L_0x121719930, C4<0>, C4<0>;
L_0x12171a400 .functor XOR 1, L_0x121719ef0, L_0x12171a010, C4<0>, C4<0>;
o0x118008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1217180b0_0 .net "A", 31 0, o0x118008010;  0 drivers
o0x1180086a0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x1217181a0_0 .net "ALUctr", 2 0, o0x1180086a0;  0 drivers
v0x121718230_0 .net "Add_Carry", 0 0, L_0x121719930;  1 drivers
v0x121718300_0 .net "Add_Overflow", 0 0, L_0x121719ef0;  1 drivers
v0x121718390_0 .net "Add_Result", 31 0, L_0x121719130;  1 drivers
v0x1217184a0_0 .net "Add_Sign", 0 0, L_0x12171a010;  1 drivers
o0x118008b80 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x121718530_0 .net "B", 31 0, o0x118008b80;  0 drivers
v0x121718600_0 .net "B_to_add", 31 0, v0x121718010_0;  1 drivers
v0x1217186d0_0 .net "OPctr", 1 0, v0x1217161a0_0;  1 drivers
v0x1217187e0_0 .net "OVctr", 0 0, v0x121716250_0;  1 drivers
v0x121718870_0 .net "Overflow", 0 0, L_0x12171a2a0;  1 drivers
v0x121718900_0 .net "Result", 31 0, v0x121717410_0;  1 drivers
v0x121718990_0 .net "SIGctr", 0 0, v0x121716300_0;  1 drivers
v0x121718a60_0 .net "SUBctr", 0 0, v0x1217163a0_0;  1 drivers
v0x121718af0_0 .net "SUBctr_ext", 31 0, v0x121715ca0_0;  1 drivers
v0x121718bc0_0 .net "Zero", 0 0, L_0x12171a1f0;  1 drivers
v0x121718c50_0 .net "less", 0 0, v0x1217168f0_0;  1 drivers
v0x121718e20_0 .net "mux2_op1", 0 0, L_0x12171a350;  1 drivers
v0x121718eb0_0 .net "mux2_op2", 0 0, L_0x12171a400;  1 drivers
v0x121718f40_0 .net "mux3_op2", 31 0, L_0x12171a530;  1 drivers
v0x121718fd0_0 .net "mux3_op3", 31 0, v0x121716cf0_0;  1 drivers
S_0x121704520 .scope module, "adder" "adder32" 2 38, 3 1 0, S_0x1217041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Add_Carry";
    .port_info 4 /OUTPUT 1 "Add_Overflow";
    .port_info 5 /OUTPUT 1 "Add_Sign";
    .port_info 6 /OUTPUT 32 "Add_Result";
    .port_info 7 /OUTPUT 1 "Zero";
P_0x121704690 .param/l "n" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x1217198c0 .functor XOR 1, L_0x121719090, v0x1217163a0_0, C4<0>, C4<0>;
L_0x121719930 .functor NOT 1, L_0x1217198c0, C4<0>, C4<0>, C4<0>;
L_0x121719b40 .functor XOR 1, L_0x121719090, L_0x121719a20, C4<0>, C4<0>;
L_0x121719d20 .functor XOR 1, L_0x121719b40, L_0x121719bb0, C4<0>, C4<0>;
L_0x121719ef0 .functor XOR 1, L_0x121719d20, L_0x121719dd0, C4<0>, C4<0>;
L_0x12171a1f0 .functor NOT 1, L_0x12171a150, C4<0>, C4<0>, C4<0>;
v0x121704890_0 .net "A", 31 0, o0x118008010;  alias, 0 drivers
v0x121714930_0 .net "Add_Carry", 0 0, L_0x121719930;  alias, 1 drivers
v0x1217149d0_0 .net "Add_Overflow", 0 0, L_0x121719ef0;  alias, 1 drivers
v0x121714a60_0 .net "Add_Result", 31 0, L_0x121719130;  alias, 1 drivers
v0x121714af0_0 .net "Add_Sign", 0 0, L_0x12171a010;  alias, 1 drivers
v0x121714b90_0 .net "B", 31 0, v0x121718010_0;  alias, 1 drivers
v0x121714c40_0 .net "Cin", 0 0, v0x1217163a0_0;  alias, 1 drivers
v0x121714ce0_0 .net "Zero", 0 0, L_0x12171a1f0;  alias, 1 drivers
L_0x118040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x121714d80_0 .net *"_ivl_10", 0 0, L_0x118040058;  1 drivers
v0x121714e90_0 .net *"_ivl_11", 32 0, L_0x121719470;  1 drivers
v0x121714f40_0 .net *"_ivl_13", 32 0, L_0x1217195e0;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121714ff0_0 .net *"_ivl_16", 31 0, L_0x1180400a0;  1 drivers
v0x1217150a0_0 .net *"_ivl_17", 32 0, L_0x121719740;  1 drivers
v0x121715150_0 .net *"_ivl_19", 0 0, L_0x1217198c0;  1 drivers
v0x121715200_0 .net *"_ivl_24", 0 0, L_0x121719a20;  1 drivers
v0x1217152b0_0 .net *"_ivl_25", 0 0, L_0x121719b40;  1 drivers
v0x121715360_0 .net *"_ivl_28", 0 0, L_0x121719bb0;  1 drivers
v0x1217154f0_0 .net *"_ivl_29", 0 0, L_0x121719d20;  1 drivers
v0x121715580_0 .net *"_ivl_3", 32 0, L_0x121719210;  1 drivers
v0x121715630_0 .net *"_ivl_32", 0 0, L_0x121719dd0;  1 drivers
v0x1217156e0_0 .net *"_ivl_38", 0 0, L_0x12171a150;  1 drivers
L_0x118040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x121715780_0 .net *"_ivl_6", 0 0, L_0x118040010;  1 drivers
v0x121715830_0 .net *"_ivl_7", 32 0, L_0x121719350;  1 drivers
v0x1217158e0_0 .net "cout", 0 0, L_0x121719090;  1 drivers
L_0x121719090 .part L_0x121719740, 32, 1;
L_0x121719130 .part L_0x121719740, 0, 32;
L_0x121719210 .concat [ 32 1 0 0], o0x118008010, L_0x118040010;
L_0x121719350 .concat [ 32 1 0 0], v0x121718010_0, L_0x118040058;
L_0x121719470 .arith/sum 33, L_0x121719210, L_0x121719350;
L_0x1217195e0 .concat [ 1 32 0 0], v0x1217163a0_0, L_0x1180400a0;
L_0x121719740 .arith/sum 33, L_0x121719470, L_0x1217195e0;
L_0x121719a20 .part L_0x121719130, 31, 1;
L_0x121719bb0 .part o0x118008010, 31, 1;
L_0x121719dd0 .part v0x121718010_0, 31, 1;
L_0x12171a010 .part L_0x121719130, 31, 1;
L_0x12171a150 .reduce/or L_0x121719130;
S_0x121715a40 .scope module, "extend" "extend32" 2 34, 4 1 0, S_0x1217041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SUBctr";
    .port_info 1 /OUTPUT 32 "extend_out";
v0x121715bf0_0 .net "SUBctr", 0 0, v0x1217163a0_0;  alias, 1 drivers
v0x121715ca0_0 .var "extend_out", 31 0;
E_0x121715bb0 .event anyedge, v0x121714c40_0;
S_0x121715d70 .scope module, "gen" "crtgenerator" 2 31, 5 1 0, S_0x1217041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUctr";
    .port_info 1 /OUTPUT 1 "SUBctr";
    .port_info 2 /OUTPUT 2 "OPctr";
    .port_info 3 /OUTPUT 1 "OVctr";
    .port_info 4 /OUTPUT 1 "SIGctr";
P_0x121715f50 .param/l "n" 0 5 2, +C4<00000000000000000000000000000011>;
v0x1217160e0_0 .net "ALUctr", 2 0, o0x1180086a0;  alias, 0 drivers
v0x1217161a0_0 .var "OPctr", 1 0;
v0x121716250_0 .var "OVctr", 0 0;
v0x121716300_0 .var "SIGctr", 0 0;
v0x1217163a0_0 .var "SUBctr", 0 0;
E_0x1217160a0 .event anyedge, v0x1217160e0_0;
S_0x121716510 .scope module, "mux1" "mux2to1_1bit" 2 49, 6 1 0, S_0x1217041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "choice1";
    .port_info 1 /INPUT 1 "choice2";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x1217167a0_0 .net "choice1", 0 0, L_0x12171a350;  alias, 1 drivers
v0x121716850_0 .net "choice2", 0 0, L_0x12171a400;  alias, 1 drivers
v0x1217168f0_0 .var "out", 0 0;
v0x121716980_0 .net "sel", 0 0, v0x121716300_0;  alias, 1 drivers
E_0x121716730 .event anyedge, v0x121716300_0, v0x1217167a0_0, v0x121716850_0;
S_0x121716a70 .scope module, "mux2" "mux2to1_32bit_01mux" 2 52, 7 1 0, S_0x1217041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /OUTPUT 32 "out";
v0x121716cf0_0 .var "out", 31 0;
v0x121716db0_0 .net "sel", 0 0, v0x1217168f0_0;  alias, 1 drivers
E_0x121716ca0 .event anyedge, v0x1217168f0_0;
S_0x121716e60 .scope module, "mux3" "mux3to1_32bit" 2 56, 8 1 0, S_0x1217041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "choice1";
    .port_info 1 /INPUT 32 "choice2";
    .port_info 2 /INPUT 32 "choice3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
P_0x121717020 .param/l "n" 0 8 2, +C4<00000000000000000000000000100000>;
v0x1217171d0_0 .net "choice1", 31 0, L_0x121719130;  alias, 1 drivers
v0x1217172a0_0 .net "choice2", 31 0, L_0x12171a530;  alias, 1 drivers
v0x121717340_0 .net "choice3", 31 0, v0x121716cf0_0;  alias, 1 drivers
v0x121717410_0 .var "out", 31 0;
v0x1217174b0_0 .net "sel", 1 0, v0x1217161a0_0;  alias, 1 drivers
E_0x121717170 .event anyedge, v0x1217161a0_0, v0x121714a60_0, v0x1217172a0_0, v0x121716cf0_0;
S_0x121717600 .scope module, "or_gate" "or32" 2 54, 9 1 0, S_0x1217041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x1217177c0 .param/l "n" 0 9 2, +C4<00000000000000000000000000100000>;
L_0x12171a530 .functor OR 32, o0x118008010, o0x118008b80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x121717930_0 .net "operendA", 31 0, o0x118008010;  alias, 0 drivers
v0x1217179f0_0 .net "operendB", 31 0, o0x118008b80;  alias, 0 drivers
v0x121717a80_0 .net "out", 31 0, L_0x12171a530;  alias, 1 drivers
S_0x121717b20 .scope module, "x" "xor32" 2 36, 10 1 0, S_0x1217041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x121717ce0 .param/l "n" 0 10 2, +C4<00000000000000000000000000100000>;
v0x121717eb0_0 .net "operendA", 31 0, o0x118008b80;  alias, 0 drivers
v0x121717f80_0 .net "operendB", 31 0, v0x121715ca0_0;  alias, 1 drivers
v0x121718010_0 .var "out", 31 0;
E_0x121717e50 .event anyedge, v0x1217179f0_0, v0x121715ca0_0;
    .scope S_0x121715d70;
T_0 ;
    %wait E_0x1217160a0;
    %load/vec4 v0x1217160e0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x1217163a0_0, 0, 1;
    %load/vec4 v0x1217160e0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %load/vec4 v0x1217160e0_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0x121716250_0, 0, 1;
    %load/vec4 v0x1217160e0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x121716300_0, 0, 1;
    %load/vec4 v0x1217160e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1217160e0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1217161a0_0, 4, 1;
    %load/vec4 v0x1217160e0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x1217160e0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x1217160e0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1217161a0_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x121715a40;
T_1 ;
    %wait E_0x121715bb0;
    %load/vec4 v0x121715bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x121715ca0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121715ca0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x121717b20;
T_2 ;
    %wait E_0x121717e50;
    %load/vec4 v0x121717eb0_0;
    %load/vec4 v0x121717f80_0;
    %xor;
    %store/vec4 v0x121718010_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x121716510;
T_3 ;
    %wait E_0x121716730;
    %load/vec4 v0x121716980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x1217167a0_0;
    %store/vec4 v0x1217168f0_0, 0, 1;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x121716850_0;
    %store/vec4 v0x1217168f0_0, 0, 1;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x121716a70;
T_4 ;
    %wait E_0x121716ca0;
    %load/vec4 v0x121716db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121716cf0_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x121716cf0_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x121716e60;
T_5 ;
    %wait E_0x121717170;
    %load/vec4 v0x1217174b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x1217171d0_0;
    %store/vec4 v0x121717410_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x1217172a0_0;
    %store/vec4 v0x121717410_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x121717340_0;
    %store/vec4 v0x121717410_0, 0, 32;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "ALU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/adder32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/extend32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/crtgenerator.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_1bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_32bit_01mux.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux3to1_32bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/or32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/xor32.v";
