<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>ADD (immediate) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">ADD (immediate)</h2>
      <p class="aml">Add (immediate) adds a register value and an optionally-shifted
immediate value, and writes the result to the destination register.</p>
    <p class="desc">This instruction is used by the alias <a href="mov_add_addsub_imm.html" title="Move (to/from SP)">MOV (to/from SP)</a>.</p>
    <p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">sh</td><td colspan="12" class="lr">imm12</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td/><td class="droppedname">op</td><td class="droppedname">S</td><td colspan="6"/><td/><td colspan="12"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">32-bit<span class="bitdiff"> (sf == 0)</span></h4><a id="ADD_32_addsub_imm"/><p class="asm-code">ADD  <a href="#WdWSP_option" title="Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the &quot;Rd&quot; field.">&lt;Wd|WSP&gt;</a>, <a href="#WnWSP_option" title="Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Wn|WSP&gt;</a>, #<a href="#imm__17" title="Is an unsigned immediate, in the range 0 to 4095, encoded in the &quot;imm12&quot; field.">&lt;imm&gt;</a>{, <a href="#shift_option" title="Is the optional left shift to apply to the immediate, defaulting to LSL #0 and ">&lt;shift&gt;</a>}</p></div><div class="encoding"><h4 class="encoding">64-bit<span class="bitdiff"> (sf == 1)</span></h4><a id="ADD_64_addsub_imm"/><p class="asm-code">ADD  <a href="#XdSP_option" title="Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the &quot;Rd&quot; field.">&lt;Xd|SP&gt;</a>, <a href="#XnSP_option__3" title="Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>, #<a href="#imm__17" title="Is an unsigned immediate, in the range 0 to 4095, encoded in the &quot;imm12&quot; field.">&lt;imm&gt;</a>{, <a href="#shift_option" title="Is the optional left shift to apply to the immediate, defaulting to LSL #0 and ">&lt;shift&gt;</a>}</p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
constant integer datasize = 32 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(sf);

bits(datasize) imm;
case sh of
    when '0' imm = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm12, datasize);
    when '1' imm = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm12:<a href="shared_pseudocode.html#impl-shared.Zeros.1" title="function: bits(N) Zeros(integer N)">Zeros</a>(12), datasize);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wd|WSP&gt;</td><td><a id="WdWSP_option"/>
        
          <p class="aml">Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wn|WSP&gt;</td><td><a id="WnWSP_option"/>
        
          <p class="aml">Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="imm__17"/>
        
          <p class="aml">Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift&gt;</td><td><a id="shift_option"/>
        <p>Is the optional left shift to apply to the immediate, defaulting to LSL #0 and 
          encoded in
          <q>sh</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">sh</th>
                <th class="symbol">&lt;shift&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">LSL #0</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">LSL #12</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xd|SP&gt;</td><td><a id="XdSP_option"/>
        
          <p class="aml">Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option__3"/>
        
          <p class="aml">Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/><h3 class="aliastable" id="">Alias Conditions</h3><table class="aliastable"><thead><tr><th>Alias</th><th>Is preferred when</th></tr></thead><tbody><tr><td><a href="mov_add_addsub_imm.html" title="Move (to/from SP)">MOV (to/from SP)</a></td><td class="notfirst"><span class="pseudocode">sh == '0' &amp;&amp; imm12 == '000000000000' &amp;&amp; (Rd == '11111' || Rn == '11111')</span></td></tr></tbody></table>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">bits(datasize) operand1 = if n == 31 then <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(64) SP[]">SP</a>[]&lt;datasize-1:0&gt; else <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, datasize];
bits(datasize) operand2 = imm;
bits(datasize) result;

(result, -) = <a href="shared_pseudocode.html#impl-shared.AddWithCarry.3" title="function: (bits(N), bits(4)) AddWithCarry(bits(N) x, bits(N) y, bit carry_in)">AddWithCarry</a>(operand1, operand2, '0');

if d == 31 then
    <a href="shared_pseudocode.html#impl-aarch64.SP.write.0" title="accessor: SP[] = bits(64) value">SP</a>[] = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(result, 64);
else
    <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[d, datasize] = result;</p>
    </div>
  <h3>Operational information</h3>
    <p class="aml">If PSTATE.DIT is 1:</p>
    <ul>
      <li>
        The execution time of this instruction is independent of:<ul>
            <li>
              The values of the data supplied in any of its registers.
            </li>
            <li>
              The values of the NZCV flags.
            </li>
          </ul>
        
      </li>
      <li>
        The response of this instruction to asynchronous exceptions does not vary based on:<ul>
            <li>
              The values of the data supplied in any of its registers.
            </li>
            <li>
              The values of the NZCV flags.
            </li>
          </ul>
        
      </li>
    </ul>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel
      ; Build timestamp: 2024-03-26T09:45
    </p><p class="copyconf">
      Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
