

================================================================
== Vitis HLS Report for 'sin_or_cos_float_Pipeline_2'
================================================================
* Date:           Tue Jul 18 18:11:57 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        threed_render_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.706 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        5|  40.000 ns|  50.000 ns|    4|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        2|        3|         2|          1|          1|  1 ~ 2|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_shift_V = alloca i32 1"   --->   Operation 5 'alloca' 'in_shift_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shift = alloca i32 1"   --->   Operation 6 'alloca' 'shift' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 7 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_0_023_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_0_023_reload"   --->   Operation 8 'read' 'c_0_023_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_1_022_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_1_022_reload"   --->   Operation 9 'read' 'c_1_022_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%result_V_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %result_V"   --->   Operation 10 'read' 'result_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i_3"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %shift"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i29 %result_V_read, i29 %in_shift_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body49.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i2 %i_3" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:319]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.95ns)   --->   "%icmp_ln318 = icmp_eq  i2 %i, i2 2" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:318]   --->   Operation 16 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.56ns)   --->   "%add_ln318 = add i2 %i, i2 1" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:318]   --->   Operation 17 'add' 'add_ln318' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %icmp_ln318, void %for.body49.i.split, void %for.body49.i.for.end61.i_ifconv_crit_edge.exitStub" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:318]   --->   Operation 18 'br' 'br_ln318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln319 = trunc i2 %i" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:319]   --->   Operation 19 'trunc' 'trunc_ln319' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "%select_ln319 = select i1 %trunc_ln319, i32 %c_1_022_reload_read, i32 %c_0_023_reload_read" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:319]   --->   Operation 20 'select' 'select_ln319' <Predicate = (!icmp_ln318)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln319, i32 31"   --->   Operation 21 'bitselect' 'isNeg' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%sub_ln1512 = sub i32 0, i32 %select_ln319"   --->   Operation 22 'sub' 'sub_ln1512' <Predicate = (!icmp_ln318)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln321 = icmp_eq  i32 %select_ln319, i32 16" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:321]   --->   Operation 23 'icmp' 'icmp_ln321' <Predicate = (!icmp_ln318)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %icmp_ln321, void %for.body49.i.split.for.end61.i_ifconv_crit_edge.exitStub, void %for.inc59.i" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:321]   --->   Operation 24 'br' 'br_ln321' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln318 = store i2 %add_ln318, i2 %i_3" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:318]   --->   Operation 25 'store' 'store_ln318' <Predicate = (!icmp_ln318 & icmp_ln321)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.70>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_shift_V_1 = load i29 %in_shift_V"   --->   Operation 26 'load' 'in_shift_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i29 %in_shift_V_1"   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2, i64 1"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shift_load = load i32 %shift" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:319]   --->   Operation 30 'load' 'shift_load' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%shift_1 = add i32 %select_ln319, i32 %shift_load" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:319]   --->   Operation 31 'add' 'shift_1' <Predicate = (!icmp_ln318)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i32 %sub_ln1512, i32 %select_ln319"   --->   Operation 32 'select' 'ush' <Predicate = (!icmp_ln318)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i29 %in_shift_V_1"   --->   Operation 33 'zext' 'zext_ln1488' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln1513)   --->   "%lshr_ln1488 = lshr i32 %zext_ln1488, i32 %ush"   --->   Operation 34 'lshr' 'lshr_ln1488' <Predicate = (!icmp_ln318 & isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln1513)   --->   "%shl_ln1454 = shl i32 %zext_ln1488, i32 %ush"   --->   Operation 35 'shl' 'shl_ln1454' <Predicate = (!icmp_ln318 & !isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln1513 = select i1 %isNeg, i32 %lshr_ln1488, i32 %shl_ln1454"   --->   Operation 36 'select' 'select_ln1513' <Predicate = (!icmp_ln318)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%in_shift_V_2 = trunc i32 %select_ln1513"   --->   Operation 37 'trunc' 'in_shift_V_2' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1453 = trunc i32 %select_ln1513"   --->   Operation 38 'trunc' 'trunc_ln1453' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln318 = store i32 %shift_1, i32 %shift" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:318]   --->   Operation 39 'store' 'store_ln318' <Predicate = (!icmp_ln318 & icmp_ln321)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln318 = store i29 %in_shift_V_2, i29 %in_shift_V" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:318]   --->   Operation 40 'store' 'store_ln318' <Predicate = (!icmp_ln318 & icmp_ln321)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln318 = br void %for.body49.i" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:318]   --->   Operation 41 'br' 'br_ln318' <Predicate = (!icmp_ln318 & icmp_ln321)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln319 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %shift_out, i32 %shift_load" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:319]   --->   Operation 42 'write' 'write_ln319' <Predicate = (!icmp_ln318 & !icmp_ln321)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i28P0A, i28 %in_shift_V_1_cast_out, i28 %empty"   --->   Operation 43 'write' 'write_ln0' <Predicate = (!icmp_ln318 & !icmp_ln321)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln319 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %shift_1_out, i32 %shift_1" [C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:319]   --->   Operation 44 'write' 'write_ln319' <Predicate = (!icmp_ln318 & !icmp_ln321)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln1453 = write void @_ssdm_op_Write.ap_auto.i28P0A, i28 %trunc_ln10_out, i28 %trunc_ln1453"   --->   Operation 45 'write' 'write_ln1453' <Predicate = (!icmp_ln318 & !icmp_ln321)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln318 & !icmp_ln321)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shift_load_1 = load i32 %shift"   --->   Operation 47 'load' 'shift_load_1' <Predicate = (icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %shift_out, i32 %shift_load_1"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i28P0A, i28 %in_shift_V_1_cast_out, i28 %empty"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 50 'br' 'br_ln0' <Predicate = (icmp_ln318)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.body49.i.for.end61.i_ifconv_crit_edge.exitStub, i1 0, void %for.body49.i.split.for.end61.i_ifconv_crit_edge.exitStub"   --->   Operation 51 'phi' 'UnifiedRetVal' <Predicate = (!icmp_ln321) | (icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (!icmp_ln321) | (icmp_ln318)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.74ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0 ns)
	'load' operation ('i', C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:319) on local variable 'i' [20]  (0 ns)
	'select' operation ('sh', C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:319) [30]  (0.698 ns)
	'sub' operation ('sub_ln1512') [33]  (2.55 ns)
	blocking operation 2.49 ns on control path)

 <State 2>: 6.71ns
The critical path consists of the following:
	'select' operation ('ush') [34]  (0.698 ns)
	'lshr' operation ('lshr_ln1488') [36]  (0 ns)
	'select' operation ('select_ln1513') [38]  (4.42 ns)
	'store' operation ('store_ln318', C:\scratch\2022.2.2\hls_product\139\2022.2.2\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:318) of variable 'r.V' on local variable 'in_shift.V' [46]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
