# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_2.srcs/sim_1/new/fpga_IO_tb.vhd" \

# Do not sort compile order
nosort
