{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486569779295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486569779296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 08 08:02:59 2017 " "Processing started: Wed Feb 08 08:02:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486569779296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486569779296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off booth -c booth " "Command: quartus_map --read_settings_files=on --write_settings_files=off booth -c booth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486569779296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1486569780129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/hex_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/hex_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Found entity 1: hex_7seg" {  } { { "source/hex_7_seg.v" "" { Text "C:/Users/louis/Desktop/lab3/source/hex_7_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486569780226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486569780226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/booth.v 1 1 " "Found 1 design units, including 1 entities, in source file source/booth.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth " "Found entity 1: booth" {  } { { "source/booth.v" "" { Text "C:/Users/louis/Desktop/lab3/source/booth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486569780233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486569780233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 state.v(17) " "Verilog HDL Declaration information at state.v(17): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "source/state.v" "" { Text "C:/Users/louis/Desktop/lab3/source/state.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486569780240 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "state state.v(9) " "Verilog Module Declaration warning at state.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"state\"" {  } { { "source/state.v" "" { Text "C:/Users/louis/Desktop/lab3/source/state.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486569780240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/state.v 1 1 " "Found 1 design units, including 1 entities, in source file source/state.v" { { "Info" "ISGN_ENTITY_NAME" "1 state " "Found entity 1: state" {  } { { "source/state.v" "" { Text "C:/Users/louis/Desktop/lab3/source/state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486569780241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486569780241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dff.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 mydff " "Found entity 1: mydff" {  } { { "source/dff.v" "" { Text "C:/Users/louis/Desktop/lab3/source/dff.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486569780246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486569780246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "source/counter.v" "" { Text "C:/Users/louis/Desktop/lab3/source/counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486569780253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486569780253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file source/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "source/memory.v" "" { Text "C:/Users/louis/Desktop/lab3/source/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486569780259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486569780259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/memblock.v 1 1 " "Found 1 design units, including 1 entities, in source file source/memblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 memblock " "Found entity 1: memblock" {  } { { "source/memblock.v" "" { Text "C:/Users/louis/Desktop/lab3/source/memblock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486569780265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486569780265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "source/mem.v" "" { Text "C:/Users/louis/Desktop/lab3/source/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486569780271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486569780271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/booth_board.v 1 1 " "Found 1 design units, including 1 entities, in source file source/booth_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_board " "Found entity 1: booth_board" {  } { { "source/booth_board.v" "" { Text "C:/Users/louis/Desktop/lab3/source/booth_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486569780278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486569780278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "booth_board " "Elaborating entity \"booth_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1486569780326 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] booth_board.v(25) " "Output port \"LEDR\[1\]\" at booth_board.v(25) has no driver" {  } { { "source/booth_board.v" "" { Text "C:/Users/louis/Desktop/lab3/source/booth_board.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486569780329 "|booth_board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth booth:booth " "Elaborating entity \"booth\" for hierarchy \"booth:booth\"" {  } { { "source/booth_board.v" "booth" { Text "C:/Users/louis/Desktop/lab3/source/booth_board.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486569780332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state booth:booth\|state:state " "Elaborating entity \"state\" for hierarchy \"booth:booth\|state:state\"" {  } { { "source/booth.v" "state" { Text "C:/Users/louis/Desktop/lab3/source/booth.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486569780336 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "state.v(44) " "Verilog HDL Case Statement warning at state.v(44): incomplete case statement has no default case item" {  } { { "source/state.v" "" { Text "C:/Users/louis/Desktop/lab3/source/state.v" 44 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1486569780338 "|booth|state:state"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydff booth:booth\|state:state\|mydff:s0 " "Elaborating entity \"mydff\" for hierarchy \"booth:booth\|state:state\|mydff:s0\"" {  } { { "source/state.v" "s0" { Text "C:/Users/louis/Desktop/lab3/source/state.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486569780341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem booth:booth\|mem:mem " "Elaborating entity \"mem\" for hierarchy \"booth:booth\|mem:mem\"" {  } { { "source/booth.v" "mem" { Text "C:/Users/louis/Desktop/lab3/source/booth.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486569780347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mem.v(66) " "Verilog HDL assignment warning at mem.v(66): truncated value with size 32 to match size of target (9)" {  } { { "source/mem.v" "" { Text "C:/Users/louis/Desktop/lab3/source/mem.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486569780349 "|booth|mem:mem"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mem.v(52) " "Verilog HDL Case Statement warning at mem.v(52): incomplete case statement has no default case item" {  } { { "source/mem.v" "" { Text "C:/Users/louis/Desktop/lab3/source/mem.v" 52 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1486569780349 "|booth|mem:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memblock booth:booth\|mem:mem\|memblock:memblock " "Elaborating entity \"memblock\" for hierarchy \"booth:booth\|mem:mem\|memblock:memblock\"" {  } { { "source/mem.v" "memblock" { Text "C:/Users/louis/Desktop/lab3/source/mem.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486569780352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory booth:booth\|mem:mem\|memblock:memblock\|memory:A " "Elaborating entity \"memory\" for hierarchy \"booth:booth\|mem:mem\|memblock:memblock\|memory:A\"" {  } { { "source/memblock.v" "A" { Text "C:/Users/louis/Desktop/lab3/source/memblock.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486569780356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter booth:booth\|counter:counter " "Elaborating entity \"counter\" for hierarchy \"booth:booth\|counter:counter\"" {  } { { "source/booth.v" "counter" { Text "C:/Users/louis/Desktop/lab3/source/booth.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486569780365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(32) " "Verilog HDL assignment warning at counter.v(32): truncated value with size 32 to match size of target (4)" {  } { { "source/counter.v" "" { Text "C:/Users/louis/Desktop/lab3/source/counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486569780367 "|booth_board|booth:booth|counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg hex_7seg:mplier1 " "Elaborating entity \"hex_7seg\" for hierarchy \"hex_7seg:mplier1\"" {  } { { "source/booth_board.v" "mplier1" { Text "C:/Users/louis/Desktop/lab3/source/booth_board.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486569780370 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "booth:booth\|mem:mem\|memblock:memblock\|Addr\[3\] " "Net \"booth:booth\|mem:mem\|memblock:memblock\|Addr\[3\]\" is missing source, defaulting to GND" {  } { { "source/memblock.v" "Addr\[3\]" { Text "C:/Users/louis/Desktop/lab3/source/memblock.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486569780420 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "booth:booth\|mem:mem\|memblock:memblock\|Addr\[2\] " "Net \"booth:booth\|mem:mem\|memblock:memblock\|Addr\[2\]\" is missing source, defaulting to GND" {  } { { "source/memblock.v" "Addr\[2\]" { Text "C:/Users/louis/Desktop/lab3/source/memblock.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486569780420 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "booth:booth\|mem:mem\|memblock:memblock\|Addr\[1\] " "Net \"booth:booth\|mem:mem\|memblock:memblock\|Addr\[1\]\" is missing source, defaulting to GND" {  } { { "source/memblock.v" "Addr\[1\]" { Text "C:/Users/louis/Desktop/lab3/source/memblock.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486569780420 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "booth:booth\|mem:mem\|memblock:memblock\|Addr\[0\] " "Net \"booth:booth\|mem:mem\|memblock:memblock\|Addr\[0\]\" is missing source, defaulting to GND" {  } { { "source/memblock.v" "Addr\[0\]" { Text "C:/Users/louis/Desktop/lab3/source/memblock.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486569780420 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "booth:booth\|mem:mem\|memblock:memblock\|M_Sel " "Net \"booth:booth\|mem:mem\|memblock:memblock\|M_Sel\" is missing source, defaulting to GND" {  } { { "source/memblock.v" "M_Sel" { Text "C:/Users/louis/Desktop/lab3/source/memblock.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486569780420 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1486569780420 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "booth:booth\|mem:mem\|memblock:memblock\|memory:A\|Ram1 " "RAM logic \"booth:booth\|mem:mem\|memblock:memblock\|memory:A\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "source/memory.v" "Ram1" { Text "C:/Users/louis/Desktop/lab3/source/memory.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1486569780777 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "booth:booth\|mem:mem\|memblock:memblock\|memory:B\|Ram1 " "RAM logic \"booth:booth\|mem:mem\|memblock:memblock\|memory:B\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "source/memory.v" "Ram1" { Text "C:/Users/louis/Desktop/lab3/source/memory.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1486569780777 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "booth:booth\|mem:mem\|memblock:memblock\|memory:C\|Ram1 " "RAM logic \"booth:booth\|mem:mem\|memblock:memblock\|memory:C\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "source/memory.v" "Ram1" { Text "C:/Users/louis/Desktop/lab3/source/memory.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1486569780777 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1486569780777 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "source/booth_board.v" "" { Text "C:/Users/louis/Desktop/lab3/source/booth_board.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486569781431 "|booth_board|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1486569781431 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/louis/Desktop/lab3/output_files/booth.map.smsg " "Generated suppressed messages file C:/Users/louis/Desktop/lab3/output_files/booth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1486569781641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1486569781806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486569781806 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "source/booth_board.v" "" { Text "C:/Users/louis/Desktop/lab3/source/booth_board.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486569781867 "|booth_board|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1486569781867 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1486569781868 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1486569781868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1486569781868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1486569781868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486569781911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 08 08:03:01 2017 " "Processing ended: Wed Feb 08 08:03:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486569781911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486569781911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486569781911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486569781911 ""}
