TimeQuest Timing Analyzer report for dual_port_ram
Wed Sep 13 10:57:50 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'dual_port_ram_ctrl:u2|clk1'
 13. Slow 1200mV 85C Model Setup: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_25m'
 15. Slow 1200mV 85C Model Setup: 'cs0'
 16. Slow 1200mV 85C Model Hold: 'clk_25m'
 17. Slow 1200mV 85C Model Hold: 'dual_port_ram_ctrl:u2|clk1'
 18. Slow 1200mV 85C Model Hold: 'cs0'
 19. Slow 1200mV 85C Model Hold: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'dual_port_ram_ctrl:u2|clk1'
 21. Slow 1200mV 85C Model Recovery: 'dual_port_ram_ctrl:u2|error'
 22. Slow 1200mV 85C Model Recovery: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'clk_25m'
 24. Slow 1200mV 85C Model Removal: 'clk_25m'
 25. Slow 1200mV 85C Model Removal: 'dual_port_ram_ctrl:u2|clk1'
 26. Slow 1200mV 85C Model Removal: 'dual_port_ram_ctrl:u2|error'
 27. Slow 1200mV 85C Model Removal: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'dual_port_ram_ctrl:u2|clk1'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'cs0'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'dual_port_ram_ctrl:u2|error'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25m'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 85C Model Metastability Report
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'dual_port_ram_ctrl:u2|clk1'
 51. Slow 1200mV 0C Model Setup: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'clk_25m'
 53. Slow 1200mV 0C Model Setup: 'cs0'
 54. Slow 1200mV 0C Model Hold: 'clk_25m'
 55. Slow 1200mV 0C Model Hold: 'dual_port_ram_ctrl:u2|clk1'
 56. Slow 1200mV 0C Model Hold: 'cs0'
 57. Slow 1200mV 0C Model Hold: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Recovery: 'dual_port_ram_ctrl:u2|clk1'
 59. Slow 1200mV 0C Model Recovery: 'dual_port_ram_ctrl:u2|error'
 60. Slow 1200mV 0C Model Recovery: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Recovery: 'clk_25m'
 62. Slow 1200mV 0C Model Removal: 'clk_25m'
 63. Slow 1200mV 0C Model Removal: 'dual_port_ram_ctrl:u2|clk1'
 64. Slow 1200mV 0C Model Removal: 'dual_port_ram_ctrl:u2|error'
 65. Slow 1200mV 0C Model Removal: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'dual_port_ram_ctrl:u2|clk1'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'cs0'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'dual_port_ram_ctrl:u2|error'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25m'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Propagation Delay
 76. Minimum Propagation Delay
 77. Output Enable Times
 78. Minimum Output Enable Times
 79. Output Disable Times
 80. Minimum Output Disable Times
 81. Slow 1200mV 0C Model Metastability Report
 82. Fast 1200mV 0C Model Setup Summary
 83. Fast 1200mV 0C Model Hold Summary
 84. Fast 1200mV 0C Model Recovery Summary
 85. Fast 1200mV 0C Model Removal Summary
 86. Fast 1200mV 0C Model Minimum Pulse Width Summary
 87. Fast 1200mV 0C Model Setup: 'dual_port_ram_ctrl:u2|clk1'
 88. Fast 1200mV 0C Model Setup: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Setup: 'cs0'
 90. Fast 1200mV 0C Model Setup: 'clk_25m'
 91. Fast 1200mV 0C Model Hold: 'clk_25m'
 92. Fast 1200mV 0C Model Hold: 'cs0'
 93. Fast 1200mV 0C Model Hold: 'dual_port_ram_ctrl:u2|clk1'
 94. Fast 1200mV 0C Model Hold: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Recovery: 'dual_port_ram_ctrl:u2|clk1'
 96. Fast 1200mV 0C Model Recovery: 'dual_port_ram_ctrl:u2|error'
 97. Fast 1200mV 0C Model Recovery: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Recovery: 'clk_25m'
 99. Fast 1200mV 0C Model Removal: 'clk_25m'
100. Fast 1200mV 0C Model Removal: 'dual_port_ram_ctrl:u2|clk1'
101. Fast 1200mV 0C Model Removal: 'dual_port_ram_ctrl:u2|error'
102. Fast 1200mV 0C Model Removal: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'cs0'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'dual_port_ram_ctrl:u2|clk1'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'dual_port_ram_ctrl:u2|error'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25m'
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Propagation Delay
113. Minimum Propagation Delay
114. Output Enable Times
115. Minimum Output Enable Times
116. Output Disable Times
117. Minimum Output Disable Times
118. Fast 1200mV 0C Model Metastability Report
119. Multicorner Timing Analysis Summary
120. Setup Times
121. Hold Times
122. Clock to Output Times
123. Minimum Clock to Output Times
124. Propagation Delay
125. Minimum Propagation Delay
126. Board Trace Model Assignments
127. Input Transition Times
128. Signal Integrity Metrics (Slow 1200mv 0c Model)
129. Signal Integrity Metrics (Slow 1200mv 85c Model)
130. Signal Integrity Metrics (Fast 1200mv 0c Model)
131. Setup Transfers
132. Hold Transfers
133. Recovery Transfers
134. Removal Transfers
135. Report TCCS
136. Report RSKM
137. Unconstrained Paths
138. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; dual_port_ram                                       ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE15F23C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; clk_25m                                           ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { clk_25m }                                           ;
; cs0                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { cs0 }                                               ;
; dual_port_ram_ctrl:u2|clk1                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { dual_port_ram_ctrl:u2|clk1 }                        ;
; dual_port_ram_ctrl:u2|error                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { dual_port_ram_ctrl:u2|error }                       ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_25m ; u2|u2|altpll_component|auto_generated|pll1|inclk[0] ; { u2|u2|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 92.42 MHz   ; 92.42 MHz       ; dual_port_ram_ctrl:u2|clk1                        ;                                                ;
; 173.04 MHz  ; 173.04 MHz      ; clk_25m                                           ;                                                ;
; 854.7 MHz   ; 402.09 MHz      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
; 2512.56 MHz ; 238.04 MHz      ; cs0                                               ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; dual_port_ram_ctrl:u2|clk1                        ; -11.040 ; -28.181       ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; -1.212  ; -1.212        ;
; clk_25m                                           ; -0.181  ; -0.350        ;
; cs0                                               ; 0.301   ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_25m                                           ; -2.192 ; -35.645       ;
; dual_port_ram_ctrl:u2|clk1                        ; -0.431 ; -3.885        ;
; cs0                                               ; -0.272 ; -0.272        ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.702  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; dual_port_ram_ctrl:u2|clk1                        ; -4.154 ; -19.235       ;
; dual_port_ram_ctrl:u2|error                       ; -1.051 ; -2.102        ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 3.277  ; 0.000         ;
; clk_25m                                           ; 36.662 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_25m                                           ; -1.312 ; -18.750       ;
; dual_port_ram_ctrl:u2|clk1                        ; 0.449  ; 0.000         ;
; dual_port_ram_ctrl:u2|error                       ; 1.000  ; 0.000         ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 4.906  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; dual_port_ram_ctrl:u2|clk1                        ; -3.201 ; -41.057       ;
; cs0                                               ; -3.201 ; -12.603       ;
; dual_port_ram_ctrl:u2|error                       ; -1.487 ; -2.974        ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 4.700  ; 0.000         ;
; clk_25m                                           ; 19.722 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dual_port_ram_ctrl:u2|clk1'                                                                                                                                                                                                                                                                                                        ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                                     ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -11.040 ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -5.190     ; 6.341      ;
; -8.637  ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; -3.297     ; 6.341      ;
; -6.711  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.786     ; 2.416      ;
; -6.579  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.786     ; 2.284      ;
; -6.562  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.786     ; 2.267      ;
; -6.302  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.786     ; 2.007      ;
; -6.254  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.786     ; 1.959      ;
; -6.191  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.786     ; 1.896      ;
; -6.189  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.786     ; 1.894      ;
; -6.038  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.786     ; 1.743      ;
; -5.351  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.786     ; 1.056      ;
; -4.910  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.995     ; 2.416      ;
; -4.778  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.995     ; 2.284      ;
; -4.761  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.995     ; 2.267      ;
; -4.501  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.995     ; 2.007      ;
; -4.453  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.995     ; 1.959      ;
; -4.390  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.995     ; 1.896      ;
; -4.388  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.995     ; 1.894      ;
; -4.324  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.702     ; 3.160      ;
; -4.294  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.702     ; 3.130      ;
; -4.271  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.702     ; 3.107      ;
; -4.263  ; dual_port_ram_ctrl:u2|data_a[4]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.695     ; 3.106      ;
; -4.253  ; dual_port_ram_ctrl:u2|data_a[2]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.695     ; 3.096      ;
; -4.247  ; dual_port_ram_ctrl:u2|data_a[0]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.694     ; 3.091      ;
; -4.243  ; dual_port_ram_ctrl:u2|data_a[7]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.695     ; 3.086      ;
; -4.237  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.995     ; 1.743      ;
; -4.226  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.702     ; 3.062      ;
; -4.216  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.702     ; 3.052      ;
; -4.216  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.702     ; 3.052      ;
; -4.207  ; dual_port_ram_ctrl:u2|data_a[5]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.695     ; 3.050      ;
; -4.196  ; dual_port_ram_ctrl:u2|data_a[1]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.694     ; 3.040      ;
; -4.181  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.702     ; 3.017      ;
; -4.174  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.702     ; 3.010      ;
; -4.161  ; dual_port_ram_ctrl:u2|rden_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.699     ; 3.000      ;
; -4.100  ; dual_port_ram_ctrl:u2|data_a[6]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.695     ; 2.943      ;
; -4.010  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.702     ; 2.846      ;
; -3.994  ; dual_port_ram_ctrl:u2|data_a[3]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.695     ; 2.837      ;
; -3.550  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.995     ; 1.056      ;
; -2.403  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.209      ; 3.160      ;
; -2.373  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.209      ; 3.130      ;
; -2.350  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.209      ; 3.107      ;
; -2.342  ; dual_port_ram_ctrl:u2|data_a[4]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.216      ; 3.106      ;
; -2.332  ; dual_port_ram_ctrl:u2|data_a[2]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.216      ; 3.096      ;
; -2.326  ; dual_port_ram_ctrl:u2|data_a[0]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.217      ; 3.091      ;
; -2.322  ; dual_port_ram_ctrl:u2|data_a[7]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.216      ; 3.086      ;
; -2.305  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.209      ; 3.062      ;
; -2.295  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.209      ; 3.052      ;
; -2.295  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.209      ; 3.052      ;
; -2.286  ; dual_port_ram_ctrl:u2|data_a[5]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.216      ; 3.050      ;
; -2.275  ; dual_port_ram_ctrl:u2|data_a[1]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.217      ; 3.040      ;
; -2.260  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.209      ; 3.017      ;
; -2.253  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.209      ; 3.010      ;
; -2.240  ; dual_port_ram_ctrl:u2|rden_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.212      ; 3.000      ;
; -2.179  ; dual_port_ram_ctrl:u2|data_a[6]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.216      ; 2.943      ;
; -2.089  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.209      ; 2.846      ;
; -2.073  ; dual_port_ram_ctrl:u2|data_a[3]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.216      ; 2.837      ;
; -0.207  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.616      ;
; -0.006  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.416      ; 2.413      ;
; -0.006  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.416      ; 2.413      ;
; 0.054   ; dual_port_ram_ctrl:u2|data[3]                                                                                         ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.355      ;
; 0.055   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.415      ; 2.351      ;
; 0.142   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.267      ;
; 0.152   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 2.256      ;
; 0.152   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 2.256      ;
; 0.152   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 2.256      ;
; 0.152   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 2.256      ;
; 0.152   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 2.256      ;
; 0.152   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 2.256      ;
; 0.223   ; dual_port_ram_ctrl:u2|data[5]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 2.185      ;
; 0.348   ; dual_port_ram_ctrl:u2|data[7]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 2.060      ;
; 0.379   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.416      ; 2.028      ;
; 0.379   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.416      ; 2.028      ;
; 0.400   ; dual_port_ram_ctrl:u2|data[7]                                                                                         ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.009      ;
; 0.420   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.415      ; 1.986      ;
; 0.454   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.955      ;
; 0.454   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.955      ;
; 0.454   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.955      ;
; 0.454   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.955      ;
; 0.454   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.955      ;
; 0.454   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.955      ;
; 0.454   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.955      ;
; 0.454   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.955      ;
; 0.467   ; dual_port_ram_ctrl:u2|data[1]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.416      ; 1.940      ;
; 0.484   ; dual_port_ram_ctrl:u2|data[0]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.416      ; 1.923      ;
; 0.505   ; dual_port_ram_ctrl:u2|data[1]                                                                                         ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.904      ;
; 0.512   ; dual_port_ram_ctrl:u2|data[3]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 1.896      ;
; 0.516   ; dual_port_ram_ctrl:u2|data[2]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 1.892      ;
; 0.537   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 1.871      ;
; 0.537   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 1.871      ;
; 0.537   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 1.871      ;
; 0.537   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 1.871      ;
; 0.537   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 1.871      ;
; 0.537   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 1.871      ;
; 0.542   ; dual_port_ram_ctrl:u2|data[6]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 1.866      ;
; 0.557   ; dual_port_ram_ctrl:u2|data[4]                                                                                         ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.852      ;
; 0.596   ; dual_port_ram_ctrl:u2|data[2]                                                                                         ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.813      ;
; 0.636   ; dual_port_ram_ctrl:u2|data[0]                                                                                         ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.773      ;
; 0.674   ; dual_port_ram_ctrl:u2|data[6]                                                                                         ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.735      ;
; 0.724   ; dual_port_ram_ctrl:u2|data[4]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 1.684      ;
; 0.811   ; dual_port_ram_ctrl:u2|data[5]                                                                                         ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 1.598      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.212 ; cs0                           ; dual_port_ram_ctrl:u2|wr_clk1 ; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.052      ; 1.705      ;
; -0.726 ; cs0                           ; dual_port_ram_ctrl:u2|wr_clk1 ; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.052      ; 1.719      ;
; 7.737  ; clk_25m                       ; dual_port_ram_ctrl:u2|clk1    ; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.066      ; 2.280      ;
; 7.856  ; clk_25m                       ; dual_port_ram_ctrl:u2|clk1    ; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.066      ; 2.161      ;
; 8.830  ; dual_port_ram_ctrl:u2|wr_clk1 ; dual_port_ram_ctrl:u2|wr_clk2 ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 1.092      ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_25m'                                                                                                                                                                                                                        ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.181 ; dual_port_ram_ctrl:u2|address_a[4] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.941      ; 3.160      ;
; -0.151 ; dual_port_ram_ctrl:u2|address_a[5] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.941      ; 3.130      ;
; -0.128 ; dual_port_ram_ctrl:u2|address_a[1] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.941      ; 3.107      ;
; -0.120 ; dual_port_ram_ctrl:u2|data_a[4]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.948      ; 3.106      ;
; -0.110 ; dual_port_ram_ctrl:u2|data_a[2]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.948      ; 3.096      ;
; -0.104 ; dual_port_ram_ctrl:u2|data_a[0]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.949      ; 3.091      ;
; -0.100 ; dual_port_ram_ctrl:u2|data_a[7]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.948      ; 3.086      ;
; -0.083 ; dual_port_ram_ctrl:u2|address_a[6] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.941      ; 3.062      ;
; -0.073 ; dual_port_ram_ctrl:u2|address_a[2] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.941      ; 3.052      ;
; -0.073 ; dual_port_ram_ctrl:u2|address_a[7] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.941      ; 3.052      ;
; -0.064 ; dual_port_ram_ctrl:u2|data_a[5]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.948      ; 3.050      ;
; -0.053 ; dual_port_ram_ctrl:u2|data_a[1]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.949      ; 3.040      ;
; -0.038 ; dual_port_ram_ctrl:u2|address_a[3] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.941      ; 3.017      ;
; -0.031 ; dual_port_ram_ctrl:u2|wren_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.941      ; 3.010      ;
; -0.018 ; dual_port_ram_ctrl:u2|rden_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.944      ; 3.000      ;
; 0.043  ; dual_port_ram_ctrl:u2|data_a[6]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.948      ; 2.943      ;
; 0.133  ; dual_port_ram_ctrl:u2|address_a[0] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.941      ; 2.846      ;
; 0.149  ; dual_port_ram_ctrl:u2|data_a[3]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.948      ; 2.837      ;
; 17.199 ; dual_port_ram_ctrl:u2|address_a[4] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.311      ; 3.160      ;
; 17.229 ; dual_port_ram_ctrl:u2|address_a[5] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.311      ; 3.130      ;
; 17.252 ; dual_port_ram_ctrl:u2|address_a[1] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.311      ; 3.107      ;
; 17.260 ; dual_port_ram_ctrl:u2|data_a[4]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.318      ; 3.106      ;
; 17.270 ; dual_port_ram_ctrl:u2|data_a[2]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.318      ; 3.096      ;
; 17.276 ; dual_port_ram_ctrl:u2|data_a[0]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.319      ; 3.091      ;
; 17.280 ; dual_port_ram_ctrl:u2|data_a[7]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.318      ; 3.086      ;
; 17.297 ; dual_port_ram_ctrl:u2|address_a[6] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.311      ; 3.062      ;
; 17.307 ; dual_port_ram_ctrl:u2|address_a[2] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.311      ; 3.052      ;
; 17.307 ; dual_port_ram_ctrl:u2|address_a[7] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.311      ; 3.052      ;
; 17.316 ; dual_port_ram_ctrl:u2|data_a[5]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.318      ; 3.050      ;
; 17.327 ; dual_port_ram_ctrl:u2|data_a[1]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.319      ; 3.040      ;
; 17.342 ; dual_port_ram_ctrl:u2|address_a[3] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.311      ; 3.017      ;
; 17.349 ; dual_port_ram_ctrl:u2|wren_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; clk_25m                    ; clk_25m     ; 20.000       ; 0.311      ; 3.010      ;
; 17.362 ; dual_port_ram_ctrl:u2|rden_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; clk_25m                    ; clk_25m     ; 20.000       ; 0.314      ; 3.000      ;
; 17.423 ; dual_port_ram_ctrl:u2|data_a[6]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.318      ; 2.943      ;
; 17.513 ; dual_port_ram_ctrl:u2|address_a[0] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.311      ; 2.846      ;
; 17.529 ; dual_port_ram_ctrl:u2|data_a[3]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.318      ; 2.837      ;
; 34.221 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 5.701      ;
; 34.241 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 5.681      ;
; 34.359 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 5.563      ;
; 34.368 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 5.554      ;
; 34.394 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 5.528      ;
; 34.534 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 5.388      ;
; 34.669 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 5.253      ;
; 35.029 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 4.893      ;
; 35.508 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 4.414      ;
; 35.571 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 4.351      ;
; 36.847 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 3.075      ;
; 36.937 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.985      ;
; 36.946 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.976      ;
; 36.957 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.965      ;
; 36.967 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.955      ;
; 36.993 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.929      ;
; 37.075 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.847      ;
; 37.083 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.839      ;
; 37.084 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.838      ;
; 37.092 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.830      ;
; 37.105 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.817      ;
; 37.110 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.812      ;
; 37.113 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.809      ;
; 37.114 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.808      ;
; 37.221 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.701      ;
; 37.229 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.693      ;
; 37.230 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.692      ;
; 37.238 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.684      ;
; 37.238 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.684      ;
; 37.250 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.672      ;
; 37.251 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.671      ;
; 37.256 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.666      ;
; 37.259 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.663      ;
; 37.260 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.662      ;
; 37.280 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.642      ;
; 37.376 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.546      ;
; 37.406 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.516      ;
; 37.521 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.401      ;
; 37.522 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[1]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.400      ;
; 37.552 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[2]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.370      ;
; 37.555 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.367      ;
; 37.565 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[0]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.357      ;
; 37.570 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.352      ;
; 37.615 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.307      ;
; 37.645 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.277      ;
; 37.645 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.277      ;
; 37.667 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.255      ;
; 37.697 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.225      ;
; 37.698 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.224      ;
; 37.716 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.206      ;
; 37.720 ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.202      ;
; 37.746 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.176      ;
; 37.761 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[2]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.161      ;
; 37.791 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.131      ;
; 37.813 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.109      ;
; 37.838 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.084      ;
; 37.843 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.079      ;
; 37.850 ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.072      ;
; 37.854 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.068      ;
; 37.862 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[1]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.060      ;
; 37.866 ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.056      ;
; 37.873 ; rst_n:u1|rst_cnt[4]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.049      ;
; 37.878 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.044      ;
; 37.886 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[2]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.079     ; 2.036      ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cs0'                                                                                                                                                                              ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.301 ; cs0       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg ; cs0          ; cs0         ; 0.500        ; 4.704      ; 4.951      ;
; 0.602 ; cs0       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg ; cs0          ; cs0         ; 1.000        ; 4.704      ; 5.150      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_25m'                                                                                                                                                                                                                         ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -2.192 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 1.537      ;
; -2.192 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 1.536      ;
; -2.186 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 1.543      ;
; -2.149 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 1.580      ;
; -2.111 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 1.618      ;
; -1.995 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 1.734      ;
; -1.984 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 1.744      ;
; -1.960 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 1.768      ;
; -1.953 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 1.775      ;
; -1.947 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 1.782      ;
; -1.934 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.515      ; 1.793      ;
; -1.929 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 1.800      ;
; -1.926 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.515      ; 1.801      ;
; -1.916 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 1.812      ;
; -1.858 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; clk_25m     ; 0.000        ; 3.514      ; 1.868      ;
; -1.829 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 1.899      ;
; -1.829 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 1.899      ;
; -1.829 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 1.899      ;
; -1.829 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 1.899      ;
; -1.829 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 1.899      ;
; -1.829 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 1.899      ;
; -1.813 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; clk_25m     ; 0.000        ; 3.514      ; 1.913      ;
; -1.720 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 2.009      ;
; -1.720 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 2.009      ;
; -1.720 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 2.009      ;
; -1.720 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 2.009      ;
; -1.720 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 2.009      ;
; -1.720 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 2.009      ;
; -1.720 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 2.009      ;
; -1.720 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 2.009      ;
; -1.720 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 2.009      ;
; -1.718 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 2.010      ;
; -1.637 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 2.092      ;
; -1.631 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.515      ; 2.096      ;
; -1.631 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.515      ; 2.096      ;
; -1.555 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.517      ; 2.174      ;
; -1.528 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 2.200      ;
; -1.528 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 2.200      ;
; -1.528 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 2.200      ;
; -1.528 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 2.200      ;
; -1.528 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 2.200      ;
; -1.528 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.516      ; 2.200      ;
; -1.330 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.515      ; 2.397      ;
; -1.330 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.515      ; 2.397      ;
; -0.080 ; dual_port_ram_ctrl:u2|data_a[3]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.403      ; 2.607      ;
; -0.064 ; dual_port_ram_ctrl:u2|address_a[0] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.398      ; 2.618      ;
; 0.001  ; dual_port_ram_ctrl:u2|data_a[6]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.403      ; 2.688      ;
; 0.006  ; dual_port_ram_ctrl:u2|wren_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.398      ; 2.688      ;
; 0.051  ; dual_port_ram_ctrl:u2|address_a[3] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.398      ; 2.733      ;
; 0.052  ; dual_port_ram_ctrl:u2|rden_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.401      ; 2.737      ;
; 0.080  ; dual_port_ram_ctrl:u2|data_a[1]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.404      ; 2.768      ;
; 0.104  ; dual_port_ram_ctrl:u2|address_a[7] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.398      ; 2.786      ;
; 0.108  ; dual_port_ram_ctrl:u2|address_a[2] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.398      ; 2.790      ;
; 0.114  ; dual_port_ram_ctrl:u2|address_a[6] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.398      ; 2.796      ;
; 0.115  ; dual_port_ram_ctrl:u2|data_a[0]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.404      ; 2.803      ;
; 0.118  ; dual_port_ram_ctrl:u2|data_a[7]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.403      ; 2.805      ;
; 0.121  ; dual_port_ram_ctrl:u2|data_a[5]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.403      ; 2.808      ;
; 0.123  ; dual_port_ram_ctrl:u2|data_a[2]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.403      ; 2.810      ;
; 0.124  ; dual_port_ram_ctrl:u2|data_a[4]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.403      ; 2.811      ;
; 0.148  ; dual_port_ram_ctrl:u2|address_a[1] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.398      ; 2.830      ;
; 0.158  ; dual_port_ram_ctrl:u2|address_a[5] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.398      ; 2.840      ;
; 0.199  ; dual_port_ram_ctrl:u2|address_a[4] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.398      ; 2.881      ;
; 0.719  ; rst_n:u1|rst_cnt[4]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.010      ;
; 0.747  ; rst_n:u1|rst_cnt[3]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.038      ;
; 0.758  ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.049      ;
; 0.762  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[1]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.053      ;
; 0.870  ; rst_n:u1|rst_cnt[5]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.161      ;
; 0.957  ; rst_n:u1|rst_cnt[4]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.248      ;
; 0.963  ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[2]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.254      ;
; 0.967  ; rst_n:u1|rst_cnt[5]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.258      ;
; 1.024  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[1]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.315      ;
; 1.102  ; rst_n:u1|rst_cnt[3]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.393      ;
; 1.117  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[2]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.408      ;
; 1.233  ; rst_n:u1|rst_cnt[3]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.524      ;
; 1.248  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.539      ;
; 1.257  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.548      ;
; 1.300  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[1]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.591      ;
; 1.314  ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.605      ;
; 1.315  ; rst_n:u1|rst_cnt[4]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.606      ;
; 1.333  ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.624      ;
; 1.336  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[2]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.627      ;
; 1.379  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[2]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.670      ;
; 1.388  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.679      ;
; 1.397  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.688      ;
; 1.438  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.729      ;
; 1.440  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.731      ;
; 1.441  ; rst_n:u1|rst_cnt[3]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.732      ;
; 1.454  ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.745      ;
; 1.476  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.767      ;
; 1.480  ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.771      ;
; 1.511  ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[2]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.802      ;
; 1.513  ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.804      ;
; 1.515  ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.806      ;
; 1.519  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.810      ;
; 1.527  ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.818      ;
; 1.528  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.819      ;
; 1.537  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.828      ;
; 1.578  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.869      ;
; 1.580  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.871      ;
; 1.593  ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[1]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.079      ; 1.884      ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dual_port_ram_ctrl:u2|clk1'                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                     ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.431 ; dual_port_ram_ctrl:u2|data[5]                                                                                         ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 1.537      ;
; -0.431 ; dual_port_ram_ctrl:u2|data[4]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 1.536      ;
; -0.425 ; dual_port_ram_ctrl:u2|data[6]                                                                                         ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 1.543      ;
; -0.388 ; dual_port_ram_ctrl:u2|data[0]                                                                                         ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 1.580      ;
; -0.350 ; dual_port_ram_ctrl:u2|data[2]                                                                                         ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 1.618      ;
; -0.234 ; dual_port_ram_ctrl:u2|data[4]                                                                                         ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 1.734      ;
; -0.223 ; dual_port_ram_ctrl:u2|data[6]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 1.744      ;
; -0.199 ; dual_port_ram_ctrl:u2|data[2]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 1.768      ;
; -0.192 ; dual_port_ram_ctrl:u2|data[3]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 1.775      ;
; -0.186 ; dual_port_ram_ctrl:u2|data[1]                                                                                         ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 1.782      ;
; -0.173 ; dual_port_ram_ctrl:u2|data[0]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.724      ; 1.793      ;
; -0.168 ; dual_port_ram_ctrl:u2|data[7]                                                                                         ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 1.800      ;
; -0.165 ; dual_port_ram_ctrl:u2|data[1]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.724      ; 1.801      ;
; -0.155 ; dual_port_ram_ctrl:u2|data[7]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 1.812      ;
; -0.097 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.723      ; 1.868      ;
; -0.068 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 1.899      ;
; -0.068 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 1.899      ;
; -0.068 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 1.899      ;
; -0.068 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 1.899      ;
; -0.068 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 1.899      ;
; -0.068 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 1.899      ;
; -0.052 ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.723      ; 1.913      ;
; 0.041  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.009      ;
; 0.041  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.009      ;
; 0.041  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.009      ;
; 0.041  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.009      ;
; 0.041  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.009      ;
; 0.041  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.009      ;
; 0.041  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.009      ;
; 0.041  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.009      ;
; 0.041  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.009      ;
; 0.043  ; dual_port_ram_ctrl:u2|data[5]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.010      ;
; 0.124  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.092      ;
; 0.130  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.724      ; 2.096      ;
; 0.130  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.724      ; 2.096      ;
; 0.206  ; dual_port_ram_ctrl:u2|data[3]                                                                                         ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.174      ;
; 0.233  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.200      ;
; 0.233  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.200      ;
; 0.233  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.200      ;
; 0.233  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.200      ;
; 0.233  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.200      ;
; 0.233  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.200      ;
; 0.431  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.724      ; 2.397      ;
; 0.431  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.724      ; 2.397      ;
; 2.443  ; dual_port_ram_ctrl:u2|data_a[3]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.390      ; 2.607      ;
; 2.459  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.385      ; 2.618      ;
; 2.524  ; dual_port_ram_ctrl:u2|data_a[6]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.390      ; 2.688      ;
; 2.529  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.385      ; 2.688      ;
; 2.574  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.385      ; 2.733      ;
; 2.575  ; dual_port_ram_ctrl:u2|rden_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.388      ; 2.737      ;
; 2.603  ; dual_port_ram_ctrl:u2|data_a[1]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.391      ; 2.768      ;
; 2.627  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.385      ; 2.786      ;
; 2.631  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.385      ; 2.790      ;
; 2.637  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.385      ; 2.796      ;
; 2.638  ; dual_port_ram_ctrl:u2|data_a[0]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.391      ; 2.803      ;
; 2.641  ; dual_port_ram_ctrl:u2|data_a[7]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.390      ; 2.805      ;
; 2.644  ; dual_port_ram_ctrl:u2|data_a[5]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.390      ; 2.808      ;
; 2.646  ; dual_port_ram_ctrl:u2|data_a[2]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.390      ; 2.810      ;
; 2.647  ; dual_port_ram_ctrl:u2|data_a[4]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.390      ; 2.811      ;
; 2.671  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.385      ; 2.830      ;
; 2.681  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.385      ; 2.840      ;
; 2.722  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.385      ; 2.881      ;
; 3.916  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.705     ; 0.943      ;
; 4.065  ; dual_port_ram_ctrl:u2|data_a[3]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.242     ; 2.607      ;
; 4.081  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.247     ; 2.618      ;
; 4.146  ; dual_port_ram_ctrl:u2|data_a[6]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.242     ; 2.688      ;
; 4.151  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.247     ; 2.688      ;
; 4.196  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.247     ; 2.733      ;
; 4.197  ; dual_port_ram_ctrl:u2|rden_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.244     ; 2.737      ;
; 4.225  ; dual_port_ram_ctrl:u2|data_a[1]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.241     ; 2.768      ;
; 4.249  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.247     ; 2.786      ;
; 4.253  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.247     ; 2.790      ;
; 4.259  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.247     ; 2.796      ;
; 4.260  ; dual_port_ram_ctrl:u2|data_a[0]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.241     ; 2.803      ;
; 4.263  ; dual_port_ram_ctrl:u2|data_a[7]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.242     ; 2.805      ;
; 4.266  ; dual_port_ram_ctrl:u2|data_a[5]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.242     ; 2.808      ;
; 4.268  ; dual_port_ram_ctrl:u2|data_a[2]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.242     ; 2.810      ;
; 4.269  ; dual_port_ram_ctrl:u2|data_a[4]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.242     ; 2.811      ;
; 4.293  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.247     ; 2.830      ;
; 4.303  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.247     ; 2.840      ;
; 4.344  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.247     ; 2.881      ;
; 4.556  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.705     ; 1.583      ;
; 4.696  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.705     ; 1.723      ;
; 4.714  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.705     ; 1.741      ;
; 4.753  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.705     ; 1.780      ;
; 4.813  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.705     ; 1.840      ;
; 4.952  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.705     ; 1.979      ;
; 5.056  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.705     ; 2.083      ;
; 5.198  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.705     ; 2.225      ;
; 5.658  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.457     ; 0.943      ;
; 6.298  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.457     ; 1.583      ;
; 6.438  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.457     ; 1.723      ;
; 6.456  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.457     ; 1.741      ;
; 6.495  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.457     ; 1.780      ;
; 6.555  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.457     ; 1.840      ;
; 6.694  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.457     ; 1.979      ;
; 6.798  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.457     ; 2.083      ;
; 6.940  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.457     ; 2.225      ;
; 7.512  ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; -2.997     ; 4.727      ;
; 9.834  ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.849     ; 4.727      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cs0'                                                                                                                                                                                ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.272 ; cs0       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg ; cs0          ; cs0         ; 0.000        ; 4.877      ; 4.859      ;
; 0.036  ; cs0       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg ; cs0          ; cs0         ; -0.500       ; 4.877      ; 4.687      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.702 ; dual_port_ram_ctrl:u2|wr_clk1 ; dual_port_ram_ctrl:u2|wr_clk2 ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.779 ; cs0                           ; dual_port_ram_ctrl:u2|wr_clk1 ; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.547      ; 1.648      ;
; 1.217 ; clk_25m                       ; dual_port_ram_ctrl:u2|clk1    ; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.562      ; 2.091      ;
; 1.279 ; cs0                           ; dual_port_ram_ctrl:u2|wr_clk1 ; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.547      ; 1.648      ;
; 1.321 ; clk_25m                       ; dual_port_ram_ctrl:u2|clk1    ; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.562      ; 2.195      ;
+-------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dual_port_ram_ctrl:u2|clk1'                                                                                           ;
+--------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                            ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+
; -4.154 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.373     ; 3.272      ;
; -4.105 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.373     ; 3.223      ;
; -3.907 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.373     ; 3.025      ;
; -3.858 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.373     ; 2.976      ;
; -3.851 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.373     ; 2.969      ;
; -3.740 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.373     ; 2.858      ;
; -0.862 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.272      ;
; -0.862 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.272      ;
; -0.862 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.272      ;
; -0.862 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.272      ;
; -0.862 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.272      ;
; -0.862 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.272      ;
; -0.862 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.272      ;
; -0.862 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.272      ;
; -0.862 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.272      ;
; -0.852 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.261      ;
; -0.852 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.261      ;
; -0.852 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.261      ;
; -0.852 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.261      ;
; -0.852 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.261      ;
; -0.852 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.261      ;
; -0.844 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 3.252      ;
; -0.844 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 3.252      ;
; -0.813 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.223      ;
; -0.813 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.223      ;
; -0.813 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.223      ;
; -0.813 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.223      ;
; -0.813 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.223      ;
; -0.813 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.223      ;
; -0.813 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.223      ;
; -0.813 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.223      ;
; -0.813 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.223      ;
; -0.807 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.216      ;
; -0.807 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.216      ;
; -0.807 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.216      ;
; -0.807 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.216      ;
; -0.807 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.216      ;
; -0.807 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.216      ;
; -0.798 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 3.206      ;
; -0.798 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 3.206      ;
; -0.615 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.025      ;
; -0.615 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.025      ;
; -0.615 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.025      ;
; -0.615 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.025      ;
; -0.615 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.025      ;
; -0.615 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.025      ;
; -0.615 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.025      ;
; -0.615 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.025      ;
; -0.615 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 3.025      ;
; -0.605 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.014      ;
; -0.605 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.014      ;
; -0.605 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.014      ;
; -0.605 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.014      ;
; -0.605 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.014      ;
; -0.605 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 3.014      ;
; -0.597 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 3.005      ;
; -0.597 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 3.005      ;
; -0.566 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.976      ;
; -0.566 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.976      ;
; -0.566 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.976      ;
; -0.566 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.976      ;
; -0.566 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.976      ;
; -0.566 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.976      ;
; -0.566 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.976      ;
; -0.566 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.976      ;
; -0.566 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.976      ;
; -0.559 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.969      ;
; -0.559 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.969      ;
; -0.559 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.969      ;
; -0.559 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.969      ;
; -0.559 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.969      ;
; -0.559 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.969      ;
; -0.559 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.969      ;
; -0.559 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.969      ;
; -0.559 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.969      ;
; -0.556 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.965      ;
; -0.556 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.965      ;
; -0.556 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.965      ;
; -0.556 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.965      ;
; -0.556 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.965      ;
; -0.556 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.965      ;
; -0.549 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.958      ;
; -0.549 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.958      ;
; -0.549 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.958      ;
; -0.549 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.958      ;
; -0.549 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.958      ;
; -0.549 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.418      ; 2.958      ;
; -0.548 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 2.956      ;
; -0.548 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 2.956      ;
; -0.541 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 2.949      ;
; -0.541 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.417      ; 2.949      ;
; -0.523 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.416      ; 2.930      ;
; -0.511 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.416      ; 2.918      ;
; -0.448 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.858      ;
; -0.448 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.858      ;
; -0.448 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.858      ;
; -0.448 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.858      ;
; -0.448 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.858      ;
; -0.448 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.858      ;
; -0.448 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.419      ; 2.858      ;
+--------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dual_port_ram_ctrl:u2|error'                                                                                   ;
+--------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+
; -1.051 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.888      ; 2.930      ;
; -1.051 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.888      ; 2.930      ;
; -1.039 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.888      ; 2.918      ;
; -1.039 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.888      ; 2.918      ;
; -0.834 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.888      ; 2.713      ;
; -0.834 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.888      ; 2.713      ;
; -0.759 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.888      ; 2.638      ;
; -0.759 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.888      ; 2.638      ;
; -0.755 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.888      ; 2.634      ;
; -0.755 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.888      ; 2.634      ;
; -0.639 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.888      ; 2.518      ;
; -0.639 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.888      ; 2.518      ;
+--------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                     ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                       ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 3.277 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.847      ;
; 3.277 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.847      ;
; 3.360 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.764      ;
; 3.360 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.764      ;
; 3.524 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.600      ;
; 3.524 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.600      ;
; 3.532 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 3.606      ;
; 3.573 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.551      ;
; 3.573 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.551      ;
; 3.580 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.544      ;
; 3.580 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.544      ;
; 3.605 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 3.533      ;
; 3.691 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.433      ;
; 3.691 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.433      ;
; 3.779 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 3.359      ;
; 3.828 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 3.310      ;
; 3.835 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 3.303      ;
; 3.946 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 3.192      ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_25m'                                                                                               ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 36.662 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.261      ;
; 36.662 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.261      ;
; 36.662 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.261      ;
; 36.662 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.261      ;
; 36.662 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.261      ;
; 36.662 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.261      ;
; 36.662 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.261      ;
; 36.662 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.261      ;
; 36.662 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.261      ;
; 36.662 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.261      ;
; 36.707 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.216      ;
; 36.707 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.216      ;
; 36.707 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.216      ;
; 36.707 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.216      ;
; 36.707 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.216      ;
; 36.707 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.216      ;
; 36.707 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.216      ;
; 36.707 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.216      ;
; 36.707 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.216      ;
; 36.707 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.216      ;
; 36.909 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.014      ;
; 36.909 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.014      ;
; 36.909 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.014      ;
; 36.909 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.014      ;
; 36.909 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.014      ;
; 36.909 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.014      ;
; 36.909 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.014      ;
; 36.909 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.014      ;
; 36.909 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.014      ;
; 36.909 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 3.014      ;
; 36.958 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.965      ;
; 36.958 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.965      ;
; 36.958 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.965      ;
; 36.958 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.965      ;
; 36.958 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.965      ;
; 36.958 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.965      ;
; 36.958 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.965      ;
; 36.958 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.965      ;
; 36.958 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.965      ;
; 36.958 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.965      ;
; 36.965 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.958      ;
; 36.965 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.958      ;
; 36.965 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.958      ;
; 36.965 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.958      ;
; 36.965 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.958      ;
; 36.965 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.958      ;
; 36.965 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.958      ;
; 36.965 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.958      ;
; 36.965 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.958      ;
; 36.965 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.958      ;
; 37.076 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.847      ;
; 37.076 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.847      ;
; 37.076 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.847      ;
; 37.076 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.847      ;
; 37.076 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.847      ;
; 37.076 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.847      ;
; 37.076 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.847      ;
; 37.076 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.847      ;
; 37.076 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.847      ;
; 37.076 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.078     ; 2.847      ;
; 39.900 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.272      ;
; 39.900 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.272      ;
; 39.900 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.272      ;
; 39.900 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.272      ;
; 39.900 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.272      ;
; 39.900 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.272      ;
; 39.900 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.272      ;
; 39.900 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.272      ;
; 39.900 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.272      ;
; 39.910 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.170      ; 3.261      ;
; 39.910 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.170      ; 3.261      ;
; 39.910 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.170      ; 3.261      ;
; 39.910 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.170      ; 3.261      ;
; 39.910 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.170      ; 3.261      ;
; 39.910 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.170      ; 3.261      ;
; 39.918 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.169      ; 3.252      ;
; 39.918 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.169      ; 3.252      ;
; 39.949 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.223      ;
; 39.949 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.223      ;
; 39.949 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.223      ;
; 39.949 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.223      ;
; 39.949 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.223      ;
; 39.949 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.223      ;
; 39.949 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.223      ;
; 39.949 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.223      ;
; 39.949 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.223      ;
; 39.955 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.170      ; 3.216      ;
; 39.955 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.170      ; 3.216      ;
; 39.955 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.170      ; 3.216      ;
; 39.955 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.170      ; 3.216      ;
; 39.955 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.170      ; 3.216      ;
; 39.955 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.170      ; 3.216      ;
; 39.964 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.169      ; 3.206      ;
; 39.964 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 40.000       ; 3.169      ; 3.206      ;
; 40.147 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.025      ;
; 40.147 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.025      ;
; 40.147 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.025      ;
; 40.147 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.025      ;
; 40.147 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.025      ;
; 40.147 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 40.000       ; 3.171      ; 3.025      ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_25m'                                                                                                ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.312 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.515      ; 2.415      ;
; -1.247 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.515      ; 2.480      ;
; -1.235 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.515      ; 2.492      ;
; -1.151 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.515      ; 2.576      ;
; -1.036 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.516      ; 2.692      ;
; -1.036 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.516      ; 2.692      ;
; -1.028 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.701      ;
; -1.028 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.701      ;
; -1.028 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.701      ;
; -1.028 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.701      ;
; -1.028 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.701      ;
; -1.028 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.701      ;
; -1.022 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.708      ;
; -1.022 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.708      ;
; -1.022 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.708      ;
; -1.022 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.708      ;
; -1.022 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.708      ;
; -1.022 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.708      ;
; -1.022 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.708      ;
; -1.022 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.708      ;
; -1.022 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.708      ;
; -0.994 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.515      ; 2.733      ;
; -0.994 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.515      ; 2.733      ;
; -0.971 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.516      ; 2.757      ;
; -0.971 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.516      ; 2.757      ;
; -0.963 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.766      ;
; -0.963 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.766      ;
; -0.963 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.766      ;
; -0.963 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.766      ;
; -0.963 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.766      ;
; -0.963 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.766      ;
; -0.959 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.516      ; 2.769      ;
; -0.959 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.516      ; 2.769      ;
; -0.957 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.773      ;
; -0.957 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.773      ;
; -0.957 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.773      ;
; -0.957 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.773      ;
; -0.957 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.773      ;
; -0.957 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.773      ;
; -0.957 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.773      ;
; -0.957 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.773      ;
; -0.957 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.773      ;
; -0.951 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.778      ;
; -0.951 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.778      ;
; -0.951 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.778      ;
; -0.951 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.778      ;
; -0.951 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.778      ;
; -0.951 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.778      ;
; -0.945 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.785      ;
; -0.945 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.785      ;
; -0.945 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.785      ;
; -0.945 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.785      ;
; -0.945 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.785      ;
; -0.945 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.785      ;
; -0.945 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.785      ;
; -0.945 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.785      ;
; -0.945 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.785      ;
; -0.849 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.516      ; 2.879      ;
; -0.849 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.516      ; 2.879      ;
; -0.841 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.888      ;
; -0.841 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.888      ;
; -0.841 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.888      ;
; -0.841 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.888      ;
; -0.841 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.888      ;
; -0.841 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 2.888      ;
; -0.835 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.895      ;
; -0.835 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.895      ;
; -0.835 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.895      ;
; -0.835 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.895      ;
; -0.835 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.895      ;
; -0.835 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.895      ;
; -0.835 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.895      ;
; -0.835 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.895      ;
; -0.835 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 2.895      ;
; -0.718 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.516      ; 3.010      ;
; -0.718 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.516      ; 3.010      ;
; -0.710 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 3.019      ;
; -0.710 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 3.019      ;
; -0.710 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 3.019      ;
; -0.710 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 3.019      ;
; -0.710 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 3.019      ;
; -0.710 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 3.019      ;
; -0.704 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 3.026      ;
; -0.704 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 3.026      ;
; -0.704 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 3.026      ;
; -0.704 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 3.026      ;
; -0.704 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 3.026      ;
; -0.704 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 3.026      ;
; -0.704 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 3.026      ;
; -0.704 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 3.026      ;
; -0.704 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 3.026      ;
; -0.685 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.516      ; 3.043      ;
; -0.685 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.516      ; 3.043      ;
; -0.678 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 3.051      ;
; -0.678 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 3.051      ;
; -0.678 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 3.051      ;
; -0.678 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 3.051      ;
; -0.678 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 3.051      ;
; -0.678 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.517      ; 3.051      ;
; -0.668 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.518      ; 3.062      ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dual_port_ram_ctrl:u2|clk1'                                                                                           ;
+-------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                            ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+
; 0.449 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.724      ; 2.415      ;
; 0.514 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.724      ; 2.480      ;
; 0.526 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.724      ; 2.492      ;
; 0.610 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.724      ; 2.576      ;
; 0.725 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.692      ;
; 0.725 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.692      ;
; 0.733 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.701      ;
; 0.733 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.701      ;
; 0.733 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.701      ;
; 0.733 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.701      ;
; 0.733 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.701      ;
; 0.733 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.701      ;
; 0.739 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.708      ;
; 0.739 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.708      ;
; 0.739 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.708      ;
; 0.739 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.708      ;
; 0.739 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.708      ;
; 0.739 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.708      ;
; 0.739 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.708      ;
; 0.739 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.708      ;
; 0.739 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.708      ;
; 0.767 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.724      ; 2.733      ;
; 0.767 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.724      ; 2.733      ;
; 0.790 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.757      ;
; 0.790 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.757      ;
; 0.798 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.766      ;
; 0.798 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.766      ;
; 0.798 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.766      ;
; 0.798 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.766      ;
; 0.798 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.766      ;
; 0.798 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.766      ;
; 0.802 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.769      ;
; 0.802 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.769      ;
; 0.804 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.773      ;
; 0.804 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.773      ;
; 0.804 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.773      ;
; 0.804 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.773      ;
; 0.804 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.773      ;
; 0.804 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.773      ;
; 0.804 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.773      ;
; 0.804 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.773      ;
; 0.804 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.773      ;
; 0.810 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.778      ;
; 0.810 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.778      ;
; 0.810 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.778      ;
; 0.810 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.778      ;
; 0.810 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.778      ;
; 0.810 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.778      ;
; 0.816 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.785      ;
; 0.816 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.785      ;
; 0.816 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.785      ;
; 0.816 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.785      ;
; 0.816 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.785      ;
; 0.816 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.785      ;
; 0.816 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.785      ;
; 0.816 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.785      ;
; 0.816 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.785      ;
; 0.912 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.879      ;
; 0.912 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 2.879      ;
; 0.920 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.888      ;
; 0.920 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.888      ;
; 0.920 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.888      ;
; 0.920 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.888      ;
; 0.920 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.888      ;
; 0.920 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 2.888      ;
; 0.926 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.895      ;
; 0.926 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.895      ;
; 0.926 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.895      ;
; 0.926 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.895      ;
; 0.926 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.895      ;
; 0.926 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.895      ;
; 0.926 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.895      ;
; 0.926 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.895      ;
; 0.926 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 2.895      ;
; 1.043 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 3.010      ;
; 1.043 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 3.010      ;
; 1.051 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 3.019      ;
; 1.051 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 3.019      ;
; 1.051 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 3.019      ;
; 1.051 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 3.019      ;
; 1.051 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 3.019      ;
; 1.051 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 3.019      ;
; 1.057 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 3.026      ;
; 1.057 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 3.026      ;
; 1.057 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 3.026      ;
; 1.057 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 3.026      ;
; 1.057 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 3.026      ;
; 1.057 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 3.026      ;
; 1.057 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 3.026      ;
; 1.057 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 3.026      ;
; 1.057 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 3.026      ;
; 1.076 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 3.043      ;
; 1.076 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.725      ; 3.043      ;
; 1.083 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 3.051      ;
; 1.083 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 3.051      ;
; 1.083 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 3.051      ;
; 1.083 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 3.051      ;
; 1.083 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 3.051      ;
; 1.083 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.726      ; 3.051      ;
; 1.093 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.727      ; 3.062      ;
+-------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dual_port_ram_ctrl:u2|error'                                                                                   ;
+-------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+
; 1.000 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.173      ; 2.415      ;
; 1.000 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.173      ; 2.415      ;
; 1.065 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.173      ; 2.480      ;
; 1.065 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.173      ; 2.480      ;
; 1.077 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.173      ; 2.492      ;
; 1.077 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.173      ; 2.492      ;
; 1.161 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.173      ; 2.576      ;
; 1.161 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.173      ; 2.576      ;
; 1.318 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.173      ; 2.733      ;
; 1.318 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.173      ; 2.733      ;
; 1.318 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.173      ; 2.733      ;
; 1.318 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.173      ; 2.733      ;
+-------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                       ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 4.906 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.212     ; 3.006      ;
; 4.971 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.212     ; 3.071      ;
; 4.983 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.212     ; 3.083      ;
; 5.085 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 3.170      ;
; 5.085 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 3.170      ;
; 5.093 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.212     ; 3.193      ;
; 5.150 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 3.235      ;
; 5.150 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 3.235      ;
; 5.162 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 3.247      ;
; 5.162 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 3.247      ;
; 5.224 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.212     ; 3.324      ;
; 5.272 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 3.357      ;
; 5.272 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 3.357      ;
; 5.282 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.212     ; 3.382      ;
; 5.403 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 3.488      ;
; 5.403 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 3.488      ;
; 5.471 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 3.556      ;
; 5.471 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 3.556      ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dual_port_ram_ctrl:u2|clk1'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|error                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; 0.120  ; 0.340        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; 0.121  ; 0.341        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; 0.121  ; 0.341        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; 0.121  ; 0.341        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; 0.163  ; 0.398        ; 0.235          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.163  ; 0.398        ; 0.235          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.163  ; 0.398        ; 0.235          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.163  ; 0.398        ; 0.235          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.289  ; 0.477        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|error                                                                                                 ;
; 0.303  ; 0.523        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|error                                                                                                 ;
; 0.358  ; 0.593        ; 0.235          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.358  ; 0.593        ; 0.235          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.358  ; 0.593        ; 0.235          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.359  ; 0.594        ; 0.235          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.386  ; 0.386        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a~clkctrl|inclk[0]                                                                                                   ;
; 0.386  ; 0.386        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a~clkctrl|outclk                                                                                                     ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[0]|clk                                                                                                         ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[1]|clk                                                                                                         ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[2]|clk                                                                                                         ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[3]|clk                                                                                                         ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[4]|clk                                                                                                         ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[5]|clk                                                                                                         ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[6]|clk                                                                                                         ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[7]|clk                                                                                                         ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[2]|clk                                                                                                            ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[3]|clk                                                                                                            ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[4]|clk                                                                                                            ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[5]|clk                                                                                                            ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[6]|clk                                                                                                            ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[7]|clk                                                                                                            ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|wren_a|clk                                                                                                               ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[0]|clk                                                                                                            ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[1]|clk                                                                                                            ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|rden_a|clk                                                                                                               ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|u1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a|datad                                                                                                              ;
; 0.466  ; 0.654        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; 0.466  ; 0.654        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; 0.466  ; 0.654        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a|combout                                                                                                            ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|error|clk                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk1|q                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk1|q                                                                                                                   ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|error|clk                                                                                                                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a|combout                                                                                                            ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a|datad                                                                                                              ;
; 0.606  ; 0.606        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[0]|clk                                                                                                            ;
; 0.606  ; 0.606        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[1]|clk                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cs0'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cs0   ; Rise       ; cs0                                                                                                                         ;
; 0.250  ; 0.485        ; 0.235          ; High Pulse Width ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 0.254  ; 0.489        ; 0.235          ; High Pulse Width ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.254  ; 0.489        ; 0.235          ; High Pulse Width ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg       ;
; 0.273  ; 0.508        ; 0.235          ; Low Pulse Width  ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.273  ; 0.508        ; 0.235          ; Low Pulse Width  ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg       ;
; 0.276  ; 0.511        ; 0.235          ; Low Pulse Width  ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; cs0   ; Rise       ; cs0~input|o                                                                                                                 ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; cs0   ; Fall       ; u2|clk_b~clkctrl|inclk[0]                                                                                                   ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; cs0   ; Fall       ; u2|clk_b~clkctrl|outclk                                                                                                     ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; cs0   ; Fall       ; u2|u1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                                 ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; cs0   ; Rise       ; u2|clk_b|datad                                                                                                              ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; cs0   ; Fall       ; u2|clk_b|combout                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cs0   ; Rise       ; cs0~input|i                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cs0   ; Rise       ; cs0~input|i                                                                                                                 ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; cs0   ; Fall       ; u2|clk_b|combout                                                                                                            ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; cs0   ; Rise       ; u2|clk_b|datad                                                                                                              ;
; 0.536  ; 0.536        ; 0.000          ; Low Pulse Width  ; cs0   ; Fall       ; u2|u1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                                 ;
; 0.541  ; 0.541        ; 0.000          ; Low Pulse Width  ; cs0   ; Fall       ; u2|clk_b~clkctrl|inclk[0]                                                                                                   ;
; 0.541  ; 0.541        ; 0.000          ; Low Pulse Width  ; cs0   ; Fall       ; u2|clk_b~clkctrl|outclk                                                                                                     ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; cs0   ; Rise       ; cs0~input|o                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dual_port_ram_ctrl:u2|error'                                                          ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledg ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledr ;
; 0.165  ; 0.385        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledg ;
; 0.165  ; 0.385        ; 0.220          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledr ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledg ;
; 0.424  ; 0.612        ; 0.188          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledr ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error~clkctrl|inclk[0]  ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error~clkctrl|outclk    ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|ledg|clk                ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|ledr|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error|q                 ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|ledg|clk                ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|ledr|clk                ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error~clkctrl|inclk[0]  ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error~clkctrl|outclk    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|clk1                                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk1                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk2                                           ;
; 4.888 ; 5.076        ; 0.188          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk1                                           ;
; 4.888 ; 5.076        ; 0.188          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk2                                           ;
; 4.889 ; 5.077        ; 0.188          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|clk1                                              ;
; 4.969 ; 4.969        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|clk1|clk                                                             ;
; 4.969 ; 4.969        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.969 ; 4.969        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.971 ; 4.971        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|wr_clk1|clk                                                          ;
; 4.971 ; 4.971        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|wr_clk2|clk                                                          ;
; 5.028 ; 5.028        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|wr_clk1|clk                                                          ;
; 5.028 ; 5.028        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|wr_clk2|clk                                                          ;
; 5.029 ; 5.029        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|clk1|clk                                                             ;
; 5.030 ; 5.030        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 5.030 ; 5.030        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 7.513 ; 10.000       ; 2.487          ; Min Period       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|clk1                                              ;
; 7.513 ; 10.000       ; 2.487          ; Min Period       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk1                                           ;
; 7.513 ; 10.000       ; 2.487          ; Min Period       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk2                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25m'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; 19.756 ; 19.991       ; 0.235          ; High Pulse Width ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.756 ; 19.991       ; 0.235          ; High Pulse Width ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; 19.756 ; 19.991       ; 0.235          ; High Pulse Width ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; 19.757 ; 19.992       ; 0.235          ; High Pulse Width ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 19.763 ; 19.998       ; 0.235          ; Low Pulse Width  ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.763 ; 19.998       ; 0.235          ; Low Pulse Width  ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 19.763 ; 19.998       ; 0.235          ; Low Pulse Width  ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; 19.763 ; 19.998       ; 0.235          ; Low Pulse Width  ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[0]                                                                                               ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[1]                                                                                               ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[2]                                                                                               ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[3]                                                                                               ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[4]                                                                                               ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[5]                                                                                               ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[6]                                                                                               ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[7]                                                                                               ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[8]                                                                                               ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[9]                                                                                               ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[0]                                                                                                         ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[1]                                                                                                         ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[2]                                                                                                         ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[3]                                                                                                         ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[4]                                                                                                         ;
; 19.767 ; 19.987       ; 0.220          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[5]                                                                                                         ;
; 19.824 ; 20.012       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[0]                                                                                                         ;
; 19.824 ; 20.012       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[1]                                                                                                         ;
; 19.824 ; 20.012       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[2]                                                                                                         ;
; 19.824 ; 20.012       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[3]                                                                                                         ;
; 19.824 ; 20.012       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[4]                                                                                                         ;
; 19.824 ; 20.012       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[5]                                                                                                         ;
; 19.825 ; 20.013       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[0]                                                                                               ;
; 19.825 ; 20.013       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[1]                                                                                               ;
; 19.825 ; 20.013       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[2]                                                                                               ;
; 19.825 ; 20.013       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[3]                                                                                               ;
; 19.825 ; 20.013       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[4]                                                                                               ;
; 19.825 ; 20.013       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[5]                                                                                               ;
; 19.825 ; 20.013       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[6]                                                                                               ;
; 19.825 ; 20.013       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[7]                                                                                               ;
; 19.825 ; 20.013       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[8]                                                                                               ;
; 19.825 ; 20.013       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[9]                                                                                               ;
; 19.858 ; 19.858       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|clk_a|datac                                                                                                              ;
; 19.866 ; 20.054       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; 19.866 ; 20.054       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; 19.866 ; 20.054       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; 19.866 ; 19.866       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|clk_a|combout                                                                                                            ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; 19.910 ; 19.910       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0]                                                                           ;
; 19.910 ; 19.910       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|observablevcoout                                                                 ;
; 19.954 ; 19.954       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; clk_25m~input|o                                                                                                             ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u1|rst_cnt[0]|clk                                                                                                           ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u1|rst_cnt[1]|clk                                                                                                           ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u1|rst_cnt[2]|clk                                                                                                           ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u1|rst_cnt[3]|clk                                                                                                           ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u1|rst_cnt[4]|clk                                                                                                           ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u1|rst_cnt[5]|clk                                                                                                           ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[0]|clk                                                                                                              ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[1]|clk                                                                                                              ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[2]|clk                                                                                                              ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[3]|clk                                                                                                              ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[4]|clk                                                                                                              ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[5]|clk                                                                                                              ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[6]|clk                                                                                                              ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[7]|clk                                                                                                              ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[8]|clk                                                                                                              ;
; 19.964 ; 19.964       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[9]|clk                                                                                                              ;
; 19.965 ; 19.965       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; clk_25m~inputclkctrl|inclk[0]                                                                                               ;
; 19.965 ; 19.965       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; clk_25m~inputclkctrl|outclk                                                                                                 ;
; 19.986 ; 19.986       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|inclk[0]                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+------------+--------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+-------+------------+---------------------------------------------------+
; ab[*]     ; cs0        ; 0.537  ; 0.717 ; Fall       ; cs0                                               ;
;  ab[16]   ; cs0        ; -0.088 ; 0.175 ; Fall       ; cs0                                               ;
;  ab[17]   ; cs0        ; -0.095 ; 0.167 ; Fall       ; cs0                                               ;
;  ab[18]   ; cs0        ; -0.125 ; 0.127 ; Fall       ; cs0                                               ;
;  ab[19]   ; cs0        ; 0.537  ; 0.717 ; Fall       ; cs0                                               ;
;  ab[20]   ; cs0        ; 0.309  ; 0.545 ; Fall       ; cs0                                               ;
;  ab[21]   ; cs0        ; 0.268  ; 0.501 ; Fall       ; cs0                                               ;
;  ab[22]   ; cs0        ; 0.266  ; 0.487 ; Fall       ; cs0                                               ;
;  ab[23]   ; cs0        ; -0.106 ; 0.138 ; Fall       ; cs0                                               ;
; cs0       ; cs0        ; 0.179  ; 0.378 ; Fall       ; cs0                                               ;
; db[*]     ; cs0        ; 0.741  ; 0.963 ; Fall       ; cs0                                               ;
;  db[0]    ; cs0        ; -0.137 ; 0.108 ; Fall       ; cs0                                               ;
;  db[1]    ; cs0        ; -0.087 ; 0.132 ; Fall       ; cs0                                               ;
;  db[2]    ; cs0        ; -0.175 ; 0.051 ; Fall       ; cs0                                               ;
;  db[3]    ; cs0        ; 0.342  ; 0.548 ; Fall       ; cs0                                               ;
;  db[4]    ; cs0        ; -0.098 ; 0.145 ; Fall       ; cs0                                               ;
;  db[5]    ; cs0        ; -0.113 ; 0.131 ; Fall       ; cs0                                               ;
;  db[6]    ; cs0        ; 0.262  ; 0.483 ; Fall       ; cs0                                               ;
;  db[7]    ; cs0        ; -0.070 ; 0.182 ; Fall       ; cs0                                               ;
;  db[8]    ; cs0        ; 0.331  ; 0.598 ; Fall       ; cs0                                               ;
;  db[9]    ; cs0        ; 0.392  ; 0.672 ; Fall       ; cs0                                               ;
;  db[10]   ; cs0        ; 0.294  ; 0.503 ; Fall       ; cs0                                               ;
;  db[11]   ; cs0        ; 0.327  ; 0.546 ; Fall       ; cs0                                               ;
;  db[12]   ; cs0        ; 0.653  ; 0.888 ; Fall       ; cs0                                               ;
;  db[13]   ; cs0        ; 0.741  ; 0.963 ; Fall       ; cs0                                               ;
;  db[14]   ; cs0        ; 0.185  ; 0.436 ; Fall       ; cs0                                               ;
;  db[15]   ; cs0        ; 0.320  ; 0.540 ; Fall       ; cs0                                               ;
; rdn       ; cs0        ; 2.013  ; 2.606 ; Fall       ; cs0                                               ;
; clk_25m   ; clk_25m    ; 2.074  ; 2.193 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; cs0       ; clk_25m    ; 1.646  ; 1.632 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; wrn       ; clk_25m    ; 4.112  ; 4.368 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ab[*]     ; cs0        ; 0.646  ; 0.407  ; Fall       ; cs0                                               ;
;  ab[16]   ; cs0        ; 0.611  ; 0.361  ; Fall       ; cs0                                               ;
;  ab[17]   ; cs0        ; 0.617  ; 0.368  ; Fall       ; cs0                                               ;
;  ab[18]   ; cs0        ; 0.646  ; 0.407  ; Fall       ; cs0                                               ;
;  ab[19]   ; cs0        ; 0.010  ; -0.160 ; Fall       ; cs0                                               ;
;  ab[20]   ; cs0        ; 0.229  ; 0.005  ; Fall       ; cs0                                               ;
;  ab[21]   ; cs0        ; 0.268  ; 0.047  ; Fall       ; cs0                                               ;
;  ab[22]   ; cs0        ; 0.271  ; 0.060  ; Fall       ; cs0                                               ;
;  ab[23]   ; cs0        ; 0.627  ; 0.396  ; Fall       ; cs0                                               ;
; cs0       ; cs0        ; 0.444  ; 0.272  ; Fall       ; cs0                                               ;
; db[*]     ; cs0        ; 0.696  ; 0.480  ; Fall       ; cs0                                               ;
;  db[0]    ; cs0        ; 0.658  ; 0.425  ; Fall       ; cs0                                               ;
;  db[1]    ; cs0        ; 0.609  ; 0.401  ; Fall       ; cs0                                               ;
;  db[2]    ; cs0        ; 0.696  ; 0.480  ; Fall       ; cs0                                               ;
;  db[3]    ; cs0        ; 0.198  ; 0.001  ; Fall       ; cs0                                               ;
;  db[4]    ; cs0        ; 0.619  ; 0.388  ; Fall       ; cs0                                               ;
;  db[5]    ; cs0        ; 0.634  ; 0.401  ; Fall       ; cs0                                               ;
;  db[6]    ; cs0        ; 0.273  ; 0.063  ; Fall       ; cs0                                               ;
;  db[7]    ; cs0        ; 0.592  ; 0.353  ; Fall       ; cs0                                               ;
;  db[8]    ; cs0        ; 0.207  ; -0.048 ; Fall       ; cs0                                               ;
;  db[9]    ; cs0        ; 0.149  ; -0.119 ; Fall       ; cs0                                               ;
;  db[10]   ; cs0        ; 0.243  ; 0.044  ; Fall       ; cs0                                               ;
;  db[11]   ; cs0        ; 0.211  ; 0.002  ; Fall       ; cs0                                               ;
;  db[12]   ; cs0        ; -0.102 ; -0.326 ; Fall       ; cs0                                               ;
;  db[13]   ; cs0        ; -0.187 ; -0.398 ; Fall       ; cs0                                               ;
;  db[14]   ; cs0        ; 0.348  ; 0.109  ; Fall       ; cs0                                               ;
;  db[15]   ; cs0        ; 0.218  ; 0.008  ; Fall       ; cs0                                               ;
; rdn       ; cs0        ; -1.358 ; -1.905 ; Fall       ; cs0                                               ;
; clk_25m   ; clk_25m    ; -1.317 ; -1.421 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; cs0       ; clk_25m    ; -0.889 ; -0.889 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; wrn       ; clk_25m    ; -3.256 ; -3.510 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; db[*]     ; cs0                         ; 14.436 ; 14.145 ; Fall       ; cs0                         ;
;  db[0]    ; cs0                         ; 13.775 ; 13.454 ; Fall       ; cs0                         ;
;  db[1]    ; cs0                         ; 13.349 ; 13.068 ; Fall       ; cs0                         ;
;  db[2]    ; cs0                         ; 13.029 ; 12.799 ; Fall       ; cs0                         ;
;  db[3]    ; cs0                         ; 13.674 ; 13.471 ; Fall       ; cs0                         ;
;  db[4]    ; cs0                         ; 13.438 ; 13.301 ; Fall       ; cs0                         ;
;  db[5]    ; cs0                         ; 13.863 ; 13.543 ; Fall       ; cs0                         ;
;  db[6]    ; cs0                         ; 13.541 ; 13.292 ; Fall       ; cs0                         ;
;  db[7]    ; cs0                         ; 13.406 ; 13.246 ; Fall       ; cs0                         ;
;  db[8]    ; cs0                         ; 14.310 ; 13.987 ; Fall       ; cs0                         ;
;  db[9]    ; cs0                         ; 14.320 ; 13.983 ; Fall       ; cs0                         ;
;  db[10]   ; cs0                         ; 14.299 ; 13.975 ; Fall       ; cs0                         ;
;  db[11]   ; cs0                         ; 14.347 ; 14.016 ; Fall       ; cs0                         ;
;  db[12]   ; cs0                         ; 14.436 ; 14.145 ; Fall       ; cs0                         ;
;  db[13]   ; cs0                         ; 14.407 ; 14.118 ; Fall       ; cs0                         ;
;  db[14]   ; cs0                         ; 13.539 ; 13.346 ; Fall       ; cs0                         ;
;  db[15]   ; cs0                         ; 14.077 ; 13.805 ; Fall       ; cs0                         ;
; led_green ; dual_port_ram_ctrl:u2|error ; 10.114 ; 9.853  ; Rise       ; dual_port_ram_ctrl:u2|error ;
; led_red   ; dual_port_ram_ctrl:u2|error ; 11.000 ; 11.257 ; Rise       ; dual_port_ram_ctrl:u2|error ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; db[*]     ; cs0                         ; 12.562 ; 12.339 ; Fall       ; cs0                         ;
;  db[0]    ; cs0                         ; 13.284 ; 12.973 ; Fall       ; cs0                         ;
;  db[1]    ; cs0                         ; 12.875 ; 12.603 ; Fall       ; cs0                         ;
;  db[2]    ; cs0                         ; 12.562 ; 12.339 ; Fall       ; cs0                         ;
;  db[3]    ; cs0                         ; 13.188 ; 12.990 ; Fall       ; cs0                         ;
;  db[4]    ; cs0                         ; 12.961 ; 12.827 ; Fall       ; cs0                         ;
;  db[5]    ; cs0                         ; 13.369 ; 13.059 ; Fall       ; cs0                         ;
;  db[6]    ; cs0                         ; 13.060 ; 12.819 ; Fall       ; cs0                         ;
;  db[7]    ; cs0                         ; 12.931 ; 12.775 ; Fall       ; cs0                         ;
;  db[8]    ; cs0                         ; 13.799 ; 13.486 ; Fall       ; cs0                         ;
;  db[9]    ; cs0                         ; 13.808 ; 13.482 ; Fall       ; cs0                         ;
;  db[10]   ; cs0                         ; 13.789 ; 13.474 ; Fall       ; cs0                         ;
;  db[11]   ; cs0                         ; 13.834 ; 13.514 ; Fall       ; cs0                         ;
;  db[12]   ; cs0                         ; 13.920 ; 13.638 ; Fall       ; cs0                         ;
;  db[13]   ; cs0                         ; 13.892 ; 13.613 ; Fall       ; cs0                         ;
;  db[14]   ; cs0                         ; 13.054 ; 12.865 ; Fall       ; cs0                         ;
;  db[15]   ; cs0                         ; 13.576 ; 13.312 ; Fall       ; cs0                         ;
; led_green ; dual_port_ram_ctrl:u2|error ; 9.723  ; 9.469  ; Rise       ; dual_port_ram_ctrl:u2|error ;
; led_red   ; dual_port_ram_ctrl:u2|error ; 10.571 ; 10.821 ; Rise       ; dual_port_ram_ctrl:u2|error ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; rdn        ; db[0]       ; 8.402 ; 8.263 ; 8.754 ; 8.615 ;
; rdn        ; db[1]       ; 8.401 ; 8.262 ; 8.755 ; 8.616 ;
; rdn        ; db[2]       ; 8.303 ; 8.162 ; 8.657 ; 8.516 ;
; rdn        ; db[3]       ; 9.207 ; 9.068 ; 9.600 ; 9.461 ;
; rdn        ; db[4]       ; 8.818 ; 8.679 ; 9.187 ; 9.048 ;
; rdn        ; db[5]       ; 8.782 ; 8.643 ; 9.153 ; 9.014 ;
; rdn        ; db[6]       ; 8.827 ; 8.688 ; 9.195 ; 9.056 ;
; rdn        ; db[7]       ; 8.827 ; 8.688 ; 9.195 ; 9.056 ;
; rdn        ; db[8]       ; 9.174 ; 9.035 ; 9.569 ; 9.430 ;
; rdn        ; db[9]       ; 9.174 ; 9.035 ; 9.569 ; 9.430 ;
; rdn        ; db[10]      ; 9.207 ; 9.068 ; 9.600 ; 9.461 ;
; rdn        ; db[11]      ; 9.174 ; 9.035 ; 9.569 ; 9.430 ;
; rdn        ; db[12]      ; 9.226 ; 9.087 ; 9.621 ; 9.482 ;
; rdn        ; db[13]      ; 9.226 ; 9.087 ; 9.621 ; 9.482 ;
; rdn        ; db[14]      ; 9.076 ; 8.935 ; 9.471 ; 9.330 ;
; rdn        ; db[15]      ; 8.811 ; 8.672 ; 9.179 ; 9.040 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; rdn        ; db[0]       ; 8.135 ; 7.996 ; 8.470 ; 8.331 ;
; rdn        ; db[1]       ; 8.134 ; 7.995 ; 8.471 ; 8.332 ;
; rdn        ; db[2]       ; 8.036 ; 7.895 ; 8.373 ; 8.232 ;
; rdn        ; db[3]       ; 8.908 ; 8.769 ; 9.282 ; 9.143 ;
; rdn        ; db[4]       ; 8.534 ; 8.395 ; 8.885 ; 8.746 ;
; rdn        ; db[5]       ; 8.500 ; 8.361 ; 8.853 ; 8.714 ;
; rdn        ; db[6]       ; 8.543 ; 8.404 ; 8.893 ; 8.754 ;
; rdn        ; db[7]       ; 8.543 ; 8.404 ; 8.893 ; 8.754 ;
; rdn        ; db[8]       ; 8.876 ; 8.737 ; 9.252 ; 9.113 ;
; rdn        ; db[9]       ; 8.876 ; 8.737 ; 9.252 ; 9.113 ;
; rdn        ; db[10]      ; 8.908 ; 8.769 ; 9.282 ; 9.143 ;
; rdn        ; db[11]      ; 8.876 ; 8.737 ; 9.252 ; 9.113 ;
; rdn        ; db[12]      ; 8.926 ; 8.787 ; 9.302 ; 9.163 ;
; rdn        ; db[13]      ; 8.926 ; 8.787 ; 9.302 ; 9.163 ;
; rdn        ; db[14]      ; 8.778 ; 8.637 ; 9.154 ; 9.013 ;
; rdn        ; db[15]      ; 8.528 ; 8.389 ; 8.878 ; 8.739 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; db[*]     ; cs0        ; 6.429 ; 6.288 ; Rise       ; cs0             ;
;  db[0]    ; cs0        ; 6.526 ; 6.387 ; Rise       ; cs0             ;
;  db[1]    ; cs0        ; 6.527 ; 6.388 ; Rise       ; cs0             ;
;  db[2]    ; cs0        ; 6.429 ; 6.288 ; Rise       ; cs0             ;
;  db[3]    ; cs0        ; 7.372 ; 7.233 ; Rise       ; cs0             ;
;  db[4]    ; cs0        ; 6.959 ; 6.820 ; Rise       ; cs0             ;
;  db[5]    ; cs0        ; 6.925 ; 6.786 ; Rise       ; cs0             ;
;  db[6]    ; cs0        ; 6.967 ; 6.828 ; Rise       ; cs0             ;
;  db[7]    ; cs0        ; 6.967 ; 6.828 ; Rise       ; cs0             ;
;  db[8]    ; cs0        ; 7.341 ; 7.202 ; Rise       ; cs0             ;
;  db[9]    ; cs0        ; 7.341 ; 7.202 ; Rise       ; cs0             ;
;  db[10]   ; cs0        ; 7.372 ; 7.233 ; Rise       ; cs0             ;
;  db[11]   ; cs0        ; 7.341 ; 7.202 ; Rise       ; cs0             ;
;  db[12]   ; cs0        ; 7.393 ; 7.254 ; Rise       ; cs0             ;
;  db[13]   ; cs0        ; 7.393 ; 7.254 ; Rise       ; cs0             ;
;  db[14]   ; cs0        ; 7.243 ; 7.102 ; Rise       ; cs0             ;
;  db[15]   ; cs0        ; 6.951 ; 6.812 ; Rise       ; cs0             ;
; db[*]     ; cs0        ; 6.429 ; 6.288 ; Fall       ; cs0             ;
;  db[0]    ; cs0        ; 6.526 ; 6.387 ; Fall       ; cs0             ;
;  db[1]    ; cs0        ; 6.527 ; 6.388 ; Fall       ; cs0             ;
;  db[2]    ; cs0        ; 6.429 ; 6.288 ; Fall       ; cs0             ;
;  db[3]    ; cs0        ; 7.372 ; 7.233 ; Fall       ; cs0             ;
;  db[4]    ; cs0        ; 6.959 ; 6.820 ; Fall       ; cs0             ;
;  db[5]    ; cs0        ; 6.925 ; 6.786 ; Fall       ; cs0             ;
;  db[6]    ; cs0        ; 6.967 ; 6.828 ; Fall       ; cs0             ;
;  db[7]    ; cs0        ; 6.967 ; 6.828 ; Fall       ; cs0             ;
;  db[8]    ; cs0        ; 7.341 ; 7.202 ; Fall       ; cs0             ;
;  db[9]    ; cs0        ; 7.341 ; 7.202 ; Fall       ; cs0             ;
;  db[10]   ; cs0        ; 7.372 ; 7.233 ; Fall       ; cs0             ;
;  db[11]   ; cs0        ; 7.341 ; 7.202 ; Fall       ; cs0             ;
;  db[12]   ; cs0        ; 7.393 ; 7.254 ; Fall       ; cs0             ;
;  db[13]   ; cs0        ; 7.393 ; 7.254 ; Fall       ; cs0             ;
;  db[14]   ; cs0        ; 7.243 ; 7.102 ; Fall       ; cs0             ;
;  db[15]   ; cs0        ; 6.951 ; 6.812 ; Fall       ; cs0             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; db[*]     ; cs0        ; 6.196 ; 6.055 ; Rise       ; cs0             ;
;  db[0]    ; cs0        ; 6.293 ; 6.154 ; Rise       ; cs0             ;
;  db[1]    ; cs0        ; 6.294 ; 6.155 ; Rise       ; cs0             ;
;  db[2]    ; cs0        ; 6.196 ; 6.055 ; Rise       ; cs0             ;
;  db[3]    ; cs0        ; 7.105 ; 6.966 ; Rise       ; cs0             ;
;  db[4]    ; cs0        ; 6.708 ; 6.569 ; Rise       ; cs0             ;
;  db[5]    ; cs0        ; 6.676 ; 6.537 ; Rise       ; cs0             ;
;  db[6]    ; cs0        ; 6.716 ; 6.577 ; Rise       ; cs0             ;
;  db[7]    ; cs0        ; 6.716 ; 6.577 ; Rise       ; cs0             ;
;  db[8]    ; cs0        ; 7.075 ; 6.936 ; Rise       ; cs0             ;
;  db[9]    ; cs0        ; 7.075 ; 6.936 ; Rise       ; cs0             ;
;  db[10]   ; cs0        ; 7.105 ; 6.966 ; Rise       ; cs0             ;
;  db[11]   ; cs0        ; 7.075 ; 6.936 ; Rise       ; cs0             ;
;  db[12]   ; cs0        ; 7.125 ; 6.986 ; Rise       ; cs0             ;
;  db[13]   ; cs0        ; 7.125 ; 6.986 ; Rise       ; cs0             ;
;  db[14]   ; cs0        ; 6.977 ; 6.836 ; Rise       ; cs0             ;
;  db[15]   ; cs0        ; 6.701 ; 6.562 ; Rise       ; cs0             ;
; db[*]     ; cs0        ; 6.196 ; 6.055 ; Fall       ; cs0             ;
;  db[0]    ; cs0        ; 6.293 ; 6.154 ; Fall       ; cs0             ;
;  db[1]    ; cs0        ; 6.294 ; 6.155 ; Fall       ; cs0             ;
;  db[2]    ; cs0        ; 6.196 ; 6.055 ; Fall       ; cs0             ;
;  db[3]    ; cs0        ; 7.105 ; 6.966 ; Fall       ; cs0             ;
;  db[4]    ; cs0        ; 6.708 ; 6.569 ; Fall       ; cs0             ;
;  db[5]    ; cs0        ; 6.676 ; 6.537 ; Fall       ; cs0             ;
;  db[6]    ; cs0        ; 6.716 ; 6.577 ; Fall       ; cs0             ;
;  db[7]    ; cs0        ; 6.716 ; 6.577 ; Fall       ; cs0             ;
;  db[8]    ; cs0        ; 7.075 ; 6.936 ; Fall       ; cs0             ;
;  db[9]    ; cs0        ; 7.075 ; 6.936 ; Fall       ; cs0             ;
;  db[10]   ; cs0        ; 7.105 ; 6.966 ; Fall       ; cs0             ;
;  db[11]   ; cs0        ; 7.075 ; 6.936 ; Fall       ; cs0             ;
;  db[12]   ; cs0        ; 7.125 ; 6.986 ; Fall       ; cs0             ;
;  db[13]   ; cs0        ; 7.125 ; 6.986 ; Fall       ; cs0             ;
;  db[14]   ; cs0        ; 6.977 ; 6.836 ; Fall       ; cs0             ;
;  db[15]   ; cs0        ; 6.701 ; 6.562 ; Fall       ; cs0             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; db[*]     ; cs0        ; 6.328     ; 6.469     ; Rise       ; cs0             ;
;  db[0]    ; cs0        ; 6.429     ; 6.568     ; Rise       ; cs0             ;
;  db[1]    ; cs0        ; 6.428     ; 6.567     ; Rise       ; cs0             ;
;  db[2]    ; cs0        ; 6.328     ; 6.469     ; Rise       ; cs0             ;
;  db[3]    ; cs0        ; 7.234     ; 7.373     ; Rise       ; cs0             ;
;  db[4]    ; cs0        ; 6.845     ; 6.984     ; Rise       ; cs0             ;
;  db[5]    ; cs0        ; 6.809     ; 6.948     ; Rise       ; cs0             ;
;  db[6]    ; cs0        ; 6.854     ; 6.993     ; Rise       ; cs0             ;
;  db[7]    ; cs0        ; 6.854     ; 6.993     ; Rise       ; cs0             ;
;  db[8]    ; cs0        ; 7.201     ; 7.340     ; Rise       ; cs0             ;
;  db[9]    ; cs0        ; 7.201     ; 7.340     ; Rise       ; cs0             ;
;  db[10]   ; cs0        ; 7.234     ; 7.373     ; Rise       ; cs0             ;
;  db[11]   ; cs0        ; 7.201     ; 7.340     ; Rise       ; cs0             ;
;  db[12]   ; cs0        ; 7.253     ; 7.392     ; Rise       ; cs0             ;
;  db[13]   ; cs0        ; 7.253     ; 7.392     ; Rise       ; cs0             ;
;  db[14]   ; cs0        ; 7.101     ; 7.242     ; Rise       ; cs0             ;
;  db[15]   ; cs0        ; 6.838     ; 6.977     ; Rise       ; cs0             ;
; db[*]     ; cs0        ; 6.328     ; 6.469     ; Fall       ; cs0             ;
;  db[0]    ; cs0        ; 6.429     ; 6.568     ; Fall       ; cs0             ;
;  db[1]    ; cs0        ; 6.428     ; 6.567     ; Fall       ; cs0             ;
;  db[2]    ; cs0        ; 6.328     ; 6.469     ; Fall       ; cs0             ;
;  db[3]    ; cs0        ; 7.234     ; 7.373     ; Fall       ; cs0             ;
;  db[4]    ; cs0        ; 6.845     ; 6.984     ; Fall       ; cs0             ;
;  db[5]    ; cs0        ; 6.809     ; 6.948     ; Fall       ; cs0             ;
;  db[6]    ; cs0        ; 6.854     ; 6.993     ; Fall       ; cs0             ;
;  db[7]    ; cs0        ; 6.854     ; 6.993     ; Fall       ; cs0             ;
;  db[8]    ; cs0        ; 7.201     ; 7.340     ; Fall       ; cs0             ;
;  db[9]    ; cs0        ; 7.201     ; 7.340     ; Fall       ; cs0             ;
;  db[10]   ; cs0        ; 7.234     ; 7.373     ; Fall       ; cs0             ;
;  db[11]   ; cs0        ; 7.201     ; 7.340     ; Fall       ; cs0             ;
;  db[12]   ; cs0        ; 7.253     ; 7.392     ; Fall       ; cs0             ;
;  db[13]   ; cs0        ; 7.253     ; 7.392     ; Fall       ; cs0             ;
;  db[14]   ; cs0        ; 7.101     ; 7.242     ; Fall       ; cs0             ;
;  db[15]   ; cs0        ; 6.838     ; 6.977     ; Fall       ; cs0             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; db[*]     ; cs0        ; 6.093     ; 6.234     ; Rise       ; cs0             ;
;  db[0]    ; cs0        ; 6.194     ; 6.333     ; Rise       ; cs0             ;
;  db[1]    ; cs0        ; 6.193     ; 6.332     ; Rise       ; cs0             ;
;  db[2]    ; cs0        ; 6.093     ; 6.234     ; Rise       ; cs0             ;
;  db[3]    ; cs0        ; 6.967     ; 7.106     ; Rise       ; cs0             ;
;  db[4]    ; cs0        ; 6.593     ; 6.732     ; Rise       ; cs0             ;
;  db[5]    ; cs0        ; 6.559     ; 6.698     ; Rise       ; cs0             ;
;  db[6]    ; cs0        ; 6.602     ; 6.741     ; Rise       ; cs0             ;
;  db[7]    ; cs0        ; 6.602     ; 6.741     ; Rise       ; cs0             ;
;  db[8]    ; cs0        ; 6.935     ; 7.074     ; Rise       ; cs0             ;
;  db[9]    ; cs0        ; 6.935     ; 7.074     ; Rise       ; cs0             ;
;  db[10]   ; cs0        ; 6.967     ; 7.106     ; Rise       ; cs0             ;
;  db[11]   ; cs0        ; 6.935     ; 7.074     ; Rise       ; cs0             ;
;  db[12]   ; cs0        ; 6.985     ; 7.124     ; Rise       ; cs0             ;
;  db[13]   ; cs0        ; 6.985     ; 7.124     ; Rise       ; cs0             ;
;  db[14]   ; cs0        ; 6.835     ; 6.976     ; Rise       ; cs0             ;
;  db[15]   ; cs0        ; 6.587     ; 6.726     ; Rise       ; cs0             ;
; db[*]     ; cs0        ; 6.093     ; 6.234     ; Fall       ; cs0             ;
;  db[0]    ; cs0        ; 6.194     ; 6.333     ; Fall       ; cs0             ;
;  db[1]    ; cs0        ; 6.193     ; 6.332     ; Fall       ; cs0             ;
;  db[2]    ; cs0        ; 6.093     ; 6.234     ; Fall       ; cs0             ;
;  db[3]    ; cs0        ; 6.967     ; 7.106     ; Fall       ; cs0             ;
;  db[4]    ; cs0        ; 6.593     ; 6.732     ; Fall       ; cs0             ;
;  db[5]    ; cs0        ; 6.559     ; 6.698     ; Fall       ; cs0             ;
;  db[6]    ; cs0        ; 6.602     ; 6.741     ; Fall       ; cs0             ;
;  db[7]    ; cs0        ; 6.602     ; 6.741     ; Fall       ; cs0             ;
;  db[8]    ; cs0        ; 6.935     ; 7.074     ; Fall       ; cs0             ;
;  db[9]    ; cs0        ; 6.935     ; 7.074     ; Fall       ; cs0             ;
;  db[10]   ; cs0        ; 6.967     ; 7.106     ; Fall       ; cs0             ;
;  db[11]   ; cs0        ; 6.935     ; 7.074     ; Fall       ; cs0             ;
;  db[12]   ; cs0        ; 6.985     ; 7.124     ; Fall       ; cs0             ;
;  db[13]   ; cs0        ; 6.985     ; 7.124     ; Fall       ; cs0             ;
;  db[14]   ; cs0        ; 6.835     ; 6.976     ; Fall       ; cs0             ;
;  db[15]   ; cs0        ; 6.587     ; 6.726     ; Fall       ; cs0             ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 98.56 MHz   ; 98.56 MHz       ; dual_port_ram_ctrl:u2|clk1                        ;                                                ;
; 181.29 MHz  ; 181.29 MHz      ; clk_25m                                           ;                                                ;
; 931.97 MHz  ; 402.09 MHz      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
; 1724.14 MHz ; 238.04 MHz      ; cs0                                               ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; dual_port_ram_ctrl:u2|clk1                        ; -10.125 ; -26.675       ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; -0.935  ; -0.935        ;
; clk_25m                                           ; -0.256  ; -0.592        ;
; cs0                                               ; 0.210   ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_25m                                           ; -2.128 ; -34.522       ;
; dual_port_ram_ctrl:u2|clk1                        ; -0.497 ; -5.075        ;
; cs0                                               ; -0.116 ; -0.116        ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.648  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; dual_port_ram_ctrl:u2|clk1                        ; -3.813 ; -15.509       ;
; dual_port_ram_ctrl:u2|error                       ; -0.837 ; -1.674        ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 3.918  ; 0.000         ;
; clk_25m                                           ; 36.917 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_25m                                           ; -1.316 ; -19.385       ;
; dual_port_ram_ctrl:u2|clk1                        ; 0.315  ; 0.000         ;
; dual_port_ram_ctrl:u2|error                       ; 0.828  ; 0.000         ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 4.311  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; dual_port_ram_ctrl:u2|clk1                        ; -3.201 ; -41.137       ;
; cs0                                               ; -3.201 ; -12.603       ;
; dual_port_ram_ctrl:u2|error                       ; -1.487 ; -2.974        ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 4.698  ; 0.000         ;
; clk_25m                                           ; 19.673 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dual_port_ram_ctrl:u2|clk1'                                                                                                                                                                                                                                                                                                         ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                                     ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -10.125 ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.795     ; 5.822      ;
; -7.776  ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; -2.956     ; 5.822      ;
; -6.244  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.487     ; 2.249      ;
; -6.117  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.487     ; 2.122      ;
; -6.065  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.487     ; 2.070      ;
; -5.839  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.487     ; 1.844      ;
; -5.761  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.487     ; 1.766      ;
; -5.742  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.487     ; 1.747      ;
; -5.732  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.487     ; 1.737      ;
; -5.607  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.487     ; 1.612      ;
; -4.959  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -4.487     ; 0.964      ;
; -4.573  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.826     ; 2.249      ;
; -4.446  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.826     ; 2.122      ;
; -4.394  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.826     ; 2.070      ;
; -4.216  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.717     ; 3.028      ;
; -4.183  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.717     ; 2.995      ;
; -4.171  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.717     ; 2.983      ;
; -4.168  ; dual_port_ram_ctrl:u2|data_a[4]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.711     ; 2.986      ;
; -4.168  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.826     ; 1.844      ;
; -4.158  ; dual_port_ram_ctrl:u2|data_a[2]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.711     ; 2.976      ;
; -4.152  ; dual_port_ram_ctrl:u2|data_a[0]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.710     ; 2.971      ;
; -4.144  ; dual_port_ram_ctrl:u2|data_a[7]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.711     ; 2.962      ;
; -4.130  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.717     ; 2.942      ;
; -4.117  ; dual_port_ram_ctrl:u2|data_a[5]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.711     ; 2.935      ;
; -4.107  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.717     ; 2.919      ;
; -4.106  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.717     ; 2.918      ;
; -4.102  ; dual_port_ram_ctrl:u2|data_a[1]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.710     ; 2.921      ;
; -4.090  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.826     ; 1.766      ;
; -4.076  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.717     ; 2.888      ;
; -4.071  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.826     ; 1.747      ;
; -4.061  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.826     ; 1.737      ;
; -4.041  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.717     ; 2.853      ;
; -4.007  ; dual_port_ram_ctrl:u2|rden_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.715     ; 2.821      ;
; -4.006  ; dual_port_ram_ctrl:u2|data_a[6]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.711     ; 2.824      ;
; -3.936  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.826     ; 1.612      ;
; -3.910  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.717     ; 2.722      ;
; -3.904  ; dual_port_ram_ctrl:u2|data_a[3]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.711     ; 2.722      ;
; -3.288  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.826     ; 0.964      ;
; -2.436  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.053      ; 3.028      ;
; -2.403  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.053      ; 2.995      ;
; -2.391  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.053      ; 2.983      ;
; -2.388  ; dual_port_ram_ctrl:u2|data_a[4]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.059      ; 2.986      ;
; -2.378  ; dual_port_ram_ctrl:u2|data_a[2]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.059      ; 2.976      ;
; -2.372  ; dual_port_ram_ctrl:u2|data_a[0]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.060      ; 2.971      ;
; -2.364  ; dual_port_ram_ctrl:u2|data_a[7]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.059      ; 2.962      ;
; -2.350  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.053      ; 2.942      ;
; -2.337  ; dual_port_ram_ctrl:u2|data_a[5]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.059      ; 2.935      ;
; -2.327  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.053      ; 2.919      ;
; -2.326  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.053      ; 2.918      ;
; -2.322  ; dual_port_ram_ctrl:u2|data_a[1]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.060      ; 2.921      ;
; -2.296  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.053      ; 2.888      ;
; -2.261  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.053      ; 2.853      ;
; -2.227  ; dual_port_ram_ctrl:u2|rden_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.055      ; 2.821      ;
; -2.226  ; dual_port_ram_ctrl:u2|data_a[6]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.059      ; 2.824      ;
; -2.130  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.053      ; 2.722      ;
; -2.124  ; dual_port_ram_ctrl:u2|data_a[3]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.059      ; 2.722      ;
; -0.118  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.468      ;
; 0.116   ; dual_port_ram_ctrl:u2|data[3]                                                                                         ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.234      ;
; 0.121   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 2.228      ;
; 0.121   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 2.228      ;
; 0.145   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.356      ; 2.203      ;
; 0.204   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.146      ;
; 0.263   ; dual_port_ram_ctrl:u2|data[5]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 2.086      ;
; 0.294   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 2.055      ;
; 0.294   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 2.055      ;
; 0.294   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 2.055      ;
; 0.294   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 2.055      ;
; 0.294   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 2.055      ;
; 0.294   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 2.055      ;
; 0.389   ; dual_port_ram_ctrl:u2|data[7]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.960      ;
; 0.412   ; dual_port_ram_ctrl:u2|data[7]                                                                                         ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.938      ;
; 0.443   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.906      ;
; 0.443   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.906      ;
; 0.467   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.356      ; 1.881      ;
; 0.501   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.849      ;
; 0.501   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.849      ;
; 0.501   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.849      ;
; 0.501   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.849      ;
; 0.501   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.849      ;
; 0.501   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.849      ;
; 0.501   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.849      ;
; 0.501   ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.849      ;
; 0.503   ; dual_port_ram_ctrl:u2|data[1]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.846      ;
; 0.519   ; dual_port_ram_ctrl:u2|data[0]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.830      ;
; 0.551   ; dual_port_ram_ctrl:u2|data[2]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.798      ;
; 0.553   ; dual_port_ram_ctrl:u2|data[3]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.796      ;
; 0.555   ; dual_port_ram_ctrl:u2|data[1]                                                                                         ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.795      ;
; 0.574   ; dual_port_ram_ctrl:u2|data[6]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.775      ;
; 0.593   ; dual_port_ram_ctrl:u2|data[4]                                                                                         ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.757      ;
; 0.628   ; dual_port_ram_ctrl:u2|data[2]                                                                                         ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.722      ;
; 0.644   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.705      ;
; 0.644   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.705      ;
; 0.644   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.705      ;
; 0.644   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.705      ;
; 0.644   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.705      ;
; 0.644   ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.705      ;
; 0.682   ; dual_port_ram_ctrl:u2|data[0]                                                                                         ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.668      ;
; 0.711   ; dual_port_ram_ctrl:u2|data[6]                                                                                         ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.639      ;
; 0.734   ; dual_port_ram_ctrl:u2|data[4]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 1.615      ;
; 0.836   ; dual_port_ram_ctrl:u2|data[5]                                                                                         ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 1.514      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.935 ; cs0                           ; dual_port_ram_ctrl:u2|wr_clk1 ; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.189      ; 1.566      ;
; -0.510 ; cs0                           ; dual_port_ram_ctrl:u2|wr_clk1 ; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.189      ; 1.641      ;
; 7.979  ; clk_25m                       ; dual_port_ram_ctrl:u2|clk1    ; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.201      ; 2.174      ;
; 8.148  ; clk_25m                       ; dual_port_ram_ctrl:u2|clk1    ; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.201      ; 2.005      ;
; 8.927  ; dual_port_ram_ctrl:u2|wr_clk1 ; dual_port_ram_ctrl:u2|wr_clk2 ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 1.004      ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_25m'                                                                                                                                                                                                                         ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.256 ; dual_port_ram_ctrl:u2|address_a[4] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.743      ; 3.028      ;
; -0.223 ; dual_port_ram_ctrl:u2|address_a[5] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.743      ; 2.995      ;
; -0.211 ; dual_port_ram_ctrl:u2|address_a[1] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.743      ; 2.983      ;
; -0.208 ; dual_port_ram_ctrl:u2|data_a[4]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.749      ; 2.986      ;
; -0.198 ; dual_port_ram_ctrl:u2|data_a[2]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.749      ; 2.976      ;
; -0.192 ; dual_port_ram_ctrl:u2|data_a[0]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.750      ; 2.971      ;
; -0.184 ; dual_port_ram_ctrl:u2|data_a[7]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.749      ; 2.962      ;
; -0.170 ; dual_port_ram_ctrl:u2|address_a[6] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.743      ; 2.942      ;
; -0.157 ; dual_port_ram_ctrl:u2|data_a[5]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.749      ; 2.935      ;
; -0.147 ; dual_port_ram_ctrl:u2|address_a[7] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.743      ; 2.919      ;
; -0.146 ; dual_port_ram_ctrl:u2|address_a[2] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.743      ; 2.918      ;
; -0.142 ; dual_port_ram_ctrl:u2|data_a[1]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.750      ; 2.921      ;
; -0.116 ; dual_port_ram_ctrl:u2|address_a[3] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.743      ; 2.888      ;
; -0.081 ; dual_port_ram_ctrl:u2|wren_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.743      ; 2.853      ;
; -0.047 ; dual_port_ram_ctrl:u2|rden_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.745      ; 2.821      ;
; -0.046 ; dual_port_ram_ctrl:u2|data_a[6]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.749      ; 2.824      ;
; 0.050  ; dual_port_ram_ctrl:u2|address_a[0] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.743      ; 2.722      ;
; 0.056  ; dual_port_ram_ctrl:u2|data_a[3]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.749      ; 2.722      ;
; 17.242 ; dual_port_ram_ctrl:u2|address_a[4] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.231      ; 3.028      ;
; 17.275 ; dual_port_ram_ctrl:u2|address_a[5] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.231      ; 2.995      ;
; 17.287 ; dual_port_ram_ctrl:u2|address_a[1] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.231      ; 2.983      ;
; 17.290 ; dual_port_ram_ctrl:u2|data_a[4]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.237      ; 2.986      ;
; 17.300 ; dual_port_ram_ctrl:u2|data_a[2]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.237      ; 2.976      ;
; 17.306 ; dual_port_ram_ctrl:u2|data_a[0]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.238      ; 2.971      ;
; 17.314 ; dual_port_ram_ctrl:u2|data_a[7]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.237      ; 2.962      ;
; 17.328 ; dual_port_ram_ctrl:u2|address_a[6] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.231      ; 2.942      ;
; 17.341 ; dual_port_ram_ctrl:u2|data_a[5]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.237      ; 2.935      ;
; 17.351 ; dual_port_ram_ctrl:u2|address_a[7] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.231      ; 2.919      ;
; 17.352 ; dual_port_ram_ctrl:u2|address_a[2] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.231      ; 2.918      ;
; 17.356 ; dual_port_ram_ctrl:u2|data_a[1]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.238      ; 2.921      ;
; 17.382 ; dual_port_ram_ctrl:u2|address_a[3] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.231      ; 2.888      ;
; 17.417 ; dual_port_ram_ctrl:u2|wren_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; clk_25m                    ; clk_25m     ; 20.000       ; 0.231      ; 2.853      ;
; 17.451 ; dual_port_ram_ctrl:u2|rden_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; clk_25m                    ; clk_25m     ; 20.000       ; 0.233      ; 2.821      ;
; 17.452 ; dual_port_ram_ctrl:u2|data_a[6]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.237      ; 2.824      ;
; 17.548 ; dual_port_ram_ctrl:u2|address_a[0] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.231      ; 2.722      ;
; 17.554 ; dual_port_ram_ctrl:u2|data_a[3]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.237      ; 2.722      ;
; 34.545 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 5.385      ;
; 34.565 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 5.365      ;
; 34.682 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 5.248      ;
; 34.718 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 5.212      ;
; 34.725 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 5.205      ;
; 34.832 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 5.098      ;
; 34.951 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 4.979      ;
; 35.370 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 4.560      ;
; 35.767 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 4.163      ;
; 35.778 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 4.152      ;
; 37.140 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.790      ;
; 37.160 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.770      ;
; 37.179 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.751      ;
; 37.199 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.731      ;
; 37.277 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.653      ;
; 37.285 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.645      ;
; 37.286 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.644      ;
; 37.305 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.625      ;
; 37.313 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.617      ;
; 37.316 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.614      ;
; 37.320 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.610      ;
; 37.325 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.605      ;
; 37.359 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.571      ;
; 37.403 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.527      ;
; 37.411 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.519      ;
; 37.412 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.518      ;
; 37.427 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.503      ;
; 37.439 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.491      ;
; 37.442 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.488      ;
; 37.446 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.484      ;
; 37.451 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.479      ;
; 37.466 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.464      ;
; 37.485 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.445      ;
; 37.530 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.400      ;
; 37.537 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.393      ;
; 37.572 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.358      ;
; 37.611 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.319      ;
; 37.671 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.259      ;
; 37.698 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[1]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.232      ;
; 37.720 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[0]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.210      ;
; 37.737 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[2]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.193      ;
; 37.779 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 2.152      ;
; 37.787 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.143      ;
; 37.869 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 2.062      ;
; 37.872 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 2.059      ;
; 37.882 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 2.049      ;
; 37.883 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 2.048      ;
; 37.905 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 2.026      ;
; 37.910 ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 2.021      ;
; 37.913 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 2.017      ;
; 37.944 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 1.987      ;
; 37.952 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 1.978      ;
; 37.952 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 1.978      ;
; 37.970 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 1.960      ;
; 37.983 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 1.947      ;
; 37.992 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[2]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 1.938      ;
; 37.995 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 1.936      ;
; 37.998 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[2]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 1.933      ;
; 38.012 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 1.918      ;
; 38.031 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[1]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 1.900      ;
; 38.036 ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 1.895      ;
; 38.039 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.072     ; 1.891      ;
; 38.039 ; rst_n:u1|rst_cnt[4]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 1.892      ;
; 38.065 ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.071     ; 1.866      ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cs0'                                                                                                                                                                               ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.210 ; cs0       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg ; cs0          ; cs0         ; 0.500        ; 4.297      ; 4.626      ;
; 0.509 ; cs0       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg ; cs0          ; cs0         ; 1.000        ; 4.297      ; 4.827      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_25m'                                                                                                                                                                                                                          ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -2.128 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.366      ;
; -2.117 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.377      ;
; -2.105 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.389      ;
; -2.084 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.410      ;
; -2.054 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.440      ;
; -1.929 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.565      ;
; -1.924 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.570      ;
; -1.899 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.595      ;
; -1.897 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.597      ;
; -1.895 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.599      ;
; -1.886 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.608      ;
; -1.881 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.298      ; 1.612      ;
; -1.877 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.617      ;
; -1.869 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.298      ; 1.624      ;
; -1.819 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; clk_25m     ; 0.000        ; 3.297      ; 1.673      ;
; -1.757 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; clk_25m     ; 0.000        ; 3.297      ; 1.735      ;
; -1.721 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.773      ;
; -1.721 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.773      ;
; -1.721 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.773      ;
; -1.721 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.773      ;
; -1.721 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.773      ;
; -1.721 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.773      ;
; -1.686 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.808      ;
; -1.674 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.820      ;
; -1.674 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.820      ;
; -1.674 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.820      ;
; -1.674 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.820      ;
; -1.674 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.820      ;
; -1.674 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.820      ;
; -1.674 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.820      ;
; -1.674 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.820      ;
; -1.674 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.820      ;
; -1.618 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.876      ;
; -1.591 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.298      ; 1.902      ;
; -1.591 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.298      ; 1.902      ;
; -1.529 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 1.965      ;
; -1.445 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 2.049      ;
; -1.445 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 2.049      ;
; -1.445 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 2.049      ;
; -1.445 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 2.049      ;
; -1.445 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 2.049      ;
; -1.445 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.299      ; 2.049      ;
; -1.306 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.298      ; 2.187      ;
; -1.306 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 3.298      ; 2.187      ;
; -0.053 ; dual_port_ram_ctrl:u2|data_a[3]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.159      ; 2.366      ;
; -0.036 ; dual_port_ram_ctrl:u2|address_a[0] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.155      ; 2.379      ;
; 0.011  ; dual_port_ram_ctrl:u2|data_a[6]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.159      ; 2.430      ;
; 0.015  ; dual_port_ram_ctrl:u2|wren_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.155      ; 2.430      ;
; 0.048  ; dual_port_ram_ctrl:u2|address_a[3] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.155      ; 2.463      ;
; 0.078  ; dual_port_ram_ctrl:u2|rden_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.157      ; 2.495      ;
; 0.091  ; dual_port_ram_ctrl:u2|data_a[1]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.159      ; 2.510      ;
; 0.107  ; dual_port_ram_ctrl:u2|data_a[5]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.159      ; 2.526      ;
; 0.107  ; dual_port_ram_ctrl:u2|address_a[7] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.155      ; 2.522      ;
; 0.112  ; dual_port_ram_ctrl:u2|address_a[2] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.155      ; 2.527      ;
; 0.114  ; dual_port_ram_ctrl:u2|address_a[6] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.155      ; 2.529      ;
; 0.116  ; dual_port_ram_ctrl:u2|data_a[0]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.159      ; 2.535      ;
; 0.119  ; dual_port_ram_ctrl:u2|data_a[2]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.159      ; 2.538      ;
; 0.119  ; dual_port_ram_ctrl:u2|data_a[7]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.159      ; 2.538      ;
; 0.122  ; dual_port_ram_ctrl:u2|data_a[4]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.159      ; 2.541      ;
; 0.145  ; dual_port_ram_ctrl:u2|address_a[1] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.155      ; 2.560      ;
; 0.159  ; dual_port_ram_ctrl:u2|address_a[5] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.155      ; 2.574      ;
; 0.195  ; dual_port_ram_ctrl:u2|address_a[4] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 2.155      ; 2.610      ;
; 0.641  ; rst_n:u1|rst_cnt[4]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 0.907      ;
; 0.693  ; rst_n:u1|rst_cnt[3]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 0.959      ;
; 0.704  ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 0.971      ;
; 0.705  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[1]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 0.972      ;
; 0.796  ; rst_n:u1|rst_cnt[5]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.062      ;
; 0.873  ; rst_n:u1|rst_cnt[5]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.139      ;
; 0.874  ; rst_n:u1|rst_cnt[4]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.140      ;
; 0.874  ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[2]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.140      ;
; 0.908  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[1]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.174      ;
; 1.015  ; rst_n:u1|rst_cnt[3]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.281      ;
; 1.027  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[2]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 1.294      ;
; 1.110  ; rst_n:u1|rst_cnt[3]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.376      ;
; 1.120  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 1.387      ;
; 1.149  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 1.416      ;
; 1.165  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[1]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.431      ;
; 1.178  ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.444      ;
; 1.178  ; rst_n:u1|rst_cnt[4]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.444      ;
; 1.242  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 1.509      ;
; 1.243  ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.509      ;
; 1.247  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[2]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.513      ;
; 1.268  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[2]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.534      ;
; 1.271  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 1.538      ;
; 1.283  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.549      ;
; 1.287  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.553      ;
; 1.300  ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.566      ;
; 1.310  ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 1.577      ;
; 1.337  ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 1.604      ;
; 1.338  ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 1.605      ;
; 1.339  ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[2]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 1.606      ;
; 1.340  ; rst_n:u1|rst_cnt[3]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.606      ;
; 1.355  ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 1.622      ;
; 1.364  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 1.631      ;
; 1.369  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.635      ;
; 1.390  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.656      ;
; 1.393  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 1.660      ;
; 1.405  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.671      ;
; 1.409  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.071      ; 1.675      ;
; 1.417  ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[1]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.072      ; 1.684      ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dual_port_ram_ctrl:u2|clk1'                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                     ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.497 ; dual_port_ram_ctrl:u2|data[4]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.366      ;
; -0.486 ; dual_port_ram_ctrl:u2|data[6]                                                                                         ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.377      ;
; -0.474 ; dual_port_ram_ctrl:u2|data[5]                                                                                         ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.389      ;
; -0.453 ; dual_port_ram_ctrl:u2|data[0]                                                                                         ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.410      ;
; -0.423 ; dual_port_ram_ctrl:u2|data[2]                                                                                         ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.440      ;
; -0.298 ; dual_port_ram_ctrl:u2|data[4]                                                                                         ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.565      ;
; -0.293 ; dual_port_ram_ctrl:u2|data[6]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.570      ;
; -0.268 ; dual_port_ram_ctrl:u2|data[3]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.595      ;
; -0.266 ; dual_port_ram_ctrl:u2|data[2]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.597      ;
; -0.264 ; dual_port_ram_ctrl:u2|data[7]                                                                                         ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.599      ;
; -0.255 ; dual_port_ram_ctrl:u2|data[1]                                                                                         ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.608      ;
; -0.250 ; dual_port_ram_ctrl:u2|data[0]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 1.612      ;
; -0.246 ; dual_port_ram_ctrl:u2|data[7]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.617      ;
; -0.238 ; dual_port_ram_ctrl:u2|data[1]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 1.624      ;
; -0.188 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.636      ; 1.673      ;
; -0.126 ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.636      ; 1.735      ;
; -0.090 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.773      ;
; -0.090 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.773      ;
; -0.090 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.773      ;
; -0.090 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.773      ;
; -0.090 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.773      ;
; -0.090 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.773      ;
; -0.055 ; dual_port_ram_ctrl:u2|data[5]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.808      ;
; -0.043 ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.820      ;
; -0.043 ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.820      ;
; -0.043 ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.820      ;
; -0.043 ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.820      ;
; -0.043 ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.820      ;
; -0.043 ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.820      ;
; -0.043 ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.820      ;
; -0.043 ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.820      ;
; -0.043 ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.820      ;
; 0.013  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.876      ;
; 0.040  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 1.902      ;
; 0.040  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 1.902      ;
; 0.102  ; dual_port_ram_ctrl:u2|data[3]                                                                                         ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 1.965      ;
; 0.186  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.049      ;
; 0.186  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.049      ;
; 0.186  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.049      ;
; 0.186  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.049      ;
; 0.186  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.049      ;
; 0.186  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.049      ;
; 0.325  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.187      ;
; 0.325  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.187      ;
; 2.405  ; dual_port_ram_ctrl:u2|data_a[3]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.211      ; 2.366      ;
; 2.422  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.207      ; 2.379      ;
; 2.469  ; dual_port_ram_ctrl:u2|data_a[6]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.211      ; 2.430      ;
; 2.473  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.207      ; 2.430      ;
; 2.506  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.207      ; 2.463      ;
; 2.536  ; dual_port_ram_ctrl:u2|rden_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.209      ; 2.495      ;
; 2.549  ; dual_port_ram_ctrl:u2|data_a[1]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.211      ; 2.510      ;
; 2.565  ; dual_port_ram_ctrl:u2|data_a[5]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.211      ; 2.526      ;
; 2.565  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.207      ; 2.522      ;
; 2.570  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.207      ; 2.527      ;
; 2.572  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.207      ; 2.529      ;
; 2.574  ; dual_port_ram_ctrl:u2|data_a[0]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.211      ; 2.535      ;
; 2.577  ; dual_port_ram_ctrl:u2|data_a[2]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.211      ; 2.538      ;
; 2.577  ; dual_port_ram_ctrl:u2|data_a[7]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.211      ; 2.538      ;
; 2.580  ; dual_port_ram_ctrl:u2|data_a[4]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.211      ; 2.541      ;
; 2.603  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.207      ; 2.560      ;
; 2.617  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.207      ; 2.574      ;
; 2.653  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.207      ; 2.610      ;
; 3.718  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.565     ; 0.868      ;
; 3.912  ; dual_port_ram_ctrl:u2|data_a[3]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.306     ; 2.366      ;
; 3.929  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.310     ; 2.379      ;
; 3.976  ; dual_port_ram_ctrl:u2|data_a[6]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.306     ; 2.430      ;
; 3.980  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.310     ; 2.430      ;
; 4.013  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.310     ; 2.463      ;
; 4.043  ; dual_port_ram_ctrl:u2|rden_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.308     ; 2.495      ;
; 4.056  ; dual_port_ram_ctrl:u2|data_a[1]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.306     ; 2.510      ;
; 4.072  ; dual_port_ram_ctrl:u2|data_a[5]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.306     ; 2.526      ;
; 4.072  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.310     ; 2.522      ;
; 4.077  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.310     ; 2.527      ;
; 4.079  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.310     ; 2.529      ;
; 4.081  ; dual_port_ram_ctrl:u2|data_a[0]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.306     ; 2.535      ;
; 4.084  ; dual_port_ram_ctrl:u2|data_a[2]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.306     ; 2.538      ;
; 4.084  ; dual_port_ram_ctrl:u2|data_a[7]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.306     ; 2.538      ;
; 4.087  ; dual_port_ram_ctrl:u2|data_a[4]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.306     ; 2.541      ;
; 4.110  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.310     ; 2.560      ;
; 4.124  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.310     ; 2.574      ;
; 4.160  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.310     ; 2.610      ;
; 4.294  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.565     ; 1.444      ;
; 4.424  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.565     ; 1.574      ;
; 4.461  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.565     ; 1.611      ;
; 4.483  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.565     ; 1.633      ;
; 4.550  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.565     ; 1.700      ;
; 4.690  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.565     ; 1.840      ;
; 4.731  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.565     ; 1.881      ;
; 4.862  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.565     ; 2.012      ;
; 5.334  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.191     ; 0.868      ;
; 5.910  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.191     ; 1.444      ;
; 6.040  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.191     ; 1.574      ;
; 6.077  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.191     ; 1.611      ;
; 6.099  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.191     ; 1.633      ;
; 6.166  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.191     ; 1.700      ;
; 6.306  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.191     ; 1.840      ;
; 6.347  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.191     ; 1.881      ;
; 6.478  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.191     ; 2.012      ;
; 6.792  ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; -2.695     ; 4.292      ;
; 9.061  ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -4.494     ; 4.292      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cs0'                                                                                                                                                                                 ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.116 ; cs0       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg ; cs0          ; cs0         ; 0.000        ; 4.450      ; 4.564      ;
; 0.188  ; cs0       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg ; cs0          ; cs0         ; -0.500       ; 4.450      ; 4.388      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.648 ; dual_port_ram_ctrl:u2|wr_clk1 ; dual_port_ram_ctrl:u2|wr_clk2 ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; cs0                           ; dual_port_ram_ctrl:u2|wr_clk1 ; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.622      ; 1.575      ;
; 1.010 ; clk_25m                       ; dual_port_ram_ctrl:u2|clk1    ; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.635      ; 1.940      ;
; 1.084 ; cs0                           ; dual_port_ram_ctrl:u2|wr_clk1 ; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.622      ; 1.511      ;
; 1.165 ; clk_25m                       ; dual_port_ram_ctrl:u2|clk1    ; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.635      ; 2.095      ;
+-------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dual_port_ram_ctrl:u2|clk1'                                                                                            ;
+--------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                            ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+
; -3.813 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.281     ; 3.024      ;
; -3.761 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.281     ; 2.972      ;
; -3.614 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.281     ; 2.825      ;
; -3.586 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.281     ; 2.797      ;
; -3.577 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.281     ; 2.788      ;
; -3.464 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.281     ; 2.675      ;
; -0.673 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 3.024      ;
; -0.673 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 3.024      ;
; -0.673 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 3.024      ;
; -0.673 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 3.024      ;
; -0.673 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 3.024      ;
; -0.673 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 3.024      ;
; -0.673 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 3.024      ;
; -0.673 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 3.024      ;
; -0.673 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 3.024      ;
; -0.664 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 3.014      ;
; -0.664 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 3.014      ;
; -0.664 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 3.014      ;
; -0.664 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 3.014      ;
; -0.664 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 3.014      ;
; -0.664 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 3.014      ;
; -0.656 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 3.006      ;
; -0.656 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 3.006      ;
; -0.621 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.972      ;
; -0.621 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.972      ;
; -0.621 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.972      ;
; -0.621 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.972      ;
; -0.621 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.972      ;
; -0.621 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.972      ;
; -0.621 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.972      ;
; -0.621 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.972      ;
; -0.621 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.972      ;
; -0.612 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.962      ;
; -0.612 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.962      ;
; -0.612 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.962      ;
; -0.612 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.962      ;
; -0.612 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.962      ;
; -0.612 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.962      ;
; -0.604 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.954      ;
; -0.604 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.954      ;
; -0.474 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.825      ;
; -0.474 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.825      ;
; -0.474 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.825      ;
; -0.474 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.825      ;
; -0.474 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.825      ;
; -0.474 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.825      ;
; -0.474 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.825      ;
; -0.474 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.825      ;
; -0.474 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.825      ;
; -0.465 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.815      ;
; -0.465 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.815      ;
; -0.465 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.815      ;
; -0.465 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.815      ;
; -0.465 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.815      ;
; -0.465 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.815      ;
; -0.457 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.807      ;
; -0.457 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.807      ;
; -0.446 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.797      ;
; -0.446 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.797      ;
; -0.446 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.797      ;
; -0.446 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.797      ;
; -0.446 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.797      ;
; -0.446 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.797      ;
; -0.446 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.797      ;
; -0.446 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.797      ;
; -0.446 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.797      ;
; -0.437 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.788      ;
; -0.437 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.788      ;
; -0.437 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.788      ;
; -0.437 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.788      ;
; -0.437 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.788      ;
; -0.437 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.788      ;
; -0.437 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.788      ;
; -0.437 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.788      ;
; -0.437 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.788      ;
; -0.437 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.787      ;
; -0.437 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.787      ;
; -0.437 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.787      ;
; -0.437 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.787      ;
; -0.437 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.787      ;
; -0.437 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.787      ;
; -0.429 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.779      ;
; -0.429 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.779      ;
; -0.428 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.778      ;
; -0.428 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.778      ;
; -0.428 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.778      ;
; -0.428 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.778      ;
; -0.428 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.778      ;
; -0.428 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.778      ;
; -0.420 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.770      ;
; -0.420 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.358      ; 2.770      ;
; -0.343 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.357      ; 2.692      ;
; -0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.675      ;
; -0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.675      ;
; -0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.675      ;
; -0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.675      ;
; -0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.675      ;
; -0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.675      ;
; -0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.675      ;
; -0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 1.359      ; 2.675      ;
+--------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dual_port_ram_ctrl:u2|error'                                                                                    ;
+--------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+
; -0.837 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.863      ; 2.692      ;
; -0.837 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.863      ; 2.692      ;
; -0.785 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.863      ; 2.640      ;
; -0.785 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.863      ; 2.640      ;
; -0.638 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.863      ; 2.493      ;
; -0.638 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.863      ; 2.493      ;
; -0.610 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.863      ; 2.465      ;
; -0.610 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.863      ; 2.465      ;
; -0.601 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.863      ; 2.456      ;
; -0.601 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.863      ; 2.456      ;
; -0.488 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.863      ; 2.343      ;
; -0.488 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.863      ; 2.343      ;
+--------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                       ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 3.918 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.446     ; 3.588      ;
; 3.918 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.446     ; 3.588      ;
; 3.970 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.446     ; 3.536      ;
; 3.970 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.446     ; 3.536      ;
; 4.117 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.446     ; 3.389      ;
; 4.117 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.446     ; 3.389      ;
; 4.145 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.446     ; 3.361      ;
; 4.145 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.446     ; 3.361      ;
; 4.154 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.446     ; 3.352      ;
; 4.154 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.446     ; 3.352      ;
; 4.163 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.434     ; 3.355      ;
; 4.215 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.434     ; 3.303      ;
; 4.267 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.446     ; 3.239      ;
; 4.267 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.446     ; 3.239      ;
; 4.362 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.434     ; 3.156      ;
; 4.390 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.434     ; 3.128      ;
; 4.399 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.434     ; 3.119      ;
; 4.512 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.434     ; 3.006      ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_25m'                                                                                                ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 36.917 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 3.014      ;
; 36.917 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 3.014      ;
; 36.917 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 3.014      ;
; 36.917 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 3.014      ;
; 36.917 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 3.014      ;
; 36.917 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 3.014      ;
; 36.917 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 3.014      ;
; 36.917 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 3.014      ;
; 36.917 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 3.014      ;
; 36.917 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 3.014      ;
; 36.969 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.962      ;
; 36.969 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.962      ;
; 36.969 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.962      ;
; 36.969 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.962      ;
; 36.969 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.962      ;
; 36.969 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.962      ;
; 36.969 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.962      ;
; 36.969 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.962      ;
; 36.969 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.962      ;
; 36.969 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.962      ;
; 37.116 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.815      ;
; 37.116 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.815      ;
; 37.116 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.815      ;
; 37.116 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.815      ;
; 37.116 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.815      ;
; 37.116 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.815      ;
; 37.116 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.815      ;
; 37.116 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.815      ;
; 37.116 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.815      ;
; 37.116 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.815      ;
; 37.144 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.787      ;
; 37.144 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.787      ;
; 37.144 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.787      ;
; 37.144 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.787      ;
; 37.144 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.787      ;
; 37.144 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.787      ;
; 37.144 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.787      ;
; 37.144 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.787      ;
; 37.144 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.787      ;
; 37.144 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.787      ;
; 37.153 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.778      ;
; 37.153 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.778      ;
; 37.153 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.778      ;
; 37.153 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.778      ;
; 37.153 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.778      ;
; 37.153 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.778      ;
; 37.153 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.778      ;
; 37.153 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.778      ;
; 37.153 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.778      ;
; 37.153 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.778      ;
; 37.266 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.665      ;
; 37.266 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.665      ;
; 37.266 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.665      ;
; 37.266 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.665      ;
; 37.266 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.665      ;
; 37.266 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.665      ;
; 37.266 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.665      ;
; 37.266 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.665      ;
; 37.266 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.665      ;
; 37.266 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.071     ; 2.665      ;
; 39.963 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 3.024      ;
; 39.963 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 3.024      ;
; 39.963 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 3.024      ;
; 39.963 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 3.024      ;
; 39.963 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 3.024      ;
; 39.963 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 3.024      ;
; 39.963 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 3.024      ;
; 39.963 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 3.024      ;
; 39.963 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 3.024      ;
; 39.972 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 3.014      ;
; 39.972 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 3.014      ;
; 39.972 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 3.014      ;
; 39.972 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 3.014      ;
; 39.972 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 3.014      ;
; 39.972 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 3.014      ;
; 39.980 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 3.006      ;
; 39.980 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 3.006      ;
; 40.015 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.972      ;
; 40.015 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.972      ;
; 40.015 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.972      ;
; 40.015 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.972      ;
; 40.015 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.972      ;
; 40.015 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.972      ;
; 40.015 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.972      ;
; 40.015 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.972      ;
; 40.015 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.972      ;
; 40.024 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 2.962      ;
; 40.024 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 2.962      ;
; 40.024 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 2.962      ;
; 40.024 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 2.962      ;
; 40.024 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 2.962      ;
; 40.024 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 2.962      ;
; 40.032 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 2.954      ;
; 40.032 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 40.000       ; 2.984      ; 2.954      ;
; 40.162 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.825      ;
; 40.162 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.825      ;
; 40.162 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.825      ;
; 40.162 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.825      ;
; 40.162 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.825      ;
; 40.162 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 40.000       ; 2.985      ; 2.825      ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_25m'                                                                                                 ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.316 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.297      ; 2.176      ;
; -1.262 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.297      ; 2.230      ;
; -1.252 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.297      ; 2.240      ;
; -1.145 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.297      ; 2.347      ;
; -1.074 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.298      ; 2.419      ;
; -1.074 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.298      ; 2.419      ;
; -1.065 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.429      ;
; -1.065 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.429      ;
; -1.065 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.429      ;
; -1.065 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.429      ;
; -1.065 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.429      ;
; -1.065 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.429      ;
; -1.059 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.435      ;
; -1.059 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.435      ;
; -1.059 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.435      ;
; -1.059 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.435      ;
; -1.059 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.435      ;
; -1.059 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.435      ;
; -1.059 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.435      ;
; -1.059 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.435      ;
; -1.059 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.435      ;
; -1.020 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.298      ; 2.473      ;
; -1.020 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.298      ; 2.473      ;
; -1.011 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.483      ;
; -1.011 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.483      ;
; -1.011 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.483      ;
; -1.011 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.483      ;
; -1.011 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.483      ;
; -1.011 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.483      ;
; -1.010 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.298      ; 2.483      ;
; -1.010 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.298      ; 2.483      ;
; -1.005 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.489      ;
; -1.005 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.489      ;
; -1.005 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.489      ;
; -1.005 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.489      ;
; -1.005 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.489      ;
; -1.005 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.489      ;
; -1.005 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.489      ;
; -1.005 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.489      ;
; -1.005 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.489      ;
; -1.002 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.297      ; 2.490      ;
; -1.001 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.493      ;
; -1.001 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.493      ;
; -1.001 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.493      ;
; -1.001 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.493      ;
; -1.001 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.493      ;
; -1.001 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.493      ;
; -0.995 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.499      ;
; -0.995 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.499      ;
; -0.995 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.499      ;
; -0.995 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.499      ;
; -0.995 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.499      ;
; -0.995 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.499      ;
; -0.995 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.499      ;
; -0.995 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.499      ;
; -0.995 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.499      ;
; -0.970 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.297      ; 2.522      ;
; -0.903 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.298      ; 2.590      ;
; -0.903 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.298      ; 2.590      ;
; -0.894 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.600      ;
; -0.894 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.600      ;
; -0.894 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.600      ;
; -0.894 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.600      ;
; -0.894 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.600      ;
; -0.894 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.600      ;
; -0.888 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.606      ;
; -0.888 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.606      ;
; -0.888 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.606      ;
; -0.888 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.606      ;
; -0.888 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.606      ;
; -0.888 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.606      ;
; -0.888 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.606      ;
; -0.888 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.606      ;
; -0.888 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.606      ;
; -0.760 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.298      ; 2.733      ;
; -0.760 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.298      ; 2.733      ;
; -0.751 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.743      ;
; -0.751 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.743      ;
; -0.751 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.743      ;
; -0.751 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.743      ;
; -0.751 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.743      ;
; -0.751 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.743      ;
; -0.745 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.749      ;
; -0.745 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.749      ;
; -0.745 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.749      ;
; -0.745 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.749      ;
; -0.745 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.749      ;
; -0.745 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.749      ;
; -0.745 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.749      ;
; -0.745 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.749      ;
; -0.745 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.749      ;
; -0.728 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.298      ; 2.765      ;
; -0.728 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.298      ; 2.765      ;
; -0.719 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.775      ;
; -0.719 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.775      ;
; -0.719 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.775      ;
; -0.719 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.775      ;
; -0.719 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.775      ;
; -0.719 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.775      ;
; -0.713 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 3.299      ; 2.781      ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dual_port_ram_ctrl:u2|clk1'                                                                                            ;
+-------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                            ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+
; 0.315 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.636      ; 2.176      ;
; 0.369 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.636      ; 2.230      ;
; 0.379 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.636      ; 2.240      ;
; 0.486 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.636      ; 2.347      ;
; 0.557 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.419      ;
; 0.557 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.419      ;
; 0.566 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.429      ;
; 0.566 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.429      ;
; 0.566 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.429      ;
; 0.566 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.429      ;
; 0.566 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.429      ;
; 0.566 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.429      ;
; 0.572 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.435      ;
; 0.572 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.435      ;
; 0.572 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.435      ;
; 0.572 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.435      ;
; 0.572 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.435      ;
; 0.572 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.435      ;
; 0.572 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.435      ;
; 0.572 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.435      ;
; 0.572 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.435      ;
; 0.611 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.473      ;
; 0.611 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.473      ;
; 0.620 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.483      ;
; 0.620 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.483      ;
; 0.620 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.483      ;
; 0.620 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.483      ;
; 0.620 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.483      ;
; 0.620 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.483      ;
; 0.621 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.483      ;
; 0.621 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.483      ;
; 0.626 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.489      ;
; 0.626 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.489      ;
; 0.626 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.489      ;
; 0.626 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.489      ;
; 0.626 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.489      ;
; 0.626 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.489      ;
; 0.626 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.489      ;
; 0.626 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.489      ;
; 0.626 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.489      ;
; 0.629 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.636      ; 2.490      ;
; 0.630 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.493      ;
; 0.630 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.493      ;
; 0.630 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.493      ;
; 0.630 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.493      ;
; 0.630 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.493      ;
; 0.630 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.493      ;
; 0.636 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.499      ;
; 0.636 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.499      ;
; 0.636 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.499      ;
; 0.636 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.499      ;
; 0.636 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.499      ;
; 0.636 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.499      ;
; 0.636 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.499      ;
; 0.636 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.499      ;
; 0.636 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.499      ;
; 0.661 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.636      ; 2.522      ;
; 0.728 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.590      ;
; 0.728 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.590      ;
; 0.737 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.600      ;
; 0.737 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.600      ;
; 0.737 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.600      ;
; 0.737 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.600      ;
; 0.737 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.600      ;
; 0.737 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.600      ;
; 0.743 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.606      ;
; 0.743 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.606      ;
; 0.743 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.606      ;
; 0.743 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.606      ;
; 0.743 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.606      ;
; 0.743 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.606      ;
; 0.743 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.606      ;
; 0.743 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.606      ;
; 0.743 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.606      ;
; 0.871 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.733      ;
; 0.871 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.733      ;
; 0.880 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.743      ;
; 0.880 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.743      ;
; 0.880 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.743      ;
; 0.880 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.743      ;
; 0.880 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.743      ;
; 0.880 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.743      ;
; 0.886 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.749      ;
; 0.886 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.749      ;
; 0.886 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.749      ;
; 0.886 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.749      ;
; 0.886 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.749      ;
; 0.886 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.749      ;
; 0.886 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.749      ;
; 0.886 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.749      ;
; 0.886 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.749      ;
; 0.903 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.765      ;
; 0.903 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.637      ; 2.765      ;
; 0.912 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.775      ;
; 0.912 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.775      ;
; 0.912 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.775      ;
; 0.912 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.775      ;
; 0.912 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.775      ;
; 0.912 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.775      ;
; 0.918 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 1.638      ; 2.781      ;
+-------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dual_port_ram_ctrl:u2|error'                                                                                    ;
+-------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+
; 0.828 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.123      ; 2.176      ;
; 0.828 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.123      ; 2.176      ;
; 0.882 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.123      ; 2.230      ;
; 0.882 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.123      ; 2.230      ;
; 0.892 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.123      ; 2.240      ;
; 0.892 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.123      ; 2.240      ;
; 0.999 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.123      ; 2.347      ;
; 0.999 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.123      ; 2.347      ;
; 1.142 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.123      ; 2.490      ;
; 1.142 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.123      ; 2.490      ;
; 1.174 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.123      ; 2.522      ;
; 1.174 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 1.123      ; 2.522      ;
+-------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                       ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 4.311 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.907     ; 2.699      ;
; 4.365 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.907     ; 2.753      ;
; 4.375 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.907     ; 2.763      ;
; 4.477 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.920     ; 2.852      ;
; 4.477 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.920     ; 2.852      ;
; 4.482 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.907     ; 2.870      ;
; 4.531 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.920     ; 2.906      ;
; 4.531 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.920     ; 2.906      ;
; 4.541 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.920     ; 2.916      ;
; 4.541 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.920     ; 2.916      ;
; 4.625 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.907     ; 3.013      ;
; 4.648 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.920     ; 3.023      ;
; 4.648 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.920     ; 3.023      ;
; 4.657 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.907     ; 3.045      ;
; 4.791 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.920     ; 3.166      ;
; 4.791 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.920     ; 3.166      ;
; 4.823 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.920     ; 3.198      ;
; 4.823 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.920     ; 3.198      ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dual_port_ram_ctrl:u2|clk1'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|error                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; -0.005 ; 0.211        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; -0.005 ; 0.211        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; -0.005 ; 0.211        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; -0.005 ; 0.211        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; -0.005 ; 0.211        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; -0.005 ; 0.211        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; -0.005 ; 0.211        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; -0.005 ; 0.211        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; -0.004 ; 0.212        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; -0.004 ; 0.212        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; -0.004 ; 0.212        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; -0.004 ; 0.212        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; -0.004 ; 0.212        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; -0.004 ; 0.212        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; -0.004 ; 0.212        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; -0.004 ; 0.212        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; -0.004 ; 0.212        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; -0.004 ; 0.212        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; 0.045  ; 0.275        ; 0.230          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.046  ; 0.276        ; 0.230          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.046  ; 0.276        ; 0.230          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.046  ; 0.276        ; 0.230          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|error                                                                                                 ;
; 0.265  ; 0.265        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[0]|clk                                                                                                            ;
; 0.265  ; 0.265        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[1]|clk                                                                                                            ;
; 0.265  ; 0.265        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[2]|clk                                                                                                            ;
; 0.265  ; 0.265        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[3]|clk                                                                                                            ;
; 0.265  ; 0.265        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[4]|clk                                                                                                            ;
; 0.265  ; 0.265        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[5]|clk                                                                                                            ;
; 0.265  ; 0.265        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[6]|clk                                                                                                            ;
; 0.265  ; 0.265        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[7]|clk                                                                                                            ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[0]|clk                                                                                                         ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[1]|clk                                                                                                         ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[2]|clk                                                                                                         ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[3]|clk                                                                                                         ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[4]|clk                                                                                                         ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[5]|clk                                                                                                         ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[6]|clk                                                                                                         ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[7]|clk                                                                                                         ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a~clkctrl|inclk[0]                                                                                                   ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a~clkctrl|outclk                                                                                                     ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|rden_a|clk                                                                                                               ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|u1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                 ;
; 0.266  ; 0.266        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|wren_a|clk                                                                                                               ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|error                                                                                                 ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|error|clk                                                                                                                ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a|datad                                                                                                              ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a|combout                                                                                                            ;
; 0.493  ; 0.723        ; 0.230          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.494  ; 0.724        ; 0.230          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.494  ; 0.724        ; 0.230          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.494  ; 0.724        ; 0.230          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk1|q                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk1|q                                                                                                                   ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a|combout                                                                                                            ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a|datad                                                                                                              ;
; 0.560  ; 0.560        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|error|clk                                                                                                                ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; 0.593  ; 0.777        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; 0.594  ; 0.778        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; 0.594  ; 0.778        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; 0.594  ; 0.778        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; 0.726  ; 0.726        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[0]|clk                                                                                                         ;
; 0.726  ; 0.726        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[1]|clk                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cs0'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cs0   ; Rise       ; cs0                                                                                                                         ;
; 0.248  ; 0.478        ; 0.230          ; Low Pulse Width  ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.248  ; 0.478        ; 0.230          ; Low Pulse Width  ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg       ;
; 0.251  ; 0.481        ; 0.230          ; Low Pulse Width  ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 0.287  ; 0.517        ; 0.230          ; High Pulse Width ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 0.290  ; 0.520        ; 0.230          ; High Pulse Width ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.290  ; 0.520        ; 0.230          ; High Pulse Width ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg       ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; cs0   ; Rise       ; u2|clk_b|datad                                                                                                              ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; cs0   ; Fall       ; u2|clk_b|combout                                                                                                            ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; cs0   ; Rise       ; cs0~input|o                                                                                                                 ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; cs0   ; Fall       ; u2|clk_b~clkctrl|inclk[0]                                                                                                   ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; cs0   ; Fall       ; u2|clk_b~clkctrl|outclk                                                                                                     ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; cs0   ; Fall       ; u2|u1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cs0   ; Rise       ; cs0~input|i                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cs0   ; Rise       ; cs0~input|i                                                                                                                 ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; cs0   ; Fall       ; u2|u1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                                 ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; cs0   ; Fall       ; u2|clk_b~clkctrl|inclk[0]                                                                                                   ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; cs0   ; Fall       ; u2|clk_b~clkctrl|outclk                                                                                                     ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; cs0   ; Rise       ; cs0~input|o                                                                                                                 ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; cs0   ; Fall       ; u2|clk_b|combout                                                                                                            ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; cs0   ; Rise       ; u2|clk_b|datad                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dual_port_ram_ctrl:u2|error'                                                           ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledg ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledr ;
; 0.046  ; 0.262        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledg ;
; 0.046  ; 0.262        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledr ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|ledg|clk                ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|ledr|clk                ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error~clkctrl|inclk[0]  ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error|q                 ;
; 0.543  ; 0.727        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledg ;
; 0.543  ; 0.727        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledr ;
; 0.676  ; 0.676        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error~clkctrl|inclk[0]  ;
; 0.676  ; 0.676        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error~clkctrl|outclk    ;
; 0.676  ; 0.676        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|ledg|clk                ;
; 0.676  ; 0.676        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|ledr|clk                ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.698 ; 4.914        ; 0.216          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|clk1                                              ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk1                                           ;
; 4.699 ; 4.915        ; 0.216          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk2                                           ;
; 4.897 ; 5.081        ; 0.184          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|clk1                                              ;
; 4.897 ; 5.081        ; 0.184          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk1                                           ;
; 4.897 ; 5.081        ; 0.184          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk2                                           ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.968 ; 4.968        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|clk1|clk                                                             ;
; 4.969 ; 4.969        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|wr_clk1|clk                                                          ;
; 4.969 ; 4.969        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|wr_clk2|clk                                                          ;
; 5.030 ; 5.030        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|clk1|clk                                                             ;
; 5.030 ; 5.030        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|wr_clk1|clk                                                          ;
; 5.030 ; 5.030        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|wr_clk2|clk                                                          ;
; 5.032 ; 5.032        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 5.032 ; 5.032        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 7.513 ; 10.000       ; 2.487          ; Min Period       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|clk1                                              ;
; 7.513 ; 10.000       ; 2.487          ; Min Period       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk1                                           ;
; 7.513 ; 10.000       ; 2.487          ; Min Period       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk2                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25m'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; 19.674 ; 19.890       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; 19.674 ; 19.890       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; 19.674 ; 19.890       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; 19.674 ; 19.890       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; 19.674 ; 19.890       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; 19.674 ; 19.890       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; 19.674 ; 19.890       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; 19.674 ; 19.890       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; 19.674 ; 19.890       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; 19.674 ; 19.890       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; 19.719 ; 19.949       ; 0.230          ; Low Pulse Width  ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.719 ; 19.949       ; 0.230          ; Low Pulse Width  ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; 19.719 ; 19.949       ; 0.230          ; Low Pulse Width  ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; 19.720 ; 19.950       ; 0.230          ; Low Pulse Width  ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[0]                                                                                               ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[1]                                                                                               ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[2]                                                                                               ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[3]                                                                                               ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[4]                                                                                               ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[5]                                                                                               ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[6]                                                                                               ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[7]                                                                                               ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[8]                                                                                               ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[9]                                                                                               ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[0]                                                                                                         ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[1]                                                                                                         ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[2]                                                                                                         ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[3]                                                                                                         ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[4]                                                                                                         ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[5]                                                                                                         ;
; 19.796 ; 19.796       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|clk_a|datac                                                                                                              ;
; 19.812 ; 19.812       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|clk_a|combout                                                                                                            ;
; 19.816 ; 20.046       ; 0.230          ; High Pulse Width ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.816 ; 20.046       ; 0.230          ; High Pulse Width ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; 19.816 ; 20.046       ; 0.230          ; High Pulse Width ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; 19.817 ; 20.047       ; 0.230          ; High Pulse Width ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[0]                                                                                               ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[1]                                                                                               ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[2]                                                                                               ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[3]                                                                                               ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[4]                                                                                               ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[5]                                                                                               ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[6]                                                                                               ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[7]                                                                                               ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[8]                                                                                               ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[9]                                                                                               ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[0]                                                                                                         ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[1]                                                                                                         ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[2]                                                                                                         ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[3]                                                                                                         ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[4]                                                                                                         ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[5]                                                                                                         ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0]                                                                           ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|observablevcoout                                                                 ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; 19.920 ; 20.104       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; 19.921 ; 20.105       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; 19.921 ; 20.105       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; 19.921 ; 20.105       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; 19.943 ; 19.943       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|data_a[0]|clk                                                                                                            ;
; 19.943 ; 19.943       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|data_a[1]|clk                                                                                                            ;
; 19.943 ; 19.943       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|data_a[2]|clk                                                                                                            ;
; 19.943 ; 19.943       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|data_a[3]|clk                                                                                                            ;
; 19.943 ; 19.943       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|data_a[4]|clk                                                                                                            ;
; 19.943 ; 19.943       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|data_a[5]|clk                                                                                                            ;
; 19.943 ; 19.943       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|data_a[6]|clk                                                                                                            ;
; 19.943 ; 19.943       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|data_a[7]|clk                                                                                                            ;
; 19.944 ; 19.944       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|address_a[0]|clk                                                                                                         ;
; 19.944 ; 19.944       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|address_a[1]|clk                                                                                                         ;
; 19.944 ; 19.944       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|address_a[2]|clk                                                                                                         ;
; 19.944 ; 19.944       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|address_a[3]|clk                                                                                                         ;
; 19.944 ; 19.944       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|address_a[4]|clk                                                                                                         ;
; 19.944 ; 19.944       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|address_a[5]|clk                                                                                                         ;
; 19.944 ; 19.944       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|address_a[6]|clk                                                                                                         ;
; 19.944 ; 19.944       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|address_a[7]|clk                                                                                                         ;
; 19.944 ; 19.944       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|clk_a~clkctrl|inclk[0]                                                                                                   ;
; 19.944 ; 19.944       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|clk_a~clkctrl|outclk                                                                                                     ;
; 19.944 ; 19.944       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|rden_a|clk                                                                                                               ;
; 19.944 ; 19.944       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; u2|u1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ab[*]     ; cs0        ; 0.491  ; 0.483  ; Fall       ; cs0                                               ;
;  ab[16]   ; cs0        ; -0.129 ; 0.003  ; Fall       ; cs0                                               ;
;  ab[17]   ; cs0        ; -0.135 ; -0.003 ; Fall       ; cs0                                               ;
;  ab[18]   ; cs0        ; -0.160 ; -0.044 ; Fall       ; cs0                                               ;
;  ab[19]   ; cs0        ; 0.491  ; 0.483  ; Fall       ; cs0                                               ;
;  ab[20]   ; cs0        ; 0.251  ; 0.339  ; Fall       ; cs0                                               ;
;  ab[21]   ; cs0        ; 0.215  ; 0.299  ; Fall       ; cs0                                               ;
;  ab[22]   ; cs0        ; 0.217  ; 0.284  ; Fall       ; cs0                                               ;
;  ab[23]   ; cs0        ; -0.134 ; -0.031 ; Fall       ; cs0                                               ;
; cs0       ; cs0        ; 0.270  ; 0.471  ; Fall       ; cs0                                               ;
; db[*]     ; cs0        ; 0.673  ; 0.713  ; Fall       ; cs0                                               ;
;  db[0]    ; cs0        ; -0.172 ; -0.058 ; Fall       ; cs0                                               ;
;  db[1]    ; cs0        ; -0.124 ; -0.038 ; Fall       ; cs0                                               ;
;  db[2]    ; cs0        ; -0.206 ; -0.110 ; Fall       ; cs0                                               ;
;  db[3]    ; cs0        ; 0.287  ; 0.344  ; Fall       ; cs0                                               ;
;  db[4]    ; cs0        ; -0.132 ; -0.020 ; Fall       ; cs0                                               ;
;  db[5]    ; cs0        ; -0.147 ; -0.033 ; Fall       ; cs0                                               ;
;  db[6]    ; cs0        ; 0.221  ; 0.282  ; Fall       ; cs0                                               ;
;  db[7]    ; cs0        ; -0.107 ; 0.014  ; Fall       ; cs0                                               ;
;  db[8]    ; cs0        ; 0.277  ; 0.385  ; Fall       ; cs0                                               ;
;  db[9]    ; cs0        ; 0.342  ; 0.453  ; Fall       ; cs0                                               ;
;  db[10]   ; cs0        ; 0.241  ; 0.304  ; Fall       ; cs0                                               ;
;  db[11]   ; cs0        ; 0.274  ; 0.342  ; Fall       ; cs0                                               ;
;  db[12]   ; cs0        ; 0.599  ; 0.643  ; Fall       ; cs0                                               ;
;  db[13]   ; cs0        ; 0.673  ; 0.713  ; Fall       ; cs0                                               ;
;  db[14]   ; cs0        ; 0.152  ; 0.235  ; Fall       ; cs0                                               ;
;  db[15]   ; cs0        ; 0.267  ; 0.336  ; Fall       ; cs0                                               ;
; rdn       ; cs0        ; 1.748  ; 2.354  ; Fall       ; cs0                                               ;
; clk_25m   ; clk_25m    ; 1.782  ; 1.951  ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; cs0       ; clk_25m    ; 1.430  ; 1.355  ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; wrn       ; clk_25m    ; 3.536  ; 3.687  ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ab[*]     ; cs0        ; 0.627  ; 0.519  ; Fall       ; cs0                                               ;
;  ab[16]   ; cs0        ; 0.597  ; 0.474  ; Fall       ; cs0                                               ;
;  ab[17]   ; cs0        ; 0.603  ; 0.480  ; Fall       ; cs0                                               ;
;  ab[18]   ; cs0        ; 0.627  ; 0.519  ; Fall       ; cs0                                               ;
;  ab[19]   ; cs0        ; 0.001  ; 0.012  ; Fall       ; cs0                                               ;
;  ab[20]   ; cs0        ; 0.232  ; 0.150  ; Fall       ; cs0                                               ;
;  ab[21]   ; cs0        ; 0.267  ; 0.189  ; Fall       ; cs0                                               ;
;  ab[22]   ; cs0        ; 0.265  ; 0.204  ; Fall       ; cs0                                               ;
;  ab[23]   ; cs0        ; 0.601  ; 0.506  ; Fall       ; cs0                                               ;
; cs0       ; cs0        ; 0.292  ; 0.116  ; Fall       ; cs0                                               ;
; db[*]     ; cs0        ; 0.673  ; 0.583  ; Fall       ; cs0                                               ;
;  db[0]    ; cs0        ; 0.640  ; 0.533  ; Fall       ; cs0                                               ;
;  db[1]    ; cs0        ; 0.594  ; 0.514  ; Fall       ; cs0                                               ;
;  db[2]    ; cs0        ; 0.673  ; 0.583  ; Fall       ; cs0                                               ;
;  db[3]    ; cs0        ; 0.199  ; 0.146  ; Fall       ; cs0                                               ;
;  db[4]    ; cs0        ; 0.600  ; 0.495  ; Fall       ; cs0                                               ;
;  db[5]    ; cs0        ; 0.615  ; 0.508  ; Fall       ; cs0                                               ;
;  db[6]    ; cs0        ; 0.262  ; 0.205  ; Fall       ; cs0                                               ;
;  db[7]    ; cs0        ; 0.576  ; 0.463  ; Fall       ; cs0                                               ;
;  db[8]    ; cs0        ; 0.207  ; 0.105  ; Fall       ; cs0                                               ;
;  db[9]    ; cs0        ; 0.145  ; 0.041  ; Fall       ; cs0                                               ;
;  db[10]   ; cs0        ; 0.242  ; 0.183  ; Fall       ; cs0                                               ;
;  db[11]   ; cs0        ; 0.210  ; 0.146  ; Fall       ; cs0                                               ;
;  db[12]   ; cs0        ; -0.101 ; -0.142 ; Fall       ; cs0                                               ;
;  db[13]   ; cs0        ; -0.173 ; -0.210 ; Fall       ; cs0                                               ;
;  db[14]   ; cs0        ; 0.329  ; 0.251  ; Fall       ; cs0                                               ;
;  db[15]   ; cs0        ; 0.217  ; 0.153  ; Fall       ; cs0                                               ;
; rdn       ; cs0        ; -1.157 ; -1.725 ; Fall       ; cs0                                               ;
; clk_25m   ; clk_25m    ; -1.110 ; -1.265 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; cs0       ; clk_25m    ; -0.758 ; -0.694 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; wrn       ; clk_25m    ; -2.780 ; -2.931 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; db[*]     ; cs0                         ; 13.200 ; 12.769 ; Fall       ; cs0                         ;
;  db[0]    ; cs0                         ; 12.569 ; 12.137 ; Fall       ; cs0                         ;
;  db[1]    ; cs0                         ; 12.157 ; 11.794 ; Fall       ; cs0                         ;
;  db[2]    ; cs0                         ; 11.879 ; 11.556 ; Fall       ; cs0                         ;
;  db[3]    ; cs0                         ; 12.473 ; 12.163 ; Fall       ; cs0                         ;
;  db[4]    ; cs0                         ; 12.244 ; 12.012 ; Fall       ; cs0                         ;
;  db[5]    ; cs0                         ; 12.666 ; 12.215 ; Fall       ; cs0                         ;
;  db[6]    ; cs0                         ; 12.355 ; 11.996 ; Fall       ; cs0                         ;
;  db[7]    ; cs0                         ; 12.214 ; 11.961 ; Fall       ; cs0                         ;
;  db[8]    ; cs0                         ; 13.074 ; 12.627 ; Fall       ; cs0                         ;
;  db[9]    ; cs0                         ; 13.089 ; 12.622 ; Fall       ; cs0                         ;
;  db[10]   ; cs0                         ; 13.065 ; 12.615 ; Fall       ; cs0                         ;
;  db[11]   ; cs0                         ; 13.110 ; 12.654 ; Fall       ; cs0                         ;
;  db[12]   ; cs0                         ; 13.200 ; 12.769 ; Fall       ; cs0                         ;
;  db[13]   ; cs0                         ; 13.171 ; 12.746 ; Fall       ; cs0                         ;
;  db[14]   ; cs0                         ; 12.382 ; 12.047 ; Fall       ; cs0                         ;
;  db[15]   ; cs0                         ; 12.855 ; 12.465 ; Fall       ; cs0                         ;
; led_green ; dual_port_ram_ctrl:u2|error ; 9.372  ; 8.945  ; Rise       ; dual_port_ram_ctrl:u2|error ;
; led_red   ; dual_port_ram_ctrl:u2|error ; 9.969  ; 10.474 ; Rise       ; dual_port_ram_ctrl:u2|error ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; db[*]     ; cs0                         ; 11.438 ; 11.124 ; Fall       ; cs0                         ;
;  db[0]    ; cs0                         ; 12.104 ; 11.687 ; Fall       ; cs0                         ;
;  db[1]    ; cs0                         ; 11.708 ; 11.358 ; Fall       ; cs0                         ;
;  db[2]    ; cs0                         ; 11.438 ; 11.124 ; Fall       ; cs0                         ;
;  db[3]    ; cs0                         ; 12.012 ; 11.713 ; Fall       ; cs0                         ;
;  db[4]    ; cs0                         ; 11.793 ; 11.568 ; Fall       ; cs0                         ;
;  db[5]    ; cs0                         ; 12.197 ; 11.763 ; Fall       ; cs0                         ;
;  db[6]    ; cs0                         ; 11.899 ; 11.553 ; Fall       ; cs0                         ;
;  db[7]    ; cs0                         ; 11.764 ; 11.520 ; Fall       ; cs0                         ;
;  db[8]    ; cs0                         ; 12.591 ; 12.159 ; Fall       ; cs0                         ;
;  db[9]    ; cs0                         ; 12.604 ; 12.154 ; Fall       ; cs0                         ;
;  db[10]   ; cs0                         ; 12.581 ; 12.147 ; Fall       ; cs0                         ;
;  db[11]   ; cs0                         ; 12.625 ; 12.185 ; Fall       ; cs0                         ;
;  db[12]   ; cs0                         ; 12.710 ; 12.295 ; Fall       ; cs0                         ;
;  db[13]   ; cs0                         ; 12.683 ; 12.273 ; Fall       ; cs0                         ;
;  db[14]   ; cs0                         ; 11.922 ; 11.597 ; Fall       ; cs0                         ;
;  db[15]   ; cs0                         ; 12.380 ; 12.004 ; Fall       ; cs0                         ;
; led_green ; dual_port_ram_ctrl:u2|error ; 8.987  ; 8.574  ; Rise       ; dual_port_ram_ctrl:u2|error ;
; led_red   ; dual_port_ram_ctrl:u2|error ; 9.557  ; 10.046 ; Rise       ; dual_port_ram_ctrl:u2|error ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; rdn        ; db[0]       ; 7.489 ; 7.372 ; 7.744 ; 7.627 ;
; rdn        ; db[1]       ; 7.488 ; 7.371 ; 7.746 ; 7.629 ;
; rdn        ; db[2]       ; 7.422 ; 7.276 ; 7.680 ; 7.534 ;
; rdn        ; db[3]       ; 8.212 ; 8.095 ; 8.549 ; 8.432 ;
; rdn        ; db[4]       ; 7.864 ; 7.747 ; 8.156 ; 8.039 ;
; rdn        ; db[5]       ; 7.830 ; 7.713 ; 8.124 ; 8.007 ;
; rdn        ; db[6]       ; 7.874 ; 7.757 ; 8.165 ; 8.048 ;
; rdn        ; db[7]       ; 7.874 ; 7.757 ; 8.165 ; 8.048 ;
; rdn        ; db[8]       ; 8.181 ; 8.064 ; 8.519 ; 8.402 ;
; rdn        ; db[9]       ; 8.181 ; 8.064 ; 8.519 ; 8.402 ;
; rdn        ; db[10]      ; 8.212 ; 8.095 ; 8.549 ; 8.432 ;
; rdn        ; db[11]      ; 8.181 ; 8.064 ; 8.519 ; 8.402 ;
; rdn        ; db[12]      ; 8.230 ; 8.113 ; 8.572 ; 8.455 ;
; rdn        ; db[13]      ; 8.230 ; 8.113 ; 8.572 ; 8.455 ;
; rdn        ; db[14]      ; 8.115 ; 7.969 ; 8.453 ; 8.307 ;
; rdn        ; db[15]      ; 7.859 ; 7.742 ; 8.149 ; 8.032 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; rdn        ; db[0]       ; 7.250 ; 7.133 ; 7.493 ; 7.376 ;
; rdn        ; db[1]       ; 7.249 ; 7.132 ; 7.496 ; 7.379 ;
; rdn        ; db[2]       ; 7.183 ; 7.037 ; 7.430 ; 7.284 ;
; rdn        ; db[3]       ; 7.944 ; 7.827 ; 8.267 ; 8.150 ;
; rdn        ; db[4]       ; 7.610 ; 7.493 ; 7.889 ; 7.772 ;
; rdn        ; db[5]       ; 7.577 ; 7.460 ; 7.858 ; 7.741 ;
; rdn        ; db[6]       ; 7.619 ; 7.502 ; 7.898 ; 7.781 ;
; rdn        ; db[7]       ; 7.619 ; 7.502 ; 7.898 ; 7.781 ;
; rdn        ; db[8]       ; 7.914 ; 7.797 ; 8.237 ; 8.120 ;
; rdn        ; db[9]       ; 7.914 ; 7.797 ; 8.237 ; 8.120 ;
; rdn        ; db[10]      ; 7.944 ; 7.827 ; 8.267 ; 8.150 ;
; rdn        ; db[11]      ; 7.914 ; 7.797 ; 8.237 ; 8.120 ;
; rdn        ; db[12]      ; 7.961 ; 7.844 ; 8.289 ; 8.172 ;
; rdn        ; db[13]      ; 7.961 ; 7.844 ; 8.289 ; 8.172 ;
; rdn        ; db[14]      ; 7.848 ; 7.702 ; 8.171 ; 8.025 ;
; rdn        ; db[15]      ; 7.605 ; 7.488 ; 7.883 ; 7.766 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; db[*]     ; cs0        ; 5.797 ; 5.651 ; Rise       ; cs0             ;
;  db[0]    ; cs0        ; 5.861 ; 5.744 ; Rise       ; cs0             ;
;  db[1]    ; cs0        ; 5.863 ; 5.746 ; Rise       ; cs0             ;
;  db[2]    ; cs0        ; 5.797 ; 5.651 ; Rise       ; cs0             ;
;  db[3]    ; cs0        ; 6.666 ; 6.549 ; Rise       ; cs0             ;
;  db[4]    ; cs0        ; 6.273 ; 6.156 ; Rise       ; cs0             ;
;  db[5]    ; cs0        ; 6.241 ; 6.124 ; Rise       ; cs0             ;
;  db[6]    ; cs0        ; 6.282 ; 6.165 ; Rise       ; cs0             ;
;  db[7]    ; cs0        ; 6.282 ; 6.165 ; Rise       ; cs0             ;
;  db[8]    ; cs0        ; 6.636 ; 6.519 ; Rise       ; cs0             ;
;  db[9]    ; cs0        ; 6.636 ; 6.519 ; Rise       ; cs0             ;
;  db[10]   ; cs0        ; 6.666 ; 6.549 ; Rise       ; cs0             ;
;  db[11]   ; cs0        ; 6.636 ; 6.519 ; Rise       ; cs0             ;
;  db[12]   ; cs0        ; 6.689 ; 6.572 ; Rise       ; cs0             ;
;  db[13]   ; cs0        ; 6.689 ; 6.572 ; Rise       ; cs0             ;
;  db[14]   ; cs0        ; 6.570 ; 6.424 ; Rise       ; cs0             ;
;  db[15]   ; cs0        ; 6.266 ; 6.149 ; Rise       ; cs0             ;
; db[*]     ; cs0        ; 5.797 ; 5.651 ; Fall       ; cs0             ;
;  db[0]    ; cs0        ; 5.861 ; 5.744 ; Fall       ; cs0             ;
;  db[1]    ; cs0        ; 5.863 ; 5.746 ; Fall       ; cs0             ;
;  db[2]    ; cs0        ; 5.797 ; 5.651 ; Fall       ; cs0             ;
;  db[3]    ; cs0        ; 6.666 ; 6.549 ; Fall       ; cs0             ;
;  db[4]    ; cs0        ; 6.273 ; 6.156 ; Fall       ; cs0             ;
;  db[5]    ; cs0        ; 6.241 ; 6.124 ; Fall       ; cs0             ;
;  db[6]    ; cs0        ; 6.282 ; 6.165 ; Fall       ; cs0             ;
;  db[7]    ; cs0        ; 6.282 ; 6.165 ; Fall       ; cs0             ;
;  db[8]    ; cs0        ; 6.636 ; 6.519 ; Fall       ; cs0             ;
;  db[9]    ; cs0        ; 6.636 ; 6.519 ; Fall       ; cs0             ;
;  db[10]   ; cs0        ; 6.666 ; 6.549 ; Fall       ; cs0             ;
;  db[11]   ; cs0        ; 6.636 ; 6.519 ; Fall       ; cs0             ;
;  db[12]   ; cs0        ; 6.689 ; 6.572 ; Fall       ; cs0             ;
;  db[13]   ; cs0        ; 6.689 ; 6.572 ; Fall       ; cs0             ;
;  db[14]   ; cs0        ; 6.570 ; 6.424 ; Fall       ; cs0             ;
;  db[15]   ; cs0        ; 6.266 ; 6.149 ; Fall       ; cs0             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; db[*]     ; cs0        ; 5.589 ; 5.443 ; Rise       ; cs0             ;
;  db[0]    ; cs0        ; 5.652 ; 5.535 ; Rise       ; cs0             ;
;  db[1]    ; cs0        ; 5.655 ; 5.538 ; Rise       ; cs0             ;
;  db[2]    ; cs0        ; 5.589 ; 5.443 ; Rise       ; cs0             ;
;  db[3]    ; cs0        ; 6.426 ; 6.309 ; Rise       ; cs0             ;
;  db[4]    ; cs0        ; 6.048 ; 5.931 ; Rise       ; cs0             ;
;  db[5]    ; cs0        ; 6.017 ; 5.900 ; Rise       ; cs0             ;
;  db[6]    ; cs0        ; 6.057 ; 5.940 ; Rise       ; cs0             ;
;  db[7]    ; cs0        ; 6.057 ; 5.940 ; Rise       ; cs0             ;
;  db[8]    ; cs0        ; 6.396 ; 6.279 ; Rise       ; cs0             ;
;  db[9]    ; cs0        ; 6.396 ; 6.279 ; Rise       ; cs0             ;
;  db[10]   ; cs0        ; 6.426 ; 6.309 ; Rise       ; cs0             ;
;  db[11]   ; cs0        ; 6.396 ; 6.279 ; Rise       ; cs0             ;
;  db[12]   ; cs0        ; 6.448 ; 6.331 ; Rise       ; cs0             ;
;  db[13]   ; cs0        ; 6.448 ; 6.331 ; Rise       ; cs0             ;
;  db[14]   ; cs0        ; 6.330 ; 6.184 ; Rise       ; cs0             ;
;  db[15]   ; cs0        ; 6.042 ; 5.925 ; Rise       ; cs0             ;
; db[*]     ; cs0        ; 5.589 ; 5.443 ; Fall       ; cs0             ;
;  db[0]    ; cs0        ; 5.652 ; 5.535 ; Fall       ; cs0             ;
;  db[1]    ; cs0        ; 5.655 ; 5.538 ; Fall       ; cs0             ;
;  db[2]    ; cs0        ; 5.589 ; 5.443 ; Fall       ; cs0             ;
;  db[3]    ; cs0        ; 6.426 ; 6.309 ; Fall       ; cs0             ;
;  db[4]    ; cs0        ; 6.048 ; 5.931 ; Fall       ; cs0             ;
;  db[5]    ; cs0        ; 6.017 ; 5.900 ; Fall       ; cs0             ;
;  db[6]    ; cs0        ; 6.057 ; 5.940 ; Fall       ; cs0             ;
;  db[7]    ; cs0        ; 6.057 ; 5.940 ; Fall       ; cs0             ;
;  db[8]    ; cs0        ; 6.396 ; 6.279 ; Fall       ; cs0             ;
;  db[9]    ; cs0        ; 6.396 ; 6.279 ; Fall       ; cs0             ;
;  db[10]   ; cs0        ; 6.426 ; 6.309 ; Fall       ; cs0             ;
;  db[11]   ; cs0        ; 6.396 ; 6.279 ; Fall       ; cs0             ;
;  db[12]   ; cs0        ; 6.448 ; 6.331 ; Fall       ; cs0             ;
;  db[13]   ; cs0        ; 6.448 ; 6.331 ; Fall       ; cs0             ;
;  db[14]   ; cs0        ; 6.330 ; 6.184 ; Fall       ; cs0             ;
;  db[15]   ; cs0        ; 6.042 ; 5.925 ; Fall       ; cs0             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; db[*]     ; cs0        ; 5.798     ; 5.944     ; Rise       ; cs0             ;
;  db[0]    ; cs0        ; 5.894     ; 6.011     ; Rise       ; cs0             ;
;  db[1]    ; cs0        ; 5.893     ; 6.010     ; Rise       ; cs0             ;
;  db[2]    ; cs0        ; 5.798     ; 5.944     ; Rise       ; cs0             ;
;  db[3]    ; cs0        ; 6.617     ; 6.734     ; Rise       ; cs0             ;
;  db[4]    ; cs0        ; 6.269     ; 6.386     ; Rise       ; cs0             ;
;  db[5]    ; cs0        ; 6.235     ; 6.352     ; Rise       ; cs0             ;
;  db[6]    ; cs0        ; 6.279     ; 6.396     ; Rise       ; cs0             ;
;  db[7]    ; cs0        ; 6.279     ; 6.396     ; Rise       ; cs0             ;
;  db[8]    ; cs0        ; 6.586     ; 6.703     ; Rise       ; cs0             ;
;  db[9]    ; cs0        ; 6.586     ; 6.703     ; Rise       ; cs0             ;
;  db[10]   ; cs0        ; 6.617     ; 6.734     ; Rise       ; cs0             ;
;  db[11]   ; cs0        ; 6.586     ; 6.703     ; Rise       ; cs0             ;
;  db[12]   ; cs0        ; 6.635     ; 6.752     ; Rise       ; cs0             ;
;  db[13]   ; cs0        ; 6.635     ; 6.752     ; Rise       ; cs0             ;
;  db[14]   ; cs0        ; 6.491     ; 6.637     ; Rise       ; cs0             ;
;  db[15]   ; cs0        ; 6.264     ; 6.381     ; Rise       ; cs0             ;
; db[*]     ; cs0        ; 5.798     ; 5.944     ; Fall       ; cs0             ;
;  db[0]    ; cs0        ; 5.894     ; 6.011     ; Fall       ; cs0             ;
;  db[1]    ; cs0        ; 5.893     ; 6.010     ; Fall       ; cs0             ;
;  db[2]    ; cs0        ; 5.798     ; 5.944     ; Fall       ; cs0             ;
;  db[3]    ; cs0        ; 6.617     ; 6.734     ; Fall       ; cs0             ;
;  db[4]    ; cs0        ; 6.269     ; 6.386     ; Fall       ; cs0             ;
;  db[5]    ; cs0        ; 6.235     ; 6.352     ; Fall       ; cs0             ;
;  db[6]    ; cs0        ; 6.279     ; 6.396     ; Fall       ; cs0             ;
;  db[7]    ; cs0        ; 6.279     ; 6.396     ; Fall       ; cs0             ;
;  db[8]    ; cs0        ; 6.586     ; 6.703     ; Fall       ; cs0             ;
;  db[9]    ; cs0        ; 6.586     ; 6.703     ; Fall       ; cs0             ;
;  db[10]   ; cs0        ; 6.617     ; 6.734     ; Fall       ; cs0             ;
;  db[11]   ; cs0        ; 6.586     ; 6.703     ; Fall       ; cs0             ;
;  db[12]   ; cs0        ; 6.635     ; 6.752     ; Fall       ; cs0             ;
;  db[13]   ; cs0        ; 6.635     ; 6.752     ; Fall       ; cs0             ;
;  db[14]   ; cs0        ; 6.491     ; 6.637     ; Fall       ; cs0             ;
;  db[15]   ; cs0        ; 6.264     ; 6.381     ; Fall       ; cs0             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; db[*]     ; cs0        ; 5.588     ; 5.734     ; Rise       ; cs0             ;
;  db[0]    ; cs0        ; 5.684     ; 5.801     ; Rise       ; cs0             ;
;  db[1]    ; cs0        ; 5.683     ; 5.800     ; Rise       ; cs0             ;
;  db[2]    ; cs0        ; 5.588     ; 5.734     ; Rise       ; cs0             ;
;  db[3]    ; cs0        ; 6.378     ; 6.495     ; Rise       ; cs0             ;
;  db[4]    ; cs0        ; 6.044     ; 6.161     ; Rise       ; cs0             ;
;  db[5]    ; cs0        ; 6.011     ; 6.128     ; Rise       ; cs0             ;
;  db[6]    ; cs0        ; 6.053     ; 6.170     ; Rise       ; cs0             ;
;  db[7]    ; cs0        ; 6.053     ; 6.170     ; Rise       ; cs0             ;
;  db[8]    ; cs0        ; 6.348     ; 6.465     ; Rise       ; cs0             ;
;  db[9]    ; cs0        ; 6.348     ; 6.465     ; Rise       ; cs0             ;
;  db[10]   ; cs0        ; 6.378     ; 6.495     ; Rise       ; cs0             ;
;  db[11]   ; cs0        ; 6.348     ; 6.465     ; Rise       ; cs0             ;
;  db[12]   ; cs0        ; 6.395     ; 6.512     ; Rise       ; cs0             ;
;  db[13]   ; cs0        ; 6.395     ; 6.512     ; Rise       ; cs0             ;
;  db[14]   ; cs0        ; 6.253     ; 6.399     ; Rise       ; cs0             ;
;  db[15]   ; cs0        ; 6.039     ; 6.156     ; Rise       ; cs0             ;
; db[*]     ; cs0        ; 5.588     ; 5.734     ; Fall       ; cs0             ;
;  db[0]    ; cs0        ; 5.684     ; 5.801     ; Fall       ; cs0             ;
;  db[1]    ; cs0        ; 5.683     ; 5.800     ; Fall       ; cs0             ;
;  db[2]    ; cs0        ; 5.588     ; 5.734     ; Fall       ; cs0             ;
;  db[3]    ; cs0        ; 6.378     ; 6.495     ; Fall       ; cs0             ;
;  db[4]    ; cs0        ; 6.044     ; 6.161     ; Fall       ; cs0             ;
;  db[5]    ; cs0        ; 6.011     ; 6.128     ; Fall       ; cs0             ;
;  db[6]    ; cs0        ; 6.053     ; 6.170     ; Fall       ; cs0             ;
;  db[7]    ; cs0        ; 6.053     ; 6.170     ; Fall       ; cs0             ;
;  db[8]    ; cs0        ; 6.348     ; 6.465     ; Fall       ; cs0             ;
;  db[9]    ; cs0        ; 6.348     ; 6.465     ; Fall       ; cs0             ;
;  db[10]   ; cs0        ; 6.378     ; 6.495     ; Fall       ; cs0             ;
;  db[11]   ; cs0        ; 6.348     ; 6.465     ; Fall       ; cs0             ;
;  db[12]   ; cs0        ; 6.395     ; 6.512     ; Fall       ; cs0             ;
;  db[13]   ; cs0        ; 6.395     ; 6.512     ; Fall       ; cs0             ;
;  db[14]   ; cs0        ; 6.253     ; 6.399     ; Fall       ; cs0             ;
;  db[15]   ; cs0        ; 6.039     ; 6.156     ; Fall       ; cs0             ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; dual_port_ram_ctrl:u2|clk1                        ; -4.766 ; -11.145       ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; -0.726 ; -0.726        ;
; cs0                                               ; 0.791  ; 0.000         ;
; clk_25m                                           ; 0.888  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_25m                                           ; -1.054 ; -19.112       ;
; cs0                                               ; -0.224 ; -0.224        ;
; dual_port_ram_ctrl:u2|clk1                        ; -0.203 ; -1.742        ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.269  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; dual_port_ram_ctrl:u2|clk1                        ; -1.592 ; -1.592        ;
; dual_port_ram_ctrl:u2|error                       ; 0.014  ; 0.000         ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 6.851  ; 0.000         ;
; clk_25m                                           ; 38.526 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_25m                                           ; -0.650 ; -9.542        ;
; dual_port_ram_ctrl:u2|clk1                        ; 0.201  ; 0.000         ;
; dual_port_ram_ctrl:u2|error                       ; 0.430  ; 0.000         ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 2.193  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; cs0                                               ; -3.000 ; -6.263        ;
; dual_port_ram_ctrl:u2|clk1                        ; -1.000 ; -23.000       ;
; dual_port_ram_ctrl:u2|error                       ; -1.000 ; -2.000        ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 4.786  ; 0.000         ;
; clk_25m                                           ; 19.351 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dual_port_ram_ctrl:u2|clk1'                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                     ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.766 ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.756     ; 2.487      ;
; -3.088 ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; -1.588     ; 2.487      ;
; -2.709 ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.145     ; 1.041      ;
; -2.636 ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.145     ; 0.968      ;
; -2.634 ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.145     ; 0.966      ;
; -2.529 ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.145     ; 0.861      ;
; -2.503 ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.145     ; 0.835      ;
; -2.469 ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.145     ; 0.801      ;
; -2.465 ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.145     ; 0.797      ;
; -2.392 ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.145     ; 0.724      ;
; -2.100 ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -2.145     ; 0.432      ;
; -1.818 ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.264     ; 1.041      ;
; -1.745 ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.264     ; 0.968      ;
; -1.743 ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.264     ; 0.966      ;
; -1.644 ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.655     ; 1.488      ;
; -1.638 ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.264     ; 0.861      ;
; -1.622 ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.655     ; 1.466      ;
; -1.616 ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.655     ; 1.460      ;
; -1.615 ; dual_port_ram_ctrl:u2|rden_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.653     ; 1.461      ;
; -1.612 ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.264     ; 0.835      ;
; -1.601 ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.655     ; 1.445      ;
; -1.599 ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.655     ; 1.443      ;
; -1.598 ; dual_port_ram_ctrl:u2|data_a[4]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.653     ; 1.444      ;
; -1.595 ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.655     ; 1.439      ;
; -1.594 ; dual_port_ram_ctrl:u2|data_a[7]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.653     ; 1.440      ;
; -1.592 ; dual_port_ram_ctrl:u2|data_a[0]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.652     ; 1.439      ;
; -1.588 ; dual_port_ram_ctrl:u2|data_a[2]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.653     ; 1.434      ;
; -1.587 ; dual_port_ram_ctrl:u2|data_a[5]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.653     ; 1.433      ;
; -1.582 ; dual_port_ram_ctrl:u2|data_a[1]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.652     ; 1.429      ;
; -1.578 ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.264     ; 0.801      ;
; -1.574 ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.264     ; 0.797      ;
; -1.548 ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.655     ; 1.392      ;
; -1.527 ; dual_port_ram_ctrl:u2|data_a[6]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.653     ; 1.373      ;
; -1.523 ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.655     ; 1.367      ;
; -1.522 ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.655     ; 1.366      ;
; -1.514 ; dual_port_ram_ctrl:u2|data_a[3]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.653     ; 1.360      ;
; -1.501 ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.264     ; 0.724      ;
; -1.209 ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -1.264     ; 0.432      ;
; -0.700 ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.279      ; 1.488      ;
; -0.678 ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.279      ; 1.466      ;
; -0.672 ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.279      ; 1.460      ;
; -0.671 ; dual_port_ram_ctrl:u2|rden_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.281      ; 1.461      ;
; -0.657 ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.279      ; 1.445      ;
; -0.655 ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.279      ; 1.443      ;
; -0.654 ; dual_port_ram_ctrl:u2|data_a[4]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.281      ; 1.444      ;
; -0.651 ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.279      ; 1.439      ;
; -0.650 ; dual_port_ram_ctrl:u2|data_a[7]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.281      ; 1.440      ;
; -0.648 ; dual_port_ram_ctrl:u2|data_a[0]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.282      ; 1.439      ;
; -0.644 ; dual_port_ram_ctrl:u2|data_a[2]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.281      ; 1.434      ;
; -0.643 ; dual_port_ram_ctrl:u2|data_a[5]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.281      ; 1.433      ;
; -0.638 ; dual_port_ram_ctrl:u2|data_a[1]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.282      ; 1.429      ;
; -0.604 ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.279      ; 1.392      ;
; -0.583 ; dual_port_ram_ctrl:u2|data_a[6]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.281      ; 1.373      ;
; -0.579 ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.279      ; 1.367      ;
; -0.578 ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.279      ; 1.366      ;
; -0.570 ; dual_port_ram_ctrl:u2|data_a[3]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; 0.281      ; 1.360      ;
; 0.379  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 1.137      ;
; 0.469  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.538      ; 1.046      ;
; 0.469  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.538      ; 1.046      ;
; 0.478  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.537      ; 1.036      ;
; 0.494  ; dual_port_ram_ctrl:u2|data[3]                                                                                         ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 1.022      ;
; 0.545  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.971      ;
; 0.545  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.971      ;
; 0.545  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.971      ;
; 0.545  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.971      ;
; 0.545  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.971      ;
; 0.545  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.971      ;
; 0.552  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.964      ;
; 0.577  ; dual_port_ram_ctrl:u2|data[5]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.939      ;
; 0.623  ; dual_port_ram_ctrl:u2|data[7]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.893      ;
; 0.642  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.538      ; 0.873      ;
; 0.642  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.538      ; 0.873      ;
; 0.651  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.537      ; 0.863      ;
; 0.668  ; dual_port_ram_ctrl:u2|data[7]                                                                                         ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.848      ;
; 0.672  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.844      ;
; 0.672  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.844      ;
; 0.672  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.844      ;
; 0.672  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.844      ;
; 0.672  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.844      ;
; 0.672  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.844      ;
; 0.672  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.844      ;
; 0.672  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.844      ;
; 0.705  ; dual_port_ram_ctrl:u2|data[1]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.538      ; 0.810      ;
; 0.705  ; dual_port_ram_ctrl:u2|data[0]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.538      ; 0.810      ;
; 0.711  ; dual_port_ram_ctrl:u2|data[2]                                                                                         ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.805      ;
; 0.714  ; dual_port_ram_ctrl:u2|data[1]                                                                                         ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.802      ;
; 0.717  ; dual_port_ram_ctrl:u2|data[2]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.799      ;
; 0.718  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.798      ;
; 0.718  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.798      ;
; 0.718  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.798      ;
; 0.718  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.798      ;
; 0.718  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.798      ;
; 0.718  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.798      ;
; 0.725  ; dual_port_ram_ctrl:u2|data[0]                                                                                         ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.791      ;
; 0.725  ; dual_port_ram_ctrl:u2|data[3]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.791      ;
; 0.731  ; dual_port_ram_ctrl:u2|data[4]                                                                                         ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.785      ;
; 0.737  ; dual_port_ram_ctrl:u2|data[6]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.779      ;
; 0.751  ; dual_port_ram_ctrl:u2|data[6]                                                                                         ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.765      ;
; 0.785  ; dual_port_ram_ctrl:u2|data[4]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.731      ;
; 0.835  ; dual_port_ram_ctrl:u2|data[5]                                                                                         ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 0.681      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.726 ; cs0                           ; dual_port_ram_ctrl:u2|wr_clk1 ; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.063     ; 1.090      ;
; 0.168  ; cs0                           ; dual_port_ram_ctrl:u2|wr_clk1 ; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.063     ; 0.696      ;
; 8.541  ; clk_25m                       ; dual_port_ram_ctrl:u2|clk1    ; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 1.339      ;
; 8.874  ; clk_25m                       ; dual_port_ram_ctrl:u2|clk1    ; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 1.006      ;
; 9.512  ; dual_port_ram_ctrl:u2|wr_clk1 ; dual_port_ram_ctrl:u2|wr_clk2 ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 0.440      ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cs0'                                                                                                                                                                               ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.791 ; cs0       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg ; cs0          ; cs0         ; 0.500        ; 2.448      ; 2.166      ;
; 0.920 ; cs0       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg ; cs0          ; cs0         ; 1.000        ; 2.448      ; 2.537      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_25m'                                                                                                                                                                                                                         ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.888  ; dual_port_ram_ctrl:u2|address_a[4] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.377      ; 1.488      ;
; 0.910  ; dual_port_ram_ctrl:u2|address_a[5] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.377      ; 1.466      ;
; 0.916  ; dual_port_ram_ctrl:u2|address_a[1] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.377      ; 1.460      ;
; 0.917  ; dual_port_ram_ctrl:u2|rden_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.379      ; 1.461      ;
; 0.931  ; dual_port_ram_ctrl:u2|address_a[6] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.377      ; 1.445      ;
; 0.933  ; dual_port_ram_ctrl:u2|address_a[2] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.377      ; 1.443      ;
; 0.934  ; dual_port_ram_ctrl:u2|data_a[4]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.379      ; 1.444      ;
; 0.937  ; dual_port_ram_ctrl:u2|address_a[7] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.377      ; 1.439      ;
; 0.938  ; dual_port_ram_ctrl:u2|data_a[7]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.379      ; 1.440      ;
; 0.940  ; dual_port_ram_ctrl:u2|data_a[0]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.380      ; 1.439      ;
; 0.944  ; dual_port_ram_ctrl:u2|data_a[2]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.379      ; 1.434      ;
; 0.945  ; dual_port_ram_ctrl:u2|data_a[5]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.379      ; 1.433      ;
; 0.950  ; dual_port_ram_ctrl:u2|data_a[1]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.380      ; 1.429      ;
; 0.984  ; dual_port_ram_ctrl:u2|address_a[3] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.377      ; 1.392      ;
; 1.005  ; dual_port_ram_ctrl:u2|data_a[6]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.379      ; 1.373      ;
; 1.009  ; dual_port_ram_ctrl:u2|address_a[0] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.377      ; 1.367      ;
; 1.010  ; dual_port_ram_ctrl:u2|wren_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.377      ; 1.366      ;
; 1.018  ; dual_port_ram_ctrl:u2|data_a[3]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 1.000        ; 1.379      ; 1.360      ;
; 19.090 ; dual_port_ram_ctrl:u2|address_a[4] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.569      ; 1.488      ;
; 19.112 ; dual_port_ram_ctrl:u2|address_a[5] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.569      ; 1.466      ;
; 19.118 ; dual_port_ram_ctrl:u2|address_a[1] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.569      ; 1.460      ;
; 19.119 ; dual_port_ram_ctrl:u2|rden_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; clk_25m                    ; clk_25m     ; 20.000       ; 0.571      ; 1.461      ;
; 19.133 ; dual_port_ram_ctrl:u2|address_a[6] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.569      ; 1.445      ;
; 19.135 ; dual_port_ram_ctrl:u2|address_a[2] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.569      ; 1.443      ;
; 19.136 ; dual_port_ram_ctrl:u2|data_a[4]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.571      ; 1.444      ;
; 19.139 ; dual_port_ram_ctrl:u2|address_a[7] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.569      ; 1.439      ;
; 19.140 ; dual_port_ram_ctrl:u2|data_a[7]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.571      ; 1.440      ;
; 19.142 ; dual_port_ram_ctrl:u2|data_a[0]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.572      ; 1.439      ;
; 19.146 ; dual_port_ram_ctrl:u2|data_a[2]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.571      ; 1.434      ;
; 19.147 ; dual_port_ram_ctrl:u2|data_a[5]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.571      ; 1.433      ;
; 19.152 ; dual_port_ram_ctrl:u2|data_a[1]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.572      ; 1.429      ;
; 19.186 ; dual_port_ram_ctrl:u2|address_a[3] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.569      ; 1.392      ;
; 19.207 ; dual_port_ram_ctrl:u2|data_a[6]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.571      ; 1.373      ;
; 19.211 ; dual_port_ram_ctrl:u2|address_a[0] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; clk_25m     ; 20.000       ; 0.569      ; 1.367      ;
; 19.212 ; dual_port_ram_ctrl:u2|wren_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; clk_25m                    ; clk_25m     ; 20.000       ; 0.569      ; 1.366      ;
; 19.220 ; dual_port_ram_ctrl:u2|data_a[3]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; clk_25m     ; 20.000       ; 0.571      ; 1.360      ;
; 37.447 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 2.504      ;
; 37.524 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 2.427      ;
; 37.564 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 2.387      ;
; 37.615 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 2.336      ;
; 37.632 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 2.319      ;
; 37.663 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 2.288      ;
; 37.714 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 2.237      ;
; 37.800 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 2.151      ;
; 38.056 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.895      ;
; 38.085 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data[9]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.866      ;
; 38.563 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.388      ;
; 38.627 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.324      ;
; 38.631 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.320      ;
; 38.640 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.311      ;
; 38.680 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.271      ;
; 38.704 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.247      ;
; 38.708 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.243      ;
; 38.738 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.213      ;
; 38.744 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.207      ;
; 38.748 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.203      ;
; 38.751 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.200      ;
; 38.772 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.179      ;
; 38.776 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.175      ;
; 38.779 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.172      ;
; 38.795 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.156      ;
; 38.806 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.145      ;
; 38.812 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.139      ;
; 38.812 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.139      ;
; 38.816 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.135      ;
; 38.819 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.132      ;
; 38.833 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.118      ;
; 38.863 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.088      ;
; 38.874 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.077      ;
; 38.880 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.071      ;
; 38.880 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.071      ;
; 38.894 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.057      ;
; 38.916 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.035      ;
; 38.924 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.027      ;
; 38.931 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.020      ;
; 38.939 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[0]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.012      ;
; 38.942 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[2]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 1.009      ;
; 38.953 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.998      ;
; 38.957 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.994      ;
; 38.961 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.990      ;
; 38.980 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.971      ;
; 38.984 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.967      ;
; 38.987 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.964      ;
; 38.999 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[1]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.952      ;
; 39.017 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.934      ;
; 39.018 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.933      ;
; 39.021 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.930      ;
; 39.025 ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[2]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.926      ;
; 39.048 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.903      ;
; 39.051 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[2]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.900      ;
; 39.052 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.899      ;
; 39.054 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.897      ;
; 39.055 ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.896      ;
; 39.055 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.896      ;
; 39.057 ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.894      ;
; 39.069 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.882      ;
; 39.069 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.882      ;
; 39.071 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.880      ;
; 39.085 ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[2]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.866      ;
; 39.086 ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 40.000       ; -0.036     ; 0.865      ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_25m'                                                                                                                                                                                                                          ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -1.054 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.589      ;
; -1.037 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.606      ;
; -1.024 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.619      ;
; -1.017 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.626      ;
; -1.003 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.640      ;
; -0.959 ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.684      ;
; -0.953 ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.690      ;
; -0.948 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.695      ;
; -0.943 ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.700      ;
; -0.939 ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.558      ; 0.703      ;
; -0.936 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.707      ;
; -0.932 ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.558      ; 0.710      ;
; -0.918 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.725      ;
; -0.918 ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.725      ;
; -0.906 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; clk_25m     ; 0.000        ; 1.557      ; 0.735      ;
; -0.871 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.772      ;
; -0.871 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.772      ;
; -0.871 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.772      ;
; -0.871 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.772      ;
; -0.871 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.772      ;
; -0.871 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.772      ;
; -0.862 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; clk_25m     ; 0.000        ; 1.557      ; 0.779      ;
; -0.832 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.811      ;
; -0.832 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.811      ;
; -0.832 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.811      ;
; -0.832 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.811      ;
; -0.832 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.811      ;
; -0.832 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.811      ;
; -0.832 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.811      ;
; -0.832 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.811      ;
; -0.832 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.811      ;
; -0.828 ; dual_port_ram_ctrl:u2|data[5]      ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.815      ;
; -0.803 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.558      ; 0.839      ;
; -0.803 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.558      ; 0.839      ;
; -0.795 ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.848      ;
; -0.755 ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.888      ;
; -0.741 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.902      ;
; -0.741 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.902      ;
; -0.741 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.902      ;
; -0.741 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.902      ;
; -0.741 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.902      ;
; -0.741 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.559      ; 0.902      ;
; -0.673 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.558      ; 0.969      ;
; -0.673 ; dual_port_ram_ctrl:u2|data[9]      ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; clk_25m     ; 0.000        ; 1.558      ; 0.969      ;
; -0.564 ; dual_port_ram_ctrl:u2|data_a[3]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.583      ; 1.153      ;
; -0.554 ; dual_port_ram_ctrl:u2|address_a[0] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.581      ; 1.161      ;
; -0.547 ; dual_port_ram_ctrl:u2|data_a[6]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.583      ; 1.170      ;
; -0.530 ; dual_port_ram_ctrl:u2|address_a[3] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.581      ; 1.185      ;
; -0.511 ; dual_port_ram_ctrl:u2|data_a[5]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.583      ; 1.206      ;
; -0.504 ; dual_port_ram_ctrl:u2|data_a[1]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.584      ; 1.214      ;
; -0.503 ; dual_port_ram_ctrl:u2|data_a[2]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.583      ; 1.214      ;
; -0.502 ; dual_port_ram_ctrl:u2|wren_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.581      ; 1.213      ;
; -0.500 ; dual_port_ram_ctrl:u2|data_a[0]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.584      ; 1.218      ;
; -0.497 ; dual_port_ram_ctrl:u2|data_a[7]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.583      ; 1.220      ;
; -0.491 ; dual_port_ram_ctrl:u2|address_a[6] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.581      ; 1.224      ;
; -0.490 ; dual_port_ram_ctrl:u2|address_a[7] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.581      ; 1.225      ;
; -0.489 ; dual_port_ram_ctrl:u2|data_a[4]    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.583      ; 1.228      ;
; -0.489 ; dual_port_ram_ctrl:u2|address_a[2] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.581      ; 1.226      ;
; -0.477 ; dual_port_ram_ctrl:u2|address_a[1] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.581      ; 1.238      ;
; -0.471 ; dual_port_ram_ctrl:u2|address_a[5] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.581      ; 1.244      ;
; -0.470 ; dual_port_ram_ctrl:u2|rden_a       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.583      ; 1.247      ;
; -0.453 ; dual_port_ram_ctrl:u2|address_a[4] ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; clk_25m     ; 0.000        ; 1.581      ; 1.262      ;
; 0.270  ; rst_n:u1|rst_cnt[4]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.390      ;
; 0.298  ; rst_n:u1|rst_cnt[3]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.418      ;
; 0.303  ; dual_port_ram_ctrl:u2|data[8]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.423      ;
; 0.304  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[1]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.424      ;
; 0.331  ; rst_n:u1|rst_cnt[5]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.451      ;
; 0.371  ; rst_n:u1|rst_cnt[4]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.491      ;
; 0.372  ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[2]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.492      ;
; 0.374  ; rst_n:u1|rst_cnt[5]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.494      ;
; 0.391  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[1]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.511      ;
; 0.447  ; rst_n:u1|rst_cnt[3]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.567      ;
; 0.453  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[2]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.573      ;
; 0.510  ; rst_n:u1|rst_cnt[3]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.630      ;
; 0.516  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.636      ;
; 0.519  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.639      ;
; 0.529  ; rst_n:u1|rst_cnt[4]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.649      ;
; 0.530  ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.650      ;
; 0.532  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[1]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.652      ;
; 0.533  ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.653      ;
; 0.535  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[2]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.655      ;
; 0.540  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[2]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.660      ;
; 0.564  ; rst_n:u1|rst_cnt[3]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.684      ;
; 0.582  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[5]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.702      ;
; 0.585  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.705      ;
; 0.594  ; dual_port_ram_ctrl:u2|data[6]      ; dual_port_ram_ctrl:u2|data[6]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.714      ;
; 0.596  ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[5]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.716      ;
; 0.598  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.718      ;
; 0.600  ; dual_port_ram_ctrl:u2|data[3]      ; dual_port_ram_ctrl:u2|data[3]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.720      ;
; 0.601  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.721      ;
; 0.603  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[3]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.723      ;
; 0.605  ; dual_port_ram_ctrl:u2|data[7]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.725      ;
; 0.606  ; rst_n:u1|rst_cnt[1]                ; rst_n:u1|rst_cnt[4]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.726      ;
; 0.607  ; dual_port_ram_ctrl:u2|data[2]      ; dual_port_ram_ctrl:u2|data[2]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.727      ;
; 0.607  ; dual_port_ram_ctrl:u2|data[4]      ; dual_port_ram_ctrl:u2|data[4]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.727      ;
; 0.629  ; rst_n:u1|rst_cnt[2]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.749      ;
; 0.648  ; rst_n:u1|rst_cnt[0]                ; rst_n:u1|rst_cnt[0]                                                                                                         ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.768      ;
; 0.648  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[7]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.768      ;
; 0.651  ; dual_port_ram_ctrl:u2|data[1]      ; dual_port_ram_ctrl:u2|data[8]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.771      ;
; 0.652  ; dual_port_ram_ctrl:u2|data[0]      ; dual_port_ram_ctrl:u2|data[1]                                                                                               ; clk_25m                    ; clk_25m     ; 0.000        ; 0.036      ; 0.772      ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cs0'                                                                                                                                                                                 ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.224 ; cs0       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg ; cs0          ; cs0         ; 0.000        ; 2.527      ; 2.407      ;
; -0.111 ; cs0       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg ; cs0          ; cs0         ; -0.500       ; 2.527      ; 2.040      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dual_port_ram_ctrl:u2|clk1'                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                     ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.203 ; dual_port_ram_ctrl:u2|data[5]                                                                                         ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.589      ;
; -0.186 ; dual_port_ram_ctrl:u2|data[6]                                                                                         ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.606      ;
; -0.173 ; dual_port_ram_ctrl:u2|data[4]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.619      ;
; -0.166 ; dual_port_ram_ctrl:u2|data[0]                                                                                         ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.626      ;
; -0.152 ; dual_port_ram_ctrl:u2|data[2]                                                                                         ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.640      ;
; -0.108 ; dual_port_ram_ctrl:u2|data[6]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.684      ;
; -0.102 ; dual_port_ram_ctrl:u2|data[4]                                                                                         ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.690      ;
; -0.097 ; dual_port_ram_ctrl:u2|data[3]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.695      ;
; -0.092 ; dual_port_ram_ctrl:u2|data[2]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.700      ;
; -0.088 ; dual_port_ram_ctrl:u2|data[0]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.677      ; 0.703      ;
; -0.085 ; dual_port_ram_ctrl:u2|data[1]                                                                                         ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.707      ;
; -0.081 ; dual_port_ram_ctrl:u2|data[1]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.677      ; 0.710      ;
; -0.067 ; dual_port_ram_ctrl:u2|data[7]                                                                                         ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.725      ;
; -0.067 ; dual_port_ram_ctrl:u2|data[7]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.725      ;
; -0.055 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.676      ; 0.735      ;
; -0.020 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.772      ;
; -0.020 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.772      ;
; -0.020 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.772      ;
; -0.020 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.772      ;
; -0.020 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.772      ;
; -0.020 ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.772      ;
; -0.011 ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|rden_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.676      ; 0.779      ;
; 0.019  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.811      ;
; 0.019  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.811      ;
; 0.019  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.811      ;
; 0.019  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.811      ;
; 0.019  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.811      ;
; 0.019  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.811      ;
; 0.019  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.811      ;
; 0.019  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.811      ;
; 0.019  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.811      ;
; 0.023  ; dual_port_ram_ctrl:u2|data[5]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.815      ;
; 0.048  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.677      ; 0.839      ;
; 0.048  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.677      ; 0.839      ;
; 0.056  ; dual_port_ram_ctrl:u2|data[8]                                                                                         ; dual_port_ram_ctrl:u2|wren_a                                                                                                ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.848      ;
; 0.096  ; dual_port_ram_ctrl:u2|data[3]                                                                                         ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.888      ;
; 0.110  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.902      ;
; 0.110  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.902      ;
; 0.110  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.902      ;
; 0.110  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.902      ;
; 0.110  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.902      ;
; 0.110  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 0.902      ;
; 0.178  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.677      ; 0.969      ;
; 0.178  ; dual_port_ram_ctrl:u2|data[9]                                                                                         ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.677      ; 0.969      ;
; 1.167  ; dual_port_ram_ctrl:u2|data_a[3]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.362      ; 1.153      ;
; 1.177  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.360      ; 1.161      ;
; 1.184  ; dual_port_ram_ctrl:u2|data_a[6]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.362      ; 1.170      ;
; 1.201  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.360      ; 1.185      ;
; 1.220  ; dual_port_ram_ctrl:u2|data_a[5]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.362      ; 1.206      ;
; 1.227  ; dual_port_ram_ctrl:u2|data_a[1]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.363      ; 1.214      ;
; 1.228  ; dual_port_ram_ctrl:u2|data_a[2]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.362      ; 1.214      ;
; 1.229  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.360      ; 1.213      ;
; 1.231  ; dual_port_ram_ctrl:u2|data_a[0]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.363      ; 1.218      ;
; 1.234  ; dual_port_ram_ctrl:u2|data_a[7]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.362      ; 1.220      ;
; 1.240  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.360      ; 1.224      ;
; 1.241  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.360      ; 1.225      ;
; 1.242  ; dual_port_ram_ctrl:u2|data_a[4]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.362      ; 1.228      ;
; 1.242  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.360      ; 1.226      ;
; 1.254  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.360      ; 1.238      ;
; 1.260  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.360      ; 1.244      ;
; 1.261  ; dual_port_ram_ctrl:u2|rden_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.362      ; 1.247      ;
; 1.278  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; 0.360      ; 1.262      ;
; 1.913  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.133     ; 0.384      ;
; 1.965  ; dual_port_ram_ctrl:u2|data_a[3]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.446     ; 1.153      ;
; 1.975  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.448     ; 1.161      ;
; 1.982  ; dual_port_ram_ctrl:u2|data_a[6]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.446     ; 1.170      ;
; 1.999  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.448     ; 1.185      ;
; 2.018  ; dual_port_ram_ctrl:u2|data_a[5]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.446     ; 1.206      ;
; 2.025  ; dual_port_ram_ctrl:u2|data_a[1]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.445     ; 1.214      ;
; 2.026  ; dual_port_ram_ctrl:u2|data_a[2]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.446     ; 1.214      ;
; 2.027  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.448     ; 1.213      ;
; 2.029  ; dual_port_ram_ctrl:u2|data_a[0]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.445     ; 1.218      ;
; 2.032  ; dual_port_ram_ctrl:u2|data_a[7]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.446     ; 1.220      ;
; 2.038  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.448     ; 1.224      ;
; 2.039  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.448     ; 1.225      ;
; 2.040  ; dual_port_ram_ctrl:u2|data_a[4]                                                                                       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.446     ; 1.228      ;
; 2.040  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.448     ; 1.226      ;
; 2.052  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.448     ; 1.238      ;
; 2.058  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.448     ; 1.244      ;
; 2.059  ; dual_port_ram_ctrl:u2|rden_a                                                                                          ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.446     ; 1.247      ;
; 2.076  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -0.448     ; 1.262      ;
; 2.163  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.133     ; 0.634      ;
; 2.222  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.133     ; 0.693      ;
; 2.225  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.133     ; 0.696      ;
; 2.248  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.133     ; 0.719      ;
; 2.266  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.133     ; 0.737      ;
; 2.325  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.133     ; 0.796      ;
; 2.356  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.133     ; 0.827      ;
; 2.416  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.133     ; 0.887      ;
; 2.764  ; dual_port_ram_ctrl:u2|wren_a                                                                                          ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.994     ; 0.384      ;
; 3.014  ; dual_port_ram_ctrl:u2|address_a[5]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.994     ; 0.634      ;
; 3.073  ; dual_port_ram_ctrl:u2|address_a[4]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.994     ; 0.693      ;
; 3.076  ; dual_port_ram_ctrl:u2|address_a[7]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.994     ; 0.696      ;
; 3.099  ; dual_port_ram_ctrl:u2|address_a[1]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.994     ; 0.719      ;
; 3.117  ; dual_port_ram_ctrl:u2|address_a[0]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.994     ; 0.737      ;
; 3.131  ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg ; dual_port_ram_ctrl:u2|error                                                                                                 ; dual_port_ram_ctrl:u2|clk1 ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; -1.448     ; 1.767      ;
; 3.176  ; dual_port_ram_ctrl:u2|address_a[6]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.994     ; 0.796      ;
; 3.207  ; dual_port_ram_ctrl:u2|address_a[3]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.994     ; 0.827      ;
; 3.267  ; dual_port_ram_ctrl:u2|address_a[2]                                                                                    ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -1.994     ; 0.887      ;
; 4.752  ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg ; dual_port_ram_ctrl:u2|error                                                                                                 ; clk_25m                    ; dual_port_ram_ctrl:u2|clk1 ; -0.500       ; -2.599     ; 1.767      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.269 ; dual_port_ram_ctrl:u2|wr_clk1 ; dual_port_ram_ctrl:u2|wr_clk2 ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.296 ; cs0                           ; dual_port_ram_ctrl:u2|wr_clk1 ; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.665      ;
; 0.609 ; clk_25m                       ; dual_port_ram_ctrl:u2|clk1    ; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.975      ;
; 0.937 ; clk_25m                       ; dual_port_ram_ctrl:u2|clk1    ; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 1.303      ;
; 1.197 ; cs0                           ; dual_port_ram_ctrl:u2|wr_clk1 ; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.175      ; 1.066      ;
+-------+-------------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dual_port_ram_ctrl:u2|clk1'                                                                                            ;
+--------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                            ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+
; -1.592 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.635     ; 1.434      ;
; -1.535 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.635     ; 1.377      ;
; -1.498 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.635     ; 1.340      ;
; -1.480 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.635     ; 1.322      ;
; -1.473 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.635     ; 1.315      ;
; -1.420 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|error        ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.500        ; -0.635     ; 1.262      ;
; 0.083  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.434      ;
; 0.083  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.434      ;
; 0.083  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.434      ;
; 0.083  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.434      ;
; 0.083  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.434      ;
; 0.083  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.434      ;
; 0.083  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.434      ;
; 0.083  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.434      ;
; 0.083  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.434      ;
; 0.091  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.426      ;
; 0.091  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.426      ;
; 0.091  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.426      ;
; 0.091  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.426      ;
; 0.091  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.426      ;
; 0.091  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.426      ;
; 0.100  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 1.416      ;
; 0.100  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 1.416      ;
; 0.140  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.377      ;
; 0.140  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.377      ;
; 0.140  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.377      ;
; 0.140  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.377      ;
; 0.140  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.377      ;
; 0.140  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.377      ;
; 0.140  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.377      ;
; 0.140  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.377      ;
; 0.140  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.377      ;
; 0.148  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.369      ;
; 0.148  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.369      ;
; 0.148  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.369      ;
; 0.148  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.369      ;
; 0.148  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.369      ;
; 0.148  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.369      ;
; 0.157  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 1.359      ;
; 0.157  ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 1.359      ;
; 0.177  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.340      ;
; 0.177  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.340      ;
; 0.177  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.340      ;
; 0.177  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.340      ;
; 0.177  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.340      ;
; 0.177  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.340      ;
; 0.177  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.340      ;
; 0.177  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.340      ;
; 0.177  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.340      ;
; 0.185  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.332      ;
; 0.185  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.332      ;
; 0.185  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.332      ;
; 0.185  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.332      ;
; 0.185  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.332      ;
; 0.185  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.332      ;
; 0.194  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 1.322      ;
; 0.194  ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 1.322      ;
; 0.195  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.322      ;
; 0.195  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.322      ;
; 0.195  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.322      ;
; 0.195  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.322      ;
; 0.195  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.322      ;
; 0.195  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.322      ;
; 0.195  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.322      ;
; 0.195  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.322      ;
; 0.195  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.322      ;
; 0.202  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.315      ;
; 0.202  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.315      ;
; 0.202  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.315      ;
; 0.202  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.315      ;
; 0.202  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.315      ;
; 0.202  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.315      ;
; 0.202  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.315      ;
; 0.202  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.315      ;
; 0.202  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.315      ;
; 0.203  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.314      ;
; 0.203  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.314      ;
; 0.203  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.314      ;
; 0.203  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.314      ;
; 0.203  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.314      ;
; 0.203  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.314      ;
; 0.210  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.307      ;
; 0.210  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.307      ;
; 0.210  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.307      ;
; 0.210  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.307      ;
; 0.210  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.307      ;
; 0.210  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.307      ;
; 0.212  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 1.304      ;
; 0.212  ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 1.304      ;
; 0.219  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 1.297      ;
; 0.219  ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.539      ; 1.297      ;
; 0.233  ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.538      ; 1.282      ;
; 0.255  ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.262      ;
; 0.255  ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.262      ;
; 0.255  ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.262      ;
; 0.255  ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.262      ;
; 0.255  ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.262      ;
; 0.255  ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.262      ;
; 0.255  ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.262      ;
; 0.255  ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 1.000        ; 0.540      ; 1.262      ;
+--------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dual_port_ram_ctrl:u2|error'                                                                                   ;
+-------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+
; 0.014 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.319      ; 1.282      ;
; 0.014 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.319      ; 1.282      ;
; 0.065 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.319      ; 1.231      ;
; 0.065 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.319      ; 1.231      ;
; 0.108 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.319      ; 1.188      ;
; 0.108 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.319      ; 1.188      ;
; 0.126 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.319      ; 1.170      ;
; 0.126 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.319      ; 1.170      ;
; 0.133 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.319      ; 1.163      ;
; 0.133 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.319      ; 1.163      ;
; 0.186 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.319      ; 1.110      ;
; 0.186 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 1.000        ; 0.319      ; 1.110      ;
+-------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                       ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 6.851 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.409     ; 1.677      ;
; 6.851 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.409     ; 1.677      ;
; 6.908 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.409     ; 1.620      ;
; 6.908 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.409     ; 1.620      ;
; 6.934 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 1.600      ;
; 6.945 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.409     ; 1.583      ;
; 6.945 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.409     ; 1.583      ;
; 6.963 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.409     ; 1.565      ;
; 6.963 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.409     ; 1.565      ;
; 6.970 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.409     ; 1.558      ;
; 6.970 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.409     ; 1.558      ;
; 6.991 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 1.543      ;
; 7.023 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.409     ; 1.505      ;
; 7.023 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.409     ; 1.505      ;
; 7.028 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 1.506      ;
; 7.046 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 1.488      ;
; 7.053 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 1.481      ;
; 7.106 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.403     ; 1.428      ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_25m'                                                                                                ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.526 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.426      ;
; 38.526 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.426      ;
; 38.526 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.426      ;
; 38.526 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.426      ;
; 38.526 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.426      ;
; 38.526 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.426      ;
; 38.526 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.426      ;
; 38.526 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.426      ;
; 38.526 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.426      ;
; 38.526 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.426      ;
; 38.583 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.369      ;
; 38.583 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.369      ;
; 38.583 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.369      ;
; 38.583 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.369      ;
; 38.583 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.369      ;
; 38.583 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.369      ;
; 38.583 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.369      ;
; 38.583 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.369      ;
; 38.583 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.369      ;
; 38.583 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.369      ;
; 38.620 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.332      ;
; 38.620 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.332      ;
; 38.620 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.332      ;
; 38.620 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.332      ;
; 38.620 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.332      ;
; 38.620 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.332      ;
; 38.620 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.332      ;
; 38.620 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.332      ;
; 38.620 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.332      ;
; 38.620 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.332      ;
; 38.638 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.314      ;
; 38.638 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.314      ;
; 38.638 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.314      ;
; 38.638 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.314      ;
; 38.638 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.314      ;
; 38.638 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.314      ;
; 38.638 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.314      ;
; 38.638 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.314      ;
; 38.638 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.314      ;
; 38.638 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.314      ;
; 38.645 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.307      ;
; 38.645 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.307      ;
; 38.645 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.307      ;
; 38.645 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.307      ;
; 38.645 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.307      ;
; 38.645 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.307      ;
; 38.645 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.307      ;
; 38.645 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.307      ;
; 38.645 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.307      ;
; 38.645 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.307      ;
; 38.698 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[9]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.254      ;
; 38.698 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[8]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.254      ;
; 38.698 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[7]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.254      ;
; 38.698 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[6]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.254      ;
; 38.698 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[5]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.254      ;
; 38.698 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[4]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.254      ;
; 38.698 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[3]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.254      ;
; 38.698 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[2]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.254      ;
; 38.698 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[1]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.254      ;
; 38.698 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data[0]      ; clk_25m      ; clk_25m     ; 40.000       ; -0.035     ; 1.254      ;
; 39.954 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.434      ;
; 39.954 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.434      ;
; 39.954 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.434      ;
; 39.954 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.434      ;
; 39.954 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.434      ;
; 39.954 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.434      ;
; 39.954 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.434      ;
; 39.954 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.434      ;
; 39.954 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.434      ;
; 39.962 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.426      ;
; 39.962 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.426      ;
; 39.962 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.426      ;
; 39.962 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.426      ;
; 39.962 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.426      ;
; 39.962 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.426      ;
; 39.971 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.400      ; 1.416      ;
; 39.971 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.400      ; 1.416      ;
; 40.011 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.377      ;
; 40.011 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.377      ;
; 40.011 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.377      ;
; 40.011 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.377      ;
; 40.011 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.377      ;
; 40.011 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.377      ;
; 40.011 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.377      ;
; 40.011 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.377      ;
; 40.011 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.377      ;
; 40.019 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.369      ;
; 40.019 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.369      ;
; 40.019 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.369      ;
; 40.019 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.369      ;
; 40.019 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.369      ;
; 40.019 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.369      ;
; 40.028 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.400      ; 1.359      ;
; 40.028 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 40.000       ; 1.400      ; 1.359      ;
; 40.048 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.340      ;
; 40.048 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.340      ;
; 40.048 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.340      ;
; 40.048 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.340      ;
; 40.048 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.340      ;
; 40.048 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 40.000       ; 1.401      ; 1.340      ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_25m'                                                                                                 ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.650 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 1.558      ; 0.992      ;
; -0.614 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 1.558      ; 1.028      ;
; -0.613 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 1.558      ; 1.029      ;
; -0.585 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 1.558      ; 1.057      ;
; -0.534 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.559      ; 1.109      ;
; -0.534 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.559      ; 1.109      ;
; -0.527 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.117      ;
; -0.527 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.117      ;
; -0.527 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.117      ;
; -0.527 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.117      ;
; -0.527 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.117      ;
; -0.527 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.117      ;
; -0.518 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.126      ;
; -0.518 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.126      ;
; -0.518 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.126      ;
; -0.518 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.126      ;
; -0.518 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.126      ;
; -0.518 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.126      ;
; -0.518 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.126      ;
; -0.518 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.126      ;
; -0.518 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.126      ;
; -0.516 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 1.558      ; 1.126      ;
; -0.498 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.559      ; 1.145      ;
; -0.498 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.559      ; 1.145      ;
; -0.497 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.559      ; 1.146      ;
; -0.497 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.559      ; 1.146      ;
; -0.491 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.153      ;
; -0.491 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.153      ;
; -0.491 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.153      ;
; -0.491 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.153      ;
; -0.491 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.153      ;
; -0.491 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.153      ;
; -0.490 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.154      ;
; -0.490 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.154      ;
; -0.490 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.154      ;
; -0.490 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.154      ;
; -0.490 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.154      ;
; -0.490 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.154      ;
; -0.482 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.162      ;
; -0.482 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.162      ;
; -0.482 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.162      ;
; -0.482 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.162      ;
; -0.482 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.162      ;
; -0.482 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.162      ;
; -0.482 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.162      ;
; -0.482 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.162      ;
; -0.482 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.162      ;
; -0.481 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.163      ;
; -0.481 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.163      ;
; -0.481 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.163      ;
; -0.481 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.163      ;
; -0.481 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.163      ;
; -0.481 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.163      ;
; -0.481 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.163      ;
; -0.481 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.163      ;
; -0.481 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.163      ;
; -0.470 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; clk_25m     ; 0.000        ; 1.558      ; 1.172      ;
; -0.469 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.559      ; 1.174      ;
; -0.469 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.559      ; 1.174      ;
; -0.462 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.182      ;
; -0.462 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.182      ;
; -0.462 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.182      ;
; -0.462 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.182      ;
; -0.462 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.182      ;
; -0.462 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.182      ;
; -0.453 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.191      ;
; -0.453 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.191      ;
; -0.453 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.191      ;
; -0.453 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.191      ;
; -0.453 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.191      ;
; -0.453 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.191      ;
; -0.453 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.191      ;
; -0.453 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.191      ;
; -0.453 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.191      ;
; -0.400 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.559      ; 1.243      ;
; -0.400 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.559      ; 1.243      ;
; -0.393 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.251      ;
; -0.393 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.251      ;
; -0.393 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.251      ;
; -0.393 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.251      ;
; -0.393 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.251      ;
; -0.393 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.251      ;
; -0.384 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.260      ;
; -0.384 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.260      ;
; -0.384 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.260      ;
; -0.384 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.260      ;
; -0.384 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.260      ;
; -0.384 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.260      ;
; -0.384 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.260      ;
; -0.384 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.260      ;
; -0.384 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.260      ;
; -0.344 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.559      ; 1.299      ;
; -0.344 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.559      ; 1.299      ;
; -0.337 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.307      ;
; -0.337 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.307      ;
; -0.337 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.307      ;
; -0.337 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.307      ;
; -0.337 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.307      ;
; -0.337 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.307      ;
; -0.328 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; clk_25m     ; 0.000        ; 1.560      ; 1.316      ;
+--------+---------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dual_port_ram_ctrl:u2|clk1'                                                                                            ;
+-------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                            ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+
; 0.201 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.677      ; 0.992      ;
; 0.237 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.677      ; 1.028      ;
; 0.238 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.677      ; 1.029      ;
; 0.266 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.677      ; 1.057      ;
; 0.317 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 1.109      ;
; 0.317 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 1.109      ;
; 0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.117      ;
; 0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.117      ;
; 0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.117      ;
; 0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.117      ;
; 0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.117      ;
; 0.324 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.117      ;
; 0.333 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.126      ;
; 0.333 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.126      ;
; 0.333 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.126      ;
; 0.333 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.126      ;
; 0.333 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.126      ;
; 0.333 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.126      ;
; 0.333 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.126      ;
; 0.333 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.126      ;
; 0.333 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.126      ;
; 0.335 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.677      ; 1.126      ;
; 0.353 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 1.145      ;
; 0.353 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 1.145      ;
; 0.354 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 1.146      ;
; 0.354 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 1.146      ;
; 0.360 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.153      ;
; 0.360 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.153      ;
; 0.360 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.153      ;
; 0.360 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.153      ;
; 0.360 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.153      ;
; 0.360 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.153      ;
; 0.361 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.154      ;
; 0.361 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.154      ;
; 0.361 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.154      ;
; 0.361 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.154      ;
; 0.361 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.154      ;
; 0.361 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.154      ;
; 0.369 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.162      ;
; 0.369 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.162      ;
; 0.369 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.162      ;
; 0.369 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.162      ;
; 0.369 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.162      ;
; 0.369 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.162      ;
; 0.369 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.162      ;
; 0.369 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.162      ;
; 0.369 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.162      ;
; 0.370 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.163      ;
; 0.370 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.163      ;
; 0.370 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.163      ;
; 0.370 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.163      ;
; 0.370 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.163      ;
; 0.370 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.163      ;
; 0.370 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.163      ;
; 0.370 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.163      ;
; 0.370 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.163      ;
; 0.381 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|rden_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.677      ; 1.172      ;
; 0.382 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 1.174      ;
; 0.382 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 1.174      ;
; 0.389 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.182      ;
; 0.389 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.182      ;
; 0.389 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.182      ;
; 0.389 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.182      ;
; 0.389 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.182      ;
; 0.389 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.182      ;
; 0.398 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.191      ;
; 0.398 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.191      ;
; 0.398 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.191      ;
; 0.398 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.191      ;
; 0.398 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.191      ;
; 0.398 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.191      ;
; 0.398 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.191      ;
; 0.398 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.191      ;
; 0.398 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.191      ;
; 0.451 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 1.243      ;
; 0.451 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 1.243      ;
; 0.458 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.251      ;
; 0.458 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.251      ;
; 0.458 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.251      ;
; 0.458 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.251      ;
; 0.458 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.251      ;
; 0.458 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.251      ;
; 0.467 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.260      ;
; 0.467 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[0] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.260      ;
; 0.467 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[1] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.260      ;
; 0.467 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[2] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.260      ;
; 0.467 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[3] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.260      ;
; 0.467 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[4] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.260      ;
; 0.467 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[5] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.260      ;
; 0.467 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[6] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.260      ;
; 0.467 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|address_a[7] ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.260      ;
; 0.507 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[1]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 1.299      ;
; 0.507 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[0]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.678      ; 1.299      ;
; 0.514 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[7]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.307      ;
; 0.514 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[6]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.307      ;
; 0.514 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[5]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.307      ;
; 0.514 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[4]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.307      ;
; 0.514 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[3]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.307      ;
; 0.514 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|data_a[2]    ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.307      ;
; 0.523 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wren_a       ; clk_25m      ; dual_port_ram_ctrl:u2|clk1 ; 0.000        ; 0.679      ; 1.316      ;
+-------+---------------------+------------------------------------+--------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dual_port_ram_ctrl:u2|error'                                                                                    ;
+-------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                    ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+
; 0.430 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 0.448      ; 0.992      ;
; 0.430 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 0.448      ; 0.992      ;
; 0.466 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 0.448      ; 1.028      ;
; 0.466 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 0.448      ; 1.028      ;
; 0.467 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 0.448      ; 1.029      ;
; 0.467 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 0.448      ; 1.029      ;
; 0.495 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 0.448      ; 1.057      ;
; 0.495 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 0.448      ; 1.057      ;
; 0.564 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 0.448      ; 1.126      ;
; 0.564 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 0.448      ; 1.126      ;
; 0.610 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|ledr ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 0.448      ; 1.172      ;
; 0.610 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|ledg ; clk_25m      ; dual_port_ram_ctrl:u2|error ; 0.000        ; 0.448      ; 1.172      ;
+-------+---------------------+----------------------------+--------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                       ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 2.193 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.114     ; 1.263      ;
; 2.229 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.114     ; 1.299      ;
; 2.230 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.114     ; 1.300      ;
; 2.258 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.114     ; 1.328      ;
; 2.273 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.121     ; 1.336      ;
; 2.273 ; rst_n:u1|rst_cnt[3] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.121     ; 1.336      ;
; 2.309 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.121     ; 1.372      ;
; 2.309 ; rst_n:u1|rst_cnt[4] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.121     ; 1.372      ;
; 2.310 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.121     ; 1.373      ;
; 2.310 ; rst_n:u1|rst_cnt[5] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.121     ; 1.373      ;
; 2.327 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.114     ; 1.397      ;
; 2.338 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.121     ; 1.401      ;
; 2.338 ; rst_n:u1|rst_cnt[2] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.121     ; 1.401      ;
; 2.383 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|clk1    ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.114     ; 1.453      ;
; 2.407 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.121     ; 1.470      ;
; 2.407 ; rst_n:u1|rst_cnt[0] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.121     ; 1.470      ;
; 2.463 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wr_clk1 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.121     ; 1.526      ;
; 2.463 ; rst_n:u1|rst_cnt[1] ; dual_port_ram_ctrl:u2|wr_clk2 ; clk_25m      ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.121     ; 1.526      ;
+-------+---------------------+-------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cs0'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cs0   ; Rise       ; cs0                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg       ;
; -0.089 ; 0.141        ; 0.230          ; High Pulse Width ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -0.087 ; 0.143        ; 0.230          ; High Pulse Width ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_address_reg0 ;
; -0.087 ; 0.143        ; 0.230          ; High Pulse Width ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg       ;
; 0.093  ; 0.093        ; 0.000          ; High Pulse Width ; cs0   ; Fall       ; u2|clk_b|combout                                                                                                            ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; cs0   ; Rise       ; u2|clk_b|datad                                                                                                              ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; cs0   ; Rise       ; cs0~input|o                                                                                                                 ;
; 0.128  ; 0.128        ; 0.000          ; High Pulse Width ; cs0   ; Fall       ; u2|clk_b~clkctrl|inclk[0]                                                                                                   ;
; 0.128  ; 0.128        ; 0.000          ; High Pulse Width ; cs0   ; Fall       ; u2|clk_b~clkctrl|outclk                                                                                                     ;
; 0.136  ; 0.136        ; 0.000          ; High Pulse Width ; cs0   ; Fall       ; u2|u1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; cs0   ; Rise       ; cs0~input|i                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; cs0   ; Rise       ; cs0~input|i                                                                                                                 ;
; 0.619  ; 0.849        ; 0.230          ; Low Pulse Width  ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.619  ; 0.849        ; 0.230          ; Low Pulse Width  ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_re_reg       ;
; 0.621  ; 0.851        ; 0.230          ; Low Pulse Width  ; cs0   ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 0.860  ; 0.860        ; 0.000          ; Low Pulse Width  ; cs0   ; Fall       ; u2|u1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                                 ;
; 0.869  ; 0.869        ; 0.000          ; Low Pulse Width  ; cs0   ; Fall       ; u2|clk_b~clkctrl|inclk[0]                                                                                                   ;
; 0.869  ; 0.869        ; 0.000          ; Low Pulse Width  ; cs0   ; Fall       ; u2|clk_b~clkctrl|outclk                                                                                                     ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; cs0   ; Rise       ; cs0~input|o                                                                                                                 ;
; 0.900  ; 0.900        ; 0.000          ; High Pulse Width ; cs0   ; Rise       ; u2|clk_b|datad                                                                                                              ;
; 0.906  ; 0.906        ; 0.000          ; Low Pulse Width  ; cs0   ; Fall       ; u2|clk_b|combout                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dual_port_ram_ctrl:u2|clk1'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|error                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; 0.141  ; 0.371        ; 0.230          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.141  ; 0.371        ; 0.230          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.141  ; 0.371        ; 0.230          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.141  ; 0.371        ; 0.230          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; 0.213  ; 0.429        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|error                                                                                                 ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[0]|clk                                                                                                         ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[1]|clk                                                                                                         ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[2]|clk                                                                                                         ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[3]|clk                                                                                                         ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[4]|clk                                                                                                         ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[5]|clk                                                                                                         ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[6]|clk                                                                                                         ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|address_a[7]|clk                                                                                                         ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[0]|clk                                                                                                            ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[1]|clk                                                                                                            ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|rden_a|clk                                                                                                               ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|wren_a|clk                                                                                                               ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[2]|clk                                                                                                            ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[3]|clk                                                                                                            ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[4]|clk                                                                                                            ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[5]|clk                                                                                                            ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[6]|clk                                                                                                            ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|data_a[7]|clk                                                                                                            ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|u1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                 ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a~clkctrl|inclk[0]                                                                                                   ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a~clkctrl|outclk                                                                                                     ;
; 0.386  ; 0.570        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|error                                                                                                 ;
; 0.399  ; 0.629        ; 0.230          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.399  ; 0.629        ; 0.230          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.399  ; 0.629        ; 0.230          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.399  ; 0.629        ; 0.230          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|error|clk                                                                                                                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a|datad                                                                                                              ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a|combout                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk1|q                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk1|q                                                                                                                   ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a|combout                                                                                                            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a|datad                                                                                                              ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|error|clk                                                                                                                ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a~clkctrl|inclk[0]                                                                                                   ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|clk1 ; Rise       ; u2|clk_a~clkctrl|outclk                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dual_port_ram_ctrl:u2|error'                                                           ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledg ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledr ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledg ;
; 0.210  ; 0.394        ; 0.184          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledr ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledg ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; dual_port_ram_ctrl:u2|ledr ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|ledg|clk                ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|ledr|clk                ;
; 0.398  ; 0.398        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error~clkctrl|inclk[0]  ;
; 0.398  ; 0.398        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error|q                 ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error~clkctrl|inclk[0]  ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|error~clkctrl|outclk    ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|ledg|clk                ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; dual_port_ram_ctrl:u2|error ; Rise       ; u2|ledr|clk                ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u2|u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.786 ; 5.002        ; 0.216          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk1                                           ;
; 4.786 ; 5.002        ; 0.216          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk2                                           ;
; 4.787 ; 5.003        ; 0.216          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|clk1                                              ;
; 4.810 ; 4.994        ; 0.184          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk1                                           ;
; 4.810 ; 4.994        ; 0.184          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk2                                           ;
; 4.811 ; 4.995        ; 0.184          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|clk1                                              ;
; 4.990 ; 4.990        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|wr_clk1|clk                                                          ;
; 4.990 ; 4.990        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|wr_clk2|clk                                                          ;
; 4.991 ; 4.991        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|clk1|clk                                                             ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|u2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 5.008 ; 5.008        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|wr_clk1|clk                                                          ;
; 5.008 ; 5.008        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|wr_clk2|clk                                                          ;
; 5.009 ; 5.009        ; 0.000          ; High Pulse Width ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2|clk1|clk                                                             ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|clk1                                              ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk1                                           ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dual_port_ram_ctrl:u2|wr_clk2                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25m'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 19.351 ; 19.581       ; 0.230          ; High Pulse Width ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.351 ; 19.581       ; 0.230          ; High Pulse Width ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 19.351 ; 19.581       ; 0.230          ; High Pulse Width ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_re_reg       ;
; 19.351 ; 19.581       ; 0.230          ; High Pulse Width ; clk_25m ; Fall       ; dual_port_ram_ctrl:u2|ram:u1|altsyncram:altsyncram_component|altsyncram_8ne2:auto_generated|ram_block1a0~porta_we_reg       ;
; 19.402 ; 19.586       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[0]                                                                                          ;
; 19.402 ; 19.586       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[1]                                                                                          ;
; 19.402 ; 19.586       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[2]                                                                                          ;
; 19.402 ; 19.586       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[3]                                                                                          ;
; 19.402 ; 19.586       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[4]                                                                                          ;
; 19.402 ; 19.586       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[5]                                                                                          ;
; 19.402 ; 19.586       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[6]                                                                                          ;
; 19.402 ; 19.586       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|address_a[7]                                                                                          ;
; 19.402 ; 19.586       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[0]                                                                                             ;
; 19.402 ; 19.586       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[1]                                                                                             ;
; 19.402 ; 19.586       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|rden_a                                                                                                ;
; 19.402 ; 19.586       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|wren_a                                                                                                ;
; 19.403 ; 19.587       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[2]                                                                                             ;
; 19.403 ; 19.587       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[3]                                                                                             ;
; 19.403 ; 19.587       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[4]                                                                                             ;
; 19.403 ; 19.587       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[5]                                                                                             ;
; 19.403 ; 19.587       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[6]                                                                                             ;
; 19.403 ; 19.587       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data_a[7]                                                                                             ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[0]                                                                                               ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[1]                                                                                               ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[2]                                                                                               ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[3]                                                                                               ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[4]                                                                                               ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[5]                                                                                               ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[6]                                                                                               ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[7]                                                                                               ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[8]                                                                                               ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[9]                                                                                               ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[0]                                                                                                         ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[1]                                                                                                         ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[2]                                                                                                         ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[3]                                                                                                         ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[4]                                                                                                         ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[5]                                                                                                         ;
; 19.582 ; 19.582       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|address_a[0]|clk                                                                                                         ;
; 19.582 ; 19.582       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|address_a[1]|clk                                                                                                         ;
; 19.582 ; 19.582       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|address_a[2]|clk                                                                                                         ;
; 19.582 ; 19.582       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|address_a[3]|clk                                                                                                         ;
; 19.582 ; 19.582       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|address_a[4]|clk                                                                                                         ;
; 19.582 ; 19.582       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|address_a[5]|clk                                                                                                         ;
; 19.582 ; 19.582       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|address_a[6]|clk                                                                                                         ;
; 19.582 ; 19.582       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|address_a[7]|clk                                                                                                         ;
; 19.582 ; 19.582       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data_a[0]|clk                                                                                                            ;
; 19.582 ; 19.582       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data_a[1]|clk                                                                                                            ;
; 19.582 ; 19.582       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|rden_a|clk                                                                                                               ;
; 19.582 ; 19.582       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|wren_a|clk                                                                                                               ;
; 19.583 ; 19.583       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data_a[2]|clk                                                                                                            ;
; 19.583 ; 19.583       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data_a[3]|clk                                                                                                            ;
; 19.583 ; 19.583       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data_a[4]|clk                                                                                                            ;
; 19.583 ; 19.583       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data_a[5]|clk                                                                                                            ;
; 19.583 ; 19.583       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data_a[6]|clk                                                                                                            ;
; 19.583 ; 19.583       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data_a[7]|clk                                                                                                            ;
; 19.583 ; 19.583       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|u1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                 ;
; 19.587 ; 19.587       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0]                                                                           ;
; 19.587 ; 19.587       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|observablevcoout                                                                 ;
; 19.591 ; 19.591       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|clk_a~clkctrl|inclk[0]                                                                                                   ;
; 19.591 ; 19.591       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|clk_a~clkctrl|outclk                                                                                                     ;
; 19.620 ; 19.620       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; clk_25m~input|o                                                                                                             ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u1|rst_cnt[0]|clk                                                                                                           ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u1|rst_cnt[1]|clk                                                                                                           ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u1|rst_cnt[2]|clk                                                                                                           ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u1|rst_cnt[3]|clk                                                                                                           ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u1|rst_cnt[4]|clk                                                                                                           ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u1|rst_cnt[5]|clk                                                                                                           ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[0]|clk                                                                                                              ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[1]|clk                                                                                                              ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[2]|clk                                                                                                              ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[3]|clk                                                                                                              ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[4]|clk                                                                                                              ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[5]|clk                                                                                                              ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[6]|clk                                                                                                              ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[7]|clk                                                                                                              ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[8]|clk                                                                                                              ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|data[9]|clk                                                                                                              ;
; 19.629 ; 19.629       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|inclk[0]                                                                         ;
; 19.634 ; 19.634       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; clk_25m~inputclkctrl|inclk[0]                                                                                               ;
; 19.634 ; 19.634       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; clk_25m~inputclkctrl|outclk                                                                                                 ;
; 19.679 ; 19.679       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|clk_a|combout                                                                                                            ;
; 19.682 ; 19.682       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; u2|clk_a|datac                                                                                                              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25m ; Rise       ; clk_25m~input|i                                                                                                             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25m ; Rise       ; clk_25m~input|i                                                                                                             ;
; 20.153 ; 20.369       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[0]                                                                                               ;
; 20.153 ; 20.369       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[1]                                                                                               ;
; 20.153 ; 20.369       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[2]                                                                                               ;
; 20.153 ; 20.369       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[3]                                                                                               ;
; 20.153 ; 20.369       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[4]                                                                                               ;
; 20.153 ; 20.369       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[5]                                                                                               ;
; 20.153 ; 20.369       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[6]                                                                                               ;
; 20.153 ; 20.369       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[7]                                                                                               ;
; 20.153 ; 20.369       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[8]                                                                                               ;
; 20.153 ; 20.369       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; dual_port_ram_ctrl:u2|data[9]                                                                                               ;
; 20.154 ; 20.370       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[0]                                                                                                         ;
; 20.154 ; 20.370       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[1]                                                                                                         ;
; 20.154 ; 20.370       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[2]                                                                                                         ;
; 20.154 ; 20.370       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[3]                                                                                                         ;
; 20.154 ; 20.370       ; 0.216          ; High Pulse Width ; clk_25m ; Rise       ; rst_n:u1|rst_cnt[4]                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+------------+--------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+-------+------------+---------------------------------------------------+
; ab[*]     ; cs0        ; -0.051 ; 0.583 ; Fall       ; cs0                                               ;
;  ab[16]   ; cs0        ; -0.294 ; 0.316 ; Fall       ; cs0                                               ;
;  ab[17]   ; cs0        ; -0.302 ; 0.307 ; Fall       ; cs0                                               ;
;  ab[18]   ; cs0        ; -0.324 ; 0.277 ; Fall       ; cs0                                               ;
;  ab[19]   ; cs0        ; -0.051 ; 0.583 ; Fall       ; cs0                                               ;
;  ab[20]   ; cs0        ; -0.116 ; 0.514 ; Fall       ; cs0                                               ;
;  ab[21]   ; cs0        ; -0.136 ; 0.491 ; Fall       ; cs0                                               ;
;  ab[22]   ; cs0        ; -0.149 ; 0.474 ; Fall       ; cs0                                               ;
;  ab[23]   ; cs0        ; -0.309 ; 0.295 ; Fall       ; cs0                                               ;
; cs0       ; cs0        ; -0.311 ; 0.060 ; Fall       ; cs0                                               ;
; db[*]     ; cs0        ; 0.076  ; 0.734 ; Fall       ; cs0                                               ;
;  db[0]    ; cs0        ; -0.340 ; 0.259 ; Fall       ; cs0                                               ;
;  db[1]    ; cs0        ; -0.312 ; 0.289 ; Fall       ; cs0                                               ;
;  db[2]    ; cs0        ; -0.370 ; 0.224 ; Fall       ; cs0                                               ;
;  db[3]    ; cs0        ; -0.121 ; 0.505 ; Fall       ; cs0                                               ;
;  db[4]    ; cs0        ; -0.299 ; 0.300 ; Fall       ; cs0                                               ;
;  db[5]    ; cs0        ; -0.309 ; 0.289 ; Fall       ; cs0                                               ;
;  db[6]    ; cs0        ; -0.144 ; 0.479 ; Fall       ; cs0                                               ;
;  db[7]    ; cs0        ; -0.278 ; 0.327 ; Fall       ; cs0                                               ;
;  db[8]    ; cs0        ; -0.096 ; 0.538 ; Fall       ; cs0                                               ;
;  db[9]    ; cs0        ; -0.085 ; 0.567 ; Fall       ; cs0                                               ;
;  db[10]   ; cs0        ; -0.124 ; 0.494 ; Fall       ; cs0                                               ;
;  db[11]   ; cs0        ; -0.100 ; 0.521 ; Fall       ; cs0                                               ;
;  db[12]   ; cs0        ; 0.015  ; 0.672 ; Fall       ; cs0                                               ;
;  db[13]   ; cs0        ; 0.076  ; 0.734 ; Fall       ; cs0                                               ;
;  db[14]   ; cs0        ; -0.204 ; 0.427 ; Fall       ; cs0                                               ;
;  db[15]   ; cs0        ; -0.106 ; 0.515 ; Fall       ; cs0                                               ;
; rdn       ; cs0        ; 0.715  ; 1.235 ; Fall       ; cs0                                               ;
; clk_25m   ; clk_25m    ; 1.056  ; 1.389 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; cs0       ; clk_25m    ; 0.752  ; 1.146 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; wrn       ; clk_25m    ; 1.991  ; 2.523 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ab[*]     ; cs0        ; 0.557  ; -0.037 ; Fall       ; cs0                                               ;
;  ab[16]   ; cs0        ; 0.528  ; -0.074 ; Fall       ; cs0                                               ;
;  ab[17]   ; cs0        ; 0.536  ; -0.066 ; Fall       ; cs0                                               ;
;  ab[18]   ; cs0        ; 0.557  ; -0.037 ; Fall       ; cs0                                               ;
;  ab[19]   ; cs0        ; 0.294  ; -0.331 ; Fall       ; cs0                                               ;
;  ab[20]   ; cs0        ; 0.357  ; -0.265 ; Fall       ; cs0                                               ;
;  ab[21]   ; cs0        ; 0.375  ; -0.243 ; Fall       ; cs0                                               ;
;  ab[22]   ; cs0        ; 0.388  ; -0.226 ; Fall       ; cs0                                               ;
;  ab[23]   ; cs0        ; 0.542  ; -0.055 ; Fall       ; cs0                                               ;
; cs0       ; cs0        ; 0.591  ; 0.224  ; Fall       ; cs0                                               ;
; db[*]     ; cs0        ; 0.602  ; 0.016  ; Fall       ; cs0                                               ;
;  db[0]    ; cs0        ; 0.572  ; -0.019 ; Fall       ; cs0                                               ;
;  db[1]    ; cs0        ; 0.546  ; -0.048 ; Fall       ; cs0                                               ;
;  db[2]    ; cs0        ; 0.602  ; 0.016  ; Fall       ; cs0                                               ;
;  db[3]    ; cs0        ; 0.362  ; -0.256 ; Fall       ; cs0                                               ;
;  db[4]    ; cs0        ; 0.532  ; -0.059 ; Fall       ; cs0                                               ;
;  db[5]    ; cs0        ; 0.541  ; -0.048 ; Fall       ; cs0                                               ;
;  db[6]    ; cs0        ; 0.383  ; -0.232 ; Fall       ; cs0                                               ;
;  db[7]    ; cs0        ; 0.512  ; -0.086 ; Fall       ; cs0                                               ;
;  db[8]    ; cs0        ; 0.336  ; -0.289 ; Fall       ; cs0                                               ;
;  db[9]    ; cs0        ; 0.326  ; -0.316 ; Fall       ; cs0                                               ;
;  db[10]   ; cs0        ; 0.364  ; -0.246 ; Fall       ; cs0                                               ;
;  db[11]   ; cs0        ; 0.340  ; -0.272 ; Fall       ; cs0                                               ;
;  db[12]   ; cs0        ; 0.231  ; -0.417 ; Fall       ; cs0                                               ;
;  db[13]   ; cs0        ; 0.172  ; -0.477 ; Fall       ; cs0                                               ;
;  db[14]   ; cs0        ; 0.441  ; -0.180 ; Fall       ; cs0                                               ;
;  db[15]   ; cs0        ; 0.346  ; -0.267 ; Fall       ; cs0                                               ;
; rdn       ; cs0        ; -0.416 ; -0.923 ; Fall       ; cs0                                               ;
; clk_25m   ; clk_25m    ; -0.709 ; -1.037 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; cs0       ; clk_25m    ; -0.406 ; -0.807 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; wrn       ; clk_25m    ; -1.594 ; -2.129 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; db[*]     ; cs0                         ; 6.686 ; 6.786 ; Fall       ; cs0                         ;
;  db[0]    ; cs0                         ; 6.334 ; 6.386 ; Fall       ; cs0                         ;
;  db[1]    ; cs0                         ; 6.171 ; 6.193 ; Fall       ; cs0                         ;
;  db[2]    ; cs0                         ; 5.975 ; 6.034 ; Fall       ; cs0                         ;
;  db[3]    ; cs0                         ; 6.358 ; 6.430 ; Fall       ; cs0                         ;
;  db[4]    ; cs0                         ; 6.278 ; 6.344 ; Fall       ; cs0                         ;
;  db[5]    ; cs0                         ; 6.389 ; 6.452 ; Fall       ; cs0                         ;
;  db[6]    ; cs0                         ; 6.276 ; 6.321 ; Fall       ; cs0                         ;
;  db[7]    ; cs0                         ; 6.254 ; 6.313 ; Fall       ; cs0                         ;
;  db[8]    ; cs0                         ; 6.621 ; 6.701 ; Fall       ; cs0                         ;
;  db[9]    ; cs0                         ; 6.614 ; 6.697 ; Fall       ; cs0                         ;
;  db[10]   ; cs0                         ; 6.613 ; 6.692 ; Fall       ; cs0                         ;
;  db[11]   ; cs0                         ; 6.634 ; 6.724 ; Fall       ; cs0                         ;
;  db[12]   ; cs0                         ; 6.686 ; 6.786 ; Fall       ; cs0                         ;
;  db[13]   ; cs0                         ; 6.679 ; 6.770 ; Fall       ; cs0                         ;
;  db[14]   ; cs0                         ; 6.229 ; 6.325 ; Fall       ; cs0                         ;
;  db[15]   ; cs0                         ; 6.534 ; 6.612 ; Fall       ; cs0                         ;
; led_green ; dual_port_ram_ctrl:u2|error ; 4.572 ; 4.725 ; Rise       ; dual_port_ram_ctrl:u2|error ;
; led_red   ; dual_port_ram_ctrl:u2|error ; 5.296 ; 5.072 ; Rise       ; dual_port_ram_ctrl:u2|error ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; db[*]     ; cs0                         ; 5.746 ; 5.803 ; Fall       ; cs0                         ;
;  db[0]    ; cs0                         ; 6.096 ; 6.144 ; Fall       ; cs0                         ;
;  db[1]    ; cs0                         ; 5.940 ; 5.960 ; Fall       ; cs0                         ;
;  db[2]    ; cs0                         ; 5.746 ; 5.803 ; Fall       ; cs0                         ;
;  db[3]    ; cs0                         ; 6.120 ; 6.188 ; Fall       ; cs0                         ;
;  db[4]    ; cs0                         ; 6.044 ; 6.106 ; Fall       ; cs0                         ;
;  db[5]    ; cs0                         ; 6.150 ; 6.209 ; Fall       ; cs0                         ;
;  db[6]    ; cs0                         ; 6.041 ; 6.084 ; Fall       ; cs0                         ;
;  db[7]    ; cs0                         ; 6.021 ; 6.077 ; Fall       ; cs0                         ;
;  db[8]    ; cs0                         ; 6.373 ; 6.449 ; Fall       ; cs0                         ;
;  db[9]    ; cs0                         ; 6.366 ; 6.445 ; Fall       ; cs0                         ;
;  db[10]   ; cs0                         ; 6.365 ; 6.440 ; Fall       ; cs0                         ;
;  db[11]   ; cs0                         ; 6.386 ; 6.471 ; Fall       ; cs0                         ;
;  db[12]   ; cs0                         ; 6.436 ; 6.530 ; Fall       ; cs0                         ;
;  db[13]   ; cs0                         ; 6.429 ; 6.515 ; Fall       ; cs0                         ;
;  db[14]   ; cs0                         ; 5.992 ; 6.084 ; Fall       ; cs0                         ;
;  db[15]   ; cs0                         ; 6.290 ; 6.363 ; Fall       ; cs0                         ;
; led_green ; dual_port_ram_ctrl:u2|error ; 4.405 ; 4.550 ; Rise       ; dual_port_ram_ctrl:u2|error ;
; led_red   ; dual_port_ram_ctrl:u2|error ; 5.099 ; 4.885 ; Rise       ; dual_port_ram_ctrl:u2|error ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; rdn        ; db[0]       ; 4.099 ; 4.039 ; 4.655 ; 4.595 ;
; rdn        ; db[1]       ; 4.097 ; 4.037 ; 4.655 ; 4.595 ;
; rdn        ; db[2]       ; 4.001 ; 3.975 ; 4.559 ; 4.533 ;
; rdn        ; db[3]       ; 4.520 ; 4.460 ; 5.025 ; 4.965 ;
; rdn        ; db[4]       ; 4.315 ; 4.255 ; 4.843 ; 4.783 ;
; rdn        ; db[5]       ; 4.291 ; 4.231 ; 4.820 ; 4.760 ;
; rdn        ; db[6]       ; 4.325 ; 4.265 ; 4.851 ; 4.791 ;
; rdn        ; db[7]       ; 4.325 ; 4.265 ; 4.851 ; 4.791 ;
; rdn        ; db[8]       ; 4.498 ; 4.438 ; 5.005 ; 4.945 ;
; rdn        ; db[9]       ; 4.498 ; 4.438 ; 5.005 ; 4.945 ;
; rdn        ; db[10]      ; 4.520 ; 4.460 ; 5.025 ; 4.965 ;
; rdn        ; db[11]      ; 4.498 ; 4.438 ; 5.005 ; 4.945 ;
; rdn        ; db[12]      ; 4.536 ; 4.476 ; 5.034 ; 4.974 ;
; rdn        ; db[13]      ; 4.536 ; 4.476 ; 5.034 ; 4.974 ;
; rdn        ; db[14]      ; 4.402 ; 4.376 ; 4.909 ; 4.883 ;
; rdn        ; db[15]      ; 4.318 ; 4.258 ; 4.844 ; 4.784 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; rdn        ; db[0]       ; 3.978 ; 3.918 ; 4.527 ; 4.467 ;
; rdn        ; db[1]       ; 3.975 ; 3.915 ; 4.527 ; 4.467 ;
; rdn        ; db[2]       ; 3.879 ; 3.853 ; 4.431 ; 4.405 ;
; rdn        ; db[3]       ; 4.382 ; 4.322 ; 4.883 ; 4.823 ;
; rdn        ; db[4]       ; 4.185 ; 4.125 ; 4.708 ; 4.648 ;
; rdn        ; db[5]       ; 4.162 ; 4.102 ; 4.686 ; 4.626 ;
; rdn        ; db[6]       ; 4.195 ; 4.135 ; 4.716 ; 4.656 ;
; rdn        ; db[7]       ; 4.195 ; 4.135 ; 4.716 ; 4.656 ;
; rdn        ; db[8]       ; 4.361 ; 4.301 ; 4.863 ; 4.803 ;
; rdn        ; db[9]       ; 4.361 ; 4.301 ; 4.863 ; 4.803 ;
; rdn        ; db[10]      ; 4.382 ; 4.322 ; 4.883 ; 4.823 ;
; rdn        ; db[11]      ; 4.361 ; 4.301 ; 4.863 ; 4.803 ;
; rdn        ; db[12]      ; 4.397 ; 4.337 ; 4.892 ; 4.832 ;
; rdn        ; db[13]      ; 4.397 ; 4.337 ; 4.892 ; 4.832 ;
; rdn        ; db[14]      ; 4.265 ; 4.239 ; 4.767 ; 4.741 ;
; rdn        ; db[15]      ; 4.188 ; 4.128 ; 4.709 ; 4.649 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; db[*]     ; cs0        ; 3.384 ; 3.358 ; Rise       ; cs0             ;
;  db[0]    ; cs0        ; 3.480 ; 3.420 ; Rise       ; cs0             ;
;  db[1]    ; cs0        ; 3.480 ; 3.420 ; Rise       ; cs0             ;
;  db[2]    ; cs0        ; 3.384 ; 3.358 ; Rise       ; cs0             ;
;  db[3]    ; cs0        ; 3.850 ; 3.790 ; Rise       ; cs0             ;
;  db[4]    ; cs0        ; 3.668 ; 3.608 ; Rise       ; cs0             ;
;  db[5]    ; cs0        ; 3.645 ; 3.585 ; Rise       ; cs0             ;
;  db[6]    ; cs0        ; 3.676 ; 3.616 ; Rise       ; cs0             ;
;  db[7]    ; cs0        ; 3.676 ; 3.616 ; Rise       ; cs0             ;
;  db[8]    ; cs0        ; 3.830 ; 3.770 ; Rise       ; cs0             ;
;  db[9]    ; cs0        ; 3.830 ; 3.770 ; Rise       ; cs0             ;
;  db[10]   ; cs0        ; 3.850 ; 3.790 ; Rise       ; cs0             ;
;  db[11]   ; cs0        ; 3.830 ; 3.770 ; Rise       ; cs0             ;
;  db[12]   ; cs0        ; 3.859 ; 3.799 ; Rise       ; cs0             ;
;  db[13]   ; cs0        ; 3.859 ; 3.799 ; Rise       ; cs0             ;
;  db[14]   ; cs0        ; 3.734 ; 3.708 ; Rise       ; cs0             ;
;  db[15]   ; cs0        ; 3.669 ; 3.609 ; Rise       ; cs0             ;
; db[*]     ; cs0        ; 3.384 ; 3.358 ; Fall       ; cs0             ;
;  db[0]    ; cs0        ; 3.480 ; 3.420 ; Fall       ; cs0             ;
;  db[1]    ; cs0        ; 3.480 ; 3.420 ; Fall       ; cs0             ;
;  db[2]    ; cs0        ; 3.384 ; 3.358 ; Fall       ; cs0             ;
;  db[3]    ; cs0        ; 3.850 ; 3.790 ; Fall       ; cs0             ;
;  db[4]    ; cs0        ; 3.668 ; 3.608 ; Fall       ; cs0             ;
;  db[5]    ; cs0        ; 3.645 ; 3.585 ; Fall       ; cs0             ;
;  db[6]    ; cs0        ; 3.676 ; 3.616 ; Fall       ; cs0             ;
;  db[7]    ; cs0        ; 3.676 ; 3.616 ; Fall       ; cs0             ;
;  db[8]    ; cs0        ; 3.830 ; 3.770 ; Fall       ; cs0             ;
;  db[9]    ; cs0        ; 3.830 ; 3.770 ; Fall       ; cs0             ;
;  db[10]   ; cs0        ; 3.850 ; 3.790 ; Fall       ; cs0             ;
;  db[11]   ; cs0        ; 3.830 ; 3.770 ; Fall       ; cs0             ;
;  db[12]   ; cs0        ; 3.859 ; 3.799 ; Fall       ; cs0             ;
;  db[13]   ; cs0        ; 3.859 ; 3.799 ; Fall       ; cs0             ;
;  db[14]   ; cs0        ; 3.734 ; 3.708 ; Fall       ; cs0             ;
;  db[15]   ; cs0        ; 3.669 ; 3.609 ; Fall       ; cs0             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; db[*]     ; cs0        ; 3.284 ; 3.258 ; Rise       ; cs0             ;
;  db[0]    ; cs0        ; 3.380 ; 3.320 ; Rise       ; cs0             ;
;  db[1]    ; cs0        ; 3.380 ; 3.320 ; Rise       ; cs0             ;
;  db[2]    ; cs0        ; 3.284 ; 3.258 ; Rise       ; cs0             ;
;  db[3]    ; cs0        ; 3.736 ; 3.676 ; Rise       ; cs0             ;
;  db[4]    ; cs0        ; 3.561 ; 3.501 ; Rise       ; cs0             ;
;  db[5]    ; cs0        ; 3.539 ; 3.479 ; Rise       ; cs0             ;
;  db[6]    ; cs0        ; 3.569 ; 3.509 ; Rise       ; cs0             ;
;  db[7]    ; cs0        ; 3.569 ; 3.509 ; Rise       ; cs0             ;
;  db[8]    ; cs0        ; 3.716 ; 3.656 ; Rise       ; cs0             ;
;  db[9]    ; cs0        ; 3.716 ; 3.656 ; Rise       ; cs0             ;
;  db[10]   ; cs0        ; 3.736 ; 3.676 ; Rise       ; cs0             ;
;  db[11]   ; cs0        ; 3.716 ; 3.656 ; Rise       ; cs0             ;
;  db[12]   ; cs0        ; 3.745 ; 3.685 ; Rise       ; cs0             ;
;  db[13]   ; cs0        ; 3.745 ; 3.685 ; Rise       ; cs0             ;
;  db[14]   ; cs0        ; 3.620 ; 3.594 ; Rise       ; cs0             ;
;  db[15]   ; cs0        ; 3.562 ; 3.502 ; Rise       ; cs0             ;
; db[*]     ; cs0        ; 3.284 ; 3.258 ; Fall       ; cs0             ;
;  db[0]    ; cs0        ; 3.380 ; 3.320 ; Fall       ; cs0             ;
;  db[1]    ; cs0        ; 3.380 ; 3.320 ; Fall       ; cs0             ;
;  db[2]    ; cs0        ; 3.284 ; 3.258 ; Fall       ; cs0             ;
;  db[3]    ; cs0        ; 3.736 ; 3.676 ; Fall       ; cs0             ;
;  db[4]    ; cs0        ; 3.561 ; 3.501 ; Fall       ; cs0             ;
;  db[5]    ; cs0        ; 3.539 ; 3.479 ; Fall       ; cs0             ;
;  db[6]    ; cs0        ; 3.569 ; 3.509 ; Fall       ; cs0             ;
;  db[7]    ; cs0        ; 3.569 ; 3.509 ; Fall       ; cs0             ;
;  db[8]    ; cs0        ; 3.716 ; 3.656 ; Fall       ; cs0             ;
;  db[9]    ; cs0        ; 3.716 ; 3.656 ; Fall       ; cs0             ;
;  db[10]   ; cs0        ; 3.736 ; 3.676 ; Fall       ; cs0             ;
;  db[11]   ; cs0        ; 3.716 ; 3.656 ; Fall       ; cs0             ;
;  db[12]   ; cs0        ; 3.745 ; 3.685 ; Fall       ; cs0             ;
;  db[13]   ; cs0        ; 3.745 ; 3.685 ; Fall       ; cs0             ;
;  db[14]   ; cs0        ; 3.620 ; 3.594 ; Fall       ; cs0             ;
;  db[15]   ; cs0        ; 3.562 ; 3.502 ; Fall       ; cs0             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; db[*]     ; cs0        ; 2.949     ; 2.975     ; Rise       ; cs0             ;
;  db[0]    ; cs0        ; 3.013     ; 3.073     ; Rise       ; cs0             ;
;  db[1]    ; cs0        ; 3.011     ; 3.071     ; Rise       ; cs0             ;
;  db[2]    ; cs0        ; 2.949     ; 2.975     ; Rise       ; cs0             ;
;  db[3]    ; cs0        ; 3.434     ; 3.494     ; Rise       ; cs0             ;
;  db[4]    ; cs0        ; 3.229     ; 3.289     ; Rise       ; cs0             ;
;  db[5]    ; cs0        ; 3.205     ; 3.265     ; Rise       ; cs0             ;
;  db[6]    ; cs0        ; 3.239     ; 3.299     ; Rise       ; cs0             ;
;  db[7]    ; cs0        ; 3.239     ; 3.299     ; Rise       ; cs0             ;
;  db[8]    ; cs0        ; 3.412     ; 3.472     ; Rise       ; cs0             ;
;  db[9]    ; cs0        ; 3.412     ; 3.472     ; Rise       ; cs0             ;
;  db[10]   ; cs0        ; 3.434     ; 3.494     ; Rise       ; cs0             ;
;  db[11]   ; cs0        ; 3.412     ; 3.472     ; Rise       ; cs0             ;
;  db[12]   ; cs0        ; 3.450     ; 3.510     ; Rise       ; cs0             ;
;  db[13]   ; cs0        ; 3.450     ; 3.510     ; Rise       ; cs0             ;
;  db[14]   ; cs0        ; 3.350     ; 3.376     ; Rise       ; cs0             ;
;  db[15]   ; cs0        ; 3.232     ; 3.292     ; Rise       ; cs0             ;
; db[*]     ; cs0        ; 2.949     ; 2.975     ; Fall       ; cs0             ;
;  db[0]    ; cs0        ; 3.013     ; 3.073     ; Fall       ; cs0             ;
;  db[1]    ; cs0        ; 3.011     ; 3.071     ; Fall       ; cs0             ;
;  db[2]    ; cs0        ; 2.949     ; 2.975     ; Fall       ; cs0             ;
;  db[3]    ; cs0        ; 3.434     ; 3.494     ; Fall       ; cs0             ;
;  db[4]    ; cs0        ; 3.229     ; 3.289     ; Fall       ; cs0             ;
;  db[5]    ; cs0        ; 3.205     ; 3.265     ; Fall       ; cs0             ;
;  db[6]    ; cs0        ; 3.239     ; 3.299     ; Fall       ; cs0             ;
;  db[7]    ; cs0        ; 3.239     ; 3.299     ; Fall       ; cs0             ;
;  db[8]    ; cs0        ; 3.412     ; 3.472     ; Fall       ; cs0             ;
;  db[9]    ; cs0        ; 3.412     ; 3.472     ; Fall       ; cs0             ;
;  db[10]   ; cs0        ; 3.434     ; 3.494     ; Fall       ; cs0             ;
;  db[11]   ; cs0        ; 3.412     ; 3.472     ; Fall       ; cs0             ;
;  db[12]   ; cs0        ; 3.450     ; 3.510     ; Fall       ; cs0             ;
;  db[13]   ; cs0        ; 3.450     ; 3.510     ; Fall       ; cs0             ;
;  db[14]   ; cs0        ; 3.350     ; 3.376     ; Fall       ; cs0             ;
;  db[15]   ; cs0        ; 3.232     ; 3.292     ; Fall       ; cs0             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; db[*]     ; cs0        ; 2.846     ; 2.872     ; Rise       ; cs0             ;
;  db[0]    ; cs0        ; 2.911     ; 2.971     ; Rise       ; cs0             ;
;  db[1]    ; cs0        ; 2.908     ; 2.968     ; Rise       ; cs0             ;
;  db[2]    ; cs0        ; 2.846     ; 2.872     ; Rise       ; cs0             ;
;  db[3]    ; cs0        ; 3.315     ; 3.375     ; Rise       ; cs0             ;
;  db[4]    ; cs0        ; 3.118     ; 3.178     ; Rise       ; cs0             ;
;  db[5]    ; cs0        ; 3.095     ; 3.155     ; Rise       ; cs0             ;
;  db[6]    ; cs0        ; 3.128     ; 3.188     ; Rise       ; cs0             ;
;  db[7]    ; cs0        ; 3.128     ; 3.188     ; Rise       ; cs0             ;
;  db[8]    ; cs0        ; 3.294     ; 3.354     ; Rise       ; cs0             ;
;  db[9]    ; cs0        ; 3.294     ; 3.354     ; Rise       ; cs0             ;
;  db[10]   ; cs0        ; 3.315     ; 3.375     ; Rise       ; cs0             ;
;  db[11]   ; cs0        ; 3.294     ; 3.354     ; Rise       ; cs0             ;
;  db[12]   ; cs0        ; 3.330     ; 3.390     ; Rise       ; cs0             ;
;  db[13]   ; cs0        ; 3.330     ; 3.390     ; Rise       ; cs0             ;
;  db[14]   ; cs0        ; 3.232     ; 3.258     ; Rise       ; cs0             ;
;  db[15]   ; cs0        ; 3.121     ; 3.181     ; Rise       ; cs0             ;
; db[*]     ; cs0        ; 2.846     ; 2.872     ; Fall       ; cs0             ;
;  db[0]    ; cs0        ; 2.911     ; 2.971     ; Fall       ; cs0             ;
;  db[1]    ; cs0        ; 2.908     ; 2.968     ; Fall       ; cs0             ;
;  db[2]    ; cs0        ; 2.846     ; 2.872     ; Fall       ; cs0             ;
;  db[3]    ; cs0        ; 3.315     ; 3.375     ; Fall       ; cs0             ;
;  db[4]    ; cs0        ; 3.118     ; 3.178     ; Fall       ; cs0             ;
;  db[5]    ; cs0        ; 3.095     ; 3.155     ; Fall       ; cs0             ;
;  db[6]    ; cs0        ; 3.128     ; 3.188     ; Fall       ; cs0             ;
;  db[7]    ; cs0        ; 3.128     ; 3.188     ; Fall       ; cs0             ;
;  db[8]    ; cs0        ; 3.294     ; 3.354     ; Fall       ; cs0             ;
;  db[9]    ; cs0        ; 3.294     ; 3.354     ; Fall       ; cs0             ;
;  db[10]   ; cs0        ; 3.315     ; 3.375     ; Fall       ; cs0             ;
;  db[11]   ; cs0        ; 3.294     ; 3.354     ; Fall       ; cs0             ;
;  db[12]   ; cs0        ; 3.330     ; 3.390     ; Fall       ; cs0             ;
;  db[13]   ; cs0        ; 3.330     ; 3.390     ; Fall       ; cs0             ;
;  db[14]   ; cs0        ; 3.232     ; 3.258     ; Fall       ; cs0             ;
;  db[15]   ; cs0        ; 3.121     ; 3.181     ; Fall       ; cs0             ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+----------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                   ; -11.040 ; -2.192  ; -4.154   ; -1.316  ; -3.201              ;
;  clk_25m                                           ; -0.256  ; -2.192  ; 36.662   ; -1.316  ; 19.351              ;
;  cs0                                               ; 0.210   ; -0.272  ; N/A      ; N/A     ; -3.201              ;
;  dual_port_ram_ctrl:u2|clk1                        ; -11.040 ; -0.497  ; -4.154   ; 0.201   ; -3.201              ;
;  dual_port_ram_ctrl:u2|error                       ; N/A     ; N/A     ; -1.051   ; 0.430   ; -1.487              ;
;  u2|u2|altpll_component|auto_generated|pll1|clk[0] ; -1.212  ; 0.269   ; 3.277    ; 2.193   ; 4.698               ;
; Design-wide TNS                                    ; -29.743 ; -39.802 ; -21.337  ; -19.385 ; -56.714             ;
;  clk_25m                                           ; -0.592  ; -35.645 ; 0.000    ; -19.385 ; 0.000               ;
;  cs0                                               ; 0.000   ; -0.272  ; N/A      ; N/A     ; -12.603             ;
;  dual_port_ram_ctrl:u2|clk1                        ; -28.181 ; -5.075  ; -19.235  ; 0.000   ; -41.137             ;
;  dual_port_ram_ctrl:u2|error                       ; N/A     ; N/A     ; -2.102   ; 0.000   ; -2.974              ;
;  u2|u2|altpll_component|auto_generated|pll1|clk[0] ; -1.212  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------+---------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+------------+--------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+-------+------------+---------------------------------------------------+
; ab[*]     ; cs0        ; 0.537  ; 0.717 ; Fall       ; cs0                                               ;
;  ab[16]   ; cs0        ; -0.088 ; 0.316 ; Fall       ; cs0                                               ;
;  ab[17]   ; cs0        ; -0.095 ; 0.307 ; Fall       ; cs0                                               ;
;  ab[18]   ; cs0        ; -0.125 ; 0.277 ; Fall       ; cs0                                               ;
;  ab[19]   ; cs0        ; 0.537  ; 0.717 ; Fall       ; cs0                                               ;
;  ab[20]   ; cs0        ; 0.309  ; 0.545 ; Fall       ; cs0                                               ;
;  ab[21]   ; cs0        ; 0.268  ; 0.501 ; Fall       ; cs0                                               ;
;  ab[22]   ; cs0        ; 0.266  ; 0.487 ; Fall       ; cs0                                               ;
;  ab[23]   ; cs0        ; -0.106 ; 0.295 ; Fall       ; cs0                                               ;
; cs0       ; cs0        ; 0.270  ; 0.471 ; Fall       ; cs0                                               ;
; db[*]     ; cs0        ; 0.741  ; 0.963 ; Fall       ; cs0                                               ;
;  db[0]    ; cs0        ; -0.137 ; 0.259 ; Fall       ; cs0                                               ;
;  db[1]    ; cs0        ; -0.087 ; 0.289 ; Fall       ; cs0                                               ;
;  db[2]    ; cs0        ; -0.175 ; 0.224 ; Fall       ; cs0                                               ;
;  db[3]    ; cs0        ; 0.342  ; 0.548 ; Fall       ; cs0                                               ;
;  db[4]    ; cs0        ; -0.098 ; 0.300 ; Fall       ; cs0                                               ;
;  db[5]    ; cs0        ; -0.113 ; 0.289 ; Fall       ; cs0                                               ;
;  db[6]    ; cs0        ; 0.262  ; 0.483 ; Fall       ; cs0                                               ;
;  db[7]    ; cs0        ; -0.070 ; 0.327 ; Fall       ; cs0                                               ;
;  db[8]    ; cs0        ; 0.331  ; 0.598 ; Fall       ; cs0                                               ;
;  db[9]    ; cs0        ; 0.392  ; 0.672 ; Fall       ; cs0                                               ;
;  db[10]   ; cs0        ; 0.294  ; 0.503 ; Fall       ; cs0                                               ;
;  db[11]   ; cs0        ; 0.327  ; 0.546 ; Fall       ; cs0                                               ;
;  db[12]   ; cs0        ; 0.653  ; 0.888 ; Fall       ; cs0                                               ;
;  db[13]   ; cs0        ; 0.741  ; 0.963 ; Fall       ; cs0                                               ;
;  db[14]   ; cs0        ; 0.185  ; 0.436 ; Fall       ; cs0                                               ;
;  db[15]   ; cs0        ; 0.320  ; 0.540 ; Fall       ; cs0                                               ;
; rdn       ; cs0        ; 2.013  ; 2.606 ; Fall       ; cs0                                               ;
; clk_25m   ; clk_25m    ; 2.074  ; 2.193 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; cs0       ; clk_25m    ; 1.646  ; 1.632 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; wrn       ; clk_25m    ; 4.112  ; 4.368 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ab[*]     ; cs0        ; 0.646  ; 0.519  ; Fall       ; cs0                                               ;
;  ab[16]   ; cs0        ; 0.611  ; 0.474  ; Fall       ; cs0                                               ;
;  ab[17]   ; cs0        ; 0.617  ; 0.480  ; Fall       ; cs0                                               ;
;  ab[18]   ; cs0        ; 0.646  ; 0.519  ; Fall       ; cs0                                               ;
;  ab[19]   ; cs0        ; 0.294  ; 0.012  ; Fall       ; cs0                                               ;
;  ab[20]   ; cs0        ; 0.357  ; 0.150  ; Fall       ; cs0                                               ;
;  ab[21]   ; cs0        ; 0.375  ; 0.189  ; Fall       ; cs0                                               ;
;  ab[22]   ; cs0        ; 0.388  ; 0.204  ; Fall       ; cs0                                               ;
;  ab[23]   ; cs0        ; 0.627  ; 0.506  ; Fall       ; cs0                                               ;
; cs0       ; cs0        ; 0.591  ; 0.272  ; Fall       ; cs0                                               ;
; db[*]     ; cs0        ; 0.696  ; 0.583  ; Fall       ; cs0                                               ;
;  db[0]    ; cs0        ; 0.658  ; 0.533  ; Fall       ; cs0                                               ;
;  db[1]    ; cs0        ; 0.609  ; 0.514  ; Fall       ; cs0                                               ;
;  db[2]    ; cs0        ; 0.696  ; 0.583  ; Fall       ; cs0                                               ;
;  db[3]    ; cs0        ; 0.362  ; 0.146  ; Fall       ; cs0                                               ;
;  db[4]    ; cs0        ; 0.619  ; 0.495  ; Fall       ; cs0                                               ;
;  db[5]    ; cs0        ; 0.634  ; 0.508  ; Fall       ; cs0                                               ;
;  db[6]    ; cs0        ; 0.383  ; 0.205  ; Fall       ; cs0                                               ;
;  db[7]    ; cs0        ; 0.592  ; 0.463  ; Fall       ; cs0                                               ;
;  db[8]    ; cs0        ; 0.336  ; 0.105  ; Fall       ; cs0                                               ;
;  db[9]    ; cs0        ; 0.326  ; 0.041  ; Fall       ; cs0                                               ;
;  db[10]   ; cs0        ; 0.364  ; 0.183  ; Fall       ; cs0                                               ;
;  db[11]   ; cs0        ; 0.340  ; 0.146  ; Fall       ; cs0                                               ;
;  db[12]   ; cs0        ; 0.231  ; -0.142 ; Fall       ; cs0                                               ;
;  db[13]   ; cs0        ; 0.172  ; -0.210 ; Fall       ; cs0                                               ;
;  db[14]   ; cs0        ; 0.441  ; 0.251  ; Fall       ; cs0                                               ;
;  db[15]   ; cs0        ; 0.346  ; 0.153  ; Fall       ; cs0                                               ;
; rdn       ; cs0        ; -0.416 ; -0.923 ; Fall       ; cs0                                               ;
; clk_25m   ; clk_25m    ; -0.709 ; -1.037 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; cs0       ; clk_25m    ; -0.406 ; -0.694 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
; wrn       ; clk_25m    ; -1.594 ; -2.129 ; Rise       ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; db[*]     ; cs0                         ; 14.436 ; 14.145 ; Fall       ; cs0                         ;
;  db[0]    ; cs0                         ; 13.775 ; 13.454 ; Fall       ; cs0                         ;
;  db[1]    ; cs0                         ; 13.349 ; 13.068 ; Fall       ; cs0                         ;
;  db[2]    ; cs0                         ; 13.029 ; 12.799 ; Fall       ; cs0                         ;
;  db[3]    ; cs0                         ; 13.674 ; 13.471 ; Fall       ; cs0                         ;
;  db[4]    ; cs0                         ; 13.438 ; 13.301 ; Fall       ; cs0                         ;
;  db[5]    ; cs0                         ; 13.863 ; 13.543 ; Fall       ; cs0                         ;
;  db[6]    ; cs0                         ; 13.541 ; 13.292 ; Fall       ; cs0                         ;
;  db[7]    ; cs0                         ; 13.406 ; 13.246 ; Fall       ; cs0                         ;
;  db[8]    ; cs0                         ; 14.310 ; 13.987 ; Fall       ; cs0                         ;
;  db[9]    ; cs0                         ; 14.320 ; 13.983 ; Fall       ; cs0                         ;
;  db[10]   ; cs0                         ; 14.299 ; 13.975 ; Fall       ; cs0                         ;
;  db[11]   ; cs0                         ; 14.347 ; 14.016 ; Fall       ; cs0                         ;
;  db[12]   ; cs0                         ; 14.436 ; 14.145 ; Fall       ; cs0                         ;
;  db[13]   ; cs0                         ; 14.407 ; 14.118 ; Fall       ; cs0                         ;
;  db[14]   ; cs0                         ; 13.539 ; 13.346 ; Fall       ; cs0                         ;
;  db[15]   ; cs0                         ; 14.077 ; 13.805 ; Fall       ; cs0                         ;
; led_green ; dual_port_ram_ctrl:u2|error ; 10.114 ; 9.853  ; Rise       ; dual_port_ram_ctrl:u2|error ;
; led_red   ; dual_port_ram_ctrl:u2|error ; 11.000 ; 11.257 ; Rise       ; dual_port_ram_ctrl:u2|error ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; db[*]     ; cs0                         ; 5.746 ; 5.803 ; Fall       ; cs0                         ;
;  db[0]    ; cs0                         ; 6.096 ; 6.144 ; Fall       ; cs0                         ;
;  db[1]    ; cs0                         ; 5.940 ; 5.960 ; Fall       ; cs0                         ;
;  db[2]    ; cs0                         ; 5.746 ; 5.803 ; Fall       ; cs0                         ;
;  db[3]    ; cs0                         ; 6.120 ; 6.188 ; Fall       ; cs0                         ;
;  db[4]    ; cs0                         ; 6.044 ; 6.106 ; Fall       ; cs0                         ;
;  db[5]    ; cs0                         ; 6.150 ; 6.209 ; Fall       ; cs0                         ;
;  db[6]    ; cs0                         ; 6.041 ; 6.084 ; Fall       ; cs0                         ;
;  db[7]    ; cs0                         ; 6.021 ; 6.077 ; Fall       ; cs0                         ;
;  db[8]    ; cs0                         ; 6.373 ; 6.449 ; Fall       ; cs0                         ;
;  db[9]    ; cs0                         ; 6.366 ; 6.445 ; Fall       ; cs0                         ;
;  db[10]   ; cs0                         ; 6.365 ; 6.440 ; Fall       ; cs0                         ;
;  db[11]   ; cs0                         ; 6.386 ; 6.471 ; Fall       ; cs0                         ;
;  db[12]   ; cs0                         ; 6.436 ; 6.530 ; Fall       ; cs0                         ;
;  db[13]   ; cs0                         ; 6.429 ; 6.515 ; Fall       ; cs0                         ;
;  db[14]   ; cs0                         ; 5.992 ; 6.084 ; Fall       ; cs0                         ;
;  db[15]   ; cs0                         ; 6.290 ; 6.363 ; Fall       ; cs0                         ;
; led_green ; dual_port_ram_ctrl:u2|error ; 4.405 ; 4.550 ; Rise       ; dual_port_ram_ctrl:u2|error ;
; led_red   ; dual_port_ram_ctrl:u2|error ; 5.099 ; 4.885 ; Rise       ; dual_port_ram_ctrl:u2|error ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; rdn        ; db[0]       ; 8.402 ; 8.263 ; 8.754 ; 8.615 ;
; rdn        ; db[1]       ; 8.401 ; 8.262 ; 8.755 ; 8.616 ;
; rdn        ; db[2]       ; 8.303 ; 8.162 ; 8.657 ; 8.516 ;
; rdn        ; db[3]       ; 9.207 ; 9.068 ; 9.600 ; 9.461 ;
; rdn        ; db[4]       ; 8.818 ; 8.679 ; 9.187 ; 9.048 ;
; rdn        ; db[5]       ; 8.782 ; 8.643 ; 9.153 ; 9.014 ;
; rdn        ; db[6]       ; 8.827 ; 8.688 ; 9.195 ; 9.056 ;
; rdn        ; db[7]       ; 8.827 ; 8.688 ; 9.195 ; 9.056 ;
; rdn        ; db[8]       ; 9.174 ; 9.035 ; 9.569 ; 9.430 ;
; rdn        ; db[9]       ; 9.174 ; 9.035 ; 9.569 ; 9.430 ;
; rdn        ; db[10]      ; 9.207 ; 9.068 ; 9.600 ; 9.461 ;
; rdn        ; db[11]      ; 9.174 ; 9.035 ; 9.569 ; 9.430 ;
; rdn        ; db[12]      ; 9.226 ; 9.087 ; 9.621 ; 9.482 ;
; rdn        ; db[13]      ; 9.226 ; 9.087 ; 9.621 ; 9.482 ;
; rdn        ; db[14]      ; 9.076 ; 8.935 ; 9.471 ; 9.330 ;
; rdn        ; db[15]      ; 8.811 ; 8.672 ; 9.179 ; 9.040 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; rdn        ; db[0]       ; 3.978 ; 3.918 ; 4.527 ; 4.467 ;
; rdn        ; db[1]       ; 3.975 ; 3.915 ; 4.527 ; 4.467 ;
; rdn        ; db[2]       ; 3.879 ; 3.853 ; 4.431 ; 4.405 ;
; rdn        ; db[3]       ; 4.382 ; 4.322 ; 4.883 ; 4.823 ;
; rdn        ; db[4]       ; 4.185 ; 4.125 ; 4.708 ; 4.648 ;
; rdn        ; db[5]       ; 4.162 ; 4.102 ; 4.686 ; 4.626 ;
; rdn        ; db[6]       ; 4.195 ; 4.135 ; 4.716 ; 4.656 ;
; rdn        ; db[7]       ; 4.195 ; 4.135 ; 4.716 ; 4.656 ;
; rdn        ; db[8]       ; 4.361 ; 4.301 ; 4.863 ; 4.803 ;
; rdn        ; db[9]       ; 4.361 ; 4.301 ; 4.863 ; 4.803 ;
; rdn        ; db[10]      ; 4.382 ; 4.322 ; 4.883 ; 4.823 ;
; rdn        ; db[11]      ; 4.361 ; 4.301 ; 4.863 ; 4.803 ;
; rdn        ; db[12]      ; 4.397 ; 4.337 ; 4.892 ; 4.832 ;
; rdn        ; db[13]      ; 4.397 ; 4.337 ; 4.892 ; 4.832 ;
; rdn        ; db[14]      ; 4.265 ; 4.239 ; 4.767 ; 4.741 ;
; rdn        ; db[15]      ; 4.188 ; 4.128 ; 4.709 ; 4.649 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led_red   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_green ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_blue  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; db[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------+
; Input Transition Times                                     ;
+---------+--------------+-----------------+-----------------+
; Pin     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------+--------------+-----------------+-----------------+
; db[0]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[1]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[2]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[3]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[4]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[5]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[6]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[7]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[8]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[9]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[10]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[11]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[12]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[13]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[14]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; db[15]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_25m ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rdn     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cs0     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ab[16]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ab[17]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ab[18]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ab[19]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ab[20]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ab[21]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ab[22]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ab[23]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wrn     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_red   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led_green ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led_blue  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; db[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; db[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; db[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; db[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; db[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; db[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; db[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; db[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; db[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; db[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; db[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; db[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; db[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; db[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; db[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; db[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_red   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led_green ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led_blue  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; db[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; db[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; db[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; db[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; db[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; db[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; db[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; db[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; db[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; db[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; db[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; db[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; db[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; db[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; db[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; db[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_red   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_green ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_blue  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; db[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; db[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; db[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; db[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; db[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; db[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; db[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; db[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; db[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; db[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; db[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; db[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; db[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; db[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; db[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; db[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk_25m                                           ; clk_25m                                           ; 138      ; 0        ; 18       ; 0        ;
; dual_port_ram_ctrl:u2|clk1                        ; clk_25m                                           ; 0        ; 0        ; 18       ; 0        ;
; cs0                                               ; cs0                                               ; 0        ; 0        ; 1        ; 1        ;
; clk_25m                                           ; dual_port_ram_ctrl:u2|clk1                        ; 46       ; 0        ; 27       ; 16       ;
; dual_port_ram_ctrl:u2|clk1                        ; dual_port_ram_ctrl:u2|clk1                        ; 0        ; 0        ; 27       ; 16       ;
; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk_25m                                           ; clk_25m                                           ; 138      ; 0        ; 18       ; 0        ;
; dual_port_ram_ctrl:u2|clk1                        ; clk_25m                                           ; 0        ; 0        ; 18       ; 0        ;
; cs0                                               ; cs0                                               ; 0        ; 0        ; 1        ; 1        ;
; clk_25m                                           ; dual_port_ram_ctrl:u2|clk1                        ; 46       ; 0        ; 27       ; 16       ;
; dual_port_ram_ctrl:u2|clk1                        ; dual_port_ram_ctrl:u2|clk1                        ; 0        ; 0        ; 27       ; 16       ;
; clk_25m                                           ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; cs0                                               ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                         ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; clk_25m    ; clk_25m                                           ; 168      ; 0        ; 0        ; 0        ;
; clk_25m    ; dual_port_ram_ctrl:u2|clk1                        ; 108      ; 0        ; 6        ; 0        ;
; clk_25m    ; dual_port_ram_ctrl:u2|error                       ; 12       ; 0        ; 0        ; 0        ;
; clk_25m    ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                          ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; clk_25m    ; clk_25m                                           ; 168      ; 0        ; 0        ; 0        ;
; clk_25m    ; dual_port_ram_ctrl:u2|clk1                        ; 108      ; 0        ; 6        ; 0        ;
; clk_25m    ; dual_port_ram_ctrl:u2|error                       ; 12       ; 0        ; 0        ; 0        ;
; clk_25m    ; u2|u2|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 58    ; 58   ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 50    ; 50   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Sep 13 10:57:47 2017
Info: Command: quartus_sta dual_port_ram -c dual_port_ram
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dual_port_ram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25m clk_25m
    Info (332110): create_generated_clock -source {u2|u2|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {u2|u2|altpll_component|auto_generated|pll1|clk[0]} {u2|u2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name cs0 cs0
    Info (332105): create_clock -period 1.000 -name dual_port_ram_ctrl:u2|error dual_port_ram_ctrl:u2|error
    Info (332105): create_clock -period 1.000 -name dual_port_ram_ctrl:u2|clk1 dual_port_ram_ctrl:u2|clk1
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.040
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.040             -28.181 dual_port_ram_ctrl:u2|clk1 
    Info (332119):    -1.212              -1.212 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.181              -0.350 clk_25m 
    Info (332119):     0.301               0.000 cs0 
Info (332146): Worst-case hold slack is -2.192
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.192             -35.645 clk_25m 
    Info (332119):    -0.431              -3.885 dual_port_ram_ctrl:u2|clk1 
    Info (332119):    -0.272              -0.272 cs0 
    Info (332119):     0.702               0.000 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.154             -19.235 dual_port_ram_ctrl:u2|clk1 
    Info (332119):    -1.051              -2.102 dual_port_ram_ctrl:u2|error 
    Info (332119):     3.277               0.000 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    36.662               0.000 clk_25m 
Info (332146): Worst-case removal slack is -1.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.312             -18.750 clk_25m 
    Info (332119):     0.449               0.000 dual_port_ram_ctrl:u2|clk1 
    Info (332119):     1.000               0.000 dual_port_ram_ctrl:u2|error 
    Info (332119):     4.906               0.000 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -41.057 dual_port_ram_ctrl:u2|clk1 
    Info (332119):    -3.201             -12.603 cs0 
    Info (332119):    -1.487              -2.974 dual_port_ram_ctrl:u2|error 
    Info (332119):     4.700               0.000 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.722               0.000 clk_25m 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.125             -26.675 dual_port_ram_ctrl:u2|clk1 
    Info (332119):    -0.935              -0.935 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.256              -0.592 clk_25m 
    Info (332119):     0.210               0.000 cs0 
Info (332146): Worst-case hold slack is -2.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.128             -34.522 clk_25m 
    Info (332119):    -0.497              -5.075 dual_port_ram_ctrl:u2|clk1 
    Info (332119):    -0.116              -0.116 cs0 
    Info (332119):     0.648               0.000 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.813
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.813             -15.509 dual_port_ram_ctrl:u2|clk1 
    Info (332119):    -0.837              -1.674 dual_port_ram_ctrl:u2|error 
    Info (332119):     3.918               0.000 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    36.917               0.000 clk_25m 
Info (332146): Worst-case removal slack is -1.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.316             -19.385 clk_25m 
    Info (332119):     0.315               0.000 dual_port_ram_ctrl:u2|clk1 
    Info (332119):     0.828               0.000 dual_port_ram_ctrl:u2|error 
    Info (332119):     4.311               0.000 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -41.137 dual_port_ram_ctrl:u2|clk1 
    Info (332119):    -3.201             -12.603 cs0 
    Info (332119):    -1.487              -2.974 dual_port_ram_ctrl:u2|error 
    Info (332119):     4.698               0.000 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.673               0.000 clk_25m 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.766
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.766             -11.145 dual_port_ram_ctrl:u2|clk1 
    Info (332119):    -0.726              -0.726 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.791               0.000 cs0 
    Info (332119):     0.888               0.000 clk_25m 
Info (332146): Worst-case hold slack is -1.054
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.054             -19.112 clk_25m 
    Info (332119):    -0.224              -0.224 cs0 
    Info (332119):    -0.203              -1.742 dual_port_ram_ctrl:u2|clk1 
    Info (332119):     0.269               0.000 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.592              -1.592 dual_port_ram_ctrl:u2|clk1 
    Info (332119):     0.014               0.000 dual_port_ram_ctrl:u2|error 
    Info (332119):     6.851               0.000 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    38.526               0.000 clk_25m 
Info (332146): Worst-case removal slack is -0.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.650              -9.542 clk_25m 
    Info (332119):     0.201               0.000 dual_port_ram_ctrl:u2|clk1 
    Info (332119):     0.430               0.000 dual_port_ram_ctrl:u2|error 
    Info (332119):     2.193               0.000 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -6.263 cs0 
    Info (332119):    -1.000             -23.000 dual_port_ram_ctrl:u2|clk1 
    Info (332119):    -1.000              -2.000 dual_port_ram_ctrl:u2|error 
    Info (332119):     4.786               0.000 u2|u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.351               0.000 clk_25m 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 544 megabytes
    Info: Processing ended: Wed Sep 13 10:57:50 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


