

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1'
================================================================
* Date:           Mon Jul 14 02:16:34 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.317 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1309|     1309|  13.090 us|  13.090 us|  1297|  1297|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_1_loop_for_channel_pad_1  |     1307|     1307|        13|          1|          1|  1296|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     193|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|     235|     155|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      63|    -|
|Register         |        -|     -|     261|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     496|     507|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U21  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    5|    0|
    |urem_9ns_3ns_2_13_1_U20  |urem_9ns_3ns_2_13_1  |        0|   0|  235|  150|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   1|  235|  155|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_7ns_3ns_8ns_9_4_1_U22  |mac_muladd_7ns_3ns_8ns_9_4_1  |  i0 + i1 * i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln31_1_fu_242_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln31_fu_166_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln33_fu_223_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln34_1_fu_322_p2     |         +|   0|  0|  17|          10|           3|
    |add_ln34_2_fu_332_p2     |         +|   0|  0|  18|          11|          11|
    |empty_206_fu_286_p2      |         +|   0|  0|  17|          10|          10|
    |icmp_ln31_fu_160_p2      |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln33_fu_175_p2      |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln34_1_fu_205_p2    |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln34_fu_199_p2      |      icmp|   0|  0|  15|           8|           1|
    |or_ln34_fu_211_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln31_1_fu_248_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln31_fu_181_p3    |    select|   0|  0|   9|           1|           1|
    |storemerge555_fu_353_p3  |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 193|          96|          65|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_n_load               |   9|          2|    9|         18|
    |c_fu_82                               |   9|          2|    3|          6|
    |indvar_flatten_fu_86                  |   9|          2|   11|         22|
    |n_fu_78                               |   9|          2|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   45|         90|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg      |   1|   0|    1|          0|
    |c_fu_82                               |   3|   0|    3|          0|
    |empty_reg_432                         |   2|   0|    2|          0|
    |empty_reg_432_pp0_iter10_reg          |   2|   0|    2|          0|
    |icmp_ln33_reg_405                     |   1|   0|    1|          0|
    |indvar_flatten_fu_86                  |  11|   0|   11|          0|
    |n_fu_78                               |   9|   0|    9|          0|
    |or_ln34_reg_417                       |   1|   0|    1|          0|
    |select_ln31_1_reg_422                 |   3|   0|    3|          0|
    |select_ln31_1_reg_422_pp0_iter10_reg  |   3|   0|    3|          0|
    |select_ln31_reg_410                   |   9|   0|    9|          0|
    |icmp_ln33_reg_405                     |  64|  32|    1|          0|
    |or_ln34_reg_417                       |  64|  32|    1|          0|
    |select_ln31_reg_410                   |  64|  32|    9|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 261|  96|   80|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|OutPadConv1_2_address0  |  out|    9|   ap_memory|                                                 OutPadConv1_2|         array|
|OutPadConv1_2_ce0       |  out|    1|   ap_memory|                                                 OutPadConv1_2|         array|
|OutPadConv1_2_we0       |  out|    1|   ap_memory|                                                 OutPadConv1_2|         array|
|OutPadConv1_2_d0        |  out|   16|   ap_memory|                                                 OutPadConv1_2|         array|
|OutPadConv1_1_address0  |  out|    9|   ap_memory|                                                 OutPadConv1_1|         array|
|OutPadConv1_1_ce0       |  out|    1|   ap_memory|                                                 OutPadConv1_1|         array|
|OutPadConv1_1_we0       |  out|    1|   ap_memory|                                                 OutPadConv1_1|         array|
|OutPadConv1_1_d0        |  out|   16|   ap_memory|                                                 OutPadConv1_1|         array|
|OutPadConv1_address0    |  out|    9|   ap_memory|                                                   OutPadConv1|         array|
|OutPadConv1_ce0         |  out|    1|   ap_memory|                                                   OutPadConv1|         array|
|OutPadConv1_we0         |  out|    1|   ap_memory|                                                   OutPadConv1|         array|
|OutPadConv1_d0          |  out|   16|   ap_memory|                                                   OutPadConv1|         array|
|OutConv0_address0       |  out|   11|   ap_memory|                                                      OutConv0|         array|
|OutConv0_ce0            |  out|    1|   ap_memory|                                                      OutConv0|         array|
|OutConv0_q0             |   in|   16|   ap_memory|                                                      OutConv0|         array|
+------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

