

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Tue Feb  3 00:40:14 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  25.201 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    43556|    43556|  1.098 ms|  1.098 ms|  43557|  43557|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |                                                                     |                                                         |  Latency (cycles) |   Latency (absolute)  |    Interval   |                    Pipeline                    |
        |                               Instance                              |                          Module                         |   min   |   max   |    min    |    max    |  min  |  max  |                      Type                      |
        +---------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_104_1_fu_819                      |top_kernel_Pipeline_VITIS_LOOP_104_1                     |       66|       66|   0.660 us|   0.660 us|     65|     65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3_fu_855     |top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3    |    16387|    16387|   0.164 ms|   0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Outline_VITIS_LOOP_118_4_fu_894                       |top_kernel_Outline_VITIS_LOOP_118_4                      |     7425|     7425|   0.187 ms|   0.187 ms|   7425|   7425|                                              no|
        |grp_top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8_fu_962     |top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8    |     1028|     1028|  25.404 us|  25.404 us|   1025|   1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_156_10_fu_1014                    |top_kernel_Pipeline_VITIS_LOOP_156_10                    |       67|       67|   0.670 us|   0.670 us|     66|     66|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_156_103_fu_1053                   |top_kernel_Pipeline_VITIS_LOOP_156_103                   |       67|       67|   0.670 us|   0.670 us|     66|     66|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12_fu_1092  |top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12  |    16387|    16387|   0.164 ms|   0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_152_9  |     2240|     2240|        70|          -|          -|    32|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     190|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        2|   32|  108602|  104113|    0|
|Memory           |      544|    -|     768|      32|    0|
|Multiplexer      |        -|    -|       0|    8458|    -|
|Register         |        -|    -|     268|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |      546|   32|  109638|  112793|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      432|  360|  141120|   70560|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |      126|    8|      77|     159|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+---------------------------------------------------------+---------+----+--------+-------+-----+
    |                               Instance                              |                          Module                         | BRAM_18K| DSP|   FF   |  LUT  | URAM|
    +---------------------------------------------------------------------+---------------------------------------------------------+---------+----+--------+-------+-----+
    |A_m_axi_U                                                            |A_m_axi                                                  |        2|   0|     671|    637|    0|
    |C_m_axi_U                                                            |C_m_axi                                                  |        0|   0|     611|    666|    0|
    |control_s_axi_U                                                      |control_s_axi                                            |        0|   0|     176|    296|    0|
    |sparsemux_17_4_24_1_1_U474                                           |sparsemux_17_4_24_1_1                                    |        0|   0|       0|     43|    0|
    |sparsemux_17_4_24_1_1_U475                                           |sparsemux_17_4_24_1_1                                    |        0|   0|       0|     43|    0|
    |grp_top_kernel_Outline_VITIS_LOOP_118_4_fu_894                       |top_kernel_Outline_VITIS_LOOP_118_4                      |        0|   0|  102668|  86378|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_104_1_fu_819                      |top_kernel_Pipeline_VITIS_LOOP_104_1                     |        0|   0|       9|     56|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3_fu_855     |top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3    |        0|   0|      75|    174|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8_fu_962     |top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8    |        0|   0|    1849|   3840|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_156_10_fu_1014                    |top_kernel_Pipeline_VITIS_LOOP_156_10                    |        0|  16|    1239|   5818|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_156_103_fu_1053                   |top_kernel_Pipeline_VITIS_LOOP_156_103                   |        0|  16|    1239|   5818|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12_fu_1092  |top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12  |        0|   0|      65|    344|    0|
    +---------------------------------------------------------------------+---------------------------------------------------------+---------+----+--------+-------+-----+
    |Total                                                                |                                                         |        2|  32|  108602| 104113|    0|
    +---------------------------------------------------------------------+---------------------------------------------------------+---------+----+--------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |A_1_U          |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_2_U          |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_3_U          |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_4_U          |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_5_U          |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_6_U          |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_7_U          |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_8_U          |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_9_U          |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_10_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_11_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_12_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_13_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_14_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_15_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_16_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_17_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_18_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_19_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_20_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_21_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_22_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_23_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_24_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_25_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_26_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_27_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_28_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_29_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_30_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_31_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |A_32_U         |A_1_RAM_AUTO_1R1W       |        1|   0|   0|    0|   512|   24|     1|        12288|
    |C_1_U          |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_2_U          |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_3_U          |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_4_U          |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_5_U          |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_6_U          |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_7_U          |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_8_U          |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_9_U          |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_10_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_11_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_12_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_13_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_14_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_15_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_16_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_17_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_18_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_19_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_20_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_21_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_22_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_23_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_24_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_25_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_26_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_27_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_28_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_29_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_30_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_31_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |C_32_U         |C_1_RAM_AUTO_1R1W       |        2|   0|   0|    0|   512|   24|     1|        12288|
    |col_sums_U     |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_1_U   |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_2_U   |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_3_U   |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_4_U   |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_5_U   |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_6_U   |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_7_U   |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_8_U   |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_9_U   |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_10_U  |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_11_U  |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_12_U  |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_13_U  |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_14_U  |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |col_sums_15_U  |col_sums_RAM_AUTO_1R1W  |        0|  48|   2|    0|     4|   24|     1|           96|
    |tmp_U          |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_1_U        |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_2_U        |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_3_U        |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_4_U        |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_5_U        |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_6_U        |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_7_U        |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_8_U        |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_9_U        |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_10_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_11_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_12_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_13_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_14_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_15_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_16_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_17_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_18_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_19_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_20_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_21_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_22_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_23_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_24_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_25_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_26_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_27_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_28_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_29_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_30_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    |tmp_31_U       |tmp_RAM_1WNR_AUTO_1R1W  |       14|   0|   0|    0|   512|   24|     1|        12288|
    +---------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                        |      544| 768|  32|    0| 49216| 2688|   112|      1181184|
    +---------------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln152_fu_1201_p2              |         +|   0|  0|  14|           7|           2|
    |sub_ln154_1_fu_1307_p2            |         -|   0|  0|  24|           1|          17|
    |sub_ln154_2_fu_1391_p2            |         -|   0|  0|  45|           1|          38|
    |sub_ln154_3_fu_1411_p2            |         -|   0|  0|  24|           1|          17|
    |sub_ln154_fu_1287_p2              |         -|   0|  0|  45|           1|          38|
    |ap_block_state17_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |scale_1_fu_1431_p3                |    select|   0|  0|  17|           1|          17|
    |scale_fu_1327_p3                  |    select|   0|  0|  17|           1|          17|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 190|          15|         148|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |A_0_ARADDR            |   14|          3|   64|        192|
    |A_0_ARLEN             |   14|          3|   32|         96|
    |A_0_ARVALID           |   14|          3|    1|          3|
    |A_0_RREADY            |    9|          2|    1|          2|
    |A_10_address0         |   14|          3|    9|         27|
    |A_10_ce0              |   14|          3|    1|          3|
    |A_10_we0              |    9|          2|    1|          2|
    |A_11_address0         |   14|          3|    9|         27|
    |A_11_ce0              |   14|          3|    1|          3|
    |A_11_we0              |    9|          2|    1|          2|
    |A_12_address0         |   14|          3|    9|         27|
    |A_12_ce0              |   14|          3|    1|          3|
    |A_12_we0              |    9|          2|    1|          2|
    |A_13_address0         |   14|          3|    9|         27|
    |A_13_ce0              |   14|          3|    1|          3|
    |A_13_we0              |    9|          2|    1|          2|
    |A_14_address0         |   14|          3|    9|         27|
    |A_14_ce0              |   14|          3|    1|          3|
    |A_14_we0              |    9|          2|    1|          2|
    |A_15_address0         |   14|          3|    9|         27|
    |A_15_ce0              |   14|          3|    1|          3|
    |A_15_we0              |    9|          2|    1|          2|
    |A_16_address0         |   14|          3|    9|         27|
    |A_16_ce0              |   14|          3|    1|          3|
    |A_16_we0              |    9|          2|    1|          2|
    |A_17_address0         |   14|          3|    9|         27|
    |A_17_ce0              |   14|          3|    1|          3|
    |A_17_we0              |    9|          2|    1|          2|
    |A_18_address0         |   14|          3|    9|         27|
    |A_18_ce0              |   14|          3|    1|          3|
    |A_18_we0              |    9|          2|    1|          2|
    |A_19_address0         |   14|          3|    9|         27|
    |A_19_ce0              |   14|          3|    1|          3|
    |A_19_we0              |    9|          2|    1|          2|
    |A_1_address0          |   14|          3|    9|         27|
    |A_1_ce0               |   14|          3|    1|          3|
    |A_1_we0               |    9|          2|    1|          2|
    |A_20_address0         |   14|          3|    9|         27|
    |A_20_ce0              |   14|          3|    1|          3|
    |A_20_we0              |    9|          2|    1|          2|
    |A_21_address0         |   14|          3|    9|         27|
    |A_21_ce0              |   14|          3|    1|          3|
    |A_21_we0              |    9|          2|    1|          2|
    |A_22_address0         |   14|          3|    9|         27|
    |A_22_ce0              |   14|          3|    1|          3|
    |A_22_we0              |    9|          2|    1|          2|
    |A_23_address0         |   14|          3|    9|         27|
    |A_23_ce0              |   14|          3|    1|          3|
    |A_23_we0              |    9|          2|    1|          2|
    |A_24_address0         |   14|          3|    9|         27|
    |A_24_ce0              |   14|          3|    1|          3|
    |A_24_we0              |    9|          2|    1|          2|
    |A_25_address0         |   14|          3|    9|         27|
    |A_25_ce0              |   14|          3|    1|          3|
    |A_25_we0              |    9|          2|    1|          2|
    |A_26_address0         |   14|          3|    9|         27|
    |A_26_ce0              |   14|          3|    1|          3|
    |A_26_we0              |    9|          2|    1|          2|
    |A_27_address0         |   14|          3|    9|         27|
    |A_27_ce0              |   14|          3|    1|          3|
    |A_27_we0              |    9|          2|    1|          2|
    |A_28_address0         |   14|          3|    9|         27|
    |A_28_ce0              |   14|          3|    1|          3|
    |A_28_we0              |    9|          2|    1|          2|
    |A_29_address0         |   14|          3|    9|         27|
    |A_29_ce0              |   14|          3|    1|          3|
    |A_29_we0              |    9|          2|    1|          2|
    |A_2_address0          |   14|          3|    9|         27|
    |A_2_ce0               |   14|          3|    1|          3|
    |A_2_we0               |    9|          2|    1|          2|
    |A_30_address0         |   14|          3|    9|         27|
    |A_30_ce0              |   14|          3|    1|          3|
    |A_30_we0              |    9|          2|    1|          2|
    |A_31_address0         |   14|          3|    9|         27|
    |A_31_ce0              |   14|          3|    1|          3|
    |A_31_we0              |    9|          2|    1|          2|
    |A_32_address0         |   14|          3|    9|         27|
    |A_32_ce0              |   14|          3|    1|          3|
    |A_32_we0              |    9|          2|    1|          2|
    |A_3_address0          |   14|          3|    9|         27|
    |A_3_ce0               |   14|          3|    1|          3|
    |A_3_we0               |    9|          2|    1|          2|
    |A_4_address0          |   14|          3|    9|         27|
    |A_4_ce0               |   14|          3|    1|          3|
    |A_4_we0               |    9|          2|    1|          2|
    |A_5_address0          |   14|          3|    9|         27|
    |A_5_ce0               |   14|          3|    1|          3|
    |A_5_we0               |    9|          2|    1|          2|
    |A_6_address0          |   14|          3|    9|         27|
    |A_6_ce0               |   14|          3|    1|          3|
    |A_6_we0               |    9|          2|    1|          2|
    |A_7_address0          |   14|          3|    9|         27|
    |A_7_ce0               |   14|          3|    1|          3|
    |A_7_we0               |    9|          2|    1|          2|
    |A_8_address0          |   14|          3|    9|         27|
    |A_8_ce0               |   14|          3|    1|          3|
    |A_8_we0               |    9|          2|    1|          2|
    |A_9_address0          |   14|          3|    9|         27|
    |A_9_ce0               |   14|          3|    1|          3|
    |A_9_we0               |    9|          2|    1|          2|
    |A_blk_n_AR            |    9|          2|    1|          2|
    |C_0_AWADDR            |   14|          3|   64|        192|
    |C_0_AWLEN             |   14|          3|   32|         96|
    |C_0_AWVALID           |   14|          3|    1|          3|
    |C_0_BREADY            |   14|          3|    1|          3|
    |C_0_WVALID            |    9|          2|    1|          2|
    |C_10_address0         |   14|          3|    9|         27|
    |C_10_ce0              |   14|          3|    1|          3|
    |C_10_ce1              |    9|          2|    1|          2|
    |C_10_we0              |    9|          2|    1|          2|
    |C_10_we1              |    9|          2|    1|          2|
    |C_11_address0         |   14|          3|    9|         27|
    |C_11_ce0              |   14|          3|    1|          3|
    |C_11_ce1              |    9|          2|    1|          2|
    |C_11_we0              |    9|          2|    1|          2|
    |C_11_we1              |    9|          2|    1|          2|
    |C_12_address0         |   14|          3|    9|         27|
    |C_12_ce0              |   14|          3|    1|          3|
    |C_12_ce1              |    9|          2|    1|          2|
    |C_12_we0              |    9|          2|    1|          2|
    |C_12_we1              |    9|          2|    1|          2|
    |C_13_address0         |   14|          3|    9|         27|
    |C_13_ce0              |   14|          3|    1|          3|
    |C_13_ce1              |    9|          2|    1|          2|
    |C_13_we0              |    9|          2|    1|          2|
    |C_13_we1              |    9|          2|    1|          2|
    |C_14_address0         |   14|          3|    9|         27|
    |C_14_ce0              |   14|          3|    1|          3|
    |C_14_ce1              |    9|          2|    1|          2|
    |C_14_we0              |    9|          2|    1|          2|
    |C_14_we1              |    9|          2|    1|          2|
    |C_15_address0         |   14|          3|    9|         27|
    |C_15_ce0              |   14|          3|    1|          3|
    |C_15_ce1              |    9|          2|    1|          2|
    |C_15_we0              |    9|          2|    1|          2|
    |C_15_we1              |    9|          2|    1|          2|
    |C_16_address0         |   14|          3|    9|         27|
    |C_16_ce0              |   14|          3|    1|          3|
    |C_16_ce1              |    9|          2|    1|          2|
    |C_16_we0              |    9|          2|    1|          2|
    |C_16_we1              |    9|          2|    1|          2|
    |C_17_address0         |   14|          3|    9|         27|
    |C_17_ce0              |   14|          3|    1|          3|
    |C_17_ce1              |    9|          2|    1|          2|
    |C_17_we0              |    9|          2|    1|          2|
    |C_17_we1              |    9|          2|    1|          2|
    |C_18_address0         |   14|          3|    9|         27|
    |C_18_ce0              |   14|          3|    1|          3|
    |C_18_ce1              |    9|          2|    1|          2|
    |C_18_we0              |    9|          2|    1|          2|
    |C_18_we1              |    9|          2|    1|          2|
    |C_19_address0         |   14|          3|    9|         27|
    |C_19_ce0              |   14|          3|    1|          3|
    |C_19_ce1              |    9|          2|    1|          2|
    |C_19_we0              |    9|          2|    1|          2|
    |C_19_we1              |    9|          2|    1|          2|
    |C_1_address0          |   14|          3|    9|         27|
    |C_1_ce0               |   14|          3|    1|          3|
    |C_1_ce1               |    9|          2|    1|          2|
    |C_1_we0               |    9|          2|    1|          2|
    |C_1_we1               |    9|          2|    1|          2|
    |C_20_address0         |   14|          3|    9|         27|
    |C_20_ce0              |   14|          3|    1|          3|
    |C_20_ce1              |    9|          2|    1|          2|
    |C_20_we0              |    9|          2|    1|          2|
    |C_20_we1              |    9|          2|    1|          2|
    |C_21_address0         |   14|          3|    9|         27|
    |C_21_ce0              |   14|          3|    1|          3|
    |C_21_ce1              |    9|          2|    1|          2|
    |C_21_we0              |    9|          2|    1|          2|
    |C_21_we1              |    9|          2|    1|          2|
    |C_22_address0         |   14|          3|    9|         27|
    |C_22_ce0              |   14|          3|    1|          3|
    |C_22_ce1              |    9|          2|    1|          2|
    |C_22_we0              |    9|          2|    1|          2|
    |C_22_we1              |    9|          2|    1|          2|
    |C_23_address0         |   14|          3|    9|         27|
    |C_23_ce0              |   14|          3|    1|          3|
    |C_23_ce1              |    9|          2|    1|          2|
    |C_23_we0              |    9|          2|    1|          2|
    |C_23_we1              |    9|          2|    1|          2|
    |C_24_address0         |   14|          3|    9|         27|
    |C_24_ce0              |   14|          3|    1|          3|
    |C_24_ce1              |    9|          2|    1|          2|
    |C_24_we0              |    9|          2|    1|          2|
    |C_24_we1              |    9|          2|    1|          2|
    |C_25_address0         |   14|          3|    9|         27|
    |C_25_ce0              |   14|          3|    1|          3|
    |C_25_ce1              |    9|          2|    1|          2|
    |C_25_we0              |    9|          2|    1|          2|
    |C_25_we1              |    9|          2|    1|          2|
    |C_26_address0         |   14|          3|    9|         27|
    |C_26_ce0              |   14|          3|    1|          3|
    |C_26_ce1              |    9|          2|    1|          2|
    |C_26_we0              |    9|          2|    1|          2|
    |C_26_we1              |    9|          2|    1|          2|
    |C_27_address0         |   14|          3|    9|         27|
    |C_27_ce0              |   14|          3|    1|          3|
    |C_27_ce1              |    9|          2|    1|          2|
    |C_27_we0              |    9|          2|    1|          2|
    |C_27_we1              |    9|          2|    1|          2|
    |C_28_address0         |   14|          3|    9|         27|
    |C_28_ce0              |   14|          3|    1|          3|
    |C_28_ce1              |    9|          2|    1|          2|
    |C_28_we0              |    9|          2|    1|          2|
    |C_28_we1              |    9|          2|    1|          2|
    |C_29_address0         |   14|          3|    9|         27|
    |C_29_ce0              |   14|          3|    1|          3|
    |C_29_ce1              |    9|          2|    1|          2|
    |C_29_we0              |    9|          2|    1|          2|
    |C_29_we1              |    9|          2|    1|          2|
    |C_2_address0          |   14|          3|    9|         27|
    |C_2_ce0               |   14|          3|    1|          3|
    |C_2_ce1               |    9|          2|    1|          2|
    |C_2_we0               |    9|          2|    1|          2|
    |C_2_we1               |    9|          2|    1|          2|
    |C_30_address0         |   14|          3|    9|         27|
    |C_30_ce0              |   14|          3|    1|          3|
    |C_30_ce1              |    9|          2|    1|          2|
    |C_30_we0              |    9|          2|    1|          2|
    |C_30_we1              |    9|          2|    1|          2|
    |C_31_address0         |   14|          3|    9|         27|
    |C_31_ce0              |   14|          3|    1|          3|
    |C_31_ce1              |    9|          2|    1|          2|
    |C_31_we0              |    9|          2|    1|          2|
    |C_31_we1              |    9|          2|    1|          2|
    |C_32_address0         |   14|          3|    9|         27|
    |C_32_ce0              |   14|          3|    1|          3|
    |C_32_ce1              |    9|          2|    1|          2|
    |C_32_we0              |    9|          2|    1|          2|
    |C_32_we1              |    9|          2|    1|          2|
    |C_3_address0          |   14|          3|    9|         27|
    |C_3_ce0               |   14|          3|    1|          3|
    |C_3_ce1               |    9|          2|    1|          2|
    |C_3_we0               |    9|          2|    1|          2|
    |C_3_we1               |    9|          2|    1|          2|
    |C_4_address0          |   14|          3|    9|         27|
    |C_4_ce0               |   14|          3|    1|          3|
    |C_4_ce1               |    9|          2|    1|          2|
    |C_4_we0               |    9|          2|    1|          2|
    |C_4_we1               |    9|          2|    1|          2|
    |C_5_address0          |   14|          3|    9|         27|
    |C_5_ce0               |   14|          3|    1|          3|
    |C_5_ce1               |    9|          2|    1|          2|
    |C_5_we0               |    9|          2|    1|          2|
    |C_5_we1               |    9|          2|    1|          2|
    |C_6_address0          |   14|          3|    9|         27|
    |C_6_ce0               |   14|          3|    1|          3|
    |C_6_ce1               |    9|          2|    1|          2|
    |C_6_we0               |    9|          2|    1|          2|
    |C_6_we1               |    9|          2|    1|          2|
    |C_7_address0          |   14|          3|    9|         27|
    |C_7_ce0               |   14|          3|    1|          3|
    |C_7_ce1               |    9|          2|    1|          2|
    |C_7_we0               |    9|          2|    1|          2|
    |C_7_we1               |    9|          2|    1|          2|
    |C_8_address0          |   14|          3|    9|         27|
    |C_8_ce0               |   14|          3|    1|          3|
    |C_8_ce1               |    9|          2|    1|          2|
    |C_8_we0               |    9|          2|    1|          2|
    |C_8_we1               |    9|          2|    1|          2|
    |C_9_address0          |   14|          3|    9|         27|
    |C_9_ce0               |   14|          3|    1|          3|
    |C_9_ce1               |    9|          2|    1|          2|
    |C_9_we0               |    9|          2|    1|          2|
    |C_9_we1               |    9|          2|    1|          2|
    |C_blk_n_AW            |    9|          2|    1|          2|
    |C_blk_n_B             |    9|          2|    1|          2|
    |ap_NS_fsm             |  130|         27|    1|         27|
    |col_sums_10_address0  |   14|          3|    2|          6|
    |col_sums_10_ce0       |   14|          3|    1|          3|
    |col_sums_10_ce1       |    9|          2|    1|          2|
    |col_sums_10_d0        |   14|          3|   24|         72|
    |col_sums_10_we0       |   14|          3|    1|          3|
    |col_sums_11_address0  |   14|          3|    2|          6|
    |col_sums_11_ce0       |   14|          3|    1|          3|
    |col_sums_11_ce1       |    9|          2|    1|          2|
    |col_sums_11_d0        |   14|          3|   24|         72|
    |col_sums_11_we0       |   14|          3|    1|          3|
    |col_sums_12_address0  |   14|          3|    2|          6|
    |col_sums_12_ce0       |   14|          3|    1|          3|
    |col_sums_12_ce1       |    9|          2|    1|          2|
    |col_sums_12_d0        |   14|          3|   24|         72|
    |col_sums_12_we0       |   14|          3|    1|          3|
    |col_sums_13_address0  |   14|          3|    2|          6|
    |col_sums_13_ce0       |   14|          3|    1|          3|
    |col_sums_13_ce1       |    9|          2|    1|          2|
    |col_sums_13_d0        |   14|          3|   24|         72|
    |col_sums_13_we0       |   14|          3|    1|          3|
    |col_sums_14_address0  |   14|          3|    2|          6|
    |col_sums_14_ce0       |   14|          3|    1|          3|
    |col_sums_14_ce1       |    9|          2|    1|          2|
    |col_sums_14_d0        |   14|          3|   24|         72|
    |col_sums_14_we0       |   14|          3|    1|          3|
    |col_sums_15_address0  |   14|          3|    2|          6|
    |col_sums_15_ce0       |   14|          3|    1|          3|
    |col_sums_15_ce1       |    9|          2|    1|          2|
    |col_sums_15_d0        |   14|          3|   24|         72|
    |col_sums_15_we0       |   14|          3|    1|          3|
    |col_sums_1_address0   |   14|          3|    2|          6|
    |col_sums_1_ce0        |   14|          3|    1|          3|
    |col_sums_1_ce1        |    9|          2|    1|          2|
    |col_sums_1_d0         |   14|          3|   24|         72|
    |col_sums_1_we0        |   14|          3|    1|          3|
    |col_sums_2_address0   |   14|          3|    2|          6|
    |col_sums_2_ce0        |   14|          3|    1|          3|
    |col_sums_2_ce1        |    9|          2|    1|          2|
    |col_sums_2_d0         |   14|          3|   24|         72|
    |col_sums_2_we0        |   14|          3|    1|          3|
    |col_sums_3_address0   |   14|          3|    2|          6|
    |col_sums_3_ce0        |   14|          3|    1|          3|
    |col_sums_3_ce1        |    9|          2|    1|          2|
    |col_sums_3_d0         |   14|          3|   24|         72|
    |col_sums_3_we0        |   14|          3|    1|          3|
    |col_sums_4_address0   |   14|          3|    2|          6|
    |col_sums_4_ce0        |   14|          3|    1|          3|
    |col_sums_4_ce1        |    9|          2|    1|          2|
    |col_sums_4_d0         |   14|          3|   24|         72|
    |col_sums_4_we0        |   14|          3|    1|          3|
    |col_sums_5_address0   |   14|          3|    2|          6|
    |col_sums_5_ce0        |   14|          3|    1|          3|
    |col_sums_5_ce1        |    9|          2|    1|          2|
    |col_sums_5_d0         |   14|          3|   24|         72|
    |col_sums_5_we0        |   14|          3|    1|          3|
    |col_sums_6_address0   |   14|          3|    2|          6|
    |col_sums_6_ce0        |   14|          3|    1|          3|
    |col_sums_6_ce1        |    9|          2|    1|          2|
    |col_sums_6_d0         |   14|          3|   24|         72|
    |col_sums_6_we0        |   14|          3|    1|          3|
    |col_sums_7_address0   |   14|          3|    2|          6|
    |col_sums_7_ce0        |   14|          3|    1|          3|
    |col_sums_7_ce1        |    9|          2|    1|          2|
    |col_sums_7_d0         |   14|          3|   24|         72|
    |col_sums_7_we0        |   14|          3|    1|          3|
    |col_sums_8_address0   |   14|          3|    2|          6|
    |col_sums_8_ce0        |   14|          3|    1|          3|
    |col_sums_8_ce1        |    9|          2|    1|          2|
    |col_sums_8_d0         |   14|          3|   24|         72|
    |col_sums_8_we0        |   14|          3|    1|          3|
    |col_sums_9_address0   |   14|          3|    2|          6|
    |col_sums_9_ce0        |   14|          3|    1|          3|
    |col_sums_9_ce1        |    9|          2|    1|          2|
    |col_sums_9_d0         |   14|          3|   24|         72|
    |col_sums_9_we0        |   14|          3|    1|          3|
    |col_sums_address0     |   14|          3|    2|          6|
    |col_sums_ce0          |   14|          3|    1|          3|
    |col_sums_ce1          |    9|          2|    1|          2|
    |col_sums_d0           |   14|          3|   24|         72|
    |col_sums_we0          |   14|          3|    1|          3|
    |j_fu_144              |    9|          2|    7|         14|
    |tmp_10_address0       |   20|          4|    9|         36|
    |tmp_10_address1       |   14|          3|    9|         27|
    |tmp_10_ce0            |   20|          4|    1|          4|
    |tmp_10_ce1            |   14|          3|    1|          3|
    |tmp_10_ce2            |    9|          2|    1|          2|
    |tmp_10_ce3            |    9|          2|    1|          2|
    |tmp_10_ce4            |    9|          2|    1|          2|
    |tmp_10_ce5            |    9|          2|    1|          2|
    |tmp_10_ce6            |    9|          2|    1|          2|
    |tmp_10_ce7            |    9|          2|    1|          2|
    |tmp_10_we0            |    9|          2|    1|          2|
    |tmp_11_address0       |   20|          4|    9|         36|
    |tmp_11_address1       |   14|          3|    9|         27|
    |tmp_11_ce0            |   20|          4|    1|          4|
    |tmp_11_ce1            |   14|          3|    1|          3|
    |tmp_11_ce2            |    9|          2|    1|          2|
    |tmp_11_ce3            |    9|          2|    1|          2|
    |tmp_11_ce4            |    9|          2|    1|          2|
    |tmp_11_ce5            |    9|          2|    1|          2|
    |tmp_11_ce6            |    9|          2|    1|          2|
    |tmp_11_ce7            |    9|          2|    1|          2|
    |tmp_11_we0            |    9|          2|    1|          2|
    |tmp_12_address0       |   20|          4|    9|         36|
    |tmp_12_address1       |   14|          3|    9|         27|
    |tmp_12_ce0            |   20|          4|    1|          4|
    |tmp_12_ce1            |   14|          3|    1|          3|
    |tmp_12_ce2            |    9|          2|    1|          2|
    |tmp_12_ce3            |    9|          2|    1|          2|
    |tmp_12_ce4            |    9|          2|    1|          2|
    |tmp_12_ce5            |    9|          2|    1|          2|
    |tmp_12_ce6            |    9|          2|    1|          2|
    |tmp_12_ce7            |    9|          2|    1|          2|
    |tmp_12_we0            |    9|          2|    1|          2|
    |tmp_13_address0       |   20|          4|    9|         36|
    |tmp_13_address1       |   14|          3|    9|         27|
    |tmp_13_ce0            |   20|          4|    1|          4|
    |tmp_13_ce1            |   14|          3|    1|          3|
    |tmp_13_ce2            |    9|          2|    1|          2|
    |tmp_13_ce3            |    9|          2|    1|          2|
    |tmp_13_ce4            |    9|          2|    1|          2|
    |tmp_13_ce5            |    9|          2|    1|          2|
    |tmp_13_ce6            |    9|          2|    1|          2|
    |tmp_13_ce7            |    9|          2|    1|          2|
    |tmp_13_we0            |    9|          2|    1|          2|
    |tmp_14_address0       |   20|          4|    9|         36|
    |tmp_14_address1       |   14|          3|    9|         27|
    |tmp_14_ce0            |   20|          4|    1|          4|
    |tmp_14_ce1            |   14|          3|    1|          3|
    |tmp_14_ce2            |    9|          2|    1|          2|
    |tmp_14_ce3            |    9|          2|    1|          2|
    |tmp_14_ce4            |    9|          2|    1|          2|
    |tmp_14_ce5            |    9|          2|    1|          2|
    |tmp_14_ce6            |    9|          2|    1|          2|
    |tmp_14_ce7            |    9|          2|    1|          2|
    |tmp_14_we0            |    9|          2|    1|          2|
    |tmp_15_address0       |   20|          4|    9|         36|
    |tmp_15_address1       |   14|          3|    9|         27|
    |tmp_15_ce0            |   20|          4|    1|          4|
    |tmp_15_ce1            |   14|          3|    1|          3|
    |tmp_15_ce2            |    9|          2|    1|          2|
    |tmp_15_ce3            |    9|          2|    1|          2|
    |tmp_15_ce4            |    9|          2|    1|          2|
    |tmp_15_ce5            |    9|          2|    1|          2|
    |tmp_15_ce6            |    9|          2|    1|          2|
    |tmp_15_ce7            |    9|          2|    1|          2|
    |tmp_15_we0            |    9|          2|    1|          2|
    |tmp_16_address0       |   20|          4|    9|         36|
    |tmp_16_address1       |   14|          3|    9|         27|
    |tmp_16_ce0            |   20|          4|    1|          4|
    |tmp_16_ce1            |   14|          3|    1|          3|
    |tmp_16_ce2            |    9|          2|    1|          2|
    |tmp_16_ce3            |    9|          2|    1|          2|
    |tmp_16_ce4            |    9|          2|    1|          2|
    |tmp_16_ce5            |    9|          2|    1|          2|
    |tmp_16_ce6            |    9|          2|    1|          2|
    |tmp_16_ce7            |    9|          2|    1|          2|
    |tmp_16_we0            |    9|          2|    1|          2|
    |tmp_17_address0       |   20|          4|    9|         36|
    |tmp_17_address1       |   14|          3|    9|         27|
    |tmp_17_ce0            |   20|          4|    1|          4|
    |tmp_17_ce1            |   14|          3|    1|          3|
    |tmp_17_ce2            |    9|          2|    1|          2|
    |tmp_17_ce3            |    9|          2|    1|          2|
    |tmp_17_ce4            |    9|          2|    1|          2|
    |tmp_17_ce5            |    9|          2|    1|          2|
    |tmp_17_ce6            |    9|          2|    1|          2|
    |tmp_17_ce7            |    9|          2|    1|          2|
    |tmp_17_we0            |    9|          2|    1|          2|
    |tmp_18_address0       |   20|          4|    9|         36|
    |tmp_18_address1       |   14|          3|    9|         27|
    |tmp_18_ce0            |   20|          4|    1|          4|
    |tmp_18_ce1            |   14|          3|    1|          3|
    |tmp_18_ce2            |    9|          2|    1|          2|
    |tmp_18_ce3            |    9|          2|    1|          2|
    |tmp_18_ce4            |    9|          2|    1|          2|
    |tmp_18_ce5            |    9|          2|    1|          2|
    |tmp_18_ce6            |    9|          2|    1|          2|
    |tmp_18_ce7            |    9|          2|    1|          2|
    |tmp_18_we0            |    9|          2|    1|          2|
    |tmp_19_address0       |   20|          4|    9|         36|
    |tmp_19_address1       |   14|          3|    9|         27|
    |tmp_19_ce0            |   20|          4|    1|          4|
    |tmp_19_ce1            |   14|          3|    1|          3|
    |tmp_19_ce2            |    9|          2|    1|          2|
    |tmp_19_ce3            |    9|          2|    1|          2|
    |tmp_19_ce4            |    9|          2|    1|          2|
    |tmp_19_ce5            |    9|          2|    1|          2|
    |tmp_19_ce6            |    9|          2|    1|          2|
    |tmp_19_ce7            |    9|          2|    1|          2|
    |tmp_19_we0            |    9|          2|    1|          2|
    |tmp_1_address0        |   20|          4|    9|         36|
    |tmp_1_address1        |   14|          3|    9|         27|
    |tmp_1_ce0             |   20|          4|    1|          4|
    |tmp_1_ce1             |   14|          3|    1|          3|
    |tmp_1_ce2             |    9|          2|    1|          2|
    |tmp_1_ce3             |    9|          2|    1|          2|
    |tmp_1_ce4             |    9|          2|    1|          2|
    |tmp_1_ce5             |    9|          2|    1|          2|
    |tmp_1_ce6             |    9|          2|    1|          2|
    |tmp_1_ce7             |    9|          2|    1|          2|
    |tmp_1_we0             |    9|          2|    1|          2|
    |tmp_20_address0       |   20|          4|    9|         36|
    |tmp_20_address1       |   14|          3|    9|         27|
    |tmp_20_ce0            |   20|          4|    1|          4|
    |tmp_20_ce1            |   14|          3|    1|          3|
    |tmp_20_ce2            |    9|          2|    1|          2|
    |tmp_20_ce3            |    9|          2|    1|          2|
    |tmp_20_ce4            |    9|          2|    1|          2|
    |tmp_20_ce5            |    9|          2|    1|          2|
    |tmp_20_ce6            |    9|          2|    1|          2|
    |tmp_20_ce7            |    9|          2|    1|          2|
    |tmp_20_we0            |    9|          2|    1|          2|
    |tmp_21_address0       |   20|          4|    9|         36|
    |tmp_21_address1       |   14|          3|    9|         27|
    |tmp_21_ce0            |   20|          4|    1|          4|
    |tmp_21_ce1            |   14|          3|    1|          3|
    |tmp_21_ce2            |    9|          2|    1|          2|
    |tmp_21_ce3            |    9|          2|    1|          2|
    |tmp_21_ce4            |    9|          2|    1|          2|
    |tmp_21_ce5            |    9|          2|    1|          2|
    |tmp_21_ce6            |    9|          2|    1|          2|
    |tmp_21_ce7            |    9|          2|    1|          2|
    |tmp_21_we0            |    9|          2|    1|          2|
    |tmp_22_address0       |   20|          4|    9|         36|
    |tmp_22_address1       |   14|          3|    9|         27|
    |tmp_22_ce0            |   20|          4|    1|          4|
    |tmp_22_ce1            |   14|          3|    1|          3|
    |tmp_22_ce2            |    9|          2|    1|          2|
    |tmp_22_ce3            |    9|          2|    1|          2|
    |tmp_22_ce4            |    9|          2|    1|          2|
    |tmp_22_ce5            |    9|          2|    1|          2|
    |tmp_22_ce6            |    9|          2|    1|          2|
    |tmp_22_ce7            |    9|          2|    1|          2|
    |tmp_22_we0            |    9|          2|    1|          2|
    |tmp_23_address0       |   20|          4|    9|         36|
    |tmp_23_address1       |   14|          3|    9|         27|
    |tmp_23_ce0            |   20|          4|    1|          4|
    |tmp_23_ce1            |   14|          3|    1|          3|
    |tmp_23_ce2            |    9|          2|    1|          2|
    |tmp_23_ce3            |    9|          2|    1|          2|
    |tmp_23_ce4            |    9|          2|    1|          2|
    |tmp_23_ce5            |    9|          2|    1|          2|
    |tmp_23_ce6            |    9|          2|    1|          2|
    |tmp_23_ce7            |    9|          2|    1|          2|
    |tmp_23_we0            |    9|          2|    1|          2|
    |tmp_24_address0       |   20|          4|    9|         36|
    |tmp_24_address1       |   14|          3|    9|         27|
    |tmp_24_ce0            |   20|          4|    1|          4|
    |tmp_24_ce1            |   14|          3|    1|          3|
    |tmp_24_ce2            |    9|          2|    1|          2|
    |tmp_24_ce3            |    9|          2|    1|          2|
    |tmp_24_ce4            |    9|          2|    1|          2|
    |tmp_24_ce5            |    9|          2|    1|          2|
    |tmp_24_ce6            |    9|          2|    1|          2|
    |tmp_24_ce7            |    9|          2|    1|          2|
    |tmp_24_we0            |    9|          2|    1|          2|
    |tmp_25_address0       |   20|          4|    9|         36|
    |tmp_25_address1       |   14|          3|    9|         27|
    |tmp_25_ce0            |   20|          4|    1|          4|
    |tmp_25_ce1            |   14|          3|    1|          3|
    |tmp_25_ce2            |    9|          2|    1|          2|
    |tmp_25_ce3            |    9|          2|    1|          2|
    |tmp_25_ce4            |    9|          2|    1|          2|
    |tmp_25_ce5            |    9|          2|    1|          2|
    |tmp_25_ce6            |    9|          2|    1|          2|
    |tmp_25_ce7            |    9|          2|    1|          2|
    |tmp_25_we0            |    9|          2|    1|          2|
    |tmp_26_address0       |   20|          4|    9|         36|
    |tmp_26_address1       |   14|          3|    9|         27|
    |tmp_26_ce0            |   20|          4|    1|          4|
    |tmp_26_ce1            |   14|          3|    1|          3|
    |tmp_26_ce2            |    9|          2|    1|          2|
    |tmp_26_ce3            |    9|          2|    1|          2|
    |tmp_26_ce4            |    9|          2|    1|          2|
    |tmp_26_ce5            |    9|          2|    1|          2|
    |tmp_26_ce6            |    9|          2|    1|          2|
    |tmp_26_ce7            |    9|          2|    1|          2|
    |tmp_26_we0            |    9|          2|    1|          2|
    |tmp_27_address0       |   20|          4|    9|         36|
    |tmp_27_address1       |   14|          3|    9|         27|
    |tmp_27_ce0            |   20|          4|    1|          4|
    |tmp_27_ce1            |   14|          3|    1|          3|
    |tmp_27_ce2            |    9|          2|    1|          2|
    |tmp_27_ce3            |    9|          2|    1|          2|
    |tmp_27_ce4            |    9|          2|    1|          2|
    |tmp_27_ce5            |    9|          2|    1|          2|
    |tmp_27_ce6            |    9|          2|    1|          2|
    |tmp_27_ce7            |    9|          2|    1|          2|
    |tmp_27_we0            |    9|          2|    1|          2|
    |tmp_28_address0       |   20|          4|    9|         36|
    |tmp_28_address1       |   14|          3|    9|         27|
    |tmp_28_ce0            |   20|          4|    1|          4|
    |tmp_28_ce1            |   14|          3|    1|          3|
    |tmp_28_ce2            |    9|          2|    1|          2|
    |tmp_28_ce3            |    9|          2|    1|          2|
    |tmp_28_ce4            |    9|          2|    1|          2|
    |tmp_28_ce5            |    9|          2|    1|          2|
    |tmp_28_ce6            |    9|          2|    1|          2|
    |tmp_28_ce7            |    9|          2|    1|          2|
    |tmp_28_we0            |    9|          2|    1|          2|
    |tmp_29_address0       |   20|          4|    9|         36|
    |tmp_29_address1       |   14|          3|    9|         27|
    |tmp_29_ce0            |   20|          4|    1|          4|
    |tmp_29_ce1            |   14|          3|    1|          3|
    |tmp_29_ce2            |    9|          2|    1|          2|
    |tmp_29_ce3            |    9|          2|    1|          2|
    |tmp_29_ce4            |    9|          2|    1|          2|
    |tmp_29_ce5            |    9|          2|    1|          2|
    |tmp_29_ce6            |    9|          2|    1|          2|
    |tmp_29_ce7            |    9|          2|    1|          2|
    |tmp_29_we0            |    9|          2|    1|          2|
    |tmp_2_address0        |   20|          4|    9|         36|
    |tmp_2_address1        |   14|          3|    9|         27|
    |tmp_2_ce0             |   20|          4|    1|          4|
    |tmp_2_ce1             |   14|          3|    1|          3|
    |tmp_2_ce2             |    9|          2|    1|          2|
    |tmp_2_ce3             |    9|          2|    1|          2|
    |tmp_2_ce4             |    9|          2|    1|          2|
    |tmp_2_ce5             |    9|          2|    1|          2|
    |tmp_2_ce6             |    9|          2|    1|          2|
    |tmp_2_ce7             |    9|          2|    1|          2|
    |tmp_2_we0             |    9|          2|    1|          2|
    |tmp_30_address0       |   20|          4|    9|         36|
    |tmp_30_address1       |   14|          3|    9|         27|
    |tmp_30_ce0            |   20|          4|    1|          4|
    |tmp_30_ce1            |   14|          3|    1|          3|
    |tmp_30_ce2            |    9|          2|    1|          2|
    |tmp_30_ce3            |    9|          2|    1|          2|
    |tmp_30_ce4            |    9|          2|    1|          2|
    |tmp_30_ce5            |    9|          2|    1|          2|
    |tmp_30_ce6            |    9|          2|    1|          2|
    |tmp_30_ce7            |    9|          2|    1|          2|
    |tmp_30_we0            |    9|          2|    1|          2|
    |tmp_31_address0       |   20|          4|    9|         36|
    |tmp_31_address1       |   14|          3|    9|         27|
    |tmp_31_ce0            |   20|          4|    1|          4|
    |tmp_31_ce1            |   14|          3|    1|          3|
    |tmp_31_ce2            |    9|          2|    1|          2|
    |tmp_31_ce3            |    9|          2|    1|          2|
    |tmp_31_ce4            |    9|          2|    1|          2|
    |tmp_31_ce5            |    9|          2|    1|          2|
    |tmp_31_ce6            |    9|          2|    1|          2|
    |tmp_31_ce7            |    9|          2|    1|          2|
    |tmp_31_we0            |    9|          2|    1|          2|
    |tmp_3_address0        |   20|          4|    9|         36|
    |tmp_3_address1        |   14|          3|    9|         27|
    |tmp_3_ce0             |   20|          4|    1|          4|
    |tmp_3_ce1             |   14|          3|    1|          3|
    |tmp_3_ce2             |    9|          2|    1|          2|
    |tmp_3_ce3             |    9|          2|    1|          2|
    |tmp_3_ce4             |    9|          2|    1|          2|
    |tmp_3_ce5             |    9|          2|    1|          2|
    |tmp_3_ce6             |    9|          2|    1|          2|
    |tmp_3_ce7             |    9|          2|    1|          2|
    |tmp_3_we0             |    9|          2|    1|          2|
    |tmp_4_address0        |   20|          4|    9|         36|
    |tmp_4_address1        |   14|          3|    9|         27|
    |tmp_4_ce0             |   20|          4|    1|          4|
    |tmp_4_ce1             |   14|          3|    1|          3|
    |tmp_4_ce2             |    9|          2|    1|          2|
    |tmp_4_ce3             |    9|          2|    1|          2|
    |tmp_4_ce4             |    9|          2|    1|          2|
    |tmp_4_ce5             |    9|          2|    1|          2|
    |tmp_4_ce6             |    9|          2|    1|          2|
    |tmp_4_ce7             |    9|          2|    1|          2|
    |tmp_4_we0             |    9|          2|    1|          2|
    |tmp_5_address0        |   20|          4|    9|         36|
    |tmp_5_address1        |   14|          3|    9|         27|
    |tmp_5_ce0             |   20|          4|    1|          4|
    |tmp_5_ce1             |   14|          3|    1|          3|
    |tmp_5_ce2             |    9|          2|    1|          2|
    |tmp_5_ce3             |    9|          2|    1|          2|
    |tmp_5_ce4             |    9|          2|    1|          2|
    |tmp_5_ce5             |    9|          2|    1|          2|
    |tmp_5_ce6             |    9|          2|    1|          2|
    |tmp_5_ce7             |    9|          2|    1|          2|
    |tmp_5_we0             |    9|          2|    1|          2|
    |tmp_6_address0        |   20|          4|    9|         36|
    |tmp_6_address1        |   14|          3|    9|         27|
    |tmp_6_ce0             |   20|          4|    1|          4|
    |tmp_6_ce1             |   14|          3|    1|          3|
    |tmp_6_ce2             |    9|          2|    1|          2|
    |tmp_6_ce3             |    9|          2|    1|          2|
    |tmp_6_ce4             |    9|          2|    1|          2|
    |tmp_6_ce5             |    9|          2|    1|          2|
    |tmp_6_ce6             |    9|          2|    1|          2|
    |tmp_6_ce7             |    9|          2|    1|          2|
    |tmp_6_we0             |    9|          2|    1|          2|
    |tmp_7_address0        |   20|          4|    9|         36|
    |tmp_7_address1        |   14|          3|    9|         27|
    |tmp_7_ce0             |   20|          4|    1|          4|
    |tmp_7_ce1             |   14|          3|    1|          3|
    |tmp_7_ce2             |    9|          2|    1|          2|
    |tmp_7_ce3             |    9|          2|    1|          2|
    |tmp_7_ce4             |    9|          2|    1|          2|
    |tmp_7_ce5             |    9|          2|    1|          2|
    |tmp_7_ce6             |    9|          2|    1|          2|
    |tmp_7_ce7             |    9|          2|    1|          2|
    |tmp_7_we0             |    9|          2|    1|          2|
    |tmp_8_address0        |   20|          4|    9|         36|
    |tmp_8_address1        |   14|          3|    9|         27|
    |tmp_8_ce0             |   20|          4|    1|          4|
    |tmp_8_ce1             |   14|          3|    1|          3|
    |tmp_8_ce2             |    9|          2|    1|          2|
    |tmp_8_ce3             |    9|          2|    1|          2|
    |tmp_8_ce4             |    9|          2|    1|          2|
    |tmp_8_ce5             |    9|          2|    1|          2|
    |tmp_8_ce6             |    9|          2|    1|          2|
    |tmp_8_ce7             |    9|          2|    1|          2|
    |tmp_8_we0             |    9|          2|    1|          2|
    |tmp_9_address0        |   20|          4|    9|         36|
    |tmp_9_address1        |   14|          3|    9|         27|
    |tmp_9_ce0             |   20|          4|    1|          4|
    |tmp_9_ce1             |   14|          3|    1|          3|
    |tmp_9_ce2             |    9|          2|    1|          2|
    |tmp_9_ce3             |    9|          2|    1|          2|
    |tmp_9_ce4             |    9|          2|    1|          2|
    |tmp_9_ce5             |    9|          2|    1|          2|
    |tmp_9_ce6             |    9|          2|    1|          2|
    |tmp_9_ce7             |    9|          2|    1|          2|
    |tmp_9_we0             |    9|          2|    1|          2|
    |tmp_address0          |   20|          4|    9|         36|
    |tmp_address1          |   14|          3|    9|         27|
    |tmp_ce0               |   20|          4|    1|          4|
    |tmp_ce1               |   14|          3|    1|          3|
    |tmp_ce2               |    9|          2|    1|          2|
    |tmp_ce3               |    9|          2|    1|          2|
    |tmp_ce4               |    9|          2|    1|          2|
    |tmp_ce5               |    9|          2|    1|          2|
    |tmp_ce6               |    9|          2|    1|          2|
    |tmp_ce7               |    9|          2|    1|          2|
    |tmp_we0               |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 | 8458|       1820| 2304|       6876|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |C_DRAM_read_reg_1447                                                              |  64|   0|   64|          0|
    |ap_CS_fsm                                                                         |  26|   0|   26|          0|
    |grp_top_kernel_Outline_VITIS_LOOP_118_4_fu_894_ap_start_reg                       |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_104_1_fu_819_ap_start_reg                      |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3_fu_855_ap_start_reg     |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8_fu_962_ap_start_reg     |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_156_103_fu_1053_ap_start_reg                   |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_156_10_fu_1014_ap_start_reg                    |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12_fu_1092_ap_start_reg  |   1|   0|    1|          0|
    |j_fu_144                                                                          |   7|   0|    7|          0|
    |lshr_ln7_reg_1474                                                                 |   2|   0|    2|          0|
    |scale_1_reg_1575                                                                  |  17|   0|   17|          0|
    |scale_reg_1570                                                                    |  17|   0|   17|          0|
    |trunc_ln152_reg_1466                                                              |   4|   0|    4|          0|
    |trunc_ln4_reg_1560                                                                |  62|   0|   62|          0|
    |trunc_ln_reg_1452                                                                 |  62|   0|   62|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             | 268|   0|  268|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|m_axi_A_AWVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_AWADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_AWID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_AWSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WVALID         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WREADY         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_WDATA          |  out|   32|       m_axi|             A|       pointer|
|m_axi_A_WSTRB          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_WLAST          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WID            |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WUSER          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_ARADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_ARID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_ARSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RDATA          |   in|   32|       m_axi|             A|       pointer|
|m_axi_A_RLAST          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_BRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_C_AWVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_AWADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_AWID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_AWSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WVALID         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WREADY         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_WDATA          |  out|   32|       m_axi|             C|       pointer|
|m_axi_C_WSTRB          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_WLAST          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WID            |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WUSER          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_ARADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_ARID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_ARSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RDATA          |   in|   32|       m_axi|             C|       pointer|
|m_axi_C_RLAST          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RUSER          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_BRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BUSER          |   in|    1|       m_axi|             C|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 20 
18 --> 19 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:152]   --->   Operation 27 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "%A_1 = alloca i64 1" [top.cpp:89]   --->   Operation 28 'alloca' 'A_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 29 [1/1] (1.35ns)   --->   "%A_2 = alloca i64 1" [top.cpp:89]   --->   Operation 29 'alloca' 'A_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 30 [1/1] (1.35ns)   --->   "%A_3 = alloca i64 1" [top.cpp:89]   --->   Operation 30 'alloca' 'A_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 31 [1/1] (1.35ns)   --->   "%A_4 = alloca i64 1" [top.cpp:89]   --->   Operation 31 'alloca' 'A_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 32 [1/1] (1.35ns)   --->   "%A_5 = alloca i64 1" [top.cpp:89]   --->   Operation 32 'alloca' 'A_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 33 [1/1] (1.35ns)   --->   "%A_6 = alloca i64 1" [top.cpp:89]   --->   Operation 33 'alloca' 'A_6' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 34 [1/1] (1.35ns)   --->   "%A_7 = alloca i64 1" [top.cpp:89]   --->   Operation 34 'alloca' 'A_7' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 35 [1/1] (1.35ns)   --->   "%A_8 = alloca i64 1" [top.cpp:89]   --->   Operation 35 'alloca' 'A_8' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 36 [1/1] (1.35ns)   --->   "%A_9 = alloca i64 1" [top.cpp:89]   --->   Operation 36 'alloca' 'A_9' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%A_10 = alloca i64 1" [top.cpp:89]   --->   Operation 37 'alloca' 'A_10' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 38 [1/1] (1.35ns)   --->   "%A_11 = alloca i64 1" [top.cpp:89]   --->   Operation 38 'alloca' 'A_11' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 39 [1/1] (1.35ns)   --->   "%A_12 = alloca i64 1" [top.cpp:89]   --->   Operation 39 'alloca' 'A_12' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 40 [1/1] (1.35ns)   --->   "%A_13 = alloca i64 1" [top.cpp:89]   --->   Operation 40 'alloca' 'A_13' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 41 [1/1] (1.35ns)   --->   "%A_14 = alloca i64 1" [top.cpp:89]   --->   Operation 41 'alloca' 'A_14' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 42 [1/1] (1.35ns)   --->   "%A_15 = alloca i64 1" [top.cpp:89]   --->   Operation 42 'alloca' 'A_15' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 43 [1/1] (1.35ns)   --->   "%A_16 = alloca i64 1" [top.cpp:89]   --->   Operation 43 'alloca' 'A_16' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 44 [1/1] (1.35ns)   --->   "%A_17 = alloca i64 1" [top.cpp:89]   --->   Operation 44 'alloca' 'A_17' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 45 [1/1] (1.35ns)   --->   "%A_18 = alloca i64 1" [top.cpp:89]   --->   Operation 45 'alloca' 'A_18' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 46 [1/1] (1.35ns)   --->   "%A_19 = alloca i64 1" [top.cpp:89]   --->   Operation 46 'alloca' 'A_19' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 47 [1/1] (1.35ns)   --->   "%A_20 = alloca i64 1" [top.cpp:89]   --->   Operation 47 'alloca' 'A_20' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 48 [1/1] (1.35ns)   --->   "%A_21 = alloca i64 1" [top.cpp:89]   --->   Operation 48 'alloca' 'A_21' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 49 [1/1] (1.35ns)   --->   "%A_22 = alloca i64 1" [top.cpp:89]   --->   Operation 49 'alloca' 'A_22' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 50 [1/1] (1.35ns)   --->   "%A_23 = alloca i64 1" [top.cpp:89]   --->   Operation 50 'alloca' 'A_23' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 51 [1/1] (1.35ns)   --->   "%A_24 = alloca i64 1" [top.cpp:89]   --->   Operation 51 'alloca' 'A_24' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "%A_25 = alloca i64 1" [top.cpp:89]   --->   Operation 52 'alloca' 'A_25' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 53 [1/1] (1.35ns)   --->   "%A_26 = alloca i64 1" [top.cpp:89]   --->   Operation 53 'alloca' 'A_26' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 54 [1/1] (1.35ns)   --->   "%A_27 = alloca i64 1" [top.cpp:89]   --->   Operation 54 'alloca' 'A_27' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 55 [1/1] (1.35ns)   --->   "%A_28 = alloca i64 1" [top.cpp:89]   --->   Operation 55 'alloca' 'A_28' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 56 [1/1] (1.35ns)   --->   "%A_29 = alloca i64 1" [top.cpp:89]   --->   Operation 56 'alloca' 'A_29' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 57 [1/1] (1.35ns)   --->   "%A_30 = alloca i64 1" [top.cpp:89]   --->   Operation 57 'alloca' 'A_30' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 58 [1/1] (1.35ns)   --->   "%A_31 = alloca i64 1" [top.cpp:89]   --->   Operation 58 'alloca' 'A_31' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 59 [1/1] (1.35ns)   --->   "%A_32 = alloca i64 1" [top.cpp:89]   --->   Operation 59 'alloca' 'A_32' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 60 [1/1] (1.35ns)   --->   "%C_1 = alloca i64 1" [top.cpp:90]   --->   Operation 60 'alloca' 'C_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 61 [1/1] (1.35ns)   --->   "%C_2 = alloca i64 1" [top.cpp:90]   --->   Operation 61 'alloca' 'C_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 62 [1/1] (1.35ns)   --->   "%C_3 = alloca i64 1" [top.cpp:90]   --->   Operation 62 'alloca' 'C_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 63 [1/1] (1.35ns)   --->   "%C_4 = alloca i64 1" [top.cpp:90]   --->   Operation 63 'alloca' 'C_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 64 [1/1] (1.35ns)   --->   "%C_5 = alloca i64 1" [top.cpp:90]   --->   Operation 64 'alloca' 'C_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 65 [1/1] (1.35ns)   --->   "%C_6 = alloca i64 1" [top.cpp:90]   --->   Operation 65 'alloca' 'C_6' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 66 [1/1] (1.35ns)   --->   "%C_7 = alloca i64 1" [top.cpp:90]   --->   Operation 66 'alloca' 'C_7' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 67 [1/1] (1.35ns)   --->   "%C_8 = alloca i64 1" [top.cpp:90]   --->   Operation 67 'alloca' 'C_8' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 68 [1/1] (1.35ns)   --->   "%C_9 = alloca i64 1" [top.cpp:90]   --->   Operation 68 'alloca' 'C_9' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 69 [1/1] (1.35ns)   --->   "%C_10 = alloca i64 1" [top.cpp:90]   --->   Operation 69 'alloca' 'C_10' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 70 [1/1] (1.35ns)   --->   "%C_11 = alloca i64 1" [top.cpp:90]   --->   Operation 70 'alloca' 'C_11' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 71 [1/1] (1.35ns)   --->   "%C_12 = alloca i64 1" [top.cpp:90]   --->   Operation 71 'alloca' 'C_12' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 72 [1/1] (1.35ns)   --->   "%C_13 = alloca i64 1" [top.cpp:90]   --->   Operation 72 'alloca' 'C_13' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 73 [1/1] (1.35ns)   --->   "%C_14 = alloca i64 1" [top.cpp:90]   --->   Operation 73 'alloca' 'C_14' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 74 [1/1] (1.35ns)   --->   "%C_15 = alloca i64 1" [top.cpp:90]   --->   Operation 74 'alloca' 'C_15' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 75 [1/1] (1.35ns)   --->   "%C_16 = alloca i64 1" [top.cpp:90]   --->   Operation 75 'alloca' 'C_16' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 76 [1/1] (1.35ns)   --->   "%C_17 = alloca i64 1" [top.cpp:90]   --->   Operation 76 'alloca' 'C_17' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 77 [1/1] (1.35ns)   --->   "%C_18 = alloca i64 1" [top.cpp:90]   --->   Operation 77 'alloca' 'C_18' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 78 [1/1] (1.35ns)   --->   "%C_19 = alloca i64 1" [top.cpp:90]   --->   Operation 78 'alloca' 'C_19' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 79 [1/1] (1.35ns)   --->   "%C_20 = alloca i64 1" [top.cpp:90]   --->   Operation 79 'alloca' 'C_20' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 80 [1/1] (1.35ns)   --->   "%C_21 = alloca i64 1" [top.cpp:90]   --->   Operation 80 'alloca' 'C_21' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 81 [1/1] (1.35ns)   --->   "%C_22 = alloca i64 1" [top.cpp:90]   --->   Operation 81 'alloca' 'C_22' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 82 [1/1] (1.35ns)   --->   "%C_23 = alloca i64 1" [top.cpp:90]   --->   Operation 82 'alloca' 'C_23' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 83 [1/1] (1.35ns)   --->   "%C_24 = alloca i64 1" [top.cpp:90]   --->   Operation 83 'alloca' 'C_24' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 84 [1/1] (1.35ns)   --->   "%C_25 = alloca i64 1" [top.cpp:90]   --->   Operation 84 'alloca' 'C_25' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 85 [1/1] (1.35ns)   --->   "%C_26 = alloca i64 1" [top.cpp:90]   --->   Operation 85 'alloca' 'C_26' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 86 [1/1] (1.35ns)   --->   "%C_27 = alloca i64 1" [top.cpp:90]   --->   Operation 86 'alloca' 'C_27' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 87 [1/1] (1.35ns)   --->   "%C_28 = alloca i64 1" [top.cpp:90]   --->   Operation 87 'alloca' 'C_28' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 88 [1/1] (1.35ns)   --->   "%C_29 = alloca i64 1" [top.cpp:90]   --->   Operation 88 'alloca' 'C_29' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 89 [1/1] (1.35ns)   --->   "%C_30 = alloca i64 1" [top.cpp:90]   --->   Operation 89 'alloca' 'C_30' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 90 [1/1] (1.35ns)   --->   "%C_31 = alloca i64 1" [top.cpp:90]   --->   Operation 90 'alloca' 'C_31' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 91 [1/1] (1.35ns)   --->   "%C_32 = alloca i64 1" [top.cpp:90]   --->   Operation 91 'alloca' 'C_32' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 92 [1/1] (1.35ns)   --->   "%tmp = alloca i64 1" [top.cpp:91]   --->   Operation 92 'alloca' 'tmp' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 93 [1/1] (1.35ns)   --->   "%tmp_1 = alloca i64 1" [top.cpp:91]   --->   Operation 93 'alloca' 'tmp_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 94 [1/1] (1.35ns)   --->   "%tmp_2 = alloca i64 1" [top.cpp:91]   --->   Operation 94 'alloca' 'tmp_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 95 [1/1] (1.35ns)   --->   "%tmp_3 = alloca i64 1" [top.cpp:91]   --->   Operation 95 'alloca' 'tmp_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 96 [1/1] (1.35ns)   --->   "%tmp_4 = alloca i64 1" [top.cpp:91]   --->   Operation 96 'alloca' 'tmp_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 97 [1/1] (1.35ns)   --->   "%tmp_5 = alloca i64 1" [top.cpp:91]   --->   Operation 97 'alloca' 'tmp_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 98 [1/1] (1.35ns)   --->   "%tmp_6 = alloca i64 1" [top.cpp:91]   --->   Operation 98 'alloca' 'tmp_6' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 99 [1/1] (1.35ns)   --->   "%tmp_7 = alloca i64 1" [top.cpp:91]   --->   Operation 99 'alloca' 'tmp_7' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 100 [1/1] (1.35ns)   --->   "%tmp_8 = alloca i64 1" [top.cpp:91]   --->   Operation 100 'alloca' 'tmp_8' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 101 [1/1] (1.35ns)   --->   "%tmp_9 = alloca i64 1" [top.cpp:91]   --->   Operation 101 'alloca' 'tmp_9' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 102 [1/1] (1.35ns)   --->   "%tmp_10 = alloca i64 1" [top.cpp:91]   --->   Operation 102 'alloca' 'tmp_10' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 103 [1/1] (1.35ns)   --->   "%tmp_11 = alloca i64 1" [top.cpp:91]   --->   Operation 103 'alloca' 'tmp_11' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 104 [1/1] (1.35ns)   --->   "%tmp_12 = alloca i64 1" [top.cpp:91]   --->   Operation 104 'alloca' 'tmp_12' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 105 [1/1] (1.35ns)   --->   "%tmp_13 = alloca i64 1" [top.cpp:91]   --->   Operation 105 'alloca' 'tmp_13' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 106 [1/1] (1.35ns)   --->   "%tmp_14 = alloca i64 1" [top.cpp:91]   --->   Operation 106 'alloca' 'tmp_14' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 107 [1/1] (1.35ns)   --->   "%tmp_15 = alloca i64 1" [top.cpp:91]   --->   Operation 107 'alloca' 'tmp_15' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 108 [1/1] (1.35ns)   --->   "%tmp_16 = alloca i64 1" [top.cpp:91]   --->   Operation 108 'alloca' 'tmp_16' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 109 [1/1] (1.35ns)   --->   "%tmp_17 = alloca i64 1" [top.cpp:91]   --->   Operation 109 'alloca' 'tmp_17' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 110 [1/1] (1.35ns)   --->   "%tmp_18 = alloca i64 1" [top.cpp:91]   --->   Operation 110 'alloca' 'tmp_18' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 111 [1/1] (1.35ns)   --->   "%tmp_19 = alloca i64 1" [top.cpp:91]   --->   Operation 111 'alloca' 'tmp_19' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 112 [1/1] (1.35ns)   --->   "%tmp_20 = alloca i64 1" [top.cpp:91]   --->   Operation 112 'alloca' 'tmp_20' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 113 [1/1] (1.35ns)   --->   "%tmp_21 = alloca i64 1" [top.cpp:91]   --->   Operation 113 'alloca' 'tmp_21' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 114 [1/1] (1.35ns)   --->   "%tmp_22 = alloca i64 1" [top.cpp:91]   --->   Operation 114 'alloca' 'tmp_22' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 115 [1/1] (1.35ns)   --->   "%tmp_23 = alloca i64 1" [top.cpp:91]   --->   Operation 115 'alloca' 'tmp_23' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 116 [1/1] (1.35ns)   --->   "%tmp_24 = alloca i64 1" [top.cpp:91]   --->   Operation 116 'alloca' 'tmp_24' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 117 [1/1] (1.35ns)   --->   "%tmp_25 = alloca i64 1" [top.cpp:91]   --->   Operation 117 'alloca' 'tmp_25' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 118 [1/1] (1.35ns)   --->   "%tmp_26 = alloca i64 1" [top.cpp:91]   --->   Operation 118 'alloca' 'tmp_26' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 119 [1/1] (1.35ns)   --->   "%tmp_27 = alloca i64 1" [top.cpp:91]   --->   Operation 119 'alloca' 'tmp_27' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 120 [1/1] (1.35ns)   --->   "%tmp_28 = alloca i64 1" [top.cpp:91]   --->   Operation 120 'alloca' 'tmp_28' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 121 [1/1] (1.35ns)   --->   "%tmp_29 = alloca i64 1" [top.cpp:91]   --->   Operation 121 'alloca' 'tmp_29' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 122 [1/1] (1.35ns)   --->   "%tmp_30 = alloca i64 1" [top.cpp:91]   --->   Operation 122 'alloca' 'tmp_30' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 123 [1/1] (1.35ns)   --->   "%tmp_31 = alloca i64 1" [top.cpp:91]   --->   Operation 123 'alloca' 'tmp_31' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 124 [1/1] (0.79ns)   --->   "%col_sums = alloca i64 1" [top.cpp:92]   --->   Operation 124 'alloca' 'col_sums' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 125 [1/1] (0.79ns)   --->   "%col_sums_1 = alloca i64 1" [top.cpp:92]   --->   Operation 125 'alloca' 'col_sums_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 126 [1/1] (0.79ns)   --->   "%col_sums_2 = alloca i64 1" [top.cpp:92]   --->   Operation 126 'alloca' 'col_sums_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 127 [1/1] (0.79ns)   --->   "%col_sums_3 = alloca i64 1" [top.cpp:92]   --->   Operation 127 'alloca' 'col_sums_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 128 [1/1] (0.79ns)   --->   "%col_sums_4 = alloca i64 1" [top.cpp:92]   --->   Operation 128 'alloca' 'col_sums_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 129 [1/1] (0.79ns)   --->   "%col_sums_5 = alloca i64 1" [top.cpp:92]   --->   Operation 129 'alloca' 'col_sums_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 130 [1/1] (0.79ns)   --->   "%col_sums_6 = alloca i64 1" [top.cpp:92]   --->   Operation 130 'alloca' 'col_sums_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 131 [1/1] (0.79ns)   --->   "%col_sums_7 = alloca i64 1" [top.cpp:92]   --->   Operation 131 'alloca' 'col_sums_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 132 [1/1] (0.79ns)   --->   "%col_sums_8 = alloca i64 1" [top.cpp:92]   --->   Operation 132 'alloca' 'col_sums_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 133 [1/1] (0.79ns)   --->   "%col_sums_9 = alloca i64 1" [top.cpp:92]   --->   Operation 133 'alloca' 'col_sums_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 134 [1/1] (0.79ns)   --->   "%col_sums_10 = alloca i64 1" [top.cpp:92]   --->   Operation 134 'alloca' 'col_sums_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 135 [1/1] (0.79ns)   --->   "%col_sums_11 = alloca i64 1" [top.cpp:92]   --->   Operation 135 'alloca' 'col_sums_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 136 [1/1] (0.79ns)   --->   "%col_sums_12 = alloca i64 1" [top.cpp:92]   --->   Operation 136 'alloca' 'col_sums_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 137 [1/1] (0.79ns)   --->   "%col_sums_13 = alloca i64 1" [top.cpp:92]   --->   Operation 137 'alloca' 'col_sums_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 138 [1/1] (0.79ns)   --->   "%col_sums_14 = alloca i64 1" [top.cpp:92]   --->   Operation 138 'alloca' 'col_sums_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 139 [1/1] (0.79ns)   --->   "%col_sums_15 = alloca i64 1" [top.cpp:92]   --->   Operation 139 'alloca' 'col_sums_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 140 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_104_1, i24 %col_sums_15, i24 %col_sums_14, i24 %col_sums_13, i24 %col_sums_12, i24 %col_sums_11, i24 %col_sums_10, i24 %col_sums_9, i24 %col_sums_8, i24 %col_sums_7, i24 %col_sums_6, i24 %col_sums_5, i24 %col_sums_4, i24 %col_sums_3, i24 %col_sums_2, i24 %col_sums_1, i24 %col_sums"   --->   Operation 140 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 141 [1/1] (0.48ns)   --->   "%store_ln152 = store i7 0, i7 %j" [top.cpp:152]   --->   Operation 141 'store' 'store_ln152' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 142 [1/1] (1.00ns)   --->   "%C_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_DRAM"   --->   Operation 142 'read' 'C_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 143 [1/1] (1.00ns)   --->   "%A_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_DRAM"   --->   Operation 143 'read' 'A_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 144 [1/2] (1.87ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_104_1, i24 %col_sums_15, i24 %col_sums_14, i24 %col_sums_13, i24 %col_sums_12, i24 %col_sums_11, i24 %col_sums_10, i24 %col_sums_9, i24 %col_sums_8, i24 %col_sums_7, i24 %col_sums_6, i24 %col_sums_5, i24 %col_sums_4, i24 %col_sums_3, i24 %col_sums_2, i24 %col_sums_1, i24 %col_sums"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_DRAM_read, i32 2, i32 63" [top.cpp:110]   --->   Operation 145 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i62 %trunc_ln" [top.cpp:110]   --->   Operation 146 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln110" [top.cpp:110]   --->   Operation 147 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 149 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 150 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 151 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 152 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 153 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 154 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 155 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 156 [2/2] (0.00ns)   --->   "%call_ln110 = call void @top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3, i32 %A, i62 %trunc_ln, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32" [top.cpp:110]   --->   Operation 156 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln110 = call void @top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3, i32 %A, i62 %trunc_ln, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32" [top.cpp:110]   --->   Operation 157 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 158 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Outline_VITIS_LOOP_118_4, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31"   --->   Operation 158 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Outline_VITIS_LOOP_118_4, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31"   --->   Operation 159 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 160 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %col_sums, i24 %col_sums_1, i24 %col_sums_2, i24 %col_sums_3, i24 %col_sums_4, i24 %col_sums_5, i24 %col_sums_6, i24 %col_sums_7, i24 %col_sums_8, i24 %col_sums_9, i24 %col_sums_10, i24 %col_sums_11, i24 %col_sums_12, i24 %col_sums_13, i24 %col_sums_14, i24 %col_sums_15"   --->   Operation 160 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%spectopmodule_ln82 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [top.cpp:82]   --->   Operation 161 'spectopmodule' 'spectopmodule_ln82' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_16, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_16, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_16, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %col_sums, i24 %col_sums_1, i24 %col_sums_2, i24 %col_sums_3, i24 %col_sums_4, i24 %col_sums_5, i24 %col_sums_6, i24 %col_sums_7, i24 %col_sums_8, i24 %col_sums_9, i24 %col_sums_10, i24 %col_sums_11, i24 %col_sums_12, i24 %col_sums_13, i24 %col_sums_14, i24 %col_sums_15"   --->   Operation 171 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln152 = br void %land.end49.i.i.i" [top.cpp:152]   --->   Operation 172 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%j_5 = load i7 %j" [top.cpp:152]   --->   Operation 173 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_5, i32 6" [top.cpp:152]   --->   Operation 174 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %tmp_488, void %land.end49.i.i.i.split, void %VITIS_LOOP_164_11" [top.cpp:152]   --->   Operation 175 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i7 %j_5" [top.cpp:152]   --->   Operation 176 'trunc' 'trunc_ln152' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %j_5, i32 4, i32 5" [top.cpp:152]   --->   Operation 177 'partselect' 'lshr_ln7' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i2 %lshr_ln7" [top.cpp:152]   --->   Operation 178 'zext' 'zext_ln152' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 179 'getelementptr' 'col_sums_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 180 'getelementptr' 'col_sums_2_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 181 'getelementptr' 'col_sums_4_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 182 'getelementptr' 'col_sums_6_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 183 'getelementptr' 'col_sums_8_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 184 'getelementptr' 'col_sums_10_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 185 'getelementptr' 'col_sums_12_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 186 'getelementptr' 'col_sums_14_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 187 [2/2] (0.79ns)   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:154]   --->   Operation 187 'load' 'col_sums_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 188 [2/2] (0.79ns)   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:154]   --->   Operation 188 'load' 'col_sums_2_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 189 [2/2] (0.79ns)   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:154]   --->   Operation 189 'load' 'col_sums_4_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 190 [2/2] (0.79ns)   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:154]   --->   Operation 190 'load' 'col_sums_6_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 191 [2/2] (0.79ns)   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:154]   --->   Operation 191 'load' 'col_sums_8_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 192 [2/2] (0.79ns)   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:154]   --->   Operation 192 'load' 'col_sums_10_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 193 [2/2] (0.79ns)   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:154]   --->   Operation 193 'load' 'col_sums_12_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 194 [2/2] (0.79ns)   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:154]   --->   Operation 194 'load' 'col_sums_14_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 195 'getelementptr' 'col_sums_1_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 196 'getelementptr' 'col_sums_3_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 197 'getelementptr' 'col_sums_5_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 198 'getelementptr' 'col_sums_7_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 199 'getelementptr' 'col_sums_9_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 200 'getelementptr' 'col_sums_11_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 201 'getelementptr' 'col_sums_13_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 202 'getelementptr' 'col_sums_15_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 203 [2/2] (0.79ns)   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:154]   --->   Operation 203 'load' 'col_sums_1_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 204 [2/2] (0.79ns)   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:154]   --->   Operation 204 'load' 'col_sums_3_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 205 [2/2] (0.79ns)   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:154]   --->   Operation 205 'load' 'col_sums_5_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 206 [2/2] (0.79ns)   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:154]   --->   Operation 206 'load' 'col_sums_7_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 207 [2/2] (0.79ns)   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:154]   --->   Operation 207 'load' 'col_sums_9_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 208 [2/2] (0.79ns)   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:154]   --->   Operation 208 'load' 'col_sums_11_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 209 [2/2] (0.79ns)   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:154]   --->   Operation 209 'load' 'col_sums_13_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 210 [2/2] (0.79ns)   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:154]   --->   Operation 210 'load' 'col_sums_15_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 211 [1/1] (0.89ns)   --->   "%add_ln152 = add i7 %j_5, i7 2" [top.cpp:152]   --->   Operation 211 'add' 'add_ln152' <Predicate = (!tmp_488)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.48ns)   --->   "%store_ln152 = store i7 %add_ln152, i7 %j" [top.cpp:152]   --->   Operation 212 'store' 'store_ln152' <Predicate = (!tmp_488)> <Delay = 0.48>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %C_DRAM_read, i32 2, i32 63" [top.cpp:164]   --->   Operation 213 'partselect' 'trunc_ln4' <Predicate = (tmp_488)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln164 = sext i62 %trunc_ln4" [top.cpp:164]   --->   Operation 214 'sext' 'sext_ln164' <Predicate = (tmp_488)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln164" [top.cpp:164]   --->   Operation 215 'getelementptr' 'C_addr' <Predicate = (tmp_488)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (7.30ns)   --->   "%empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %C_addr, i64 16384" [top.cpp:164]   --->   Operation 216 'writereq' 'empty_34' <Predicate = (tmp_488)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.64>
ST_18 : Operation 217 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:154]   --->   Operation 217 'load' 'col_sums_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 218 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:154]   --->   Operation 218 'load' 'col_sums_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 219 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:154]   --->   Operation 219 'load' 'col_sums_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 220 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:154]   --->   Operation 220 'load' 'col_sums_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 221 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:154]   --->   Operation 221 'load' 'col_sums_8_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 222 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:154]   --->   Operation 222 'load' 'col_sums_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 223 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:154]   --->   Operation 223 'load' 'col_sums_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 224 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:154]   --->   Operation 224 'load' 'col_sums_14_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 225 [1/1] (0.83ns)   --->   "%tmp_114 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i4, i4 0, i24 %col_sums_load, i4 2, i24 %col_sums_2_load, i4 4, i24 %col_sums_4_load, i4 6, i24 %col_sums_6_load, i4 8, i24 %col_sums_8_load, i4 10, i24 %col_sums_10_load, i4 12, i24 %col_sums_12_load, i4 14, i24 %col_sums_14_load, i24 0, i4 %trunc_ln152" [top.cpp:154]   --->   Operation 225 'sparsemux' 'tmp_114' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_114, i14 0" [top.cpp:154]   --->   Operation 226 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_114, i32 23" [top.cpp:154]   --->   Operation 227 'bitselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (1.22ns)   --->   "%sub_ln154 = sub i38 0, i38 %shl_ln1" [top.cpp:154]   --->   Operation 228 'sub' 'sub_ln154' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln154, i32 22, i32 37" [top.cpp:154]   --->   Operation 229 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i16 %tmp_s" [top.cpp:154]   --->   Operation 230 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (1.01ns)   --->   "%sub_ln154_1 = sub i17 0, i17 %zext_ln154" [top.cpp:154]   --->   Operation 231 'sub' 'sub_ln154_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_114, i32 8, i32 23" [top.cpp:154]   --->   Operation 232 'partselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i16 %tmp_368" [top.cpp:154]   --->   Operation 233 'zext' 'zext_ln154_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_489, i17 %sub_ln154_1, i17 %zext_ln154_1" [top.cpp:154]   --->   Operation 234 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 235 [2/2] (1.35ns)   --->   "%call_ln152 = call void @top_kernel_Pipeline_VITIS_LOOP_156_10, i2 %lshr_ln7, i24 %C_1, i24 %C_3, i24 %C_5, i24 %C_7, i24 %C_9, i24 %C_11, i24 %C_13, i24 %C_15, i24 %C_17, i24 %C_19, i24 %C_21, i24 %C_23, i24 %C_25, i24 %C_27, i24 %C_29, i24 %C_31, i24 %tmp, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i4 %trunc_ln152, i17 %scale" [top.cpp:152]   --->   Operation 235 'call' 'call_ln152' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 236 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:154]   --->   Operation 236 'load' 'col_sums_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 237 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:154]   --->   Operation 237 'load' 'col_sums_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 238 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:154]   --->   Operation 238 'load' 'col_sums_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 239 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:154]   --->   Operation 239 'load' 'col_sums_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 240 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:154]   --->   Operation 240 'load' 'col_sums_9_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 241 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:154]   --->   Operation 241 'load' 'col_sums_11_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 242 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:154]   --->   Operation 242 'load' 'col_sums_13_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 243 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:154]   --->   Operation 243 'load' 'col_sums_15_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 244 [1/1] (0.83ns)   --->   "%tmp_328 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i4, i4 0, i24 %col_sums_1_load, i4 2, i24 %col_sums_3_load, i4 4, i24 %col_sums_5_load, i4 6, i24 %col_sums_7_load, i4 8, i24 %col_sums_9_load, i4 10, i24 %col_sums_11_load, i4 12, i24 %col_sums_13_load, i4 14, i24 %col_sums_15_load, i24 0, i4 %trunc_ln152" [top.cpp:154]   --->   Operation 244 'sparsemux' 'tmp_328' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln154_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_328, i14 0" [top.cpp:154]   --->   Operation 245 'bitconcatenate' 'shl_ln154_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_328, i32 23" [top.cpp:154]   --->   Operation 246 'bitselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (1.22ns)   --->   "%sub_ln154_2 = sub i38 0, i38 %shl_ln154_1" [top.cpp:154]   --->   Operation 247 'sub' 'sub_ln154_2' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln154_2, i32 22, i32 37" [top.cpp:154]   --->   Operation 248 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln154_2 = zext i16 %tmp_369" [top.cpp:154]   --->   Operation 249 'zext' 'zext_ln154_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (1.01ns)   --->   "%sub_ln154_3 = sub i17 0, i17 %zext_ln154_2" [top.cpp:154]   --->   Operation 250 'sub' 'sub_ln154_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_328, i32 8, i32 23" [top.cpp:154]   --->   Operation 251 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln154_3 = zext i16 %tmp_370" [top.cpp:154]   --->   Operation 252 'zext' 'zext_ln154_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.42ns)   --->   "%scale_1 = select i1 %tmp_490, i17 %sub_ln154_3, i17 %zext_ln154_3" [top.cpp:154]   --->   Operation 253 'select' 'scale_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 254 [2/2] (1.35ns)   --->   "%call_ln152 = call void @top_kernel_Pipeline_VITIS_LOOP_156_103, i2 %lshr_ln7, i24 %C_2, i24 %C_4, i24 %C_6, i24 %C_8, i24 %C_10, i24 %C_12, i24 %C_14, i24 %C_16, i24 %C_18, i24 %C_20, i24 %C_22, i24 %C_24, i24 %C_26, i24 %C_28, i24 %C_30, i24 %C_32, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i4 %trunc_ln152, i17 %scale_1" [top.cpp:152]   --->   Operation 254 'call' 'call_ln152' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%speclooptripcount_ln152 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [top.cpp:152]   --->   Operation 255 'speclooptripcount' 'speclooptripcount_ln152' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [top.cpp:152]   --->   Operation 256 'specloopname' 'specloopname_ln152' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 257 [1/2] (0.00ns)   --->   "%call_ln152 = call void @top_kernel_Pipeline_VITIS_LOOP_156_10, i2 %lshr_ln7, i24 %C_1, i24 %C_3, i24 %C_5, i24 %C_7, i24 %C_9, i24 %C_11, i24 %C_13, i24 %C_15, i24 %C_17, i24 %C_19, i24 %C_21, i24 %C_23, i24 %C_25, i24 %C_27, i24 %C_29, i24 %C_31, i24 %tmp, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i4 %trunc_ln152, i17 %scale" [top.cpp:152]   --->   Operation 257 'call' 'call_ln152' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 258 [1/2] (0.00ns)   --->   "%call_ln152 = call void @top_kernel_Pipeline_VITIS_LOOP_156_103, i2 %lshr_ln7, i24 %C_2, i24 %C_4, i24 %C_6, i24 %C_8, i24 %C_10, i24 %C_12, i24 %C_14, i24 %C_16, i24 %C_18, i24 %C_20, i24 %C_22, i24 %C_24, i24 %C_26, i24 %C_28, i24 %C_30, i24 %C_32, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i4 %trunc_ln152, i17 %scale_1" [top.cpp:152]   --->   Operation 258 'call' 'call_ln152' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln152 = br void %land.end49.i.i.i" [top.cpp:152]   --->   Operation 259 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 0.00>
ST_20 : Operation 260 [2/2] (0.00ns)   --->   "%call_ln164 = call void @top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12, i32 %C, i62 %trunc_ln4, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7, i24 %C_8, i24 %C_9, i24 %C_10, i24 %C_11, i24 %C_12, i24 %C_13, i24 %C_14, i24 %C_15, i24 %C_16, i24 %C_17, i24 %C_18, i24 %C_19, i24 %C_20, i24 %C_21, i24 %C_22, i24 %C_23, i24 %C_24, i24 %C_25, i24 %C_26, i24 %C_27, i24 %C_28, i24 %C_29, i24 %C_30, i24 %C_31, i24 %C_32" [top.cpp:164]   --->   Operation 260 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 18> <Delay = 0.00>
ST_21 : Operation 261 [1/2] (0.00ns)   --->   "%call_ln164 = call void @top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12, i32 %C, i62 %trunc_ln4, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7, i24 %C_8, i24 %C_9, i24 %C_10, i24 %C_11, i24 %C_12, i24 %C_13, i24 %C_14, i24 %C_15, i24 %C_16, i24 %C_17, i24 %C_18, i24 %C_19, i24 %C_20, i24 %C_21, i24 %C_22, i24 %C_23, i24 %C_24, i24 %C_25, i24 %C_26, i24 %C_27, i24 %C_28, i24 %C_29, i24 %C_30, i24 %C_31, i24 %C_32" [top.cpp:164]   --->   Operation 261 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 262 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [top.cpp:170]   --->   Operation 262 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 263 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [top.cpp:170]   --->   Operation 263 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 264 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [top.cpp:170]   --->   Operation 264 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 265 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [top.cpp:170]   --->   Operation 265 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 266 [1/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [top.cpp:170]   --->   Operation 266 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 267 [1/1] (0.00ns)   --->   "%ret_ln170 = ret" [top.cpp:170]   --->   Operation 267 'ret' 'ret_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 011111111111111111110000000]
A_1                     (alloca           ) [ 001111111111111000000000000]
A_2                     (alloca           ) [ 001111111111111000000000000]
A_3                     (alloca           ) [ 001111111111111000000000000]
A_4                     (alloca           ) [ 001111111111111000000000000]
A_5                     (alloca           ) [ 001111111111111000000000000]
A_6                     (alloca           ) [ 001111111111111000000000000]
A_7                     (alloca           ) [ 001111111111111000000000000]
A_8                     (alloca           ) [ 001111111111111000000000000]
A_9                     (alloca           ) [ 001111111111111000000000000]
A_10                    (alloca           ) [ 001111111111111000000000000]
A_11                    (alloca           ) [ 001111111111111000000000000]
A_12                    (alloca           ) [ 001111111111111000000000000]
A_13                    (alloca           ) [ 001111111111111000000000000]
A_14                    (alloca           ) [ 001111111111111000000000000]
A_15                    (alloca           ) [ 001111111111111000000000000]
A_16                    (alloca           ) [ 001111111111111000000000000]
A_17                    (alloca           ) [ 001111111111111000000000000]
A_18                    (alloca           ) [ 001111111111111000000000000]
A_19                    (alloca           ) [ 001111111111111000000000000]
A_20                    (alloca           ) [ 001111111111111000000000000]
A_21                    (alloca           ) [ 001111111111111000000000000]
A_22                    (alloca           ) [ 001111111111111000000000000]
A_23                    (alloca           ) [ 001111111111111000000000000]
A_24                    (alloca           ) [ 001111111111111000000000000]
A_25                    (alloca           ) [ 001111111111111000000000000]
A_26                    (alloca           ) [ 001111111111111000000000000]
A_27                    (alloca           ) [ 001111111111111000000000000]
A_28                    (alloca           ) [ 001111111111111000000000000]
A_29                    (alloca           ) [ 001111111111111000000000000]
A_30                    (alloca           ) [ 001111111111111000000000000]
A_31                    (alloca           ) [ 001111111111111000000000000]
A_32                    (alloca           ) [ 001111111111111000000000000]
C_1                     (alloca           ) [ 001111111111111111111100000]
C_2                     (alloca           ) [ 001111111111111111111100000]
C_3                     (alloca           ) [ 001111111111111111111100000]
C_4                     (alloca           ) [ 001111111111111111111100000]
C_5                     (alloca           ) [ 001111111111111111111100000]
C_6                     (alloca           ) [ 001111111111111111111100000]
C_7                     (alloca           ) [ 001111111111111111111100000]
C_8                     (alloca           ) [ 001111111111111111111100000]
C_9                     (alloca           ) [ 001111111111111111111100000]
C_10                    (alloca           ) [ 001111111111111111111100000]
C_11                    (alloca           ) [ 001111111111111111111100000]
C_12                    (alloca           ) [ 001111111111111111111100000]
C_13                    (alloca           ) [ 001111111111111111111100000]
C_14                    (alloca           ) [ 001111111111111111111100000]
C_15                    (alloca           ) [ 001111111111111111111100000]
C_16                    (alloca           ) [ 001111111111111111111100000]
C_17                    (alloca           ) [ 001111111111111111111100000]
C_18                    (alloca           ) [ 001111111111111111111100000]
C_19                    (alloca           ) [ 001111111111111111111100000]
C_20                    (alloca           ) [ 001111111111111111111100000]
C_21                    (alloca           ) [ 001111111111111111111100000]
C_22                    (alloca           ) [ 001111111111111111111100000]
C_23                    (alloca           ) [ 001111111111111111111100000]
C_24                    (alloca           ) [ 001111111111111111111100000]
C_25                    (alloca           ) [ 001111111111111111111100000]
C_26                    (alloca           ) [ 001111111111111111111100000]
C_27                    (alloca           ) [ 001111111111111111111100000]
C_28                    (alloca           ) [ 001111111111111111111100000]
C_29                    (alloca           ) [ 001111111111111111111100000]
C_30                    (alloca           ) [ 001111111111111111111100000]
C_31                    (alloca           ) [ 001111111111111111111100000]
C_32                    (alloca           ) [ 001111111111111111111100000]
tmp                     (alloca           ) [ 001111111111111111110000000]
tmp_1                   (alloca           ) [ 001111111111111111110000000]
tmp_2                   (alloca           ) [ 001111111111111111110000000]
tmp_3                   (alloca           ) [ 001111111111111111110000000]
tmp_4                   (alloca           ) [ 001111111111111111110000000]
tmp_5                   (alloca           ) [ 001111111111111111110000000]
tmp_6                   (alloca           ) [ 001111111111111111110000000]
tmp_7                   (alloca           ) [ 001111111111111111110000000]
tmp_8                   (alloca           ) [ 001111111111111111110000000]
tmp_9                   (alloca           ) [ 001111111111111111110000000]
tmp_10                  (alloca           ) [ 001111111111111111110000000]
tmp_11                  (alloca           ) [ 001111111111111111110000000]
tmp_12                  (alloca           ) [ 001111111111111111110000000]
tmp_13                  (alloca           ) [ 001111111111111111110000000]
tmp_14                  (alloca           ) [ 001111111111111111110000000]
tmp_15                  (alloca           ) [ 001111111111111111110000000]
tmp_16                  (alloca           ) [ 001111111111111111110000000]
tmp_17                  (alloca           ) [ 001111111111111111110000000]
tmp_18                  (alloca           ) [ 001111111111111111110000000]
tmp_19                  (alloca           ) [ 001111111111111111110000000]
tmp_20                  (alloca           ) [ 001111111111111111110000000]
tmp_21                  (alloca           ) [ 001111111111111111110000000]
tmp_22                  (alloca           ) [ 001111111111111111110000000]
tmp_23                  (alloca           ) [ 001111111111111111110000000]
tmp_24                  (alloca           ) [ 001111111111111111110000000]
tmp_25                  (alloca           ) [ 001111111111111111110000000]
tmp_26                  (alloca           ) [ 001111111111111111110000000]
tmp_27                  (alloca           ) [ 001111111111111111110000000]
tmp_28                  (alloca           ) [ 001111111111111111110000000]
tmp_29                  (alloca           ) [ 001111111111111111110000000]
tmp_30                  (alloca           ) [ 001111111111111111110000000]
tmp_31                  (alloca           ) [ 001111111111111111110000000]
col_sums                (alloca           ) [ 001111111111111111110000000]
col_sums_1              (alloca           ) [ 001111111111111111110000000]
col_sums_2              (alloca           ) [ 001111111111111111110000000]
col_sums_3              (alloca           ) [ 001111111111111111110000000]
col_sums_4              (alloca           ) [ 001111111111111111110000000]
col_sums_5              (alloca           ) [ 001111111111111111110000000]
col_sums_6              (alloca           ) [ 001111111111111111110000000]
col_sums_7              (alloca           ) [ 001111111111111111110000000]
col_sums_8              (alloca           ) [ 001111111111111111110000000]
col_sums_9              (alloca           ) [ 001111111111111111110000000]
col_sums_10             (alloca           ) [ 001111111111111111110000000]
col_sums_11             (alloca           ) [ 001111111111111111110000000]
col_sums_12             (alloca           ) [ 001111111111111111110000000]
col_sums_13             (alloca           ) [ 001111111111111111110000000]
col_sums_14             (alloca           ) [ 001111111111111111110000000]
col_sums_15             (alloca           ) [ 001111111111111111110000000]
store_ln152             (store            ) [ 000000000000000000000000000]
C_DRAM_read             (read             ) [ 000111111111111111110000000]
A_DRAM_read             (read             ) [ 000000000000000000000000000]
call_ln0                (call             ) [ 000000000000000000000000000]
trunc_ln                (partselect       ) [ 000111111111100000000000000]
sext_ln110              (sext             ) [ 000000000000000000000000000]
A_addr                  (getelementptr    ) [ 000011111110000000000000000]
empty                   (readreq          ) [ 000000000000000000000000000]
call_ln110              (call             ) [ 000000000000000000000000000]
call_ln0                (call             ) [ 000000000000000000000000000]
spectopmodule_ln82      (spectopmodule    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
call_ln0                (call             ) [ 000000000000000000000000000]
br_ln152                (br               ) [ 000000000000000000000000000]
j_5                     (load             ) [ 000000000000000000000000000]
tmp_488                 (bitselect        ) [ 000000000000000001110000000]
br_ln152                (br               ) [ 000000000000000000000000000]
trunc_ln152             (trunc            ) [ 000000000000000000110000000]
lshr_ln7                (partselect       ) [ 000000000000000000110000000]
zext_ln152              (zext             ) [ 000000000000000000000000000]
col_sums_addr           (getelementptr    ) [ 000000000000000000100000000]
col_sums_2_addr         (getelementptr    ) [ 000000000000000000100000000]
col_sums_4_addr         (getelementptr    ) [ 000000000000000000100000000]
col_sums_6_addr         (getelementptr    ) [ 000000000000000000100000000]
col_sums_8_addr         (getelementptr    ) [ 000000000000000000100000000]
col_sums_10_addr        (getelementptr    ) [ 000000000000000000100000000]
col_sums_12_addr        (getelementptr    ) [ 000000000000000000100000000]
col_sums_14_addr        (getelementptr    ) [ 000000000000000000100000000]
col_sums_1_addr         (getelementptr    ) [ 000000000000000000100000000]
col_sums_3_addr         (getelementptr    ) [ 000000000000000000100000000]
col_sums_5_addr         (getelementptr    ) [ 000000000000000000100000000]
col_sums_7_addr         (getelementptr    ) [ 000000000000000000100000000]
col_sums_9_addr         (getelementptr    ) [ 000000000000000000100000000]
col_sums_11_addr        (getelementptr    ) [ 000000000000000000100000000]
col_sums_13_addr        (getelementptr    ) [ 000000000000000000100000000]
col_sums_15_addr        (getelementptr    ) [ 000000000000000000100000000]
add_ln152               (add              ) [ 000000000000000000000000000]
store_ln152             (store            ) [ 000000000000000000000000000]
trunc_ln4               (partselect       ) [ 000000000000000000001100000]
sext_ln164              (sext             ) [ 000000000000000000000000000]
C_addr                  (getelementptr    ) [ 000000000000000000001111111]
empty_34                (writereq         ) [ 000000000000000000000000000]
col_sums_load           (load             ) [ 000000000000000000000000000]
col_sums_2_load         (load             ) [ 000000000000000000000000000]
col_sums_4_load         (load             ) [ 000000000000000000000000000]
col_sums_6_load         (load             ) [ 000000000000000000000000000]
col_sums_8_load         (load             ) [ 000000000000000000000000000]
col_sums_10_load        (load             ) [ 000000000000000000000000000]
col_sums_12_load        (load             ) [ 000000000000000000000000000]
col_sums_14_load        (load             ) [ 000000000000000000000000000]
tmp_114                 (sparsemux        ) [ 000000000000000000000000000]
shl_ln1                 (bitconcatenate   ) [ 000000000000000000000000000]
tmp_489                 (bitselect        ) [ 000000000000000000000000000]
sub_ln154               (sub              ) [ 000000000000000000000000000]
tmp_s                   (partselect       ) [ 000000000000000000000000000]
zext_ln154              (zext             ) [ 000000000000000000000000000]
sub_ln154_1             (sub              ) [ 000000000000000000000000000]
tmp_368                 (partselect       ) [ 000000000000000000000000000]
zext_ln154_1            (zext             ) [ 000000000000000000000000000]
scale                   (select           ) [ 000000000000000000010000000]
col_sums_1_load         (load             ) [ 000000000000000000000000000]
col_sums_3_load         (load             ) [ 000000000000000000000000000]
col_sums_5_load         (load             ) [ 000000000000000000000000000]
col_sums_7_load         (load             ) [ 000000000000000000000000000]
col_sums_9_load         (load             ) [ 000000000000000000000000000]
col_sums_11_load        (load             ) [ 000000000000000000000000000]
col_sums_13_load        (load             ) [ 000000000000000000000000000]
col_sums_15_load        (load             ) [ 000000000000000000000000000]
tmp_328                 (sparsemux        ) [ 000000000000000000000000000]
shl_ln154_1             (bitconcatenate   ) [ 000000000000000000000000000]
tmp_490                 (bitselect        ) [ 000000000000000000000000000]
sub_ln154_2             (sub              ) [ 000000000000000000000000000]
tmp_369                 (partselect       ) [ 000000000000000000000000000]
zext_ln154_2            (zext             ) [ 000000000000000000000000000]
sub_ln154_3             (sub              ) [ 000000000000000000000000000]
tmp_370                 (partselect       ) [ 000000000000000000000000000]
zext_ln154_3            (zext             ) [ 000000000000000000000000000]
scale_1                 (select           ) [ 000000000000000000010000000]
speclooptripcount_ln152 (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln152      (specloopname     ) [ 000000000000000000000000000]
call_ln152              (call             ) [ 000000000000000000000000000]
call_ln152              (call             ) [ 000000000000000000000000000]
br_ln152                (br               ) [ 000000000000000000000000000]
call_ln164              (call             ) [ 000000000000000000000000000]
empty_35                (writeresp        ) [ 000000000000000000000000000]
ret_ln170               (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_DRAM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_DRAM"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_DRAM">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_DRAM"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_104_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Outline_VITIS_LOOP_118_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i24.i24.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i24.i14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_156_10"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_156_103"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="j_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="A_1_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="A_2_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="A_3_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="A_4_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_4/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="A_5_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_5/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="A_6_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_6/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="A_7_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_7/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="A_8_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_8/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="A_9_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_9/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="A_10_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_10/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="A_11_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_11/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="A_12_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_12/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="A_13_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_13/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="A_14_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_14/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="A_15_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_15/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="A_16_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_16/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="A_17_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_17/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="A_18_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_18/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="A_19_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_19/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="A_20_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_20/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="A_21_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_21/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="A_22_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_22/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="A_23_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_23/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="A_24_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_24/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="A_25_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_25/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="A_26_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_26/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="A_27_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_27/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="A_28_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_28/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="A_29_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_29/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="A_30_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_30/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="A_31_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_31/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="A_32_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_32/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="C_1_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="C_2_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="C_3_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_3/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="C_4_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_4/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="C_5_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_5/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="C_6_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_6/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="C_7_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_7/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="C_8_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_8/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="C_9_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_9/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="C_10_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_10/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="C_11_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_11/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="C_12_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_12/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="C_13_alloca_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_13/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="C_14_alloca_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_14/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="C_15_alloca_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_15/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="C_16_alloca_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_16/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="C_17_alloca_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_17/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="C_18_alloca_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_18/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="C_19_alloca_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_19/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="C_20_alloca_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_20/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="C_21_alloca_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_21/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="C_22_alloca_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_22/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="C_23_alloca_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_23/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="C_24_alloca_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_24/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="C_25_alloca_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_25/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="C_26_alloca_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_26/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="C_27_alloca_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_27/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="C_28_alloca_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_28/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="C_29_alloca_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_29/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="C_30_alloca_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_30/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="C_31_alloca_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_31/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="C_32_alloca_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_32/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_alloca_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_1_alloca_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_2_alloca_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_3_alloca_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_4_alloca_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_5_alloca_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_6_alloca_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_7_alloca_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_8_alloca_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_9_alloca_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_10_alloca_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_11_alloca_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_12_alloca_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_13_alloca_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_14_alloca_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_15_alloca_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_16_alloca_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_17_alloca_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_18_alloca_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_19_alloca_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_20_alloca_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_21_alloca_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_22_alloca_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_23_alloca_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_24_alloca_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_25_alloca_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_26_alloca_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_27_alloca_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_28_alloca_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_29_alloca_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_30_alloca_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_31_alloca_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="col_sums_alloca_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="col_sums_1_alloca_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_1/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="col_sums_2_alloca_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_2/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="col_sums_3_alloca_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_3/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="col_sums_4_alloca_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_4/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="col_sums_5_alloca_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_5/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="col_sums_6_alloca_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_6/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="col_sums_7_alloca_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_7/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="col_sums_8_alloca_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_8/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="col_sums_9_alloca_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_9/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="col_sums_10_alloca_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_10/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="col_sums_11_alloca_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_11/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="col_sums_12_alloca_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_12/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="col_sums_13_alloca_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_13/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="col_sums_14_alloca_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_14/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="col_sums_15_alloca_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_sums_15/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="C_DRAM_read_read_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="0" index="1" bw="64" slack="0"/>
<pin id="599" dir="1" index="2" bw="64" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_DRAM_read/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="A_DRAM_read_read_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="0"/>
<pin id="604" dir="0" index="1" bw="64" slack="0"/>
<pin id="605" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_DRAM_read/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="col_sums_addr_gep_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="0" index="2" bw="2" slack="0"/>
<pin id="612" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_addr/17 "/>
</bind>
</comp>

<comp id="614" class="1004" name="col_sums_2_addr_gep_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="0" index="2" bw="2" slack="0"/>
<pin id="618" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_2_addr/17 "/>
</bind>
</comp>

<comp id="620" class="1004" name="col_sums_4_addr_gep_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="0" index="2" bw="2" slack="0"/>
<pin id="624" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_4_addr/17 "/>
</bind>
</comp>

<comp id="626" class="1004" name="col_sums_6_addr_gep_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="2" slack="0"/>
<pin id="630" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_6_addr/17 "/>
</bind>
</comp>

<comp id="632" class="1004" name="col_sums_8_addr_gep_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="0" index="2" bw="2" slack="0"/>
<pin id="636" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_8_addr/17 "/>
</bind>
</comp>

<comp id="638" class="1004" name="col_sums_10_addr_gep_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="2" slack="0"/>
<pin id="642" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_10_addr/17 "/>
</bind>
</comp>

<comp id="644" class="1004" name="col_sums_12_addr_gep_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="0" index="2" bw="2" slack="0"/>
<pin id="648" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_12_addr/17 "/>
</bind>
</comp>

<comp id="650" class="1004" name="col_sums_14_addr_gep_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="2" slack="0"/>
<pin id="654" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_14_addr/17 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_access_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="0"/>
<pin id="658" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="659" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="660" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_load/17 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_access_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="2" slack="0"/>
<pin id="664" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="665" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="666" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_2_load/17 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_access_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="2" slack="0"/>
<pin id="670" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="671" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="672" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_4_load/17 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_access_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="0"/>
<pin id="676" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="677" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="678" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_6_load/17 "/>
</bind>
</comp>

<comp id="680" class="1004" name="grp_access_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="0"/>
<pin id="682" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="683" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="684" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_8_load/17 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_access_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="2" slack="0"/>
<pin id="688" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="689" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="690" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_10_load/17 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_access_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="2" slack="0"/>
<pin id="694" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="695" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="696" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_12_load/17 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_access_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="0"/>
<pin id="700" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="701" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="702" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_14_load/17 "/>
</bind>
</comp>

<comp id="704" class="1004" name="col_sums_1_addr_gep_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="0" index="2" bw="2" slack="0"/>
<pin id="708" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_1_addr/17 "/>
</bind>
</comp>

<comp id="710" class="1004" name="col_sums_3_addr_gep_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="0" index="2" bw="2" slack="0"/>
<pin id="714" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_3_addr/17 "/>
</bind>
</comp>

<comp id="716" class="1004" name="col_sums_5_addr_gep_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="0" index="2" bw="2" slack="0"/>
<pin id="720" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_5_addr/17 "/>
</bind>
</comp>

<comp id="722" class="1004" name="col_sums_7_addr_gep_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="0" index="2" bw="2" slack="0"/>
<pin id="726" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_7_addr/17 "/>
</bind>
</comp>

<comp id="728" class="1004" name="col_sums_9_addr_gep_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="0" index="2" bw="2" slack="0"/>
<pin id="732" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_9_addr/17 "/>
</bind>
</comp>

<comp id="734" class="1004" name="col_sums_11_addr_gep_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="0" index="2" bw="2" slack="0"/>
<pin id="738" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_11_addr/17 "/>
</bind>
</comp>

<comp id="740" class="1004" name="col_sums_13_addr_gep_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="0" index="2" bw="2" slack="0"/>
<pin id="744" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_13_addr/17 "/>
</bind>
</comp>

<comp id="746" class="1004" name="col_sums_15_addr_gep_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="0" index="2" bw="2" slack="0"/>
<pin id="750" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_15_addr/17 "/>
</bind>
</comp>

<comp id="752" class="1004" name="grp_access_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="2" slack="0"/>
<pin id="754" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="755" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="756" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_1_load/17 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_access_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="2" slack="0"/>
<pin id="760" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="761" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="762" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_3_load/17 "/>
</bind>
</comp>

<comp id="764" class="1004" name="grp_access_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="2" slack="0"/>
<pin id="766" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="767" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="768" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_5_load/17 "/>
</bind>
</comp>

<comp id="770" class="1004" name="grp_access_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="2" slack="0"/>
<pin id="772" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="773" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="774" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_7_load/17 "/>
</bind>
</comp>

<comp id="776" class="1004" name="grp_access_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="2" slack="0"/>
<pin id="778" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="779" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="780" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_9_load/17 "/>
</bind>
</comp>

<comp id="782" class="1004" name="grp_access_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="0"/>
<pin id="784" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="785" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="786" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_11_load/17 "/>
</bind>
</comp>

<comp id="788" class="1004" name="grp_access_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="2" slack="0"/>
<pin id="790" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="791" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="792" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_13_load/17 "/>
</bind>
</comp>

<comp id="794" class="1004" name="grp_access_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="0"/>
<pin id="796" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="797" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="798" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_15_load/17 "/>
</bind>
</comp>

<comp id="800" class="1004" name="grp_readreq_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="0" index="2" bw="16" slack="0"/>
<pin id="804" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="empty_34_writereq_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="0" index="2" bw="16" slack="0"/>
<pin id="811" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_34/17 "/>
</bind>
</comp>

<comp id="814" class="1004" name="grp_writeresp_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="3"/>
<pin id="817" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_35/22 "/>
</bind>
</comp>

<comp id="819" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_104_1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="0" slack="0"/>
<pin id="821" dir="0" index="1" bw="24" slack="0"/>
<pin id="822" dir="0" index="2" bw="24" slack="0"/>
<pin id="823" dir="0" index="3" bw="24" slack="0"/>
<pin id="824" dir="0" index="4" bw="24" slack="0"/>
<pin id="825" dir="0" index="5" bw="24" slack="0"/>
<pin id="826" dir="0" index="6" bw="24" slack="0"/>
<pin id="827" dir="0" index="7" bw="24" slack="0"/>
<pin id="828" dir="0" index="8" bw="24" slack="0"/>
<pin id="829" dir="0" index="9" bw="24" slack="0"/>
<pin id="830" dir="0" index="10" bw="24" slack="0"/>
<pin id="831" dir="0" index="11" bw="24" slack="0"/>
<pin id="832" dir="0" index="12" bw="24" slack="0"/>
<pin id="833" dir="0" index="13" bw="24" slack="0"/>
<pin id="834" dir="0" index="14" bw="24" slack="0"/>
<pin id="835" dir="0" index="15" bw="24" slack="0"/>
<pin id="836" dir="0" index="16" bw="24" slack="0"/>
<pin id="837" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="855" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="0" slack="0"/>
<pin id="857" dir="0" index="1" bw="32" slack="0"/>
<pin id="858" dir="0" index="2" bw="62" slack="9"/>
<pin id="859" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="860" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="861" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="862" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="863" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="864" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="865" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="866" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="867" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="868" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="869" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="870" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="871" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="872" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="873" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="874" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="875" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="876" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="877" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="878" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="879" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="880" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="881" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="882" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="883" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="884" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="885" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="886" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="887" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="888" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="889" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="890" dir="0" index="34" bw="24" slack="2147483647"/>
<pin id="891" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/11 "/>
</bind>
</comp>

<comp id="894" class="1004" name="grp_top_kernel_Outline_VITIS_LOOP_118_4_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="0" slack="0"/>
<pin id="896" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="897" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="898" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="899" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="900" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="901" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="902" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="903" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="904" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="905" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="906" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="907" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="908" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="909" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="910" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="911" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="912" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="913" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="914" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="915" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="916" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="917" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="918" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="919" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="920" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="921" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="922" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="923" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="924" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="925" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="926" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="927" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="928" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="929" dir="0" index="34" bw="24" slack="2147483647"/>
<pin id="930" dir="0" index="35" bw="24" slack="2147483647"/>
<pin id="931" dir="0" index="36" bw="24" slack="2147483647"/>
<pin id="932" dir="0" index="37" bw="24" slack="2147483647"/>
<pin id="933" dir="0" index="38" bw="24" slack="2147483647"/>
<pin id="934" dir="0" index="39" bw="24" slack="2147483647"/>
<pin id="935" dir="0" index="40" bw="24" slack="2147483647"/>
<pin id="936" dir="0" index="41" bw="24" slack="2147483647"/>
<pin id="937" dir="0" index="42" bw="24" slack="2147483647"/>
<pin id="938" dir="0" index="43" bw="24" slack="2147483647"/>
<pin id="939" dir="0" index="44" bw="24" slack="2147483647"/>
<pin id="940" dir="0" index="45" bw="24" slack="2147483647"/>
<pin id="941" dir="0" index="46" bw="24" slack="2147483647"/>
<pin id="942" dir="0" index="47" bw="24" slack="2147483647"/>
<pin id="943" dir="0" index="48" bw="24" slack="2147483647"/>
<pin id="944" dir="0" index="49" bw="24" slack="2147483647"/>
<pin id="945" dir="0" index="50" bw="24" slack="2147483647"/>
<pin id="946" dir="0" index="51" bw="24" slack="2147483647"/>
<pin id="947" dir="0" index="52" bw="24" slack="2147483647"/>
<pin id="948" dir="0" index="53" bw="24" slack="2147483647"/>
<pin id="949" dir="0" index="54" bw="24" slack="2147483647"/>
<pin id="950" dir="0" index="55" bw="24" slack="2147483647"/>
<pin id="951" dir="0" index="56" bw="24" slack="2147483647"/>
<pin id="952" dir="0" index="57" bw="24" slack="2147483647"/>
<pin id="953" dir="0" index="58" bw="24" slack="2147483647"/>
<pin id="954" dir="0" index="59" bw="24" slack="2147483647"/>
<pin id="955" dir="0" index="60" bw="24" slack="2147483647"/>
<pin id="956" dir="0" index="61" bw="24" slack="2147483647"/>
<pin id="957" dir="0" index="62" bw="24" slack="2147483647"/>
<pin id="958" dir="0" index="63" bw="24" slack="2147483647"/>
<pin id="959" dir="0" index="64" bw="24" slack="2147483647"/>
<pin id="960" dir="1" index="65" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="962" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="0" slack="0"/>
<pin id="964" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="965" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="966" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="967" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="968" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="969" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="970" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="971" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="972" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="973" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="974" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="975" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="976" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="977" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="978" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="979" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="980" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="981" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="982" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="983" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="984" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="985" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="986" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="987" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="988" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="989" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="990" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="991" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="992" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="993" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="994" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="995" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="996" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="997" dir="0" index="34" bw="24" slack="2147483647"/>
<pin id="998" dir="0" index="35" bw="24" slack="2147483647"/>
<pin id="999" dir="0" index="36" bw="24" slack="2147483647"/>
<pin id="1000" dir="0" index="37" bw="24" slack="2147483647"/>
<pin id="1001" dir="0" index="38" bw="24" slack="2147483647"/>
<pin id="1002" dir="0" index="39" bw="24" slack="2147483647"/>
<pin id="1003" dir="0" index="40" bw="24" slack="2147483647"/>
<pin id="1004" dir="0" index="41" bw="24" slack="2147483647"/>
<pin id="1005" dir="0" index="42" bw="24" slack="2147483647"/>
<pin id="1006" dir="0" index="43" bw="24" slack="2147483647"/>
<pin id="1007" dir="0" index="44" bw="24" slack="2147483647"/>
<pin id="1008" dir="0" index="45" bw="24" slack="2147483647"/>
<pin id="1009" dir="0" index="46" bw="24" slack="2147483647"/>
<pin id="1010" dir="0" index="47" bw="24" slack="2147483647"/>
<pin id="1011" dir="0" index="48" bw="24" slack="2147483647"/>
<pin id="1012" dir="1" index="49" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_156_10_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="0" slack="0"/>
<pin id="1016" dir="0" index="1" bw="2" slack="1"/>
<pin id="1017" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="1018" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="1019" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="1020" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="1021" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="1022" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="1023" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="1024" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="1025" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="1026" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="1027" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="1028" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="1029" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="1030" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="1031" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="1032" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="1033" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="1034" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="1035" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="1036" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="1037" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="1038" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="1039" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="1040" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="1041" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="1042" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="1043" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="1044" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="1045" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="1046" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="1047" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="1048" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="1049" dir="0" index="34" bw="4" slack="1"/>
<pin id="1050" dir="0" index="35" bw="17" slack="0"/>
<pin id="1051" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln152/18 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_156_103_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="0" slack="0"/>
<pin id="1055" dir="0" index="1" bw="2" slack="1"/>
<pin id="1056" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="1057" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="1058" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="1059" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="1060" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="1061" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="1062" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="1063" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="1064" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="1065" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="1066" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="1067" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="1068" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="1069" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="1070" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="1071" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="1072" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="1073" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="1074" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="1075" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="1076" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="1077" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="1078" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="1079" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="1080" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="1081" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="1082" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="1083" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="1084" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="1085" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="1086" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="1087" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="1088" dir="0" index="34" bw="4" slack="1"/>
<pin id="1089" dir="0" index="35" bw="17" slack="0"/>
<pin id="1090" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln152/18 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="0" slack="0"/>
<pin id="1094" dir="0" index="1" bw="32" slack="0"/>
<pin id="1095" dir="0" index="2" bw="62" slack="1"/>
<pin id="1096" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="1097" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="1098" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="1099" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="1100" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="1101" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="1102" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="1103" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="1104" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="1105" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="1106" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="1107" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="1108" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="1109" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="1110" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="1111" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="1112" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="1113" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="1114" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="1115" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="1116" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="1117" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="1118" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="1119" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="1120" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="1121" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="1122" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="1123" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="1124" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="1125" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="1126" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="1127" dir="0" index="34" bw="24" slack="2147483647"/>
<pin id="1128" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln164/20 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="store_ln152_store_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="0"/>
<pin id="1133" dir="0" index="1" bw="7" slack="0"/>
<pin id="1134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/1 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="trunc_ln_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="62" slack="0"/>
<pin id="1138" dir="0" index="1" bw="64" slack="0"/>
<pin id="1139" dir="0" index="2" bw="3" slack="0"/>
<pin id="1140" dir="0" index="3" bw="7" slack="0"/>
<pin id="1141" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="sext_ln110_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="62" slack="1"/>
<pin id="1148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110/3 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="A_addr_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="64" slack="0"/>
<pin id="1151" dir="0" index="1" bw="64" slack="0"/>
<pin id="1152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="j_5_load_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="7" slack="16"/>
<pin id="1158" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5/17 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="tmp_488_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="0"/>
<pin id="1161" dir="0" index="1" bw="7" slack="0"/>
<pin id="1162" dir="0" index="2" bw="4" slack="0"/>
<pin id="1163" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_488/17 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="trunc_ln152_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="7" slack="0"/>
<pin id="1169" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln152/17 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="lshr_ln7_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="2" slack="0"/>
<pin id="1173" dir="0" index="1" bw="7" slack="0"/>
<pin id="1174" dir="0" index="2" bw="4" slack="0"/>
<pin id="1175" dir="0" index="3" bw="4" slack="0"/>
<pin id="1176" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/17 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="zext_ln152_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="2" slack="0"/>
<pin id="1183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/17 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="add_ln152_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="7" slack="0"/>
<pin id="1203" dir="0" index="1" bw="3" slack="0"/>
<pin id="1204" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152/17 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="store_ln152_store_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="7" slack="0"/>
<pin id="1209" dir="0" index="1" bw="7" slack="16"/>
<pin id="1210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/17 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="trunc_ln4_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="62" slack="0"/>
<pin id="1214" dir="0" index="1" bw="64" slack="15"/>
<pin id="1215" dir="0" index="2" bw="3" slack="0"/>
<pin id="1216" dir="0" index="3" bw="7" slack="0"/>
<pin id="1217" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/17 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="sext_ln164_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="62" slack="0"/>
<pin id="1223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln164/17 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="C_addr_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="64" slack="0"/>
<pin id="1227" dir="0" index="1" bw="64" slack="0"/>
<pin id="1228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/17 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="tmp_114_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="24" slack="0"/>
<pin id="1234" dir="0" index="1" bw="4" slack="0"/>
<pin id="1235" dir="0" index="2" bw="24" slack="0"/>
<pin id="1236" dir="0" index="3" bw="4" slack="0"/>
<pin id="1237" dir="0" index="4" bw="24" slack="0"/>
<pin id="1238" dir="0" index="5" bw="4" slack="0"/>
<pin id="1239" dir="0" index="6" bw="24" slack="0"/>
<pin id="1240" dir="0" index="7" bw="4" slack="0"/>
<pin id="1241" dir="0" index="8" bw="24" slack="0"/>
<pin id="1242" dir="0" index="9" bw="4" slack="0"/>
<pin id="1243" dir="0" index="10" bw="24" slack="0"/>
<pin id="1244" dir="0" index="11" bw="4" slack="0"/>
<pin id="1245" dir="0" index="12" bw="24" slack="0"/>
<pin id="1246" dir="0" index="13" bw="4" slack="0"/>
<pin id="1247" dir="0" index="14" bw="24" slack="0"/>
<pin id="1248" dir="0" index="15" bw="4" slack="0"/>
<pin id="1249" dir="0" index="16" bw="24" slack="0"/>
<pin id="1250" dir="0" index="17" bw="24" slack="0"/>
<pin id="1251" dir="0" index="18" bw="4" slack="1"/>
<pin id="1252" dir="1" index="19" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_114/18 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="shl_ln1_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="38" slack="0"/>
<pin id="1273" dir="0" index="1" bw="24" slack="0"/>
<pin id="1274" dir="0" index="2" bw="1" slack="0"/>
<pin id="1275" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/18 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="tmp_489_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="0"/>
<pin id="1281" dir="0" index="1" bw="24" slack="0"/>
<pin id="1282" dir="0" index="2" bw="6" slack="0"/>
<pin id="1283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_489/18 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="sub_ln154_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="0"/>
<pin id="1289" dir="0" index="1" bw="38" slack="0"/>
<pin id="1290" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln154/18 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="tmp_s_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="16" slack="0"/>
<pin id="1295" dir="0" index="1" bw="38" slack="0"/>
<pin id="1296" dir="0" index="2" bw="6" slack="0"/>
<pin id="1297" dir="0" index="3" bw="7" slack="0"/>
<pin id="1298" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/18 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="zext_ln154_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="16" slack="0"/>
<pin id="1305" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/18 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="sub_ln154_1_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="0"/>
<pin id="1309" dir="0" index="1" bw="16" slack="0"/>
<pin id="1310" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln154_1/18 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="tmp_368_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="16" slack="0"/>
<pin id="1315" dir="0" index="1" bw="24" slack="0"/>
<pin id="1316" dir="0" index="2" bw="5" slack="0"/>
<pin id="1317" dir="0" index="3" bw="6" slack="0"/>
<pin id="1318" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_368/18 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="zext_ln154_1_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="16" slack="0"/>
<pin id="1325" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_1/18 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="scale_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="0"/>
<pin id="1329" dir="0" index="1" bw="17" slack="0"/>
<pin id="1330" dir="0" index="2" bw="17" slack="0"/>
<pin id="1331" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale/18 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="tmp_328_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="24" slack="0"/>
<pin id="1338" dir="0" index="1" bw="4" slack="0"/>
<pin id="1339" dir="0" index="2" bw="24" slack="0"/>
<pin id="1340" dir="0" index="3" bw="4" slack="0"/>
<pin id="1341" dir="0" index="4" bw="24" slack="0"/>
<pin id="1342" dir="0" index="5" bw="4" slack="0"/>
<pin id="1343" dir="0" index="6" bw="24" slack="0"/>
<pin id="1344" dir="0" index="7" bw="4" slack="0"/>
<pin id="1345" dir="0" index="8" bw="24" slack="0"/>
<pin id="1346" dir="0" index="9" bw="4" slack="0"/>
<pin id="1347" dir="0" index="10" bw="24" slack="0"/>
<pin id="1348" dir="0" index="11" bw="4" slack="0"/>
<pin id="1349" dir="0" index="12" bw="24" slack="0"/>
<pin id="1350" dir="0" index="13" bw="4" slack="0"/>
<pin id="1351" dir="0" index="14" bw="24" slack="0"/>
<pin id="1352" dir="0" index="15" bw="4" slack="0"/>
<pin id="1353" dir="0" index="16" bw="24" slack="0"/>
<pin id="1354" dir="0" index="17" bw="24" slack="0"/>
<pin id="1355" dir="0" index="18" bw="4" slack="1"/>
<pin id="1356" dir="1" index="19" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_328/18 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="shl_ln154_1_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="38" slack="0"/>
<pin id="1377" dir="0" index="1" bw="24" slack="0"/>
<pin id="1378" dir="0" index="2" bw="1" slack="0"/>
<pin id="1379" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln154_1/18 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="tmp_490_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="0"/>
<pin id="1385" dir="0" index="1" bw="24" slack="0"/>
<pin id="1386" dir="0" index="2" bw="6" slack="0"/>
<pin id="1387" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_490/18 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="sub_ln154_2_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="0"/>
<pin id="1393" dir="0" index="1" bw="38" slack="0"/>
<pin id="1394" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln154_2/18 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="tmp_369_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="16" slack="0"/>
<pin id="1399" dir="0" index="1" bw="38" slack="0"/>
<pin id="1400" dir="0" index="2" bw="6" slack="0"/>
<pin id="1401" dir="0" index="3" bw="7" slack="0"/>
<pin id="1402" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_369/18 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="zext_ln154_2_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="16" slack="0"/>
<pin id="1409" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_2/18 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="sub_ln154_3_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="0"/>
<pin id="1413" dir="0" index="1" bw="16" slack="0"/>
<pin id="1414" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln154_3/18 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="tmp_370_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="16" slack="0"/>
<pin id="1419" dir="0" index="1" bw="24" slack="0"/>
<pin id="1420" dir="0" index="2" bw="5" slack="0"/>
<pin id="1421" dir="0" index="3" bw="6" slack="0"/>
<pin id="1422" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_370/18 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="zext_ln154_3_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="16" slack="0"/>
<pin id="1429" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_3/18 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="scale_1_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="0"/>
<pin id="1433" dir="0" index="1" bw="17" slack="0"/>
<pin id="1434" dir="0" index="2" bw="17" slack="0"/>
<pin id="1435" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale_1/18 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="j_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="7" slack="0"/>
<pin id="1442" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1447" class="1005" name="C_DRAM_read_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="64" slack="15"/>
<pin id="1449" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="C_DRAM_read "/>
</bind>
</comp>

<comp id="1452" class="1005" name="trunc_ln_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="62" slack="1"/>
<pin id="1454" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1458" class="1005" name="A_addr_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="32" slack="1"/>
<pin id="1460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="1466" class="1005" name="trunc_ln152_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="4" slack="1"/>
<pin id="1468" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln152 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="lshr_ln7_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="2" slack="1"/>
<pin id="1476" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln7 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="col_sums_addr_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="2" slack="1"/>
<pin id="1482" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_addr "/>
</bind>
</comp>

<comp id="1485" class="1005" name="col_sums_2_addr_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="2" slack="1"/>
<pin id="1487" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_2_addr "/>
</bind>
</comp>

<comp id="1490" class="1005" name="col_sums_4_addr_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="2" slack="1"/>
<pin id="1492" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_4_addr "/>
</bind>
</comp>

<comp id="1495" class="1005" name="col_sums_6_addr_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="2" slack="1"/>
<pin id="1497" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_6_addr "/>
</bind>
</comp>

<comp id="1500" class="1005" name="col_sums_8_addr_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="2" slack="1"/>
<pin id="1502" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_8_addr "/>
</bind>
</comp>

<comp id="1505" class="1005" name="col_sums_10_addr_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="2" slack="1"/>
<pin id="1507" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_10_addr "/>
</bind>
</comp>

<comp id="1510" class="1005" name="col_sums_12_addr_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="2" slack="1"/>
<pin id="1512" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_12_addr "/>
</bind>
</comp>

<comp id="1515" class="1005" name="col_sums_14_addr_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="2" slack="1"/>
<pin id="1517" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_14_addr "/>
</bind>
</comp>

<comp id="1520" class="1005" name="col_sums_1_addr_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="2" slack="1"/>
<pin id="1522" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_1_addr "/>
</bind>
</comp>

<comp id="1525" class="1005" name="col_sums_3_addr_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="2" slack="1"/>
<pin id="1527" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_3_addr "/>
</bind>
</comp>

<comp id="1530" class="1005" name="col_sums_5_addr_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="2" slack="1"/>
<pin id="1532" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_5_addr "/>
</bind>
</comp>

<comp id="1535" class="1005" name="col_sums_7_addr_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="2" slack="1"/>
<pin id="1537" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_7_addr "/>
</bind>
</comp>

<comp id="1540" class="1005" name="col_sums_9_addr_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="2" slack="1"/>
<pin id="1542" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_9_addr "/>
</bind>
</comp>

<comp id="1545" class="1005" name="col_sums_11_addr_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="2" slack="1"/>
<pin id="1547" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_11_addr "/>
</bind>
</comp>

<comp id="1550" class="1005" name="col_sums_13_addr_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="2" slack="1"/>
<pin id="1552" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_13_addr "/>
</bind>
</comp>

<comp id="1555" class="1005" name="col_sums_15_addr_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="2" slack="1"/>
<pin id="1557" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_15_addr "/>
</bind>
</comp>

<comp id="1560" class="1005" name="trunc_ln4_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="62" slack="1"/>
<pin id="1562" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="C_addr_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="32" slack="3"/>
<pin id="1567" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="1570" class="1005" name="scale_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="17" slack="1"/>
<pin id="1572" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="scale "/>
</bind>
</comp>

<comp id="1575" class="1005" name="scale_1_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="17" slack="1"/>
<pin id="1577" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="scale_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="10" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="10" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="10" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="10" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="10" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="10" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="10" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="10" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="10" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="10" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="10" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="10" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="10" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="10" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="10" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="10" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="10" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="10" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="10" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="10" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="10" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="10" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="10" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="10" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="10" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="10" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="10" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="10" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="10" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="10" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="10" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="10" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="10" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="10" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="10" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="10" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="10" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="10" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="10" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="10" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="10" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="10" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="10" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="10" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="10" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="10" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="10" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="10" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="10" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="10" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="10" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="10" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="10" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="10" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="10" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="10" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="10" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="10" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="10" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="10" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="10" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="10" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="10" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="10" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="10" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="10" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="10" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="10" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="10" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="10" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="16" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="6" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="16" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="4" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="80" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="80" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="80" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="80" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="80" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="643"><net_src comp="80" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="80" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="80" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="661"><net_src comp="608" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="667"><net_src comp="614" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="673"><net_src comp="620" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="679"><net_src comp="626" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="685"><net_src comp="632" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="691"><net_src comp="638" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="697"><net_src comp="644" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="703"><net_src comp="650" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="709"><net_src comp="80" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="80" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="80" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="727"><net_src comp="80" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="80" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="80" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="80" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="80" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="704" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="763"><net_src comp="710" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="769"><net_src comp="716" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="775"><net_src comp="722" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="781"><net_src comp="728" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="787"><net_src comp="734" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="793"><net_src comp="740" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="799"><net_src comp="746" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="805"><net_src comp="24" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="26" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="812"><net_src comp="84" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="26" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="818"><net_src comp="142" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="838"><net_src comp="12" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="839"><net_src comp="592" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="840"><net_src comp="588" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="841"><net_src comp="584" pin="1"/><net_sink comp="819" pin=3"/></net>

<net id="842"><net_src comp="580" pin="1"/><net_sink comp="819" pin=4"/></net>

<net id="843"><net_src comp="576" pin="1"/><net_sink comp="819" pin=5"/></net>

<net id="844"><net_src comp="572" pin="1"/><net_sink comp="819" pin=6"/></net>

<net id="845"><net_src comp="568" pin="1"/><net_sink comp="819" pin=7"/></net>

<net id="846"><net_src comp="564" pin="1"/><net_sink comp="819" pin=8"/></net>

<net id="847"><net_src comp="560" pin="1"/><net_sink comp="819" pin=9"/></net>

<net id="848"><net_src comp="556" pin="1"/><net_sink comp="819" pin=10"/></net>

<net id="849"><net_src comp="552" pin="1"/><net_sink comp="819" pin=11"/></net>

<net id="850"><net_src comp="548" pin="1"/><net_sink comp="819" pin=12"/></net>

<net id="851"><net_src comp="544" pin="1"/><net_sink comp="819" pin=13"/></net>

<net id="852"><net_src comp="540" pin="1"/><net_sink comp="819" pin=14"/></net>

<net id="853"><net_src comp="536" pin="1"/><net_sink comp="819" pin=15"/></net>

<net id="854"><net_src comp="532" pin="1"/><net_sink comp="819" pin=16"/></net>

<net id="892"><net_src comp="28" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="893"><net_src comp="0" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="961"><net_src comp="30" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="1013"><net_src comp="32" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="1052"><net_src comp="128" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1091"><net_src comp="130" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1129"><net_src comp="140" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1130"><net_src comp="2" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1135"><net_src comp="14" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1142"><net_src comp="18" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1143"><net_src comp="602" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1144"><net_src comp="20" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1145"><net_src comp="22" pin="0"/><net_sink comp="1136" pin=3"/></net>

<net id="1153"><net_src comp="0" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="1146" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1155"><net_src comp="1149" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="1164"><net_src comp="70" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1165"><net_src comp="1156" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1166"><net_src comp="72" pin="0"/><net_sink comp="1159" pin=2"/></net>

<net id="1170"><net_src comp="1156" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1177"><net_src comp="74" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1178"><net_src comp="1156" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1179"><net_src comp="76" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1180"><net_src comp="78" pin="0"/><net_sink comp="1171" pin=3"/></net>

<net id="1184"><net_src comp="1171" pin="4"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1187"><net_src comp="1181" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="1188"><net_src comp="1181" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="1189"><net_src comp="1181" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="1190"><net_src comp="1181" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="1191"><net_src comp="1181" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="1192"><net_src comp="1181" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="1193"><net_src comp="1181" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="1194"><net_src comp="1181" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="1195"><net_src comp="1181" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="1196"><net_src comp="1181" pin="1"/><net_sink comp="722" pin=2"/></net>

<net id="1197"><net_src comp="1181" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="1198"><net_src comp="1181" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="1199"><net_src comp="1181" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="1200"><net_src comp="1181" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="1205"><net_src comp="1156" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="82" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="1201" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1218"><net_src comp="18" pin="0"/><net_sink comp="1212" pin=0"/></net>

<net id="1219"><net_src comp="20" pin="0"/><net_sink comp="1212" pin=2"/></net>

<net id="1220"><net_src comp="22" pin="0"/><net_sink comp="1212" pin=3"/></net>

<net id="1224"><net_src comp="1212" pin="4"/><net_sink comp="1221" pin=0"/></net>

<net id="1229"><net_src comp="2" pin="0"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1221" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1231"><net_src comp="1225" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="1253"><net_src comp="86" pin="0"/><net_sink comp="1232" pin=0"/></net>

<net id="1254"><net_src comp="88" pin="0"/><net_sink comp="1232" pin=1"/></net>

<net id="1255"><net_src comp="656" pin="3"/><net_sink comp="1232" pin=2"/></net>

<net id="1256"><net_src comp="90" pin="0"/><net_sink comp="1232" pin=3"/></net>

<net id="1257"><net_src comp="662" pin="3"/><net_sink comp="1232" pin=4"/></net>

<net id="1258"><net_src comp="92" pin="0"/><net_sink comp="1232" pin=5"/></net>

<net id="1259"><net_src comp="668" pin="3"/><net_sink comp="1232" pin=6"/></net>

<net id="1260"><net_src comp="94" pin="0"/><net_sink comp="1232" pin=7"/></net>

<net id="1261"><net_src comp="674" pin="3"/><net_sink comp="1232" pin=8"/></net>

<net id="1262"><net_src comp="96" pin="0"/><net_sink comp="1232" pin=9"/></net>

<net id="1263"><net_src comp="680" pin="3"/><net_sink comp="1232" pin=10"/></net>

<net id="1264"><net_src comp="98" pin="0"/><net_sink comp="1232" pin=11"/></net>

<net id="1265"><net_src comp="686" pin="3"/><net_sink comp="1232" pin=12"/></net>

<net id="1266"><net_src comp="100" pin="0"/><net_sink comp="1232" pin=13"/></net>

<net id="1267"><net_src comp="692" pin="3"/><net_sink comp="1232" pin=14"/></net>

<net id="1268"><net_src comp="102" pin="0"/><net_sink comp="1232" pin=15"/></net>

<net id="1269"><net_src comp="698" pin="3"/><net_sink comp="1232" pin=16"/></net>

<net id="1270"><net_src comp="104" pin="0"/><net_sink comp="1232" pin=17"/></net>

<net id="1276"><net_src comp="106" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="1232" pin="19"/><net_sink comp="1271" pin=1"/></net>

<net id="1278"><net_src comp="108" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1284"><net_src comp="110" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1285"><net_src comp="1232" pin="19"/><net_sink comp="1279" pin=1"/></net>

<net id="1286"><net_src comp="112" pin="0"/><net_sink comp="1279" pin=2"/></net>

<net id="1291"><net_src comp="114" pin="0"/><net_sink comp="1287" pin=0"/></net>

<net id="1292"><net_src comp="1271" pin="3"/><net_sink comp="1287" pin=1"/></net>

<net id="1299"><net_src comp="116" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1300"><net_src comp="1287" pin="2"/><net_sink comp="1293" pin=1"/></net>

<net id="1301"><net_src comp="118" pin="0"/><net_sink comp="1293" pin=2"/></net>

<net id="1302"><net_src comp="120" pin="0"/><net_sink comp="1293" pin=3"/></net>

<net id="1306"><net_src comp="1293" pin="4"/><net_sink comp="1303" pin=0"/></net>

<net id="1311"><net_src comp="122" pin="0"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="1303" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1319"><net_src comp="124" pin="0"/><net_sink comp="1313" pin=0"/></net>

<net id="1320"><net_src comp="1232" pin="19"/><net_sink comp="1313" pin=1"/></net>

<net id="1321"><net_src comp="126" pin="0"/><net_sink comp="1313" pin=2"/></net>

<net id="1322"><net_src comp="112" pin="0"/><net_sink comp="1313" pin=3"/></net>

<net id="1326"><net_src comp="1313" pin="4"/><net_sink comp="1323" pin=0"/></net>

<net id="1332"><net_src comp="1279" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1333"><net_src comp="1307" pin="2"/><net_sink comp="1327" pin=1"/></net>

<net id="1334"><net_src comp="1323" pin="1"/><net_sink comp="1327" pin=2"/></net>

<net id="1335"><net_src comp="1327" pin="3"/><net_sink comp="1014" pin=35"/></net>

<net id="1357"><net_src comp="86" pin="0"/><net_sink comp="1336" pin=0"/></net>

<net id="1358"><net_src comp="88" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1359"><net_src comp="752" pin="3"/><net_sink comp="1336" pin=2"/></net>

<net id="1360"><net_src comp="90" pin="0"/><net_sink comp="1336" pin=3"/></net>

<net id="1361"><net_src comp="758" pin="3"/><net_sink comp="1336" pin=4"/></net>

<net id="1362"><net_src comp="92" pin="0"/><net_sink comp="1336" pin=5"/></net>

<net id="1363"><net_src comp="764" pin="3"/><net_sink comp="1336" pin=6"/></net>

<net id="1364"><net_src comp="94" pin="0"/><net_sink comp="1336" pin=7"/></net>

<net id="1365"><net_src comp="770" pin="3"/><net_sink comp="1336" pin=8"/></net>

<net id="1366"><net_src comp="96" pin="0"/><net_sink comp="1336" pin=9"/></net>

<net id="1367"><net_src comp="776" pin="3"/><net_sink comp="1336" pin=10"/></net>

<net id="1368"><net_src comp="98" pin="0"/><net_sink comp="1336" pin=11"/></net>

<net id="1369"><net_src comp="782" pin="3"/><net_sink comp="1336" pin=12"/></net>

<net id="1370"><net_src comp="100" pin="0"/><net_sink comp="1336" pin=13"/></net>

<net id="1371"><net_src comp="788" pin="3"/><net_sink comp="1336" pin=14"/></net>

<net id="1372"><net_src comp="102" pin="0"/><net_sink comp="1336" pin=15"/></net>

<net id="1373"><net_src comp="794" pin="3"/><net_sink comp="1336" pin=16"/></net>

<net id="1374"><net_src comp="104" pin="0"/><net_sink comp="1336" pin=17"/></net>

<net id="1380"><net_src comp="106" pin="0"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="1336" pin="19"/><net_sink comp="1375" pin=1"/></net>

<net id="1382"><net_src comp="108" pin="0"/><net_sink comp="1375" pin=2"/></net>

<net id="1388"><net_src comp="110" pin="0"/><net_sink comp="1383" pin=0"/></net>

<net id="1389"><net_src comp="1336" pin="19"/><net_sink comp="1383" pin=1"/></net>

<net id="1390"><net_src comp="112" pin="0"/><net_sink comp="1383" pin=2"/></net>

<net id="1395"><net_src comp="114" pin="0"/><net_sink comp="1391" pin=0"/></net>

<net id="1396"><net_src comp="1375" pin="3"/><net_sink comp="1391" pin=1"/></net>

<net id="1403"><net_src comp="116" pin="0"/><net_sink comp="1397" pin=0"/></net>

<net id="1404"><net_src comp="1391" pin="2"/><net_sink comp="1397" pin=1"/></net>

<net id="1405"><net_src comp="118" pin="0"/><net_sink comp="1397" pin=2"/></net>

<net id="1406"><net_src comp="120" pin="0"/><net_sink comp="1397" pin=3"/></net>

<net id="1410"><net_src comp="1397" pin="4"/><net_sink comp="1407" pin=0"/></net>

<net id="1415"><net_src comp="122" pin="0"/><net_sink comp="1411" pin=0"/></net>

<net id="1416"><net_src comp="1407" pin="1"/><net_sink comp="1411" pin=1"/></net>

<net id="1423"><net_src comp="124" pin="0"/><net_sink comp="1417" pin=0"/></net>

<net id="1424"><net_src comp="1336" pin="19"/><net_sink comp="1417" pin=1"/></net>

<net id="1425"><net_src comp="126" pin="0"/><net_sink comp="1417" pin=2"/></net>

<net id="1426"><net_src comp="112" pin="0"/><net_sink comp="1417" pin=3"/></net>

<net id="1430"><net_src comp="1417" pin="4"/><net_sink comp="1427" pin=0"/></net>

<net id="1436"><net_src comp="1383" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1437"><net_src comp="1411" pin="2"/><net_sink comp="1431" pin=1"/></net>

<net id="1438"><net_src comp="1427" pin="1"/><net_sink comp="1431" pin=2"/></net>

<net id="1439"><net_src comp="1431" pin="3"/><net_sink comp="1053" pin=35"/></net>

<net id="1443"><net_src comp="144" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1446"><net_src comp="1440" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1450"><net_src comp="596" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1455"><net_src comp="1136" pin="4"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1457"><net_src comp="1452" pin="1"/><net_sink comp="855" pin=2"/></net>

<net id="1461"><net_src comp="1149" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1469"><net_src comp="1167" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="1232" pin=18"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="1014" pin=34"/></net>

<net id="1472"><net_src comp="1466" pin="1"/><net_sink comp="1336" pin=18"/></net>

<net id="1473"><net_src comp="1466" pin="1"/><net_sink comp="1053" pin=34"/></net>

<net id="1477"><net_src comp="1171" pin="4"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1479"><net_src comp="1474" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1483"><net_src comp="608" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1488"><net_src comp="614" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1493"><net_src comp="620" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1498"><net_src comp="626" pin="3"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1503"><net_src comp="632" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1508"><net_src comp="638" pin="3"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1513"><net_src comp="644" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1518"><net_src comp="650" pin="3"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1523"><net_src comp="704" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1528"><net_src comp="710" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1533"><net_src comp="716" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1538"><net_src comp="722" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1543"><net_src comp="728" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1548"><net_src comp="734" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1553"><net_src comp="740" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1558"><net_src comp="746" pin="3"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1563"><net_src comp="1212" pin="4"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="1092" pin=2"/></net>

<net id="1568"><net_src comp="1225" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1573"><net_src comp="1327" pin="3"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="1014" pin=35"/></net>

<net id="1578"><net_src comp="1431" pin="3"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="1053" pin=35"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {17 20 21 22 23 24 25 26 }
 - Input state : 
	Port: top_kernel : A | {3 4 5 6 7 8 9 10 11 12 }
	Port: top_kernel : A_DRAM | {2 }
	Port: top_kernel : C_DRAM | {2 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln152 : 1
	State 2
	State 3
		A_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp_488 : 1
		br_ln152 : 2
		trunc_ln152 : 1
		lshr_ln7 : 1
		zext_ln152 : 2
		col_sums_addr : 3
		col_sums_2_addr : 3
		col_sums_4_addr : 3
		col_sums_6_addr : 3
		col_sums_8_addr : 3
		col_sums_10_addr : 3
		col_sums_12_addr : 3
		col_sums_14_addr : 3
		col_sums_load : 4
		col_sums_2_load : 4
		col_sums_4_load : 4
		col_sums_6_load : 4
		col_sums_8_load : 4
		col_sums_10_load : 4
		col_sums_12_load : 4
		col_sums_14_load : 4
		col_sums_1_addr : 3
		col_sums_3_addr : 3
		col_sums_5_addr : 3
		col_sums_7_addr : 3
		col_sums_9_addr : 3
		col_sums_11_addr : 3
		col_sums_13_addr : 3
		col_sums_15_addr : 3
		col_sums_1_load : 4
		col_sums_3_load : 4
		col_sums_5_load : 4
		col_sums_7_load : 4
		col_sums_9_load : 4
		col_sums_11_load : 4
		col_sums_13_load : 4
		col_sums_15_load : 4
		add_ln152 : 1
		store_ln152 : 2
		sext_ln164 : 1
		C_addr : 2
		empty_34 : 3
	State 18
		tmp_114 : 1
		shl_ln1 : 2
		tmp_489 : 2
		sub_ln154 : 3
		tmp_s : 4
		zext_ln154 : 5
		sub_ln154_1 : 6
		tmp_368 : 2
		zext_ln154_1 : 3
		scale : 7
		call_ln152 : 8
		tmp_328 : 1
		shl_ln154_1 : 2
		tmp_490 : 2
		sub_ln154_2 : 3
		tmp_369 : 4
		zext_ln154_2 : 5
		sub_ln154_3 : 6
		tmp_370 : 2
		zext_ln154_3 : 3
		scale_1 : 7
		call_ln152 : 8
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |           grp_top_kernel_Pipeline_VITIS_LOOP_104_1_fu_819           |    0    |    0    |    7    |    28   |
|          |   grp_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3_fu_855  |    0    |    0    |   134   |   103   |
|          |            grp_top_kernel_Outline_VITIS_LOOP_118_4_fu_894           |    0    |   48.9  |  104413 |  86070  |
|   call   |   grp_top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8_fu_962  |    0    | 133.008 |   2850  |   5504  |
|          |          grp_top_kernel_Pipeline_VITIS_LOOP_156_10_fu_1014          |    16   |  65.504 |   2826  |   5880  |
|          |          grp_top_kernel_Pipeline_VITIS_LOOP_156_103_fu_1053         |    16   |  65.504 |   2826  |   5880  |
|          | grp_top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12_fu_1092 |    0    |  15.648 |   413   |   545   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          sub_ln154_fu_1287                          |    0    |    0    |    0    |    45   |
|    sub   |                         sub_ln154_1_fu_1307                         |    0    |    0    |    0    |    23   |
|          |                         sub_ln154_2_fu_1391                         |    0    |    0    |    0    |    45   |
|          |                         sub_ln154_3_fu_1411                         |    0    |    0    |    0    |    23   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| sparsemux|                           tmp_114_fu_1232                           |    0    |    0    |    0    |    43   |
|          |                           tmp_328_fu_1336                           |    0    |    0    |    0    |    43   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                            scale_fu_1327                            |    0    |    0    |    0    |    17   |
|          |                           scale_1_fu_1431                           |    0    |    0    |    0    |    17   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                          add_ln152_fu_1201                          |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                       C_DRAM_read_read_fu_596                       |    0    |    0    |    0    |    0    |
|          |                       A_DRAM_read_read_fu_602                       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                          grp_readreq_fu_800                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| writereq |                       empty_34_writereq_fu_807                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                         grp_writeresp_fu_814                        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           trunc_ln_fu_1136                          |    0    |    0    |    0    |    0    |
|          |                           lshr_ln7_fu_1171                          |    0    |    0    |    0    |    0    |
|          |                          trunc_ln4_fu_1212                          |    0    |    0    |    0    |    0    |
|partselect|                            tmp_s_fu_1293                            |    0    |    0    |    0    |    0    |
|          |                           tmp_368_fu_1313                           |    0    |    0    |    0    |    0    |
|          |                           tmp_369_fu_1397                           |    0    |    0    |    0    |    0    |
|          |                           tmp_370_fu_1417                           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                          sext_ln110_fu_1146                         |    0    |    0    |    0    |    0    |
|          |                          sext_ln164_fu_1221                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           tmp_488_fu_1159                           |    0    |    0    |    0    |    0    |
| bitselect|                           tmp_489_fu_1279                           |    0    |    0    |    0    |    0    |
|          |                           tmp_490_fu_1383                           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                         trunc_ln152_fu_1167                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          zext_ln152_fu_1181                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln154_fu_1303                         |    0    |    0    |    0    |    0    |
|   zext   |                         zext_ln154_1_fu_1323                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln154_2_fu_1407                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln154_3_fu_1427                        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                           shl_ln1_fu_1271                           |    0    |    0    |    0    |    0    |
|          |                         shl_ln154_1_fu_1375                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                     |    32   | 328.564 |  113469 |  104280 |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|    A_1    |    1   |    0   |    0   |    0   |
|    A_10   |    1   |    0   |    0   |    0   |
|    A_11   |    1   |    0   |    0   |    0   |
|    A_12   |    1   |    0   |    0   |    0   |
|    A_13   |    1   |    0   |    0   |    0   |
|    A_14   |    1   |    0   |    0   |    0   |
|    A_15   |    1   |    0   |    0   |    0   |
|    A_16   |    1   |    0   |    0   |    0   |
|    A_17   |    1   |    0   |    0   |    0   |
|    A_18   |    1   |    0   |    0   |    0   |
|    A_19   |    1   |    0   |    0   |    0   |
|    A_2    |    1   |    0   |    0   |    0   |
|    A_20   |    1   |    0   |    0   |    0   |
|    A_21   |    1   |    0   |    0   |    0   |
|    A_22   |    1   |    0   |    0   |    0   |
|    A_23   |    1   |    0   |    0   |    0   |
|    A_24   |    1   |    0   |    0   |    0   |
|    A_25   |    1   |    0   |    0   |    0   |
|    A_26   |    1   |    0   |    0   |    0   |
|    A_27   |    1   |    0   |    0   |    0   |
|    A_28   |    1   |    0   |    0   |    0   |
|    A_29   |    1   |    0   |    0   |    0   |
|    A_3    |    1   |    0   |    0   |    0   |
|    A_30   |    1   |    0   |    0   |    0   |
|    A_31   |    1   |    0   |    0   |    0   |
|    A_32   |    1   |    0   |    0   |    0   |
|    A_4    |    1   |    0   |    0   |    0   |
|    A_5    |    1   |    0   |    0   |    0   |
|    A_6    |    1   |    0   |    0   |    0   |
|    A_7    |    1   |    0   |    0   |    0   |
|    A_8    |    1   |    0   |    0   |    0   |
|    A_9    |    1   |    0   |    0   |    0   |
|    C_1    |    2   |    0   |    0   |    0   |
|    C_10   |    2   |    0   |    0   |    0   |
|    C_11   |    2   |    0   |    0   |    0   |
|    C_12   |    2   |    0   |    0   |    0   |
|    C_13   |    2   |    0   |    0   |    0   |
|    C_14   |    2   |    0   |    0   |    0   |
|    C_15   |    2   |    0   |    0   |    0   |
|    C_16   |    2   |    0   |    0   |    0   |
|    C_17   |    2   |    0   |    0   |    0   |
|    C_18   |    2   |    0   |    0   |    0   |
|    C_19   |    2   |    0   |    0   |    0   |
|    C_2    |    2   |    0   |    0   |    0   |
|    C_20   |    2   |    0   |    0   |    0   |
|    C_21   |    2   |    0   |    0   |    0   |
|    C_22   |    2   |    0   |    0   |    0   |
|    C_23   |    2   |    0   |    0   |    0   |
|    C_24   |    2   |    0   |    0   |    0   |
|    C_25   |    2   |    0   |    0   |    0   |
|    C_26   |    2   |    0   |    0   |    0   |
|    C_27   |    2   |    0   |    0   |    0   |
|    C_28   |    2   |    0   |    0   |    0   |
|    C_29   |    2   |    0   |    0   |    0   |
|    C_3    |    2   |    0   |    0   |    0   |
|    C_30   |    2   |    0   |    0   |    0   |
|    C_31   |    2   |    0   |    0   |    0   |
|    C_32   |    2   |    0   |    0   |    0   |
|    C_4    |    2   |    0   |    0   |    0   |
|    C_5    |    2   |    0   |    0   |    0   |
|    C_6    |    2   |    0   |    0   |    0   |
|    C_7    |    2   |    0   |    0   |    0   |
|    C_8    |    2   |    0   |    0   |    0   |
|    C_9    |    2   |    0   |    0   |    0   |
|  col_sums |    0   |   48   |    2   |    0   |
| col_sums_1|    0   |   48   |    2   |    0   |
|col_sums_10|    0   |   48   |    2   |    0   |
|col_sums_11|    0   |   48   |    2   |    0   |
|col_sums_12|    0   |   48   |    2   |    0   |
|col_sums_13|    0   |   48   |    2   |    0   |
|col_sums_14|    0   |   48   |    2   |    0   |
|col_sums_15|    0   |   48   |    2   |    0   |
| col_sums_2|    0   |   48   |    2   |    0   |
| col_sums_3|    0   |   48   |    2   |    0   |
| col_sums_4|    0   |   48   |    2   |    0   |
| col_sums_5|    0   |   48   |    2   |    0   |
| col_sums_6|    0   |   48   |    2   |    0   |
| col_sums_7|    0   |   48   |    2   |    0   |
| col_sums_8|    0   |   48   |    2   |    0   |
| col_sums_9|    0   |   48   |    2   |    0   |
|    tmp    |   14   |    0   |    0   |    0   |
|   tmp_1   |   14   |    0   |    0   |    0   |
|   tmp_10  |   14   |    0   |    0   |    0   |
|   tmp_11  |   14   |    0   |    0   |    0   |
|   tmp_12  |   14   |    0   |    0   |    0   |
|   tmp_13  |   14   |    0   |    0   |    0   |
|   tmp_14  |   14   |    0   |    0   |    0   |
|   tmp_15  |   14   |    0   |    0   |    0   |
|   tmp_16  |   14   |    0   |    0   |    0   |
|   tmp_17  |   14   |    0   |    0   |    0   |
|   tmp_18  |   14   |    0   |    0   |    0   |
|   tmp_19  |   14   |    0   |    0   |    0   |
|   tmp_2   |   14   |    0   |    0   |    0   |
|   tmp_20  |   14   |    0   |    0   |    0   |
|   tmp_21  |   14   |    0   |    0   |    0   |
|   tmp_22  |   14   |    0   |    0   |    0   |
|   tmp_23  |   14   |    0   |    0   |    0   |
|   tmp_24  |   14   |    0   |    0   |    0   |
|   tmp_25  |   14   |    0   |    0   |    0   |
|   tmp_26  |   14   |    0   |    0   |    0   |
|   tmp_27  |   14   |    0   |    0   |    0   |
|   tmp_28  |   14   |    0   |    0   |    0   |
|   tmp_29  |   14   |    0   |    0   |    0   |
|   tmp_3   |   14   |    0   |    0   |    0   |
|   tmp_30  |   14   |    0   |    0   |    0   |
|   tmp_31  |   14   |    0   |    0   |    0   |
|   tmp_4   |   14   |    0   |    0   |    0   |
|   tmp_5   |   14   |    0   |    0   |    0   |
|   tmp_6   |   14   |    0   |    0   |    0   |
|   tmp_7   |   14   |    0   |    0   |    0   |
|   tmp_8   |   14   |    0   |    0   |    0   |
|   tmp_9   |   14   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |   544  |   768  |   32   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     A_addr_reg_1458     |   32   |
|   C_DRAM_read_reg_1447  |   64   |
|     C_addr_reg_1565     |   32   |
|col_sums_10_addr_reg_1505|    2   |
|col_sums_11_addr_reg_1545|    2   |
|col_sums_12_addr_reg_1510|    2   |
|col_sums_13_addr_reg_1550|    2   |
|col_sums_14_addr_reg_1515|    2   |
|col_sums_15_addr_reg_1555|    2   |
| col_sums_1_addr_reg_1520|    2   |
| col_sums_2_addr_reg_1485|    2   |
| col_sums_3_addr_reg_1525|    2   |
| col_sums_4_addr_reg_1490|    2   |
| col_sums_5_addr_reg_1530|    2   |
| col_sums_6_addr_reg_1495|    2   |
| col_sums_7_addr_reg_1535|    2   |
| col_sums_8_addr_reg_1500|    2   |
| col_sums_9_addr_reg_1540|    2   |
|  col_sums_addr_reg_1480 |    2   |
|        j_reg_1440       |    7   |
|    lshr_ln7_reg_1474    |    2   |
|     scale_1_reg_1575    |   17   |
|      scale_reg_1570     |   17   |
|   trunc_ln152_reg_1466  |    4   |
|    trunc_ln4_reg_1560   |   62   |
|    trunc_ln_reg_1452    |   62   |
+-------------------------+--------+
|          Total          |   331  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                  grp_access_fu_656                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_662                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_668                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_674                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_680                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_686                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_692                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_698                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_752                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_758                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_764                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_770                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_776                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_782                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_788                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                  grp_access_fu_794                 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                 grp_readreq_fu_800                 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|  grp_top_kernel_Pipeline_VITIS_LOOP_156_10_fu_1014 |  p35 |   2  |  17  |   34   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_156_103_fu_1053 |  p35 |   2  |  17  |   34   ||    0    ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Total                       |      |      |      |   196  ||  9.291  ||    0    ||   171   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   32   |   328  | 113469 | 104280 |    -   |
|   Memory  |   544  |    -   |    -   |   768  |   32   |    0   |
|Multiplexer|    -   |    -   |    9   |    0   |   171  |    -   |
|  Register |    -   |    -   |    -   |   331  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   544  |   32   |   337  | 114568 | 104483 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
