INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CHINMAYA GANAPATHI K/.Xilinx/traffic_light_controller_with_pedestrian_control/traffic_light_controller_with_pedestrian_control.srcs/sources_1/new/traffic_light_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CHINMAYA GANAPATHI K/.Xilinx/traffic_light_controller_with_pedestrian_control/traffic_light_controller_with_pedestrian_control.srcs/sim_1/new/tb_traffic_light_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_traffic_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CHINMAYA GANAPATHI K/.Xilinx/traffic_light_controller_with_pedestrian_control/traffic_light_controller_with_pedestrian_control.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
