// Seed: 4141022858
module module_0 (
    output tri   id_0,
    output tri   id_1,
    input  tri0  id_2,
    output tri0  id_3,
    input  uwire id_4
);
  assign id_3 = id_2;
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    input wire id_2,
    output wire id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply1 id_6,
    output wor id_7,
    output supply1 id_8,
    output tri1 id_9,
    inout tri1 id_10,
    input wor id_11,
    output wor id_12,
    input uwire id_13,
    input tri1 void id_14,
    input supply1 id_15,
    output wor id_16,
    output wor id_17,
    input wor id_18,
    input tri0 id_19
);
  assign id_17 = id_10;
  wire id_21;
  assign id_8 = (-1);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_14,
      id_8,
      id_19
  );
  assign modCall_1.id_0 = 0;
endmodule
