Listing 5.12?HDL Code for the Logic y = —VHDL and Verilog
      
      VHDL  Logic Description
       library IEEE;
       use IEEE.STD_LOGIC_1164.ALL;
       
       
       entity simple_logic is
       Port (y : out std_logic; a, b, c, d : in std_logic);
       end simple_logic;
       
       architecture ABC of simple_logic is
       component nmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       component pmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       for all : pmos use entity work.mos (pmos_behavioral); 
       for all : nmos use entity work.mos (nmos_behavioral); 
       constant vdd : std_logic := '1';
       constant gnd : std_logic := '0';
       signal s1, s2, s3 : std_logic;
       
       begin
       n1 : nmos port map (s1, gnd, c);
       n2 : nmos port map (s2, s1, b);
       n3 : nmos port map (y, s2, a);
       n4 : nmos port map (y, gnd, d);
       
       
       p1 : pmos port map (y, s3, a);
       p2 : pmos port map (y, s3, b);
       p3 : pmos port map (y, s3, c);
       p4 : pmos port map (s3, vdd, d);
       
       
       end ABC;
      
      Verilog  Logic Description
       module simple_logic (a, b, c, d, e, y);
       input a, b, c, d, e;
       output y;
       
       supply1 vdd;
       supply0 gnd;
       
       nmos (s1, gnd, c);
       nmos (s2, s1, b);
       nmos (y, s2, a);
       nmos (s3, gnd, e);
       nmos (y, s3, d);
       
       pmos (y, s4, a);
       pmos (y, s4, b);
       pmos (y, s4, c);
       
       pmos (s4, vdd, d);
       pmos (s4, vdd, e);
       
       endmodule

