# vsim -coverage -l apb_pslverr_chk.log -c testbench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit apb_pslverr_chk.ucdb; log -r /*;run -all" 
# Start time: 22:24:45 on Jan 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "timer_apb_if(fast)".
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.testbench(fast)
# coverage save -onexit apb_pslverr_chk.ucdb
#  log -r /*
# run -all
# ===================================
# Test Case: PSLVERR Check
# ===================================
# t = 18000 [TB WRITE]: addr=0x1000 data=12345678 strb=1111
# t = 29000 PASS: pslverr is asserted correctly
# t = 38000 [TB READ]: addr=0x1000
# t = 49000 PASS: pslverr is asserted correctly
# t = 73000 [TB WRITE]: addr=0x0000 data=00000900 strb=1111
# t = 84000 PASS: pslverr is asserted correctly
# ----------------------------------------
# t = 93000 [TB READ]: addr=0x0000
# t = 104000 PASS: rdata = 00000100 at addr 0x0000 is correct
# t = 113000 [TB WRITE]: addr=0x0000 data=00000a00 strb=1111
# t = 124000 PASS: pslverr is asserted correctly
# ----------------------------------------
# t = 133000 [TB READ]: addr=0x0000
# t = 144000 PASS: rdata = 00000100 at addr 0x0000 is correct
# t = 153000 [TB WRITE]: addr=0x0000 data=00000b00 strb=1111
# t = 164000 PASS: pslverr is asserted correctly
# ----------------------------------------
# t = 173000 [TB READ]: addr=0x0000
# t = 184000 PASS: rdata = 00000100 at addr 0x0000 is correct
# t = 193000 [TB WRITE]: addr=0x0000 data=00000c00 strb=1111
# t = 204000 PASS: pslverr is asserted correctly
# ----------------------------------------
# t = 213000 [TB READ]: addr=0x0000
# t = 224000 PASS: rdata = 00000100 at addr 0x0000 is correct
# t = 233000 [TB WRITE]: addr=0x0000 data=00000d00 strb=1111
# t = 244000 PASS: pslverr is asserted correctly
# ----------------------------------------
# t = 253000 [TB READ]: addr=0x0000
# t = 264000 PASS: rdata = 00000100 at addr 0x0000 is correct
# t = 273000 [TB WRITE]: addr=0x0000 data=00000e00 strb=1111
# t = 284000 PASS: pslverr is asserted correctly
# ----------------------------------------
# t = 293000 [TB READ]: addr=0x0000
# t = 304000 PASS: rdata = 00000100 at addr 0x0000 is correct
# t = 313000 [TB WRITE]: addr=0x0000 data=00000f00 strb=1111
# t = 324000 PASS: pslverr is asserted correctly
# ----------------------------------------
# t = 333000 [TB READ]: addr=0x0000
# t = 344000 PASS: rdata = 00000100 at addr 0x0000 is correct
# t = 368000 [TB WRITE]: addr=0x0000 data=00000800 strb=1111
# t = 379000 PASS: pslverr is not asserted
# ----------------------------------------
# t = 388000 [TB READ]: addr=0x0000
# t = 399000 PASS: rdata = 00000800 at addr 0x0000 is correct
# t = 423000 [TB WRITE]: addr=0x0000 data=00000001 strb=1111
# t = 434000 PASS: pslverr is not asserted
# ----------------------------------------
# t = 443000 [TB READ]: addr=0x0000
# t = 454000 PASS: rdata = 00000001 at addr 0x0000 is correct
# t = 463000 [TB WRITE]: addr=0x0000 data=00000103 strb=1111
# t = 474000 PASS: pslverr is asserted correctly
# ----------------------------------------
# t = 483000 [TB READ]: addr=0x0000
# t = 494000 PASS: rdata = 00000001 at addr 0x0000 is correct
# t = 503000 [TB WRITE]: addr=0x0000 data=00000100 strb=1111
# t = 514000 PASS: pslverr is asserted correctly
# ----------------------------------------
# t = 523000 [TB READ]: addr=0x0000
# t = 534000 PASS: rdata = 00000001 at addr 0x0000 is correct
# t = 543000 [TB WRITE]: addr=0x0000 data=00000002 strb=1111
# t = 554000 PASS: pslverr is asserted correctly
# ----------------------------------------
# t = 563000 [TB READ]: addr=0x0000
# t = 574000 PASS: rdata = 00000001 at addr 0x0000 is correct
# ===================================
# TEST RESULT: PASSED
# ===================================
# ** Note: $finish    : ../tb/testbench.v(297)
#    Time: 1582500 ps  Iteration: 0  Instance: /testbench
# Saving coverage database on exit...
# End time: 22:24:46 on Jan 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
