#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sat Dec 17 01:48:06 2016
# Process ID: 2764
# Log file: C:/Users/user/lab11/lab11.runs/synth_1/EASY.vds
# Journal file: C:/Users/user/lab11/lab11.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source EASY.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files -quiet C:/Users/user/lab11/lab11.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp
# set_property used_in_implementation false [get_files C:/Users/user/lab11/lab11.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp]
# read_verilog -library xil_defaultlib {
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/define.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/parameter.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/timescale.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/kcuart_tx.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/kcuart_rx.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/bbfifo_16x8.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UCLOCK.V
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/uart_tx.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/uart_rx.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/uart_control.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/kcpsm3.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/MuxS2M.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/MuxM2S.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Master03.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Master02.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Master01.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/DefaultSlave.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Decoder.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Arbiter.v
#   C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/define.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/parameter.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/timescale.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/kcuart_tx.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/kcuart_rx.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/bbfifo_16x8.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UCLOCK.V]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/uart_tx.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/uart_rx.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/uart_control.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/kcpsm3.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/MuxS2M.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/MuxM2S.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Master03.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Master02.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Master01.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/DefaultSlave.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Decoder.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Arbiter.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v]
# read_xdc C:/Users/user/lab11/lab11.srcs/constrs_1/imports/xdc_code/EASY.xdc
# set_property used_in_implementation false [get_files C:/Users/user/lab11/lab11.srcs/constrs_1/imports/xdc_code/EASY.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/user/lab11/lab11.cache/wt [current_project]
# set_property parent.project_dir C:/Users/user/lab11 [current_project]
# catch { write_hwdef -file EASY.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top EASY -part xc7a100tcsg324-1
Command: synth_design -top EASY -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-86] Your Synthesis license expires in 5 day(s)
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 230.512 ; gain = 97.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'EASY' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:51]
INFO: [Synth 8-638] synthesizing module 'Master01' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Master01.v:2]
INFO: [Synth 8-256] done synthesizing module 'Master01' (1#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Master01.v:2]
INFO: [Synth 8-638] synthesizing module 'Master02' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Master02.v:2]
INFO: [Synth 8-256] done synthesizing module 'Master02' (2#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Master02.v:2]
INFO: [Synth 8-638] synthesizing module 'Master03' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Master03.v:2]
INFO: [Synth 8-256] done synthesizing module 'Master03' (3#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Master03.v:2]
INFO: [Synth 8-638] synthesizing module 'Arbiter' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Arbiter.v:148]
INFO: [Synth 8-226] default block is never used [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Arbiter.v:507]
INFO: [Synth 8-226] default block is never used [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Arbiter.v:520]
INFO: [Synth 8-226] default block is never used [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Arbiter.v:523]
INFO: [Synth 8-256] done synthesizing module 'Arbiter' (4#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Arbiter.v:148]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Decoder.v:24]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (5#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/Decoder.v:24]
WARNING: [Synth 8-350] instance 'uDecoder' of module 'Decoder' requires 5 connections, but only 4 given [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:359]
INFO: [Synth 8-638] synthesizing module 'DefaultSlave' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/DefaultSlave.v:73]
INFO: [Synth 8-256] done synthesizing module 'DefaultSlave' (6#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/DefaultSlave.v:73]
INFO: [Synth 8-638] synthesizing module 'MuxM2S' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/MuxM2S.v:26]
INFO: [Synth 8-256] done synthesizing module 'MuxM2S' (7#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/MuxM2S.v:26]
INFO: [Synth 8-638] synthesizing module 'MuxS2M' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/MuxS2M.v:24]
WARNING: [Synth 8-567] referenced signal 'HREADYDefault' should be on the sensitivity list [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/MuxS2M.v:158]
WARNING: [Synth 8-567] referenced signal 'HRESPDefault' should be on the sensitivity list [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/MuxS2M.v:171]
INFO: [Synth 8-256] done synthesizing module 'MuxS2M' (8#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/MuxS2M.v:24]
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:2]
INFO: [Synth 8-638] synthesizing module 'kcpsm3' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/kcpsm3.v:102]
INFO: [Synth 8-638] synthesizing module 'LUT2' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15744]
	Parameter INIT bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'LUT2' (9#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15744]
INFO: [Synth 8-638] synthesizing module 'FD' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2773]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (10#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2773]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3137]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (11#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3001]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (12#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-638] synthesizing module 'LUT4' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0000000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4' (13#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'FDE' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2915]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDE' (14#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:2915]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b1110101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (14#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT3' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
	Parameter INIT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'LUT3' (15#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (16#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0111010000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (16#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0101101000111100 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (16#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
	Parameter INIT bound to: 8'b00101111 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (16#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0001000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (16#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized4' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0101010000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized4' (16#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized0' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15744]
	Parameter INIT bound to: 4'b1101 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized0' (16#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15744]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized5' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0100000111111100 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized5' (16#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized1' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15744]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized1' (16#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15744]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized6' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized6' (16#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (17#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
	Parameter INIT bound to: 8'b00111111 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (17#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (18#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized7' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized7' (18#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized8' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b1111001111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized8' (18#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
	Parameter INIT bound to: 8'b11110011 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (18#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized2' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15744]
	Parameter INIT bound to: 4'b1100 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized2' (18#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15744]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized3' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15744]
	Parameter INIT bound to: 4'b0011 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized3' (18#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15744]
INFO: [Synth 8-638] synthesizing module 'INV' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:12850]
INFO: [Synth 8-256] done synthesizing module 'INV' (19#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:12850]
INFO: [Synth 8-638] synthesizing module 'FDRSE' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3066]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRSE' (20#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3066]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized3' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized3' (20#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized9' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0000000101000101 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized9' (20#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'RAM16X1D' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:27787]
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAM16X1D' (21#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:27787]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized10' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0000010000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized10' (21#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized11' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b1000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized11' (21#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'RAM64X1S' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:28467]
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAM64X1S' (22#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:28467]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized12' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b1111111111100010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized12' (22#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized13' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0110111010001010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized13' (22#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'MUXF5' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16679]
INFO: [Synth 8-256] done synthesizing module 'MUXF5' (23#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16679]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized4' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
	Parameter INIT bound to: 8'b00011111 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized4' (23#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized5' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
	Parameter INIT bound to: 8'b01101100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized5' (23#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized6' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
	Parameter INIT bound to: 8'b10010110 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized6' (23#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized4' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15744]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized4' (23#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15744]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized14' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized14' (23#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized7' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
	Parameter INIT bound to: 8'b11111110 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized7' (23#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized15' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0000000000010000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized15' (23#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized16' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0100000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized16' (23#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized17' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0000000100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized17' (23#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'RAM32X1S' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:28152]
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAM32X1S' (24#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:28152]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized18' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0110010101010101 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized18' (24#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized19' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b1010100110011001 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized19' (24#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'kcpsm3' (25#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/kcpsm3.v:102]
INFO: [Synth 8-638] synthesizing module 'uclock' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UCLOCK.V:48]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S18' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:29818]
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
	Parameter INIT bound to: 18'b000000000000000000 
	Parameter SRVAL bound to: 18'b000000000000000000 
	Parameter INITP_00 bound to: 256'b1101001111110111010011111101110100111111111110001101111101111101111110000011011111011111111010101111011101111101111111011111011111011111011111011111111010101010111111011111110111110111110111110111111111011101110111001111110000111010101010101010101010101000 
	Parameter INITP_01 bound to: 256'b1100110011001111001100110011001100110010110010110010110011001001001111101111111111111101011111010111011001101111010001000011011001110000101110111101101111010011111111001011110010100000101011111101001011001111110100100111001010001111111010001101110111011101 
	Parameter INITP_02 bound to: 256'b0100101000011001101100010110000110011011000101100001100110110000101100110011001100110011001011001100101111001100101100110011001100110010110011001100110010110011001100110011001100110010110011001100110011001100110011101100110011110011001111001100110011001100 
	Parameter INITP_03 bound to: 256'b0000000000001001101100011001101000101100100110011000100110011000000000000011100011010011010000110100001101000010001110110101001000111011010100100011101101010010100101110111010100010100001010010111011101010001010000010100001110101100001010101010101001011101 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b1111010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000110100000000000000001010010011100000000011001110000000001011111000000000101011100000000010011110000000001000111000000000011111100000000001101110000000000101111000000000010011100000000000111110000000000010111000000000000111100000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0100000001001001000000001001000101010000000100100000000011101101010100000011011101000000010000010101000000011110010000000101010001010000000100100100000000001101000000001001000100000001001000000000000011000011000000010001010111000000000000010000110000000000 
	Parameter INIT_02 bound to: 256'b0101100000010010000000000110110101010100000111000100000000100000010000000001001000000000101010000101010000101100010000000000110100000000100100010101010000011100010000000100010100000000100100010101010000011100010000000100110100000000100100010101010000011100 
	Parameter INIT_03 bound to: 256'b0101010000011100010000000101001000000000100100010101010000011100010000000100000100000000100100010101010000011100010000000100110000000000100100010100000000010010000000001010100011100000000001011110000000000100111001000000100011100101000001111110011000000110 
	Parameter INIT_04 bound to: 256'b0101100000010010000000000110110111000001000000010101000001010101010000000100111100000000100100010101010000011100010000000010000001000000000100100000000010101100010101000100100001000000000011010000000010010001010101000001110001000000010011010000000010010001 
	Parameter INIT_05 bound to: 256'b0100000000010010000000001010110011100000000011001100000000000010011000000000110001010100000111000100000000001101000000001001000101010100011000000100000001001110000000001001000101000000000100100000000010101100111001000000101111100101000010101110011000001001 
	Parameter INIT_06 bound to: 256'b0001011000100000010110001000101100000001111011000100000000010010000000001010110000000000101001001110000000001100000000000000000001010100000111000100000000001101000000001001000101010100000111000100000001000110000000001001000101010100000111000100000001000110 
	Parameter INIT_07 bound to: 256'b0000000010010001100000010000000100010100001000000101100010001011000000011110110001010100100010110100000000111010000000001001000110000001000000010001010100100000010110001000101100000001111011000101010010001011010000000011101000000000100100011000000100000001 
	Parameter INIT_08 bound to: 256'b0000000000001110000000000000000100000001001101000000000011100111000000010010010110100000000000000000000000001110000000000000000001011100100010110100010000111100010111001000101101000101001111000101110010001011010001100001100001010100100010110100000000001101 
	Parameter INIT_09 bound to: 256'b0101000010100010001000000000001001000000000000001010000000000000000000001001110101001111000000010100000010010101000000011000010101010100100110100010000000010000010000000000000010100000000000001000000100000001000000011110001001110000000100001010000000000000 
	Parameter INIT_0A bound to: 256'b0000000100111101000000001011110000000001011000000000111000001001101000000000000000000000101111000000000101100000000011100000011010100000000000001100000000000000101000000000000101100000000011001010000000000000110011110000000101000000100111010000000110000101 
	Parameter INIT_0B bound to: 256'b0100111100001101000000001001110101111111000100000000000100100000101000000000000000000001010010001010000000000000000000010100111001010000101110100010000000000010101000000000000000000001010100110101000010110110001000000000000101100000000011000000000011100111 
	Parameter INIT_0C bound to: 256'b1000000100000001010100001101001101001111000010001011000000000000010011110000110111111111000100000000000010010101010101001101101100100000000010000100000000000000100000100001000000010010000100000000000100100000010000001011110110000001000000011011000000000000 
	Parameter INIT_0D bound to: 256'b0100000000000000000000001110010000000000111110101110111100100000000000001110010001000000110000110000000100100010010000001100011000000000111010100000000011100111010110001101100101000001001000001100000100000001000000001110101001010100110001100101000100100000 
	Parameter INIT_0E bound to: 256'b0000111101111001000000001001110100001111010100111010000000000000000000001001110100001111000010001010000000000000000000001001110100001111001000001010000000000000000000001001110100001111000011010100000011011111010011110000000110110000000000000010000000010000 
	Parameter INIT_0F bound to: 256'b0000000010011101000011110110010100000000100111010000111101110110000000001001110100001111010011110100000100001010000000001001110100001111011110000000000010011101000011110110000100000000100111010000111101110100000000001001110100001111011011100000000010011101 
	Parameter INIT_10 bound to: 256'b0000000010011101000000001001110100001111011100100000000010011101000011110100010100000000111001110000000010011101000011110111011100000000100111010000111101101111000000001001110100001111011011000000000010011101000011110110011000000000100111010000111101110010 
	Parameter INIT_11 bound to: 256'b0000000010011101000011110100110100000000100111010000111101010011000000001001110100001111010100000000000010011101000011110100001100000000100111010000111101001011000000001110010010100000000000000000000010011101000011110111001000000000100111010000111101101111 
	Parameter INIT_12 bound to: 256'b0000111101101001000000001001110100001111011011000000000010011101000011110110000100000000100111010000111101110110000000001001110100001111011011100000000010011101000011110100100110100000000000000000000010011101000011110011111000000000100111010000111100110011 
	Parameter INIT_13 bound to: 256'b0000111101101100000000001001110100001111010000011010000000000000000000001001110100001111011001010000000010011101000011110110110100000000100111010000111101101001000000001001110100001111010101001010000000000000000000001001110100001111011001000000000010011101 
	Parameter INIT_14 bound to: 256'b0000000010011101000011110100111110100000000000000000000010011101000000001001110100001111010001100000000010011101000011110100111110100000000000000000000010011101000011110110110100000000100111010000111101110010000000001001110100001111011000010000000010011101 
	Parameter INIT_15 bound to: 256'b1010000000000000000000001001110100001111011001010000000010011101000011110111011000000000100111010000111101101001000000001001110100001111011101000000000010011101000011110110001100000000100111010000111101000001101000000000000000000000100111010000111101001110 
	Parameter INIT_16 bound to: 256'b1111000000100000100000100000000111110001001000000000000101111110011100001110000010001110000000011000001000000001111100000010000000000000001110101000001000000001111100000010000010000010000000011111000100100000000000010111111001110000111000000000001000100000 
	Parameter INIT_17 bound to: 256'b1000000100000001000000010011000010100000000000001111000000100000000000000000110110000010000000011111000000100000100000100000000111110001001000000000000101111110011100001110000010001110000000011000001000000001111100000010000000000000001110101000001000000001 
	Parameter INIT_18 bound to: 256'b1110110000000001111011010000000011000000000000000110001100000001011000100000000011100101000101011110010000010100111000110001001111100010000100101110000100010001111000000001000010100000000000001000000000111010110000010000000101011101011111111100000000001010 
	Parameter INIT_19 bound to: 256'b1000001011101000010000011001101010000000000000010101100110011111111000110000001111000010111010000000000000000000101100110101000010010010010000000110001100000011011000100000001011110101001100001101010000100000011001010000000101100100000000001100000000000001 
	Parameter INIT_1A bound to: 256'b1110001000000100101000110000001110000010111010000100000110101111100000000000000101011001101011011110001100000011110000101110100000000000000000001010001100000000100100100000000001100011000001010110001000000100111000110000001111100010000000101010001100000011 
	Parameter INIT_1B bound to: 256'b0000000100000000010000011100100111100001000001110101000110111111010000010011110010000001000000010110000100000111111000010000100000000001000000000100000111001001111000010000100001010001101101110100000100111100100100010000000001100001000010001110001100000101 
	Parameter INIT_1C bound to: 256'b0101000000010000011000010000101001100000000001110101010111011011010100000001000001100001000010010110000000000110111000010000011000000001000000000100000111001001111000010000011001010001110001110100000100011000100000010000000101100001000001101110000100000111 
	Parameter INIT_1D bound to: 256'b0110010000010100011000110001001101100010000100100110000100010001011000000001000000000000101001001110000000001100110000000000000101010001110110110010000000000010011000000000110001010101110110110101000000010000011000010000101101100000000010000101010111011011 
	Parameter INIT_1E bound to: 256'b0001001000000000101110000000000000000001111010000111000000010000101000000000000011000000111101101011100000000000100000001100011010100000000000001010000011011111101111000000000001000000011110111011100000000000010000000110000110100000000000000110010100010101 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000100100100000000010111000000000000000000111101000011100000001000010000001000000010000001000000110100100100000000000000010000001100000001000000110 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0100001111111100100000000000000110101100000000001000110100000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S18' (26#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:29818]
INFO: [Synth 8-256] done synthesizing module 'uclock' (27#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UCLOCK.V:48]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/uart_tx.v:76]
INFO: [Synth 8-638] synthesizing module 'kcuart_tx' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/kcuart_tx.v:91]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized20' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b1110010011111111 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized20' (27#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'MUXF6' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16716]
INFO: [Synth 8-256] done synthesizing module 'MUXF6' (28#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16716]
INFO: [Synth 8-638] synthesizing module 'FDRS' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3048]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRS' (29#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3048]
INFO: [Synth 8-638] synthesizing module 'MULT_AND' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16631]
INFO: [Synth 8-256] done synthesizing module 'MULT_AND' (30#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16631]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized8' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized8' (30#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized21' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0000000110010000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized21' (30#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized22' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0001010101000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized22' (30#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized9' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
	Parameter INIT bound to: 8'b10010100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized9' (30#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520]
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (31#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized23' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0000000110000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized23' (31#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'kcuart_tx' (32#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/kcuart_tx.v:91]
INFO: [Synth 8-638] synthesizing module 'bbfifo_16x8' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/bbfifo_16x8.v:88]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized24' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0110011000000110 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized24' (32#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized25' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b1011111110100000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized25' (32#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized10' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
	Parameter INIT bound to: 8'b11000100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized10' (32#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'bbfifo_16x8' (33#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/bbfifo_16x8.v:88]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (34#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/uart_tx.v:76]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/uart_rx.v:76]
INFO: [Synth 8-638] synthesizing module 'kcuart_rx' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/kcuart_rx.v:88]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized26' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
	Parameter INIT bound to: 16'b0000000001000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized26' (34#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized11' [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
	Parameter INIT bound to: 8'b01010100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized11' (34#1) [C:/Xilinxv/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'kcuart_rx' (35#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/kcuart_rx.v:88]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (36#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/uart_rx.v:76]
INFO: [Synth 8-638] synthesizing module 'uart_control' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/uart_control.v:21]
WARNING: [Synth 8-567] referenced signal 'HWDATA' should be on the sensitivity list [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/uart_control.v:70]
INFO: [Synth 8-256] done synthesizing module 'uart_control' (37#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/uart_control.v:21]
WARNING: [Synth 8-689] width (1) of port connection 'HRESP_UART' does not match port width (2) of module 'uart_control' [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:265]
INFO: [Synth 8-226] default block is never used [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:130]
WARNING: [Synth 8-3848] Net tmp_data in module/entity UART does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:52]
INFO: [Synth 8-256] done synthesizing module 'UART' (38#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:2]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/user/lab11/lab11.runs/synth_1/.Xil/Vivado-2764-gy8o/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (39#1) [C:/Users/user/lab11/lab11.runs/synth_1/.Xil/Vivado-2764-gy8o/realtime/clk_wiz_0_stub.v:6]
WARNING: [Synth 8-3848] Net lock in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:70]
WARNING: [Synth 8-3848] Net HRDATA_UART in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:109]
WARNING: [Synth 8-3848] Net HRESP_UART in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:111]
WARNING: [Synth 8-3848] Net HADDRM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:123]
WARNING: [Synth 8-3848] Net HTRANSM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:124]
WARNING: [Synth 8-3848] Net HWRITEM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:125]
WARNING: [Synth 8-3848] Net HSIZEM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:126]
WARNING: [Synth 8-3848] Net HBURSTM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:127]
WARNING: [Synth 8-3848] Net HPROTM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:128]
WARNING: [Synth 8-3848] Net HWDATAM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:129]
INFO: [Synth 8-256] done synthesizing module 'EASY' (40#1) [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:51]
WARNING: [Synth 8-3331] design EASY has unconnected port lock
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 264.430 ; gain = 130.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin control:rx_in[7] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:256]
WARNING: [Synth 8-3295] tying undriven pin control:rx_in[6] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:256]
WARNING: [Synth 8-3295] tying undriven pin control:rx_in[5] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:256]
WARNING: [Synth 8-3295] tying undriven pin control:rx_in[4] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:256]
WARNING: [Synth 8-3295] tying undriven pin control:rx_in[3] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:256]
WARNING: [Synth 8-3295] tying undriven pin control:rx_in[2] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:256]
WARNING: [Synth 8-3295] tying undriven pin control:rx_in[1] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:256]
WARNING: [Synth 8-3295] tying undriven pin control:rx_in[0] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:256]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[31] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[30] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[29] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[28] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[27] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[26] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[25] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[24] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[23] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[22] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[21] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[20] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[19] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[18] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[17] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[16] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[15] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[14] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[13] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[12] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[11] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[10] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[9] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[8] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[7] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[6] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[5] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[4] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[3] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[2] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[1] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HADDR_M1[0] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HTRANS_M1[1] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HTRANS_M1[0] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWRITE_M1 to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HSIZE_M1[2] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HSIZE_M1[1] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HSIZE_M1[0] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HBURST_M1[2] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HBURST_M1[1] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HBURST_M1[0] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HPROT_M1[3] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HPROT_M1[2] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HPROT_M1[1] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HPROT_M1[0] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[31] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[30] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[29] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[28] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[27] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[26] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[25] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[24] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[23] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[22] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[21] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[20] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[19] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[18] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[17] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[16] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[15] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[14] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[13] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[12] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[11] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[10] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[9] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[8] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[7] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[6] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[5] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[4] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[3] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[2] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[1] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxM2S:HWDATA_M1[0] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:382]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[31] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[30] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[29] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[28] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[27] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[26] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[25] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[24] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[23] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[22] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[21] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[20] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[19] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[18] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
WARNING: [Synth 8-3295] tying undriven pin uMuxS2M:HRDATA_S1[17] to constant 0 [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:431]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinxv/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinxv/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinxv/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinxv/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinxv/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinxv/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinxv/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [C:/Users/user/lab11/lab11.runs/synth_1/.Xil/Vivado-2764-gy8o/dcp/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [C:/Users/user/lab11/lab11.runs/synth_1/.Xil/Vivado-2764-gy8o/dcp/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [C:/Users/user/lab11/lab11.srcs/constrs_1/imports/xdc_code/EASY.xdc]
Finished Parsing XDC File [C:/Users/user/lab11/lab11.srcs/constrs_1/imports/xdc_code/EASY.xdc]
Parsing XDC File [C:/Users/user/lab11/lab11.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [C:/Users/user/lab11/lab11.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  FD => FDRE: 29 instances
  FDE => FDRE: 28 instances
  FDR => FDRE: 31 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  FDS => FDSE: 2 instances
  MULT_AND => LUT2: 3 instances
  MUXF5 => LUT3: 11 instances
  MUXF6 => LUT3: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances
  RAMB16_S18 => RAMB18E1: 1 instances

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 478.098 ; gain = 344.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for HCLK. (constraint file  C:/Users/user/lab11/lab11.runs/synth_1/dont_buffer.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 478.098 ; gain = 344.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 478.098 ; gain = 344.637
---------------------------------------------------------------------------------
WARNING: [Synth 8-3848] Net tmp_data in module/entity UART does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/ISE2/UART.v:52]
WARNING: [Synth 8-3848] Net lock in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:70]
WARNING: [Synth 8-3848] Net HRDATA_UART in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:109]
WARNING: [Synth 8-3848] Net HRESP_UART in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:111]
WARNING: [Synth 8-3848] Net HADDRM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:123]
WARNING: [Synth 8-3848] Net HTRANSM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:124]
WARNING: [Synth 8-3848] Net HWRITEM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:125]
WARNING: [Synth 8-3848] Net HSIZEM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:126]
WARNING: [Synth 8-3848] Net HBURSTM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:127]
WARNING: [Synth 8-3848] Net HPROTM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:128]
WARNING: [Synth 8-3848] Net HWDATAM_RISC32 in module/entity EASY does not have driver. [C:/Users/user/lab11/lab11.srcs/sources_1/imports/Desktop/EASY.v:129]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   6 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module EASY 
Detailed RTL Component Info : 
Module Master01 
Detailed RTL Component Info : 
Module Master02 
Detailed RTL Component Info : 
Module Master03 
Detailed RTL Component Info : 
Module Arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 12    
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module DefaultSlave 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MuxM2S 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MuxS2M 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module kcpsm3 
Detailed RTL Component Info : 
Module uclock 
Detailed RTL Component Info : 
Module kcuart_tx 
Detailed RTL Component Info : 
Module bbfifo_16x8 
Detailed RTL Component Info : 
Module uart_tx 
Detailed RTL Component Info : 
Module kcuart_rx 
Detailed RTL Component Info : 
Module uart_rx 
Detailed RTL Component Info : 
Module uart_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 487.465 ; gain = 354.004
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design EASY has unconnected port lock
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 487.527 ; gain = 354.066
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 487.527 ; gain = 354.066
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+-----------------------------------------------------+--------------------+----------------------+--------------+-------------------+
|Module Name | RTL Object                                          | Inference Criteria | Size (depth X width) | Primitives   | Hierarchical Name | 
+------------+-----------------------------------------------------+--------------------+----------------------+--------------+-------------------+
|            | \uUART/processor/reg_loop[0].reg_loop_register_bit  | User Instantiated  | -                    | RAM16X1D X 1 | ->EASY            | 
|            | \uUART/processor/reg_loop[1].reg_loop_register_bit  | User Instantiated  | -                    | RAM16X1D X 1 | ->EASY            | 
|            | \uUART/processor/reg_loop[2].reg_loop_register_bit  | User Instantiated  | -                    | RAM16X1D X 1 | ->EASY            | 
|            | \uUART/processor/reg_loop[3].reg_loop_register_bit  | User Instantiated  | -                    | RAM16X1D X 1 | ->EASY            | 
|            | \uUART/processor/reg_loop[4].reg_loop_register_bit  | User Instantiated  | -                    | RAM16X1D X 1 | ->EASY            | 
|            | \uUART/processor/reg_loop[5].reg_loop_register_bit  | User Instantiated  | -                    | RAM16X1D X 1 | ->EASY            | 
|            | \uUART/processor/reg_loop[6].reg_loop_register_bit  | User Instantiated  | -                    | RAM16X1D X 1 | ->EASY            | 
|            | \uUART/processor/reg_loop[7].reg_loop_register_bit  | User Instantiated  | -                    | RAM16X1D X 1 | ->EASY            | 
|            | \uUART/processor/store_loop[0].memory_bit           | User Instantiated  | -                    | RAM64X1S X 1 | ->EASY            | 
|            | \uUART/processor/store_loop[1].memory_bit           | User Instantiated  | -                    | RAM64X1S X 1 | ->EASY            | 
|            | \uUART/processor/store_loop[2].memory_bit           | User Instantiated  | -                    | RAM64X1S X 1 | ->EASY            | 
|            | \uUART/processor/store_loop[3].memory_bit           | User Instantiated  | -                    | RAM64X1S X 1 | ->EASY            | 
|            | \uUART/processor/store_loop[4].memory_bit           | User Instantiated  | -                    | RAM64X1S X 1 | ->EASY            | 
|            | \uUART/processor/store_loop[5].memory_bit           | User Instantiated  | -                    | RAM64X1S X 1 | ->EASY            | 
|            | \uUART/processor/store_loop[6].memory_bit           | User Instantiated  | -                    | RAM64X1S X 1 | ->EASY            | 
|            | \uUART/processor/store_loop[7].memory_bit           | User Instantiated  | -                    | RAM64X1S X 1 | ->EASY            | 
|            | \uUART/processor/stack_ram_loop[0].stack_bit        | User Instantiated  | -                    | RAM32X1S X 1 | ->EASY            | 
|            | \uUART/processor/stack_ram_loop[1].stack_bit        | User Instantiated  | -                    | RAM32X1S X 1 | ->EASY            | 
|            | \uUART/processor/stack_ram_loop[2].stack_bit        | User Instantiated  | -                    | RAM32X1S X 1 | ->EASY            | 
|            | \uUART/processor/stack_ram_loop[3].stack_bit        | User Instantiated  | -                    | RAM32X1S X 1 | ->EASY            | 
|            | \uUART/processor/stack_ram_loop[4].stack_bit        | User Instantiated  | -                    | RAM32X1S X 1 | ->EASY            | 
|            | \uUART/processor/stack_ram_loop[5].stack_bit        | User Instantiated  | -                    | RAM32X1S X 1 | ->EASY            | 
|            | \uUART/processor/stack_ram_loop[6].stack_bit        | User Instantiated  | -                    | RAM32X1S X 1 | ->EASY            | 
|            | \uUART/processor/stack_ram_loop[7].stack_bit        | User Instantiated  | -                    | RAM32X1S X 1 | ->EASY            | 
|            | \uUART/processor/stack_ram_loop[8].stack_bit        | User Instantiated  | -                    | RAM32X1S X 1 | ->EASY            | 
|            | \uUART/processor/stack_ram_loop[9].stack_bit        | User Instantiated  | -                    | RAM32X1S X 1 | ->EASY            | 
+------------+-----------------------------------------------------+--------------------+----------------------+--------------+-------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uDefaultSlave/HRESP_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uUART/out_port_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uArbiter/SplitReg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uMuxS2M/HselReg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uArbiter/AddrMaster_reg[4] )
WARNING: [Synth 8-3332] Sequential element (\uArbiter/Split2_reg ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/AddrMaster_reg[4] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/AddrMaster_reg[3] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/SplitReg_reg[4] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/SplitReg_reg[3] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/SplitReg_reg[2] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/SplitReg_reg[1] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/SplitReg_reg[0] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/DataMaster_reg[4] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/DataMaster_reg[3] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/DataMaster_reg[2] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/DataMaster_reg[1] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/DataMaster_reg[0] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/SplitMaskReg_reg[4] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/SplitMaskReg_reg[3] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/SplitMaskReg_reg[2] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/SplitMaskReg_reg[1] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/SplitMaskReg_reg[0] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/SplitRetry2_reg ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/CurrentBurst_reg[4] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/CurrentBurst_reg[3] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/CurrentBurst_reg[2] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/CurrentBurst_reg[1] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/CurrentBurst_reg[0] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/iHMASTLOCK_reg ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/LockedData_reg ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uArbiter/ForceNoMaster_reg ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uDefaultSlave/HRESP_reg[1] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uDefaultSlave/HRESP_reg[0] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uMuxS2M/HselReg_reg[7] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uMuxS2M/HselReg_reg[6] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uMuxS2M/HselReg_reg[5] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uMuxS2M/HselReg_reg[4] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uMuxS2M/HselReg_reg[3] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uMuxS2M/HselReg_reg[2] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uMuxS2M/HselReg_reg[0] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uUART/out_port_reg_reg[7] ) is unused and will be removed from module EASY.
WARNING: [Synth 8-3332] Sequential element (\uMuxM2S/HmasterPrev_reg[3] ) is unused and will be removed from module EASY.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 502.656 ; gain = 369.195
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 502.656 ; gain = 369.195
Finished Parallel Section  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 502.656 ; gain = 369.195
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 548.852 ; gain = 415.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 548.852 ; gain = 415.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 559.574 ; gain = 426.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 559.574 ; gain = 426.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 559.574 ; gain = 426.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 559.574 ; gain = 426.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_wiz_0  |     1|
|2     |LUT1       |     5|
|3     |LUT2       |    20|
|4     |LUT3       |    86|
|5     |LUT4       |    73|
|6     |LUT5       |    11|
|7     |LUT6       |    14|
|8     |MULT_AND   |     3|
|9     |MUXCY      |    48|
|10    |MUXF5      |    11|
|11    |MUXF6      |     1|
|12    |RAM16X1D   |     8|
|13    |RAM32X1S   |    10|
|14    |RAM64X1S   |     8|
|15    |RAMB16_S18 |     1|
|16    |SRL16E     |    36|
|17    |XORCY      |    48|
|18    |FD         |    29|
|19    |FDE        |    28|
|20    |FDPE       |     1|
|21    |FDR        |    31|
|22    |FDRE       |    76|
|23    |FDS        |     2|
|24    |IBUF       |     3|
|25    |OBUF       |     5|
|26    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   560|
|2     |  uArbiter      |Arbiter       |     9|
|3     |  uDefaultSlave |DefaultSlave  |     2|
|4     |  uMuxM2S       |MuxM2S        |    12|
|5     |  uMuxS2M       |MuxS2M        |     1|
|6     |  uUART         |UART          |   526|
|7     |    control     |uart_control  |     2|
|8     |    processor   |kcpsm3        |   310|
|9     |    program_rom |uclock        |     6|
|10    |    receive     |uart_rx       |    74|
|11    |      buf_0     |bbfifo_16x8_0 |    28|
|12    |      kcuart    |kcuart_rx     |    46|
|13    |    transmit    |uart_tx       |    65|
|14    |      buf_0     |bbfifo_16x8   |    28|
|15    |      kcuart    |kcuart_tx     |    37|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 559.574 ; gain = 426.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 559.574 ; gain = 426.113
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 150 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 18 instances
  FD => FDRE: 29 instances
  FDE => FDRE: 28 instances
  FDR => FDRE: 31 instances
  FDS => FDSE: 2 instances
  MULT_AND => LUT2: 3 instances
  MUXF5 => LUT3: 11 instances
  MUXF6 => LUT3: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances
  RAMB16_S18 => RAMB18E1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 167 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 561.539 ; gain = 375.551
# write_checkpoint EASY.dcp
# report_utilization -file EASY_utilization_synth.rpt -pb EASY_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 561.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 17 01:48:28 2016...
