
*** Running vivado
    with args -log HDMI_Output_Disp.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source HDMI_Output_Disp.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_Output_Disp.tcl -notrace
Command: link_design -top HDMI_Output_Disp -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk125m'
INFO: [Project 1-454] Reading design checkpoint 'e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/hdmi_disp/hdmi_disp.dcp' for cell 'hdmi_disp_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/video_pll/video_pll.dcp' for cell 'video_pll_inst'
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. video_pll_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'video_pll_inst/clk_in1' is not directly connected to top level port. Synthesis is ignored for e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/video_pll/video_pll/video_pll.edf but preserved for implementation. [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/video_pll/video_pll/video_pll.edf:317]
Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk125m/inst'
Finished Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk125m/inst'
Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk125m/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1312.160 ; gain = 612.438
Finished Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk125m/inst'
Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/video_pll/video_pll_board.xdc] for cell 'video_pll_inst/inst'
Finished Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/video_pll/video_pll_board.xdc] for cell 'video_pll_inst/inst'
Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/video_pll/video_pll.xdc] for cell 'video_pll_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/video_pll/video_pll.xdc:57]
Finished Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/video_pll/video_pll.xdc] for cell 'video_pll_inst/inst'
Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/hdmi_disp/src/rgb2dvi.xdc] for cell 'hdmi_disp_inst/U0'
Finished Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/hdmi_disp/src/rgb2dvi.xdc] for cell 'hdmi_disp_inst/U0'
Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/hdmi_disp/src/rgb2dvi_clocks.xdc] for cell 'hdmi_disp_inst/U0'
Finished Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/hdmi_disp/src/rgb2dvi_clocks.xdc] for cell 'hdmi_disp_inst/U0'
Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/hdmi_disp/src/rgb2dvi_ooc.xdc] for cell 'hdmi_disp_inst/U0'
WARNING: [Constraints 18-619] A clock with name 'hdmi_disp_inst/U0/SerialClk' already exists, overwriting the previous clock with the same name. [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/hdmi_disp/src/rgb2dvi_ooc.xdc:2]
Finished Parsing XDC File [e:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/sources_1/ip/hdmi_disp/src/rgb2dvi_ooc.xdc] for cell 'hdmi_disp_inst/U0'
Parsing XDC File [E:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/constrs_1/new/HDMI_Output_Disp.xdc]
Finished Parsing XDC File [E:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.srcs/constrs_1/new/HDMI_Output_Disp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1312.516 ; gain = 1003.789
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1312.516 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 104bac0c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1330.664 ; gain = 18.148

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f59fbbc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1330.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 22 load pin(s).
Phase 2 Constant propagation | Checksum: bdcebf6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1330.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 33 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19caf96d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1330.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net hdmi_disp_inst/U0/PixelClkIO
INFO: [Opt 31-194] Inserted BUFG hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net hdmi_disp_inst/U0/SerialClkIO
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 10d2106dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1330.664 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ced46720

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1330.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ced46720

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1330.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1330.664 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ced46720

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1330.664 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ced46720

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1330.664 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ced46720

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1330.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.runs/impl_3/HDMI_Output_Disp_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HDMI_Output_Disp_drc_opted.rpt -pb HDMI_Output_Disp_drc_opted.pb -rpx HDMI_Output_Disp_drc_opted.rpx
Command: report_drc -file HDMI_Output_Disp_drc_opted.rpt -pb HDMI_Output_Disp_drc_opted.pb -rpx HDMI_Output_Disp_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.runs/impl_3/HDMI_Output_Disp_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1330.664 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cab5c6da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1330.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18b97d0a3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19b65cd4f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19b65cd4f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1330.664 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19b65cd4f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1adb099a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1330.664 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 251b1a7f9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.664 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1dca91987

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dca91987

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 153a03e61

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19c213ae1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 184a55607

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 184a55607

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1461e4198

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 145da71a2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1566beb73

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a10b5096

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1a10b5096

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.664 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a10b5096

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.664 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b87f24c1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b87f24c1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.652 ; gain = 21.988
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.469. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f6422e7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.652 ; gain = 21.988
Phase 4.1 Post Commit Optimization | Checksum: f6422e7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.652 ; gain = 21.988

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f6422e7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.652 ; gain = 21.988

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f6422e7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.652 ; gain = 21.988

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: bc431123

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.652 ; gain = 21.988
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bc431123

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.652 ; gain = 21.988
Ending Placer Task | Checksum: 75bc9f04

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.652 ; gain = 21.988
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.652 ; gain = 21.988
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1352.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.runs/impl_3/HDMI_Output_Disp_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file HDMI_Output_Disp_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1352.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file HDMI_Output_Disp_utilization_placed.rpt -pb HDMI_Output_Disp_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1352.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file HDMI_Output_Disp_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1352.652 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5d62b2de ConstDB: 0 ShapeSum: 1859ec26 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 84097c64

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.602 ; gain = 281.949
Post Restoration Checksum: NetGraph: 10af4fbf NumContArr: 735a2ca5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 84097c64

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.602 ; gain = 281.949

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 84097c64

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1637.102 ; gain = 284.449

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 84097c64

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1637.102 ; gain = 284.449
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: da240476

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1711.348 ; gain = 358.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.519 | TNS=-14.877| WHS=-2.316 | THS=-100.848|

Phase 2 Router Initialization | Checksum: 195f1743a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1711.348 ; gain = 358.695

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14f617cf8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1711.348 ; gain = 358.695

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.540 | TNS=-41.517| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 185b91e1a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.433 | TNS=-41.151| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 137c6187e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695
Phase 4 Rip-up And Reroute | Checksum: 137c6187e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c1aa0310

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.317 | TNS=-37.784| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: c1aa0310

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c1aa0310

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695
Phase 5 Delay and Skew Optimization | Checksum: c1aa0310

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11c1a7045

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.317 | TNS=-37.784| WHS=-0.133 | THS=-0.652 |

Phase 6.1 Hold Fix Iter | Checksum: 2a3c9a044

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695
WARNING: [Route 35-468] The router encountered 27 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
	hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D
	hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
	hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
	hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
	hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
	hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D
	hdmi_disp_inst/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D
	hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D
	hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
	.. and 17 more pins.

Phase 6 Post Hold Fix | Checksum: 1f68cd249

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0903171 %
  Global Horizontal Routing Utilization  = 0.0577351 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 33.3333%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2042374f5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2042374f5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1559349d5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 14ca3ad28

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.317 | TNS=-37.784| WHS=0.054  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 14ca3ad28

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1711.348 ; gain = 358.695

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1711.348 ; gain = 358.695
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1711.348 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.runs/impl_3/HDMI_Output_Disp_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HDMI_Output_Disp_drc_routed.rpt -pb HDMI_Output_Disp_drc_routed.pb -rpx HDMI_Output_Disp_drc_routed.rpx
Command: report_drc -file HDMI_Output_Disp_drc_routed.rpt -pb HDMI_Output_Disp_drc_routed.pb -rpx HDMI_Output_Disp_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.runs/impl_3/HDMI_Output_Disp_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file HDMI_Output_Disp_methodology_drc_routed.rpt -pb HDMI_Output_Disp_methodology_drc_routed.pb -rpx HDMI_Output_Disp_methodology_drc_routed.rpx
Command: report_methodology -file HDMI_Output_Disp_methodology_drc_routed.rpt -pb HDMI_Output_Disp_methodology_drc_routed.pb -rpx HDMI_Output_Disp_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/lab_work/4k/HDMI_Output_Disp/HDMI_Output_Disp.runs/impl_3/HDMI_Output_Disp_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file HDMI_Output_Disp_power_routed.rpt -pb HDMI_Output_Disp_power_summary_routed.pb -rpx HDMI_Output_Disp_power_routed.rpx
Command: report_power -file HDMI_Output_Disp_power_routed.rpt -pb HDMI_Output_Disp_power_summary_routed.pb -rpx HDMI_Output_Disp_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file HDMI_Output_Disp_route_status.rpt -pb HDMI_Output_Disp_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file HDMI_Output_Disp_timing_summary_routed.rpt -pb HDMI_Output_Disp_timing_summary_routed.pb -rpx HDMI_Output_Disp_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file HDMI_Output_Disp_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file HDMI_Output_Disp_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file HDMI_Output_Disp_bus_skew_routed.rpt -pb HDMI_Output_Disp_bus_skew_routed.pb -rpx HDMI_Output_Disp_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force HDMI_Output_Disp.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./HDMI_Output_Disp.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2157.465 ; gain = 442.117
INFO: [Common 17-206] Exiting Vivado at Fri May 24 09:41:38 2019...
