# RCC APB Low Power Enable Register address offsets and reset values

**Source**: Page 72, Chunk 311  
**Category**: RCC APB Low Power Enable Register address offsets and reset values  
**Chunk Index**: 311

---

Table 81. RCC_APB1HLPENR address offset and reset value. . . . . . . . . . . . . . . . . . . . . . . . . . . . 487
Table 82. RCC_APB2LPENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 489
Table 83. RCC_APB4LPENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 492

---

**AI Reasoning**: The content is focused on the address offsets and reset values of RCC APB Low Power Enable Registers, which are technical specifications related to the microcontroller's configuration. Grouping this under 'specifications' keeps it broad yet relevant, and the filename captures the essence of the tables listed.
