ICacheMissUnit:
  - "wire _prefetchMSHRs_9_io_req_ready"
  - "wire _prefetchMSHRs_9_io_acquire_valid"
  - "wire [41:0] _prefetchMSHRs_9_io_resp_bits_blkPaddr"
  - "wire [7:0] _prefetchMSHRs_9_io_resp_bits_vSetIdx"
  - "wire _prefetchMSHRs_8_io_req_ready"
  - "wire _prefetchMSHRs_8_io_acquire_valid"
  - "wire [41:0] _prefetchMSHRs_8_io_resp_bits_blkPaddr"
  - "wire [7:0] _prefetchMSHRs_8_io_resp_bits_vSetIdx"
  - "wire _prefetchMSHRs_7_io_req_ready"
  - "wire _prefetchMSHRs_7_io_acquire_valid"
  - "wire [41:0] _prefetchMSHRs_7_io_resp_bits_blkPaddr"
  - "wire [7:0] _prefetchMSHRs_7_io_resp_bits_vSetIdx"
  - "wire _prefetchMSHRs_6_io_req_ready"
  - "wire _prefetchMSHRs_6_io_acquire_valid"
  - "wire [41:0] _prefetchMSHRs_6_io_resp_bits_blkPaddr"
  - "wire [7:0] _prefetchMSHRs_6_io_resp_bits_vSetIdx"
  - "wire _prefetchMSHRs_5_io_req_ready"
  - "wire _prefetchMSHRs_5_io_acquire_valid"
  - "wire [41:0] _prefetchMSHRs_5_io_resp_bits_blkPaddr"
  - "wire [7:0] _prefetchMSHRs_5_io_resp_bits_vSetIdx"
  - "wire _prefetchMSHRs_4_io_req_ready"
  - "wire _prefetchMSHRs_4_io_acquire_valid"
  - "wire [41:0] _prefetchMSHRs_4_io_resp_bits_blkPaddr"
  - "wire [7:0] _prefetchMSHRs_4_io_resp_bits_vSetIdx"
  - "wire _prefetchMSHRs_3_io_req_ready"
  - "wire _prefetchMSHRs_3_io_acquire_valid"
  - "wire [41:0] _prefetchMSHRs_3_io_resp_bits_blkPaddr"
  - "wire [7:0] _prefetchMSHRs_3_io_resp_bits_vSetIdx"
  - "wire _prefetchMSHRs_2_io_req_ready"
  - "wire _prefetchMSHRs_2_io_acquire_valid"
  - "wire [41:0] _prefetchMSHRs_2_io_resp_bits_blkPaddr"
  - "wire [7:0] _prefetchMSHRs_2_io_resp_bits_vSetIdx"
  - "wire _prefetchMSHRs_1_io_req_ready"
  - "wire _prefetchMSHRs_1_io_acquire_valid"
  - "wire [41:0] _prefetchMSHRs_1_io_resp_bits_blkPaddr"
  - "wire [7:0] _prefetchMSHRs_1_io_resp_bits_vSetIdx"
  - "wire _prefetchMSHRs_0_io_req_ready"
  - "wire _prefetchMSHRs_0_io_acquire_valid"
  - "wire [41:0] _prefetchMSHRs_0_io_resp_bits_blkPaddr"
  - "wire [7:0] _prefetchMSHRs_0_io_resp_bits_vSetIdx"

  - "wire _fetchMSHRs_3_io_req_ready"
  - "wire _fetchMSHRs_3_io_acquire_valid"
  - "wire [41:0] _fetchMSHRs_3_io_resp_bits_blkPaddr"
  - "wire [7:0] _fetchMSHRs_3_io_resp_bits_vSetIdx"
  - "wire _fetchMSHRs_2_io_req_ready"
  - "wire _fetchMSHRs_2_io_acquire_valid"
  - "wire [41:0] _fetchMSHRs_2_io_resp_bits_blkPaddr"
  - "wire [7:0] _fetchMSHRs_2_io_resp_bits_vSetIdx"
  - "wire _fetchMSHRs_1_io_req_ready"
  - "wire _fetchMSHRs_1_io_acquire_valid"
  - "wire [41:0] _fetchMSHRs_1_io_resp_bits_blkPaddr"
  - "wire [7:0] _fetchMSHRs_1_io_resp_bits_vSetIdx"
  - "wire _fetchMSHRs_0_io_req_ready"
  - "wire _fetchMSHRs_0_io_acquire_valid"
  - "wire [41:0] _fetchMSHRs_0_io_resp_bits_blkPaddr"
  - "wire [7:0] _fetchMSHRs_0_io_resp_bits_vSetIdx"

  - "wire _prefetchDemux_io_chosen"
  - "wire _prefetchDemux_io_in_ready"
  - "wire _prefetchDemux_io_in_valid_T_1"
  - "wire _fetchDemux_io_in_ready"
  - "wire _fetchDemux_io_in_valid_T_1"

  - "wire prefetchHit"
  - "wire fetchHit"

  - "wire last_fire"
  - "reg last_fire_r"

  - "wire _priorityFIFO_io_enq_ready"
  - "wire _priorityFIFO_io_enq_valid_T_probe"
  - "wire _priorityFIFO_io_deq_valid"
  - "wire _priorityFIFO_io_deq_ready_T"
  - "wire _priorityFIFO_io_deq_bits"
