

================================================================
== Vitis HLS Report for 'scaleVector_Pipeline_scale_vector'
================================================================
* Date:           Fri Jan  9 14:28:14 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.154 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- scale_vector  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       51|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     48|     1392|     1720|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      608|     -|
|Register             |        -|      -|     1588|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     48|     2980|     2379|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_5_med_dsp_1_U96   |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U97   |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U98   |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U99   |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U100  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U101  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U102  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    |dmul_64ns_64ns_64_5_med_dsp_1_U103  |dmul_64ns_64ns_64_5_med_dsp_1  |        0|   6|  174|  215|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                               |                               |        0|  48| 1392| 1720|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln160_fu_163_p2        |         +|   0|  0|  31|          31|           1|
    |icmp_ln160_fu_157_p2       |      icmp|   0|  0|  16|          32|          32|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  51|          65|          36|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   8|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   8|          2|    1|          2|
    |ap_sig_allocacmp_i_load          |  32|          2|   31|         62|
    |dualInfeasConstr_SVfifo_i_blk_n  |   8|          2|    1|          2|
    |dualInfeasConstr_fifo_i_blk_n    |   8|          2|    1|          2|
    |grp_fu_103_p2                    |  64|          2|   64|        128|
    |grp_fu_107_p2                    |  64|          2|   64|        128|
    |grp_fu_111_p2                    |  64|          2|   64|        128|
    |grp_fu_115_p2                    |  64|          2|   64|        128|
    |grp_fu_119_p2                    |  64|          2|   64|        128|
    |grp_fu_123_p2                    |  64|          2|   64|        128|
    |grp_fu_127_p2                    |  64|          2|   64|        128|
    |grp_fu_99_p2                     |  64|          2|   64|        128|
    |i_fu_70                          |  32|          2|   31|         62|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 608|         28|  578|       1156|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |grp_fu_103_ce                     |   1|   0|    1|          0|
    |grp_fu_103_p0                     |  64|   0|   64|          0|
    |grp_fu_103_p1                     |  64|   0|   64|          0|
    |grp_fu_107_ce                     |   1|   0|    1|          0|
    |grp_fu_107_p0                     |  64|   0|   64|          0|
    |grp_fu_107_p1                     |  64|   0|   64|          0|
    |grp_fu_111_ce                     |   1|   0|    1|          0|
    |grp_fu_111_p0                     |  64|   0|   64|          0|
    |grp_fu_111_p1                     |  64|   0|   64|          0|
    |grp_fu_115_ce                     |   1|   0|    1|          0|
    |grp_fu_115_p0                     |  64|   0|   64|          0|
    |grp_fu_115_p1                     |  64|   0|   64|          0|
    |grp_fu_119_ce                     |   1|   0|    1|          0|
    |grp_fu_119_p0                     |  64|   0|   64|          0|
    |grp_fu_119_p1                     |  64|   0|   64|          0|
    |grp_fu_123_ce                     |   1|   0|    1|          0|
    |grp_fu_123_p0                     |  64|   0|   64|          0|
    |grp_fu_123_p1                     |  64|   0|   64|          0|
    |grp_fu_127_ce                     |   1|   0|    1|          0|
    |grp_fu_127_p0                     |  64|   0|   64|          0|
    |grp_fu_127_p1                     |  64|   0|   64|          0|
    |grp_fu_99_ce                      |   1|   0|    1|          0|
    |grp_fu_99_p0                      |  64|   0|   64|          0|
    |grp_fu_99_p1                      |  64|   0|   64|          0|
    |i_fu_70                           |  31|   0|   31|          0|
    |pre_grp_fu_103_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_107_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_111_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_115_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_119_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_123_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_127_p2_reg             |  64|   0|   64|          0|
    |pre_grp_fu_99_p2_reg              |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1588|   0| 1588|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                    |   in|    1|  ap_ctrl_hs|  scaleVector_Pipeline_scale_vector|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|  scaleVector_Pipeline_scale_vector|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|  scaleVector_Pipeline_scale_vector|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|  scaleVector_Pipeline_scale_vector|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|  scaleVector_Pipeline_scale_vector|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|  scaleVector_Pipeline_scale_vector|  return value|
|dualInfeasConstr_fifo_i_dout              |   in|  512|     ap_fifo|            dualInfeasConstr_fifo_i|       pointer|
|dualInfeasConstr_fifo_i_num_data_valid    |   in|    3|     ap_fifo|            dualInfeasConstr_fifo_i|       pointer|
|dualInfeasConstr_fifo_i_fifo_cap          |   in|    3|     ap_fifo|            dualInfeasConstr_fifo_i|       pointer|
|dualInfeasConstr_fifo_i_empty_n           |   in|    1|     ap_fifo|            dualInfeasConstr_fifo_i|       pointer|
|dualInfeasConstr_fifo_i_read              |  out|    1|     ap_fifo|            dualInfeasConstr_fifo_i|       pointer|
|dualInfeasConstr_SVfifo_i_din             |  out|  512|     ap_fifo|          dualInfeasConstr_SVfifo_i|       pointer|
|dualInfeasConstr_SVfifo_i_num_data_valid  |   in|    3|     ap_fifo|          dualInfeasConstr_SVfifo_i|       pointer|
|dualInfeasConstr_SVfifo_i_fifo_cap        |   in|    3|     ap_fifo|          dualInfeasConstr_SVfifo_i|       pointer|
|dualInfeasConstr_SVfifo_i_full_n          |   in|    1|     ap_fifo|          dualInfeasConstr_SVfifo_i|       pointer|
|dualInfeasConstr_SVfifo_i_write           |  out|    1|     ap_fifo|          dualInfeasConstr_SVfifo_i|       pointer|
|n                                         |   in|   32|     ap_none|                                  n|        scalar|
|weight                                    |   in|   64|     ap_none|                             weight|        scalar|
+------------------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicCE_to_weight_read = muxlogic"   --->   Operation 13 'muxlogic' 'muxLogicCE_to_weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %weight" [./basic_helper.hpp:154->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 14 'read' 'weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicCE_to_n_read = muxlogic"   --->   Operation 15 'muxlogic' 'muxLogicCE_to_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [./basic_helper.hpp:154->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 16 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 17 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 18 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln160 = br void %VITIS_LOOP_164_1.i" [./basic_helper.hpp:160->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 20 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 21 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./basic_helper.hpp:160->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 22 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i31 %i_load" [./basic_helper.hpp:154->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 23 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.66ns)   --->   "%icmp_ln160 = icmp_slt  i32 %zext_ln154, i32 %n_read" [./basic_helper.hpp:160->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 24 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %scaleVector.exit.exitStub, void %VITIS_LOOP_164_1.split.i" [./basic_helper.hpp:160->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 25 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.86ns)   --->   "%add_ln160 = add i31 %i_load, i31 1" [./basic_helper.hpp:160->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 26 'add' 'add_ln160' <Predicate = (icmp_ln160)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln160 = muxlogic i31 %add_ln160"   --->   Operation 27 'muxlogic' 'muxLogicData_to_store_ln160' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln160 = muxlogic i31 %i"   --->   Operation 28 'muxlogic' 'muxLogicAddr_to_store_ln160' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.40ns)   --->   "%store_ln160 = store i31 %add_ln160, i31 %i" [./basic_helper.hpp:160->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 29 'store' 'store_ln160' <Predicate = (icmp_ln160)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicCE_to_dualInfeasConstr_fifo_i_read = muxlogic"   --->   Operation 30 'muxlogic' 'muxLogicCE_to_dualInfeasConstr_fifo_i_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.75ns)   --->   "%dualInfeasConstr_fifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasConstr_fifo_i" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 31 'read' 'dualInfeasConstr_fifo_i_read' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i512 %dualInfeasConstr_fifo_i_read" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 32 'trunc' 'trunc_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln162_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_fifo_i_read, i32 64, i32 127" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 33 'partselect' 'trunc_ln162_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln162_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_fifo_i_read, i32 128, i32 191" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 34 'partselect' 'trunc_ln162_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln162_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_fifo_i_read, i32 192, i32 255" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 35 'partselect' 'trunc_ln162_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln162_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_fifo_i_read, i32 256, i32 319" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 36 'partselect' 'trunc_ln162_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln162_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_fifo_i_read, i32 320, i32 383" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 37 'partselect' 'trunc_ln162_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln162_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_fifo_i_read, i32 384, i32 447" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 38 'partselect' 'trunc_ln162_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln162_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasConstr_fifo_i_read, i32 448, i32 511" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 39 'partselect' 'trunc_ln162_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln162 = bitcast i64 %trunc_ln162" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 40 'bitcast' 'bitcast_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln162_1 = bitcast i64 %trunc_ln162_s" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 41 'bitcast' 'bitcast_ln162_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln162_2 = bitcast i64 %trunc_ln162_1" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 42 'bitcast' 'bitcast_ln162_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln162_3 = bitcast i64 %trunc_ln162_2" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 43 'bitcast' 'bitcast_ln162_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln162_4 = bitcast i64 %trunc_ln162_3" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 44 'bitcast' 'bitcast_ln162_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln162_5 = bitcast i64 %trunc_ln162_4" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 45 'bitcast' 'bitcast_ln162_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln162_6 = bitcast i64 %trunc_ln162_5" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 46 'bitcast' 'bitcast_ln162_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln162_7 = bitcast i64 %trunc_ln162_6" [./basic_helper.hpp:162->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 47 'bitcast' 'bitcast_ln162_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln162"   --->   Operation 48 'muxlogic' 'muxLogicI0_to_mul_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 49 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_i = muxlogic i64 %weight_read"   --->   Operation 49 'muxlogic' 'muxLogicI1_to_mul_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 50 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln162_1"   --->   Operation 50 'muxlogic' 'muxLogicI0_to_mul_1_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 51 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_1_i = muxlogic i64 %weight_read"   --->   Operation 51 'muxlogic' 'muxLogicI1_to_mul_1_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 52 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln162_2"   --->   Operation 52 'muxlogic' 'muxLogicI0_to_mul_2_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 53 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_2_i = muxlogic i64 %weight_read"   --->   Operation 53 'muxlogic' 'muxLogicI1_to_mul_2_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 54 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln162_3"   --->   Operation 54 'muxlogic' 'muxLogicI0_to_mul_3_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 55 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_3_i = muxlogic i64 %weight_read"   --->   Operation 55 'muxlogic' 'muxLogicI1_to_mul_3_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 56 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln162_4"   --->   Operation 56 'muxlogic' 'muxLogicI0_to_mul_4_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 57 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_4_i = muxlogic i64 %weight_read"   --->   Operation 57 'muxlogic' 'muxLogicI1_to_mul_4_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 58 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln162_5"   --->   Operation 58 'muxlogic' 'muxLogicI0_to_mul_5_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 59 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_5_i = muxlogic i64 %weight_read"   --->   Operation 59 'muxlogic' 'muxLogicI1_to_mul_5_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 60 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln162_6"   --->   Operation 60 'muxlogic' 'muxLogicI0_to_mul_6_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 61 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_6_i = muxlogic i64 %weight_read"   --->   Operation 61 'muxlogic' 'muxLogicI1_to_mul_6_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 62 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln162_7"   --->   Operation 62 'muxlogic' 'muxLogicI0_to_mul_7_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 63 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_7_i = muxlogic i64 %weight_read"   --->   Operation 63 'muxlogic' 'muxLogicI1_to_mul_7_i' <Predicate = true> <Delay = 0.76>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 64 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln162"   --->   Operation 64 'muxlogic' 'muxLogicI0_to_mul_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_i = muxlogic i64 %weight_read"   --->   Operation 65 'muxlogic' 'muxLogicI1_to_mul_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [5/5] (1.84ns)   --->   "%mul_i = dmul i64 %bitcast_ln162, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 66 'dmul' 'mul_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln162_1"   --->   Operation 67 'muxlogic' 'muxLogicI0_to_mul_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_1_i = muxlogic i64 %weight_read"   --->   Operation 68 'muxlogic' 'muxLogicI1_to_mul_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [5/5] (1.84ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln162_1, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 69 'dmul' 'mul_1_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln162_2"   --->   Operation 70 'muxlogic' 'muxLogicI0_to_mul_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_2_i = muxlogic i64 %weight_read"   --->   Operation 71 'muxlogic' 'muxLogicI1_to_mul_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [5/5] (1.84ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln162_2, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 72 'dmul' 'mul_2_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln162_3"   --->   Operation 73 'muxlogic' 'muxLogicI0_to_mul_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_3_i = muxlogic i64 %weight_read"   --->   Operation 74 'muxlogic' 'muxLogicI1_to_mul_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [5/5] (1.84ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln162_3, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 75 'dmul' 'mul_3_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln162_4"   --->   Operation 76 'muxlogic' 'muxLogicI0_to_mul_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_4_i = muxlogic i64 %weight_read"   --->   Operation 77 'muxlogic' 'muxLogicI1_to_mul_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [5/5] (1.84ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln162_4, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 78 'dmul' 'mul_4_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln162_5"   --->   Operation 79 'muxlogic' 'muxLogicI0_to_mul_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_5_i = muxlogic i64 %weight_read"   --->   Operation 80 'muxlogic' 'muxLogicI1_to_mul_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [5/5] (1.84ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln162_5, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 81 'dmul' 'mul_5_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln162_6"   --->   Operation 82 'muxlogic' 'muxLogicI0_to_mul_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_6_i = muxlogic i64 %weight_read"   --->   Operation 83 'muxlogic' 'muxLogicI1_to_mul_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [5/5] (1.84ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln162_6, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 84 'dmul' 'mul_6_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln162_7"   --->   Operation 85 'muxlogic' 'muxLogicI0_to_mul_7_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_7_i = muxlogic i64 %weight_read"   --->   Operation 86 'muxlogic' 'muxLogicI1_to_mul_7_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [5/5] (1.84ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln162_7, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 87 'dmul' 'mul_7_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 88 [4/5] (2.15ns)   --->   "%mul_i = dmul i64 %bitcast_ln162, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 88 'dmul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [4/5] (2.15ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln162_1, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 89 'dmul' 'mul_1_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [4/5] (2.15ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln162_2, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 90 'dmul' 'mul_2_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [4/5] (2.15ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln162_3, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 91 'dmul' 'mul_3_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [4/5] (2.15ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln162_4, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 92 'dmul' 'mul_4_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [4/5] (2.15ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln162_5, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 93 'dmul' 'mul_5_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [4/5] (2.15ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln162_6, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 94 'dmul' 'mul_6_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [4/5] (2.15ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln162_7, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 95 'dmul' 'mul_7_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 96 [3/5] (2.15ns)   --->   "%mul_i = dmul i64 %bitcast_ln162, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 96 'dmul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [3/5] (2.15ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln162_1, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 97 'dmul' 'mul_1_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [3/5] (2.15ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln162_2, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 98 'dmul' 'mul_2_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [3/5] (2.15ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln162_3, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 99 'dmul' 'mul_3_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [3/5] (2.15ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln162_4, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 100 'dmul' 'mul_4_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [3/5] (2.15ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln162_5, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 101 'dmul' 'mul_5_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [3/5] (2.15ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln162_6, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 102 'dmul' 'mul_6_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [3/5] (2.15ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln162_7, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 103 'dmul' 'mul_7_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 104 [2/5] (2.15ns)   --->   "%mul_i = dmul i64 %bitcast_ln162, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 104 'dmul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [2/5] (2.15ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln162_1, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 105 'dmul' 'mul_1_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [2/5] (2.15ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln162_2, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 106 'dmul' 'mul_2_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [2/5] (2.15ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln162_3, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 107 'dmul' 'mul_3_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [2/5] (2.15ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln162_4, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 108 'dmul' 'mul_4_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [2/5] (2.15ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln162_5, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 109 'dmul' 'mul_5_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [2/5] (2.15ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln162_6, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 110 'dmul' 'mul_6_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [2/5] (2.15ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln162_7, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 111 'dmul' 'mul_7_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (!icmp_ln160)> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:161->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 112 'specpipeline' 'specpipeline_ln161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [./basic_helper.hpp:160->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 113 'specloopname' 'specloopname_ln160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/5] (0.09ns)   --->   "%mul_i = dmul i64 %bitcast_ln162, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 114 'dmul' 'mul_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/5] (0.09ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln162_1, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 115 'dmul' 'mul_1_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/5] (0.09ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln162_2, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 116 'dmul' 'mul_2_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/5] (0.09ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln162_3, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 117 'dmul' 'mul_3_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/5] (0.09ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln162_4, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 118 'dmul' 'mul_4_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/5] (0.09ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln162_5, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 119 'dmul' 'mul_5_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/5] (0.09ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln162_6, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 120 'dmul' 'mul_6_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/5] (0.09ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln162_7, i64 %weight_read" [./basic_helper.hpp:166->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 121 'dmul' 'mul_7_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln168 = bitcast i64 %mul_i" [./basic_helper.hpp:168->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 122 'bitcast' 'bitcast_ln168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln168_1 = bitcast i64 %mul_1_i" [./basic_helper.hpp:168->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 123 'bitcast' 'bitcast_ln168_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln168_2 = bitcast i64 %mul_2_i" [./basic_helper.hpp:168->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 124 'bitcast' 'bitcast_ln168_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln168_3 = bitcast i64 %mul_3_i" [./basic_helper.hpp:168->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 125 'bitcast' 'bitcast_ln168_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln168_4 = bitcast i64 %mul_4_i" [./basic_helper.hpp:168->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 126 'bitcast' 'bitcast_ln168_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln168_5 = bitcast i64 %mul_5_i" [./basic_helper.hpp:168->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 127 'bitcast' 'bitcast_ln168_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln168_6 = bitcast i64 %mul_6_i" [./basic_helper.hpp:168->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 128 'bitcast' 'bitcast_ln168_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln168_7 = bitcast i64 %mul_7_i" [./basic_helper.hpp:168->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 129 'bitcast' 'bitcast_ln168_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln168_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln168_7, i64 %bitcast_ln168_6, i64 %bitcast_ln168_5, i64 %bitcast_ln168_4, i64 %bitcast_ln168_3, i64 %bitcast_ln168_2, i64 %bitcast_ln168_1, i64 %bitcast_ln168" [./basic_helper.hpp:168->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 130 'bitconcatenate' 'or_ln168_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln168 = muxlogic i512 %or_ln168_i"   --->   Operation 131 'muxlogic' 'muxLogicData_to_write_ln168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.91ns)   --->   "%write_ln168 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %dualInfeasConstr_SVfifo_i, i512 %or_ln168_i" [./basic_helper.hpp:168->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 132 'write' 'write_ln168' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln160 = br void %VITIS_LOOP_164_1.i" [./basic_helper.hpp:160->./Compute_Primal_Infeasibility.hpp:69->Infeasi_Res_S2.cpp:95]   --->   Operation 133 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dualInfeasConstr_fifo_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dualInfeasConstr_SVfifo_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                          (alloca        ) [ 01000000]
specinterface_ln0                          (specinterface ) [ 00000000]
specinterface_ln0                          (specinterface ) [ 00000000]
muxLogicCE_to_weight_read                  (muxlogic      ) [ 00000000]
weight_read                                (read          ) [ 01111111]
muxLogicCE_to_n_read                       (muxlogic      ) [ 00000000]
n_read                                     (read          ) [ 00000000]
muxLogicData_to_store_ln0                  (muxlogic      ) [ 00000000]
muxLogicAddr_to_store_ln0                  (muxlogic      ) [ 00000000]
store_ln0                                  (store         ) [ 00000000]
br_ln160                                   (br            ) [ 00000000]
MuxLogicAddr_to_i_load                     (muxlogic      ) [ 00000000]
i_load                                     (load          ) [ 00000000]
zext_ln154                                 (zext          ) [ 00000000]
icmp_ln160                                 (icmp          ) [ 01111110]
br_ln160                                   (br            ) [ 00000000]
add_ln160                                  (add           ) [ 00000000]
muxLogicData_to_store_ln160                (muxlogic      ) [ 00000000]
muxLogicAddr_to_store_ln160                (muxlogic      ) [ 00000000]
store_ln160                                (store         ) [ 00000000]
muxLogicCE_to_dualInfeasConstr_fifo_i_read (muxlogic      ) [ 00000000]
dualInfeasConstr_fifo_i_read               (read          ) [ 00000000]
trunc_ln162                                (trunc         ) [ 00000000]
trunc_ln162_s                              (partselect    ) [ 00000000]
trunc_ln162_1                              (partselect    ) [ 00000000]
trunc_ln162_2                              (partselect    ) [ 00000000]
trunc_ln162_3                              (partselect    ) [ 00000000]
trunc_ln162_4                              (partselect    ) [ 00000000]
trunc_ln162_5                              (partselect    ) [ 00000000]
trunc_ln162_6                              (partselect    ) [ 00000000]
bitcast_ln162                              (bitcast       ) [ 01011111]
bitcast_ln162_1                            (bitcast       ) [ 01011111]
bitcast_ln162_2                            (bitcast       ) [ 01011111]
bitcast_ln162_3                            (bitcast       ) [ 01011111]
bitcast_ln162_4                            (bitcast       ) [ 01011111]
bitcast_ln162_5                            (bitcast       ) [ 01011111]
bitcast_ln162_6                            (bitcast       ) [ 01011111]
bitcast_ln162_7                            (bitcast       ) [ 01011111]
muxLogicI0_to_mul_i                        (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_i                        (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_1_i                      (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_1_i                      (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_2_i                      (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_2_i                      (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_3_i                      (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_3_i                      (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_4_i                      (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_4_i                      (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_5_i                      (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_5_i                      (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_6_i                      (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_6_i                      (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_7_i                      (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_7_i                      (muxlogic      ) [ 00000000]
specpipeline_ln161                         (specpipeline  ) [ 00000000]
specloopname_ln160                         (specloopname  ) [ 00000000]
mul_i                                      (dmul          ) [ 00000000]
mul_1_i                                    (dmul          ) [ 00000000]
mul_2_i                                    (dmul          ) [ 00000000]
mul_3_i                                    (dmul          ) [ 00000000]
mul_4_i                                    (dmul          ) [ 00000000]
mul_5_i                                    (dmul          ) [ 00000000]
mul_6_i                                    (dmul          ) [ 00000000]
mul_7_i                                    (dmul          ) [ 00000000]
bitcast_ln168                              (bitcast       ) [ 00000000]
bitcast_ln168_1                            (bitcast       ) [ 00000000]
bitcast_ln168_2                            (bitcast       ) [ 00000000]
bitcast_ln168_3                            (bitcast       ) [ 00000000]
bitcast_ln168_4                            (bitcast       ) [ 00000000]
bitcast_ln168_5                            (bitcast       ) [ 00000000]
bitcast_ln168_6                            (bitcast       ) [ 00000000]
bitcast_ln168_7                            (bitcast       ) [ 00000000]
or_ln168_i                                 (bitconcatenate) [ 00000000]
muxLogicData_to_write_ln168                (muxlogic      ) [ 00000000]
write_ln168                                (write         ) [ 00000000]
br_ln160                                   (br            ) [ 00000000]
ret_ln0                                    (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dualInfeasConstr_fifo_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasConstr_fifo_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dualInfeasConstr_SVfifo_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasConstr_SVfifo_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="weight_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="n_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="dualInfeasConstr_fifo_i_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="512" slack="0"/>
<pin id="88" dir="0" index="1" bw="512" slack="0"/>
<pin id="89" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dualInfeasConstr_fifo_i_read/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln168_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="512" slack="0"/>
<pin id="95" dir="0" index="2" bw="512" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln168/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="1"/>
<pin id="101" dir="0" index="1" bw="64" slack="2"/>
<pin id="102" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="1"/>
<pin id="105" dir="0" index="1" bw="64" slack="2"/>
<pin id="106" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_1_i/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="1"/>
<pin id="109" dir="0" index="1" bw="64" slack="2"/>
<pin id="110" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_2_i/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="1"/>
<pin id="113" dir="0" index="1" bw="64" slack="2"/>
<pin id="114" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_3_i/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="0" index="1" bw="64" slack="2"/>
<pin id="118" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_4_i/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="0" index="1" bw="64" slack="2"/>
<pin id="122" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_5_i/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="1"/>
<pin id="125" dir="0" index="1" bw="64" slack="2"/>
<pin id="126" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_6_i/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="1"/>
<pin id="129" dir="0" index="1" bw="64" slack="2"/>
<pin id="130" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_7_i/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="muxLogicCE_to_weight_read_fu_131">
<pin_list>
<pin id="132" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_weight_read/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="muxLogicCE_to_n_read_fu_133">
<pin_list>
<pin id="134" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_n_read/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="muxLogicData_to_store_ln0_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="muxLogicAddr_to_store_ln0_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="31" slack="0"/>
<pin id="141" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="31" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="MuxLogicAddr_to_i_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="31" slack="0"/>
<pin id="149" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="0"/>
<pin id="152" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln154_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln160_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln160_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="31" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="muxLogicData_to_store_ln160_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="0"/>
<pin id="171" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln160/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="muxLogicAddr_to_store_ln160_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="0"/>
<pin id="175" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln160/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln160_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="31" slack="0"/>
<pin id="178" dir="0" index="1" bw="31" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="muxLogicCE_to_dualInfeasConstr_fifo_i_read_fu_181">
<pin_list>
<pin id="182" dir="1" index="0" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_dualInfeasConstr_fifo_i_read/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln162_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="512" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln162/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln162_s_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="512" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="0" index="3" bw="8" slack="0"/>
<pin id="192" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln162_s/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln162_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="512" slack="0"/>
<pin id="200" dir="0" index="2" bw="9" slack="0"/>
<pin id="201" dir="0" index="3" bw="9" slack="0"/>
<pin id="202" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln162_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln162_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="512" slack="0"/>
<pin id="210" dir="0" index="2" bw="9" slack="0"/>
<pin id="211" dir="0" index="3" bw="9" slack="0"/>
<pin id="212" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln162_2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln162_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="512" slack="0"/>
<pin id="220" dir="0" index="2" bw="10" slack="0"/>
<pin id="221" dir="0" index="3" bw="10" slack="0"/>
<pin id="222" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln162_3/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln162_4_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="512" slack="0"/>
<pin id="230" dir="0" index="2" bw="10" slack="0"/>
<pin id="231" dir="0" index="3" bw="10" slack="0"/>
<pin id="232" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln162_4/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln162_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="512" slack="0"/>
<pin id="240" dir="0" index="2" bw="10" slack="0"/>
<pin id="241" dir="0" index="3" bw="10" slack="0"/>
<pin id="242" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln162_5/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln162_6_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="512" slack="0"/>
<pin id="250" dir="0" index="2" bw="10" slack="0"/>
<pin id="251" dir="0" index="3" bw="10" slack="0"/>
<pin id="252" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln162_6/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="bitcast_ln162_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln162/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="bitcast_ln162_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln162_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="bitcast_ln162_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln162_2/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="bitcast_ln162_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln162_3/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="bitcast_ln162_4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln162_4/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bitcast_ln162_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln162_5/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="bitcast_ln162_6_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln162_6/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="bitcast_ln162_7_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln162_7/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_i/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_i/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_1_i/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_1_i/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_2_i/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_2_i/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_3_i/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_3_i/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_4_i/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_4_i/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_5_i/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_5_i/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_6_i/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_6_i/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_7_i/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_7_i/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="bitcast_ln168_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln168/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="bitcast_ln168_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln168_1/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="bitcast_ln168_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln168_2/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="bitcast_ln168_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln168_3/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="bitcast_ln168_4_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln168_4/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="bitcast_ln168_5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln168_5/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="bitcast_ln168_6_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln168_6/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="bitcast_ln168_7_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln168_7/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln168_i_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="512" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="0" index="2" bw="64" slack="0"/>
<pin id="381" dir="0" index="3" bw="64" slack="0"/>
<pin id="382" dir="0" index="4" bw="64" slack="0"/>
<pin id="383" dir="0" index="5" bw="64" slack="0"/>
<pin id="384" dir="0" index="6" bw="64" slack="0"/>
<pin id="385" dir="0" index="7" bw="64" slack="0"/>
<pin id="386" dir="0" index="8" bw="64" slack="0"/>
<pin id="387" dir="1" index="9" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln168_i/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="muxLogicData_to_write_ln168_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="512" slack="0"/>
<pin id="400" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln168/7 "/>
</bind>
</comp>

<comp id="402" class="1005" name="i_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="31" slack="0"/>
<pin id="404" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="412" class="1005" name="weight_read_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="1"/>
<pin id="414" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weight_read "/>
</bind>
</comp>

<comp id="432" class="1005" name="icmp_ln160_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="5"/>
<pin id="434" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln160 "/>
</bind>
</comp>

<comp id="436" class="1005" name="bitcast_ln162_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="1"/>
<pin id="438" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln162 "/>
</bind>
</comp>

<comp id="442" class="1005" name="bitcast_ln162_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln162_1 "/>
</bind>
</comp>

<comp id="448" class="1005" name="bitcast_ln162_2_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="1"/>
<pin id="450" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln162_2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="bitcast_ln162_3_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln162_3 "/>
</bind>
</comp>

<comp id="460" class="1005" name="bitcast_ln162_4_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="1"/>
<pin id="462" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln162_4 "/>
</bind>
</comp>

<comp id="466" class="1005" name="bitcast_ln162_5_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln162_5 "/>
</bind>
</comp>

<comp id="472" class="1005" name="bitcast_ln162_6_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln162_6 "/>
</bind>
</comp>

<comp id="478" class="1005" name="bitcast_ln162_7_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="1"/>
<pin id="480" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln162_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="68" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="156"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="80" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="150" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="163" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="86" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="86" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="86" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="86" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="86" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="86" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="86" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="86" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="260"><net_src comp="183" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="187" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="197" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="207" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="217" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="227" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="237" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="247" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="257" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="261" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="265" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="269" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="273" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="277" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="281" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="285" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="99" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="103" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="107" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="111" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="115" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="119" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="123" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="127" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="389"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="390"><net_src comp="369" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="391"><net_src comp="365" pin="1"/><net_sink comp="377" pin=3"/></net>

<net id="392"><net_src comp="361" pin="1"/><net_sink comp="377" pin=4"/></net>

<net id="393"><net_src comp="357" pin="1"/><net_sink comp="377" pin=5"/></net>

<net id="394"><net_src comp="353" pin="1"/><net_sink comp="377" pin=6"/></net>

<net id="395"><net_src comp="349" pin="1"/><net_sink comp="377" pin=7"/></net>

<net id="396"><net_src comp="345" pin="1"/><net_sink comp="377" pin=8"/></net>

<net id="397"><net_src comp="377" pin="9"/><net_sink comp="92" pin=2"/></net>

<net id="401"><net_src comp="377" pin="9"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="70" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="415"><net_src comp="74" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="423"><net_src comp="412" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="424"><net_src comp="412" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="425"><net_src comp="412" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="426"><net_src comp="412" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="427"><net_src comp="412" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="428"><net_src comp="412" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="429"><net_src comp="412" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="430"><net_src comp="412" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="431"><net_src comp="412" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="435"><net_src comp="157" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="257" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="445"><net_src comp="261" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="451"><net_src comp="265" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="457"><net_src comp="269" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="463"><net_src comp="273" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="469"><net_src comp="277" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="475"><net_src comp="281" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="481"><net_src comp="285" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dualInfeasConstr_fifo_i | {}
	Port: dualInfeasConstr_SVfifo_i | {7 }
 - Input state : 
	Port: scaleVector_Pipeline_scale_vector : n | {1 }
	Port: scaleVector_Pipeline_scale_vector : dualInfeasConstr_fifo_i | {2 }
	Port: scaleVector_Pipeline_scale_vector : weight | {1 }
	Port: scaleVector_Pipeline_scale_vector : dualInfeasConstr_SVfifo_i | {}
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln0 : 1
		store_ln0 : 1
		MuxLogicAddr_to_i_load : 1
		i_load : 1
		zext_ln154 : 2
		icmp_ln160 : 3
		br_ln160 : 4
		add_ln160 : 2
		muxLogicData_to_store_ln160 : 3
		muxLogicAddr_to_store_ln160 : 1
		store_ln160 : 3
	State 2
		bitcast_ln162 : 1
		bitcast_ln162_1 : 1
		bitcast_ln162_2 : 1
		bitcast_ln162_3 : 1
		bitcast_ln162_4 : 1
		bitcast_ln162_5 : 1
		bitcast_ln162_6 : 1
		bitcast_ln162_7 : 1
		muxLogicI0_to_mul_i : 2
		muxLogicI0_to_mul_1_i : 2
		muxLogicI0_to_mul_2_i : 2
		muxLogicI0_to_mul_3_i : 2
		muxLogicI0_to_mul_4_i : 2
		muxLogicI0_to_mul_5_i : 2
		muxLogicI0_to_mul_6_i : 2
		muxLogicI0_to_mul_7_i : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		bitcast_ln168 : 1
		bitcast_ln168_1 : 1
		bitcast_ln168_2 : 1
		bitcast_ln168_3 : 1
		bitcast_ln168_4 : 1
		bitcast_ln168_5 : 1
		bitcast_ln168_6 : 1
		bitcast_ln168_7 : 1
		or_ln168_i : 2
		muxLogicData_to_write_ln168 : 3
		write_ln168 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                     grp_fu_99                     |    6    |   174   |   215   |
|          |                     grp_fu_103                    |    6    |   174   |   215   |
|          |                     grp_fu_107                    |    6    |   174   |   215   |
|   dmul   |                     grp_fu_111                    |    6    |   174   |   215   |
|          |                     grp_fu_115                    |    6    |   174   |   215   |
|          |                     grp_fu_119                    |    6    |   174   |   215   |
|          |                     grp_fu_123                    |    6    |   174   |   215   |
|          |                     grp_fu_127                    |    6    |   174   |   215   |
|----------|---------------------------------------------------|---------|---------|---------|
|    add   |                  add_ln160_fu_163                 |    0    |    0    |    31   |
|----------|---------------------------------------------------|---------|---------|---------|
|   icmp   |                 icmp_ln160_fu_157                 |    0    |    0    |    16   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |               weight_read_read_fu_74              |    0    |    0    |    0    |
|   read   |                 n_read_read_fu_80                 |    0    |    0    |    0    |
|          |      dualInfeasConstr_fifo_i_read_read_fu_86      |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   write  |              write_ln168_write_fu_92              |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |          muxLogicCE_to_weight_read_fu_131         |    0    |    0    |    0    |
|          |            muxLogicCE_to_n_read_fu_133            |    0    |    0    |    0    |
|          |          muxLogicData_to_store_ln0_fu_135         |    0    |    0    |    0    |
|          |          muxLogicAddr_to_store_ln0_fu_139         |    0    |    0    |    0    |
|          |           MuxLogicAddr_to_i_load_fu_147           |    0    |    0    |    0    |
|          |         muxLogicData_to_store_ln160_fu_169        |    0    |    0    |    0    |
|          |         muxLogicAddr_to_store_ln160_fu_173        |    0    |    0    |    0    |
|          | muxLogicCE_to_dualInfeasConstr_fifo_i_read_fu_181 |    0    |    0    |    0    |
|          |                     grp_fu_289                    |    0    |    0    |    0    |
|          |                     grp_fu_293                    |    0    |    0    |    0    |
|          |                     grp_fu_296                    |    0    |    0    |    0    |
|          |                     grp_fu_300                    |    0    |    0    |    0    |
| muxlogic |                     grp_fu_303                    |    0    |    0    |    0    |
|          |                     grp_fu_307                    |    0    |    0    |    0    |
|          |                     grp_fu_310                    |    0    |    0    |    0    |
|          |                     grp_fu_314                    |    0    |    0    |    0    |
|          |                     grp_fu_317                    |    0    |    0    |    0    |
|          |                     grp_fu_321                    |    0    |    0    |    0    |
|          |                     grp_fu_324                    |    0    |    0    |    0    |
|          |                     grp_fu_328                    |    0    |    0    |    0    |
|          |                     grp_fu_331                    |    0    |    0    |    0    |
|          |                     grp_fu_335                    |    0    |    0    |    0    |
|          |                     grp_fu_338                    |    0    |    0    |    0    |
|          |                     grp_fu_342                    |    0    |    0    |    0    |
|          |         muxLogicData_to_write_ln168_fu_398        |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   zext   |                 zext_ln154_fu_153                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   trunc  |                 trunc_ln162_fu_183                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                trunc_ln162_s_fu_187               |    0    |    0    |    0    |
|          |                trunc_ln162_1_fu_197               |    0    |    0    |    0    |
|          |                trunc_ln162_2_fu_207               |    0    |    0    |    0    |
|partselect|                trunc_ln162_3_fu_217               |    0    |    0    |    0    |
|          |                trunc_ln162_4_fu_227               |    0    |    0    |    0    |
|          |                trunc_ln162_5_fu_237               |    0    |    0    |    0    |
|          |                trunc_ln162_6_fu_247               |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|bitconcatenate|                 or_ln168_i_fu_377                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |    48   |   1392  |   1767  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|bitcast_ln162_1_reg_442|   64   |
|bitcast_ln162_2_reg_448|   64   |
|bitcast_ln162_3_reg_454|   64   |
|bitcast_ln162_4_reg_460|   64   |
|bitcast_ln162_5_reg_466|   64   |
|bitcast_ln162_6_reg_472|   64   |
|bitcast_ln162_7_reg_478|   64   |
| bitcast_ln162_reg_436 |   64   |
|       i_reg_402       |   31   |
|   icmp_ln160_reg_432  |    1   |
|  weight_read_reg_412  |   64   |
+-----------------------+--------+
|         Total         |   608  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_289 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_296 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_303 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_310 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_317 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_324 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_331 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_338 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |  1024  ||  3.656  ||    0    ||   512   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  1392  |  1767  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   512  |
|  Register |    -   |    -   |   608  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |    3   |  2000  |  2279  |
+-----------+--------+--------+--------+--------+
