
---------- Begin Simulation Statistics ----------
final_tick                                28611450000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221786                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797628                       # Number of bytes of host memory used
host_op_rate                                   341334                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    64.74                       # Real time elapsed on the host
host_tick_rate                              441923246                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14359036                       # Number of instructions simulated
sim_ops                                      22098998                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028611                       # Number of seconds simulated
sim_ticks                                 28611450000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               264500                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               787                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            297609                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             262648                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          264500                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1852                       # Number of indirect misses.
system.cpu.branchPred.lookups                  297609                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          455                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    14359036                       # Number of instructions committed
system.cpu.committedOps                      22098998                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.992575                       # CPI: cycles per instruction
system.cpu.discardedOps                          3116                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                     4785929                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            86                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2098531                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             8                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                 10                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          939748                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.501863                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2133650                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            31                       # TLB misses on write requests
system.cpu.numCycles                         28611450                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33067      0.15%      0.15% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7055114     31.93%     32.07% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.00%     32.07% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      21      0.00%     32.07% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               4194306     18.98%     51.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     34      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                     32      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    46      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     51.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd           2097152      9.49%     60.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult          2097152      9.49%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::MemRead                  67099      0.30%     70.34% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1192      0.01%     70.34% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead           4456474     20.17%     90.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          2097304      9.49%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 22098998                       # Class of committed instruction
system.cpu.tickCycles                        27671702                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           17                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3631                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        31305                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           17                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        63878                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             17                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3520                       # Transaction distribution
system.membus.trans_dist::CleanEvict               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq                94                       # Transaction distribution
system.membus.trans_dist::ReadExResp               94                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3520                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       231296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       231296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  231296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3614                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3614    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3614                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3631000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19134000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13409                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          168                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17762                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               95                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              95                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           412                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32066                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        95459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 96450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        37056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2916480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2953536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              34                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            32607                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000552                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023489                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  32589     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     18      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              32607                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           91032000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          96483000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1233000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                28923                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28958                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  35                       # number of overall hits
system.l2.overall_hits::.cpu.data               28923                       # number of overall hits
system.l2.overall_hits::total                   28958                       # number of overall hits
system.l2.demand_misses::.cpu.inst                377                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3238                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3615                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               377                       # number of overall misses
system.l2.overall_misses::.cpu.data              3238                       # number of overall misses
system.l2.overall_misses::total                  3615                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    322133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        358343000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36210000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    322133000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       358343000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              412                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            32161                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32573                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             412                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           32161                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32573                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.915049                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.100681                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.110981                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.915049                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.100681                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.110981                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96047.745358                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99485.176035                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99126.694329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96047.745358                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99485.176035                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99126.694329                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3615                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3615                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28690000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    257373000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    286063000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28690000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    257373000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    286063000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.915049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.100681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.110981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.915049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.100681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.110981                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76100.795756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79485.176035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79132.226833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76100.795756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79485.176035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79132.226833                       # average overall mshr miss latency
system.l2.replacements                             34                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13409                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13409                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13409                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13409                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          168                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              168                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          168                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          168                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              94                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  94                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      9042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            95                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                95                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.989474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96191.489362                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96191.489362                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7162000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7162000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.989474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76191.489362                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76191.489362                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36210000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36210000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.915049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.915049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96047.745358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96047.745358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28690000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28690000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.915049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.915049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76100.795756                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76100.795756                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         28922                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28922                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    313091000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    313091000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        32066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.098048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.098048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99583.651399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99583.651399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    250211000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    250211000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.098048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.098048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79583.651399                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79583.651399                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2703.928589                       # Cycle average of tags in use
system.l2.tags.total_refs                       63876                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3620                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.645304                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.000758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       336.467763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2367.460068                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.082145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.577993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.660139                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3586                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3027                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.875488                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    514636                       # Number of tag accesses
system.l2.tags.data_accesses                   514636                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         207232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             231296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24064                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3614                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            841062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7242974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8084036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       841062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           841062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           841062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7242974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              8084036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000574000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14572                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3614                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3614                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32918750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   18070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               100681250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9108.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27858.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2930                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3614                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    338.434269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   269.524466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.887014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          102     15.07%     15.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          128     18.91%     33.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          125     18.46%     52.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          110     16.25%     68.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          194     28.66%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      0.44%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.44%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.15%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          677                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 231296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  231296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         8.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      8.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28611342000                       # Total gap between requests
system.mem_ctrls.avgGap                    7916807.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       207232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 841061.882567992900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7242974.403604151681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9401500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     91279750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25003.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28190.16                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1827840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               956340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9196320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2258187360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        895249410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10232902560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13398319830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        468.285243                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26595468000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    955240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1060742000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3055920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1612875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            16607640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2258187360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1151875380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10016796480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        13448135655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.026359                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  26030846250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    955240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1625363750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     28611450000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2133238                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2133238                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2133238                       # number of overall hits
system.cpu.icache.overall_hits::total         2133238                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          412                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            412                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          412                       # number of overall misses
system.cpu.icache.overall_misses::total           412                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39002000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39002000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39002000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39002000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2133650                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2133650                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2133650                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2133650                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000193                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000193                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000193                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000193                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94665.048544                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94665.048544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94665.048544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94665.048544                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          168                       # number of writebacks
system.cpu.icache.writebacks::total               168                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          412                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38180000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38180000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38180000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38180000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000193                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000193                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000193                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92669.902913                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92669.902913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92669.902913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92669.902913                       # average overall mshr miss latency
system.cpu.icache.replacements                    168                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2133238                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2133238                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          412                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           412                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39002000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39002000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2133650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2133650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000193                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000193                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94665.048544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94665.048544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38180000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38180000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92669.902913                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92669.902913                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           231.826667                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2133649                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               411                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5191.360097                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   231.826667                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.905573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.905573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4267711                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4267711                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6852132                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6852132                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6852132                       # number of overall hits
system.cpu.dcache.overall_hits::total         6852132                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        32231                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32231                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        32231                       # number of overall misses
system.cpu.dcache.overall_misses::total         32231                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1122299000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1122299000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1122299000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1122299000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6884363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6884363                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6884363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6884363                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004682                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004682                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34820.483386                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34820.483386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34820.483386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34820.483386                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13409                       # number of writebacks
system.cpu.dcache.writebacks::total             13409                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           70                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           70                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        32161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32161                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1051576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1051576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1051576000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1051576000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004672                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004672                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004672                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004672                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32697.242001                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32697.242001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32697.242001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32697.242001                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31137                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4753790                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4753790                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32076                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32076                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1107343000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1107343000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4785866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4785866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34522.477865                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34522.477865                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1042225000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1042225000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32502.494854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32502.494854                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2098342                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2098342                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14956000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14956000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2098497                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2098497                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96490.322581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96490.322581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           95                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           95                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9351000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9351000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98431.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98431.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           995.542446                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6884293                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32161                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            214.057181                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   995.542446                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13800887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13800887                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28611450000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
