HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:AllModule
Implementation;Synthesis||null||@N: Running in 64-bit mode||AllModule.srr(11);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||AllModule.srr(15);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/15||null;null
Implementation;Synthesis|| CG364 ||@N: Synthesizing module AllModule in library work.||AllModule.srr(29);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/29||All.v(1);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\hdl\All.v'/linenumber/1
Implementation;Synthesis||null||@N: Running in 64-bit mode||AllModule.srr(41);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/41||null;null
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: AllModule view verilog as top level||AllModule.srr(42);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/42||All.v(1);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\hdl\All.v'/linenumber/1
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: AllModule view verilog as top level||AllModule.srr(43);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/43||All.v(1);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\hdl\All.v'/linenumber/1
Implementation;Synthesis||null||@N: Running in 64-bit mode||AllModule.srr(64);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/64||null;null
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: AllModule view verilog as top level||AllModule.srr(65);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/65||All.v(1);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\hdl\All.v'/linenumber/1
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: AllModule view verilog as top level||AllModule.srr(66);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/66||All.v(1);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\hdl\All.v'/linenumber/1
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||AllModule.srr(89);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/89||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||AllModule.srr(90);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/90||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.sap.||AllModule.srr(111);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/111||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||AllModule.srr(138);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/138||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||AllModule.srr(139);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/139||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||AllModule.srr(244);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/244||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||AllModule.srr(246);liberoaction://cross_probe/hdl/file/'F:\Git\GDUTMeow\EDA2025-Libero-Experiment\Exp4\All\synthesis\AllModule.srr'/linenumber/246||null;null
Implementation;Compile;RootName:AllModule
Implementation;Compile||(null)||Please refer to the log file for details||AllModule_compile_log.rpt;liberoaction://open_report/file/AllModule_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:AllModule
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||AllModule_placeroute_log.rpt;liberoaction://open_report/file/AllModule_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:AllModule
