\begin{tikzpicture}[scale=0.3]

	\draw[thick] (-50,0) -- ++(50,0) -- ++(0, 220) -- ++(-50,0);
	\node[font=\normalsize] at (0, -10) {\textbf{ExampleRocketTop}};
	\node[font=\normalsize, rotate=90] at (-30, 100) {\textbf{RocketChip}};

	\draw[<-              ] ( 0, 195)   -- node[above=-2pt, font=\small] {clock}                      ++(100,0);
	\draw[<-              ] ( 0, 175)   -- node[above=-2pt, font=\small] {reset}                      ++(100,0);
	\draw[<-              ] ( 0, 155)   -- node[above=-2pt, font=\small] {io\_interrupt\_0\_0}        ++(100,0);
	\draw[<-              ] ( 0, 135)   -- node[above=-2pt, font=\small] {io\_interrupt\_0\_1}        ++(100,0);

	\draw[<->, ultra thick] ( 0,  65)   -- node[above=-2pt, font=\small] {io\_mem\_axi4\_0}           ++(100,0);
	\draw[<->, ultra thick] ( 0,  45)   -- node[above=-2pt, font=\small] {io\_mio\_axi4\_0}           ++(100,0);
	\draw[<->, ultra thick] ( 0,  25)   -- node[above=-2pt, font=\small] {io\_l2\_axi4\_0}            ++(100,0);














\end{tikzpicture}






%
%  input   clock,
%  input   reset,
%
%  input   io_interrupts_0_0,
%  input   io_interrupts_0_1,
%
%  //{{{
%  input   io_mem_axi4_0_aw_ready,
%  output  io_mem_axi4_0_aw_valid,
%  output [3:0] io_mem_axi4_0_aw_bits_id,
%  output [31:0] io_mem_axi4_0_aw_bits_addr,
%  output [7:0] io_mem_axi4_0_aw_bits_len,
%  output [2:0] io_mem_axi4_0_aw_bits_size,
%  output [1:0] io_mem_axi4_0_aw_bits_burst,
%  output  io_mem_axi4_0_aw_bits_lock,
%  output [3:0] io_mem_axi4_0_aw_bits_cache,
%  output [2:0] io_mem_axi4_0_aw_bits_prot,
%  output [3:0] io_mem_axi4_0_aw_bits_qos,
%  //}}}
%  //{{{
%  input   io_mem_axi4_0_w_ready,
%  output  io_mem_axi4_0_w_valid,
%  output [63:0] io_mem_axi4_0_w_bits_data,
%  output [7:0] io_mem_axi4_0_w_bits_strb,
%  output  io_mem_axi4_0_w_bits_last,
%  //}}}
%  //{{{
%  output  io_mem_axi4_0_b_ready,
%  input   io_mem_axi4_0_b_valid,
%  input  [3:0] io_mem_axi4_0_b_bits_id,
%  input  [1:0] io_mem_axi4_0_b_bits_resp,
%  //}}}
%  //{{{
%  input   io_mem_axi4_0_ar_ready,
%  output  io_mem_axi4_0_ar_valid,
%  output [3:0] io_mem_axi4_0_ar_bits_id,
%  output [31:0] io_mem_axi4_0_ar_bits_addr,
%  output [7:0] io_mem_axi4_0_ar_bits_len,
%  output [2:0] io_mem_axi4_0_ar_bits_size,
%  output [1:0] io_mem_axi4_0_ar_bits_burst,
%  output  io_mem_axi4_0_ar_bits_lock,
%  output [3:0] io_mem_axi4_0_ar_bits_cache,
%  output [2:0] io_mem_axi4_0_ar_bits_prot,
%  output [3:0] io_mem_axi4_0_ar_bits_qos,
%  //}}}
%  //{{{
%  output  io_mem_axi4_0_r_ready,
%  input   io_mem_axi4_0_r_valid,
%  input  [3:0] io_mem_axi4_0_r_bits_id,
%  input  [63:0] io_mem_axi4_0_r_bits_data,
%  input  [1:0] io_mem_axi4_0_r_bits_resp,
%  input   io_mem_axi4_0_r_bits_last,
%  //}}}
%
%  //{{{
%  input   io_mmio_axi4_0_aw_ready,
%  output  io_mmio_axi4_0_aw_valid,
%  output [3:0] io_mmio_axi4_0_aw_bits_id,
%  output [30:0] io_mmio_axi4_0_aw_bits_addr,
%  output [7:0] io_mmio_axi4_0_aw_bits_len,
%  output [2:0] io_mmio_axi4_0_aw_bits_size,
%  output [1:0] io_mmio_axi4_0_aw_bits_burst,
%  output  io_mmio_axi4_0_aw_bits_lock,
%  output [3:0] io_mmio_axi4_0_aw_bits_cache,
%  output [2:0] io_mmio_axi4_0_aw_bits_prot,
%  output [3:0] io_mmio_axi4_0_aw_bits_qos,
%  //}}}
%  //{{{
%  input   io_mmio_axi4_0_w_ready,
%  output  io_mmio_axi4_0_w_valid,
%  output [63:0] io_mmio_axi4_0_w_bits_data,
%  output [7:0] io_mmio_axi4_0_w_bits_strb,
%  output  io_mmio_axi4_0_w_bits_last,
%  //}}}
%  //{{{
%  output  io_mmio_axi4_0_b_ready,
%  input   io_mmio_axi4_0_b_valid,
%  input  [3:0] io_mmio_axi4_0_b_bits_id,
%  input  [1:0] io_mmio_axi4_0_b_bits_resp,
%  //}}}
%  //{{{
%  input   io_mmio_axi4_0_ar_ready,
%  output  io_mmio_axi4_0_ar_valid,
%  output [3:0] io_mmio_axi4_0_ar_bits_id,
%  output [30:0] io_mmio_axi4_0_ar_bits_addr,
%  output [7:0] io_mmio_axi4_0_ar_bits_len,
%  output [2:0] io_mmio_axi4_0_ar_bits_size,
%  output [1:0] io_mmio_axi4_0_ar_bits_burst,
%  output  io_mmio_axi4_0_ar_bits_lock,
%  output [3:0] io_mmio_axi4_0_ar_bits_cache,
%  output [2:0] io_mmio_axi4_0_ar_bits_prot,
%  output [3:0] io_mmio_axi4_0_ar_bits_qos,
%  //}}}
%  //{{{
%  output  io_mmio_axi4_0_r_ready,
%  input   io_mmio_axi4_0_r_valid,
%  input  [3:0] io_mmio_axi4_0_r_bits_id,
%  input  [63:0] io_mmio_axi4_0_r_bits_data,
%  input  [1:0] io_mmio_axi4_0_r_bits_resp,
%  input   io_mmio_axi4_0_r_bits_last,
%  //}}}
%
%  //{{{
%  output  io_l2_axi4_0_aw_ready,
%  input   io_l2_axi4_0_aw_valid,
%  input  [7:0] io_l2_axi4_0_aw_bits_id,
%  input  [31:0] io_l2_axi4_0_aw_bits_addr,
%  input  [7:0] io_l2_axi4_0_aw_bits_len,
%  input  [2:0] io_l2_axi4_0_aw_bits_size,
%  input  [1:0] io_l2_axi4_0_aw_bits_burst,
%  input   io_l2_axi4_0_aw_bits_lock,
%  input  [3:0] io_l2_axi4_0_aw_bits_cache,
%  input  [2:0] io_l2_axi4_0_aw_bits_prot,
%  input  [3:0] io_l2_axi4_0_aw_bits_qos,
%  //}}}
%  //{{{
%  output  io_l2_axi4_0_w_ready,
%  input   io_l2_axi4_0_w_valid,
%  input  [63:0] io_l2_axi4_0_w_bits_data,
%  input  [7:0] io_l2_axi4_0_w_bits_strb,
%  input   io_l2_axi4_0_w_bits_last,
%  //}}}
%  //{{{
%  input   io_l2_axi4_0_b_ready,
%  output  io_l2_axi4_0_b_valid,
%  output [7:0] io_l2_axi4_0_b_bits_id,
%  output [1:0] io_l2_axi4_0_b_bits_resp,
%  //}}}
%  //{{{
%  output  io_l2_axi4_0_ar_ready,
%  input   io_l2_axi4_0_ar_valid,
%  input  [7:0] io_l2_axi4_0_ar_bits_id,
%  input  [31:0] io_l2_axi4_0_ar_bits_addr,
%  input  [7:0] io_l2_axi4_0_ar_bits_len,
%  input  [2:0] io_l2_axi4_0_ar_bits_size,
%  input  [1:0] io_l2_axi4_0_ar_bits_burst,
%  input   io_l2_axi4_0_ar_bits_lock,
%  input  [3:0] io_l2_axi4_0_ar_bits_cache,
%  input  [2:0] io_l2_axi4_0_ar_bits_prot,
%  input  [3:0] io_l2_axi4_0_ar_bits_qos,
%  //}}}
%  //{{{
%  input   io_l2_axi4_0_r_ready,
%  output  io_l2_axi4_0_r_valid,
%  output [7:0] io_l2_axi4_0_r_bits_id,
%  output [63:0] io_l2_axi4_0_r_bits_data,
%  output [1:0] io_l2_axi4_0_r_bits_resp,
%  output  io_l2_axi4_0_r_bits_last,
%  //}}}
%
%
%  //{{{
%  output  io_debug_req_ready,
%  input   io_debug_req_valid,
%  input  [4:0] io_debug_req_bits_addr,
%  input  [33:0] io_debug_req_bits_data,
%  input  [1:0] io_debug_req_bits_op,
%  input   io_debug_resp_ready,
%  output  io_debug_resp_valid,
%  output [33:0] io_debug_resp_bits_data,
%  output [1:0] io_debug_resp_bits_resp
%  //}}}
%



