(lp1
S'continu'
p2
aS'scale'
p3
aS'vlsi'
p4
aS'technolog'
p5
aS'interconnect'
p6
aS'play'
p7
aS'domin'
p8
aS'role'
p9
aS'determin'
p10
aS'system'
p11
aS'perform'
p12
aS'power'
p13
aS'reliabl'
p14
aS'cost'
p15
aS'ensur'
p16
aS'time'
p17
aS'closur'
p18
aS'design'
p19
aS'impact'
p20
aS'interconnect'
p21
aS'must'
p22
aS'consid'
p23
aS'everi'
p24
aS'design'
p25
aS'stage'
p26
aS'research'
p27
aS'direct'
p28
aS'develop'
p29
aS'interconnectcentr'
p30
aS'design'
p31
aS'methodolog'
p32
aS'emphas'
p33
aS'interconnect'
p34
aS'plan'
p35
aS'synthesi'
p36
aS'physic'
p37
aS'design'
p38
aS'flow'
p39
aS'research'
p40
aS'activ'
p41
aS'carri'
p42
aS'grant'
p43
aS'includ'
p44
aS'develop'
p45
aS'routabilitydriven'
p46
aS'repeat'
p47
aS'plan'
p48
aS'algorithm'
p49
aS'optim'
p50
aS'multipl'
p51
aS'global'
p52
aS'net'
p53
aS'floorplan'
p54
aS'placement'
p55
aS'develop'
p56
aS'novel'
p57
aS'layout'
p58
aS'synthesi'
p59
aS'techniqu'
p60
aS'topolog'
p61
aS'construct'
p62
aS'wiresizingsplit'
p63
aS'space'
p64
aS'repeat'
p65
aS'insert'
p66
aS'optim'
p67
aS'interconnect'
p68
aS'delay'
p69
aS'signal'
p70
aS'integr'
p71
aS'onchip'
p72
aS'rlc'
p73
aS'interconnect'
p74
aS'develop'
p75
aS'global'
p76
aS'rout'
p77
aS'algorithm'
p78
aS'perform'
p79
aS'simultan'
p80
aS'rout'
p81
aS'multipl'
p82
aS'net'
p83
aS'synthesi'
p84
aS'dedic'
p85
aS'current'
p86
aS'return'
p87
aS'path'
p88
aS'develop'
p89
aS'reliabl'
p90
aS'clock'
p91
aS'synthesi'
p92
aS'techniqu'
p93
aS'minim'
p94
aS'risk'
p95
aS'current'
p96
aS'induc'
p97
aS'nois'
p98
aS'associ'
p99
aS'switch'
p100
aS'activ'
p101
aS'circuit'
p102
a.