                         Chronologic VCS (TM)
          Version D-2010.06-SP1 -- Mon Jun 11 02:07:44 2018
               Copyright (c) 1991-2010 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './basic_modules.v'
Parsing design file './Coding_decoding.v'
Parsing design file './convert_int_to_float.v'
Parsing design file './convert_RGB_to_YCbCr.v'
Parsing design file './convert_YCbCr_to_RGB.v'
Parsing design file './DCT_2D_reverse.v'
Parsing design file './dct_2_D.v'
Parsing design file './dct.v'
Parsing design file './floating_point_unit.v'
Parsing design file './image_compression_ip.v'
Parsing design file './mem_8x8_matrix.v'
Parsing design file './mem_r_dct.v'
Parsing design file './mem_result.v'
Parsing design file './mem_RGB.v'
Parsing design file './mem_YCbCr.v'
Parsing design file './quantization.v'
Parsing design file './specific_multipliers.v'
Parsing design file './test_bench.v'
Top Level Modules:
       not_gate
       dich_phai
       extend_8to25_bits
       half_adder
       right_shifter
       shift_right_1_bit
       delay_1_clock_b
       transpose
       mem_8x8_transpose
       mem_8x8_r_DCT
       test_bench
TimeScale is 1 ps / 1 ps
Starting vcs inline pass...
35 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
ld -r -m elf_i386 -o pre_vcsobj_1_2.o --whole-archive pre_vcsobj_1_2.a --no-whole-archive
ld -r -m elf_i386 -o pre_vcsobj_1_3.o --whole-archive pre_vcsobj_1_3.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -melf_i386    SIM_l.o 5NrI_d.o 5NrIB_d.o    pre_vcsobj_1_1.o pre_vcsobj_1_2.o pre_vcsobj_1_3.o  rmapats_mop.o rmapats.o       /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/libvirsim.so /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/librterrorinf.so /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/libsnpsmalloc.so     /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/libvcsnew.so        /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/vcs_save_restore_new.o /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .781 seconds to compile + .038 seconds to elab + .261 seconds to link + 1721.839 seconds in simulation
