// NOTE: THIS MODULE IS AUTOGENERATED
//       DO NOT EDIT BY HAND!
module <%= module_name %>(
<% for s in in_signals %>
  input [<%=s[:high]%>:<%=s[:low]%>] <%=s[:name]%>,<% end %>

<% for s in out_signals %>
  output reg [<%=s[:high]%>:<%=s[:low]%>] <%=s[:name]%>,<% end %>

  input stall,
  input clock,
  input reset_n
);

  always_ff @(posedge clock, negedge reset_n) begin
    if (~reset_n) begin
    <% for s in out_signals %>
      <%=s[:name]%> <= 'b0;<% end %>
    end
    else if (~stall) begin
    <% out_signals.each_index do |idx| %>
      <%= out_signals[idx][:name] %> <= <%= in_signals[idx][:name] %>;<% end %>
    end
  end

endmodule
