{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 20 16:34:22 2012 " "Info: Processing started: Sun May 20 16:34:22 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK memory memory lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[5\] lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg5 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source memory \"lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[5\]\" and destination memory \"lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg5\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.838 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[5\] 1 MEM M512_X36_Y3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X36_Y3; Fanout = 1; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.053 ns) 0.688 ns inst\[5\]~10 2 COMB LCCOMB_X35_Y5_N24 2 " "Info: 2: + IC(0.570 ns) + CELL(0.053 ns) = 0.688 ns; Loc. = LCCOMB_X35_Y5_N24; Fanout = 2; COMB Node = 'inst\[5\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] inst[5]~10 } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.228 ns) 1.162 ns inst16\[5\]~2 3 COMB LCCOMB_X35_Y5_N6 1 " "Info: 3: + IC(0.246 ns) + CELL(0.228 ns) = 1.162 ns; Loc. = LCCOMB_X35_Y5_N6; Fanout = 1; COMB Node = 'inst16\[5\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { inst[5]~10 inst16[5]~2 } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 160 1128 1176 192 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.134 ns) 1.838 ns lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg5 4 MEM M512_X36_Y5 1 " "Info: 4: + IC(0.542 ns) + CELL(0.134 ns) = 1.838 ns; Loc. = M512_X36_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { inst16[5]~2 lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 26.12 % ) " "Info: Total cell delay = 0.480 ns ( 26.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.358 ns ( 73.88 % ) " "Info: Total interconnect delay = 1.358 ns ( 73.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] inst[5]~10 inst16[5]~2 lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.838 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] {} inst[5]~10 {} inst16[5]~2 {} lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.570ns 0.246ns 0.542ns } { 0.065ns 0.053ns 0.228ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.039 ns - Smallest " "Info: - Smallest clock skew is 0.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.330 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.459 ns) 2.330 ns lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg5 3 MEM M512_X36_Y5 1 " "Info: 3: + IC(0.674 ns) + CELL(0.459 ns) = 2.330 ns; Loc. = M512_X36_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { CLK~clkctrl lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.35 % ) " "Info: Total cell delay = 1.313 ns ( 56.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 43.65 % ) " "Info: Total interconnect delay = 1.017 ns ( 43.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { CLK CLK~clkctrl lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.291 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.413 ns) 2.291 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[5\] 3 MEM M512_X36_Y3 1 " "Info: 3: + IC(0.681 ns) + CELL(0.413 ns) = 2.291 ns; Loc. = M512_X36_Y3; Fanout = 1; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.30 % ) " "Info: Total cell delay = 1.267 ns ( 55.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 44.70 % ) " "Info: Total interconnect delay = 1.024 ns ( 44.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.291 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { CLK CLK~clkctrl lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.291 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] inst[5]~10 inst16[5]~2 lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.838 ns" { lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] {} inst[5]~10 {} inst16[5]~2 {} lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.570ns 0.246ns 0.542ns } { 0.065ns 0.053ns 0.228ns 0.134ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { CLK CLK~clkctrl lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.291 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 {} } {  } {  } "" } } { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg5 DataIN\[5\] CLK 4.409 ns memory " "Info: tsu for memory \"lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg5\" (data pin = \"DataIN\[5\]\", clock pin = \"CLK\") is 4.409 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.717 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns DataIN\[5\] 1 PIN PIN_P21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P21; Fanout = 1; PIN Node = 'DataIN\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIN[5] } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 384 72 240 400 "DataIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.522 ns) + CELL(0.225 ns) 5.567 ns inst\[5\]~10 2 COMB LCCOMB_X35_Y5_N24 2 " "Info: 2: + IC(4.522 ns) + CELL(0.225 ns) = 5.567 ns; Loc. = LCCOMB_X35_Y5_N24; Fanout = 2; COMB Node = 'inst\[5\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.747 ns" { DataIN[5] inst[5]~10 } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.228 ns) 6.041 ns inst16\[5\]~2 3 COMB LCCOMB_X35_Y5_N6 1 " "Info: 3: + IC(0.246 ns) + CELL(0.228 ns) = 6.041 ns; Loc. = LCCOMB_X35_Y5_N6; Fanout = 1; COMB Node = 'inst16\[5\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { inst[5]~10 inst16[5]~2 } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 160 1128 1176 192 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.134 ns) 6.717 ns lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg5 4 MEM M512_X36_Y5 1 " "Info: 4: + IC(0.542 ns) + CELL(0.134 ns) = 6.717 ns; Loc. = M512_X36_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { inst16[5]~2 lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 20.95 % ) " "Info: Total cell delay = 1.407 ns ( 20.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.310 ns ( 79.05 % ) " "Info: Total interconnect delay = 5.310 ns ( 79.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.717 ns" { DataIN[5] inst[5]~10 inst16[5]~2 lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.717 ns" { DataIN[5] {} DataIN[5]~combout {} inst[5]~10 {} inst16[5]~2 {} lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 4.522ns 0.246ns 0.542ns } { 0.000ns 0.820ns 0.225ns 0.228ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.330 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 2.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.459 ns) 2.330 ns lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg5 3 MEM M512_X36_Y5 1 " "Info: 3: + IC(0.674 ns) + CELL(0.459 ns) = 2.330 ns; Loc. = M512_X36_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { CLK~clkctrl lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.35 % ) " "Info: Total cell delay = 1.313 ns ( 56.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 43.65 % ) " "Info: Total interconnect delay = 1.017 ns ( 43.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { CLK CLK~clkctrl lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.717 ns" { DataIN[5] inst[5]~10 inst16[5]~2 lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.717 ns" { DataIN[5] {} DataIN[5]~combout {} inst[5]~10 {} inst16[5]~2 {} lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 4.522ns 0.246ns 0.542ns } { 0.000ns 0.820ns 0.225ns 0.228ns 0.134ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { CLK CLK~clkctrl lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DataOUT\[4\] lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[4\] 7.353 ns memory " "Info: tco from clock \"CLK\" to destination pin \"DataOUT\[4\]\" through memory \"lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[4\]\" is 7.353 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.284 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 2.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.413 ns) 2.284 ns lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[4\] 3 MEM M512_X36_Y5 2 " "Info: 3: + IC(0.674 ns) + CELL(0.413 ns) = 2.284 ns; Loc. = M512_X36_Y5; Fanout = 2; MEM Node = 'lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { CLK~clkctrl lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_g891.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.47 % ) " "Info: Total cell delay = 1.267 ns ( 55.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 44.53 % ) " "Info: Total interconnect delay = 1.017 ns ( 44.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { CLK CLK~clkctrl lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.284 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_g891.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.929 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[4\] 1 MEM M512_X36_Y5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X36_Y5; Fanout = 2; MEM Node = 'lpm_ram_io:RAM\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_g891.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.228 ns) 0.680 ns inst\[4\]~11 2 COMB LCCOMB_X35_Y5_N14 2 " "Info: 2: + IC(0.387 ns) + CELL(0.228 ns) = 0.680 ns; Loc. = LCCOMB_X35_Y5_N14; Fanout = 2; COMB Node = 'inst\[4\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] inst[4]~11 } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.297 ns) + CELL(1.952 ns) 4.929 ns DataOUT\[4\] 3 PIN PIN_E9 0 " "Info: 3: + IC(2.297 ns) + CELL(1.952 ns) = 4.929 ns; Loc. = PIN_E9; Fanout = 0; PIN Node = 'DataOUT\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.249 ns" { inst[4]~11 DataOUT[4] } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 384 1376 1552 400 "DataOUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.245 ns ( 45.55 % ) " "Info: Total cell delay = 2.245 ns ( 45.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.684 ns ( 54.45 % ) " "Info: Total interconnect delay = 2.684 ns ( 54.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] inst[4]~11 DataOUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.929 ns" { lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] {} inst[4]~11 {} DataOUT[4] {} } { 0.000ns 0.387ns 2.297ns } { 0.065ns 0.228ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { CLK CLK~clkctrl lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.284 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] inst[4]~11 DataOUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.929 ns" { lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] {} inst[4]~11 {} DataOUT[4] {} } { 0.000ns 0.387ns 2.297ns } { 0.065ns 0.228ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ROM/RAM DataOUT\[4\] 9.723 ns Longest " "Info: Longest tpd from source pin \"ROM/RAM\" to destination pin \"DataOUT\[4\]\" is 9.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns ROM/RAM 1 PIN PIN_T10 17 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 17; PIN Node = 'ROM/RAM'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM/RAM } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -16 128 296 0 "ROM/RAM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.321 ns) + CELL(0.346 ns) 5.474 ns inst\[4\]~11 2 COMB LCCOMB_X35_Y5_N14 2 " "Info: 2: + IC(4.321 ns) + CELL(0.346 ns) = 5.474 ns; Loc. = LCCOMB_X35_Y5_N14; Fanout = 2; COMB Node = 'inst\[4\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.667 ns" { ROM/RAM inst[4]~11 } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 376 368 416 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.297 ns) + CELL(1.952 ns) 9.723 ns DataOUT\[4\] 3 PIN PIN_E9 0 " "Info: 3: + IC(2.297 ns) + CELL(1.952 ns) = 9.723 ns; Loc. = PIN_E9; Fanout = 0; PIN Node = 'DataOUT\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.249 ns" { inst[4]~11 DataOUT[4] } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 384 1376 1552 400 "DataOUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.105 ns ( 31.93 % ) " "Info: Total cell delay = 3.105 ns ( 31.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.618 ns ( 68.07 % ) " "Info: Total interconnect delay = 6.618 ns ( 68.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.723 ns" { ROM/RAM inst[4]~11 DataOUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.723 ns" { ROM/RAM {} ROM/RAM~combout {} inst[4]~11 {} DataOUT[4] {} } { 0.000ns 0.000ns 4.321ns 2.297ns } { 0.000ns 0.807ns 0.346ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg0 AddressIN\[0\] CLK -2.380 ns memory " "Info: th for memory \"lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"AddressIN\[0\]\", clock pin = \"CLK\") is -2.380 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.336 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 2.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { -112 128 296 -96 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.458 ns) 2.336 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M512_X36_Y3 8 " "Info: 3: + IC(0.681 ns) + CELL(0.458 ns) = 2.336 ns; Loc. = M512_X36_Y3; Fanout = 8; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.16 % ) " "Info: Total cell delay = 1.312 ns ( 56.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 43.84 % ) " "Info: Total interconnect delay = 1.024 ns ( 43.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.336 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.919 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns AddressIN\[0\] 1 PIN PIN_T9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 2; PIN Node = 'AddressIN\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddressIN[0] } "NODE_NAME" } } { "ROM_RAM.bdf" "" { Schematic "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/ROM_RAM.bdf" { { 432 72 240 448 "AddressIN\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.971 ns) + CELL(0.131 ns) 4.919 ns lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M512_X36_Y3 8 " "Info: 2: + IC(3.971 ns) + CELL(0.131 ns) = 4.919 ns; Loc. = M512_X36_Y3; Fanout = 8; MEM Node = 'lpm_rom4:inst20\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.102 ns" { AddressIN[0] lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/SFO_Lab4/lab_4/db/altsyncram_lp61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.948 ns ( 19.27 % ) " "Info: Total cell delay = 0.948 ns ( 19.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 80.73 % ) " "Info: Total interconnect delay = 3.971 ns ( 80.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.919 ns" { AddressIN[0] lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.919 ns" { AddressIN[0] {} AddressIN[0]~combout {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 3.971ns } { 0.000ns 0.817ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { CLK CLK~clkctrl lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.336 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.919 ns" { AddressIN[0] lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.919 ns" { AddressIN[0] {} AddressIN[0]~combout {} lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 3.971ns } { 0.000ns 0.817ns 0.131ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 20 16:34:23 2012 " "Info: Processing ended: Sun May 20 16:34:23 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
