
*** Running vivado
    with args -log VGA_OV7670_Test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source VGA_OV7670_Test.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Dec 28 05:18:07 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source VGA_OV7670_Test.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1997.832 ; gain = 82.992 ; free physical = 11136 ; free virtual = 14670
Command: link_design -top VGA_OV7670_Test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'U_clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2426.191 ; gain = 0.051 ; free physical = 10630 ; free virtual = 14169
INFO: [Netlist 29-17] Analyzing 3082 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'VGA_OV7670_Test' is not ideal for floorplanning, since the cellview 'ISP_P' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, U_clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U_clk_wiz_0/clk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_clk_wiz_0/inst'
Finished Parsing XDC File [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_clk_wiz_0/inst'
Parsing XDC File [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3152.250 ; gain = 568.848 ; free physical = 9926 ; free virtual = 13471
Finished Parsing XDC File [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_clk_wiz_0/inst'
Parsing XDC File [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.273 ; gain = 0.000 ; free physical = 9925 ; free virtual = 13469
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3153.344 ; gain = 1132.652 ; free physical = 9925 ; free virtual = 13469
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3218.734 ; gain = 65.309 ; free physical = 9912 ; free virtual = 13456

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 27f862a8a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3218.734 ; gain = 0.000 ; free physical = 9890 ; free virtual = 13434

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 27f862a8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3510.266 ; gain = 0.027 ; free physical = 9580 ; free virtual = 13125

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 27f862a8a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3510.285 ; gain = 0.047 ; free physical = 9580 ; free virtual = 13125
Phase 1 Initialization | Checksum: 27f862a8a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3510.285 ; gain = 0.047 ; free physical = 9580 ; free virtual = 13125

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 27f862a8a

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3510.895 ; gain = 0.656 ; free physical = 9580 ; free virtual = 13124

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 27f862a8a

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3510.941 ; gain = 0.703 ; free physical = 9580 ; free virtual = 13124
Phase 2 Timer Update And Timing Data Collection | Checksum: 27f862a8a

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3510.941 ; gain = 0.703 ; free physical = 9580 ; free virtual = 13124

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 299daa144

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3511.191 ; gain = 0.953 ; free physical = 9579 ; free virtual = 13124
Retarget | Checksum: 299daa144
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 262d10257

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3511.246 ; gain = 1.008 ; free physical = 9579 ; free virtual = 13124
Constant propagation | Checksum: 262d10257
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 23ca4817c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3511.367 ; gain = 1.129 ; free physical = 9579 ; free virtual = 13124
Sweep | Checksum: 23ca4817c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 246 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2125c180c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3511.547 ; gain = 1.309 ; free physical = 9578 ; free virtual = 13123
BUFG optimization | Checksum: 2125c180c
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2125c180c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3511.547 ; gain = 1.309 ; free physical = 9577 ; free virtual = 13122
Shift Register Optimization | Checksum: 2125c180c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2125c180c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3511.547 ; gain = 1.309 ; free physical = 9577 ; free virtual = 13122
Post Processing Netlist | Checksum: 2125c180c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 296c551d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3511.547 ; gain = 1.309 ; free physical = 9577 ; free virtual = 13122

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3511.547 ; gain = 0.000 ; free physical = 9577 ; free virtual = 13122
Phase 9.2 Verifying Netlist Connectivity | Checksum: 296c551d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3511.547 ; gain = 1.309 ; free physical = 9577 ; free virtual = 13122
Phase 9 Finalization | Checksum: 296c551d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3511.547 ; gain = 1.309 ; free physical = 9577 ; free virtual = 13122
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 296c551d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3511.547 ; gain = 1.309 ; free physical = 9577 ; free virtual = 13122

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 48 newly gated: 16 Total Ports: 96
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 26237fd05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9435 ; free virtual = 12989
Ending Power Optimization Task | Checksum: 26237fd05

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3778.387 ; gain = 266.840 ; free physical = 9435 ; free virtual = 12988

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 26755311a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9427 ; free virtual = 12981
Ending Final Cleanup Task | Checksum: 26755311a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9427 ; free virtual = 12981

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9427 ; free virtual = 12981
Ending Netlist Obfuscation Task | Checksum: 26755311a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9427 ; free virtual = 12981
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3778.387 ; gain = 625.027 ; free physical = 9427 ; free virtual = 12981
INFO: [Vivado 12-24828] Executing command : report_drc -file VGA_OV7670_Test_drc_opted.rpt -pb VGA_OV7670_Test_drc_opted.pb -rpx VGA_OV7670_Test_drc_opted.rpx
Command: report_drc -file VGA_OV7670_Test_drc_opted.rpt -pb VGA_OV7670_Test_drc_opted.pb -rpx VGA_OV7670_Test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.runs/impl_1/VGA_OV7670_Test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9404 ; free virtual = 12959
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9404 ; free virtual = 12959
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9402 ; free virtual = 12957
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9398 ; free virtual = 12954
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9398 ; free virtual = 12954
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9395 ; free virtual = 12951
Write Physdb Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9394 ; free virtual = 12950
INFO: [Common 17-1381] The checkpoint '/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.runs/impl_1/VGA_OV7670_Test_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9389 ; free virtual = 12945
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18fe028fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9389 ; free virtual = 12945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9389 ; free virtual = 12945

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18723a33c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9383 ; free virtual = 12942

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 232828664

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9368 ; free virtual = 12929

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 232828664

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9368 ; free virtual = 12929
Phase 1 Placer Initialization | Checksum: 232828664

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9367 ; free virtual = 12928

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1be388f77

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9457 ; free virtual = 13018

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d1b87f04

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9454 ; free virtual = 13015

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d1b87f04

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9454 ; free virtual = 13015

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1aca9299a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9472 ; free virtual = 13034

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 343 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 160 nets or LUTs. Breaked 2 LUTs, combined 158 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9469 ; free virtual = 13032

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            158  |                   160  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |            158  |                   160  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1e3215e92

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9470 ; free virtual = 13034
Phase 2.4 Global Placement Core | Checksum: 254db131d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9467 ; free virtual = 13031
Phase 2 Global Placement | Checksum: 254db131d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9467 ; free virtual = 13031

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ededb239

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9468 ; free virtual = 13031

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22cdc5b56

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9467 ; free virtual = 13030

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 251129df2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9467 ; free virtual = 13030

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2627576cf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3778.387 ; gain = 0.000 ; free physical = 9467 ; free virtual = 13030

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2607c8299

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9469 ; free virtual = 13033

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b0b71833

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9453 ; free virtual = 13017

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17a0201fb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9452 ; free virtual = 13016

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16aa4d8da

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9457 ; free virtual = 13021
Phase 3 Detail Placement | Checksum: 16aa4d8da

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9457 ; free virtual = 13021

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 252324e79

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.109 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 25e50d796

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9446 ; free virtual = 13010
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23223b9a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9446 ; free virtual = 13010
Phase 4.1.1.1 BUFG Insertion | Checksum: 252324e79

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9445 ; free virtual = 13009

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f524a635

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9443 ; free virtual = 13007

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9443 ; free virtual = 13007
Phase 4.1 Post Commit Optimization | Checksum: 1f524a635

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9442 ; free virtual = 13007

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f524a635

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9442 ; free virtual = 13007

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f524a635

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9442 ; free virtual = 13006
Phase 4.3 Placer Reporting | Checksum: 1f524a635

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9442 ; free virtual = 13006

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9442 ; free virtual = 13006

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9442 ; free virtual = 13006
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16ba7429e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9442 ; free virtual = 13006
Ending Placer Task | Checksum: 121457fe2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9442 ; free virtual = 13006
75 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 3850.191 ; gain = 71.805 ; free physical = 9442 ; free virtual = 13006
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file VGA_OV7670_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9374 ; free virtual = 12939
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file VGA_OV7670_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9380 ; free virtual = 12945
INFO: [Vivado 12-24828] Executing command : report_utilization -file VGA_OV7670_Test_utilization_placed.rpt -pb VGA_OV7670_Test_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9386 ; free virtual = 12952
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9362 ; free virtual = 12946
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9362 ; free virtual = 12946
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9381 ; free virtual = 12945
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9379 ; free virtual = 12945
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9378 ; free virtual = 12944
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9377 ; free virtual = 12942
INFO: [Common 17-1381] The checkpoint '/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.runs/impl_1/VGA_OV7670_Test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9316 ; free virtual = 12881
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.502 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9326 ; free virtual = 12891
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9305 ; free virtual = 12888
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9305 ; free virtual = 12888
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9321 ; free virtual = 12885
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9318 ; free virtual = 12885
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9316 ; free virtual = 12883
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3850.191 ; gain = 0.000 ; free physical = 9324 ; free virtual = 12888
INFO: [Common 17-1381] The checkpoint '/home/user/project/Verilog/VGA_CAMERA/VGA_CAMERA.runs/impl_1/VGA_OV7670_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7ae9549e ConstDB: 0 ShapeSum: 5daceed RouteDB: a0815c57
/home/user/Xilinx/Vivado/2024.1/bin/rdiArgs.sh: line 387: 33511 Killed                  "$RDI_PROG" "$@"

*** Running vivado
    with args -log VGA_OV7670_Test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source VGA_OV7670_Test.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Dec 28 13:28:29 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source VGA_OV7670_Test.tcl -notrace
Command: open_checkpoint VGA_OV7670_Test_physopt.dcp
