read -sv run_verilog_mid/adder_32b_9_63_9c916df949626df6e06d5ea442850c19.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_63_9c916df949626df6e06d5ea442850c19_yosys.v
