
#-- GPIO ---------------------------------------------------------
#--GPIO_16_23_OUT Synchronization--
set_property PACKAGE_PIN T17 [get_ports {GPIO_16_23_OUT[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_OUT[16]}]

set_property PACKAGE_PIN U19 [get_ports {GPIO_16_23_OUT[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_OUT[17]}]

set_property PACKAGE_PIN U17 [get_ports {GPIO_16_23_OUT[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_OUT[18]}]

set_property PACKAGE_PIN T18 [get_ports {GPIO_16_23_OUT[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_OUT[19]}]

set_property PACKAGE_PIN P24 [get_ports {GPIO_16_23_OUT[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_OUT[20]}]

set_property PACKAGE_PIN R21 [get_ports {GPIO_16_23_OUT[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_OUT[21]}]

set_property PACKAGE_PIN R22 [get_ports {GPIO_16_23_OUT[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_OUT[22]}]

set_property PACKAGE_PIN R20 [get_ports {GPIO_16_23_OUT[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_OUT[23]}]


#--GPIO_16_23_IN Synchronization--
set_property PACKAGE_PIN K25 [get_ports {GPIO_16_23_IN[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_IN[16]}]

set_property PACKAGE_PIN K26 [get_ports {GPIO_16_23_IN[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_IN[17]}]

set_property PACKAGE_PIN M25 [get_ports {GPIO_16_23_IN[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_IN[18]}]

set_property PACKAGE_PIN M26 [get_ports {GPIO_16_23_IN[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_IN[19]}]

set_property PACKAGE_PIN N26 [get_ports {GPIO_16_23_IN[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_IN[20]}]

set_property PACKAGE_PIN P25 [get_ports {GPIO_16_23_IN[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_IN[21]}]

set_property PACKAGE_PIN P26 [get_ports {GPIO_16_23_IN[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_IN[22]}]

set_property PACKAGE_PIN R25 [get_ports {GPIO_16_23_IN[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_16_23_IN[23]}]


#--GPIO interrupt 8_15_OUT--
set_property PACKAGE_PIN P16 [get_ports {GPIO_8_15_OUT[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_8_15_OUT[8]}]

set_property PACKAGE_PIN N17 [get_ports {GPIO_8_15_OUT[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_8_15_OUT[9]}]

set_property PACKAGE_PIN N18 [get_ports {GPIO_8_15_OUT[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_8_15_OUT[10]}]

set_property PACKAGE_PIN N19 [get_ports {GPIO_8_15_OUT[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_8_15_OUT[11]}]

set_property PACKAGE_PIN P19 [get_ports {GPIO_8_15_OUT[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_8_15_OUT[12]}]

set_property PACKAGE_PIN P20 [get_ports {GPIO_8_15_OUT[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_8_15_OUT[13]}]

set_property PACKAGE_PIN P18 [get_ports {GPIO_8_15_OUT[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_8_15_OUT[14]}]

set_property PACKAGE_PIN R17 [get_ports {GPIO_8_15_OUT[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_8_15_OUT[15]}]



#-- PWM Output ------------------------------------------------
set_property PACKAGE_PIN F18 [get_ports nPWM_UP_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports nPWM_UP_OUT]

set_property PACKAGE_PIN F15 [get_ports nPWM_UN_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports nPWM_UN_OUT]

set_property PACKAGE_PIN G16 [get_ports nPWM_VP_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports nPWM_VP_OUT]

set_property PACKAGE_PIN G15 [get_ports nPWM_VN_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports nPWM_VN_OUT]

set_property PACKAGE_PIN G17 [get_ports nPWM_WP_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports nPWM_WP_OUT]

set_property PACKAGE_PIN H16 [get_ports nPWM_WN_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports nPWM_WN_OUT]

set_property PACKAGE_PIN B12 [get_ports {nUSER_OPT_OUT[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[6]}]

set_property PACKAGE_PIN E12 [get_ports {nUSER_OPT_OUT[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[7]}]

set_property PACKAGE_PIN B11 [get_ports {nUSER_OPT_OUT[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[8]}]

set_property PACKAGE_PIN B9 [get_ports {nUSER_OPT_OUT[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[9]}]

set_property PACKAGE_PIN D11 [get_ports {nUSER_OPT_OUT[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[10]}]

set_property PACKAGE_PIN D8 [get_ports {nUSER_OPT_OUT[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[11]}]

set_property PACKAGE_PIN G9 [get_ports {nUSER_OPT_OUT[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[12]}]

set_property PACKAGE_PIN J8 [get_ports {nUSER_OPT_OUT[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[13]}]

set_property PACKAGE_PIN H9 [get_ports {nUSER_OPT_OUT[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[14]}]

set_property PACKAGE_PIN H12 [get_ports {nUSER_OPT_OUT[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[15]}]

set_property PACKAGE_PIN J13 [get_ports {nUSER_OPT_OUT[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[16]}]

set_property PACKAGE_PIN G14 [get_ports {nUSER_OPT_OUT[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[17]}]

set_property PACKAGE_PIN F10 [get_ports {nUSER_OPT_OUT[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[18]}]

set_property PACKAGE_PIN H8 [get_ports {nUSER_OPT_OUT[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[19]}]

set_property PACKAGE_PIN J10 [get_ports {nUSER_OPT_OUT[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[20]}]

set_property PACKAGE_PIN G12 [get_ports {nUSER_OPT_OUT[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[21]}]

set_property PACKAGE_PIN H13 [get_ports {nUSER_OPT_OUT[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[22]}]

set_property PACKAGE_PIN F14 [get_ports {nUSER_OPT_OUT[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {nUSER_OPT_OUT[23]}]



#-- ADC7357 IF ---------------------------------------------------
set_property PACKAGE_PIN E16 [get_ports AD7357_1_SCLK_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports AD7357_1_SCLK_OUT]

set_property PACKAGE_PIN E15 [get_ports nAD7357_1_CS_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports nAD7357_1_CS_OUT]

set_property PACKAGE_PIN D16 [get_ports AD7357_1_DA_IN]
set_property IOSTANDARD LVCMOS33 [get_ports AD7357_1_DA_IN]

set_property PACKAGE_PIN D15 [get_ports AD7357_1_DB_IN]
set_property IOSTANDARD LVCMOS33 [get_ports AD7357_1_DB_IN]


set_property PACKAGE_PIN C17 [get_ports AD7357_2_SCLK_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports AD7357_2_SCLK_OUT]

set_property PACKAGE_PIN C16 [get_ports nAD7357_2_CS_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports nAD7357_2_CS_OUT]

set_property PACKAGE_PIN B17 [get_ports AD7357_2_DA_IN]
set_property IOSTANDARD LVCMOS33 [get_ports AD7357_2_DA_IN]

set_property PACKAGE_PIN B16 [get_ports AD7357_2_DB_IN]
set_property IOSTANDARD LVCMOS33 [get_ports AD7357_2_DB_IN]


set_property PACKAGE_PIN C18 [get_ports AD7357_3_SCLK_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports AD7357_3_SCLK_OUT]

set_property PACKAGE_PIN A17 [get_ports nAD7357_3_CS_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports nAD7357_3_CS_OUT]

set_property PACKAGE_PIN C19 [get_ports AD7357_3_DA_IN]
set_property IOSTANDARD LVCMOS33 [get_ports AD7357_3_DA_IN]

set_property PACKAGE_PIN A18 [get_ports AD7357_3_DB_IN]
set_property IOSTANDARD LVCMOS33 [get_ports AD7357_3_DB_IN]


set_property PACKAGE_PIN A19 [get_ports AD7357_4_SCLK_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports AD7357_4_SCLK_OUT]

set_property PACKAGE_PIN B19 [get_ports nAD7357_4_CS_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports nAD7357_4_CS_OUT]

set_property PACKAGE_PIN D20 [get_ports AD7357_4_DA_IN]
set_property IOSTANDARD LVCMOS33 [get_ports AD7357_4_DA_IN]

set_property PACKAGE_PIN D19 [get_ports AD7357_4_DB_IN]
set_property IOSTANDARD LVCMOS33 [get_ports AD7357_4_DB_IN]



#-- DIO ---------------------------------------------------------
set_property PACKAGE_PIN G20 [get_ports {DIN_IN[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIN_IN[0]}]

set_property PACKAGE_PIN H19 [get_ports {DIN_IN[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIN_IN[1]}]

set_property PACKAGE_PIN J18 [get_ports {DIN_IN[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIN_IN[2]}]

set_property PACKAGE_PIN J19 [get_ports {DIN_IN[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIN_IN[3]}]

set_property PACKAGE_PIN G19 [get_ports {DOUT_OUT[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DOUT_OUT[0]}]

set_property PACKAGE_PIN F20 [get_ports {DOUT_OUT[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DOUT_OUT[1]}]

set_property PACKAGE_PIN F19 [get_ports {DOUT_OUT[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DOUT_OUT[2]}]

set_property PACKAGE_PIN E20 [get_ports {DOUT_OUT[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DOUT_OUT[3]}]



#-- USER LED --------------------------------------------------
set_property PACKAGE_PIN B14 [get_ports {USER_LED_OUT[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USER_LED_OUT[0]}]

set_property PACKAGE_PIN B15 [get_ports {USER_LED_OUT[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USER_LED_OUT[1]}]

set_property PACKAGE_PIN A15 [get_ports {USER_LED_OUT[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {USER_LED_OUT[2]}]



#-- USER SW ---------------------------------------------------
set_property PACKAGE_PIN J15 [get_ports {USER_SW_IN[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {USER_SW_IN[0]}]

set_property PACKAGE_PIN J16 [get_ports {USER_SW_IN[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {USER_SW_IN[1]}]

set_property PACKAGE_PIN K16 [get_ports {USER_SW_IN[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {USER_SW_IN[2]}]

set_property PACKAGE_PIN K17 [get_ports {USER_SW_IN[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {USER_SW_IN[3]}]

set_property PACKAGE_PIN M17 [get_ports {USER_SW_IN[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {USER_SW_IN[4]}]

set_property PACKAGE_PIN L17 [get_ports {USER_SW_IN[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {USER_SW_IN[5]}]

set_property PACKAGE_PIN L18 [get_ports {USER_SW_IN[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {USER_SW_IN[6]}]

set_property PACKAGE_PIN K18 [get_ports {USER_SW_IN[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {USER_SW_IN[7]}]

set_property PACKAGE_PIN H14 [get_ports nUSER_PSW1_IN]
set_property IOSTANDARD LVCMOS18 [get_ports nUSER_PSW1_IN]

set_property PACKAGE_PIN J14 [get_ports nUSER_PSW2_IN]
set_property IOSTANDARD LVCMOS18 [get_ports nUSER_PSW2_IN]



#-- EEPROM ----------------------------------------------------
set_property PACKAGE_PIN T25 [get_ports EEP_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports EEP_SCL]

set_property PACKAGE_PIN R26 [get_ports EEP_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports EEP_SDA]


#-- Input Delay --

#set_input_delay


#-- Output Delay --

#set_output_delay









connect_debug_port u_ila_0/probe0 [get_nets [list {u_io_top/u_peak_hold/ad_1_data_peak[0]} {u_io_top/u_peak_hold/ad_1_data_peak[1]} {u_io_top/u_peak_hold/ad_1_data_peak[2]} {u_io_top/u_peak_hold/ad_1_data_peak[3]} {u_io_top/u_peak_hold/ad_1_data_peak[4]} {u_io_top/u_peak_hold/ad_1_data_peak[5]} {u_io_top/u_peak_hold/ad_1_data_peak[6]} {u_io_top/u_peak_hold/ad_1_data_peak[7]} {u_io_top/u_peak_hold/ad_1_data_peak[8]} {u_io_top/u_peak_hold/ad_1_data_peak[9]} {u_io_top/u_peak_hold/ad_1_data_peak[10]} {u_io_top/u_peak_hold/ad_1_data_peak[11]} {u_io_top/u_peak_hold/ad_1_data_peak[12]} {u_io_top/u_peak_hold/ad_1_data_peak[13]} {u_io_top/u_peak_hold/ad_1_data_peak[14]} {u_io_top/u_peak_hold/ad_1_data_peak[15]} {u_io_top/u_peak_hold/ad_1_data_peak[16]} {u_io_top/u_peak_hold/ad_1_data_peak[17]} {u_io_top/u_peak_hold/ad_1_data_peak[18]} {u_io_top/u_peak_hold/ad_1_data_peak[19]} {u_io_top/u_peak_hold/ad_1_data_peak[20]} {u_io_top/u_peak_hold/ad_1_data_peak[21]} {u_io_top/u_peak_hold/ad_1_data_peak[22]} {u_io_top/u_peak_hold/ad_1_data_peak[23]} {u_io_top/u_peak_hold/ad_1_data_peak[24]} {u_io_top/u_peak_hold/ad_1_data_peak[25]} {u_io_top/u_peak_hold/ad_1_data_peak[26]} {u_io_top/u_peak_hold/ad_1_data_peak[27]} {u_io_top/u_peak_hold/ad_1_data_peak[28]} {u_io_top/u_peak_hold/ad_1_data_peak[29]} {u_io_top/u_peak_hold/ad_1_data_peak[30]} {u_io_top/u_peak_hold/ad_1_data_peak[31]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_io_top/u_peak_hold/ad_1_data_crnt[0]} {u_io_top/u_peak_hold/ad_1_data_crnt[1]} {u_io_top/u_peak_hold/ad_1_data_crnt[2]} {u_io_top/u_peak_hold/ad_1_data_crnt[3]} {u_io_top/u_peak_hold/ad_1_data_crnt[4]} {u_io_top/u_peak_hold/ad_1_data_crnt[5]} {u_io_top/u_peak_hold/ad_1_data_crnt[6]} {u_io_top/u_peak_hold/ad_1_data_crnt[7]} {u_io_top/u_peak_hold/ad_1_data_crnt[8]} {u_io_top/u_peak_hold/ad_1_data_crnt[9]} {u_io_top/u_peak_hold/ad_1_data_crnt[10]} {u_io_top/u_peak_hold/ad_1_data_crnt[11]} {u_io_top/u_peak_hold/ad_1_data_crnt[12]} {u_io_top/u_peak_hold/ad_1_data_crnt[13]} {u_io_top/u_peak_hold/ad_1_data_crnt[14]} {u_io_top/u_peak_hold/ad_1_data_crnt[15]} {u_io_top/u_peak_hold/ad_1_data_crnt[16]} {u_io_top/u_peak_hold/ad_1_data_crnt[17]} {u_io_top/u_peak_hold/ad_1_data_crnt[18]} {u_io_top/u_peak_hold/ad_1_data_crnt[19]} {u_io_top/u_peak_hold/ad_1_data_crnt[20]} {u_io_top/u_peak_hold/ad_1_data_crnt[21]} {u_io_top/u_peak_hold/ad_1_data_crnt[22]} {u_io_top/u_peak_hold/ad_1_data_crnt[23]} {u_io_top/u_peak_hold/ad_1_data_crnt[24]} {u_io_top/u_peak_hold/ad_1_data_crnt[25]} {u_io_top/u_peak_hold/ad_1_data_crnt[26]} {u_io_top/u_peak_hold/ad_1_data_crnt[27]} {u_io_top/u_peak_hold/ad_1_data_crnt[28]} {u_io_top/u_peak_hold/ad_1_data_crnt[29]} {u_io_top/u_peak_hold/ad_1_data_crnt[30]} {u_io_top/u_peak_hold/ad_1_data_crnt[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_io_top/u_peak_hold/ad_0_data_crnt[0]} {u_io_top/u_peak_hold/ad_0_data_crnt[1]} {u_io_top/u_peak_hold/ad_0_data_crnt[2]} {u_io_top/u_peak_hold/ad_0_data_crnt[3]} {u_io_top/u_peak_hold/ad_0_data_crnt[4]} {u_io_top/u_peak_hold/ad_0_data_crnt[5]} {u_io_top/u_peak_hold/ad_0_data_crnt[6]} {u_io_top/u_peak_hold/ad_0_data_crnt[7]} {u_io_top/u_peak_hold/ad_0_data_crnt[8]} {u_io_top/u_peak_hold/ad_0_data_crnt[9]} {u_io_top/u_peak_hold/ad_0_data_crnt[10]} {u_io_top/u_peak_hold/ad_0_data_crnt[11]} {u_io_top/u_peak_hold/ad_0_data_crnt[12]} {u_io_top/u_peak_hold/ad_0_data_crnt[13]} {u_io_top/u_peak_hold/ad_0_data_crnt[14]} {u_io_top/u_peak_hold/ad_0_data_crnt[15]} {u_io_top/u_peak_hold/ad_0_data_crnt[16]} {u_io_top/u_peak_hold/ad_0_data_crnt[17]} {u_io_top/u_peak_hold/ad_0_data_crnt[18]} {u_io_top/u_peak_hold/ad_0_data_crnt[19]} {u_io_top/u_peak_hold/ad_0_data_crnt[20]} {u_io_top/u_peak_hold/ad_0_data_crnt[21]} {u_io_top/u_peak_hold/ad_0_data_crnt[22]} {u_io_top/u_peak_hold/ad_0_data_crnt[23]} {u_io_top/u_peak_hold/ad_0_data_crnt[24]} {u_io_top/u_peak_hold/ad_0_data_crnt[25]} {u_io_top/u_peak_hold/ad_0_data_crnt[26]} {u_io_top/u_peak_hold/ad_0_data_crnt[27]} {u_io_top/u_peak_hold/ad_0_data_crnt[28]} {u_io_top/u_peak_hold/ad_0_data_crnt[29]} {u_io_top/u_peak_hold/ad_0_data_crnt[30]} {u_io_top/u_peak_hold/ad_0_data_crnt[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_io_top/u_peak_hold/ad_0_data_peak[0]} {u_io_top/u_peak_hold/ad_0_data_peak[1]} {u_io_top/u_peak_hold/ad_0_data_peak[2]} {u_io_top/u_peak_hold/ad_0_data_peak[3]} {u_io_top/u_peak_hold/ad_0_data_peak[4]} {u_io_top/u_peak_hold/ad_0_data_peak[5]} {u_io_top/u_peak_hold/ad_0_data_peak[6]} {u_io_top/u_peak_hold/ad_0_data_peak[7]} {u_io_top/u_peak_hold/ad_0_data_peak[8]} {u_io_top/u_peak_hold/ad_0_data_peak[9]} {u_io_top/u_peak_hold/ad_0_data_peak[10]} {u_io_top/u_peak_hold/ad_0_data_peak[11]} {u_io_top/u_peak_hold/ad_0_data_peak[12]} {u_io_top/u_peak_hold/ad_0_data_peak[13]} {u_io_top/u_peak_hold/ad_0_data_peak[14]} {u_io_top/u_peak_hold/ad_0_data_peak[15]} {u_io_top/u_peak_hold/ad_0_data_peak[16]} {u_io_top/u_peak_hold/ad_0_data_peak[17]} {u_io_top/u_peak_hold/ad_0_data_peak[18]} {u_io_top/u_peak_hold/ad_0_data_peak[19]} {u_io_top/u_peak_hold/ad_0_data_peak[20]} {u_io_top/u_peak_hold/ad_0_data_peak[21]} {u_io_top/u_peak_hold/ad_0_data_peak[22]} {u_io_top/u_peak_hold/ad_0_data_peak[23]} {u_io_top/u_peak_hold/ad_0_data_peak[24]} {u_io_top/u_peak_hold/ad_0_data_peak[25]} {u_io_top/u_peak_hold/ad_0_data_peak[26]} {u_io_top/u_peak_hold/ad_0_data_peak[27]} {u_io_top/u_peak_hold/ad_0_data_peak[28]} {u_io_top/u_peak_hold/ad_0_data_peak[29]} {u_io_top/u_peak_hold/ad_0_data_peak[30]} {u_io_top/u_peak_hold/ad_0_data_peak[31]}]]



create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_clk_gen/CLK100M_OUT]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_io_top/u_pwm_if/carrier_cnt[0]} {u_io_top/u_pwm_if/carrier_cnt[1]} {u_io_top/u_pwm_if/carrier_cnt[2]} {u_io_top/u_pwm_if/carrier_cnt[3]} {u_io_top/u_pwm_if/carrier_cnt[4]} {u_io_top/u_pwm_if/carrier_cnt[5]} {u_io_top/u_pwm_if/carrier_cnt[6]} {u_io_top/u_pwm_if/carrier_cnt[7]} {u_io_top/u_pwm_if/carrier_cnt[8]} {u_io_top/u_pwm_if/carrier_cnt[9]} {u_io_top/u_pwm_if/carrier_cnt[10]} {u_io_top/u_pwm_if/carrier_cnt[11]} {u_io_top/u_pwm_if/carrier_cnt[12]} {u_io_top/u_pwm_if/carrier_cnt[13]} {u_io_top/u_pwm_if/carrier_cnt[14]} {u_io_top/u_pwm_if/carrier_cnt[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_io_top/u_pwm_if/sync_cnt_ref[0]} {u_io_top/u_pwm_if/sync_cnt_ref[1]} {u_io_top/u_pwm_if/sync_cnt_ref[2]} {u_io_top/u_pwm_if/sync_cnt_ref[3]} {u_io_top/u_pwm_if/sync_cnt_ref[4]} {u_io_top/u_pwm_if/sync_cnt_ref[5]} {u_io_top/u_pwm_if/sync_cnt_ref[6]} {u_io_top/u_pwm_if/sync_cnt_ref[7]} {u_io_top/u_pwm_if/sync_cnt_ref[8]} {u_io_top/u_pwm_if/sync_cnt_ref[9]} {u_io_top/u_pwm_if/sync_cnt_ref[10]} {u_io_top/u_pwm_if/sync_cnt_ref[11]} {u_io_top/u_pwm_if/sync_cnt_ref[12]} {u_io_top/u_pwm_if/sync_cnt_ref[13]} {u_io_top/u_pwm_if/sync_cnt_ref[14]} {u_io_top/u_pwm_if/sync_cnt_ref[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_io_top/u_pwm_if/u_ref_b[0]} {u_io_top/u_pwm_if/u_ref_b[1]} {u_io_top/u_pwm_if/u_ref_b[2]} {u_io_top/u_pwm_if/u_ref_b[3]} {u_io_top/u_pwm_if/u_ref_b[4]} {u_io_top/u_pwm_if/u_ref_b[5]} {u_io_top/u_pwm_if/u_ref_b[6]} {u_io_top/u_pwm_if/u_ref_b[7]} {u_io_top/u_pwm_if/u_ref_b[8]} {u_io_top/u_pwm_if/u_ref_b[9]} {u_io_top/u_pwm_if/u_ref_b[10]} {u_io_top/u_pwm_if/u_ref_b[11]} {u_io_top/u_pwm_if/u_ref_b[12]} {u_io_top/u_pwm_if/u_ref_b[13]} {u_io_top/u_pwm_if/u_ref_b[14]} {u_io_top/u_pwm_if/u_ref_b[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list u_io_top/u_pwm_if/carrier_up_down]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list u_io_top/u_pwm_if/pwm_un_dt]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list u_io_top/u_pwm_if/pwm_up_dt]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list u_io_top/u_pwm_if/pwm_vn_dt]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list u_io_top/u_pwm_if/pwm_vp_dt]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list u_io_top/u_pwm_if/sync_cnt_reset_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list u_io_top/u_pwm_if/sync_judge]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk100m]
