// Seed: 1128221651
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    input  tri  id_2,
    input  wand id_3,
    input  wire id_4
);
  logic id_6 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output wor id_7,
    output wor id_8,
    output tri1 id_9
);
  assign id_7 = -1;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_5,
      id_1,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
