module mod_10(o,clk,res,pre);
	output [1:0]o;
	output clr;
	input clk,pre;

end
	wire w1,w2,w3,w4,r;
		d_ff s2(o[0],w1,o[1],clk,res,pre);
		d_ff s3(o[1],w2,w3,clk,res,pre);
		and r(w3,w1,w2);
	endmodule 
	module mod_10_tb;
	  wire [3:0]o;
	  wire clr;
	  reg clk,pre;
	  mod_10 i_mod_101(o,clr,clk,pre);
	  initial
	  begin
	  
	  clk=1'b1;
	  pre=1'b1;
	  #5;
	  pre=1'b0;
	  $monitor("At time %0t -  o=%b ,clr=%b,clk=%b ,pre=%b",$time,o,clr,clk,pre);

	    end	 
	    always #1 clk=~clk;
	    initial #500 $finish;
	    endmodule 