Classic Timing Analyzer report for uart_txd_bdf
Thu Oct 18 09:02:13 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                 ; To                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.352 ns                         ; col[0]               ; key:inst2|A_SIG      ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.065 ns                        ; key:inst2|row_sig[1] ; row[1]               ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 4.356 ns                         ; col[1]               ; key:inst2|col_tmp[1] ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 107.04 MHz ( period = 9.342 ns ) ; key:inst2|row_sig[1] ; key:inst2|A_SIG      ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                      ;                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 107.04 MHz ( period = 9.342 ns )                    ; key:inst2|row_sig[1]            ; key:inst2|A_SIG                 ; clk_in     ; clk_in   ; None                        ; None                      ; 6.999 ns                ;
; N/A                                     ; 107.97 MHz ( period = 9.262 ns )                    ; key:inst2|row_sig[0]            ; key:inst2|A_SIG                 ; clk_in     ; clk_in   ; None                        ; None                      ; 6.919 ns                ;
; N/A                                     ; 108.10 MHz ( period = 9.251 ns )                    ; clock:inst|clk_sig_key_2ms[0]   ; clock:inst|clk_sig_key_2ms[16]  ; clk_in     ; clk_in   ; None                        ; None                      ; 8.542 ns                ;
; N/A                                     ; 108.59 MHz ( period = 9.209 ns )                    ; key:inst2|key_code[0]           ; key:inst2|key_st[1]             ; clk_in     ; clk_in   ; None                        ; None                      ; 8.500 ns                ;
; N/A                                     ; 108.64 MHz ( period = 9.205 ns )                    ; key:inst2|key_code[0]           ; key:inst2|key_st[2]             ; clk_in     ; clk_in   ; None                        ; None                      ; 8.496 ns                ;
; N/A                                     ; 112.54 MHz ( period = 8.886 ns )                    ; clock:inst|clk_sig_key_2ms[0]   ; clock:inst|clk_sig_key_2ms[0]   ; clk_in     ; clk_in   ; None                        ; None                      ; 8.177 ns                ;
; N/A                                     ; 114.51 MHz ( period = 8.733 ns )                    ; key:inst2|key_code[1]           ; key:inst2|key_st[1]             ; clk_in     ; clk_in   ; None                        ; None                      ; 8.024 ns                ;
; N/A                                     ; 114.56 MHz ( period = 8.729 ns )                    ; key:inst2|key_code[1]           ; key:inst2|key_st[2]             ; clk_in     ; clk_in   ; None                        ; None                      ; 8.020 ns                ;
; N/A                                     ; 114.59 MHz ( period = 8.727 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.018 ns                ;
; N/A                                     ; 116.65 MHz ( period = 8.573 ns )                    ; clock:inst|clk_sig_key_2ms[0]   ; clock:inst|clk_sig_key_2ms[5]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 116.78 MHz ( period = 8.563 ns )                    ; clock:inst|clk_sig_key_2ms[0]   ; clock:inst|clk_sig_key_2ms[15]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.854 ns                ;
; N/A                                     ; 117.08 MHz ( period = 8.541 ns )                    ; clock:inst|clk_sig_key_2ms[7]   ; clock:inst|clk_sig_key_2ms[10]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.832 ns                ;
; N/A                                     ; 117.55 MHz ( period = 8.507 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.798 ns                ;
; N/A                                     ; 117.98 MHz ( period = 8.476 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_sig_key_2ms[16]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.767 ns                ;
; N/A                                     ; 118.18 MHz ( period = 8.462 ns )                    ; clock:inst|clk_sig_key_20ms[0]  ; clock:inst|clk_sig_key_20ms[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.753 ns                ;
; N/A                                     ; 118.46 MHz ( period = 8.442 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.733 ns                ;
; N/A                                     ; 118.84 MHz ( period = 8.415 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_sig_key_2ms[10]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.706 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; clock:inst|clk_sig_key_2ms[4]   ; clock:inst|clk_sig_key_2ms[10]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.650 ns                ;
; N/A                                     ; 119.96 MHz ( period = 8.336 ns )                    ; clock:inst|clk_sig_key_2ms[7]   ; clock:inst|clk_sig_key_2ms[8]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 120.09 MHz ( period = 8.327 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.618 ns                ;
; N/A                                     ; 120.42 MHz ( period = 8.304 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.595 ns                ;
; N/A                                     ; 120.44 MHz ( period = 8.303 ns )                    ; clock:inst|clk_sig_key_2ms[2]   ; clock:inst|clk_sig_key_2ms[10]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.594 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.591 ns                ;
; N/A                                     ; 120.61 MHz ( period = 8.291 ns )                    ; clock:inst|clk_sig_key_2ms[7]   ; clock:inst|clk_sig_key_2ms[16]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.582 ns                ;
; N/A                                     ; 121.23 MHz ( period = 8.249 ns )                    ; clock:inst|clk_sig_key_2ms[0]   ; clock:inst|clk_sig_key_2ms[10]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.540 ns                ;
; N/A                                     ; 121.27 MHz ( period = 8.246 ns )                    ; clock:inst|clk_sig_key_2ms[0]   ; clock:inst|clk_key_2ms          ; clk_in     ; clk_in   ; None                        ; None                      ; 7.537 ns                ;
; N/A                                     ; 121.33 MHz ( period = 8.242 ns )                    ; clock:inst|clk_sig_key_20ms[0]  ; clock:inst|clk_sig_key_20ms[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.533 ns                ;
; N/A                                     ; 121.37 MHz ( period = 8.239 ns )                    ; clock:inst|clk_sig_key_2ms[0]   ; clock:inst|clk_sig_key_2ms[7]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.530 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; clock:inst|clk_sig_key_2ms[0]   ; clock:inst|clk_sig_key_2ms[9]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.520 ns                ;
; N/A                                     ; 121.67 MHz ( period = 8.219 ns )                    ; clock:inst|clk_sig_key_20ms[2]  ; clock:inst|clk_sig_key_20ms[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.510 ns                ;
; N/A                                     ; 121.80 MHz ( period = 8.210 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_sig_key_2ms[8]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.501 ns                ;
; N/A                                     ; 122.22 MHz ( period = 8.182 ns )                    ; clock:inst|clk_sig_key_2ms[7]   ; clock:inst|clk_sig_key_2ms[15]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.473 ns                ;
; N/A                                     ; 122.29 MHz ( period = 8.177 ns )                    ; clock:inst|clk_sig_key_20ms[0]  ; clock:inst|clk_sig_key_20ms[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.468 ns                ;
; N/A                                     ; 122.64 MHz ( period = 8.154 ns )                    ; clock:inst|clk_sig_key_2ms[4]   ; clock:inst|clk_sig_key_2ms[8]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.445 ns                ;
; N/A                                     ; 122.65 MHz ( period = 8.153 ns )                    ; clock:inst|clk_sig_key_20ms[1]  ; clock:inst|clk_sig_key_20ms[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.444 ns                ;
; N/A                                     ; 122.77 MHz ( period = 8.145 ns )                    ; clock:inst|clk_sig_key_2ms[5]   ; clock:inst|clk_sig_key_2ms[10]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; clock:inst|clk_sig_key_2ms[11]  ; clock:inst|clk_sig_key_2ms[16]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 123.29 MHz ( period = 8.111 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_sig_key_2ms[0]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 123.41 MHz ( period = 8.103 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.394 ns                ;
; N/A                                     ; 123.43 MHz ( period = 8.102 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 123.44 MHz ( period = 8.101 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.392 ns                ;
; N/A                                     ; 123.49 MHz ( period = 8.098 ns )                    ; clock:inst|clk_sig_key_2ms[2]   ; clock:inst|clk_sig_key_2ms[8]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.389 ns                ;
; N/A                                     ; 123.56 MHz ( period = 8.093 ns )                    ; clock:inst|clk_sig_key_2ms[7]   ; clock:inst|clk_sig_key_2ms[14]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.384 ns                ;
; N/A                                     ; 123.61 MHz ( period = 8.090 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.381 ns                ;
; N/A                                     ; 124.04 MHz ( period = 8.062 ns )                    ; clock:inst|clk_sig_key_20ms[0]  ; clock:inst|clk_sig_key_20ms[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.353 ns                ;
; N/A                                     ; 124.13 MHz ( period = 8.056 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_sig_key_2ms[15]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.347 ns                ;
; N/A                                     ; 124.15 MHz ( period = 8.055 ns )                    ; clock:inst|clk_sig_key_2ms[6]   ; clock:inst|clk_sig_key_2ms[10]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.346 ns                ;
; N/A                                     ; 124.16 MHz ( period = 8.054 ns )                    ; clock:inst|clk_sig_txd[4]       ; clock:inst|clk_sig_txd[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 124.36 MHz ( period = 8.041 ns )                    ; clock:inst|clk_sig_key_2ms[2]   ; clock:inst|clk_sig_key_2ms[16]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.332 ns                ;
; N/A                                     ; 124.39 MHz ( period = 8.039 ns )                    ; clock:inst|clk_sig_key_20ms[0]  ; clock:inst|clk_sig_key_20ms[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 124.46 MHz ( period = 8.035 ns )                    ; clock:inst|clk_sig_key_20ms[0]  ; clock:inst|clk_sig_key_20ms[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.326 ns                ;
; N/A                                     ; 124.80 MHz ( period = 8.013 ns )                    ; clock:inst|clk_sig_key_20ms[3]  ; clock:inst|clk_sig_key_20ms[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.304 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; clock:inst|clk_sig_key_2ms[4]   ; clock:inst|clk_sig_key_2ms[15]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.291 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; clock:inst|clk_sig_key_20ms[2]  ; clock:inst|clk_sig_key_20ms[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.290 ns                ;
; N/A                                     ; 125.05 MHz ( period = 7.997 ns )                    ; clock:inst|clk_sig_key_20ms[10] ; clock:inst|clk_sig_key_20ms[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.288 ns                ;
; N/A                                     ; 125.52 MHz ( period = 7.967 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_sig_key_2ms[14]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 125.75 MHz ( period = 7.952 ns )                    ; clock:inst|clk_sig_key_20ms[4]  ; clock:inst|clk_sig_key_20ms[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 125.88 MHz ( period = 7.944 ns )                    ; clock:inst|clk_sig_key_2ms[2]   ; clock:inst|clk_sig_key_2ms[15]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.235 ns                ;
; N/A                                     ; 125.94 MHz ( period = 7.940 ns )                    ; clock:inst|clk_sig_key_2ms[5]   ; clock:inst|clk_sig_key_2ms[8]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.231 ns                ;
; N/A                                     ; 125.98 MHz ( period = 7.938 ns )                    ; clock:inst|clk_sig_key_20ms[6]  ; clock:inst|clk_sig_key_20ms[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.229 ns                ;
; N/A                                     ; 126.04 MHz ( period = 7.934 ns )                    ; clock:inst|clk_sig_key_20ms[2]  ; clock:inst|clk_sig_key_20ms[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.225 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; clock:inst|clk_sig_key_20ms[1]  ; clock:inst|clk_sig_key_20ms[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.224 ns                ;
; N/A                                     ; 126.07 MHz ( period = 7.932 ns )                    ; clock:inst|clk_sig_key_20ms[10] ; clock:inst|clk_sig_key_20ms[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.223 ns                ;
; N/A                                     ; 126.17 MHz ( period = 7.926 ns )                    ; clock:inst|clk_sig_key_2ms[7]   ; clock:inst|clk_sig_key_2ms[0]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.217 ns                ;
; N/A                                     ; 126.36 MHz ( period = 7.914 ns )                    ; clock:inst|clk_sig_key_2ms[7]   ; clock:inst|clk_sig_key_2ms[9]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.205 ns                ;
; N/A                                     ; 126.41 MHz ( period = 7.911 ns )                    ; clock:inst|clk_sig_key_2ms[4]   ; clock:inst|clk_sig_key_2ms[14]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.202 ns                ;
; N/A                                     ; 127.10 MHz ( period = 7.868 ns )                    ; clock:inst|clk_sig_key_20ms[1]  ; clock:inst|clk_sig_key_20ms[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.159 ns                ;
; N/A                                     ; 127.29 MHz ( period = 7.856 ns )                    ; clock:inst|clk_sig_key_2ms[5]   ; clock:inst|clk_sig_key_2ms[16]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 127.31 MHz ( period = 7.855 ns )                    ; clock:inst|clk_sig_key_2ms[2]   ; clock:inst|clk_sig_key_2ms[14]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.146 ns                ;
; N/A                                     ; 127.39 MHz ( period = 7.850 ns )                    ; clock:inst|clk_sig_key_2ms[6]   ; clock:inst|clk_sig_key_2ms[8]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.141 ns                ;
; N/A                                     ; 127.60 MHz ( period = 7.837 ns )                    ; clock:inst|clk_sig_key_20ms[0]  ; clock:inst|clk_sig_key_20ms[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.128 ns                ;
; N/A                                     ; 127.63 MHz ( period = 7.835 ns )                    ; key:inst2|key_stt[1]            ; key:inst2|key_code[0]           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.126 ns                ;
; N/A                                     ; 127.89 MHz ( period = 7.819 ns )                    ; clock:inst|clk_sig_key_20ms[2]  ; clock:inst|clk_sig_key_20ms[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.110 ns                ;
; N/A                                     ; 127.93 MHz ( period = 7.817 ns )                    ; clock:inst|clk_sig_key_20ms[10] ; clock:inst|clk_sig_key_20ms[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 127.99 MHz ( period = 7.813 ns )                    ; clock:inst|clk_sig_key_20ms[9]  ; clock:inst|clk_sig_key_20ms[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.104 ns                ;
; N/A                                     ; 127.99 MHz ( period = 7.813 ns )                    ; clock:inst|clk_sig_key_20ms[7]  ; clock:inst|clk_sig_key_20ms[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.104 ns                ;
; N/A                                     ; 128.24 MHz ( period = 7.798 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_sig_key_2ms[5]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.089 ns                ;
; N/A                                     ; 128.25 MHz ( period = 7.797 ns )                    ; clock:inst|clk_sig_txd[5]       ; clock:inst|clk_sig_txd[6]       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.088 ns                ;
; N/A                                     ; 128.27 MHz ( period = 7.796 ns )                    ; clock:inst|clk_sig_key_20ms[2]  ; clock:inst|clk_sig_key_20ms[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.087 ns                ;
; N/A                                     ; 128.32 MHz ( period = 7.793 ns )                    ; clock:inst|clk_sig_key_20ms[3]  ; clock:inst|clk_sig_key_20ms[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 128.34 MHz ( period = 7.792 ns )                    ; clock:inst|clk_sig_key_20ms[2]  ; clock:inst|clk_sig_key_20ms[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.083 ns                ;
; N/A                                     ; 128.37 MHz ( period = 7.790 ns )                    ; clock:inst|clk_sig_key_20ms[10] ; clock:inst|clk_sig_key_20ms[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.081 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_sig_key_2ms[9]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.079 ns                ;
; N/A                                     ; 128.44 MHz ( period = 7.786 ns )                    ; clock:inst|clk_sig_key_2ms[5]   ; clock:inst|clk_sig_key_2ms[15]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.077 ns                ;
; N/A                                     ; 128.44 MHz ( period = 7.786 ns )                    ; clock:inst|clk_sig_key_2ms[8]   ; clock:inst|clk_sig_key_2ms[15]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.077 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; clock:inst|clk_sig_key_2ms[7]   ; clock:inst|clk_sig_key_2ms[11]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 128.58 MHz ( period = 7.777 ns )                    ; clock:inst|clk_sig_key_20ms[8]  ; clock:inst|clk_sig_key_20ms[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.068 ns                ;
; N/A                                     ; 128.68 MHz ( period = 7.771 ns )                    ; clock:inst|clk_sig_key_2ms[12]  ; clock:inst|clk_sig_key_2ms[15]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.062 ns                ;
; N/A                                     ; 128.73 MHz ( period = 7.768 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.059 ns                ;
; N/A                                     ; 128.73 MHz ( period = 7.768 ns )                    ; clock:inst|clk_sig_key_2ms[11]  ; clock:inst|clk_sig_key_2ms[0]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.059 ns                ;
; N/A                                     ; 128.77 MHz ( period = 7.766 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.057 ns                ;
; N/A                                     ; 128.83 MHz ( period = 7.762 ns )                    ; clock:inst|clk_sig_key_2ms[13]  ; clock:inst|clk_sig_key_2ms[16]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.053 ns                ;
; N/A                                     ; 128.97 MHz ( period = 7.754 ns )                    ; clock:inst|clk_sig_key_20ms[0]  ; clock:inst|clk_sig_key_20ms[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.045 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; clock:inst|clk_sig_key_20ms[1]  ; clock:inst|clk_sig_key_20ms[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 129.07 MHz ( period = 7.748 ns )                    ; clock:inst|clk_sig_key_2ms[2]   ; clock:inst|clk_sig_key_2ms[7]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 129.27 MHz ( period = 7.736 ns )                    ; clock:inst|clk_sig_key_20ms[0]  ; clock:inst|clk_sig_key_20ms[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.027 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; clock:inst|clk_sig_key_20ms[4]  ; clock:inst|clk_sig_key_20ms[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.023 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; clock:inst|clk_sig_key_2ms[4]   ; clock:inst|clk_sig_key_2ms[9]   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.023 ns                ;
; N/A                                     ; 129.37 MHz ( period = 7.730 ns )                    ; clock:inst|clk_sig_key_20ms[1]  ; clock:inst|clk_sig_key_20ms[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.021 ns                ;
; N/A                                     ; 129.40 MHz ( period = 7.728 ns )                    ; clock:inst|clk_sig_key_20ms[3]  ; clock:inst|clk_sig_key_20ms[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.019 ns                ;
; N/A                                     ; 129.43 MHz ( period = 7.726 ns )                    ; clock:inst|clk_sig_key_20ms[1]  ; clock:inst|clk_sig_key_20ms[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.017 ns                ;
; N/A                                     ; 129.57 MHz ( period = 7.718 ns )                    ; clock:inst|clk_sig_key_20ms[6]  ; clock:inst|clk_sig_key_20ms[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.009 ns                ;
; N/A                                     ; 129.92 MHz ( period = 7.697 ns )                    ; clock:inst|clk_sig_key_2ms[5]   ; clock:inst|clk_sig_key_2ms[14]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.988 ns                ;
; N/A                                     ; 129.92 MHz ( period = 7.697 ns )                    ; clock:inst|clk_sig_key_2ms[8]   ; clock:inst|clk_sig_key_2ms[14]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.988 ns                ;
; N/A                                     ; 129.94 MHz ( period = 7.696 ns )                    ; clock:inst|clk_sig_key_2ms[6]   ; clock:inst|clk_sig_key_2ms[15]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 130.17 MHz ( period = 7.682 ns )                    ; clock:inst|clk_sig_key_2ms[12]  ; clock:inst|clk_sig_key_2ms[14]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 130.28 MHz ( period = 7.676 ns )                    ; clock:inst|clk_sig_key_2ms[2]   ; clock:inst|clk_sig_key_2ms[0]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.967 ns                ;
; N/A                                     ; 130.28 MHz ( period = 7.676 ns )                    ; clock:inst|clk_sig_key_2ms[2]   ; clock:inst|clk_sig_key_2ms[9]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.967 ns                ;
; N/A                                     ; 130.33 MHz ( period = 7.673 ns )                    ; clock:inst|clk_sig_key_20ms[0]  ; clock:inst|clk_sig_key_20ms[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.964 ns                ;
; N/A                                     ; 130.43 MHz ( period = 7.667 ns )                    ; clock:inst|clk_sig_key_20ms[4]  ; clock:inst|clk_sig_key_20ms[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.958 ns                ;
; N/A                                     ; 130.45 MHz ( period = 7.666 ns )                    ; clock:inst|clk_sig_key_2ms[7]   ; clock:inst|clk_sig_key_2ms[12]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 130.67 MHz ( period = 7.653 ns )                    ; clock:inst|clk_sig_key_20ms[6]  ; clock:inst|clk_sig_key_20ms[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.944 ns                ;
; N/A                                     ; 130.67 MHz ( period = 7.653 ns )                    ; clock:inst|clk_sig_key_2ms[9]   ; clock:inst|clk_sig_key_2ms[15]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.944 ns                ;
; N/A                                     ; 130.68 MHz ( period = 7.652 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_sig_key_2ms[11]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.943 ns                ;
; N/A                                     ; 130.70 MHz ( period = 7.651 ns )                    ; clock:inst|clk_sig_key_2ms[2]   ; clock:inst|clk_sig_key_2ms[6]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_sig_key_2ms[7]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.941 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_key_20ms         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.925 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; clock:inst|clk_sig_txd[4]       ; clock:inst|clk_sig_txd[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.925 ns                ;
; N/A                                     ; 131.22 MHz ( period = 7.621 ns )                    ; clock:inst|clk_sig_key_20ms[9]  ; clock:inst|clk_sig_key_20ms[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.912 ns                ;
; N/A                                     ; 131.23 MHz ( period = 7.620 ns )                    ; clock:inst|clk_sig_key_20ms[9]  ; clock:inst|clk_sig_key_20ms[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.911 ns                ;
; N/A                                     ; 131.27 MHz ( period = 7.618 ns )                    ; clock:inst|clk_sig_key_20ms[9]  ; clock:inst|clk_sig_key_20ms[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.909 ns                ;
; N/A                                     ; 131.30 MHz ( period = 7.616 ns )                    ; clock:inst|clk_sig_key_20ms[9]  ; clock:inst|clk_sig_key_20ms[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.907 ns                ;
; N/A                                     ; 131.35 MHz ( period = 7.613 ns )                    ; clock:inst|clk_sig_key_20ms[3]  ; clock:inst|clk_sig_key_20ms[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 131.35 MHz ( period = 7.613 ns )                    ; clock:inst|clk_sig_key_2ms[7]   ; clock:inst|clk_sig_key_2ms[5]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 131.44 MHz ( period = 7.608 ns )                    ; clock:inst|clk_sig_key_20ms[9]  ; clock:inst|clk_sig_key_20ms[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.899 ns                ;
; N/A                                     ; 131.46 MHz ( period = 7.607 ns )                    ; clock:inst|clk_sig_key_20ms[9]  ; clock:inst|clk_sig_key_20ms[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.898 ns                ;
; N/A                                     ; 131.46 MHz ( period = 7.607 ns )                    ; clock:inst|clk_sig_key_2ms[6]   ; clock:inst|clk_sig_key_2ms[14]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.898 ns                ;
; N/A                                     ; 131.48 MHz ( period = 7.606 ns )                    ; clock:inst|clk_sig_key_20ms[9]  ; clock:inst|clk_sig_key_20ms[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.897 ns                ;
; N/A                                     ; 131.48 MHz ( period = 7.606 ns )                    ; clock:inst|clk_sig_key_2ms[11]  ; clock:inst|clk_sig_key_2ms[15]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.897 ns                ;
; N/A                                     ; 131.49 MHz ( period = 7.605 ns )                    ; clock:inst|clk_sig_key_20ms[9]  ; clock:inst|clk_sig_key_20ms[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.896 ns                ;
; N/A                                     ; 131.65 MHz ( period = 7.596 ns )                    ; clock:inst|clk_sig_key_2ms[4]   ; clock:inst|clk_sig_key_2ms[11]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.887 ns                ;
; N/A                                     ; 131.68 MHz ( period = 7.594 ns )                    ; clock:inst|clk_sig_key_20ms[2]  ; clock:inst|clk_sig_key_20ms[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.885 ns                ;
; N/A                                     ; 131.68 MHz ( period = 7.594 ns )                    ; clock:inst|clk_sig_key_2ms[4]   ; clock:inst|clk_sig_key_2ms[7]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.885 ns                ;
; N/A                                     ; 131.70 MHz ( period = 7.593 ns )                    ; clock:inst|clk_sig_key_20ms[7]  ; clock:inst|clk_sig_key_20ms[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 131.70 MHz ( period = 7.593 ns )                    ; clock:inst|clk_sig_key_20ms[0]  ; clock:inst|clk_sig_key_20ms[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 131.72 MHz ( period = 7.592 ns )                    ; clock:inst|clk_sig_key_20ms[10] ; clock:inst|clk_sig_key_20ms[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.883 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; clock:inst|clk_sig_key_20ms[3]  ; clock:inst|clk_sig_key_20ms[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 131.82 MHz ( period = 7.586 ns )                    ; clock:inst|clk_sig_key_20ms[3]  ; clock:inst|clk_sig_key_20ms[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.877 ns                ;
; N/A                                     ; 132.21 MHz ( period = 7.564 ns )                    ; clock:inst|clk_sig_key_2ms[9]   ; clock:inst|clk_sig_key_2ms[14]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.855 ns                ;
; N/A                                     ; 132.22 MHz ( period = 7.563 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.854 ns                ;
; N/A                                     ; 132.33 MHz ( period = 7.557 ns )                    ; clock:inst|clk_sig_key_20ms[8]  ; clock:inst|clk_sig_key_20ms[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.848 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; clock:inst|clk_sig_key_20ms[4]  ; clock:inst|clk_sig_key_20ms[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.843 ns                ;
; N/A                                     ; 132.63 MHz ( period = 7.540 ns )                    ; clock:inst|clk_sig_key_2ms[2]   ; clock:inst|clk_sig_key_2ms[11]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.831 ns                ;
; N/A                                     ; 132.63 MHz ( period = 7.540 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_sig_key_2ms[12]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.831 ns                ;
; N/A                                     ; 132.66 MHz ( period = 7.538 ns )                    ; clock:inst|clk_sig_key_20ms[6]  ; clock:inst|clk_sig_key_20ms[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.829 ns                ;
; N/A                                     ; 132.82 MHz ( period = 7.529 ns )                    ; clock:inst|clk_sig_key_20ms[4]  ; clock:inst|clk_sig_key_20ms[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.820 ns                ;
; N/A                                     ; 132.84 MHz ( period = 7.528 ns )                    ; clock:inst|clk_sig_key_20ms[7]  ; clock:inst|clk_sig_key_20ms[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.819 ns                ;
; N/A                                     ; 132.84 MHz ( period = 7.528 ns )                    ; clock:inst|clk_sig_key_20ms[1]  ; clock:inst|clk_sig_key_20ms[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.819 ns                ;
; N/A                                     ; 132.89 MHz ( period = 7.525 ns )                    ; clock:inst|clk_sig_key_20ms[4]  ; clock:inst|clk_sig_key_20ms[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 133.01 MHz ( period = 7.518 ns )                    ; clock:inst|clk_sig_key_2ms[5]   ; clock:inst|clk_sig_key_2ms[9]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.809 ns                ;
; N/A                                     ; 133.03 MHz ( period = 7.517 ns )                    ; clock:inst|clk_sig_key_2ms[11]  ; clock:inst|clk_sig_key_2ms[14]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.808 ns                ;
; N/A                                     ; 133.07 MHz ( period = 7.515 ns )                    ; clock:inst|clk_sig_key_20ms[6]  ; clock:inst|clk_sig_key_20ms[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.806 ns                ;
; N/A                                     ; 133.14 MHz ( period = 7.511 ns )                    ; clock:inst|clk_sig_key_20ms[6]  ; clock:inst|clk_sig_key_20ms[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 133.14 MHz ( period = 7.511 ns )                    ; clock:inst|clk_sig_key_20ms[2]  ; clock:inst|clk_sig_key_20ms[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 133.28 MHz ( period = 7.503 ns )                    ; clock:inst|clk_sig_key_20ms[0]  ; clock:inst|clk_sig_key_20ms[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.794 ns                ;
; N/A                                     ; 133.28 MHz ( period = 7.503 ns )                    ; clock:inst|clk_sig_key_20ms[5]  ; clock:inst|clk_sig_key_20ms[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.794 ns                ;
; N/A                                     ; 133.32 MHz ( period = 7.501 ns )                    ; clock:inst|clk_sig_key_20ms[0]  ; clock:inst|clk_sig_key_20ms[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.792 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; key:inst2|key_stt[0]            ; key:inst2|key_code[0]           ; clk_in     ; clk_in   ; None                        ; None                      ; 6.791 ns                ;
; N/A                                     ; 133.37 MHz ( period = 7.498 ns )                    ; clock:inst|clk_sig_key_2ms[2]   ; clock:inst|clk_sig_key_2ms[3]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.789 ns                ;
; N/A                                     ; 133.42 MHz ( period = 7.495 ns )                    ; clock:inst|clk_sig_key_20ms[10] ; clock:inst|clk_sig_key_20ms[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.786 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; clock:inst|clk_sig_key_20ms[10] ; clock:inst|clk_sig_key_20ms[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.784 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; clock:inst|clk_sig_key_20ms[2]  ; clock:inst|clk_sig_key_20ms[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.784 ns                ;
; N/A                                     ; 133.48 MHz ( period = 7.492 ns )                    ; clock:inst|clk_sig_key_20ms[8]  ; clock:inst|clk_sig_key_20ms[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 133.49 MHz ( period = 7.491 ns )                    ; clock:inst|clk_sig_key_2ms[5]   ; clock:inst|clk_sig_key_2ms[0]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.782 ns                ;
; N/A                                     ; 133.62 MHz ( period = 7.484 ns )                    ; clock:inst|clk_sig_key_20ms[10] ; clock:inst|clk_sig_key_20ms[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.775 ns                ;
; N/A                                     ; 133.62 MHz ( period = 7.484 ns )                    ; clock:inst|clk_sig_key_2ms[7]   ; clock:inst|clk_sig_key_2ms[13]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.775 ns                ;
; N/A                                     ; 133.62 MHz ( period = 7.484 ns )                    ; clock:inst|clk_sig_key_2ms[4]   ; clock:inst|clk_sig_key_2ms[12]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.775 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; clock:inst|clk_sig_key_20ms[10] ; clock:inst|clk_sig_key_20ms[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.773 ns                ;
; N/A                                     ; 133.85 MHz ( period = 7.471 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_key_2ms          ; clk_in     ; clk_in   ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 133.96 MHz ( period = 7.465 ns )                    ; clock:inst|clk_sig_key_2ms[8]   ; clock:inst|clk_sig_key_2ms[10]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.756 ns                ;
; N/A                                     ; 134.14 MHz ( period = 7.455 ns )                    ; clock:inst|clk_sig_key_2ms[11]  ; clock:inst|clk_sig_key_2ms[5]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.746 ns                ;
; N/A                                     ; 134.32 MHz ( period = 7.445 ns )                    ; clock:inst|clk_sig_key_20ms[1]  ; clock:inst|clk_sig_key_20ms[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 134.59 MHz ( period = 7.430 ns )                    ; clock:inst|clk_sig_key_20ms[2]  ; clock:inst|clk_sig_key_20ms[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 134.59 MHz ( period = 7.430 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_sig_key_2ms[6]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 134.63 MHz ( period = 7.428 ns )                    ; clock:inst|clk_sig_key_2ms[6]   ; clock:inst|clk_sig_key_2ms[9]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.719 ns                ;
; N/A                                     ; 134.63 MHz ( period = 7.428 ns )                    ; clock:inst|clk_sig_key_2ms[2]   ; clock:inst|clk_sig_key_2ms[12]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.719 ns                ;
; N/A                                     ; 134.64 MHz ( period = 7.427 ns )                    ; clock:inst|clk_sig_key_20ms[1]  ; clock:inst|clk_sig_key_20ms[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.718 ns                ;
; N/A                                     ; 134.90 MHz ( period = 7.413 ns )                    ; clock:inst|clk_sig_key_20ms[7]  ; clock:inst|clk_sig_key_20ms[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.704 ns                ;
; N/A                                     ; 134.92 MHz ( period = 7.412 ns )                    ; clock:inst|clk_sig_key_2ms[10]  ; clock:inst|clk_sig_key_2ms[15]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.703 ns                ;
; N/A                                     ; 135.19 MHz ( period = 7.397 ns )                    ; clock:inst|clk_sig_key_2ms[13]  ; clock:inst|clk_sig_key_2ms[0]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.688 ns                ;
; N/A                                     ; 135.32 MHz ( period = 7.390 ns )                    ; clock:inst|clk_sig_key_20ms[7]  ; clock:inst|clk_sig_key_20ms[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.681 ns                ;
; N/A                                     ; 135.35 MHz ( period = 7.388 ns )                    ; clock:inst|clk_sig_key_20ms[3]  ; clock:inst|clk_sig_key_20ms[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.679 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; clock:inst|clk_sig_key_20ms[7]  ; clock:inst|clk_sig_key_20ms[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.677 ns                ;
; N/A                                     ; 135.46 MHz ( period = 7.382 ns )                    ; clock:inst|clk_sig_key_2ms[5]   ; clock:inst|clk_sig_key_2ms[11]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.673 ns                ;
; N/A                                     ; 135.50 MHz ( period = 7.380 ns )                    ; clock:inst|clk_sig_key_2ms[5]   ; clock:inst|clk_sig_key_2ms[7]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.671 ns                ;
; N/A                                     ; 135.56 MHz ( period = 7.377 ns )                    ; clock:inst|clk_sig_txd[5]       ; clock:inst|clk_sig_txd[7]       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.668 ns                ;
; N/A                                     ; 135.56 MHz ( period = 7.377 ns )                    ; clock:inst|clk_sig_key_20ms[8]  ; clock:inst|clk_sig_key_20ms[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.668 ns                ;
; N/A                                     ; 135.61 MHz ( period = 7.374 ns )                    ; clock:inst|clk_sig_key_2ms[4]   ; clock:inst|clk_sig_key_2ms[6]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.665 ns                ;
; N/A                                     ; 135.70 MHz ( period = 7.369 ns )                    ; clock:inst|clk_sig_txd[4]       ; clock:inst|clk_sig_txd[5]       ; clk_in     ; clk_in   ; None                        ; None                      ; 6.660 ns                ;
; N/A                                     ; 135.80 MHz ( period = 7.364 ns )                    ; clock:inst|clk_sig_key_20ms[1]  ; clock:inst|clk_sig_key_20ms[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.655 ns                ;
; N/A                                     ; 135.81 MHz ( period = 7.363 ns )                    ; clock:inst|clk_sig_key_2ms[2]   ; clock:inst|clk_sig_key_2ms[5]   ; clk_in     ; clk_in   ; None                        ; None                      ; 6.654 ns                ;
; N/A                                     ; 135.91 MHz ( period = 7.358 ns )                    ; clock:inst|clk_sig_key_2ms[3]   ; clock:inst|clk_sig_key_2ms[13]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.649 ns                ;
; N/A                                     ; 135.98 MHz ( period = 7.354 ns )                    ; clock:inst|clk_sig_key_20ms[8]  ; clock:inst|clk_sig_key_20ms[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.645 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; clock:inst|clk_sig_key_20ms[8]  ; clock:inst|clk_sig_key_20ms[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; clock:inst|clk_sig_key_20ms[2]  ; clock:inst|clk_sig_key_20ms[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.39 MHz ( period = 7.332 ns )                    ; clock:inst|clk_sig_key_2ms[9]   ; clock:inst|clk_sig_key_2ms[10]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.623 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; key:inst2|key_stt[1]            ; key:inst2|key_code[1]           ; clk_in     ; clk_in   ; None                        ; None                      ; 6.618 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; clock:inst|clk_sig_key_20ms[4]  ; clock:inst|clk_sig_key_20ms[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.618 ns                ;
; N/A                                     ; 136.56 MHz ( period = 7.323 ns )                    ; clock:inst|clk_sig_key_2ms[10]  ; clock:inst|clk_sig_key_2ms[14]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 136.74 MHz ( period = 7.313 ns )                    ; clock:inst|clk_sig_key_20ms[6]  ; clock:inst|clk_sig_key_20ms[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.604 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+--------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                    ; To Clock ;
+-------+--------------+------------+--------+-----------------------+----------+
; N/A   ; None         ; 1.352 ns   ; col[0] ; key:inst2|A_SIG       ; clk_in   ;
; N/A   ; None         ; 0.761 ns   ; col[1] ; key:inst2|A_SIG       ; clk_in   ;
; N/A   ; None         ; -0.415 ns  ; col[0] ; key:inst2|col_tmp[0]  ; clk_in   ;
; N/A   ; None         ; -0.415 ns  ; col[0] ; key:inst2|col_tmp[1]  ; clk_in   ;
; N/A   ; None         ; -0.797 ns  ; col[0] ; key:inst2|key_code[1] ; clk_in   ;
; N/A   ; None         ; -1.183 ns  ; col[1] ; key:inst2|col_tmp[0]  ; clk_in   ;
; N/A   ; None         ; -1.183 ns  ; col[1] ; key:inst2|col_tmp[1]  ; clk_in   ;
; N/A   ; None         ; -1.587 ns  ; col[1] ; key:inst2|key_code[1] ; clk_in   ;
; N/A   ; None         ; -2.007 ns  ; col[0] ; key:inst2|key_code[0] ; clk_in   ;
; N/A   ; None         ; -3.214 ns  ; col[1] ; key:inst2|key_code[0] ; clk_in   ;
+-------+--------------+------------+--------+-----------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                   ; To      ; From Clock ;
+-------+--------------+------------+------------------------+---------+------------+
; N/A   ; None         ; 15.065 ns  ; key:inst2|row_sig[1]   ; row[1]  ; clk_in     ;
; N/A   ; None         ; 14.930 ns  ; key:inst2|row_sig[0]   ; row[0]  ; clk_in     ;
; N/A   ; None         ; 13.534 ns  ; uart_txd:inst1|txd_out ; txd_out ; clk_in     ;
+-------+--------------+------------+------------------------+---------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+--------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                    ; To Clock ;
+---------------+-------------+-----------+--------+-----------------------+----------+
; N/A           ; None        ; 4.356 ns  ; col[1] ; key:inst2|col_tmp[1]  ; clk_in   ;
; N/A           ; None        ; 3.768 ns  ; col[1] ; key:inst2|key_code[0] ; clk_in   ;
; N/A           ; None        ; 2.561 ns  ; col[0] ; key:inst2|key_code[0] ; clk_in   ;
; N/A           ; None        ; 2.557 ns  ; col[0] ; key:inst2|col_tmp[0]  ; clk_in   ;
; N/A           ; None        ; 2.141 ns  ; col[1] ; key:inst2|key_code[1] ; clk_in   ;
; N/A           ; None        ; 1.737 ns  ; col[1] ; key:inst2|col_tmp[0]  ; clk_in   ;
; N/A           ; None        ; 1.351 ns  ; col[0] ; key:inst2|key_code[1] ; clk_in   ;
; N/A           ; None        ; 0.969 ns  ; col[0] ; key:inst2|col_tmp[1]  ; clk_in   ;
; N/A           ; None        ; -0.207 ns ; col[1] ; key:inst2|A_SIG       ; clk_in   ;
; N/A           ; None        ; -0.798 ns ; col[0] ; key:inst2|A_SIG       ; clk_in   ;
+---------------+-------------+-----------+--------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 18 09:02:12 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uart_txd_bdf -c uart_txd_bdf
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock:inst|clk_key_2ms" as buffer
    Info: Detected ripple clock "clock:inst|clk_key_20ms" as buffer
    Info: Detected ripple clock "clock:inst|clk_txd_sig" as buffer
Info: Clock "clk_in" has Internal fmax of 107.04 MHz between source register "key:inst2|row_sig[1]" and destination register "key:inst2|A_SIG" (period= 9.342 ns)
    Info: + Longest register to register delay is 6.999 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N8; Fanout = 3; REG Node = 'key:inst2|row_sig[1]'
        Info: 2: + IC(2.021 ns) + CELL(0.740 ns) = 2.761 ns; Loc. = LC_X4_Y7_N0; Fanout = 1; COMB Node = 'key:inst2|A_SIG~0'
        Info: 3: + IC(3.647 ns) + CELL(0.591 ns) = 6.999 ns; Loc. = LC_X16_Y10_N0; Fanout = 7; REG Node = 'key:inst2|A_SIG'
        Info: Total cell delay = 1.331 ns ( 19.02 % )
        Info: Total interconnect delay = 5.668 ns ( 80.98 % )
    Info: - Smallest clock skew is -1.634 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 8.634 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N4; Fanout = 21; REG Node = 'clock:inst|clk_key_2ms'
            Info: 3: + IC(3.521 ns) + CELL(0.918 ns) = 8.634 ns; Loc. = LC_X16_Y10_N0; Fanout = 7; REG Node = 'key:inst2|A_SIG'
            Info: Total cell delay = 3.375 ns ( 39.09 % )
            Info: Total interconnect delay = 5.259 ns ( 60.91 % )
        Info: - Longest clock path from clock "clk_in" to source register is 10.268 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y10_N5; Fanout = 3; REG Node = 'clock:inst|clk_key_20ms'
            Info: 3: + IC(5.155 ns) + CELL(0.918 ns) = 10.268 ns; Loc. = LC_X5_Y5_N8; Fanout = 3; REG Node = 'key:inst2|row_sig[1]'
            Info: Total cell delay = 3.375 ns ( 32.87 % )
            Info: Total interconnect delay = 6.893 ns ( 67.13 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "key:inst2|A_SIG" (data pin = "col[0]", clock pin = "clk_in") is 1.352 ns
    Info: + Longest pin to register delay is 9.653 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_40; Fanout = 5; PIN Node = 'col[0]'
        Info: 2: + IC(4.083 ns) + CELL(0.200 ns) = 5.415 ns; Loc. = LC_X4_Y7_N0; Fanout = 1; COMB Node = 'key:inst2|A_SIG~0'
        Info: 3: + IC(3.647 ns) + CELL(0.591 ns) = 9.653 ns; Loc. = LC_X16_Y10_N0; Fanout = 7; REG Node = 'key:inst2|A_SIG'
        Info: Total cell delay = 1.923 ns ( 19.92 % )
        Info: Total interconnect delay = 7.730 ns ( 80.08 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 8.634 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N4; Fanout = 21; REG Node = 'clock:inst|clk_key_2ms'
        Info: 3: + IC(3.521 ns) + CELL(0.918 ns) = 8.634 ns; Loc. = LC_X16_Y10_N0; Fanout = 7; REG Node = 'key:inst2|A_SIG'
        Info: Total cell delay = 3.375 ns ( 39.09 % )
        Info: Total interconnect delay = 5.259 ns ( 60.91 % )
Info: tco from clock "clk_in" to destination pin "row[1]" through register "key:inst2|row_sig[1]" is 15.065 ns
    Info: + Longest clock path from clock "clk_in" to source register is 10.268 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y10_N5; Fanout = 3; REG Node = 'clock:inst|clk_key_20ms'
        Info: 3: + IC(5.155 ns) + CELL(0.918 ns) = 10.268 ns; Loc. = LC_X5_Y5_N8; Fanout = 3; REG Node = 'key:inst2|row_sig[1]'
        Info: Total cell delay = 3.375 ns ( 32.87 % )
        Info: Total interconnect delay = 6.893 ns ( 67.13 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.421 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N8; Fanout = 3; REG Node = 'key:inst2|row_sig[1]'
        Info: 2: + IC(2.099 ns) + CELL(2.322 ns) = 4.421 ns; Loc. = PIN_42; Fanout = 0; PIN Node = 'row[1]'
        Info: Total cell delay = 2.322 ns ( 52.52 % )
        Info: Total interconnect delay = 2.099 ns ( 47.48 % )
Info: th for register "key:inst2|col_tmp[1]" (data pin = "col[1]", clock pin = "clk_in") is 4.356 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 8.634 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y3_N4; Fanout = 21; REG Node = 'clock:inst|clk_key_2ms'
        Info: 3: + IC(3.521 ns) + CELL(0.918 ns) = 8.634 ns; Loc. = LC_X4_Y7_N4; Fanout = 1; REG Node = 'key:inst2|col_tmp[1]'
        Info: Total cell delay = 3.375 ns ( 39.09 % )
        Info: Total interconnect delay = 5.259 ns ( 60.91 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 4.499 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_38; Fanout = 5; PIN Node = 'col[1]'
        Info: 2: + IC(2.776 ns) + CELL(0.591 ns) = 4.499 ns; Loc. = LC_X4_Y7_N4; Fanout = 1; REG Node = 'key:inst2|col_tmp[1]'
        Info: Total cell delay = 1.723 ns ( 38.30 % )
        Info: Total interconnect delay = 2.776 ns ( 61.70 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Thu Oct 18 09:02:13 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


