
# SPDX-License-Identifier: MPL-2.0

#eda_multi ignore synth

oc_chip_status_test:
        oc_chip_status_test.sv
        ../oc_chip_status
        ../../sim/ocsim_clock
        ../../sim/ocsim_reset

oc_uart_control_test:
        oc_uart_control_test.sv
        ../oc_uart_control
        ../oc_chip_status
        ../../lib/oclib_csr_adapter
        ../../lib/oclib_csr_tree_splitter
        ../../lib/oclib_csr_array
        ../../sim/ocsim_uart
        ../../sim/ocsim_data_source
        ../../sim/ocsim_data_sink
        ../../sim/ocsim_clock
        ../../sim/ocsim_reset

oc_uart_control_csr_32_noc_test:
        +define+OC_UART_CONTROL_CSR_32_NOC
        --top=oc_uart_control_test
        oc_uart_control_test

oc_uart_control_csr_32_tree_test:
        +define+OC_UART_CONTROL_CSR_32_TREE
        --top=oc_uart_control_test
        oc_uart_control_test

oc_cos_test_base: # eda_multi ignore *
        oc_cos_test.sv
        ../oc_cos
        ../../sim/ocsim_uart
        ../../sim/ocsim_clock
        ../../sim/ocsim_reset

oc_cos_test:
        oc_cos_test_base
        # TODO: maybe all cos_test params should be set by define here, with multiple targets that have different setups
        # enable internal features
        +define+OC_TARGET_PROTECT_COUNT=1
        +define+OC_TARGET_DUMMY_COUNT=1
        +define+OC_TARGET_DUMMY_USE_PLL_CLOCK=1
        +define+OC_TARGET_DUMMY_CLOCK_SELECT=0
        +define+OC_USER_CSR_COUNT=1
        # enable internal features

oc_cos_mbist_32_test:
        --top=oc_cos_test
        oc_cos_test_base
        +define+OC_MEMORY_BIST_PORT_COUNT=32

oc_cos_mbist_4x32_test:
        --top=oc_cos_test
        oc_cos_test_base
        +define+OC_USER_CSR_COUNT=4 # for now we have fixed one
        +define+OC_MEMORY_BIST_PORT_COUNT=32
