
targets		 = sim

sim_target 	 =  
sim_files	 = 
sim_hostcompile  = 
sim_subdirs	 = mem/cache/c_model peripherals/mem/c_model bus/c_model


