{
  "Top": "Testbench_add",
  "RtlTop": "Testbench_add",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "in1": {
      "index": "0",
      "type": {"dataType": "ap_uint"}
    },
    "in2": {
      "index": "1",
      "type": {"dataType": "ap_uint"}
    },
    "out": {
      "index": "2",
      "type": {"dataType": "ap_uint"}
    },
    "numReps": {
      "index": "3",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "numReps"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Testbench_add",
    "Version": "1.0",
    "DisplayName": "Testbench_add",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/add_top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AddStreams.vhd",
      "impl\/vhdl\/Testbench_add.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AddStreams.v",
      "impl\/verilog\/Testbench_add.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/uma\/Desktop\/graduation_project\/finn_hlslib\/finn-hlslib\/hls-syn-add\/sol1\/.autopilot\/db\/Testbench_add.design.xml",
    "DebugDir": "\/home\/uma\/Desktop\/graduation_project\/finn_hlslib\/finn-hlslib\/hls-syn-add\/sol1\/.debug",
    "ProtoInst": ["\/home\/uma\/Desktop\/graduation_project\/finn_hlslib\/finn-hlslib\/hls-syn-add\/sol1\/.debug\/Testbench_add.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "in1_V_V": {
      "type": "ap_fifo",
      "fifo_width": "128",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in2_V_V": {
      "type": "ap_fifo",
      "fifo_width": "128",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "numReps": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "numReps",
      "bundle_role": "default"
    },
    "out_V_V": {
      "type": "ap_fifo",
      "fifo_width": "128",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in1_V_V_dout": {
      "dir": "in",
      "width": "128"
    },
    "in1_V_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in1_V_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in2_V_V_dout": {
      "dir": "in",
      "width": "128"
    },
    "in2_V_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in2_V_V_read": {
      "dir": "out",
      "width": "1"
    },
    "out_V_V_din": {
      "dir": "out",
      "width": "128"
    },
    "out_V_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_V_write": {
      "dir": "out",
      "width": "1"
    },
    "numReps": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Testbench_add",
      "Instances": [{
          "ModuleName": "AddStreams",
          "InstanceName": "grp_AddStreams_fu_83"
        }]
    },
    "Info": {
      "AddStreams": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Testbench_add": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "AddStreams": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.913"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "203",
          "LUT": "1897",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Testbench_add": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.913"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "271",
          "LUT": "2013",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "Testbench_add",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-01-19 07:40:54 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
