*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -f filelist.f
        ../src/timescale.sv
        ../src/Divider_1.sv
        ../tb/Divider_1_tb.sv

Highest level modules:
Divider_1_tb

Total	0 error(s),   0 warning(s)
