
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/bzip2_183B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3166435 heartbeat IPC: 3.15813 cumulative IPC: 3.15813 (Simulation time: 0 hr 0 min 39 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3166437 (Simulation time: 0 hr 0 min 39 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 10304192 heartbeat IPC: 1.401 cumulative IPC: 1.401 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 17828929 heartbeat IPC: 1.32895 cumulative IPC: 1.36402 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 25216636 heartbeat IPC: 1.3536 cumulative IPC: 1.36053 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 33038673 heartbeat IPC: 1.27844 cumulative IPC: 1.33904 (Simulation time: 0 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40663698 heartbeat IPC: 1.31147 cumulative IPC: 1.33343 (Simulation time: 0 hr 3 min 26 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 49352232 heartbeat IPC: 1.15094 cumulative IPC: 1.2991 (Simulation time: 0 hr 4 min 0 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 57327929 heartbeat IPC: 1.25381 cumulative IPC: 1.29243 (Simulation time: 0 hr 4 min 33 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 65686646 heartbeat IPC: 1.19636 cumulative IPC: 1.27959 (Simulation time: 0 hr 5 min 10 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 74909361 heartbeat IPC: 1.08428 cumulative IPC: 1.25448 (Simulation time: 0 hr 5 min 45 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 84069692 heartbeat IPC: 1.09166 cumulative IPC: 1.23604 (Simulation time: 0 hr 6 min 20 sec) 
Finished CPU 0 instructions: 100000003 cycles: 80903256 cumulative IPC: 1.23604 (Simulation time: 0 hr 6 min 20 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.23604 instructions: 100000003 cycles: 80903256
cpu0_DTLB TOTAL     ACCESS:   21898385  HIT:   21442198  MISS:     456187
cpu0_DTLB LOAD      ACCESS:   17506581  HIT:   17191654  MISS:     314927
cpu0_DTLB RFO       ACCESS:    4391804  HIT:    4250544  MISS:     141260
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.2483 cycles
cpu0_ITLB TOTAL     ACCESS:   10068057  HIT:   10068057  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10068057  HIT:   10068057  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      41421  HIT:      41420  MISS:          1
cpu0_L1I LOAD      ACCESS:      41421  HIT:      41420  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 194 cycles
cpu0_STLB TOTAL     ACCESS:     456187  HIT:     455794  MISS:        393
cpu0_STLB LOAD      ACCESS:     314927  HIT:     314786  MISS:        141
cpu0_STLB RFO       ACCESS:     141260  HIT:     141008  MISS:        252
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 204.27 cycles
cpu0_L1D TOTAL     ACCESS:   20752756  HIT:   19343329  MISS:    1409427
cpu0_L1D LOAD      ACCESS:   14095167  HIT:   13039819  MISS:    1055348
cpu0_L1D RFO       ACCESS:    6657217  HIT:    6303333  MISS:     353884
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        372  HIT:        177  MISS:        195
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 79.0775 cycles
cpu0_L2C TOTAL     ACCESS:    1811648  HIT:    1198396  MISS:     613252
cpu0_L2C LOAD      ACCESS:    1055332  HIT:     692827  MISS:     362505
cpu0_L2C RFO       ACCESS:     353839  HIT:     103195  MISS:     250644
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     402282  HIT:     402210  MISS:         72
cpu0_L2C TRANSLATION ACCESS:        195  HIT:        164  MISS:         31
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 156.324 cycles
LLC TOTAL     ACCESS:     901974  HIT:     743492  MISS:     158482
LLC LOAD      ACCESS:     362503  HIT:     297922  MISS:      64581
LLC RFO       ACCESS:     250624  HIT:     183266  MISS:      67358
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     288816  HIT:     262273  MISS:      26543
LLC TRANSLATION ACCESS:         31  HIT:         31  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 523.634 cycles
Insertion Distribution: 
	LOAD 39473 0 0 0 0 0 0 0 0 0 0 0 0 0 31902 11073 
	RFO 24830 0 0 0 0 0 0 0 0 0 0 0 0 0 32930 22596 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26615 
	 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       8336  ROW_BUFFER_MISS:     122883
 DBUS AVG_CONGESTED_CYCLE:     3.9733
 WQ ROW_BUFFER_HIT:       7302  ROW_BUFFER_MISS:      85094  FULL:         12


CPU 0 Branch Prediction Accuracy: 89.4501% MPKI: 18.6246 Average ROB Occupancy at Mispredict: 32.52
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.6246
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

