#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Oct 23 17:50:00 2020
# Process ID: 8398
# Current directory: /home/aleksw/NTNU/First_Year/DDS/Project/testing/CSA_Multiplier_testing/CSA_Multiplier_testing.runs/synth_1
# Command line: vivado -log CSA_multiplier.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CSA_multiplier.tcl
# Log file: /home/aleksw/NTNU/First_Year/DDS/Project/testing/CSA_Multiplier_testing/CSA_Multiplier_testing.runs/synth_1/CSA_multiplier.vds
# Journal file: /home/aleksw/NTNU/First_Year/DDS/Project/testing/CSA_Multiplier_testing/CSA_Multiplier_testing.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source CSA_multiplier.tcl -notrace
Command: synth_design -top CSA_multiplier -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8444 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.633 ; gain = 214.516 ; free physical = 222 ; free virtual = 5472
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CSA_multiplier' [/home/aleksw/NTNU/First_Year/DDS/Project/testing/CSA_Multiplier_testing/CSA_Multiplier_testing.srcs/sources_1/new/CSA_multiplier.vhd:39]
	Parameter width_A bound to: 8 - type: integer 
	Parameter width_B bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CSA_adder_for_mult' [/home/aleksw/NTNU/First_Year/DDS/Project/testing/CSA_Multiplier_testing/CSA_Multiplier_testing.srcs/sources_1/new/CSA_adder.vhd:39]
	Parameter width bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CSA_adder_for_mult' (1#1) [/home/aleksw/NTNU/First_Year/DDS/Project/testing/CSA_Multiplier_testing/CSA_Multiplier_testing.srcs/sources_1/new/CSA_adder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'CSA_multiplier' (2#1) [/home/aleksw/NTNU/First_Year/DDS/Project/testing/CSA_Multiplier_testing/CSA_Multiplier_testing.srcs/sources_1/new/CSA_multiplier.vhd:39]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.383 ; gain = 276.266 ; free physical = 279 ; free virtual = 5506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1702.320 ; gain = 282.203 ; free physical = 276 ; free virtual = 5502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1710.324 ; gain = 290.207 ; free physical = 275 ; free virtual = 5502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1716.262 ; gain = 296.145 ; free physical = 267 ; free virtual = 5495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     16 Bit         XORs := 7     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CSA_multiplier 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module CSA_adder_for_mult 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     16 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design CSA_multiplier has port carry_out[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1840.582 ; gain = 420.465 ; free physical = 188 ; free virtual = 5384
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1843.551 ; gain = 423.434 ; free physical = 187 ; free virtual = 5383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1843.551 ; gain = 423.434 ; free physical = 188 ; free virtual = 5384
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1843.551 ; gain = 423.434 ; free physical = 193 ; free virtual = 5381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1843.551 ; gain = 423.434 ; free physical = 193 ; free virtual = 5381
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1843.551 ; gain = 423.434 ; free physical = 193 ; free virtual = 5381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1843.551 ; gain = 423.434 ; free physical = 193 ; free virtual = 5381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1843.551 ; gain = 423.434 ; free physical = 193 ; free virtual = 5381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1843.551 ; gain = 423.434 ; free physical = 193 ; free virtual = 5381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    11|
|2     |LUT3 |     1|
|3     |LUT4 |    23|
|4     |LUT5 |     3|
|5     |LUT6 |    52|
|6     |IBUF |    16|
|7     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   138|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1843.551 ; gain = 423.434 ; free physical = 193 ; free virtual = 5381
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1843.551 ; gain = 423.434 ; free physical = 194 ; free virtual = 5382
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1843.559 ; gain = 423.434 ; free physical = 194 ; free virtual = 5382
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1854.457 ; gain = 0.000 ; free physical = 254 ; free virtual = 5494
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.234 ; gain = 0.000 ; free physical = 168 ; free virtual = 5415
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1978.234 ; gain = 574.133 ; free physical = 303 ; free virtual = 5550
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.234 ; gain = 0.000 ; free physical = 303 ; free virtual = 5550
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/aleksw/NTNU/First_Year/DDS/Project/testing/CSA_Multiplier_testing/CSA_Multiplier_testing.runs/synth_1/CSA_multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CSA_multiplier_utilization_synth.rpt -pb CSA_multiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 23 17:50:44 2020...
