[root]
type=Root
children=system
dummy=0

[system]
type=System
children=cpu l2 membus physmem switch_cpus switch_cpus_1 tol2bus
mem_mode=atomic
physmem=system.physmem

[system.cpu]
type=AtomicSimpleCPU
children=dcache dtb icache itb tracer workload
checker=Null
clock=500
cpu_id=0
defer_registration=false
do_checkpoint_insts=true
do_statistics_insts=true
dtb=system.cpu.dtb
function_trace=false
function_trace_start=0
itb=system.cpu.itb
max_insts_all_threads=0
max_insts_any_thread=1
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
phase=0
progress_interval=0
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu.tracer
width=1
workload=system.cpu.workload
dcache_port=system.cpu.dcache.cpu_side
icache_port=system.cpu.icache.cpu_side

[system.cpu.dcache]
type=BaseCache
addr_range=0:18446744073709551615
assoc=2
block_size=64
forward_snoops=true
hash_delay=1
latency=1000
max_miss_count=0
mshrs=10
num_cpus=1
prefetch_data_accesses_only=false
prefetch_degree=1
prefetch_latency=10000
prefetch_on_access=false
prefetch_past_page=false
prefetch_policy=none
prefetch_serial_squash=false
prefetch_use_cpu_id=true
prefetcher_size=100
prioritizeRequests=false
repl=Null
size=65536
subblock_size=0
tgts_per_mshr=5
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu.dcache_port
mem_side=system.tol2bus.port[2]

[system.cpu.dtb]
type=AlphaTLB
size=64

[system.cpu.icache]
type=BaseCache
addr_range=0:18446744073709551615
assoc=2
block_size=64
forward_snoops=true
hash_delay=1
latency=1000
max_miss_count=0
mshrs=10
num_cpus=1
prefetch_data_accesses_only=false
prefetch_degree=1
prefetch_latency=10000
prefetch_on_access=false
prefetch_past_page=false
prefetch_policy=none
prefetch_serial_squash=false
prefetch_use_cpu_id=true
prefetcher_size=100
prioritizeRequests=false
repl=Null
size=32768
subblock_size=0
tgts_per_mshr=5
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu.icache_port
mem_side=system.tol2bus.port[1]

[system.cpu.itb]
type=AlphaTLB
size=48

[system.cpu.tracer]
type=ExeTracer

[system.cpu.workload]
type=LiveProcess
cmd=swim
cwd=output/swim-user
egid=100
env=
errout=cerr
euid=100
executable=lib/cpu2000/binaries/alpha/tru64/swim
gid=100
input=lib/cpu2000/data/swim/ref/input/swim.in
max_stack_size=67108864
output=lib/cpu2000/data/swim/ref/output/swim.out
pid=100
ppid=99
simpoint=207900000000
system=system
uid=100

[system.l2]
type=BaseCache
addr_range=0:18446744073709551615
assoc=8
block_size=64
forward_snoops=true
hash_delay=1
latency=10000
max_miss_count=0
mshrs=20
num_cpus=1
prefetch_data_accesses_only=false
prefetch_degree=1
prefetch_latency=100000
prefetch_on_access=true
prefetch_past_page=false
prefetch_policy=proxy
prefetch_serial_squash=false
prefetch_use_cpu_id=true
prefetcher_size=100
prioritizeRequests=false
repl=Null
size=2097152
subblock_size=0
tgts_per_mshr=12
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.tol2bus.port[0]
mem_side=system.membus.port[1]

[system.membus]
type=Bus
block_size=64
bus_id=0
clock=2500
header_cycles=1
responder_set=false
width=8
port=system.physmem.port[0] system.l2.mem_side

[system.physmem]
type=PhysicalMemory
file=
latency=30000
latency_var=0
null=false
range=0:268435455
zero=false
port=system.membus.port[0]

[system.switch_cpus]
type=TimingSimpleCPU
children=dtb itb tracer
checker=Null
clock=500
cpu_id=1
defer_registration=true
do_checkpoint_insts=true
do_statistics_insts=true
dtb=system.switch_cpus.dtb
function_trace=false
function_trace_start=0
itb=system.switch_cpus.itb
max_insts_all_threads=0
max_insts_any_thread=10000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
phase=0
progress_interval=0
system=system
tracer=system.switch_cpus.tracer
workload=system.cpu.workload

[system.switch_cpus.dtb]
type=AlphaTLB
size=64

[system.switch_cpus.itb]
type=AlphaTLB
size=48

[system.switch_cpus.tracer]
type=ExeTracer

[system.switch_cpus_1]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=500
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=2
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
dtb=system.switch_cpus_1.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus_1.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus_1.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=10000000
max_loads_all_threads=0
max_loads_any_thread=0
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
phase=0
predType=tournament
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
system=system
tracer=system.switch_cpus_1.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu.workload

[system.switch_cpus_1.dtb]
type=AlphaTLB
size=64

[system.switch_cpus_1.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7
FUList=system.switch_cpus_1.fuPool.FUList0 system.switch_cpus_1.fuPool.FUList1 system.switch_cpus_1.fuPool.FUList2 system.switch_cpus_1.fuPool.FUList3 system.switch_cpus_1.fuPool.FUList4 system.switch_cpus_1.fuPool.FUList5 system.switch_cpus_1.fuPool.FUList6 system.switch_cpus_1.fuPool.FUList7

[system.switch_cpus_1.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus_1.fuPool.FUList0.opList

[system.switch_cpus_1.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus_1.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus_1.fuPool.FUList1.opList0 system.switch_cpus_1.fuPool.FUList1.opList1

[system.switch_cpus_1.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus_1.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus_1.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus_1.fuPool.FUList2.opList0 system.switch_cpus_1.fuPool.FUList2.opList1 system.switch_cpus_1.fuPool.FUList2.opList2

[system.switch_cpus_1.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus_1.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus_1.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus_1.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus_1.fuPool.FUList3.opList0 system.switch_cpus_1.fuPool.FUList3.opList1 system.switch_cpus_1.fuPool.FUList3.opList2

[system.switch_cpus_1.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus_1.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus_1.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus_1.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus_1.fuPool.FUList4.opList

[system.switch_cpus_1.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus_1.fuPool.FUList5]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus_1.fuPool.FUList5.opList

[system.switch_cpus_1.fuPool.FUList5.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus_1.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus_1.fuPool.FUList6.opList0 system.switch_cpus_1.fuPool.FUList6.opList1

[system.switch_cpus_1.fuPool.FUList6.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus_1.fuPool.FUList6.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus_1.fuPool.FUList7]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus_1.fuPool.FUList7.opList

[system.switch_cpus_1.fuPool.FUList7.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus_1.itb]
type=AlphaTLB
size=48

[system.switch_cpus_1.tracer]
type=ExeTracer

[system.tol2bus]
type=Bus
block_size=64
bus_id=0
clock=1000
header_cycles=1
responder_set=false
width=64
port=system.l2.cpu_side system.cpu.icache.mem_side system.cpu.dcache.mem_side

