<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv</a>
time_elapsed: 0.027s
</pre>
<pre class="log">
user_time: 0.015238
system_time: 0.011427999999999999
ram_usage: 9472

module cct (
	stim1,
	stim2
);
	input stim1;
	input stim2;
	mod amod(stim1);
	mod bmod(stim2);
endmodule
module mod (in);
	input in;
	always @(posedge in) begin : keep
		reg hold;
		hold = in;
	end
endmodule
module wave;
	reg stim1;
	wire stim2;
	cct a(
		stim1,
		stim2
	);
	initial begin : wave1
		#(100) fork : innerwave
			reg hold;
		join
		#(150) stim1 = 0;
	end
endmodule

</pre>
</body>