Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: IO_Handler_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IO_Handler_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IO_Handler_Top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : IO_Handler_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/sf_Xilinx/gfau/design/vhdl/io/why/gt8.vhd" into library work
Parsing entity <gt8>.
Parsing architecture <structural> of entity <gt8>.
Parsing VHDL file "/media/sf_Xilinx/gfau/design/vhdl/io/why/gt4.vhd" into library work
Parsing entity <gt4>.
Parsing architecture <structural> of entity <gt4>.
Parsing VHDL file "/media/sf_Xilinx/gfau/design/vhdl/io/why/gt12.vhd" into library work
Parsing entity <gt12>.
Parsing architecture <structural> of entity <gt12>.
Parsing VHDL file "/media/sf_Xilinx/gfau/design/vhdl/io/why/serialize.vhd" into library work
Parsing entity <serialize>.
Parsing architecture <Behavioral> of entity <serialize>.
Parsing VHDL file "/media/sf_Xilinx/gfau/design/vhdl/io/why/io_port.vhd" into library work
Parsing entity <io_port>.
Parsing architecture <Behavioral> of entity <io_port>.
Parsing VHDL file "/media/sf_Xilinx/gfau/design/vhdl/io/why/IO_Handler.vhd" into library work
Parsing entity <IO_Handler_FSM>.
Parsing architecture <Behavioral> of entity <io_handler_fsm>.
Parsing VHDL file "/media/sf_Xilinx/gfau/design/vhdl/io/why/data_deserialize.vhd" into library work
Parsing entity <data_deserialize>.
Parsing architecture <Behavioral> of entity <data_deserialize>.
Parsing VHDL file "/media/sf_Xilinx/gfau/design/vhdl/io/why/count_decoder.vhd" into library work
Parsing entity <count_decoder>.
Parsing architecture <structural> of entity <count_decoder>.
Parsing VHDL file "/media/sf_Xilinx/gfau/design/vhdl/io/why/clk_counter.vhd" into library work
Parsing entity <clk_counter>.
Parsing architecture <Behavioral> of entity <clk_counter>.
Parsing VHDL file "/media/sf_Xilinx/gfau/design/vhdl/io/why/IO_Handler_Top.vhd" into library work
Parsing entity <IO_Handler_Top>.
Parsing architecture <Behavioral> of entity <io_handler_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <IO_Handler_Top> (architecture <Behavioral>) from library <work>.

Elaborating entity <IO_Handler_FSM> (architecture <Behavioral>) from library <work>.

Elaborating entity <data_deserialize> (architecture <Behavioral>) from library <work>.

Elaborating entity <serialize> (architecture <Behavioral>) from library <work>.

Elaborating entity <count_decoder> (architecture <structural>) from library <work>.

Elaborating entity <gt4> (architecture <structural>) from library <work>.

Elaborating entity <gt8> (architecture <structural>) from library <work>.

Elaborating entity <gt12> (architecture <structural>) from library <work>.

Elaborating entity <clk_counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <io_port> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/media/sf_Xilinx/gfau/design/vhdl/io/why/IO_Handler_Top.vhd" Line 169: <bufg> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IO_Handler_Top>.
    Related source file is "/media/sf_Xilinx/gfau/design/vhdl/io/why/IO_Handler_Top.vhd".
INFO:Xst:3210 - "/media/sf_Xilinx/gfau/design/vhdl/io/why/IO_Handler_Top.vhd" line 235: Output port <insize_out> of the instance <FSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/sf_Xilinx/gfau/design/vhdl/io/why/IO_Handler_Top.vhd" line 235: Output port <MSB> of the instance <FSM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <tclk_prev>.
    Found 1-bit register for signal <t_clk_buf>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <IO_Handler_Top> synthesized.

Synthesizing Unit <IO_Handler_FSM>.
    Related source file is "/media/sf_Xilinx/gfau/design/vhdl/io/why/IO_Handler.vhd".
    Found 1-bit register for signal <deserial_nr>.
    Found 1-bit register for signal <serial_e>.
    Found 1-bit register for signal <s_state<7>>.
    Found 1-bit register for signal <s_state<1>>.
    Found 1-bit register for signal <s_state<0>>.
    Found 1-bit register for signal <n_state<7>>.
    Found 1-bit register for signal <n_state<6>>.
    Found 1-bit register for signal <n_state<5>>.
    Found 1-bit register for signal <n_state<4>>.
    Found 1-bit register for signal <n_state<0>>.
    Found 1-bit register for signal <nop_INT>.
    Found 1-bit register for signal <ngen_INT>.
    Found 1-bit register for signal <nerr_INT>.
    Found 1-bit register for signal <nerr>.
    Found 1-bit register for signal <wr_rd>.
    Found 2-bit register for signal <mode>.
    Found 6-bit register for signal <opcode_out>.
    Found 1-bit register for signal <poly_gen>.
    Found 4-bit register for signal <input_size>.
    Found 1-bit register for signal <gen_INT>.
    Found 1-bit register for signal <op_INT>.
    Found 1-bit register for signal <err_INT>.
    Found 1-bit register for signal <n_state<3>>.
    Found 1-bit register for signal <n_state<2>>.
    Found 1-bit register for signal <n_state<1>>.
    Found 1-bit register for signal <s_state<6>>.
    Found 1-bit register for signal <s_state<5>>.
    Found 1-bit register for signal <s_state<4>>.
    Found 1-bit register for signal <s_state<3>>.
    Found 1-bit register for signal <s_state<2>>.
    Found 1-bit register for signal <serr>.
    Found 1-bit register for signal <deserial_ne>.
    Found 1-bit register for signal <deserial_sr>.
    Found 1-bit register for signal <err_type>.
    Found 1-bit register for signal <deserial_se>.
    Found 4-bit subtractor for signal <MSB> created at line 84.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <IO_Handler_FSM> synthesized.

Synthesizing Unit <data_deserialize>.
    Related source file is "/media/sf_Xilinx/gfau/design/vhdl/io/why/data_deserialize.vhd".
    Found 1-bit register for signal <count_rst>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <output_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <in_data[7]_output_reg[31]_mux_14_OUT> created at line 61.
    Found 1-bit 4-to-1 multiplexer for signal <PWR_8_o_PWR_8_o_MUX_271_o> created at line 61.
    Found 1-bit 4-to-1 multiplexer for signal <PWR_8_o_PWR_8_o_MUX_274_o> created at line 61.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred  76 Multiplexer(s).
Unit <data_deserialize> synthesized.

Synthesizing Unit <serialize>.
    Related source file is "/media/sf_Xilinx/gfau/design/vhdl/io/why/serialize.vhd".
    Summary:
	inferred   4 Multiplexer(s).
Unit <serialize> synthesized.

Synthesizing Unit <count_decoder>.
    Related source file is "/media/sf_Xilinx/gfau/design/vhdl/io/why/count_decoder.vhd".
    Summary:
	no macro.
Unit <count_decoder> synthesized.

Synthesizing Unit <gt4>.
    Related source file is "/media/sf_Xilinx/gfau/design/vhdl/io/why/gt4.vhd".
    Summary:
	no macro.
Unit <gt4> synthesized.

Synthesizing Unit <gt8>.
    Related source file is "/media/sf_Xilinx/gfau/design/vhdl/io/why/gt8.vhd".
    Summary:
	no macro.
Unit <gt8> synthesized.

Synthesizing Unit <gt12>.
    Related source file is "/media/sf_Xilinx/gfau/design/vhdl/io/why/gt12.vhd".
    Summary:
	no macro.
Unit <gt12> synthesized.

Synthesizing Unit <clk_counter>.
    Related source file is "/media/sf_Xilinx/gfau/design/vhdl/io/why/clk_counter.vhd".
    Found 2-bit register for signal <count_reg>.
    Found 2-bit adder for signal <count_reg[1]_GND_28_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <clk_counter> synthesized.

Synthesizing Unit <io_port>.
    Related source file is "/media/sf_Xilinx/gfau/design/vhdl/io/why/io_port.vhd".
        n = 32
    Found 1-bit tristate buffer for signal <pad<31>> created at line 50
    Found 1-bit tristate buffer for signal <pad<30>> created at line 50
    Found 1-bit tristate buffer for signal <pad<29>> created at line 50
    Found 1-bit tristate buffer for signal <pad<28>> created at line 50
    Found 1-bit tristate buffer for signal <pad<27>> created at line 50
    Found 1-bit tristate buffer for signal <pad<26>> created at line 50
    Found 1-bit tristate buffer for signal <pad<25>> created at line 50
    Found 1-bit tristate buffer for signal <pad<24>> created at line 50
    Found 1-bit tristate buffer for signal <pad<23>> created at line 50
    Found 1-bit tristate buffer for signal <pad<22>> created at line 50
    Found 1-bit tristate buffer for signal <pad<21>> created at line 50
    Found 1-bit tristate buffer for signal <pad<20>> created at line 50
    Found 1-bit tristate buffer for signal <pad<19>> created at line 50
    Found 1-bit tristate buffer for signal <pad<18>> created at line 50
    Found 1-bit tristate buffer for signal <pad<17>> created at line 50
    Found 1-bit tristate buffer for signal <pad<16>> created at line 50
    Found 1-bit tristate buffer for signal <pad<15>> created at line 50
    Found 1-bit tristate buffer for signal <pad<14>> created at line 50
    Found 1-bit tristate buffer for signal <pad<13>> created at line 50
    Found 1-bit tristate buffer for signal <pad<12>> created at line 50
    Found 1-bit tristate buffer for signal <pad<11>> created at line 50
    Found 1-bit tristate buffer for signal <pad<10>> created at line 50
    Found 1-bit tristate buffer for signal <pad<9>> created at line 50
    Found 1-bit tristate buffer for signal <pad<8>> created at line 50
    Found 1-bit tristate buffer for signal <pad<7>> created at line 50
    Found 1-bit tristate buffer for signal <pad<6>> created at line 50
    Found 1-bit tristate buffer for signal <pad<5>> created at line 50
    Found 1-bit tristate buffer for signal <pad<4>> created at line 50
    Found 1-bit tristate buffer for signal <pad<3>> created at line 50
    Found 1-bit tristate buffer for signal <pad<2>> created at line 50
    Found 1-bit tristate buffer for signal <pad<1>> created at line 50
    Found 1-bit tristate buffer for signal <pad<0>> created at line 50
    Summary:
	inferred  32 Tristate(s).
Unit <io_port> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Registers                                            : 41
 1-bit register                                        : 36
 2-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
# Multiplexers                                         : 93
 1-bit 2-to-1 multiplexer                              : 83
 1-bit 4-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 4
 32-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# Xors                                                 : 8
 1-bit xor2                                            : 7
 7-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <comp1> is unconnected in block <countd>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <comp2> is unconnected in block <countd>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <comp3> is unconnected in block <countd>.
   It will be removed from the design.

Synthesizing (advanced) Unit <clk_counter>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <clk_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 80
 Flip-Flops                                            : 80
# Multiplexers                                         : 93
 1-bit 2-to-1 multiplexer                              : 83
 1-bit 4-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 4
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 8
 1-bit xor2                                            : 7
 7-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IO_Handler_Top> ...

Optimizing unit <IO_Handler_FSM> ...

Optimizing unit <data_deserialize> ...
WARNING:Xst:2677 - Node <FSM/input_size_3> of sequential type is unconnected in block <IO_Handler_Top>.
WARNING:Xst:2677 - Node <FSM/input_size_2> of sequential type is unconnected in block <IO_Handler_Top>.
WARNING:Xst:2677 - Node <FSM/input_size_1> of sequential type is unconnected in block <IO_Handler_Top>.
WARNING:Xst:2677 - Node <FSM/input_size_0> of sequential type is unconnected in block <IO_Handler_Top>.
INFO:Xst:2261 - The FF/Latch <FSM/nerr> in Unit <IO_Handler_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <FSM/nerr_INT> <FSM/n_state_6> 
INFO:Xst:2261 - The FF/Latch <FSM/serr> in Unit <IO_Handler_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <FSM/s_state_6> <FSM/err_INT> 
INFO:Xst:2261 - The FF/Latch <FSM/deserial_ne> in Unit <IO_Handler_Top> is equivalent to the following FF/Latch, which will be removed : <FSM/deserial_sr> 
INFO:Xst:2261 - The FF/Latch <FSM/s_state_4> in Unit <IO_Handler_Top> is equivalent to the following FF/Latch, which will be removed : <FSM/op_INT> 
INFO:Xst:2261 - The FF/Latch <FSM/ngen_INT> in Unit <IO_Handler_Top> is equivalent to the following FF/Latch, which will be removed : <FSM/n_state_5> 
INFO:Xst:2261 - The FF/Latch <FSM/s_state_5> in Unit <IO_Handler_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <FSM/n_state_2> <FSM/gen_INT> 
INFO:Xst:2261 - The FF/Latch <FSM/nop_INT> in Unit <IO_Handler_Top> is equivalent to the following FF/Latch, which will be removed : <FSM/s_state_7> 
INFO:Xst:2261 - The FF/Latch <FSM/deserial_se> in Unit <IO_Handler_Top> is equivalent to the following 3 FFs/Latches, which will be removed : <FSM/n_state_0> <FSM/s_state_1> <FSM/deserial_nr> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IO_Handler_Top, actual ratio is 3.
FlipFlop counter/count_reg_0 has been replicated 3 time(s)
FlipFlop counter/count_reg_1 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : IO_Handler_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 207
#      GND                         : 1
#      INV                         : 14
#      LUT2                        : 41
#      LUT3                        : 12
#      LUT4                        : 22
#      LUT5                        : 38
#      LUT6                        : 79
# FlipFlops/Latches                : 71
#      FDE                         : 42
#      FDR                         : 17
#      FDRE                        : 10
#      FDS                         : 1
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 94
#      IBUF                        : 8
#      IOBUF                       : 32
#      OBUF                        : 54

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              71  out of  11440     0%  
 Number of Slice LUTs:                  206  out of   5720     3%  
    Number used as Logic:               206  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    216
   Number with an unused Flip Flop:     145  out of    216    67%  
   Number with an unused LUT:            10  out of    216     4%  
   Number of fully used LUT-FF pairs:    61  out of    216    28%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          95
 Number of bonded IOBs:                  95  out of    102    93%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 11    |
t_clk_buf                          | BUFG                   | 60    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.508ns (Maximum Frequency: 181.564MHz)
   Minimum input arrival time before clock: 4.717ns
   Maximum output required time after clock: 6.158ns
   Maximum combinational path delay: 5.730ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.635ns (frequency: 215.743MHz)
  Total number of paths / destination ports: 90 / 18
-------------------------------------------------------------------------
Delay:               4.635ns (Levels of Logic = 3)
  Source:            FSM/s_state_4 (FF)
  Destination:       FSM/err_type (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: FSM/s_state_4 to FSM/err_type
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.788  FSM/s_state_4 (FSM/s_state_4)
     LUT2:I0->O            9   0.203   1.174  FSM/Mxor_state<7:1>_3_xo<0>1 (state_out_4_OBUF)
     LUT6:I1->O            5   0.203   0.715  FSM/GND_6_o_state[7]_equal_49_o<7>1 (FSM/GND_6_o_state[7]_equal_49_o)
     LUT5:I4->O            1   0.205   0.579  FSM/_n0386_inv1 (FSM/_n0386_inv)
     FDE:CE                    0.322          FSM/err_type
    ----------------------------------------
    Total                      4.635ns (1.380ns logic, 3.255ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 't_clk_buf'
  Clock period: 5.508ns (frequency: 181.564MHz)
  Total number of paths / destination ports: 887 / 106
-------------------------------------------------------------------------
Delay:               2.754ns (Levels of Logic = 2)
  Source:            counter/count_reg_1_1 (FF)
  Destination:       deser/output_reg_23 (FF)
  Source Clock:      t_clk_buf falling
  Destination Clock: t_clk_buf rising

  Data Path: counter/count_reg_1_1 to deser/output_reg_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.447   0.883  counter/count_reg_1_1 (counter/count_reg_1_1)
     LUT5:I4->O            4   0.205   0.912  deser/in_data[31]_in_data[7]_mux_21_OUT<20>11 (deser/in_data[31]_in_data[7]_mux_21_OUT<20>1)
     LUT6:I3->O            1   0.205   0.000  deser/in_data[31]_in_data[7]_mux_21_OUT<23> (deser/in_data[31]_in_data[7]_mux_21_OUT<23>)
     FDE:D                     0.102          deser/output_reg_23
    ----------------------------------------
    Total                      2.754ns (0.959ns logic, 1.795ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 28 / 18
-------------------------------------------------------------------------
Offset:              3.589ns (Levels of Logic = 2)
  Source:            g_rst (PAD)
  Destination:       FSM/deserial_ne (FF)
  Destination Clock: clk rising

  Data Path: g_rst to FSM/deserial_ne
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  g_rst_IBUF (g_rst_IBUF)
     INV:I->O             18   0.206   1.049  ng_rst1_INV_0 (ng_rst)
     FDR:R                     0.430          FSM/n_state_1
    ----------------------------------------
    Total                      3.589ns (1.858ns logic, 1.731ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 't_clk_buf'
  Total number of paths / destination ports: 195 / 66
-------------------------------------------------------------------------
Offset:              4.717ns (Levels of Logic = 4)
  Source:            data<3> (PAD)
  Destination:       FSM/n_state_4 (FF)
  Destination Clock: t_clk_buf rising

  Data Path: data<3> to FSM/n_state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          12   1.222   1.137  data_3_IOBUF (N68)
     LUT3:I0->O            2   0.205   0.961  FSM/GND_6_o_n_state[4]_Select_30_o211 (FSM/GND_6_o_n_state[4]_Select_30_o21)
     LUT6:I1->O            1   0.203   0.684  FSM/GND_6_o_n_state[4]_Select_30_o6_SW0 (N185)
     LUT6:I4->O            1   0.203   0.000  FSM/GND_6_o_n_state[4]_Select_30_o6 (FSM/GND_6_o_n_state[4]_Select_30_o)
     FDR:D                     0.102          FSM/n_state_4
    ----------------------------------------
    Total                      4.717ns (1.935ns logic, 2.782ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 't_clk_buf'
  Total number of paths / destination ports: 100 / 82
-------------------------------------------------------------------------
Offset:              6.028ns (Levels of Logic = 3)
  Source:            FSM/nerr (FF)
  Destination:       data<0> (PAD)
  Source Clock:      t_clk_buf rising

  Data Path: FSM/nerr to data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   0.830  FSM/nerr (FSM/nerr)
     LUT2:I1->O            9   0.205   1.194  FSM/Mxor_state<7:1>_5_xo<0>1 (err_OBUF)
     LUT6:I0->O            1   0.203   0.579  out_data_ext<0>1 (out_data_ext<0>)
     IOBUF:I->IO               2.571          data_0_IOBUF (data<0>)
    ----------------------------------------
    Total                      6.028ns (3.426ns logic, 2.602ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 12
-------------------------------------------------------------------------
Offset:              6.158ns (Levels of Logic = 3)
  Source:            FSM/serr (FF)
  Destination:       data<0> (PAD)
  Source Clock:      clk rising

  Data Path: FSM/serr to data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   0.961  FSM/serr (FSM/serr)
     LUT2:I0->O            9   0.203   1.194  FSM/Mxor_state<7:1>_5_xo<0>1 (err_OBUF)
     LUT6:I0->O            1   0.203   0.579  out_data_ext<0>1 (out_data_ext<0>)
     IOBUF:I->IO               2.571          data_0_IOBUF (data<0>)
    ----------------------------------------
    Total                      6.158ns (3.424ns logic, 2.734ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.730ns (Levels of Logic = 3)
  Source:            g_rst (PAD)
  Destination:       rst (PAD)

  Data Path: g_rst to rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  g_rst_IBUF (g_rst_IBUF)
     INV:I->O             18   0.206   1.049  ng_rst1_INV_0 (ng_rst)
     OBUF:I->O                 2.571          rst_OBUF (rst)
    ----------------------------------------
    Total                      5.730ns (3.999ns logic, 1.731ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.635|         |         |         |
t_clk_buf      |    4.689|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock t_clk_buf
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.039|         |         |         |
t_clk_buf      |    5.176|    2.754|    2.603|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.12 secs
 
--> 


Total memory usage is 501620 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   10 (   0 filtered)

