
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max -86.96

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max -0.71

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.71

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.w[1][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.w[1][15]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.05    0.21    0.40    0.40 ^ u0.w[1][15]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         u0.w[1][15] (net)
                  0.21    0.00    0.40 ^ _16675_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.06    0.05    0.45 v _16675_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00327_ (net)
                  0.06    0.00    0.45 v u0.w[1][15]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.45   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][15]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa03_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa03_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa03_sr[7]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     9    0.15    0.30    0.54    0.54 ^ sa03_sr[7]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         sa03_sr[7] (net)
                  0.30    0.00    0.54 ^ _21703_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     5    0.09    0.15    0.13    0.67 v _21703_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _12761_ (net)
                  0.15    0.00    0.67 v _21705_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.03    0.12    0.12    0.78 ^ _21705_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _12763_ (net)
                  0.12    0.00    0.78 ^ _21707_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.05    0.12    0.09    0.87 v _21707_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _12765_ (net)
                  0.12    0.00    0.87 v _21713_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.14    0.12    0.99 ^ _21713_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _12771_ (net)
                  0.14    0.00    0.99 ^ _21721_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.10    0.09    1.08 v _21721_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _12779_ (net)
                  0.10    0.00    1.08 v _21735_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.10    1.18 ^ _21735_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _12793_ (net)
                  0.11    0.00    1.18 ^ _21743_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.04    0.21    0.15    1.32 v _21743_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _12801_ (net)
                  0.21    0.00    1.32 v _21745_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.18    0.17    1.50 ^ _21745_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _12803_ (net)
                  0.18    0.00    1.50 ^ _21863_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.12    0.10    1.59 v _21863_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _12916_ (net)
                  0.12    0.00    1.59 v _21865_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    15    0.22    0.51    0.35    1.94 ^ _21865_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15770_[0] (net)
                  0.51    0.00    1.94 ^ _31965_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     4    0.08    0.15    0.36    2.30 v _31965_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _15772_[0] (net)
                  0.15    0.00    2.30 v _21944_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     3    0.05    0.11    0.10    2.41 ^ _21944_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _12996_ (net)
                  0.11    0.00    2.41 ^ _21945_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     7    0.10    0.28    0.19    2.59 v _21945_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _12997_ (net)
                  0.28    0.00    2.59 v _21946_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.08    0.23    0.22    2.81 ^ _21946_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _12998_ (net)
                  0.23    0.00    2.81 ^ _21947_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     8    0.14    0.17    0.15    2.96 v _21947_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _12999_ (net)
                  0.17    0.00    2.96 v _22507_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.01    0.05    0.16    3.13 v _22507_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _13552_ (net)
                  0.05    0.00    3.13 v _22508_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.20    0.13    3.25 ^ _22508_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _13553_ (net)
                  0.20    0.00    3.25 ^ _22513_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.07    3.32 v _22513_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _13558_ (net)
                  0.09    0.00    3.32 v _22519_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.16    0.10    3.42 ^ _22519_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _13564_ (net)
                  0.16    0.00    3.42 ^ _22534_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.12    0.09    3.51 v _22534_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _13579_ (net)
                  0.12    0.00    3.51 v _22535_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.08    0.09    3.60 ^ _22535_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00063_ (net)
                  0.08    0.00    3.60 ^ sa03_sr[7]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  3.60   data arrival time

                  0.00    3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ sa03_sr[7]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                         -0.12    2.88   library setup time
                                  2.88   data required time
-----------------------------------------------------------------------------
                                  2.88   data required time
                                 -3.60   data arrival time
-----------------------------------------------------------------------------
                                 -0.71   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa03_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa03_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa03_sr[7]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     9    0.15    0.30    0.54    0.54 ^ sa03_sr[7]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         sa03_sr[7] (net)
                  0.30    0.00    0.54 ^ _21703_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     5    0.09    0.15    0.13    0.67 v _21703_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _12761_ (net)
                  0.15    0.00    0.67 v _21705_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.03    0.12    0.12    0.78 ^ _21705_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _12763_ (net)
                  0.12    0.00    0.78 ^ _21707_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.05    0.12    0.09    0.87 v _21707_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _12765_ (net)
                  0.12    0.00    0.87 v _21713_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.14    0.12    0.99 ^ _21713_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _12771_ (net)
                  0.14    0.00    0.99 ^ _21721_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.10    0.09    1.08 v _21721_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _12779_ (net)
                  0.10    0.00    1.08 v _21735_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.10    1.18 ^ _21735_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _12793_ (net)
                  0.11    0.00    1.18 ^ _21743_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.04    0.21    0.15    1.32 v _21743_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _12801_ (net)
                  0.21    0.00    1.32 v _21745_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.18    0.17    1.50 ^ _21745_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _12803_ (net)
                  0.18    0.00    1.50 ^ _21863_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.12    0.10    1.59 v _21863_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _12916_ (net)
                  0.12    0.00    1.59 v _21865_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    15    0.22    0.51    0.35    1.94 ^ _21865_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15770_[0] (net)
                  0.51    0.00    1.94 ^ _31965_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     4    0.08    0.15    0.36    2.30 v _31965_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _15772_[0] (net)
                  0.15    0.00    2.30 v _21944_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     3    0.05    0.11    0.10    2.41 ^ _21944_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _12996_ (net)
                  0.11    0.00    2.41 ^ _21945_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     7    0.10    0.28    0.19    2.59 v _21945_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _12997_ (net)
                  0.28    0.00    2.59 v _21946_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.08    0.23    0.22    2.81 ^ _21946_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _12998_ (net)
                  0.23    0.00    2.81 ^ _21947_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     8    0.14    0.17    0.15    2.96 v _21947_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _12999_ (net)
                  0.17    0.00    2.96 v _22507_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.01    0.05    0.16    3.13 v _22507_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _13552_ (net)
                  0.05    0.00    3.13 v _22508_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.20    0.13    3.25 ^ _22508_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _13553_ (net)
                  0.20    0.00    3.25 ^ _22513_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.07    3.32 v _22513_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _13558_ (net)
                  0.09    0.00    3.32 v _22519_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.16    0.10    3.42 ^ _22519_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _13564_ (net)
                  0.16    0.00    3.42 ^ _22534_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.12    0.09    3.51 v _22534_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _13579_ (net)
                  0.12    0.00    3.51 v _22535_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.08    0.09    3.60 ^ _22535_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00063_ (net)
                  0.08    0.00    3.60 ^ sa03_sr[7]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  3.60   data arrival time

                  0.00    3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ sa03_sr[7]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                         -0.12    2.88   library setup time
                                  2.88   data required time
-----------------------------------------------------------------------------
                                  2.88   data required time
                                 -3.60   data arrival time
-----------------------------------------------------------------------------
                                 -0.71   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.26e-01   8.75e-02   3.33e-07   4.13e-01   4.3%
Combinational          5.06e+00   4.11e+00   3.20e-06   9.16e+00  95.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.38e+00   4.19e+00   3.54e-06   9.58e+00 100.0%
                          56.2%      43.8%       0.0%
