{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417810413426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417810413426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 14:13:33 2014 " "Processing started: Fri Dec 05 14:13:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417810413426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417810413426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5_Part3 -c Lab5_Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5_Part3 -c Lab5_Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417810413426 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417810414731 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab5_Part3.v(33) " "Verilog HDL information at Lab5_Part3.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417810414831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_part3.v 2 2 " "Found 2 design units, including 2 entities, in source file lab5_part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Part3 " "Found entity 1: Lab5_Part3" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417810414831 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexDisplay " "Found entity 2: hexDisplay" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417810414831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417810414831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5_Part3 " "Elaborating entity \"Lab5_Part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417810414941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(47) " "Verilog HDL assignment warning at Lab5_Part3.v(47): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417810414941 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(53) " "Verilog HDL assignment warning at Lab5_Part3.v(53): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417810414951 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(60) " "Verilog HDL assignment warning at Lab5_Part3.v(60): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417810414951 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(66) " "Verilog HDL assignment warning at Lab5_Part3.v(66): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417810414951 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(71) " "Verilog HDL assignment warning at Lab5_Part3.v(71): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417810414951 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(75) " "Verilog HDL assignment warning at Lab5_Part3.v(75): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417810414951 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5_Part3.v(78) " "Verilog HDL assignment warning at Lab5_Part3.v(78): truncated value with size 32 to match size of target (4)" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417810414951 "|Lab5_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Lab5_Part3.v(6) " "Output port \"LEDG\" at Lab5_Part3.v(6) has no driver" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417810414951 "|Lab5_Part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplay hexDisplay:s0 " "Elaborating entity \"hexDisplay\" for hierarchy \"hexDisplay:s0\"" {  } { { "Lab5_Part3.v" "s0" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417810415021 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hr1\[0\] hr1\[0\]~_emulated hr1\[0\]~1 " "Register \"hr1\[0\]\" is converted into an equivalent circuit using register \"hr1\[0\]~_emulated\" and latch \"hr1\[0\]~1\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|hr1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hr1\[1\] hr1\[1\]~_emulated hr1\[1\]~5 " "Register \"hr1\[1\]\" is converted into an equivalent circuit using register \"hr1\[1\]~_emulated\" and latch \"hr1\[1\]~5\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|hr1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hr1\[2\] hr1\[2\]~_emulated hr1\[2\]~9 " "Register \"hr1\[2\]\" is converted into an equivalent circuit using register \"hr1\[2\]~_emulated\" and latch \"hr1\[2\]~9\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|hr1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hr1\[3\] hr1\[3\]~_emulated hr1\[3\]~13 " "Register \"hr1\[3\]\" is converted into an equivalent circuit using register \"hr1\[3\]~_emulated\" and latch \"hr1\[3\]~13\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|hr1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hr0\[0\] hr0\[0\]~_emulated hr0\[0\]~1 " "Register \"hr0\[0\]\" is converted into an equivalent circuit using register \"hr0\[0\]~_emulated\" and latch \"hr0\[0\]~1\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|hr0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hr0\[1\] hr0\[1\]~_emulated hr0\[1\]~5 " "Register \"hr0\[1\]\" is converted into an equivalent circuit using register \"hr0\[1\]~_emulated\" and latch \"hr0\[1\]~5\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|hr0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hr0\[2\] hr0\[2\]~_emulated hr0\[2\]~9 " "Register \"hr0\[2\]\" is converted into an equivalent circuit using register \"hr0\[2\]~_emulated\" and latch \"hr0\[2\]~9\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|hr0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hr0\[3\] hr0\[3\]~_emulated hr0\[3\]~13 " "Register \"hr0\[3\]\" is converted into an equivalent circuit using register \"hr0\[3\]~_emulated\" and latch \"hr0\[3\]~13\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|hr0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min1\[0\] min1\[0\]~_emulated min1\[0\]~1 " "Register \"min1\[0\]\" is converted into an equivalent circuit using register \"min1\[0\]~_emulated\" and latch \"min1\[0\]~1\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|min1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min1\[1\] min1\[1\]~_emulated min1\[1\]~5 " "Register \"min1\[1\]\" is converted into an equivalent circuit using register \"min1\[1\]~_emulated\" and latch \"min1\[1\]~5\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|min1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min1\[2\] min1\[2\]~_emulated min1\[2\]~9 " "Register \"min1\[2\]\" is converted into an equivalent circuit using register \"min1\[2\]~_emulated\" and latch \"min1\[2\]~9\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|min1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min1\[3\] min1\[3\]~_emulated min1\[3\]~13 " "Register \"min1\[3\]\" is converted into an equivalent circuit using register \"min1\[3\]~_emulated\" and latch \"min1\[3\]~13\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|min1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min0\[0\] min0\[0\]~_emulated min0\[0\]~1 " "Register \"min0\[0\]\" is converted into an equivalent circuit using register \"min0\[0\]~_emulated\" and latch \"min0\[0\]~1\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|min0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min0\[1\] min0\[1\]~_emulated min0\[1\]~5 " "Register \"min0\[1\]\" is converted into an equivalent circuit using register \"min0\[1\]~_emulated\" and latch \"min0\[1\]~5\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|min0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min0\[2\] min0\[2\]~_emulated min0\[2\]~9 " "Register \"min0\[2\]\" is converted into an equivalent circuit using register \"min0\[2\]~_emulated\" and latch \"min0\[2\]~9\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|min0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "min0\[3\] min0\[3\]~_emulated min0\[3\]~13 " "Register \"min0\[3\]\" is converted into an equivalent circuit using register \"min0\[3\]~_emulated\" and latch \"min0\[3\]~13\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417810416075 "|Lab5_Part3|min0[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1417810416075 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417810416145 "|Lab5_Part3|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417810416145 "|Lab5_Part3|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417810416145 "|Lab5_Part3|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417810416145 "|Lab5_Part3|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417810416145 "|Lab5_Part3|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417810416145 "|Lab5_Part3|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417810416145 "|Lab5_Part3|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417810416145 "|Lab5_Part3|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417810416145 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/output_files/Lab5_Part3.map.smsg " "Generated suppressed messages file D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/output_files/Lab5_Part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1417810416435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417810416953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417810416953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417810417564 "|Lab5_Part3|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417810417564 "|Lab5_Part3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Lab5_Part3.v" "" { Text "D:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/5/Part 3/Lab5_Part3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417810417564 "|Lab5_Part3|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1417810417564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417810417564 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417810417564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417810417564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417810417564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417810417664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 14:13:37 2014 " "Processing ended: Fri Dec 05 14:13:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417810417664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417810417664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417810417664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417810417664 ""}
