part=xczu3eg-sfvc784-1-e

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.top=spi_master_logic
syn.file=C:/testing_comm/spi_directio/vitis_files/spi_master_logic.cpp
tb.file=C:/testing_comm/spi_directio/vitis_files/spi_master_logic_tb.cpp
tb.file_cflags=C:/testing_comm/spi_directio/vitis_files/spi_master_logic_tb.cpp,-D HW_COSIM
clock=10ns
clock_uncertainty=2ns
csim.code_analyzer=1