Classic Timing Analyzer report for Kmeans_ControlBlocksUnit
Thu Sep 29 14:28:35 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                  ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+---------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.782 ns                                       ; next_State[1]         ; s_muxCentroidData   ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.478 ns                                       ; s_en_MemoryInitialize ; en_MemoryInitialize ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.242 ns                                       ; next_State[0]         ; s_muxRamMemory[0]   ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state                 ; s_muxRamMemory[1]   ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                       ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+---------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state               ; s_muxRamMemory[1]       ; clk        ; clk      ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state               ; s_en_CentroidInitialize ; clk        ; clk      ; None                        ; None                      ; 1.099 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state               ; s_muxRamMemory[0]       ; clk        ; clk      ; None                        ; None                      ; 1.096 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state               ; s_en_MemoryInitialize   ; clk        ; clk      ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state               ; s_en_writeRamMemory     ; clk        ; clk      ; None                        ; None                      ; 1.085 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state               ; s_en_MapInitialize      ; clk        ; clk      ; None                        ; None                      ; 1.077 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state               ; s_en_CalculateMap       ; clk        ; clk      ; None                        ; None                      ; 0.952 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state               ; s_muxCentroidData       ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state               ; s_muxNextState[2]       ; clk        ; clk      ; None                        ; None                      ; 0.934 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state               ; s_muxNextState[1]       ; clk        ; clk      ; None                        ; None                      ; 0.931 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state               ; s_muxNextState[0]       ; clk        ; clk      ; None                        ; None                      ; 0.929 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state               ; s_en_CalculateCentroid  ; clk        ; clk      ; None                        ; None                      ; 0.561 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state               ; s_muxMapData            ; clk        ; clk      ; None                        ; None                      ; 0.560 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state_fut           ; state                   ; clk        ; clk      ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_en_writeRamMemory ; s_en_writeRamMemory     ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+---------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+---------------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From          ; To                      ; To Clock ;
+-------+--------------+------------+---------------+-------------------------+----------+
; N/A   ; None         ; 3.782 ns   ; next_State[1] ; s_muxCentroidData       ; clk      ;
; N/A   ; None         ; 3.781 ns   ; next_State[1] ; s_en_CalculateMap       ; clk      ;
; N/A   ; None         ; 3.781 ns   ; next_State[1] ; s_en_writeRamMemory     ; clk      ;
; N/A   ; None         ; 3.534 ns   ; next_State[1] ; s_muxRamMemory[0]       ; clk      ;
; N/A   ; None         ; 3.533 ns   ; next_State[1] ; s_en_CentroidInitialize ; clk      ;
; N/A   ; None         ; 3.531 ns   ; next_State[1] ; s_muxNextState[1]       ; clk      ;
; N/A   ; None         ; 3.499 ns   ; next_State[1] ; s_en_MapInitialize      ; clk      ;
; N/A   ; None         ; 3.498 ns   ; next_State[1] ; s_muxRamMemory[1]       ; clk      ;
; N/A   ; None         ; 3.491 ns   ; next_State[1] ; s_en_MemoryInitialize   ; clk      ;
; N/A   ; None         ; 3.392 ns   ; next_State[1] ; s_en_CalculateCentroid  ; clk      ;
; N/A   ; None         ; 3.389 ns   ; next_State[1] ; s_muxMapData            ; clk      ;
; N/A   ; None         ; 0.667 ns   ; next_State[2] ; s_en_writeRamMemory     ; clk      ;
; N/A   ; None         ; 0.665 ns   ; next_State[0] ; s_en_writeRamMemory     ; clk      ;
; N/A   ; None         ; 0.661 ns   ; next_State[2] ; s_en_CalculateMap       ; clk      ;
; N/A   ; None         ; 0.658 ns   ; next_State[2] ; s_muxCentroidData       ; clk      ;
; N/A   ; None         ; 0.298 ns   ; next_State[2] ; s_muxNextState[2]       ; clk      ;
; N/A   ; None         ; 0.269 ns   ; next_State[2] ; s_muxMapData            ; clk      ;
; N/A   ; None         ; 0.268 ns   ; next_State[2] ; s_en_CalculateCentroid  ; clk      ;
; N/A   ; None         ; 0.261 ns   ; next_State[0] ; s_muxNextState[0]       ; clk      ;
; N/A   ; None         ; 0.167 ns   ; next_State[2] ; s_en_MemoryInitialize   ; clk      ;
; N/A   ; None         ; 0.166 ns   ; next_State[2] ; s_muxRamMemory[0]       ; clk      ;
; N/A   ; None         ; 0.165 ns   ; next_State[2] ; s_en_CentroidInitialize ; clk      ;
; N/A   ; None         ; 0.158 ns   ; next_State[2] ; s_muxRamMemory[1]       ; clk      ;
; N/A   ; None         ; 0.157 ns   ; next_State[2] ; s_en_MapInitialize      ; clk      ;
; N/A   ; None         ; -0.007 ns  ; next_State[0] ; s_en_MapInitialize      ; clk      ;
; N/A   ; None         ; -0.008 ns  ; next_State[0] ; s_muxRamMemory[1]       ; clk      ;
; N/A   ; None         ; -0.011 ns  ; next_State[0] ; s_en_CentroidInitialize ; clk      ;
; N/A   ; None         ; -0.012 ns  ; next_State[0] ; s_en_MemoryInitialize   ; clk      ;
; N/A   ; None         ; -0.012 ns  ; next_State[0] ; s_muxRamMemory[0]       ; clk      ;
+-------+--------------+------------+---------------+-------------------------+----------+


+--------------------------------------------------------------------------------------------------+
; tco                                                                                              ;
+-------+--------------+------------+-------------------------+-----------------------+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To                    ; From Clock ;
+-------+--------------+------------+-------------------------+-----------------------+------------+
; N/A   ; None         ; 9.478 ns   ; s_en_MemoryInitialize   ; en_MemoryInitialize   ; clk        ;
; N/A   ; None         ; 9.411 ns   ; s_en_writeRamMemory     ; en_writeRamMemory     ; clk        ;
; N/A   ; None         ; 9.218 ns   ; s_muxMapData            ; op_muxMapData         ; clk        ;
; N/A   ; None         ; 9.144 ns   ; s_muxRamMemory[1]       ; op_muxRamMemory[1]    ; clk        ;
; N/A   ; None         ; 8.931 ns   ; s_en_CalculateCentroid  ; en_CalculateCentroid  ; clk        ;
; N/A   ; None         ; 7.394 ns   ; s_muxRamMemory[0]       ; op_muxRamMemory[0]    ; clk        ;
; N/A   ; None         ; 7.363 ns   ; s_muxCentroidData       ; op_muxCentroidData    ; clk        ;
; N/A   ; None         ; 6.973 ns   ; s_en_MapInitialize      ; en_MapInitialize      ; clk        ;
; N/A   ; None         ; 6.646 ns   ; s_muxNextState[1]       ; op_muxNextState[1]    ; clk        ;
; N/A   ; None         ; 6.606 ns   ; s_en_CalculateMap       ; en_CalculateMap       ; clk        ;
; N/A   ; None         ; 6.596 ns   ; s_en_CentroidInitialize ; en_CentroidInitialize ; clk        ;
; N/A   ; None         ; 6.398 ns   ; s_muxNextState[0]       ; op_muxNextState[0]    ; clk        ;
; N/A   ; None         ; 6.397 ns   ; s_muxNextState[2]       ; op_muxNextState[2]    ; clk        ;
+-------+--------------+------------+-------------------------+-----------------------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+---------------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From          ; To                      ; To Clock ;
+---------------+-------------+-----------+---------------+-------------------------+----------+
; N/A           ; None        ; 0.242 ns  ; next_State[0] ; s_en_MemoryInitialize   ; clk      ;
; N/A           ; None        ; 0.242 ns  ; next_State[0] ; s_muxRamMemory[0]       ; clk      ;
; N/A           ; None        ; 0.241 ns  ; next_State[0] ; s_en_CentroidInitialize ; clk      ;
; N/A           ; None        ; 0.238 ns  ; next_State[0] ; s_muxRamMemory[1]       ; clk      ;
; N/A           ; None        ; 0.237 ns  ; next_State[0] ; s_en_MapInitialize      ; clk      ;
; N/A           ; None        ; 0.073 ns  ; next_State[2] ; s_en_MapInitialize      ; clk      ;
; N/A           ; None        ; 0.072 ns  ; next_State[2] ; s_muxRamMemory[1]       ; clk      ;
; N/A           ; None        ; 0.065 ns  ; next_State[2] ; s_en_CentroidInitialize ; clk      ;
; N/A           ; None        ; 0.064 ns  ; next_State[2] ; s_muxRamMemory[0]       ; clk      ;
; N/A           ; None        ; 0.063 ns  ; next_State[2] ; s_en_MemoryInitialize   ; clk      ;
; N/A           ; None        ; -0.031 ns ; next_State[0] ; s_muxNextState[0]       ; clk      ;
; N/A           ; None        ; -0.038 ns ; next_State[2] ; s_en_CalculateCentroid  ; clk      ;
; N/A           ; None        ; -0.039 ns ; next_State[2] ; s_muxMapData            ; clk      ;
; N/A           ; None        ; -0.068 ns ; next_State[2] ; s_muxNextState[2]       ; clk      ;
; N/A           ; None        ; -0.428 ns ; next_State[2] ; s_muxCentroidData       ; clk      ;
; N/A           ; None        ; -0.431 ns ; next_State[2] ; s_en_CalculateMap       ; clk      ;
; N/A           ; None        ; -0.435 ns ; next_State[0] ; s_en_writeRamMemory     ; clk      ;
; N/A           ; None        ; -0.437 ns ; next_State[2] ; s_en_writeRamMemory     ; clk      ;
; N/A           ; None        ; -3.159 ns ; next_State[1] ; s_muxMapData            ; clk      ;
; N/A           ; None        ; -3.162 ns ; next_State[1] ; s_en_CalculateCentroid  ; clk      ;
; N/A           ; None        ; -3.261 ns ; next_State[1] ; s_en_MemoryInitialize   ; clk      ;
; N/A           ; None        ; -3.268 ns ; next_State[1] ; s_muxRamMemory[1]       ; clk      ;
; N/A           ; None        ; -3.269 ns ; next_State[1] ; s_en_MapInitialize      ; clk      ;
; N/A           ; None        ; -3.301 ns ; next_State[1] ; s_muxNextState[1]       ; clk      ;
; N/A           ; None        ; -3.303 ns ; next_State[1] ; s_en_CentroidInitialize ; clk      ;
; N/A           ; None        ; -3.304 ns ; next_State[1] ; s_muxRamMemory[0]       ; clk      ;
; N/A           ; None        ; -3.551 ns ; next_State[1] ; s_en_CalculateMap       ; clk      ;
; N/A           ; None        ; -3.551 ns ; next_State[1] ; s_en_writeRamMemory     ; clk      ;
; N/A           ; None        ; -3.552 ns ; next_State[1] ; s_muxCentroidData       ; clk      ;
+---------------+-------------+-----------+---------------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 29 14:28:35 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Kmeans_ControlBlocksUnit -c Kmeans_ControlBlocksUnit --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "state" and destination register "s_muxRamMemory[1]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.108 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y34_N19; Fanout = 12; REG Node = 'state'
            Info: 2: + IC(0.586 ns) + CELL(0.438 ns) = 1.024 ns; Loc. = LCCOMB_X12_Y34_N6; Fanout = 1; COMB Node = 's_muxRamMemory~1'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.108 ns; Loc. = LCFF_X12_Y34_N7; Fanout = 1; REG Node = 's_muxRamMemory[1]'
            Info: Total cell delay = 0.522 ns ( 47.11 % )
            Info: Total interconnect delay = 0.586 ns ( 52.89 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.691 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X12_Y34_N7; Fanout = 1; REG Node = 's_muxRamMemory[1]'
                Info: Total cell delay = 1.536 ns ( 57.08 % )
                Info: Total interconnect delay = 1.155 ns ( 42.92 % )
            Info: - Longest clock path from clock "clk" to source register is 2.691 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X12_Y34_N19; Fanout = 12; REG Node = 'state'
                Info: Total cell delay = 1.536 ns ( 57.08 % )
                Info: Total interconnect delay = 1.155 ns ( 42.92 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "s_muxCentroidData" (data pin = "next_State[1]", clock pin = "clk") is 3.782 ns
    Info: + Longest pin to register delay is 6.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_D6; Fanout = 9; PIN Node = 'next_State[1]'
        Info: 2: + IC(4.910 ns) + CELL(0.275 ns) = 6.035 ns; Loc. = LCCOMB_X12_Y34_N0; Fanout = 2; COMB Node = 's_en_CalculateCentroid~0'
        Info: 3: + IC(0.241 ns) + CELL(0.149 ns) = 6.425 ns; Loc. = LCCOMB_X12_Y34_N24; Fanout = 1; COMB Node = 's_muxCentroidData~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.509 ns; Loc. = LCFF_X12_Y34_N25; Fanout = 1; REG Node = 's_muxCentroidData'
        Info: Total cell delay = 1.358 ns ( 20.86 % )
        Info: Total interconnect delay = 5.151 ns ( 79.14 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X12_Y34_N25; Fanout = 1; REG Node = 's_muxCentroidData'
        Info: Total cell delay = 1.536 ns ( 57.08 % )
        Info: Total interconnect delay = 1.155 ns ( 42.92 % )
Info: tco from clock "clk" to destination pin "en_MemoryInitialize" through register "s_en_MemoryInitialize" is 9.478 ns
    Info: + Longest clock path from clock "clk" to source register is 2.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X12_Y34_N17; Fanout = 1; REG Node = 's_en_MemoryInitialize'
        Info: Total cell delay = 1.536 ns ( 57.08 % )
        Info: Total interconnect delay = 1.155 ns ( 42.92 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y34_N17; Fanout = 1; REG Node = 's_en_MemoryInitialize'
        Info: 2: + IC(3.729 ns) + CELL(2.808 ns) = 6.537 ns; Loc. = PIN_AD23; Fanout = 0; PIN Node = 'en_MemoryInitialize'
        Info: Total cell delay = 2.808 ns ( 42.96 % )
        Info: Total interconnect delay = 3.729 ns ( 57.04 % )
Info: th for register "s_en_MemoryInitialize" (data pin = "next_State[0]", clock pin = "clk") is 0.242 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X12_Y34_N17; Fanout = 1; REG Node = 's_en_MemoryInitialize'
        Info: Total cell delay = 1.536 ns ( 57.08 % )
        Info: Total interconnect delay = 1.155 ns ( 42.92 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.715 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 7; PIN Node = 'next_State[0]'
        Info: 2: + IC(1.502 ns) + CELL(0.150 ns) = 2.631 ns; Loc. = LCCOMB_X12_Y34_N16; Fanout = 1; COMB Node = 's_en_MemoryInitialize~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.715 ns; Loc. = LCFF_X12_Y34_N17; Fanout = 1; REG Node = 's_en_MemoryInitialize'
        Info: Total cell delay = 1.213 ns ( 44.68 % )
        Info: Total interconnect delay = 1.502 ns ( 55.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Thu Sep 29 14:28:35 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


