Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 23 09:42:46 2021
| Host         : LAPTOP-6Q7QM5AJ running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 296
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 192        |
| DPOP-1 | Warning  | PREG Output pipelining | 52         |
| DPOP-2 | Warning  | MREG Output pipelining | 52         |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0] input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0] input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__0 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__0 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__1 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__1 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__10 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__10 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__11 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__11 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__12 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__12 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__13 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__13 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__14 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__14 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__15 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__15 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__16 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__16 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__17 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__17 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__18 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__18 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__19 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__19 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__2 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__2 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__20 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__20 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__21 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__21 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__22 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__22 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__3 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__3 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__4 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__4 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__5 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__5 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__6 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__6 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__7 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__7 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__8 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__8 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__9 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__9 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1] input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1] input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__0 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__0 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__1 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__1 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__10 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__10 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__11 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__11 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__12 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__12 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__13 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__13 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__14 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__14 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__2 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__2 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__3 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__3 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__4 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__4 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__5 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__5 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__6 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__6 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__7 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__7 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__8 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__8 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__9 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__9 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2] input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2] input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__0 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__0 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__1 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__1 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__10 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__10 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__11 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__11 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__12 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__12 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__13 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__13 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__14 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__14 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__15 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__15 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__16 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__16 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__17 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__17 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__18 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__18 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__19 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__19 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__2 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__2 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__20 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__20 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__21 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__21 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__22 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__22 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__3 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__3 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__4 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__4 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__5 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__5 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__6 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__6 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__7 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__7 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__8 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__8 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__9 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__9 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3] input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3] input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__0 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__0 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__1 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__1 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__10 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__10 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__11 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__11 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__13 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__13 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#159 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#160 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#161 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__15 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#162 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__15 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#163 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__16 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#164 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__16 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#165 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__17 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#166 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__17 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#167 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__18 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#168 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__18 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#169 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__19 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#170 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__19 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#171 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__2 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#172 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__2 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#173 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__20 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#174 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__20 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#175 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__21 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#176 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__21 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#177 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__22 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#178 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__22 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#179 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__3 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#180 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__3 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#181 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__4 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#182 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__4 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#183 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__5 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#184 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__5 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#185 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__6 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#186 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__6 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#187 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__7 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#188 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__7 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#189 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__8 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#190 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__8 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#191 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__9 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#192 Warning
Input pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__9 input design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__0 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__10 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__12 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__14 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__16 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__18 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__19 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__2 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__21 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__22 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__4 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__6 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__8 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__0 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__10 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__12 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__14 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__2 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__4 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__6 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__8 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__0 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__10 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__12 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__14 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__16 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__18 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__19 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__2 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__21 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__22 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__4 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__6 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__8 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__0 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__10 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__16 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__18 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__19 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__2 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__21 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__22 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__4 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__6 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__8 output design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__0 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__10 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__12 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__14 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__16 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__18 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__19 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__2 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__21 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__22 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__4 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__6 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__8 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[0]__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__0 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__10 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__12 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__14 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__2 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__4 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__6 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__8 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__0 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__10 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__12 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__14 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__16 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__18 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__19 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__2 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__21 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__22 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__4 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__6 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__8 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[2]__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__0 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__10 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__16 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__18 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__19 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__2 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__21 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__22 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__4 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__6 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__8 multiplier stage design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


