# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:42 on Dec 01,2021
# vlog -reportprogress 300 ./button.sv 
# -- Compiling module button
# -- Compiling module button_testbench
# 
# Top level modules:
# 	button_testbench
# End time: 21:15:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:42 on Dec 01,2021
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 21:15:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:42 on Dec 01,2021
# vlog -reportprogress 300 ./centerLight.sv 
# -- Compiling module centerLight
# -- Compiling module centerLight_testbench
# 
# Top level modules:
# 	centerLight_testbench
# End time: 21:15:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:42 on Dec 01,2021
# vlog -reportprogress 300 ./normalLight.sv 
# -- Compiling module normalLight
# -- Compiling module normalLight_testbench
# 
# Top level modules:
# 	normalLight_testbench
# End time: 21:15:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:42 on Dec 01,2021
# vlog -reportprogress 300 ./tugOfWar.sv 
# -- Compiling module tugOfWar
# -- Compiling module tugOfWar_testbench
# 
# Top level modules:
# 	tugOfWar_testbench
# End time: 21:15:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:42 on Dec 01,2021
# vlog -reportprogress 300 ./winning.sv 
# -- Compiling module winning
# -- Compiling module winning_testbench
# 
# Top level modules:
# 	winning_testbench
# End time: 21:15:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:42 on Dec 01,2021
# vlog -reportprogress 300 ./inputDeal.sv 
# -- Compiling module inputDeal
# -- Compiling module inputDeal_testbench
# 
# Top level modules:
# 	inputDeal_testbench
# End time: 21:15:42 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 21:15:42 on Dec 01,2021
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.inputDeal
# Loading work.button
# Loading work.tugOfWar
# Loading work.normalLight
# Loading work.centerLight
# Loading work.winning
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(79)
#    Time: 4125 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 79
# End time: 21:27:13 on Dec 01,2021, Elapsed time: 0:11:31
# Errors: 0, Warnings: 0
