(PCB LCD_Layout
 (parser
  (host_cad ARES)
  (host_version 7.7 SP2)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -24.50660 -41.60020 41.70560 29.50660))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.60000)
  (grid wire 0.80000)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.30480)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component DIL40_U1 (place U1 -2.50000 25.00000 front -90))
  (component XTAL18_X1 (place X1 -12.50000 -17.50000 front -90))
  (component "TBLOCK-I2_J1" (place J1 35.00000 25.00000 front -90))
  (component "CAP-RAD10_C4" (place C4 22.50000 27.50000 front -90))
  (component "CAP-RAD10_C5" (place C5 -22.50000 -17.50000 front 0))
  (component "CAP-RAD10_C6" (place C6 -22.50000 -25.00000 front 0))
  (component CON16_1X16_U_FCI_J2 (place J2 4.96000 -40.00000 front 0))
 )
 (library
  (image DIL40_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 49.63160 15.87500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 20.32000 0.00000)
   (pin PS1 (rotate 0) 9 22.86000 0.00000)
   (pin PS1 (rotate 0) 10 25.40000 0.00000)
   (pin PS1 (rotate 0) 11 27.94000 0.00000)
   (pin PS1 (rotate 0) 12 30.48000 0.00000)
   (pin PS1 (rotate 0) 13 33.02000 0.00000)
   (pin PS1 (rotate 0) 14 35.56000 0.00000)
   (pin PS1 (rotate 0) 15 38.10000 0.00000)
   (pin PS1 (rotate 0) 16 40.64000 0.00000)
   (pin PS1 (rotate 0) 17 43.18000 0.00000)
   (pin PS1 (rotate 0) 18 45.72000 0.00000)
   (pin PS1 (rotate 0) 19 48.26000 0.00000)
   (pin PS1 (rotate 180) 20 48.26000 15.24000)
   (pin PS1 (rotate 180) 21 45.72000 15.24000)
   (pin PS1 (rotate 180) 22 43.18000 15.24000)
   (pin PS1 (rotate 180) 23 40.64000 15.24000)
   (pin PS1 (rotate 180) 24 38.10000 15.24000)
   (pin PS1 (rotate 180) 25 35.56000 15.24000)
   (pin PS1 (rotate 180) 26 33.02000 15.24000)
   (pin PS1 (rotate 180) 27 30.48000 15.24000)
   (pin PS1 (rotate 180) 28 27.94000 15.24000)
   (pin PS1 (rotate 180) 29 25.40000 15.24000)
   (pin PS1 (rotate 180) 30 22.86000 15.24000)
   (pin PS1 (rotate 180) 31 20.32000 15.24000)
   (pin PS1 (rotate 180) 32 17.78000 15.24000)
   (pin PS1 (rotate 180) 33 15.24000 15.24000)
   (pin PS1 (rotate 180) 34 12.70000 15.24000)
   (pin PS1 (rotate 180) 35 10.16000 15.24000)
   (pin PS1 (rotate 180) 36 7.62000 15.24000)
   (pin PS1 (rotate 180) 37 5.08000 15.24000)
   (pin PS1 (rotate 180) 38 2.54000 15.24000)
   (pin PS1 (rotate 180) 39 0.00000 15.24000)
  )
  (image XTAL18_X1 (side front)
   (outline (rect TOP -2.64160 -2.64160 7.72160 2.64160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 5.08000 0.00000)
  )
  (image "TBLOCK-I2_J1" (side front)
   (outline (rect TOP -2.64160 -5.18160 7.72160 5.18160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.08000 0.00000)
  )
  (image "CAP-RAD10_C4" (side front)
   (outline (rect TOP -2.00660 -3.27660 4.54660 3.27660))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CAP-RAD10_C5" (side front)
   (outline (rect TOP -2.00660 -3.27660 4.54660 3.27660))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CAP-RAD10_C6" (side front)
   (outline (rect TOP -2.00660 -3.27660 4.54660 3.27660))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CON16_1X16_U_FCI_J2 (side front)
   (outline (rect TOP -21.79320 -1.60020 24.33320 2.54000))
   (pin PS4 (rotate 0) 0 -17.78000 0.00000)
   (pin PS4 (rotate 0) 1 -15.24000 0.00000)
   (pin PS4 (rotate 0) 2 -12.70000 0.00000)
   (pin PS4 (rotate 0) 3 -10.16000 0.00000)
   (pin PS4 (rotate 0) 4 -7.62000 0.00000)
   (pin PS4 (rotate 0) 5 -5.08000 0.00000)
   (pin PS4 (rotate 0) 6 -2.54000 0.00000)
   (pin PS4 (rotate 0) 7 0.00000 0.00000)
   (pin PS4 (rotate 0) 8 2.54000 0.00000)
   (pin PS4 (rotate 0) 9 5.08000 0.00000)
   (pin PS4 (rotate 0) 10 7.62000 0.00000)
   (pin PS4 (rotate 0) 11 10.16000 0.00000)
   (pin PS4 (rotate 0) 12 12.70000 0.00000)
   (pin PS4 (rotate 0) 13 15.24000 0.00000)
   (pin PS4 (rotate 0) 14 17.78000 0.00000)
   (pin PS4 (rotate 0) 15 20.32000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape (circle BOT 1.52400 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
 )
 (network
  (net "#00002"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-17 X1-0 C5-1)
  )
  (net "#00003"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-18 X1-1 C6-1)
  )
  (net "#00042"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins U1-19 J1-0 C4-0 C5-0 C6-0 J2-1 J2-15)
  )
  (net "P1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J2-0)
  )
  (net "P10"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-23 J2-9)
  )
  (net "P11"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-24 J2-10)
  )
  (net "P12"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-25 J2-11)
  )
  (net "P13"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-26 J2-12)
  )
  (net "P14"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-27 J2-13)
  )
  (net "P4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-11 J2-3)
  )
  (net "P5"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-10 J2-4)
  )
  (net "P6"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-9 J2-5)
  )
  (net "P7"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-20 J2-6)
  )
  (net "P8"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-21 J2-7)
  )
  (net "P9"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-22 J2-8)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins U1-39 J1-1 C4-1 J2-2 J2-14)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.30480)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00002"
   "#00003"
   "#00042"
   "P1"
   "P10"
   "P11"
   "P12"
   "P13"
   "P14"
   "P4"
   "P5"
   "P6"
   "P7"
   "P8"
   "P9"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.30480)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
