<stg><name>simple</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="3" to="4">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="4" to="5">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="5" to="6">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="6" to="7">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="7" to="2">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %a) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %b) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %c) nounwind, !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @simple_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond = icmp eq i4 %i, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_1 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr = getelementptr [8 x float]* %a, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="3">
<![CDATA[
:2  %a_load = load float* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %b_addr = getelementptr [8 x float]* %b, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="3">
<![CDATA[
:4  %b_load = load float* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32">
<![CDATA[
:0  ret float 0.000000e+00

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="3">
<![CDATA[
:2  %a_load = load float* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="3">
<![CDATA[
:4  %b_load = load float* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_1 = fadd float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_1 = fadd float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_1 = fadd float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="30" st_id="6" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_1 = fadd float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="31" st_id="7" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_1 = fadd float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %c_addr = getelementptr [8 x float]* %c, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:7  store float %tmp_1, float* %c_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="c" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="_ssdm_op_SpecBitsMap" to="StgValue_8" fromId="46" toId="8">
</dataflow>
<dataflow id="48" from="a" to="StgValue_8" fromId="43" toId="8">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="46" toId="9">
</dataflow>
<dataflow id="50" from="b" to="StgValue_9" fromId="44" toId="9">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="46" toId="10">
</dataflow>
<dataflow id="52" from="c" to="StgValue_10" fromId="45" toId="10">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="46" toId="11">
</dataflow>
<dataflow id="55" from="StgValue_54" to="StgValue_11" fromId="54" toId="11">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecTopModule" to="StgValue_12" fromId="56" toId="12">
</dataflow>
<dataflow id="59" from="simple_str" to="StgValue_12" fromId="58" toId="12">
</dataflow>
<dataflow id="61" from="StgValue_60" to="i" fromId="60" toId="14">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="62" from="StgValue_13" to="i" fromId="13" toId="14">
</dataflow>
<dataflow id="63" from="i_1" to="i" fromId="17" toId="14">
<BackEdge/>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="64" from="StgValue_34" to="i" fromId="34" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="65" from="i" to="exitcond" fromId="14" toId="15">
</dataflow>
<dataflow id="67" from="StgValue_66" to="exitcond" fromId="66" toId="15">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="68" toId="16">
</dataflow>
<dataflow id="71" from="StgValue_70" to="empty" fromId="70" toId="16">
</dataflow>
<dataflow id="72" from="StgValue_70" to="empty" fromId="70" toId="16">
</dataflow>
<dataflow id="73" from="StgValue_70" to="empty" fromId="70" toId="16">
</dataflow>
<dataflow id="74" from="i" to="i_1" fromId="14" toId="17">
</dataflow>
<dataflow id="76" from="StgValue_75" to="i_1" fromId="75" toId="17">
</dataflow>
<dataflow id="77" from="exitcond" to="StgValue_18" fromId="15" toId="18">
</dataflow>
<dataflow id="78" from="i" to="tmp" fromId="14" toId="19">
</dataflow>
<dataflow id="79" from="a" to="a_addr" fromId="43" toId="20">
</dataflow>
<dataflow id="81" from="StgValue_80" to="a_addr" fromId="80" toId="20">
</dataflow>
<dataflow id="82" from="tmp" to="a_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="83" from="a_addr" to="a_load" fromId="20" toId="21">
</dataflow>
<dataflow id="84" from="b" to="b_addr" fromId="44" toId="22">
</dataflow>
<dataflow id="85" from="StgValue_80" to="b_addr" fromId="80" toId="22">
</dataflow>
<dataflow id="86" from="tmp" to="b_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="87" from="b_addr" to="b_load" fromId="22" toId="23">
</dataflow>
<dataflow id="88" from="StgValue_54" to="StgValue_24" fromId="54" toId="24">
</dataflow>
<dataflow id="89" from="a_addr" to="a_load" fromId="20" toId="25">
</dataflow>
<dataflow id="90" from="b_addr" to="b_load" fromId="22" toId="26">
</dataflow>
<dataflow id="91" from="a_load" to="tmp_1" fromId="25" toId="27">
</dataflow>
<dataflow id="92" from="b_load" to="tmp_1" fromId="26" toId="27">
</dataflow>
<dataflow id="93" from="a_load" to="tmp_1" fromId="25" toId="28">
</dataflow>
<dataflow id="94" from="b_load" to="tmp_1" fromId="26" toId="28">
</dataflow>
<dataflow id="95" from="a_load" to="tmp_1" fromId="25" toId="29">
</dataflow>
<dataflow id="96" from="b_load" to="tmp_1" fromId="26" toId="29">
</dataflow>
<dataflow id="97" from="a_load" to="tmp_1" fromId="25" toId="30">
</dataflow>
<dataflow id="98" from="b_load" to="tmp_1" fromId="26" toId="30">
</dataflow>
<dataflow id="99" from="a_load" to="tmp_1" fromId="25" toId="31">
</dataflow>
<dataflow id="100" from="b_load" to="tmp_1" fromId="26" toId="31">
</dataflow>
<dataflow id="101" from="c" to="c_addr" fromId="45" toId="32">
</dataflow>
<dataflow id="102" from="StgValue_80" to="c_addr" fromId="80" toId="32">
</dataflow>
<dataflow id="103" from="tmp" to="c_addr" fromId="19" toId="32">
</dataflow>
<dataflow id="104" from="tmp_1" to="StgValue_33" fromId="31" toId="33">
</dataflow>
<dataflow id="105" from="c_addr" to="StgValue_33" fromId="32" toId="33">
</dataflow>
<dataflow id="106" from="exitcond" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
