---
title: "verilog-set-define"
layout: doc
---
<strong>verilog-set-define</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-set-define <u>DEFNAME</u> <u>DEFVALUE</u> &optional <u>BUFFER</u> <u>ENUMNAME</u>)</br>
</br>
Set the definition <u>DEFNAME</u> to the <u>DEFVALUE</u> in the given <u>BUFFER</u>.</br>
Optionally associate it with the specified enumeration <u>ENUMNAME</u>.
