Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pdm/common/qsys/ALT_NCO.qsys --synthesis=VERILOG --output-directory=/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pdm/de1-soc/ip/ALT_NCO/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys/ALT_NCO.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 16.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ALT_NCO: Generating ALT_NCO "ALT_NCO" for QUARTUS_SYNTH
Info: nco_ii_0: "ALT_NCO" instantiated altera_nco_ii "nco_ii_0"
Info: ALT_NCO: Done "ALT_NCO" with 2 modules, 14 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
